7:44:45 PM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Wed Jan 14 19:47:27 2026

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
@E: CG308 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":67:10:67:15|Duplicate instance name clk_gb
@E: CS187 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":122:0:122:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jan 14 19:47:28 2026

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jan 14 19:47:28 2026

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Wed Jan 14 19:48:27 2026

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
@E: CG308 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":67:10:67:15|Duplicate instance name clk_gb
@E: CS187 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":122:0:122:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jan 14 19:48:27 2026

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jan 14 19:48:27 2026

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Wed Jan 14 19:48:30 2026

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
@E: CG308 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":67:10:67:15|Duplicate instance name clk_gb
@E: CS187 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":122:0:122:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jan 14 19:48:30 2026

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jan 14 19:48:30 2026

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Wed Jan 14 19:50:42 2026

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
Verilog syntax check successful!
Selecting top level module Top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4120:7:4120:17|Synthesizing module SB_RGBA_DRV in library work.

@N: CG364 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Synthesizing module Top in library work.

@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":61:20:61:20|Input EXTFEEDBACK on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":62:21:62:21|Input DYNAMICDELAY on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:6:57:10|Input SDI on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:6:57:10|Input SCLK on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":57:6:57:10|Input LATCHINPUTVALUE on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jan 14 19:50:43 2026

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jan 14 19:50:43 2026

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jan 14 19:50:43 2026

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_comp.srs changed - recompiling
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jan 14 19:50:45 2026

###########################################################]
Pre-mapping Report

# Wed Jan 14 19:50:45 2026

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt 
Printing clock  summary report in "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                            Clock                     Clock
Clock                            Frequency     Period        Type                             Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------
System                           1.0 MHz       1000.000      system                           system_clkgroup           0    
Top|clk_12mhz                    17.2 MHz      58.245        inferred                         Autoconstr_clkgroup_0     0    
Top|sys_clkout_derived_clock     214.6 MHz     4.660         derived (from Top|clk_12mhz)     Autoconstr_clkgroup_0     28   
=============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jan 14 19:50:46 2026

###########################################################]
Map & Optimize Report

# Wed Jan 14 19:50:46 2026

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":101:4:101:9|Found counter in view:work.Top(verilog) instance blink_counter[26:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.71ns		  36 /        28
   2		0h:00m:00s		    -1.71ns		  36 /        28

   3		0h:00m:00s		    -1.71ns		  36 /        28


   4		0h:00m:00s		    -1.71ns		  36 /        28
@N: FX1017 :|SB_GB inserted on the net locked_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 instances converted, 28 sequential instances remain driven by gated/generated clocks

================================================================================================== Gated/Generated Clocks ==================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance       Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       u_pll               SB_PLL40_CORE          28         blink_counter[10]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT246 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":81:6:81:15|Blackbox SB_RGBA_DRV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock Top|clk_12mhz with period 8.09ns. Please declare a user-defined clock on object "p:clk_12mhz"
@N: MT615 |Found clock Top|sys_clkout_derived_clock with period 8.09ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jan 14 19:50:47 2026
#


Top view:               Top
Requested Frequency:    123.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.429

                                 Requested     Estimated     Requested     Estimated                 Clock                            Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                             Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Top|clk_12mhz                    123.5 MHz     NA            8.094         NA            DCM/PLL     inferred                         Autoconstr_clkgroup_0
Top|sys_clkout_derived_clock     123.5 MHz     105.0 MHz     8.094         9.523         -1.429      derived (from Top|clk_12mhz)     Autoconstr_clkgroup_0
System                           1.0 MHz       NA            1000.000      NA            NA          system                           system_clkgroup      
===========================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
Top|sys_clkout_derived_clock  System                        |  8.094       7.298   |  No paths    -      |  No paths    -      |  No paths    -    
Top|sys_clkout_derived_clock  Top|sys_clkout_derived_clock  |  8.094       -1.429  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Top|sys_clkout_derived_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                                   Arrival           
Instance              Reference                        Type        Pin     Net                   Time        Slack 
                      Clock                                                                                        
-------------------------------------------------------------------------------------------------------------------
blink_counter[0]      Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[0]      0.796       -1.429
blink_counter[1]      Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[1]      0.796       -1.228
blink_counter[2]      Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[2]      0.796       -1.029
blink_counter[3]      Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[3]      0.796       -0.829
blink_counter[4]      Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[4]      0.796       -0.628
blink_counter[20]     Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[20]     0.796       -0.586
blink_counter[16]     Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[16]     0.796       -0.514
blink_counter[21]     Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[21]     0.796       -0.514
blink_counter[15]     Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[15]     0.796       -0.483
blink_counter[22]     Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[22]     0.796       -0.483
===================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                     Required           
Instance              Reference                        Type        Pin     Net                     Time         Slack 
                      Clock                                                                                           
----------------------------------------------------------------------------------------------------------------------
blink_counter[26]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[26]     7.939        -1.429
blink_counter[25]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[25]     7.939        -1.228
blink_counter[24]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[24]     7.939        -1.029
blink_counter[23]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[23]     7.939        -0.829
blink_counter[22]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[22]     7.939        -0.628
led_io_r              Top|sys_clkout_derived_clock     SB_DFFR     D       led_io_r_0              7.939        -0.617
blink_counter[21]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[21]     7.939        -0.428
blink_counter[20]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[20]     7.939        -0.229
blink_counter[19]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[19]     7.939        -0.029
blink_counter[18]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[18]     7.939        0.172 
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.428

    Number of logic level(s):                27
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[26] / D
    The start point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C
    The end   point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFFR      Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           3         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[24]       Net          -        -       0.014     -           2         
blink_counter_cry_c[25]     SB_CARRY     CI       In      -         6.823       -         
blink_counter_cry_c[25]     SB_CARRY     CO       Out     0.186     7.009       -         
blink_counter_cry[25]       Net          -        -       0.386     -           1         
blink_counter_RNO[26]       SB_LUT4      I3       In      -         7.395       -         
blink_counter_RNO[26]       SB_LUT4      O        Out     0.465     7.861       -         
blink_counter_s[26]         Net          -        -       1.507     -           1         
blink_counter[26]           SB_DFFR      D        In      -         9.367       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.522 is 6.445(67.7%) logic and 3.077(32.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.229

    Number of logic level(s):                26
    Starting point:                          blink_counter[1] / Q
    Ending point:                            blink_counter[26] / D
    The start point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C
    The end   point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[1]            SB_DFFR      Q        Out     0.796     0.796       -         
blink_counter[1]            Net          -        -       0.834     -           3         
blink_counter_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[24]       Net          -        -       0.014     -           2         
blink_counter_cry_c[25]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[25]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[25]       Net          -        -       0.386     -           1         
blink_counter_RNO[26]       SB_LUT4      I3       In      -         7.195       -         
blink_counter_RNO[26]       SB_LUT4      O        Out     0.465     7.660       -         
blink_counter_s[26]         Net          -        -       1.507     -           1         
blink_counter[26]           SB_DFFR      D        In      -         9.168       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.229

    Number of logic level(s):                26
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C
    The end   point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFFR      Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           3         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[24]       Net          -        -       0.386     -           2         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         7.195       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.660       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFFR      D        In      -         9.168       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      8.967
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.028

    Number of logic level(s):                25
    Starting point:                          blink_counter[2] / Q
    Ending point:                            blink_counter[26] / D
    The start point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C
    The end   point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[2]            SB_DFFR      Q        Out     0.796     0.796       -         
blink_counter[2]            Net          -        -       0.834     -           3         
blink_counter_cry_c[2]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[24]       Net          -        -       0.014     -           2         
blink_counter_cry_c[25]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[25]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[25]       Net          -        -       0.386     -           1         
blink_counter_RNO[26]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[26]       SB_LUT4      O        Out     0.465     7.460       -         
blink_counter_s[26]         Net          -        -       1.507     -           1         
blink_counter[26]           SB_DFFR      D        In      -         8.967       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.122 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      8.967
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.028

    Number of logic level(s):                25
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[24] / D
    The start point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C
    The end   point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFFR      Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           3         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.386     -           2         
blink_counter_RNO[24]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[24]       SB_LUT4      O        Out     0.465     7.460       -         
blink_counter_s[24]         Net          -        -       1.507     -           1         
blink_counter[24]           SB_DFFR      D        In      -         8.967       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.122 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: ice40ul1kcm36a
Cell usage:
SB_CARRY        26 uses
SB_DFFR         28 uses
SB_GB           3 uses
SB_PLL40_CORE   1 use
SB_RGBA_DRV     1 use
SB_LUT4         37 uses

I/O ports: 2
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   28 (2%)
Total load per clock:
   Top|clk_12mhz: 1
   Top|sys_clkout_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 37 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 37 = 37 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jan 14 19:50:47 2026

###########################################################]


Synthesis exit by 0.
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	37
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	1
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for led_io, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	39
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	11
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	39/1248
    PLBs                        :	7/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/21
    PLLs                        :	1/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	1/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk_12mhz_bufg_THRU_LUT4_0_LC_37", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
W2805: Property RGB0_CURRENT for SB_RGB_DRV instance led_driver has value zero. So location (2,15,0) can be used to place SB_IO_OD
W2805: Property RGB1_CURRENT for SB_RGB_DRV instance led_driver has value zero. So location (2,15,1) can be used to place SB_IO_OD
I2088: Phase 6, elapsed time : 2.8 (sec)

Final Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	1
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	39/1248
    PLBs                        :	10/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/21
    PLLs                        :	1/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	1/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Top|clk_12mhz | Frequency: N/A | Target: 123.61 MHz
Clock: u_pll/PLLOUTCORE | Frequency: 85.35 MHz | Target: 1545.12 MHz
Clock: u_pll/PLLOUTGLOBAL | Frequency: N/A | Target: 1545.12 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 3.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 144
used logic cells: 39
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 144
used logic cells: 39
Translating sdc file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc...
Translated sdc file is C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --outdir "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc --outdir C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router --sdf_file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTGLOBAL
Read device time: 2
I1209: Started routing
I1223: Total Nets : 72 
I1212: Iteration  1 :    24 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v" --vhdl "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd" --lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc" --sdf-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --report-file "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc --sdf-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --report-file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at u_pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_12mhz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --device_name iCE40UL1K --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Thu Jan 15 12:57:44 2026

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
Verilog syntax check successful!
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v changed - recompiling
Selecting top level module Top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4120:7:4120:17|Synthesizing module SB_RGBA_DRV in library work.

@N: CG364 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Synthesizing module Top in library work.

@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":62:20:62:20|Input EXTFEEDBACK on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":63:21:63:21|Input DYNAMICDELAY on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:6:58:10|Input SDI on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:6:58:10|Input SCLK on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:6:58:10|Input LATCHINPUTVALUE on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 15 12:57:45 2026

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 15 12:57:46 2026

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 15 12:57:46 2026

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_comp.srs changed - recompiling
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 15 12:57:47 2026

###########################################################]
Pre-mapping Report

# Thu Jan 15 12:57:48 2026

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt 
Printing clock  summary report in "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                            Clock                     Clock
Clock                            Frequency     Period        Type                             Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------
System                           1.0 MHz       1000.000      system                           system_clkgroup           0    
Top|clk_12mhz                    17.2 MHz      58.245        inferred                         Autoconstr_clkgroup_0     0    
Top|sys_clkout_derived_clock     214.6 MHz     4.660         derived (from Top|clk_12mhz)     Autoconstr_clkgroup_0     28   
=============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 15 12:57:48 2026

###########################################################]
Map & Optimize Report

# Thu Jan 15 12:57:49 2026

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":102:4:102:9|Found counter in view:work.Top(verilog) instance blink_counter[26:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.71ns		  36 /        28
   2		0h:00m:00s		    -1.71ns		  36 /        28

   3		0h:00m:00s		    -1.71ns		  36 /        28


   4		0h:00m:00s		    -1.71ns		  36 /        28
@N: FX1017 :|SB_GB inserted on the net locked_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 instances converted, 28 sequential instances remain driven by gated/generated clocks

================================================================================================== Gated/Generated Clocks ==================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance       Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       u_pll               SB_PLL40_CORE          28         blink_counter[10]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT246 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":82:6:82:15|Blackbox SB_RGBA_DRV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock Top|clk_12mhz with period 8.09ns. Please declare a user-defined clock on object "p:clk_12mhz"
@N: MT615 |Found clock Top|sys_clkout_derived_clock with period 8.09ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Jan 15 12:57:49 2026
#


Top view:               Top
Requested Frequency:    123.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.429

                                 Requested     Estimated     Requested     Estimated                 Clock                            Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                             Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Top|clk_12mhz                    123.5 MHz     NA            8.094         NA            DCM/PLL     inferred                         Autoconstr_clkgroup_0
Top|sys_clkout_derived_clock     123.5 MHz     105.0 MHz     8.094         9.523         -1.429      derived (from Top|clk_12mhz)     Autoconstr_clkgroup_0
System                           1.0 MHz       NA            1000.000      NA            NA          system                           system_clkgroup      
===========================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
Top|sys_clkout_derived_clock  System                        |  8.094       7.298   |  No paths    -      |  No paths    -      |  No paths    -    
Top|sys_clkout_derived_clock  Top|sys_clkout_derived_clock  |  8.094       -1.429  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Top|sys_clkout_derived_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                                   Arrival           
Instance              Reference                        Type        Pin     Net                   Time        Slack 
                      Clock                                                                                        
-------------------------------------------------------------------------------------------------------------------
blink_counter[0]      Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[0]      0.796       -1.429
blink_counter[1]      Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[1]      0.796       -1.228
blink_counter[2]      Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[2]      0.796       -1.029
blink_counter[3]      Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[3]      0.796       -0.829
blink_counter[4]      Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[4]      0.796       -0.628
blink_counter[20]     Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[20]     0.796       -0.586
blink_counter[16]     Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[16]     0.796       -0.514
blink_counter[21]     Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[21]     0.796       -0.514
blink_counter[15]     Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[15]     0.796       -0.483
blink_counter[22]     Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[22]     0.796       -0.483
===================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                     Required           
Instance              Reference                        Type        Pin     Net                     Time         Slack 
                      Clock                                                                                           
----------------------------------------------------------------------------------------------------------------------
blink_counter[26]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[26]     7.939        -1.429
blink_counter[25]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[25]     7.939        -1.228
blink_counter[24]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[24]     7.939        -1.029
blink_counter[23]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[23]     7.939        -0.829
blink_counter[22]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[22]     7.939        -0.628
led_io_r              Top|sys_clkout_derived_clock     SB_DFFR     D       led_io_r_0              7.939        -0.617
blink_counter[21]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[21]     7.939        -0.428
blink_counter[20]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[20]     7.939        -0.229
blink_counter[19]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[19]     7.939        -0.029
blink_counter[18]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[18]     7.939        0.172 
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.428

    Number of logic level(s):                27
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[26] / D
    The start point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C
    The end   point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFFR      Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           3         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[24]       Net          -        -       0.014     -           2         
blink_counter_cry_c[25]     SB_CARRY     CI       In      -         6.823       -         
blink_counter_cry_c[25]     SB_CARRY     CO       Out     0.186     7.009       -         
blink_counter_cry[25]       Net          -        -       0.386     -           1         
blink_counter_RNO[26]       SB_LUT4      I3       In      -         7.395       -         
blink_counter_RNO[26]       SB_LUT4      O        Out     0.465     7.861       -         
blink_counter_s[26]         Net          -        -       1.507     -           1         
blink_counter[26]           SB_DFFR      D        In      -         9.367       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.522 is 6.445(67.7%) logic and 3.077(32.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.229

    Number of logic level(s):                26
    Starting point:                          blink_counter[1] / Q
    Ending point:                            blink_counter[26] / D
    The start point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C
    The end   point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[1]            SB_DFFR      Q        Out     0.796     0.796       -         
blink_counter[1]            Net          -        -       0.834     -           3         
blink_counter_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[24]       Net          -        -       0.014     -           2         
blink_counter_cry_c[25]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[25]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[25]       Net          -        -       0.386     -           1         
blink_counter_RNO[26]       SB_LUT4      I3       In      -         7.195       -         
blink_counter_RNO[26]       SB_LUT4      O        Out     0.465     7.660       -         
blink_counter_s[26]         Net          -        -       1.507     -           1         
blink_counter[26]           SB_DFFR      D        In      -         9.168       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.229

    Number of logic level(s):                26
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C
    The end   point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFFR      Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           3         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[24]       Net          -        -       0.386     -           2         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         7.195       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.660       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFFR      D        In      -         9.168       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      8.967
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.028

    Number of logic level(s):                25
    Starting point:                          blink_counter[2] / Q
    Ending point:                            blink_counter[26] / D
    The start point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C
    The end   point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[2]            SB_DFFR      Q        Out     0.796     0.796       -         
blink_counter[2]            Net          -        -       0.834     -           3         
blink_counter_cry_c[2]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[24]       Net          -        -       0.014     -           2         
blink_counter_cry_c[25]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[25]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[25]       Net          -        -       0.386     -           1         
blink_counter_RNO[26]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[26]       SB_LUT4      O        Out     0.465     7.460       -         
blink_counter_s[26]         Net          -        -       1.507     -           1         
blink_counter[26]           SB_DFFR      D        In      -         8.967       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.122 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      8.967
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.028

    Number of logic level(s):                25
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[24] / D
    The start point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C
    The end   point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFFR      Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           3         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.386     -           2         
blink_counter_RNO[24]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[24]       SB_LUT4      O        Out     0.465     7.460       -         
blink_counter_s[24]         Net          -        -       1.507     -           1         
blink_counter[24]           SB_DFFR      D        In      -         8.967       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.122 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: ice40ul1kcm36a
Cell usage:
SB_CARRY        26 uses
SB_DFFR         28 uses
SB_GB           3 uses
SB_PLL40_CORE   1 use
SB_RGBA_DRV     1 use
SB_LUT4         37 uses

I/O ports: 2
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   28 (2%)
Total load per clock:
   Top|clk_12mhz: 1
   Top|sys_clkout_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 37 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 37 = 37 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 15 12:57:49 2026

###########################################################]


Synthesis exit by 0.
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	37
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	1
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for led_io, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	39
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	11
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	39/1248
    PLBs                        :	7/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/21
    PLLs                        :	1/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	1/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk_12mhz_bufg_THRU_LUT4_0_LC_37", in the clock network. Converting the timing arc to positive-unate
W2805: Property RGB0_CURRENT for SB_RGB_DRV instance led_driver has value zero. So location (2,15,0) can be used to place SB_IO_OD
W2805: Property RGB1_CURRENT for SB_RGB_DRV instance led_driver has value zero. So location (2,15,1) can be used to place SB_IO_OD
Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.5 (sec)

Final Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	1
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	39/1248
    PLBs                        :	10/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/21
    PLLs                        :	1/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	1/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Top|clk_12mhz | Frequency: N/A | Target: 123.61 MHz
Clock: u_pll/PLLOUTCORE | Frequency: 85.35 MHz | Target: 1545.12 MHz
Clock: u_pll/PLLOUTGLOBAL | Frequency: N/A | Target: 1545.12 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 144
used logic cells: 39
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 144
used logic cells: 39
Translating sdc file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc...
Translated sdc file is C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --outdir "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc --outdir C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router --sdf_file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Top
Read design time: 1
I1202: Reading Architecture of device iCE40UL1K
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTGLOBAL
Read device time: 1
I1209: Started routing
I1223: Total Nets : 72 
I1212: Iteration  1 :    24 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v" --vhdl "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd" --lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc" --sdf-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --report-file "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc --sdf-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --report-file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at u_pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_12mhz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --device_name iCE40UL1K --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Thu Jan 15 13:04:30 2026

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
Verilog syntax check successful!
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v changed - recompiling
Selecting top level module Top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4120:7:4120:17|Synthesizing module SB_RGBA_DRV in library work.

@N: CG364 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Synthesizing module Top in library work.

@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":62:20:62:20|Input EXTFEEDBACK on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":63:21:63:21|Input DYNAMICDELAY on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:6:58:10|Input SDI on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:6:58:10|Input SCLK on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:6:58:10|Input LATCHINPUTVALUE on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL168 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":68:10:68:16|Removing instance clk_pll because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:6:58:10|Removing instance u_pll because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:10:47:15|Removing instance clk_in because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":102:4:102:9|Pruning unused register led_io_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":102:4:102:9|Pruning unused register blink_counter[26:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":23:12:23:20|Input clk_12mhz is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 15 13:04:30 2026

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 15 13:04:30 2026

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 15 13:04:30 2026

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_comp.srs changed - recompiling
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 15 13:04:32 2026

###########################################################]
Pre-mapping Report

# Thu Jan 15 13:04:32 2026

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt 
Printing clock  summary report in "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 15 13:04:32 2026

###########################################################]
Map & Optimize Report

# Thu Jan 15 13:04:32 2026

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT246 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":82:6:82:15|Blackbox SB_RGBA_DRV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Jan 15 13:04:33 2026
#


Top view:               Top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type       Group          
---------------------------------------------------------------------------------------------------------------
System             1.0 MHz       NA            1000.000      NA            NA        system     system_clkgroup
===============================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: ice40ul1kcm36a
Cell usage:
SB_RGBA_DRV     1 use
SB_LUT4         0 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 15 13:04:33 2026

###########################################################]


Synthesis exit by 0.
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	0
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	1
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for clk_12mhz, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for led_io, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/1248
    PLBs                        :	1/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	0/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	1/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	0
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	1
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	1/1248
    PLBs                        :	1/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	0/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	1/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
W2805: Property RGB0_CURRENT for SB_RGB_DRV instance led_driver has value zero. So location (2,15,0) can be used to place SB_IO_OD
W2805: Property RGB1_CURRENT for SB_RGB_DRV instance led_driver has value zero. So location (2,15,1) can be used to place SB_IO_OD
I2054: Placement of design completed successfully

I2076: Placer run-time: 0.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2
used logic cells: 1
Translating sdc file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc...
Translated sdc file is C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --outdir "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc --outdir C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router --sdf_file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v" --vhdl "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd" --lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc" --sdf-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --report-file "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc --sdf-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --report-file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --device_name iCE40UL1K --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Thu Jan 15 13:06:50 2026

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
Verilog syntax check successful!
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v changed - recompiling
Selecting top level module Top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4120:7:4120:17|Synthesizing module SB_RGBA_DRV in library work.

@N: CG364 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Synthesizing module Top in library work.

@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":62:20:62:20|Input EXTFEEDBACK on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":63:21:63:21|Input DYNAMICDELAY on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:6:58:10|Input SDI on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:6:58:10|Input SCLK on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:6:58:10|Input LATCHINPUTVALUE on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 15 13:06:51 2026

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 15 13:06:51 2026

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 15 13:06:51 2026

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_comp.srs changed - recompiling
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 15 13:06:52 2026

###########################################################]
Pre-mapping Report

# Thu Jan 15 13:06:52 2026

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt 
Printing clock  summary report in "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                            Clock                     Clock
Clock                            Frequency     Period        Type                             Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------
System                           1.0 MHz       1000.000      system                           system_clkgroup           0    
Top|clk_12mhz                    17.2 MHz      58.245        inferred                         Autoconstr_clkgroup_0     0    
Top|sys_clkout_derived_clock     214.6 MHz     4.660         derived (from Top|clk_12mhz)     Autoconstr_clkgroup_0     28   
=============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 15 13:06:52 2026

###########################################################]
Map & Optimize Report

# Thu Jan 15 13:06:53 2026

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":102:4:102:9|Found counter in view:work.Top(verilog) instance blink_counter[26:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.71ns		  35 /        28
   2		0h:00m:00s		    -1.71ns		  35 /        28

   3		0h:00m:00s		    -1.71ns		  35 /        28


   4		0h:00m:00s		    -1.71ns		  35 /        28
@N: FX1017 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":58:6:58:10|SB_GB inserted on the net locked.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 instances converted, 28 sequential instances remain driven by gated/generated clocks

================================================================================================== Gated/Generated Clocks ==================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance       Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       u_pll               SB_PLL40_CORE          28         blink_counter[10]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT246 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":82:6:82:15|Blackbox SB_RGBA_DRV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock Top|clk_12mhz with period 8.09ns. Please declare a user-defined clock on object "p:clk_12mhz"
@N: MT615 |Found clock Top|sys_clkout_derived_clock with period 8.09ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Jan 15 13:06:53 2026
#


Top view:               Top
Requested Frequency:    123.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.429

                                 Requested     Estimated     Requested     Estimated                 Clock                            Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                             Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Top|clk_12mhz                    123.5 MHz     NA            8.094         NA            DCM/PLL     inferred                         Autoconstr_clkgroup_0
Top|sys_clkout_derived_clock     123.5 MHz     105.0 MHz     8.094         9.523         -1.429      derived (from Top|clk_12mhz)     Autoconstr_clkgroup_0
System                           1.0 MHz       NA            1000.000      NA            NA          system                           system_clkgroup      
===========================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
Top|sys_clkout_derived_clock  System                        |  8.094       7.298   |  No paths    -      |  No paths    -      |  No paths    -    
Top|sys_clkout_derived_clock  Top|sys_clkout_derived_clock  |  8.094       -1.429  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Top|sys_clkout_derived_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                                   Arrival           
Instance              Reference                        Type        Pin     Net                   Time        Slack 
                      Clock                                                                                        
-------------------------------------------------------------------------------------------------------------------
blink_counter[0]      Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[0]      0.796       -1.429
blink_counter[1]      Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[1]      0.796       -1.228
blink_counter[2]      Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[2]      0.796       -1.029
blink_counter[3]      Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[3]      0.796       -0.829
blink_counter[4]      Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[4]      0.796       -0.628
blink_counter[20]     Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[20]     0.796       -0.586
blink_counter[16]     Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[16]     0.796       -0.514
blink_counter[21]     Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[21]     0.796       -0.514
blink_counter[15]     Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[15]     0.796       -0.483
blink_counter[22]     Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[22]     0.796       -0.483
===================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                     Required           
Instance              Reference                        Type        Pin     Net                     Time         Slack 
                      Clock                                                                                           
----------------------------------------------------------------------------------------------------------------------
blink_counter[26]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[26]     7.939        -1.429
blink_counter[25]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[25]     7.939        -1.228
blink_counter[24]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[24]     7.939        -1.029
blink_counter[23]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[23]     7.939        -0.829
blink_counter[22]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[22]     7.939        -0.628
led_io_r              Top|sys_clkout_derived_clock     SB_DFFR     D       led_io_r_0              7.939        -0.617
blink_counter[21]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[21]     7.939        -0.428
blink_counter[20]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[20]     7.939        -0.229
blink_counter[19]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[19]     7.939        -0.029
blink_counter[18]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[18]     7.939        0.172 
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.428

    Number of logic level(s):                27
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[26] / D
    The start point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C
    The end   point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFFR      Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           3         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[24]       Net          -        -       0.014     -           2         
blink_counter_cry_c[25]     SB_CARRY     CI       In      -         6.823       -         
blink_counter_cry_c[25]     SB_CARRY     CO       Out     0.186     7.009       -         
blink_counter_cry[25]       Net          -        -       0.386     -           1         
blink_counter_RNO[26]       SB_LUT4      I3       In      -         7.395       -         
blink_counter_RNO[26]       SB_LUT4      O        Out     0.465     7.861       -         
blink_counter_s[26]         Net          -        -       1.507     -           1         
blink_counter[26]           SB_DFFR      D        In      -         9.367       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.522 is 6.445(67.7%) logic and 3.077(32.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.229

    Number of logic level(s):                26
    Starting point:                          blink_counter[1] / Q
    Ending point:                            blink_counter[26] / D
    The start point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C
    The end   point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[1]            SB_DFFR      Q        Out     0.796     0.796       -         
blink_counter[1]            Net          -        -       0.834     -           3         
blink_counter_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[24]       Net          -        -       0.014     -           2         
blink_counter_cry_c[25]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[25]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[25]       Net          -        -       0.386     -           1         
blink_counter_RNO[26]       SB_LUT4      I3       In      -         7.195       -         
blink_counter_RNO[26]       SB_LUT4      O        Out     0.465     7.660       -         
blink_counter_s[26]         Net          -        -       1.507     -           1         
blink_counter[26]           SB_DFFR      D        In      -         9.168       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.229

    Number of logic level(s):                26
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C
    The end   point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFFR      Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           3         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[24]       Net          -        -       0.386     -           2         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         7.195       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.660       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFFR      D        In      -         9.168       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      8.967
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.028

    Number of logic level(s):                25
    Starting point:                          blink_counter[2] / Q
    Ending point:                            blink_counter[26] / D
    The start point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C
    The end   point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[2]            SB_DFFR      Q        Out     0.796     0.796       -         
blink_counter[2]            Net          -        -       0.834     -           3         
blink_counter_cry_c[2]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[24]       Net          -        -       0.014     -           2         
blink_counter_cry_c[25]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[25]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[25]       Net          -        -       0.386     -           1         
blink_counter_RNO[26]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[26]       SB_LUT4      O        Out     0.465     7.460       -         
blink_counter_s[26]         Net          -        -       1.507     -           1         
blink_counter[26]           SB_DFFR      D        In      -         8.967       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.122 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      8.967
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.028

    Number of logic level(s):                25
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[24] / D
    The start point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C
    The end   point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFFR      Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           3         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.386     -           2         
blink_counter_RNO[24]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[24]       SB_LUT4      O        Out     0.465     7.460       -         
blink_counter_s[24]         Net          -        -       1.507     -           1         
blink_counter[24]           SB_DFFR      D        In      -         8.967       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.122 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: ice40ul1kcm36a
Cell usage:
SB_CARRY        26 uses
SB_DFFR         28 uses
SB_GB           3 uses
SB_PLL40_CORE   1 use
SB_RGBA_DRV     1 use
SB_LUT4         36 uses

I/O ports: 2
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   28 (2%)
Total load per clock:
   Top|clk_12mhz: 1
   Top|sys_clkout_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 36 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 36 = 36 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 15 13:06:53 2026

###########################################################]


Synthesis exit by 0.
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	36
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	1
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for led_io, as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	39
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	11
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	39/1248
    PLBs                        :	7/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/21
    PLLs                        :	1/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	1/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk_12mhz_bufg_THRU_LUT4_0_LC_36", in the clock network. Converting the timing arc to positive-unate
W2805: Property RGB0_CURRENT for SB_RGB_DRV instance led_driver has value zero. So location (2,15,0) can be used to place SB_IO_OD
W2805: Property RGB1_CURRENT for SB_RGB_DRV instance led_driver has value zero. So location (2,15,1) can be used to place SB_IO_OD
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.6 (sec)

Final Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	1
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	39/1248
    PLBs                        :	10/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/21
    PLLs                        :	1/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	1/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Top|clk_12mhz | Frequency: N/A | Target: 123.61 MHz
Clock: u_pll/PLLOUTCORE | Frequency: 85.35 MHz | Target: 1545.12 MHz
Clock: u_pll/PLLOUTGLOBAL | Frequency: N/A | Target: 1545.12 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 144
used logic cells: 39
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 144
used logic cells: 39
Translating sdc file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc...
Translated sdc file is C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --outdir "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc --outdir C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router --sdf_file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTGLOBAL
Read device time: 1
I1209: Started routing
I1223: Total Nets : 72 
I1212: Iteration  1 :    24 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v" --vhdl "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd" --lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc" --sdf-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --report-file "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc --sdf-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --report-file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at u_pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_12mhz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --device_name iCE40UL1K --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Thu Jan 15 13:12:48 2026

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
Verilog syntax check successful!
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v changed - recompiling
Selecting top level module Top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4120:7:4120:17|Synthesizing module SB_RGBA_DRV in library work.

@N: CG364 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Synthesizing module Top in library work.

@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":62:20:62:20|Input EXTFEEDBACK on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":63:21:63:21|Input DYNAMICDELAY on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:6:58:10|Input SDI on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:6:58:10|Input SCLK on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:6:58:10|Input LATCHINPUTVALUE on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL168 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":68:10:68:16|Removing instance clk_pll because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 15 13:12:48 2026

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 15 13:12:48 2026

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 15 13:12:48 2026

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_comp.srs changed - recompiling
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 15 13:12:49 2026

###########################################################]
Pre-mapping Report

# Thu Jan 15 13:12:50 2026

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt 
Printing clock  summary report in "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
System            1.0 MHz       1000.000      system       system_clkgroup           0    
Top|clk_12mhz     214.6 MHz     4.660         inferred     Autoconstr_clkgroup_0     25   
==========================================================================================

@W: MT529 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":102:4:102:9|Found inferred clock Top|clk_12mhz which controls 25 sequential elements including blink_counter[23:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 15 13:12:50 2026

###########################################################]
Map & Optimize Report

# Thu Jan 15 13:12:50 2026

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.63ns		  32 /        25
   2		0h:00m:00s		    -1.63ns		  32 /        25

   3		0h:00m:00s		    -1.63ns		  32 /        25

   4		0h:00m:00s		    -1.63ns		  32 /        25
@N: FX1017 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":58:6:58:10|SB_GB inserted on the net locked.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
@K:CKID0001       clk_12mhz_ibuf      SB_IO                  25         blink_counter[10]
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT246 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":82:6:82:15|Blackbox SB_RGBA_DRV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock Top|clk_12mhz with period 7.41ns. Please declare a user-defined clock on object "p:clk_12mhz"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Jan 15 13:12:51 2026
#


Top view:               Top
Requested Frequency:    134.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.308

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
Top|clk_12mhz      134.9 MHz     114.6 MHz     7.414         8.723         -1.308     inferred     Autoconstr_clkgroup_0
System             1.0 MHz       NA            1000.000      NA            NA         system       system_clkgroup      
========================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
Top|clk_12mhz  System         |  7.414       6.618   |  No paths    -      |  No paths    -      |  No paths    -    
Top|clk_12mhz  Top|clk_12mhz  |  7.414       -1.308  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Top|clk_12mhz
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                     Arrival           
Instance              Reference         Type         Pin     Net                   Time        Slack 
                      Clock                                                                          
-----------------------------------------------------------------------------------------------------
blink_counter[1]      Top|clk_12mhz     SB_DFFSR     Q       blink_counter[1]      0.796       -1.308
blink_counter[12]     Top|clk_12mhz     SB_DFFSR     Q       blink_counter[12]     0.796       -1.266
blink_counter[8]      Top|clk_12mhz     SB_DFFSR     Q       blink_counter[8]      0.796       -1.194
blink_counter[13]     Top|clk_12mhz     SB_DFFSR     Q       blink_counter[13]     0.796       -1.194
blink_counter[4]      Top|clk_12mhz     SB_DFFSR     Q       blink_counter[4]      0.796       -1.163
blink_counter[14]     Top|clk_12mhz     SB_DFFSR     Q       blink_counter[14]     0.796       -1.163
blink_counter[9]      Top|clk_12mhz     SB_DFFSR     Q       blink_counter[9]      0.796       -1.121
blink_counter[0]      Top|clk_12mhz     SB_DFFSR     Q       blink_counter[0]      0.796       -1.115
blink_counter[2]      Top|clk_12mhz     SB_DFFSR     Q       blink_counter[2]      0.796       -1.108
blink_counter[5]      Top|clk_12mhz     SB_DFFSR     Q       blink_counter[5]      0.796       -1.090
=====================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                         Required           
Instance              Reference         Type         Pin     Net                       Time         Slack 
                      Clock                                                                               
----------------------------------------------------------------------------------------------------------
blink_counter[23]     Top|clk_12mhz     SB_DFFSR     D       blink_counter_RNO[23]     7.259        -1.308
led_io_r              Top|clk_12mhz     SB_DFFSR     D       led_io_r_0                7.259        -1.266
blink_counter[22]     Top|clk_12mhz     SB_DFFSR     D       blink_counter_RNO[22]     7.259        -1.108
blink_counter[21]     Top|clk_12mhz     SB_DFFSR     D       blink_counter_RNO[21]     7.259        -0.908
blink_counter[20]     Top|clk_12mhz     SB_DFFSR     D       blink_counter_RNO[20]     7.259        -0.708
blink_counter[19]     Top|clk_12mhz     SB_DFFSR     D       blink_counter_RNO[19]     7.259        -0.508
blink_counter[18]     Top|clk_12mhz     SB_DFFSR     D       blink_counter_RNO[18]     7.259        -0.308
blink_counter[17]     Top|clk_12mhz     SB_DFFSR     D       blink_counter_RNO[17]     7.259        -0.108
blink_counter[16]     Top|clk_12mhz     SB_DFFSR     D       blink_counter_RNO[16]     7.259        0.092 
blink_counter[15]     Top|clk_12mhz     SB_DFFSR     D       blink_counter_RNO[15]     7.259        0.292 
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.414
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.259

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.308

    Number of logic level(s):                23
    Starting point:                          blink_counter[1] / Q
    Ending point:                            blink_counter[23] / D
    The start point is clocked by            Top|clk_12mhz [rising] on pin C
    The end   point is clocked by            Top|clk_12mhz [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
blink_counter[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
blink_counter[1]               Net          -        -       0.834     -           3         
un4_blink_counter_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
un4_blink_counter_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
un4_blink_counter_cry_1        Net          -        -       0.014     -           2         
un4_blink_counter_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
un4_blink_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
un4_blink_counter_cry_2        Net          -        -       0.014     -           2         
un4_blink_counter_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
un4_blink_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
un4_blink_counter_cry_3        Net          -        -       0.014     -           2         
un4_blink_counter_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
un4_blink_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
un4_blink_counter_cry_4        Net          -        -       0.014     -           2         
un4_blink_counter_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
un4_blink_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
un4_blink_counter_cry_5        Net          -        -       0.014     -           2         
un4_blink_counter_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
un4_blink_counter_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
un4_blink_counter_cry_6        Net          -        -       0.014     -           2         
un4_blink_counter_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
un4_blink_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
un4_blink_counter_cry_7        Net          -        -       0.014     -           2         
un4_blink_counter_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
un4_blink_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
un4_blink_counter_cry_8        Net          -        -       0.014     -           2         
un4_blink_counter_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
un4_blink_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
un4_blink_counter_cry_9        Net          -        -       0.014     -           2         
un4_blink_counter_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
un4_blink_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
un4_blink_counter_cry_10       Net          -        -       0.014     -           2         
un4_blink_counter_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
un4_blink_counter_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
un4_blink_counter_cry_11       Net          -        -       0.014     -           2         
un4_blink_counter_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
un4_blink_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
un4_blink_counter_cry_12       Net          -        -       0.014     -           2         
un4_blink_counter_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
un4_blink_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
un4_blink_counter_cry_13       Net          -        -       0.014     -           2         
un4_blink_counter_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
un4_blink_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
un4_blink_counter_cry_14       Net          -        -       0.014     -           2         
un4_blink_counter_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
un4_blink_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
un4_blink_counter_cry_15       Net          -        -       0.014     -           2         
un4_blink_counter_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
un4_blink_counter_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
un4_blink_counter_cry_16       Net          -        -       0.014     -           2         
un4_blink_counter_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
un4_blink_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
un4_blink_counter_cry_17       Net          -        -       0.014     -           2         
un4_blink_counter_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
un4_blink_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
un4_blink_counter_cry_18       Net          -        -       0.014     -           2         
un4_blink_counter_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
un4_blink_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
un4_blink_counter_cry_19       Net          -        -       0.014     -           2         
un4_blink_counter_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
un4_blink_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
un4_blink_counter_cry_20       Net          -        -       0.014     -           2         
un4_blink_counter_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
un4_blink_counter_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
un4_blink_counter_cry_21       Net          -        -       0.014     -           2         
un4_blink_counter_cry_22_c     SB_CARRY     CI       In      -         6.023       -         
un4_blink_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.209       -         
un4_blink_counter_cry_22       Net          -        -       0.386     -           1         
blink_counter_RNO[23]          SB_LUT4      I3       In      -         6.595       -         
blink_counter_RNO[23]          SB_LUT4      O        Out     0.465     7.061       -         
blink_counter_RNO[23]          Net          -        -       1.507     -           1         
blink_counter[23]              SB_DFFSR     D        In      -         8.568       -         
=============================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.414
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.259

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.266

    Number of logic level(s):                3
    Starting point:                          blink_counter[12] / Q
    Ending point:                            led_io_r / D
    The start point is clocked by            Top|clk_12mhz [rising] on pin C
    The end   point is clocked by            Top|clk_12mhz [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
blink_counter[12]      SB_DFFSR     Q        Out     0.796     0.796       -         
blink_counter[12]      Net          -        -       1.599     -           3         
led_io_r_RNO_3         SB_LUT4      I0       In      -         2.395       -         
led_io_r_RNO_3         SB_LUT4      O        Out     0.661     3.056       -         
blink_counter13_12     Net          -        -       1.371     -           1         
led_io_r_RNO_2         SB_LUT4      I0       In      -         4.427       -         
led_io_r_RNO_2         SB_LUT4      O        Out     0.661     5.089       -         
blink_counter13_21     Net          -        -       1.371     -           1         
led_io_r_RNO           SB_LUT4      I2       In      -         6.460       -         
led_io_r_RNO           SB_LUT4      O        Out     0.558     7.018       -         
led_io_r_0             Net          -        -       1.507     -           1         
led_io_r               SB_DFFSR     D        In      -         8.525       -         
=====================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.414
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.259

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.194

    Number of logic level(s):                3
    Starting point:                          blink_counter[8] / Q
    Ending point:                            led_io_r / D
    The start point is clocked by            Top|clk_12mhz [rising] on pin C
    The end   point is clocked by            Top|clk_12mhz [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
blink_counter[8]       SB_DFFSR     Q        Out     0.796     0.796       -         
blink_counter[8]       Net          -        -       1.599     -           3         
led_io_r_RNO_4         SB_LUT4      I0       In      -         2.395       -         
led_io_r_RNO_4         SB_LUT4      O        Out     0.661     3.056       -         
blink_counter13_13     Net          -        -       1.371     -           1         
led_io_r_RNO_2         SB_LUT4      I1       In      -         4.427       -         
led_io_r_RNO_2         SB_LUT4      O        Out     0.589     5.017       -         
blink_counter13_21     Net          -        -       1.371     -           1         
led_io_r_RNO           SB_LUT4      I2       In      -         6.388       -         
led_io_r_RNO           SB_LUT4      O        Out     0.558     6.946       -         
led_io_r_0             Net          -        -       1.507     -           1         
led_io_r               SB_DFFSR     D        In      -         8.453       -         
=====================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.414
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.259

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.194

    Number of logic level(s):                3
    Starting point:                          blink_counter[13] / Q
    Ending point:                            led_io_r / D
    The start point is clocked by            Top|clk_12mhz [rising] on pin C
    The end   point is clocked by            Top|clk_12mhz [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
blink_counter[13]      SB_DFFSR     Q        Out     0.796     0.796       -         
blink_counter[13]      Net          -        -       1.599     -           3         
led_io_r_RNO_3         SB_LUT4      I1       In      -         2.395       -         
led_io_r_RNO_3         SB_LUT4      O        Out     0.589     2.984       -         
blink_counter13_12     Net          -        -       1.371     -           1         
led_io_r_RNO_2         SB_LUT4      I0       In      -         4.355       -         
led_io_r_RNO_2         SB_LUT4      O        Out     0.661     5.017       -         
blink_counter13_21     Net          -        -       1.371     -           1         
led_io_r_RNO           SB_LUT4      I2       In      -         6.388       -         
led_io_r_RNO           SB_LUT4      O        Out     0.558     6.946       -         
led_io_r_0             Net          -        -       1.507     -           1         
led_io_r               SB_DFFSR     D        In      -         8.453       -         
=====================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.414
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.259

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.162

    Number of logic level(s):                3
    Starting point:                          blink_counter[4] / Q
    Ending point:                            led_io_r / D
    The start point is clocked by            Top|clk_12mhz [rising] on pin C
    The end   point is clocked by            Top|clk_12mhz [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
blink_counter[4]       SB_DFFSR     Q        Out     0.796     0.796       -         
blink_counter[4]       Net          -        -       1.599     -           3         
led_io_r_RNO_5         SB_LUT4      I0       In      -         2.395       -         
led_io_r_RNO_5         SB_LUT4      O        Out     0.661     3.056       -         
blink_counter13_14     Net          -        -       1.371     -           1         
led_io_r_RNO_2         SB_LUT4      I2       In      -         4.427       -         
led_io_r_RNO_2         SB_LUT4      O        Out     0.558     4.986       -         
blink_counter13_21     Net          -        -       1.371     -           1         
led_io_r_RNO           SB_LUT4      I2       In      -         6.356       -         
led_io_r_RNO           SB_LUT4      O        Out     0.558     6.915       -         
led_io_r_0             Net          -        -       1.507     -           1         
led_io_r               SB_DFFSR     D        In      -         8.422       -         
=====================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: ice40ul1kcm36a
Cell usage:
SB_CARRY        22 uses
SB_DFFSR        25 uses
SB_GB           2 uses
SB_PLL40_CORE   1 use
SB_RGBA_DRV     1 use
SB_LUT4         32 uses

I/O ports: 2
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   25 (2%)
Total load per clock:
   Top|clk_12mhz: 1

@S |Mapping Summary:
Total  LUTs: 32 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 32 = 32 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 15 13:12:51 2026

###########################################################]


Synthesis exit by 0.
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	32
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	1
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for led_io, as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	35
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	4
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	10
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	36/1248
    PLBs                        :	6/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/21
    PLLs                        :	1/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	1/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2805: Property RGB0_CURRENT for SB_RGB_DRV instance led_driver has value zero. So location (2,15,0) can be used to place SB_IO_OD
W2805: Property RGB1_CURRENT for SB_RGB_DRV instance led_driver has value zero. So location (2,15,1) can be used to place SB_IO_OD
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.1 (sec)

Final Design Statistics
    Number of LUTs      	:	35
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	1
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	36/1248
    PLBs                        :	11/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/21
    PLLs                        :	1/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	1/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Top|clk_12mhz | Frequency: 97.73 MHz | Target: 134.95 MHz
Clock: u_pll/PLLOUTCORE | Frequency: N/A | Target: 1686.91 MHz
Clock: u_pll/PLLOUTGLOBAL | Frequency: N/A | Target: 1686.91 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 116
used logic cells: 36
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 116
used logic cells: 36
Translating sdc file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc...
Translated sdc file is C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --outdir "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc --outdir C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router --sdf_file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTGLOBAL
Read device time: 1
I1209: Started routing
I1223: Total Nets : 61 
I1212: Iteration  1 :    20 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v" --vhdl "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd" --lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc" --sdf-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --report-file "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc --sdf-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --report-file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at u_pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_12mhz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --device_name iCE40UL1K --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name Top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Thu Jan 15 13:15:48 2026

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
Verilog syntax check successful!
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v changed - recompiling
Selecting top level module Top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4120:7:4120:17|Synthesizing module SB_RGBA_DRV in library work.

@N: CG364 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Synthesizing module Top in library work.

@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":62:20:62:20|Input EXTFEEDBACK on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":63:21:63:21|Input DYNAMICDELAY on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:6:58:10|Input SDI on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:6:58:10|Input SCLK on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:6:58:10|Input LATCHINPUTVALUE on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 15 13:15:48 2026

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 15 13:15:48 2026

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 15 13:15:48 2026

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_comp.srs changed - recompiling
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 15 13:15:50 2026

###########################################################]
Pre-mapping Report

# Thu Jan 15 13:15:50 2026

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt 
Printing clock  summary report in "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                            Clock                     Clock
Clock                            Frequency     Period        Type                             Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------
System                           1.0 MHz       1000.000      system                           system_clkgroup           0    
Top|clk_12mhz                    17.2 MHz      58.245        inferred                         Autoconstr_clkgroup_0     0    
Top|sys_clkout_derived_clock     214.6 MHz     4.660         derived (from Top|clk_12mhz)     Autoconstr_clkgroup_0     28   
=============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 15 13:15:50 2026

###########################################################]
Map & Optimize Report

# Thu Jan 15 13:15:51 2026

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":102:4:102:9|Found counter in view:work.Top(verilog) instance blink_counter[26:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.71ns		  35 /        28
   2		0h:00m:00s		    -1.71ns		  35 /        28

   3		0h:00m:00s		    -1.71ns		  35 /        28


   4		0h:00m:00s		    -1.71ns		  35 /        28
@N: FX1017 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":58:6:58:10|SB_GB inserted on the net locked.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 instances converted, 28 sequential instances remain driven by gated/generated clocks

================================================================================================== Gated/Generated Clocks ==================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance       Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       u_pll               SB_PLL40_CORE          28         blink_counter[10]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT246 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":82:6:82:15|Blackbox SB_RGBA_DRV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock Top|clk_12mhz with period 8.09ns. Please declare a user-defined clock on object "p:clk_12mhz"
@N: MT615 |Found clock Top|sys_clkout_derived_clock with period 8.09ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Jan 15 13:15:51 2026
#


Top view:               Top
Requested Frequency:    123.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.429

                                 Requested     Estimated     Requested     Estimated                 Clock                            Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                             Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Top|clk_12mhz                    123.5 MHz     NA            8.094         NA            DCM/PLL     inferred                         Autoconstr_clkgroup_0
Top|sys_clkout_derived_clock     123.5 MHz     105.0 MHz     8.094         9.523         -1.429      derived (from Top|clk_12mhz)     Autoconstr_clkgroup_0
System                           1.0 MHz       NA            1000.000      NA            NA          system                           system_clkgroup      
===========================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
Top|sys_clkout_derived_clock  System                        |  8.094       7.298   |  No paths    -      |  No paths    -      |  No paths    -    
Top|sys_clkout_derived_clock  Top|sys_clkout_derived_clock  |  8.094       -1.429  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Top|sys_clkout_derived_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                                   Arrival           
Instance              Reference                        Type        Pin     Net                   Time        Slack 
                      Clock                                                                                        
-------------------------------------------------------------------------------------------------------------------
blink_counter[0]      Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[0]      0.796       -1.429
blink_counter[1]      Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[1]      0.796       -1.228
blink_counter[2]      Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[2]      0.796       -1.029
blink_counter[3]      Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[3]      0.796       -0.829
blink_counter[4]      Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[4]      0.796       -0.628
blink_counter[20]     Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[20]     0.796       -0.586
blink_counter[16]     Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[16]     0.796       -0.514
blink_counter[21]     Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[21]     0.796       -0.514
blink_counter[15]     Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[15]     0.796       -0.483
blink_counter[22]     Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[22]     0.796       -0.483
===================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                     Required           
Instance              Reference                        Type        Pin     Net                     Time         Slack 
                      Clock                                                                                           
----------------------------------------------------------------------------------------------------------------------
blink_counter[26]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[26]     7.939        -1.429
blink_counter[25]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[25]     7.939        -1.228
blink_counter[24]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[24]     7.939        -1.029
blink_counter[23]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[23]     7.939        -0.829
blink_counter[22]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[22]     7.939        -0.628
led_io_r              Top|sys_clkout_derived_clock     SB_DFFR     D       led_io_r_0              7.939        -0.617
blink_counter[21]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[21]     7.939        -0.428
blink_counter[20]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[20]     7.939        -0.229
blink_counter[19]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[19]     7.939        -0.029
blink_counter[18]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[18]     7.939        0.172 
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.428

    Number of logic level(s):                27
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[26] / D
    The start point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C
    The end   point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFFR      Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           3         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[24]       Net          -        -       0.014     -           2         
blink_counter_cry_c[25]     SB_CARRY     CI       In      -         6.823       -         
blink_counter_cry_c[25]     SB_CARRY     CO       Out     0.186     7.009       -         
blink_counter_cry[25]       Net          -        -       0.386     -           1         
blink_counter_RNO[26]       SB_LUT4      I3       In      -         7.395       -         
blink_counter_RNO[26]       SB_LUT4      O        Out     0.465     7.861       -         
blink_counter_s[26]         Net          -        -       1.507     -           1         
blink_counter[26]           SB_DFFR      D        In      -         9.367       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.522 is 6.445(67.7%) logic and 3.077(32.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.229

    Number of logic level(s):                26
    Starting point:                          blink_counter[1] / Q
    Ending point:                            blink_counter[26] / D
    The start point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C
    The end   point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[1]            SB_DFFR      Q        Out     0.796     0.796       -         
blink_counter[1]            Net          -        -       0.834     -           3         
blink_counter_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[24]       Net          -        -       0.014     -           2         
blink_counter_cry_c[25]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[25]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[25]       Net          -        -       0.386     -           1         
blink_counter_RNO[26]       SB_LUT4      I3       In      -         7.195       -         
blink_counter_RNO[26]       SB_LUT4      O        Out     0.465     7.660       -         
blink_counter_s[26]         Net          -        -       1.507     -           1         
blink_counter[26]           SB_DFFR      D        In      -         9.168       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.229

    Number of logic level(s):                26
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C
    The end   point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFFR      Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           3         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[24]       Net          -        -       0.386     -           2         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         7.195       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.660       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFFR      D        In      -         9.168       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      8.967
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.028

    Number of logic level(s):                25
    Starting point:                          blink_counter[2] / Q
    Ending point:                            blink_counter[26] / D
    The start point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C
    The end   point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[2]            SB_DFFR      Q        Out     0.796     0.796       -         
blink_counter[2]            Net          -        -       0.834     -           3         
blink_counter_cry_c[2]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[24]       Net          -        -       0.014     -           2         
blink_counter_cry_c[25]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[25]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[25]       Net          -        -       0.386     -           1         
blink_counter_RNO[26]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[26]       SB_LUT4      O        Out     0.465     7.460       -         
blink_counter_s[26]         Net          -        -       1.507     -           1         
blink_counter[26]           SB_DFFR      D        In      -         8.967       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.122 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      8.967
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.028

    Number of logic level(s):                25
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[24] / D
    The start point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C
    The end   point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFFR      Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           3         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.386     -           2         
blink_counter_RNO[24]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[24]       SB_LUT4      O        Out     0.465     7.460       -         
blink_counter_s[24]         Net          -        -       1.507     -           1         
blink_counter[24]           SB_DFFR      D        In      -         8.967       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.122 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: ice40ul1kcm36a
Cell usage:
SB_CARRY        26 uses
SB_DFFR         28 uses
SB_GB           3 uses
SB_PLL40_CORE   1 use
SB_RGBA_DRV     1 use
SB_LUT4         36 uses

I/O ports: 2
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   28 (2%)
Total load per clock:
   Top|clk_12mhz: 1
   Top|sys_clkout_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 36 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 36 = 36 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 15 13:15:51 2026

###########################################################]


Synthesis exit by 0.
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	36
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	1
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for led_io, as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	39
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	11
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	39/1248
    PLBs                        :	7/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/21
    PLLs                        :	1/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	1/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk_12mhz_bufg_THRU_LUT4_0_LC_36", in the clock network. Converting the timing arc to positive-unate
W2805: Property RGB0_CURRENT for SB_RGB_DRV instance led_driver has value zero. So location (2,15,0) can be used to place SB_IO_OD
W2805: Property RGB1_CURRENT for SB_RGB_DRV instance led_driver has value zero. So location (2,15,1) can be used to place SB_IO_OD
Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.7 (sec)

Final Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	1
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	39/1248
    PLBs                        :	10/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/21
    PLLs                        :	1/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	1/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Top|clk_12mhz | Frequency: N/A | Target: 123.61 MHz
Clock: u_pll/PLLOUTCORE | Frequency: 85.35 MHz | Target: 1545.12 MHz
Clock: u_pll/PLLOUTGLOBAL | Frequency: N/A | Target: 1545.12 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 130
used logic cells: 39
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 130
used logic cells: 39
Translating sdc file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc...
Translated sdc file is C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --outdir "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc --outdir C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router --sdf_file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Top
Read design time: 1
I1202: Reading Architecture of device iCE40UL1K
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTGLOBAL
Read device time: 1
I1209: Started routing
I1223: Total Nets : 72 
I1212: Iteration  1 :    24 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v" --vhdl "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd" --lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc" --sdf-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --report-file "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc --sdf-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --report-file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at u_pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_12mhz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --device_name iCE40UL1K --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name Top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Thu Jan 15 13:18:34 2026

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
Verilog syntax check successful!
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v changed - recompiling
Selecting top level module Top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4120:7:4120:17|Synthesizing module SB_RGBA_DRV in library work.

@N: CG364 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Synthesizing module Top in library work.

@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":62:20:62:20|Input EXTFEEDBACK on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":63:21:63:21|Input DYNAMICDELAY on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:6:58:10|Input SDI on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:6:58:10|Input SCLK on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":58:6:58:10|Input LATCHINPUTVALUE on instance u_pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 15 13:18:34 2026

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 15 13:18:34 2026

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 15 13:18:34 2026

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_comp.srs changed - recompiling
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:7:21:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 15 13:18:35 2026

###########################################################]
Pre-mapping Report

# Thu Jan 15 13:18:35 2026

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt 
Printing clock  summary report in "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                            Clock                     Clock
Clock                            Frequency     Period        Type                             Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------
System                           1.0 MHz       1000.000      system                           system_clkgroup           0    
Top|clk_12mhz                    17.2 MHz      58.245        inferred                         Autoconstr_clkgroup_0     0    
Top|sys_clkout_derived_clock     214.6 MHz     4.660         derived (from Top|clk_12mhz)     Autoconstr_clkgroup_0     28   
=============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 15 13:18:36 2026

###########################################################]
Map & Optimize Report

# Thu Jan 15 13:18:36 2026

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":102:4:102:9|Found counter in view:work.Top(verilog) instance blink_counter[26:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.71ns		  36 /        28
   2		0h:00m:00s		    -1.71ns		  36 /        28

   3		0h:00m:00s		    -1.71ns		  36 /        28


   4		0h:00m:00s		    -1.71ns		  36 /        28
@N: FX1017 :|SB_GB inserted on the net locked_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 instances converted, 28 sequential instances remain driven by gated/generated clocks

================================================================================================== Gated/Generated Clocks ==================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance       Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       u_pll               SB_PLL40_CORE          28         blink_counter[10]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT246 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":82:6:82:15|Blackbox SB_RGBA_DRV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock Top|clk_12mhz with period 8.09ns. Please declare a user-defined clock on object "p:clk_12mhz"
@N: MT615 |Found clock Top|sys_clkout_derived_clock with period 8.09ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Jan 15 13:18:37 2026
#


Top view:               Top
Requested Frequency:    123.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.429

                                 Requested     Estimated     Requested     Estimated                 Clock                            Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                             Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Top|clk_12mhz                    123.5 MHz     NA            8.094         NA            DCM/PLL     inferred                         Autoconstr_clkgroup_0
Top|sys_clkout_derived_clock     123.5 MHz     105.0 MHz     8.094         9.523         -1.429      derived (from Top|clk_12mhz)     Autoconstr_clkgroup_0
System                           1.0 MHz       NA            1000.000      NA            NA          system                           system_clkgroup      
===========================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
Top|sys_clkout_derived_clock  System                        |  8.094       7.298   |  No paths    -      |  No paths    -      |  No paths    -    
Top|sys_clkout_derived_clock  Top|sys_clkout_derived_clock  |  8.094       -1.429  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Top|sys_clkout_derived_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                                   Arrival           
Instance              Reference                        Type        Pin     Net                   Time        Slack 
                      Clock                                                                                        
-------------------------------------------------------------------------------------------------------------------
blink_counter[0]      Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[0]      0.796       -1.429
blink_counter[1]      Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[1]      0.796       -1.228
blink_counter[2]      Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[2]      0.796       -1.029
blink_counter[3]      Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[3]      0.796       -0.829
blink_counter[4]      Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[4]      0.796       -0.628
blink_counter[20]     Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[20]     0.796       -0.586
blink_counter[16]     Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[16]     0.796       -0.514
blink_counter[21]     Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[21]     0.796       -0.514
blink_counter[15]     Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[15]     0.796       -0.483
blink_counter[22]     Top|sys_clkout_derived_clock     SB_DFFR     Q       blink_counter[22]     0.796       -0.483
===================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                     Required           
Instance              Reference                        Type        Pin     Net                     Time         Slack 
                      Clock                                                                                           
----------------------------------------------------------------------------------------------------------------------
blink_counter[26]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[26]     7.939        -1.429
blink_counter[25]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[25]     7.939        -1.228
blink_counter[24]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[24]     7.939        -1.029
blink_counter[23]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[23]     7.939        -0.829
blink_counter[22]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[22]     7.939        -0.628
led_io_r              Top|sys_clkout_derived_clock     SB_DFFR     D       led_io_r_0              7.939        -0.617
blink_counter[21]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[21]     7.939        -0.428
blink_counter[20]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[20]     7.939        -0.229
blink_counter[19]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[19]     7.939        -0.029
blink_counter[18]     Top|sys_clkout_derived_clock     SB_DFFR     D       blink_counter_s[18]     7.939        0.172 
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.428

    Number of logic level(s):                27
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[26] / D
    The start point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C
    The end   point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFFR      Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           3         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[24]       Net          -        -       0.014     -           2         
blink_counter_cry_c[25]     SB_CARRY     CI       In      -         6.823       -         
blink_counter_cry_c[25]     SB_CARRY     CO       Out     0.186     7.009       -         
blink_counter_cry[25]       Net          -        -       0.386     -           1         
blink_counter_RNO[26]       SB_LUT4      I3       In      -         7.395       -         
blink_counter_RNO[26]       SB_LUT4      O        Out     0.465     7.861       -         
blink_counter_s[26]         Net          -        -       1.507     -           1         
blink_counter[26]           SB_DFFR      D        In      -         9.367       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.522 is 6.445(67.7%) logic and 3.077(32.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.229

    Number of logic level(s):                26
    Starting point:                          blink_counter[1] / Q
    Ending point:                            blink_counter[26] / D
    The start point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C
    The end   point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[1]            SB_DFFR      Q        Out     0.796     0.796       -         
blink_counter[1]            Net          -        -       0.834     -           3         
blink_counter_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[24]       Net          -        -       0.014     -           2         
blink_counter_cry_c[25]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[25]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[25]       Net          -        -       0.386     -           1         
blink_counter_RNO[26]       SB_LUT4      I3       In      -         7.195       -         
blink_counter_RNO[26]       SB_LUT4      O        Out     0.465     7.660       -         
blink_counter_s[26]         Net          -        -       1.507     -           1         
blink_counter[26]           SB_DFFR      D        In      -         9.168       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.229

    Number of logic level(s):                26
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C
    The end   point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFFR      Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           3         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[24]       Net          -        -       0.386     -           2         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         7.195       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.660       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFFR      D        In      -         9.168       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      8.967
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.028

    Number of logic level(s):                25
    Starting point:                          blink_counter[2] / Q
    Ending point:                            blink_counter[26] / D
    The start point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C
    The end   point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[2]            SB_DFFR      Q        Out     0.796     0.796       -         
blink_counter[2]            Net          -        -       0.834     -           3         
blink_counter_cry_c[2]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[24]       Net          -        -       0.014     -           2         
blink_counter_cry_c[25]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[25]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[25]       Net          -        -       0.386     -           1         
blink_counter_RNO[26]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[26]       SB_LUT4      O        Out     0.465     7.460       -         
blink_counter_s[26]         Net          -        -       1.507     -           1         
blink_counter[26]           SB_DFFR      D        In      -         8.967       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.122 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      8.967
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.028

    Number of logic level(s):                25
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[24] / D
    The start point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C
    The end   point is clocked by            Top|sys_clkout_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFFR      Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           3         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.386     -           2         
blink_counter_RNO[24]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[24]       SB_LUT4      O        Out     0.465     7.460       -         
blink_counter_s[24]         Net          -        -       1.507     -           1         
blink_counter[24]           SB_DFFR      D        In      -         8.967       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.122 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: ice40ul1kcm36a
Cell usage:
SB_CARRY        26 uses
SB_DFFR         28 uses
SB_GB           3 uses
SB_PLL40_CORE   1 use
SB_RGBA_DRV     1 use
SB_LUT4         37 uses

I/O ports: 2
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   28 (2%)
Total load per clock:
   Top|clk_12mhz: 1
   Top|sys_clkout_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 37 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 37 = 37 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 15 13:18:37 2026

###########################################################]


Synthesis exit by 0.
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	37
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	1
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for led_io, as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	39
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	11
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	39/1248
    PLBs                        :	7/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/21
    PLLs                        :	1/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	1/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk_12mhz_bufg_THRU_LUT4_0_LC_37", in the clock network. Converting the timing arc to positive-unate
W2805: Property RGB0_CURRENT for SB_RGB_DRV instance led_driver has value zero. So location (2,15,0) can be used to place SB_IO_OD
W2805: Property RGB1_CURRENT for SB_RGB_DRV instance led_driver has value zero. So location (2,15,1) can be used to place SB_IO_OD
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.6 (sec)

Final Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	1
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	39/1248
    PLBs                        :	10/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/21
    PLLs                        :	1/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	1/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Top|clk_12mhz | Frequency: N/A | Target: 123.61 MHz
Clock: u_pll/PLLOUTCORE | Frequency: 85.35 MHz | Target: 1545.12 MHz
Clock: u_pll/PLLOUTGLOBAL | Frequency: N/A | Target: 1545.12 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 130
used logic cells: 39
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 130
used logic cells: 39
Translating sdc file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc...
Translated sdc file is C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --outdir "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc --outdir C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router --sdf_file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTGLOBAL
Read device time: 1
I1209: Started routing
I1223: Total Nets : 72 
I1212: Iteration  1 :    24 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v" --vhdl "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd" --lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc" --sdf-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --report-file "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc --sdf-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --report-file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at u_pll/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at u_pll/PLLOUTCORE
Timer run-time: 0 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_12mhz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --device_name iCE40UL1K --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name Top
Initializing timer and loading data ...
Timer loaded summary data. Total time 0(sec)
