[View]
Entity=FDCPE_TB
Architecture=TB_ARCHITECTURE
TopLevelType=1
[file:.\src\task 1\bistable_element.vhd]
Enabled=1
[file:.\src\basic\inv.vhd]
Enabled=1
[file:.\src\task 1\test-bench\bistable_element_TB.vhd]
Enabled=1
VerilogLanguage=7
[file:.\src\task 1\test-bench\bistable_element_TB_runtest.do]
Enabled=1
[file:.\src\task 2\RS_Latch.vhd]
Enabled=1
[file:.\src\basic\nor2.vhd]
Enabled=1
[file:.\src\task 3\D_Latch.vhd]
Enabled=1
[file:.\src\task 3\TestBench\d_latch_TB.vhd]
Enabled=1
[file:.\src\task 3\TestBench\d_latch_TB_runtest.do]
Enabled=1
[file:.\src\task 3\test-bench\d_latch_TB.vhd]
Enabled=1
[file:.\src\task 3\test-bench\d_latch_TB_runtest.do]
Enabled=1
[file:.\src\task 2\test-bench\rs_latch_TB.vhd]
Enabled=1
VerilogLanguage=7
[file:.\src\task 2\test-bench\rs_latch_TB_runtest.do]
Enabled=1
[file:.\src\task 4\D_Enable_Latch.vhd]
Enabled=1
[file:.\src\task 4\TestBench\d_enable_latch_TB.vhd]
Enabled=1
[file:.\src\task 4\TestBench\d_enable_latch_TB_runtest.do]
Enabled=1
[file:.\src\basic\and2.vhd]
Enabled=1
[file:.\src\task 4\test-bench\d_enable_latch_TB.vhd]
Enabled=1
[file:.\src\task 4\test-bench\d_enable_latch_TB_runtest.do]
Enabled=1
[file:.\src\task 5.1\TestBench\dff_TB.vhd]
Enabled=1
[file:.\src\task 5.1\TestBench\dff_TB_runtest.do]
Enabled=1
[file:.\src\task 5.1\D_FlipFlop.vhd]
Enabled=1
[file:.\src\task 5.1\test-bench\d_flipflop_TB.vhd]
Enabled=1
[file:.\src\task 5.1\test-bench\d_flipflop_TB_runtest.do]
Enabled=1
[file:.\src\task 5.2\FDCPE.vhd]
Enabled=1
[file:.\src\task 5.2\TestBench\FDCPE_TB.vhd]
Enabled=1
[file:.\src\task 5.2\TestBench\FDCPE_TB_runtest.do]
Enabled=1
[file:.\src\task 5.2\test-bench\FDCPE_TB.vhd]
Enabled=1
[file:.\src\task 5.2\test-bench\FDCPE_TB_runtest.do]
Enabled=1
