--12062018
--kobi eini
--==========Library===========
--library ieee;
--use ieee.std_logic_1164.all;
--use IEEE.numeric_std.all;
--use IEEE.std_logic_signed.all; 
--use ieee.std_logic_arith.all;
--use ieee.math_real.all;
--use ieee.std_logic_unsigned.all;

--package CarrayType is
--type	CArray is array (0 to 15) of integer range 0 to 307200;
--end package CarrayType;

library ieee;
use ieee.std_logic_1164.all;
--use IEEE.numeric_std.all;
use IEEE.std_logic_signed.all; 
use ieee.std_logic_arith.all;
--use ieee.math_real.all;
use ieee.std_logic_unsigned.all;
--use work.CarrayType.all;

entity entropy is
port(
  garyscale: in unsigned(11 downto 0); 
	iX,	iY: in integer;--(10 downto 0);
	EntOut: out std_logic_vector(11 downto 0);
	iDVAL, iCLK, iRST: in std_logic);
end entropy; 


architecture behv of entropy is

component kobi_line IS
	PORT
	(
		clken		: IN STD_LOGIC  := '1';
		clock		: IN STD_LOGIC ;
		shiftin		: IN STD_LOGIC_VECTOR (11 DOWNTO 0);
		shiftout		: OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
		taps0x		: OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
		taps1x		: OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
		taps2x		: OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
		taps3x		: OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
		taps4x		: OUT STD_LOGIC_VECTOR (11 DOWNTO 0)
	);
END component;


type 	kobi_matrix is array (0 to 4,0 to 4) of integer range 0 to 1023 := 0;--matrix H - buffer
signal W1,W2,W3,W4,W5,W6,W7,W8,W9,W10,W11,W12,W13,W14,W15,W16,W17,W18,W19,W20,W21,W22,W23,W24,W25 : in std_logic_vector(11 downto 0);


begin
u_line_Buffer: kobi_line port map ('1',iCLK,garyscale);

process(iCLK)
begin





end process;



end behv;








