//*********************************************
//            é¢æ¿LEDç¯æŽ§åˆ
//  LED-0   å¼€æœºé•¿äº ä½Žé•¿äº           V22 
//  LED-2   å…¥ç½‘ä¿¡å·   V21 
//  LED-1   DSPå·¥ä½œåŽï¼Œæ¯Sé—ªä¸€æ¬      V20
//  LED-3   å‘Šè­¦
//  SW-sig  å¼€å…³æŽ§åˆ¶å¤§ã€å°ä¿¡å·åˆ‡æ¢      T20
//**********************************************
module panel_ctr(
input               clk_20mhz,
input               panel_sw,
input               dsp_net_in,
input               waring_led,
output  [3:0]       panel_led,

output  [4:0]       panel_debug

);

parameter       TIMER_1S_CNT        =   25'd20000000,
                TIMER_1S_CNT_2      =   25'd10000000;

reg     [3:0]       panel_led_r     =   4'b1111;

reg     [24:0]      led_1s_cnt      =   25'd0;

//1sè®¡æ•°å™
always@(posedge clk_20mhz) begin
    if(led_1s_cnt[24:0] >= TIMER_1S_CNT)
        led_1s_cnt[24:0]            <=  25'd0;
    else
        led_1s_cnt[24:0]            <=  led_1s_cnt[24:0] + 1'b1;
end

//led3 0.5såè½¬æŽ§åˆ¶
always@(posedge clk_20mhz) begin
    if(led_1s_cnt[23:0] == TIMER_1S_CNT_2)
        panel_led_r[2]              <=  ~panel_led_r[2];
    else
        panel_led_r[2]              <=  panel_led_r[2];
end

//led2 1såè½¬æŽ§åˆ¶
always@(posedge clk_20mhz) begin
    if(led_1s_cnt[24:0] == TIMER_1S_CNT)
        panel_led_r[1]              <=  ~panel_led_r[1];
    else
        panel_led_r[1]              <=  panel_led_r[1];
end 
        
assign  panel_led[0]        =   1'b0;             //å¼€æœºé•¿äº®
assign  panel_led[1]        =   ~dsp_net_in;	  //panel_led_r[2];   //FPGA 0.5såè½¬
assign  panel_led[2]        =   panel_led_r[1];   //dsp  0.5såè½¬
// assign  panel_led[3]        =   1'b1;
assign  panel_led[3]        =   waring_led;

assign  panel_debug[3:0]    =   panel_led[3:0];
assign  panel_debug[4]      =   panel_sw;

endmodule
