<stg><name>generic_fmod<double></name>


<trans_list>

<trans id="63" from="1" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="1" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="1" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="1" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="2" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="3" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:0 %x_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="54" op_0_bw="64">
<![CDATA[
entry:1 %r_sh_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="r_sh_1_loc"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="64">
<![CDATA[
entry:2 %ret_5 = bitcast i64 %x_read

]]></Node>
<StgValue><ssdm name="ret_5"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:3 %fz_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %ret_5, i32 52

]]></Node>
<StgValue><ssdm name="fz_exp"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="52" op_0_bw="64">
<![CDATA[
entry:4 %fz_sig = trunc i64 %ret_5

]]></Node>
<StgValue><ssdm name="fz_sig"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:5 %isF_e_x = icmp_eq  i11 %fz_exp, i11 2047

]]></Node>
<StgValue><ssdm name="isF_e_x"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:6 %isyBx_e = icmp_ult  i11 %fz_exp, i11 1025

]]></Node>
<StgValue><ssdm name="isyBx_e"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:7 %br_ln256 = br i1 %isF_e_x, void %if.end, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:0 %br_ln263 = br i1 %isyBx_e, void %if.else, void %cleanup214

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.else:0 %icmp_ln267 = icmp_ne  i11 %fz_exp, i11 1025

]]></Node>
<StgValue><ssdm name="icmp_ln267"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
if.else:1 %icmp_ln267_1 = icmp_ugt  i52 %fz_sig, i52 2567051787601182

]]></Node>
<StgValue><ssdm name="icmp_ln267_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:2 %or_ln267 = or i1 %icmp_ln267, i1 %icmp_ln267_1

]]></Node>
<StgValue><ssdm name="or_ln267"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:3 %br_ln267 = br i1 %or_ln267, void %if.then70, void %if.else76

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
if.else76:0 %icmp_ln271 = icmp_ne  i52 %fz_sig, i52 2567051787601183

]]></Node>
<StgValue><ssdm name="icmp_ln271"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else76:1 %or_ln271 = or i1 %icmp_ln267, i1 %icmp_ln271

]]></Node>
<StgValue><ssdm name="or_ln271"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else76:2 %br_ln271 = br i1 %or_ln271, void %if.then82, void %if.end89_ifconv

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end89_ifconv:0 %fz_exp_cast = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %ret_5, i32 52, i32 61

]]></Node>
<StgValue><ssdm name="fz_exp_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
if.end89_ifconv:1 %ap_mx = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %fz_sig

]]></Node>
<StgValue><ssdm name="ap_mx"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end89_ifconv:2 %n = add i10 %fz_exp_cast, i10 1023

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="53" op_3_bw="54">
<![CDATA[
if.end89_ifconv:3 %call_ln296 = call void @generic_fmod<double>_Pipeline_1, i10 %n, i53 %ap_mx, i54 %r_sh_1_loc

]]></Node>
<StgValue><ssdm name="call_ln296"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then70:0 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_5, i32 63

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
if.then70:1 %t_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %tmp_1, i11 1025, i52 %fz_sig

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
if.then70:2 %br_ln270 = br void %cleanup214

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then82:0 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_5, i32 63

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
if.then82:1 %t_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %tmp_2, i63 0

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
if.then82:2 %br_ln274 = br void %cleanup214

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="53" op_3_bw="54">
<![CDATA[
if.end89_ifconv:3 %call_ln296 = call void @generic_fmod<double>_Pipeline_1, i10 %n, i53 %ap_mx, i54 %r_sh_1_loc

]]></Node>
<StgValue><ssdm name="call_ln296"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="54" op_0_bw="54" op_1_bw="0">
<![CDATA[
if.end89_ifconv:4 %r_sh_1_loc_load = load i54 %r_sh_1_loc

]]></Node>
<StgValue><ssdm name="r_sh_1_loc_load"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
if.end89_ifconv:5 %icmp_ln319 = icmp_eq  i54 %r_sh_1_loc_load, i54 0

]]></Node>
<StgValue><ssdm name="icmp_ln319"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end89_ifconv:6 %br_ln319 = br i1 %icmp_ln319, void %if.end181_ifconv, void %if.then175

]]></Node>
<StgValue><ssdm name="br_ln319"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>ctlz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
<literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="54" op_0_bw="54" op_1_bw="54" op_2_bw="1">
<![CDATA[
if.end181_ifconv:0 %tmp_5 = ctlz i54 @llvm.ctlz.i54, i54 %r_sh_1_loc_load, i1 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
<literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="54">
<![CDATA[
if.end181_ifconv:1 %trunc_ln324 = trunc i54 %tmp_5

]]></Node>
<StgValue><ssdm name="trunc_ln324"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
<literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="54">
<![CDATA[
if.end181_ifconv:2 %trunc_ln324_1 = trunc i54 %tmp_5

]]></Node>
<StgValue><ssdm name="trunc_ln324_1"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
<literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end181_ifconv:3 %add_ln325 = add i7 %trunc_ln324_1, i7 127

]]></Node>
<StgValue><ssdm name="add_ln325"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
<literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end181_ifconv:4 %icmp_ln325 = icmp_eq  i6 %trunc_ln324, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln325"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
<literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="52" op_0_bw="52" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end181_ifconv:5 %trunc_ln325_1 = partselect i52 @_ssdm_op_PartSelect.i52.i54.i32.i32, i54 %r_sh_1_loc_load, i32 1, i32 52

]]></Node>
<StgValue><ssdm name="trunc_ln325_1"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
<literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="7">
<![CDATA[
if.end181_ifconv:6 %sext_ln325 = sext i7 %add_ln325

]]></Node>
<StgValue><ssdm name="sext_ln325"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
<literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="54" op_0_bw="32">
<![CDATA[
if.end181_ifconv:7 %zext_ln325 = zext i32 %sext_ln325

]]></Node>
<StgValue><ssdm name="zext_ln325"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
<literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
if.end181_ifconv:8 %shl_ln325 = shl i54 %r_sh_1_loc_load, i54 %zext_ln325

]]></Node>
<StgValue><ssdm name="shl_ln325"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
<literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="52" op_0_bw="54">
<![CDATA[
if.end181_ifconv:9 %empty = trunc i54 %shl_ln325

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
<literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
if.end181_ifconv:10 %ap_mx_2 = select i1 %icmp_ln325, i52 %trunc_ln325_1, i52 %empty

]]></Node>
<StgValue><ssdm name="ap_mx_2"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
<literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end181_ifconv:11 %sub_ln327 = sub i7 3, i7 %trunc_ln324_1

]]></Node>
<StgValue><ssdm name="sub_ln327"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
<literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="7">
<![CDATA[
if.end181_ifconv:12 %sext_ln327 = sext i7 %sub_ln327

]]></Node>
<StgValue><ssdm name="sext_ln327"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
<literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end181_ifconv:13 %fz_exp_1 = add i11 %sext_ln327, i11 1023

]]></Node>
<StgValue><ssdm name="fz_exp_1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
<literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.end181_ifconv:14 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_5, i32 63

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
<literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
if.end181_ifconv:15 %t_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %tmp_4, i11 %fz_exp_1, i52 %ap_mx_2

]]></Node>
<StgValue><ssdm name="t_5"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
<literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
if.end181_ifconv:16 %br_ln335 = br void %cleanup214

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
<literal name="icmp_ln319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then175:0 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_5, i32 63

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
<literal name="icmp_ln319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
if.then175:1 %t_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %tmp_3, i63 0

]]></Node>
<StgValue><ssdm name="t_4"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isF_e_x" val="0"/>
<literal name="isyBx_e" val="0"/>
<literal name="or_ln267" val="1"/>
<literal name="or_ln271" val="1"/>
<literal name="icmp_ln319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
if.then175:2 %br_ln322 = br void %cleanup214

]]></Node>
<StgValue><ssdm name="br_ln322"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0">
<![CDATA[
cleanup214:0 %retval_1_in = phi i64 %t, void %if.then, i64 %t_2, void %if.then70, i64 %t_3, void %if.then82, i64 %t_4, void %if.then175, i64 %t_5, void %if.end181_ifconv, i64 %ret_5, void %if.end

]]></Node>
<StgValue><ssdm name="retval_1_in"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
cleanup214:1 %bitcast_ln497 = bitcast i64 %retval_1_in

]]></Node>
<StgValue><ssdm name="bitcast_ln497"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="64">
<![CDATA[
cleanup214:2 %ret_ln336 = ret i64 %bitcast_ln497

]]></Node>
<StgValue><ssdm name="ret_ln336"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then:0 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_5, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
if.then:1 %t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %tmp, i63 9223372036854775807

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
if.then:2 %br_ln261 = br void %cleanup214

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
