Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec 10 16:34:32 2020
| Host         : DESKTOP-B9NAQVU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file siren_timing_summary_routed.rpt -pb siren_timing_summary_routed.pb -rpx siren_timing_summary_routed.rpx -warn_on_violation
| Design       : siren
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (45)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (45)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (45)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: tcount_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tcount_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: tcount_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (45)
-------------------------------------------------
 There are 45 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.498        0.000                      0                   22        0.215        0.000                      0                   22        9.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_50MHz  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50MHz          17.498        0.000                      0                   22        0.215        0.000                      0                   22        9.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz
  To Clock:  clk_50MHz

Setup :            0  Failing Endpoints,  Worst Slack       17.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.498ns  (required time - arrival time)
  Source:                 tcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.704ns (28.488%)  route 1.767ns (71.512%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 24.874 - 20.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.621     5.172    clk_50MHz_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  tcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  tcount_reg[3]/Q
                         net (fo=3, routed)           1.119     6.747    tcount_reg_n_0_[3]
    SLICE_X5Y56          LUT5 (Prop_lut5_I4_O)        0.124     6.871 r  dac_load_R_i_2/O
                         net (fo=2, routed)           0.648     7.520    dac_load_R_i_2_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124     7.644 r  dac_load_R_i_1/O
                         net (fo=1, routed)           0.000     7.644    dac_load_R0
    SLICE_X5Y57          FDRE                                         r  dac_load_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.503    24.874    clk_50MHz_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  dac_load_R_reg/C
                         clock pessimism              0.272    25.146    
                         clock uncertainty           -0.035    25.111    
    SLICE_X5Y57          FDRE (Setup_fdre_C_D)        0.031    25.142    dac_load_R_reg
  -------------------------------------------------------------------
                         required time                         25.142    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                 17.498    

Slack (MET) :             17.501ns  (required time - arrival time)
  Source:                 tcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_L_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.704ns (28.539%)  route 1.763ns (71.461%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 24.874 - 20.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.621     5.172    clk_50MHz_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  tcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  tcount_reg[3]/Q
                         net (fo=3, routed)           1.118     6.746    tcount_reg_n_0_[3]
    SLICE_X5Y56          LUT6 (Prop_lut6_I2_O)        0.124     6.870 r  dac_load_R_i_3/O
                         net (fo=2, routed)           0.645     7.515    dac_load_R_i_3_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     7.639 r  dac_load_L_i_1/O
                         net (fo=1, routed)           0.000     7.639    dac_load_L0
    SLICE_X5Y57          FDRE                                         r  dac_load_L_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.503    24.874    clk_50MHz_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  dac_load_L_reg/C
                         clock pessimism              0.272    25.146    
                         clock uncertainty           -0.035    25.111    
    SLICE_X5Y57          FDRE (Setup_fdre_C_D)        0.029    25.140    dac_load_L_reg
  -------------------------------------------------------------------
                         required time                         25.140    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                 17.501    

Slack (MET) :             17.633ns  (required time - arrival time)
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 1.806ns (76.297%)  route 0.561ns (23.703%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 24.873 - 20.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.621     5.172    clk_50MHz_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  tcount_reg[1]/Q
                         net (fo=4, routed)           0.561     6.189    tcount_reg_n_0_[1]
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.863 r  tcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.863    tcount_reg[0]_i_1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.977 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.977    tcount_reg[4]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.091 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.091    tcount_reg[8]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.205 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.205    tcount_reg[12]_i_1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.539 r  tcount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.539    tcount_reg[16]_i_1_n_6
    SLICE_X4Y60          FDRE                                         r  tcount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.502    24.873    clk_50MHz_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  tcount_reg[17]/C
                         clock pessimism              0.272    25.145    
                         clock uncertainty           -0.035    25.110    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)        0.062    25.172    tcount_reg[17]
  -------------------------------------------------------------------
                         required time                         25.172    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                 17.633    

Slack (MET) :             17.654ns  (required time - arrival time)
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 1.785ns (76.085%)  route 0.561ns (23.915%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 24.873 - 20.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.621     5.172    clk_50MHz_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  tcount_reg[1]/Q
                         net (fo=4, routed)           0.561     6.189    tcount_reg_n_0_[1]
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.863 r  tcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.863    tcount_reg[0]_i_1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.977 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.977    tcount_reg[4]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.091 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.091    tcount_reg[8]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.205 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.205    tcount_reg[12]_i_1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.518 r  tcount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.518    tcount_reg[16]_i_1_n_4
    SLICE_X4Y60          FDRE                                         r  tcount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.502    24.873    clk_50MHz_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  tcount_reg[19]/C
                         clock pessimism              0.272    25.145    
                         clock uncertainty           -0.035    25.110    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)        0.062    25.172    tcount_reg[19]
  -------------------------------------------------------------------
                         required time                         25.172    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                 17.654    

Slack (MET) :             17.728ns  (required time - arrival time)
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 1.711ns (75.306%)  route 0.561ns (24.694%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 24.873 - 20.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.621     5.172    clk_50MHz_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  tcount_reg[1]/Q
                         net (fo=4, routed)           0.561     6.189    tcount_reg_n_0_[1]
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.863 r  tcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.863    tcount_reg[0]_i_1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.977 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.977    tcount_reg[4]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.091 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.091    tcount_reg[8]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.205 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.205    tcount_reg[12]_i_1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.444 r  tcount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.444    tcount_reg[16]_i_1_n_5
    SLICE_X4Y60          FDRE                                         r  tcount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.502    24.873    clk_50MHz_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  tcount_reg[18]/C
                         clock pessimism              0.272    25.145    
                         clock uncertainty           -0.035    25.110    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)        0.062    25.172    tcount_reg[18]
  -------------------------------------------------------------------
                         required time                         25.172    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                 17.728    

Slack (MET) :             17.744ns  (required time - arrival time)
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 1.695ns (75.131%)  route 0.561ns (24.869%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 24.873 - 20.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.621     5.172    clk_50MHz_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  tcount_reg[1]/Q
                         net (fo=4, routed)           0.561     6.189    tcount_reg_n_0_[1]
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.863 r  tcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.863    tcount_reg[0]_i_1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.977 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.977    tcount_reg[4]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.091 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.091    tcount_reg[8]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.205 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.205    tcount_reg[12]_i_1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.428 r  tcount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.428    tcount_reg[16]_i_1_n_7
    SLICE_X4Y60          FDRE                                         r  tcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.502    24.873    clk_50MHz_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  tcount_reg[16]/C
                         clock pessimism              0.272    25.145    
                         clock uncertainty           -0.035    25.110    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)        0.062    25.172    tcount_reg[16]
  -------------------------------------------------------------------
                         required time                         25.172    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                 17.744    

Slack (MET) :             17.747ns  (required time - arrival time)
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 1.692ns (75.098%)  route 0.561ns (24.902%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 24.873 - 20.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.621     5.172    clk_50MHz_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  tcount_reg[1]/Q
                         net (fo=4, routed)           0.561     6.189    tcount_reg_n_0_[1]
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.863 r  tcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.863    tcount_reg[0]_i_1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.977 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.977    tcount_reg[4]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.091 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.091    tcount_reg[8]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.425 r  tcount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.425    tcount_reg[12]_i_1_n_6
    SLICE_X4Y59          FDRE                                         r  tcount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.502    24.873    clk_50MHz_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  tcount_reg[13]/C
                         clock pessimism              0.272    25.145    
                         clock uncertainty           -0.035    25.110    
    SLICE_X4Y59          FDRE (Setup_fdre_C_D)        0.062    25.172    tcount_reg[13]
  -------------------------------------------------------------------
                         required time                         25.172    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                 17.747    

Slack (MET) :             17.768ns  (required time - arrival time)
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 1.671ns (74.864%)  route 0.561ns (25.137%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 24.873 - 20.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.621     5.172    clk_50MHz_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  tcount_reg[1]/Q
                         net (fo=4, routed)           0.561     6.189    tcount_reg_n_0_[1]
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.863 r  tcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.863    tcount_reg[0]_i_1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.977 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.977    tcount_reg[4]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.091 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.091    tcount_reg[8]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.404 r  tcount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.404    tcount_reg[12]_i_1_n_4
    SLICE_X4Y59          FDRE                                         r  tcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.502    24.873    clk_50MHz_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  tcount_reg[15]/C
                         clock pessimism              0.272    25.145    
                         clock uncertainty           -0.035    25.110    
    SLICE_X4Y59          FDRE (Setup_fdre_C_D)        0.062    25.172    tcount_reg[15]
  -------------------------------------------------------------------
                         required time                         25.172    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                 17.768    

Slack (MET) :             17.842ns  (required time - arrival time)
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 1.597ns (74.002%)  route 0.561ns (25.998%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 24.873 - 20.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.621     5.172    clk_50MHz_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  tcount_reg[1]/Q
                         net (fo=4, routed)           0.561     6.189    tcount_reg_n_0_[1]
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.863 r  tcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.863    tcount_reg[0]_i_1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.977 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.977    tcount_reg[4]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.091 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.091    tcount_reg[8]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.330 r  tcount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.330    tcount_reg[12]_i_1_n_5
    SLICE_X4Y59          FDRE                                         r  tcount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.502    24.873    clk_50MHz_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  tcount_reg[14]/C
                         clock pessimism              0.272    25.145    
                         clock uncertainty           -0.035    25.110    
    SLICE_X4Y59          FDRE (Setup_fdre_C_D)        0.062    25.172    tcount_reg[14]
  -------------------------------------------------------------------
                         required time                         25.172    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                 17.842    

Slack (MET) :             17.858ns  (required time - arrival time)
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 1.581ns (73.807%)  route 0.561ns (26.193%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 24.873 - 20.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.621     5.172    clk_50MHz_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  tcount_reg[1]/Q
                         net (fo=4, routed)           0.561     6.189    tcount_reg_n_0_[1]
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.863 r  tcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.863    tcount_reg[0]_i_1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.977 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.977    tcount_reg[4]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.091 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.091    tcount_reg[8]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.314 r  tcount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.314    tcount_reg[12]_i_1_n_7
    SLICE_X4Y59          FDRE                                         r  tcount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.502    24.873    clk_50MHz_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  tcount_reg[12]/C
                         clock pessimism              0.272    25.145    
                         clock uncertainty           -0.035    25.110    
    SLICE_X4Y59          FDRE (Setup_fdre_C_D)        0.062    25.172    tcount_reg[12]
  -------------------------------------------------------------------
                         required time                         25.172    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                 17.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 tcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.638%)  route 0.137ns (42.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.588     1.501    clk_50MHz_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  tcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141     1.642 f  tcount_reg[8]/Q
                         net (fo=3, routed)           0.137     1.779    tcount_reg_n_0_[8]
    SLICE_X5Y57          LUT6 (Prop_lut6_I4_O)        0.045     1.824 r  dac_load_R_i_1/O
                         net (fo=1, routed)           0.000     1.824    dac_load_R0
    SLICE_X5Y57          FDRE                                         r  dac_load_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.859     2.017    clk_50MHz_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  dac_load_R_reg/C
                         clock pessimism             -0.499     1.517    
    SLICE_X5Y57          FDRE (Hold_fdre_C_D)         0.092     1.609    dac_load_R_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 tcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_L_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.460%)  route 0.138ns (42.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.588     1.501    clk_50MHz_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  tcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141     1.642 f  tcount_reg[8]/Q
                         net (fo=3, routed)           0.138     1.780    tcount_reg_n_0_[8]
    SLICE_X5Y57          LUT6 (Prop_lut6_I2_O)        0.045     1.825 r  dac_load_L_i_1/O
                         net (fo=1, routed)           0.000     1.825    dac_load_L0
    SLICE_X5Y57          FDRE                                         r  dac_load_L_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.859     2.017    clk_50MHz_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  dac_load_L_reg/C
                         clock pessimism             -0.499     1.517    
    SLICE_X5Y57          FDRE (Hold_fdre_C_D)         0.091     1.608    dac_load_L_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 tcount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.587     1.500    clk_50MHz_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  tcount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  tcount_reg[18]/Q
                         net (fo=1, routed)           0.121     1.763    tcount_reg_n_0_[18]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.874 r  tcount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    tcount_reg[16]_i_1_n_5
    SLICE_X4Y60          FDRE                                         r  tcount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.858     2.016    clk_50MHz_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  tcount_reg[18]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X4Y60          FDRE (Hold_fdre_C_D)         0.105     1.605    tcount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 tcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.588     1.501    clk_50MHz_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  tcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  tcount_reg[10]/Q
                         net (fo=1, routed)           0.121     1.764    tcount_reg_n_0_[10]
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.875 r  tcount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    tcount_reg[8]_i_1_n_5
    SLICE_X4Y58          FDRE                                         r  tcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.859     2.017    clk_50MHz_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  tcount_reg[10]/C
                         clock pessimism             -0.515     1.501    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.105     1.606    tcount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 tcount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.588     1.501    clk_50MHz_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  tcount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  tcount_reg[14]/Q
                         net (fo=1, routed)           0.121     1.764    tcount_reg_n_0_[14]
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.875 r  tcount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    tcount_reg[12]_i_1_n_5
    SLICE_X4Y59          FDRE                                         r  tcount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.859     2.017    clk_50MHz_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  tcount_reg[14]/C
                         clock pessimism             -0.515     1.501    
    SLICE_X4Y59          FDRE (Hold_fdre_C_D)         0.105     1.606    tcount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 tcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.569%)  route 0.144ns (36.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.588     1.501    clk_50MHz_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  tcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  tcount_reg[6]/Q
                         net (fo=3, routed)           0.144     1.787    tcount_reg_n_0_[6]
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.898 r  tcount_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.898    tcount_reg[4]_i_1_n_5
    SLICE_X4Y57          FDRE                                         r  tcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.859     2.017    clk_50MHz_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  tcount_reg[6]/C
                         clock pessimism             -0.515     1.501    
    SLICE_X4Y57          FDRE (Hold_fdre_C_D)         0.105     1.606    tcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 tcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.502    clk_50MHz_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  tcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  tcount_reg[2]/Q
                         net (fo=3, routed)           0.145     1.788    tcount_reg_n_0_[2]
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.899 r  tcount_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.899    tcount_reg[0]_i_1_n_5
    SLICE_X4Y56          FDRE                                         r  tcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     2.018    clk_50MHz_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  tcount_reg[2]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X4Y56          FDRE (Hold_fdre_C_D)         0.105     1.607    tcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 tcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.588     1.501    clk_50MHz_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  tcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  tcount_reg[10]/Q
                         net (fo=1, routed)           0.121     1.764    tcount_reg_n_0_[10]
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.908 r  tcount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    tcount_reg[8]_i_1_n_4
    SLICE_X4Y58          FDRE                                         r  tcount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.859     2.017    clk_50MHz_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  tcount_reg[11]/C
                         clock pessimism             -0.515     1.501    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.105     1.606    tcount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 tcount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.588     1.501    clk_50MHz_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  tcount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  tcount_reg[14]/Q
                         net (fo=1, routed)           0.121     1.764    tcount_reg_n_0_[14]
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.908 r  tcount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    tcount_reg[12]_i_1_n_4
    SLICE_X4Y59          FDRE                                         r  tcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.859     2.017    clk_50MHz_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  tcount_reg[15]/C
                         clock pessimism             -0.515     1.501    
    SLICE_X4Y59          FDRE (Hold_fdre_C_D)         0.105     1.606    tcount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 tcount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.587     1.500    clk_50MHz_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  tcount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  tcount_reg[18]/Q
                         net (fo=1, routed)           0.121     1.763    tcount_reg_n_0_[18]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.907 r  tcount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    tcount_reg[16]_i_1_n_4
    SLICE_X4Y60          FDRE                                         r  tcount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.858     2.016    clk_50MHz_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  tcount_reg[19]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X4Y60          FDRE (Hold_fdre_C_D)         0.105     1.605    tcount_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y57     dac_load_L_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y57     dac_load_R_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y56     tcount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y58     tcount_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y58     tcount_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y59     tcount_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y59     tcount_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y59     tcount_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y59     tcount_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y57     dac_load_L_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y57     dac_load_R_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y58     tcount_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y58     tcount_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y59     tcount_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y59     tcount_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y59     tcount_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y59     tcount_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y57     tcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y57     tcount_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y57     dac_load_L_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y57     dac_load_R_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y58     tcount_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y58     tcount_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y59     tcount_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y59     tcount_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y59     tcount_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y59     tcount_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y60     tcount_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y60     tcount_reg[17]/C



