CAPI=1

[main]
depend =
  altpll_clkgen
  picorv32-wb-soc
  riscv-nmon
  wb_sdram_ctrl-r2

[verilog]
src_files =
  rtl/verilog/de0_nano_picorv32_wb_soc.v
