[INF:CM0023] Creating log file ../../build/regression/ImplicitFunc/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<37> s<36> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<3> s<2> l<1:1> el<1:7>
n<dut> u<2> t<StringConst> p<3> l<1:8> el<1:11>
n<> u<3> t<Module_ansi_header> p<34> c<1> s<23> l<1:1> el<1:12>
n<1> u<4> t<IntConst> p<5> l<3:14> el<3:15>
n<> u<5> t<Primary_literal> p<6> c<4> l<3:14> el<3:15>
n<> u<6> t<Constant_primary> p<7> c<5> l<3:14> el<3:15>
n<> u<7> t<Constant_expression> p<12> c<6> s<11> l<3:14> el<3:15>
n<0> u<8> t<IntConst> p<9> l<3:16> el<3:17>
n<> u<9> t<Primary_literal> p<10> c<8> l<3:16> el<3:17>
n<> u<10> t<Constant_primary> p<11> c<9> l<3:16> el<3:17>
n<> u<11> t<Constant_expression> p<12> c<10> l<3:16> el<3:17>
n<> u<12> t<Constant_range> p<13> c<7> l<3:14> el<3:17>
n<> u<13> t<Packed_dimension> p<14> c<12> l<3:13> el<3:18>
n<> u<14> t<Function_data_type_or_implicit> p<17> c<13> s<15> l<3:13> el<3:18>
n<foo> u<15> t<StringConst> p<17> s<16> l<3:19> el<3:22>
n<> u<16> t<Endfunction> p<17> l<5:4> el<5:15>
n<> u<17> t<Function_body_declaration> p<18> c<14> l<3:13> el<5:15>
n<> u<18> t<Function_declaration> p<19> c<17> l<3:4> el<5:15>
n<> u<19> t<Package_or_generate_item_declaration> p<20> c<18> l<3:4> el<5:15>
n<> u<20> t<Module_or_generate_item_declaration> p<21> c<19> l<3:4> el<5:15>
n<> u<21> t<Module_common_item> p<22> c<20> l<3:4> el<5:15>
n<> u<22> t<Module_or_generate_item> p<23> c<21> l<3:4> el<5:15>
n<> u<23> t<Non_port_module_item> p<34> c<22> s<33> l<3:4> el<5:15>
n<> u<24> t<Function_data_type_or_implicit> p<27> s<25> l<7:13> el<7:13>
n<bar> u<25> t<StringConst> p<27> s<26> l<7:13> el<7:16>
n<> u<26> t<Endfunction> p<27> l<9:4> el<9:15>
n<> u<27> t<Function_body_declaration> p<28> c<24> l<7:13> el<9:15>
n<> u<28> t<Function_declaration> p<29> c<27> l<7:4> el<9:15>
n<> u<29> t<Package_or_generate_item_declaration> p<30> c<28> l<7:4> el<9:15>
n<> u<30> t<Module_or_generate_item_declaration> p<31> c<29> l<7:4> el<9:15>
n<> u<31> t<Module_common_item> p<32> c<30> l<7:4> el<9:15>
n<> u<32> t<Module_or_generate_item> p<33> c<31> l<7:4> el<9:15>
n<> u<33> t<Non_port_module_item> p<34> c<32> l<7:4> el<9:15>
n<> u<34> t<Module_declaration> p<35> c<3> l<1:1> el<11:10>
n<> u<35> t<Description> p<36> c<34> l<1:1> el<11:10>
n<> u<36> t<Source_text> p<37> c<35> l<1:1> el<11:10>
n<> u<37> t<Top_level_rule> l<1:1> el<13:1>
[WRN:PA0205] dut.sv:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ImplicitFunc/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ImplicitFunc/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ImplicitFunc/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:1:1: , endln:11:10, parent:work@dut
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiTaskFunc:
  \_function: (work@dut.foo), line:3:4, endln:5:15, parent:work@dut
    |vpiName:foo
    |vpiFullName:work@dut.foo
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: , line:3:13, endln:3:18
      |vpiTypespec:
      \_logic_typespec: , line:3:13, endln:3:18
        |vpiRange:
        \_range: , line:3:14, endln:3:17
          |vpiLeftRange:
          \_constant: , line:3:14, endln:3:15
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:16, endln:3:17
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiInstance:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:11:10, parent:work@dut
  |vpiTaskFunc:
  \_function: (work@dut.bar), line:7:4, endln:9:15, parent:work@dut
    |vpiName:bar
    |vpiFullName:work@dut.bar
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiInstance:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:11:10, parent:work@dut
|uhdmtopModules:
\_module: work@dut (work@dut) dut.sv:1:1: , endln:11:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@dut.foo), line:3:4, endln:5:15, parent:work@dut
    |vpiName:foo
    |vpiFullName:work@dut.foo
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: , line:3:13, endln:3:18
    |vpiInstance:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:11:10
  |vpiTaskFunc:
  \_function: (work@dut.bar), line:7:4, endln:9:15, parent:work@dut
    |vpiName:bar
    |vpiFullName:work@dut.bar
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiInstance:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:11:10
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ImplicitFunc/dut.sv | ${SURELOG_DIR}/build/regression/ImplicitFunc/roundtrip/dut_000.sv | 1 | 11 | 

