Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Nov 26 16:33:09 2019
| Host         : CDBF9Y2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file init_test_control_sets_placed.rpt
| Design       : init_test
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   121 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              94 |           47 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              47 |           27 |
| Yes          | No                    | No                     |              18 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             160 |           48 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------+--------------------------------------+------------------+----------------+
|     Clock Signal     |             Enable Signal            |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------------+--------------------------------------+--------------------------------------+------------------+----------------+
|  clkdivider/clk_out1 | initializer/db1/new_input_i_1_n_0    |                                      |                1 |              1 |
|  clkdivider/clk_out1 | initializer/db2/new_input_i_1__0_n_0 |                                      |                1 |              1 |
|  clkdivider/clk_out1 | initializer/db3/new_input_i_1__1_n_0 |                                      |                1 |              1 |
|  clkdivider/clk_out1 | initializer/db4/new_input_i_1__2_n_0 |                                      |                1 |              1 |
|  clkdivider/clk_out1 | initializer/db5/new_input_i_1__3_n_0 |                                      |                1 |              1 |
|  clkdivider/clk_out1 | initializer/db6/new_input_i_1__4_n_0 |                                      |                1 |              1 |
|  pclk_in_BUFG        |                                      |                                      |                2 |              4 |
|  clkdivider/clk_out1 |                                      | display/strobe_out[2]_i_1_n_0        |                2 |              4 |
|  clkdivider/clk_out1 |                                      | display/counter_reg[2]               |                4 |              4 |
|  clkdivider/clk_out1 |                                      | xvga1/hcount_out_reg[7]_1            |                2 |              4 |
|  clkdivider/clk_out1 |                                      | xvga1/hcount_out_reg[8]_0            |                2 |              4 |
|  clkdivider/clk_out1 |                                      | xvga1/hcount_out_reg[6]_0            |                3 |              4 |
|  pclk_in_BUFG        | my_camera/pixel_data_out[7]_i_1_n_0  |                                      |                3 |              5 |
|  vsync_in            | initializer/db1/clean_out_reg_1      | sw_IBUF[0]                           |                3 |              6 |
|  pclk_in_BUFG        | my_camera/pixel_data_out[15]_i_1_n_0 |                                      |                5 |              7 |
|  vsync_in            | initializer/db4/clean_out_reg_4      | sw_IBUF[0]                           |                5 |              7 |
|  vsync_in            |                                      |                                      |                4 |              8 |
|  clkdivider/clk_out1 | xvga1/hreset                         | xvga1/vcount_out0                    |                5 |             10 |
|  clkdivider/clk_out1 |                                      | xvga1/hreset                         |                8 |             11 |
|  clkdivider/clk_out1 |                                      | sw_IBUF[0]                           |                6 |             16 |
|  pclk_in_BUFG        | my_camera/valid_pixel                | my_camera/frame_done_out             |                5 |             17 |
|  clkdivider/clk_out1 | initializer/db1/count                | initializer/db1/new_input_i_1_n_0    |                5 |             20 |
|  clkdivider/clk_out1 | initializer/db2/count                | initializer/db2/new_input_i_1__0_n_0 |                5 |             20 |
|  clkdivider/clk_out1 | initializer/db3/count                | initializer/db3/new_input_i_1__1_n_0 |                5 |             20 |
|  clkdivider/clk_out1 | initializer/db4/count                | initializer/db4/new_input_i_1__2_n_0 |                5 |             20 |
|  clkdivider/clk_out1 | initializer/db5/count                | initializer/db5/new_input_i_1__3_n_0 |                5 |             20 |
|  clkdivider/clk_out1 | initializer/db6/count                | initializer/db6/new_input_i_1__4_n_0 |                5 |             20 |
|  clkdivider/clk_out1 |                                      |                                      |               41 |             82 |
+----------------------+--------------------------------------+--------------------------------------+------------------+----------------+


