============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 01 2025  05:44:22 pm
  Module:                 lock
  Technology libraries:   tsl18fs120_scl_ss 1
                          tsl18cio150_max 1.0
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                        Leakage  Leakage 
     Type      Instances  Area Area % Power (nW) Power % 
---------------------------------------------------------
sequential             3 0.000    0.0      8.583    79.7 
logic                 32 0.000    0.0      2.182    20.3 
physical_cells         0 0.000    0.0      0.000     0.0 
---------------------------------------------------------
total                 35 0.000    0.0     10.765   100.0 

