ARM GAS  /tmp/cckmzcY4.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB56:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "nrf24.h"
  25:Core/Src/main.c **** #include <stdint.h>
  26:Core/Src/main.c **** #include <stdio.h>
  27:Core/Src/main.c **** #include <string.h>
  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  /tmp/cckmzcY4.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* USER CODE END PD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** UART_HandleTypeDef huart2;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE BEGIN PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PV */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  55:Core/Src/main.c **** void SystemClock_Config(void);
  56:Core/Src/main.c **** static void MX_GPIO_Init(void);
  57:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  58:Core/Src/main.c **** static void MX_SPI1_Init(void);
  59:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END PFP */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  64:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** void print_fifo_status(uint8_t flag){
  67:Core/Src/main.c ****   switch(flag){
  68:Core/Src/main.c ****     case nRF24_STATUS_TXFIFO_EMPTY:
  69:Core/Src/main.c ****       HAL_UART_Transmit(&huart2,(uint8_t*) "EMPTYFIFO\r\n", sizeof("EMPTYFIFO\r\n"), 500);
  70:Core/Src/main.c ****       break;
  71:Core/Src/main.c ****     case nRF24_STATUS_TXFIFO_DATA:
  72:Core/Src/main.c ****       HAL_UART_Transmit(&huart2,(uint8_t*) "DATAFIFO\r\n", sizeof("DATAFIFO\r\n"), 500);
  73:Core/Src/main.c ****       break;
  74:Core/Src/main.c ****     case nRF24_STATUS_TXFIFO_FULL:
  75:Core/Src/main.c ****       HAL_UART_Transmit(&huart2,(uint8_t*) "FULLFIFO\r\n", sizeof("FULLFIFO\r\n"), 500);
  76:Core/Src/main.c ****       break;
  77:Core/Src/main.c ****     case nRF24_STATUS_TXFIFO_ERROR:
  78:Core/Src/main.c ****       HAL_UART_Transmit(&huart2,(uint8_t*) "ERRORFIFO\r\n", sizeof("ERRORFIFO\r\n"), 500);
  79:Core/Src/main.c ****       break;    
  80:Core/Src/main.c ****   }
  81:Core/Src/main.c **** }
  82:Core/Src/main.c **** 
  83:Core/Src/main.c **** void nRF24_SendPayload(uint8_t* data, uint8_t len) {
  84:Core/Src/main.c ****     uint8_t flag;
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****     //Set CE pin low in order to force nRF state in Standby-I
  87:Core/Src/main.c ****     nRF24_CE_L();
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****     //print_fifo_status(nRF24_GetStatus_TXFIFO());
  90:Core/Src/main.c ****     
ARM GAS  /tmp/cckmzcY4.s 			page 3


  91:Core/Src/main.c ****     //Write data on nRF24 register
  92:Core/Src/main.c ****     nRF24_WritePayload(data, len);
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****     //print_fifo_status(nRF24_GetStatus_TXFIFO());
  95:Core/Src/main.c ****     
  96:Core/Src/main.c ****     //Set CE Pin High in order to trigger the transmission
  97:Core/Src/main.c ****     nRF24_CE_H();
  98:Core/Src/main.c ****     HAL_Delay(5);
  99:Core/Src/main.c ****     //Wait for empy fifo
 100:Core/Src/main.c ****     do{
 101:Core/Src/main.c ****       flag=nRF24_GetStatus_TXFIFO();
 102:Core/Src/main.c ****       //print_fifo_status(flag);
 103:Core/Src/main.c ****       //HAL_Delay(500);
 104:Core/Src/main.c ****     }while((flag != nRF24_STATUS_RXFIFO_EMPTY));
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****     //Set CE Low 
 107:Core/Src/main.c ****     nRF24_CE_L();
 108:Core/Src/main.c ****     
 109:Core/Src/main.c ****     //print_fifo_status(nRF24_GetStatus_TXFIFO());
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****     return;
 112:Core/Src/main.c **** }
 113:Core/Src/main.c **** 
 114:Core/Src/main.c **** uint8_t button_decode(){
 115:Core/Src/main.c ****   uint8_t ds_status, us_status, radio_status, payload;
 116:Core/Src/main.c ****   ds_status = HAL_GPIO_ReadPin(B_DOWNSHIFT_GPIO_Port, B_DOWNSHIFT_Pin);
 117:Core/Src/main.c ****   us_status = HAL_GPIO_ReadPin(B_UPSHIFT_GPIO_Port, B_UPSHIFT_Pin);
 118:Core/Src/main.c ****   radio_status = HAL_GPIO_ReadPin(B_RADIO_GPIO_Port, B_RADIO_Pin);
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   payload = (ds_status << 7) | (us_status << 4) | (radio_status << 0);
 121:Core/Src/main.c ****   return payload;
 122:Core/Src/main.c **** }
 123:Core/Src/main.c **** 
 124:Core/Src/main.c **** /* USER CODE END 0 */
 125:Core/Src/main.c **** 
 126:Core/Src/main.c **** /**
 127:Core/Src/main.c ****   * @brief  The application entry point.
 128:Core/Src/main.c ****   * @retval int
 129:Core/Src/main.c ****   */
 130:Core/Src/main.c **** int main(void)
 131:Core/Src/main.c **** {
 132:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****   /* USER CODE END 1 */
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 139:Core/Src/main.c ****   HAL_Init();
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   /* USER CODE END Init */
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /* Configure the system clock */
 146:Core/Src/main.c ****   SystemClock_Config();
 147:Core/Src/main.c **** 
ARM GAS  /tmp/cckmzcY4.s 			page 4


 148:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /* USER CODE END SysInit */
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /* Initialize all configured peripherals */
 153:Core/Src/main.c ****   MX_GPIO_Init();
 154:Core/Src/main.c ****   MX_USART2_UART_Init();
 155:Core/Src/main.c ****   MX_SPI1_Init();
 156:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   /* USER CODE END 2 */
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /* Infinite loop */
 161:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   const uint8_t TX_Address[]={0xBB,0xBB,0xBB,0xBB,0xBB};
 164:Core/Src/main.c ****   //char check[]="valid check\r\n";
 165:Core/Src/main.c ****   //uint8_t not_check[]="not valid check\r\n";
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****   /*NRF24 SETUP*/
 168:Core/Src/main.c ****   HAL_Delay(100);
 169:Core/Src/main.c ****   nRF24_Init();
 170:Core/Src/main.c ****   HAL_Delay(1000);
 171:Core/Src/main.c ****   while(nRF24_Check() == 0){
 172:Core/Src/main.c ****     HAL_UART_Transmit(&huart2,(uint8_t*) "invalid\r\n",sizeof("invalid\r\n"),500);
 173:Core/Src/main.c ****     HAL_Delay(1000);
 174:Core/Src/main.c ****   }
 175:Core/Src/main.c ****   
 176:Core/Src/main.c ****   HAL_UART_Transmit(&huart2,(uint8_t*) "valid\r\n",sizeof("valid\r\n"),500);
 177:Core/Src/main.c **** 
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****   nRF24_SetOperationalMode(nRF24_MODE_TX);
 180:Core/Src/main.c ****   nRF24_SetRFChannel(0);
 181:Core/Src/main.c ****   nRF24_SetTXPower(nRF24_TXPWR_18dBm);
 182:Core/Src/main.c ****   nRF24_SetDataRate(nRF24_DR_250kbps);
 183:Core/Src/main.c ****   nRF24_SetAddrWidth(5);
 184:Core/Src/main.c ****   nRF24_SetAddr(6, TX_Address);
 185:Core/Src/main.c ****   nRF24_SetAddr(0, TX_Address);
 186:Core/Src/main.c ****   nRF24_SetAutoRetr(nRF24_ARD_NONE,0);
 187:Core/Src/main.c ****   nRF24_SetCRCScheme(nRF24_CRC_1byte);
 188:Core/Src/main.c ****   nRF24_SetDynamicPayloadLength(nRF24_DPL_OFF);
 189:Core/Src/main.c ****   nRF24_DisableAA(7);
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   nRF24_SetPowerMode(nRF24_PWR_UP);
 192:Core/Src/main.c ****   HAL_Delay(500);
 193:Core/Src/main.c ****   
 194:Core/Src/main.c ****   //uint8_t stringa[]="barimerda\r\n";
 195:Core/Src/main.c ****   nRF24_FlushTX();
 196:Core/Src/main.c ****     
 197:Core/Src/main.c ****   uint8_t buf[8];
 198:Core/Src/main.c ****   uint8_t payload=0;
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   HAL_Delay(3000);
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   while (1)
 203:Core/Src/main.c ****   { 
 204:Core/Src/main.c ****     payload = button_decode();
ARM GAS  /tmp/cckmzcY4.s 			page 5


 205:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*) "----------\r\n", sizeof("----------\r\n"), 100);
 206:Core/Src/main.c ****     sprintf((char *)buf, "%u\r\n", payload);
 207:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, buf, strlen((char*)buf), 100);
 208:Core/Src/main.c ****     nRF24_SendPayload((uint8_t*) &payload, sizeof(payload));
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****     print_fifo_status(nRF24_GetStatus_TXFIFO());
 211:Core/Src/main.c ****     
 212:Core/Src/main.c ****     HAL_Delay(500);
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****     /* USER CODE END WHILE */
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 217:Core/Src/main.c ****   }
 218:Core/Src/main.c ****   /* USER CODE END 3 */
 219:Core/Src/main.c **** }
 220:Core/Src/main.c **** 
 221:Core/Src/main.c **** /**
 222:Core/Src/main.c ****   * @brief System Clock Configuration
 223:Core/Src/main.c ****   * @retval None
 224:Core/Src/main.c ****   */
 225:Core/Src/main.c **** void SystemClock_Config(void)
 226:Core/Src/main.c **** {
 227:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 228:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 229:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 232:Core/Src/main.c ****   */
 233:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 236:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 237:Core/Src/main.c ****   */
 238:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 239:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 240:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 241:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 242:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 243:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 244:Core/Src/main.c ****   {
 245:Core/Src/main.c ****     Error_Handler();
 246:Core/Src/main.c ****   }
 247:Core/Src/main.c **** 
 248:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 249:Core/Src/main.c ****   */
 250:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 251:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 252:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 253:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 254:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 255:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 256:Core/Src/main.c **** 
 257:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 258:Core/Src/main.c ****   {
 259:Core/Src/main.c ****     Error_Handler();
 260:Core/Src/main.c ****   }
 261:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
ARM GAS  /tmp/cckmzcY4.s 			page 6


 262:Core/Src/main.c ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 263:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 264:Core/Src/main.c ****   {
 265:Core/Src/main.c ****     Error_Handler();
 266:Core/Src/main.c ****   }
 267:Core/Src/main.c **** }
 268:Core/Src/main.c **** 
 269:Core/Src/main.c **** /**
 270:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 271:Core/Src/main.c ****   * @param None
 272:Core/Src/main.c ****   * @retval None
 273:Core/Src/main.c ****   */
 274:Core/Src/main.c **** static void MX_SPI1_Init(void)
 275:Core/Src/main.c **** {
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 278:Core/Src/main.c **** 
 279:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 280:Core/Src/main.c **** 
 281:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 282:Core/Src/main.c **** 
 283:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 284:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 285:Core/Src/main.c ****   hspi1.Instance = SPI1;
 286:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 287:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 288:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 289:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 290:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 291:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 292:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 293:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 294:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 295:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 296:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 297:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 298:Core/Src/main.c ****   {
 299:Core/Src/main.c ****     Error_Handler();
 300:Core/Src/main.c ****   }
 301:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 304:Core/Src/main.c **** 
 305:Core/Src/main.c **** }
 306:Core/Src/main.c **** 
 307:Core/Src/main.c **** /**
 308:Core/Src/main.c ****   * @brief USART2 Initialization Function
 309:Core/Src/main.c ****   * @param None
 310:Core/Src/main.c ****   * @retval None
 311:Core/Src/main.c ****   */
 312:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 313:Core/Src/main.c **** {
 314:Core/Src/main.c **** 
 315:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 316:Core/Src/main.c **** 
 317:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 318:Core/Src/main.c **** 
ARM GAS  /tmp/cckmzcY4.s 			page 7


 319:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 320:Core/Src/main.c **** 
 321:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 322:Core/Src/main.c ****   huart2.Instance = USART2;
 323:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 324:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 325:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 326:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 327:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 328:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 329:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 330:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 331:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 332:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 333:Core/Src/main.c ****   {
 334:Core/Src/main.c ****     Error_Handler();
 335:Core/Src/main.c ****   }
 336:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 337:Core/Src/main.c **** 
 338:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 339:Core/Src/main.c **** 
 340:Core/Src/main.c **** }
 341:Core/Src/main.c **** 
 342:Core/Src/main.c **** /**
 343:Core/Src/main.c ****   * @brief GPIO Initialization Function
 344:Core/Src/main.c ****   * @param None
 345:Core/Src/main.c ****   * @retval None
 346:Core/Src/main.c ****   */
 347:Core/Src/main.c **** static void MX_GPIO_Init(void)
 348:Core/Src/main.c **** {
  26              		.loc 1 348 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 70B5     		push	{r4, r5, r6, lr}
  31              		.cfi_def_cfa_offset 16
  32              		.cfi_offset 4, -16
  33              		.cfi_offset 5, -12
  34              		.cfi_offset 6, -8
  35              		.cfi_offset 14, -4
  36 0002 88B0     		sub	sp, sp, #32
  37              		.cfi_def_cfa_offset 48
 349:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  38              		.loc 1 349 3 view .LVU1
  39              		.loc 1 349 20 is_stmt 0 view .LVU2
  40 0004 1422     		movs	r2, #20
  41 0006 0021     		movs	r1, #0
  42 0008 03A8     		add	r0, sp, #12
  43 000a FFF7FEFF 		bl	memset
  44              	.LVL0:
 350:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 351:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 352:Core/Src/main.c **** 
 353:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 354:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  45              		.loc 1 354 3 is_stmt 1 view .LVU3
  46              	.LBB10:
ARM GAS  /tmp/cckmzcY4.s 			page 8


  47              		.loc 1 354 3 view .LVU4
  48              		.loc 1 354 3 view .LVU5
  49 000e 214B     		ldr	r3, .L2
  50 0010 D96A     		ldr	r1, [r3, #44]
  51 0012 0422     		movs	r2, #4
  52 0014 1143     		orrs	r1, r2
  53 0016 D962     		str	r1, [r3, #44]
  54              		.loc 1 354 3 view .LVU6
  55 0018 D96A     		ldr	r1, [r3, #44]
  56 001a 0A40     		ands	r2, r1
  57 001c 0092     		str	r2, [sp]
  58              		.loc 1 354 3 view .LVU7
  59 001e 009A     		ldr	r2, [sp]
  60              	.LBE10:
  61              		.loc 1 354 3 view .LVU8
 355:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  62              		.loc 1 355 3 view .LVU9
  63              	.LBB11:
  64              		.loc 1 355 3 view .LVU10
  65              		.loc 1 355 3 view .LVU11
  66 0020 DA6A     		ldr	r2, [r3, #44]
  67 0022 0126     		movs	r6, #1
  68 0024 3243     		orrs	r2, r6
  69 0026 DA62     		str	r2, [r3, #44]
  70              		.loc 1 355 3 view .LVU12
  71 0028 DA6A     		ldr	r2, [r3, #44]
  72 002a 3240     		ands	r2, r6
  73 002c 0192     		str	r2, [sp, #4]
  74              		.loc 1 355 3 view .LVU13
  75 002e 019A     		ldr	r2, [sp, #4]
  76              	.LBE11:
  77              		.loc 1 355 3 view .LVU14
 356:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  78              		.loc 1 356 3 view .LVU15
  79              	.LBB12:
  80              		.loc 1 356 3 view .LVU16
  81              		.loc 1 356 3 view .LVU17
  82 0030 DA6A     		ldr	r2, [r3, #44]
  83 0032 0224     		movs	r4, #2
  84 0034 2243     		orrs	r2, r4
  85 0036 DA62     		str	r2, [r3, #44]
  86              		.loc 1 356 3 view .LVU18
  87 0038 DB6A     		ldr	r3, [r3, #44]
  88 003a 2340     		ands	r3, r4
  89 003c 0293     		str	r3, [sp, #8]
  90              		.loc 1 356 3 view .LVU19
  91 003e 029B     		ldr	r3, [sp, #8]
  92              	.LBE12:
  93              		.loc 1 356 3 view .LVU20
 357:Core/Src/main.c **** 
 358:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 359:Core/Src/main.c ****   HAL_GPIO_WritePin(NRF_CSN_GPIO_Port, NRF_CSN_Pin, GPIO_PIN_SET);
  94              		.loc 1 359 3 view .LVU21
  95 0040 A025     		movs	r5, #160
  96 0042 ED05     		lsls	r5, r5, #23
  97 0044 0122     		movs	r2, #1
  98 0046 0221     		movs	r1, #2
ARM GAS  /tmp/cckmzcY4.s 			page 9


  99 0048 2800     		movs	r0, r5
 100 004a FFF7FEFF 		bl	HAL_GPIO_WritePin
 101              	.LVL1:
 360:Core/Src/main.c **** 
 361:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 362:Core/Src/main.c ****   HAL_GPIO_WritePin(NRF_CE_GPIO_Port, NRF_CE_Pin, GPIO_PIN_RESET);
 102              		.loc 1 362 3 view .LVU22
 103 004e 0022     		movs	r2, #0
 104 0050 0421     		movs	r1, #4
 105 0052 2800     		movs	r0, r5
 106 0054 FFF7FEFF 		bl	HAL_GPIO_WritePin
 107              	.LVL2:
 363:Core/Src/main.c **** 
 364:Core/Src/main.c ****   /*Configure GPIO pins : NRF_CSN_Pin NRF_CE_Pin */
 365:Core/Src/main.c ****   GPIO_InitStruct.Pin = NRF_CSN_Pin|NRF_CE_Pin;
 108              		.loc 1 365 3 view .LVU23
 109              		.loc 1 365 23 is_stmt 0 view .LVU24
 110 0058 0623     		movs	r3, #6
 111 005a 0393     		str	r3, [sp, #12]
 366:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 112              		.loc 1 366 3 is_stmt 1 view .LVU25
 113              		.loc 1 366 24 is_stmt 0 view .LVU26
 114 005c 0496     		str	r6, [sp, #16]
 367:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 115              		.loc 1 367 3 is_stmt 1 view .LVU27
 116              		.loc 1 367 24 is_stmt 0 view .LVU28
 117 005e 0026     		movs	r6, #0
 118 0060 0596     		str	r6, [sp, #20]
 368:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 119              		.loc 1 368 3 is_stmt 1 view .LVU29
 120              		.loc 1 368 25 is_stmt 0 view .LVU30
 121 0062 0694     		str	r4, [sp, #24]
 369:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 122              		.loc 1 369 3 is_stmt 1 view .LVU31
 123 0064 03A9     		add	r1, sp, #12
 124 0066 2800     		movs	r0, r5
 125 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 126              	.LVL3:
 370:Core/Src/main.c **** 
 371:Core/Src/main.c ****   /*Configure GPIO pins : B_DOWNSHIFT_Pin B_RADIO_Pin */
 372:Core/Src/main.c ****   GPIO_InitStruct.Pin = B_DOWNSHIFT_Pin|B_RADIO_Pin;
 127              		.loc 1 372 3 view .LVU32
 128              		.loc 1 372 23 is_stmt 0 view .LVU33
 129 006c 8123     		movs	r3, #129
 130 006e 0393     		str	r3, [sp, #12]
 373:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 131              		.loc 1 373 3 is_stmt 1 view .LVU34
 132              		.loc 1 373 24 is_stmt 0 view .LVU35
 133 0070 0496     		str	r6, [sp, #16]
 374:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 134              		.loc 1 374 3 is_stmt 1 view .LVU36
 135              		.loc 1 374 24 is_stmt 0 view .LVU37
 136 0072 0594     		str	r4, [sp, #20]
 375:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 137              		.loc 1 375 3 is_stmt 1 view .LVU38
 138 0074 03A9     		add	r1, sp, #12
 139 0076 0848     		ldr	r0, .L2+4
ARM GAS  /tmp/cckmzcY4.s 			page 10


 140 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 141              	.LVL4:
 376:Core/Src/main.c **** 
 377:Core/Src/main.c ****   /*Configure GPIO pin : B_UPSHIFT_Pin */
 378:Core/Src/main.c ****   GPIO_InitStruct.Pin = B_UPSHIFT_Pin;
 142              		.loc 1 378 3 view .LVU39
 143              		.loc 1 378 23 is_stmt 0 view .LVU40
 144 007c 8023     		movs	r3, #128
 145 007e 5B01     		lsls	r3, r3, #5
 146 0080 0393     		str	r3, [sp, #12]
 379:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 147              		.loc 1 379 3 is_stmt 1 view .LVU41
 148              		.loc 1 379 24 is_stmt 0 view .LVU42
 149 0082 0496     		str	r6, [sp, #16]
 380:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 150              		.loc 1 380 3 is_stmt 1 view .LVU43
 151              		.loc 1 380 24 is_stmt 0 view .LVU44
 152 0084 0594     		str	r4, [sp, #20]
 381:Core/Src/main.c ****   HAL_GPIO_Init(B_UPSHIFT_GPIO_Port, &GPIO_InitStruct);
 153              		.loc 1 381 3 is_stmt 1 view .LVU45
 154 0086 03A9     		add	r1, sp, #12
 155 0088 2800     		movs	r0, r5
 156 008a FFF7FEFF 		bl	HAL_GPIO_Init
 157              	.LVL5:
 382:Core/Src/main.c **** 
 383:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 384:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 385:Core/Src/main.c **** }
 158              		.loc 1 385 1 is_stmt 0 view .LVU46
 159 008e 08B0     		add	sp, sp, #32
 160              		@ sp needed
 161 0090 70BD     		pop	{r4, r5, r6, pc}
 162              	.L3:
 163 0092 C046     		.align	2
 164              	.L2:
 165 0094 00100240 		.word	1073876992
 166 0098 00040050 		.word	1342178304
 167              		.cfi_endproc
 168              	.LFE56:
 170              		.section	.rodata.print_fifo_status.str1.4,"aMS",%progbits,1
 171              		.align	2
 172              	.LC0:
 173 0000 454D5054 		.ascii	"EMPTYFIFO\015\012\000"
 173      59464946 
 173      4F0D0A00 
 174              		.align	2
 175              	.LC3:
 176 000c 44415441 		.ascii	"DATAFIFO\015\012\000"
 176      4649464F 
 176      0D0A00
 177 0017 00       		.align	2
 178              	.LC5:
 179 0018 46554C4C 		.ascii	"FULLFIFO\015\012\000"
 179      4649464F 
 179      0D0A00
 180 0023 00       		.align	2
 181              	.LC7:
ARM GAS  /tmp/cckmzcY4.s 			page 11


 182 0024 4552524F 		.ascii	"ERRORFIFO\015\012\000"
 182      52464946 
 182      4F0D0A00 
 183              		.section	.text.print_fifo_status,"ax",%progbits
 184              		.align	1
 185              		.global	print_fifo_status
 186              		.syntax unified
 187              		.code	16
 188              		.thumb_func
 190              	print_fifo_status:
 191              	.LVL6:
 192              	.LFB49:
  66:Core/Src/main.c ****   switch(flag){
 193              		.loc 1 66 37 is_stmt 1 view -0
 194              		.cfi_startproc
 195              		@ args = 0, pretend = 0, frame = 0
 196              		@ frame_needed = 0, uses_anonymous_args = 0
  66:Core/Src/main.c ****   switch(flag){
 197              		.loc 1 66 37 is_stmt 0 view .LVU48
 198 0000 10B5     		push	{r4, lr}
 199              		.cfi_def_cfa_offset 8
 200              		.cfi_offset 4, -8
 201              		.cfi_offset 14, -4
  67:Core/Src/main.c ****     case nRF24_STATUS_TXFIFO_EMPTY:
 202              		.loc 1 67 3 is_stmt 1 view .LVU49
 203 0002 0228     		cmp	r0, #2
 204 0004 1ED0     		beq	.L5
 205 0006 0BD8     		bhi	.L6
 206 0008 0028     		cmp	r0, #0
 207 000a 13D0     		beq	.L7
 208 000c 0128     		cmp	r0, #1
 209 000e 06D1     		bne	.L4
  69:Core/Src/main.c ****       break;
 210              		.loc 1 69 7 view .LVU50
 211 0010 FA23     		movs	r3, #250
 212 0012 1049     		ldr	r1, .L11
 213 0014 1048     		ldr	r0, .L11+4
 214              	.LVL7:
  69:Core/Src/main.c ****       break;
 215              		.loc 1 69 7 is_stmt 0 view .LVU51
 216 0016 5B00     		lsls	r3, r3, #1
 217 0018 0C22     		movs	r2, #12
 218 001a FFF7FEFF 		bl	HAL_UART_Transmit
 219              	.LVL8:
  70:Core/Src/main.c ****     case nRF24_STATUS_TXFIFO_DATA:
 220              		.loc 1 70 7 is_stmt 1 view .LVU52
 221              	.L4:
  81:Core/Src/main.c **** 
 222              		.loc 1 81 1 is_stmt 0 view .LVU53
 223              		@ sp needed
 224 001e 10BD     		pop	{r4, pc}
 225              	.LVL9:
 226              	.L6:
  67:Core/Src/main.c ****     case nRF24_STATUS_TXFIFO_EMPTY:
 227              		.loc 1 67 3 view .LVU54
 228 0020 0328     		cmp	r0, #3
 229 0022 FCD1     		bne	.L4
ARM GAS  /tmp/cckmzcY4.s 			page 12


  78:Core/Src/main.c ****       break;    
 230              		.loc 1 78 7 is_stmt 1 view .LVU55
 231 0024 FA23     		movs	r3, #250
 232 0026 0D49     		ldr	r1, .L11+8
 233 0028 0B48     		ldr	r0, .L11+4
 234              	.LVL10:
  78:Core/Src/main.c ****       break;    
 235              		.loc 1 78 7 is_stmt 0 view .LVU56
 236 002a 5B00     		lsls	r3, r3, #1
 237 002c 0C22     		movs	r2, #12
 238 002e FFF7FEFF 		bl	HAL_UART_Transmit
 239              	.LVL11:
  79:Core/Src/main.c ****   }
 240              		.loc 1 79 7 is_stmt 1 view .LVU57
  81:Core/Src/main.c **** 
 241              		.loc 1 81 1 is_stmt 0 view .LVU58
 242 0032 F4E7     		b	.L4
 243              	.LVL12:
 244              	.L7:
  72:Core/Src/main.c ****       break;
 245              		.loc 1 72 7 is_stmt 1 view .LVU59
 246 0034 FA23     		movs	r3, #250
 247 0036 0A49     		ldr	r1, .L11+12
 248 0038 0748     		ldr	r0, .L11+4
 249              	.LVL13:
  72:Core/Src/main.c ****       break;
 250              		.loc 1 72 7 is_stmt 0 view .LVU60
 251 003a 5B00     		lsls	r3, r3, #1
 252 003c 0B22     		movs	r2, #11
 253 003e FFF7FEFF 		bl	HAL_UART_Transmit
 254              	.LVL14:
  73:Core/Src/main.c ****     case nRF24_STATUS_TXFIFO_FULL:
 255              		.loc 1 73 7 is_stmt 1 view .LVU61
 256 0042 ECE7     		b	.L4
 257              	.LVL15:
 258              	.L5:
  75:Core/Src/main.c ****       break;
 259              		.loc 1 75 7 view .LVU62
 260 0044 FA23     		movs	r3, #250
 261 0046 0749     		ldr	r1, .L11+16
 262 0048 0348     		ldr	r0, .L11+4
 263              	.LVL16:
  75:Core/Src/main.c ****       break;
 264              		.loc 1 75 7 is_stmt 0 view .LVU63
 265 004a 5B00     		lsls	r3, r3, #1
 266 004c 0B22     		movs	r2, #11
 267 004e FFF7FEFF 		bl	HAL_UART_Transmit
 268              	.LVL17:
  76:Core/Src/main.c ****     case nRF24_STATUS_TXFIFO_ERROR:
 269              		.loc 1 76 7 is_stmt 1 view .LVU64
 270 0052 E4E7     		b	.L4
 271              	.L12:
 272              		.align	2
 273              	.L11:
 274 0054 00000000 		.word	.LC0
 275 0058 00000000 		.word	huart2
 276 005c 24000000 		.word	.LC7
ARM GAS  /tmp/cckmzcY4.s 			page 13


 277 0060 0C000000 		.word	.LC3
 278 0064 18000000 		.word	.LC5
 279              		.cfi_endproc
 280              	.LFE49:
 282              		.section	.text.nRF24_SendPayload,"ax",%progbits
 283              		.align	1
 284              		.global	nRF24_SendPayload
 285              		.syntax unified
 286              		.code	16
 287              		.thumb_func
 289              	nRF24_SendPayload:
 290              	.LVL18:
 291              	.LFB50:
  83:Core/Src/main.c ****     uint8_t flag;
 292              		.loc 1 83 52 view -0
 293              		.cfi_startproc
 294              		@ args = 0, pretend = 0, frame = 0
 295              		@ frame_needed = 0, uses_anonymous_args = 0
  83:Core/Src/main.c ****     uint8_t flag;
 296              		.loc 1 83 52 is_stmt 0 view .LVU66
 297 0000 70B5     		push	{r4, r5, r6, lr}
 298              		.cfi_def_cfa_offset 16
 299              		.cfi_offset 4, -16
 300              		.cfi_offset 5, -12
 301              		.cfi_offset 6, -8
 302              		.cfi_offset 14, -4
 303 0002 0400     		movs	r4, r0
 304 0004 0D00     		movs	r5, r1
  84:Core/Src/main.c **** 
 305              		.loc 1 84 5 is_stmt 1 view .LVU67
  87:Core/Src/main.c **** 
 306              		.loc 1 87 5 view .LVU68
 307              	.LBB13:
 308              	.LBI13:
 309              		.file 2 "Core/Inc/NRF24_support.h"
   1:Core/Inc/NRF24_support.h **** #ifndef __SUPPORT_H
   2:Core/Inc/NRF24_support.h **** #define __SUPPORT_H
   3:Core/Inc/NRF24_support.h **** 
   4:Core/Inc/NRF24_support.h **** #include "main.h"
   5:Core/Inc/NRF24_support.h **** 
   6:Core/Inc/NRF24_support.h **** #ifdef USE_HAL_DRIVER
   7:Core/Inc/NRF24_support.h **** extern SPI_HandleTypeDef hspi1;
   8:Core/Inc/NRF24_support.h **** 
   9:Core/Inc/NRF24_support.h **** 
  10:Core/Inc/NRF24_support.h **** static inline void nRF24_CE_L() {
 310              		.loc 2 10 20 view .LVU69
 311              	.LBB14:
  11:Core/Inc/NRF24_support.h ****     HAL_GPIO_WritePin(NRF_CE_GPIO_Port, NRF_CE_Pin, GPIO_PIN_RESET);
 312              		.loc 2 11 5 view .LVU70
 313 0006 A026     		movs	r6, #160
 314 0008 F605     		lsls	r6, r6, #23
 315 000a 0022     		movs	r2, #0
 316 000c 0421     		movs	r1, #4
 317              	.LVL19:
 318              		.loc 2 11 5 is_stmt 0 view .LVU71
 319 000e 3000     		movs	r0, r6
 320              	.LVL20:
ARM GAS  /tmp/cckmzcY4.s 			page 14


 321              		.loc 2 11 5 view .LVU72
 322 0010 FFF7FEFF 		bl	HAL_GPIO_WritePin
 323              	.LVL21:
 324              	.LBE14:
 325              	.LBE13:
  92:Core/Src/main.c **** 
 326              		.loc 1 92 5 is_stmt 1 view .LVU73
 327 0014 2900     		movs	r1, r5
 328 0016 2000     		movs	r0, r4
 329 0018 FFF7FEFF 		bl	nRF24_WritePayload
 330              	.LVL22:
  97:Core/Src/main.c ****     HAL_Delay(5);
 331              		.loc 1 97 5 view .LVU74
 332              	.LBB15:
 333              	.LBI15:
  12:Core/Inc/NRF24_support.h ****     //HAL_Delay(10);
  13:Core/Inc/NRF24_support.h **** }
  14:Core/Inc/NRF24_support.h **** 
  15:Core/Inc/NRF24_support.h **** static inline void nRF24_CE_H() {
 334              		.loc 2 15 20 view .LVU75
 335              	.LBB16:
  16:Core/Inc/NRF24_support.h ****     HAL_GPIO_WritePin(NRF_CE_GPIO_Port, NRF_CE_Pin, GPIO_PIN_SET);
 336              		.loc 2 16 5 view .LVU76
 337 001c 0122     		movs	r2, #1
 338 001e 0421     		movs	r1, #4
 339 0020 3000     		movs	r0, r6
 340 0022 FFF7FEFF 		bl	HAL_GPIO_WritePin
 341              	.LVL23:
 342              	.LBE16:
 343              	.LBE15:
  98:Core/Src/main.c ****     //Wait for empy fifo
 344              		.loc 1 98 5 view .LVU77
 345 0026 0520     		movs	r0, #5
 346 0028 FFF7FEFF 		bl	HAL_Delay
 347              	.LVL24:
 348              	.L14:
 100:Core/Src/main.c ****       flag=nRF24_GetStatus_TXFIFO();
 349              		.loc 1 100 5 view .LVU78
 101:Core/Src/main.c ****       //print_fifo_status(flag);
 350              		.loc 1 101 7 view .LVU79
 101:Core/Src/main.c ****       //print_fifo_status(flag);
 351              		.loc 1 101 12 is_stmt 0 view .LVU80
 352 002c FFF7FEFF 		bl	nRF24_GetStatus_TXFIFO
 353              	.LVL25:
 104:Core/Src/main.c **** 
 354              		.loc 1 104 18 is_stmt 1 discriminator 1 view .LVU81
 355 0030 0128     		cmp	r0, #1
 356 0032 FBD1     		bne	.L14
 107:Core/Src/main.c ****     
 357              		.loc 1 107 5 view .LVU82
 358              	.LBB17:
 359              	.LBI17:
  10:Core/Inc/NRF24_support.h ****     HAL_GPIO_WritePin(NRF_CE_GPIO_Port, NRF_CE_Pin, GPIO_PIN_RESET);
 360              		.loc 2 10 20 view .LVU83
 361              	.LBB18:
  11:Core/Inc/NRF24_support.h ****     //HAL_Delay(10);
 362              		.loc 2 11 5 view .LVU84
ARM GAS  /tmp/cckmzcY4.s 			page 15


 363 0034 9F30     		adds	r0, r0, #159
 364              	.LVL26:
  11:Core/Inc/NRF24_support.h ****     //HAL_Delay(10);
 365              		.loc 2 11 5 is_stmt 0 view .LVU85
 366 0036 0022     		movs	r2, #0
 367 0038 0421     		movs	r1, #4
 368 003a C005     		lsls	r0, r0, #23
 369              	.LVL27:
  11:Core/Inc/NRF24_support.h ****     //HAL_Delay(10);
 370              		.loc 2 11 5 view .LVU86
 371 003c FFF7FEFF 		bl	HAL_GPIO_WritePin
 372              	.LVL28:
 373              	.LBE18:
 374              	.LBE17:
 111:Core/Src/main.c **** }
 375              		.loc 1 111 5 is_stmt 1 view .LVU87
 112:Core/Src/main.c **** 
 376              		.loc 1 112 1 is_stmt 0 view .LVU88
 377              		@ sp needed
 378              	.LVL29:
 379              	.LVL30:
 112:Core/Src/main.c **** 
 380              		.loc 1 112 1 view .LVU89
 381 0040 70BD     		pop	{r4, r5, r6, pc}
 382              		.cfi_endproc
 383              	.LFE50:
 385              		.section	.text.button_decode,"ax",%progbits
 386              		.align	1
 387              		.global	button_decode
 388              		.syntax unified
 389              		.code	16
 390              		.thumb_func
 392              	button_decode:
 393              	.LFB51:
 114:Core/Src/main.c ****   uint8_t ds_status, us_status, radio_status, payload;
 394              		.loc 1 114 24 is_stmt 1 view -0
 395              		.cfi_startproc
 396              		@ args = 0, pretend = 0, frame = 0
 397              		@ frame_needed = 0, uses_anonymous_args = 0
 398 0000 70B5     		push	{r4, r5, r6, lr}
 399              		.cfi_def_cfa_offset 16
 400              		.cfi_offset 4, -16
 401              		.cfi_offset 5, -12
 402              		.cfi_offset 6, -8
 403              		.cfi_offset 14, -4
 115:Core/Src/main.c ****   ds_status = HAL_GPIO_ReadPin(B_DOWNSHIFT_GPIO_Port, B_DOWNSHIFT_Pin);
 404              		.loc 1 115 3 view .LVU91
 116:Core/Src/main.c ****   us_status = HAL_GPIO_ReadPin(B_UPSHIFT_GPIO_Port, B_UPSHIFT_Pin);
 405              		.loc 1 116 3 view .LVU92
 116:Core/Src/main.c ****   us_status = HAL_GPIO_ReadPin(B_UPSHIFT_GPIO_Port, B_UPSHIFT_Pin);
 406              		.loc 1 116 15 is_stmt 0 view .LVU93
 407 0002 0C4E     		ldr	r6, .L16
 408 0004 0121     		movs	r1, #1
 409 0006 3000     		movs	r0, r6
 410 0008 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 411              	.LVL31:
 412 000c 0400     		movs	r4, r0
ARM GAS  /tmp/cckmzcY4.s 			page 16


 413              	.LVL32:
 117:Core/Src/main.c ****   radio_status = HAL_GPIO_ReadPin(B_RADIO_GPIO_Port, B_RADIO_Pin);
 414              		.loc 1 117 3 is_stmt 1 view .LVU94
 117:Core/Src/main.c ****   radio_status = HAL_GPIO_ReadPin(B_RADIO_GPIO_Port, B_RADIO_Pin);
 415              		.loc 1 117 15 is_stmt 0 view .LVU95
 416 000e 8021     		movs	r1, #128
 417 0010 A020     		movs	r0, #160
 418 0012 4901     		lsls	r1, r1, #5
 419 0014 C005     		lsls	r0, r0, #23
 420 0016 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 421              	.LVL33:
 422 001a 0500     		movs	r5, r0
 423              	.LVL34:
 118:Core/Src/main.c **** 
 424              		.loc 1 118 3 is_stmt 1 view .LVU96
 118:Core/Src/main.c **** 
 425              		.loc 1 118 18 is_stmt 0 view .LVU97
 426 001c 8021     		movs	r1, #128
 427 001e 3000     		movs	r0, r6
 428 0020 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 429              	.LVL35:
 120:Core/Src/main.c ****   return payload;
 430              		.loc 1 120 3 is_stmt 1 view .LVU98
 120:Core/Src/main.c ****   return payload;
 431              		.loc 1 120 30 is_stmt 0 view .LVU99
 432 0024 E401     		lsls	r4, r4, #7
 433              	.LVL36:
 120:Core/Src/main.c ****   return payload;
 434              		.loc 1 120 30 view .LVU100
 435 0026 2D01     		lsls	r5, r5, #4
 436              	.LVL37:
 120:Core/Src/main.c ****   return payload;
 437              		.loc 1 120 30 view .LVU101
 438 0028 2C43     		orrs	r4, r5
 439 002a 64B2     		sxtb	r4, r4
 120:Core/Src/main.c ****   return payload;
 440              		.loc 1 120 11 view .LVU102
 441 002c 2043     		orrs	r0, r4
 442              	.LVL38:
 120:Core/Src/main.c ****   return payload;
 443              		.loc 1 120 11 view .LVU103
 444 002e C0B2     		uxtb	r0, r0
 445              	.LVL39:
 121:Core/Src/main.c **** }
 446              		.loc 1 121 3 is_stmt 1 view .LVU104
 122:Core/Src/main.c **** 
 447              		.loc 1 122 1 is_stmt 0 view .LVU105
 448              		@ sp needed
 449 0030 70BD     		pop	{r4, r5, r6, pc}
 450              	.L17:
 451 0032 C046     		.align	2
 452              	.L16:
 453 0034 00040050 		.word	1342178304
 454              		.cfi_endproc
 455              	.LFE51:
 457              		.section	.text.Error_Handler,"ax",%progbits
 458              		.align	1
ARM GAS  /tmp/cckmzcY4.s 			page 17


 459              		.global	Error_Handler
 460              		.syntax unified
 461              		.code	16
 462              		.thumb_func
 464              	Error_Handler:
 465              	.LFB57:
 386:Core/Src/main.c **** 
 387:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 388:Core/Src/main.c **** 
 389:Core/Src/main.c **** /* USER CODE END 4 */
 390:Core/Src/main.c **** 
 391:Core/Src/main.c **** /**
 392:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 393:Core/Src/main.c ****   * @retval None
 394:Core/Src/main.c ****   */
 395:Core/Src/main.c **** void Error_Handler(void)
 396:Core/Src/main.c **** {
 466              		.loc 1 396 1 is_stmt 1 view -0
 467              		.cfi_startproc
 468              		@ Volatile: function does not return.
 469              		@ args = 0, pretend = 0, frame = 0
 470              		@ frame_needed = 0, uses_anonymous_args = 0
 471              		@ link register save eliminated.
 397:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 398:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 399:Core/Src/main.c ****   __disable_irq();
 472              		.loc 1 399 3 view .LVU107
 473              	.LBB19:
 474              	.LBI19:
 475              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cckmzcY4.s 			page 18


  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
ARM GAS  /tmp/cckmzcY4.s 			page 19


  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 476              		.loc 3 140 27 view .LVU108
ARM GAS  /tmp/cckmzcY4.s 			page 20


 477              	.LBB20:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 478              		.loc 3 142 3 view .LVU109
 479              		.syntax divided
 480              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 481 0000 72B6     		cpsid i
 482              	@ 0 "" 2
 483              		.thumb
 484              		.syntax unified
 485              	.L19:
 486              	.LBE20:
 487              	.LBE19:
 400:Core/Src/main.c ****   while (1)
 488              		.loc 1 400 3 view .LVU110
 401:Core/Src/main.c ****   {
 402:Core/Src/main.c ****   }
 489              		.loc 1 402 3 view .LVU111
 400:Core/Src/main.c ****   while (1)
 490              		.loc 1 400 9 view .LVU112
 491 0002 FEE7     		b	.L19
 492              		.cfi_endproc
 493              	.LFE57:
 495              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 496              		.align	1
 497              		.syntax unified
 498              		.code	16
 499              		.thumb_func
 501              	MX_USART2_UART_Init:
 502              	.LFB55:
 313:Core/Src/main.c **** 
 503              		.loc 1 313 1 view -0
 504              		.cfi_startproc
 505              		@ args = 0, pretend = 0, frame = 0
 506              		@ frame_needed = 0, uses_anonymous_args = 0
 507 0000 10B5     		push	{r4, lr}
 508              		.cfi_def_cfa_offset 8
 509              		.cfi_offset 4, -8
 510              		.cfi_offset 14, -4
 322:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 511              		.loc 1 322 3 view .LVU114
 322:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 512              		.loc 1 322 19 is_stmt 0 view .LVU115
 513 0002 0B48     		ldr	r0, .L23
 514 0004 0B4B     		ldr	r3, .L23+4
 515 0006 0360     		str	r3, [r0]
 323:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 516              		.loc 1 323 3 is_stmt 1 view .LVU116
 323:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 517              		.loc 1 323 24 is_stmt 0 view .LVU117
 518 0008 E123     		movs	r3, #225
 519 000a 5B02     		lsls	r3, r3, #9
 520 000c 4360     		str	r3, [r0, #4]
 324:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 521              		.loc 1 324 3 is_stmt 1 view .LVU118
 324:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 522              		.loc 1 324 26 is_stmt 0 view .LVU119
ARM GAS  /tmp/cckmzcY4.s 			page 21


 523 000e 0023     		movs	r3, #0
 524 0010 8360     		str	r3, [r0, #8]
 325:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 525              		.loc 1 325 3 is_stmt 1 view .LVU120
 325:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 526              		.loc 1 325 24 is_stmt 0 view .LVU121
 527 0012 C360     		str	r3, [r0, #12]
 326:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 528              		.loc 1 326 3 is_stmt 1 view .LVU122
 326:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 529              		.loc 1 326 22 is_stmt 0 view .LVU123
 530 0014 0361     		str	r3, [r0, #16]
 327:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 531              		.loc 1 327 3 is_stmt 1 view .LVU124
 327:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 532              		.loc 1 327 20 is_stmt 0 view .LVU125
 533 0016 0C22     		movs	r2, #12
 534 0018 4261     		str	r2, [r0, #20]
 328:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 535              		.loc 1 328 3 is_stmt 1 view .LVU126
 328:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 536              		.loc 1 328 25 is_stmt 0 view .LVU127
 537 001a 8361     		str	r3, [r0, #24]
 329:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 538              		.loc 1 329 3 is_stmt 1 view .LVU128
 329:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 539              		.loc 1 329 28 is_stmt 0 view .LVU129
 540 001c C361     		str	r3, [r0, #28]
 330:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 541              		.loc 1 330 3 is_stmt 1 view .LVU130
 330:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 542              		.loc 1 330 30 is_stmt 0 view .LVU131
 543 001e 0362     		str	r3, [r0, #32]
 331:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 544              		.loc 1 331 3 is_stmt 1 view .LVU132
 331:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 545              		.loc 1 331 38 is_stmt 0 view .LVU133
 546 0020 4362     		str	r3, [r0, #36]
 332:Core/Src/main.c ****   {
 547              		.loc 1 332 3 is_stmt 1 view .LVU134
 332:Core/Src/main.c ****   {
 548              		.loc 1 332 7 is_stmt 0 view .LVU135
 549 0022 FFF7FEFF 		bl	HAL_UART_Init
 550              	.LVL40:
 332:Core/Src/main.c ****   {
 551              		.loc 1 332 6 discriminator 1 view .LVU136
 552 0026 0028     		cmp	r0, #0
 553 0028 00D1     		bne	.L22
 340:Core/Src/main.c **** 
 554              		.loc 1 340 1 view .LVU137
 555              		@ sp needed
 556 002a 10BD     		pop	{r4, pc}
 557              	.L22:
 334:Core/Src/main.c ****   }
 558              		.loc 1 334 5 is_stmt 1 view .LVU138
 559 002c FFF7FEFF 		bl	Error_Handler
 560              	.LVL41:
ARM GAS  /tmp/cckmzcY4.s 			page 22


 561              	.L24:
 562              		.align	2
 563              	.L23:
 564 0030 00000000 		.word	huart2
 565 0034 00440040 		.word	1073759232
 566              		.cfi_endproc
 567              	.LFE55:
 569              		.section	.text.MX_SPI1_Init,"ax",%progbits
 570              		.align	1
 571              		.syntax unified
 572              		.code	16
 573              		.thumb_func
 575              	MX_SPI1_Init:
 576              	.LFB54:
 275:Core/Src/main.c **** 
 577              		.loc 1 275 1 view -0
 578              		.cfi_startproc
 579              		@ args = 0, pretend = 0, frame = 0
 580              		@ frame_needed = 0, uses_anonymous_args = 0
 581 0000 10B5     		push	{r4, lr}
 582              		.cfi_def_cfa_offset 8
 583              		.cfi_offset 4, -8
 584              		.cfi_offset 14, -4
 285:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 585              		.loc 1 285 3 view .LVU140
 285:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 586              		.loc 1 285 18 is_stmt 0 view .LVU141
 587 0002 0E48     		ldr	r0, .L28
 588 0004 0E4B     		ldr	r3, .L28+4
 589 0006 0360     		str	r3, [r0]
 286:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 590              		.loc 1 286 3 is_stmt 1 view .LVU142
 286:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 591              		.loc 1 286 19 is_stmt 0 view .LVU143
 592 0008 8223     		movs	r3, #130
 593 000a 5B00     		lsls	r3, r3, #1
 594 000c 4360     		str	r3, [r0, #4]
 287:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 595              		.loc 1 287 3 is_stmt 1 view .LVU144
 287:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 596              		.loc 1 287 24 is_stmt 0 view .LVU145
 597 000e 0023     		movs	r3, #0
 598 0010 8360     		str	r3, [r0, #8]
 288:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 599              		.loc 1 288 3 is_stmt 1 view .LVU146
 288:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 600              		.loc 1 288 23 is_stmt 0 view .LVU147
 601 0012 C360     		str	r3, [r0, #12]
 289:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 602              		.loc 1 289 3 is_stmt 1 view .LVU148
 289:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 603              		.loc 1 289 26 is_stmt 0 view .LVU149
 604 0014 0361     		str	r3, [r0, #16]
 290:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 605              		.loc 1 290 3 is_stmt 1 view .LVU150
 290:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 606              		.loc 1 290 23 is_stmt 0 view .LVU151
ARM GAS  /tmp/cckmzcY4.s 			page 23


 607 0016 4361     		str	r3, [r0, #20]
 291:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 608              		.loc 1 291 3 is_stmt 1 view .LVU152
 291:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 609              		.loc 1 291 18 is_stmt 0 view .LVU153
 610 0018 8022     		movs	r2, #128
 611 001a 9200     		lsls	r2, r2, #2
 612 001c 8261     		str	r2, [r0, #24]
 292:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 613              		.loc 1 292 3 is_stmt 1 view .LVU154
 292:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 614              		.loc 1 292 32 is_stmt 0 view .LVU155
 615 001e F93A     		subs	r2, r2, #249
 616 0020 FF3A     		subs	r2, r2, #255
 617 0022 C261     		str	r2, [r0, #28]
 293:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 618              		.loc 1 293 3 is_stmt 1 view .LVU156
 293:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 619              		.loc 1 293 23 is_stmt 0 view .LVU157
 620 0024 0362     		str	r3, [r0, #32]
 294:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 621              		.loc 1 294 3 is_stmt 1 view .LVU158
 294:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 622              		.loc 1 294 21 is_stmt 0 view .LVU159
 623 0026 4362     		str	r3, [r0, #36]
 295:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 624              		.loc 1 295 3 is_stmt 1 view .LVU160
 295:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 625              		.loc 1 295 29 is_stmt 0 view .LVU161
 626 0028 8362     		str	r3, [r0, #40]
 296:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 627              		.loc 1 296 3 is_stmt 1 view .LVU162
 296:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 628              		.loc 1 296 28 is_stmt 0 view .LVU163
 629 002a 0733     		adds	r3, r3, #7
 630 002c C362     		str	r3, [r0, #44]
 297:Core/Src/main.c ****   {
 631              		.loc 1 297 3 is_stmt 1 view .LVU164
 297:Core/Src/main.c ****   {
 632              		.loc 1 297 7 is_stmt 0 view .LVU165
 633 002e FFF7FEFF 		bl	HAL_SPI_Init
 634              	.LVL42:
 297:Core/Src/main.c ****   {
 635              		.loc 1 297 6 discriminator 1 view .LVU166
 636 0032 0028     		cmp	r0, #0
 637 0034 00D1     		bne	.L27
 305:Core/Src/main.c **** 
 638              		.loc 1 305 1 view .LVU167
 639              		@ sp needed
 640 0036 10BD     		pop	{r4, pc}
 641              	.L27:
 299:Core/Src/main.c ****   }
 642              		.loc 1 299 5 is_stmt 1 view .LVU168
 643 0038 FFF7FEFF 		bl	Error_Handler
 644              	.LVL43:
 645              	.L29:
 646              		.align	2
ARM GAS  /tmp/cckmzcY4.s 			page 24


 647              	.L28:
 648 003c 00000000 		.word	hspi1
 649 0040 00300140 		.word	1073819648
 650              		.cfi_endproc
 651              	.LFE54:
 653              		.section	.text.SystemClock_Config,"ax",%progbits
 654              		.align	1
 655              		.global	SystemClock_Config
 656              		.syntax unified
 657              		.code	16
 658              		.thumb_func
 660              	SystemClock_Config:
 661              	.LFB53:
 226:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 662              		.loc 1 226 1 view -0
 663              		.cfi_startproc
 664              		@ args = 0, pretend = 0, frame = 96
 665              		@ frame_needed = 0, uses_anonymous_args = 0
 666 0000 00B5     		push	{lr}
 667              		.cfi_def_cfa_offset 4
 668              		.cfi_offset 14, -4
 669 0002 99B0     		sub	sp, sp, #100
 670              		.cfi_def_cfa_offset 104
 227:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 671              		.loc 1 227 3 view .LVU170
 227:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 672              		.loc 1 227 22 is_stmt 0 view .LVU171
 673 0004 3422     		movs	r2, #52
 674 0006 0021     		movs	r1, #0
 675 0008 0BA8     		add	r0, sp, #44
 676 000a FFF7FEFF 		bl	memset
 677              	.LVL44:
 228:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 678              		.loc 1 228 3 is_stmt 1 view .LVU172
 228:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 679              		.loc 1 228 22 is_stmt 0 view .LVU173
 680 000e 1422     		movs	r2, #20
 681 0010 0021     		movs	r1, #0
 682 0012 06A8     		add	r0, sp, #24
 683 0014 FFF7FEFF 		bl	memset
 684              	.LVL45:
 229:Core/Src/main.c **** 
 685              		.loc 1 229 3 is_stmt 1 view .LVU174
 229:Core/Src/main.c **** 
 686              		.loc 1 229 28 is_stmt 0 view .LVU175
 687 0018 1822     		movs	r2, #24
 688 001a 0021     		movs	r1, #0
 689 001c 6846     		mov	r0, sp
 690 001e FFF7FEFF 		bl	memset
 691              	.LVL46:
 233:Core/Src/main.c **** 
 692              		.loc 1 233 3 is_stmt 1 view .LVU176
 693 0022 1A49     		ldr	r1, .L37
 694 0024 0A68     		ldr	r2, [r1]
 695 0026 1A4B     		ldr	r3, .L37+4
 696 0028 1A40     		ands	r2, r3
 697 002a 8023     		movs	r3, #128
ARM GAS  /tmp/cckmzcY4.s 			page 25


 698 002c 1B01     		lsls	r3, r3, #4
 699 002e 1343     		orrs	r3, r2
 700 0030 0B60     		str	r3, [r1]
 238:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 701              		.loc 1 238 3 view .LVU177
 238:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 702              		.loc 1 238 36 is_stmt 0 view .LVU178
 703 0032 1023     		movs	r3, #16
 704 0034 0B93     		str	r3, [sp, #44]
 239:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 705              		.loc 1 239 3 is_stmt 1 view .LVU179
 239:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 706              		.loc 1 239 30 is_stmt 0 view .LVU180
 707 0036 0F3B     		subs	r3, r3, #15
 708 0038 1193     		str	r3, [sp, #68]
 240:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 709              		.loc 1 240 3 is_stmt 1 view .LVU181
 240:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 710              		.loc 1 240 41 is_stmt 0 view .LVU182
 711 003a 0023     		movs	r3, #0
 712 003c 1293     		str	r3, [sp, #72]
 241:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 713              		.loc 1 241 3 is_stmt 1 view .LVU183
 241:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 714              		.loc 1 241 35 is_stmt 0 view .LVU184
 715 003e A022     		movs	r2, #160
 716 0040 1202     		lsls	r2, r2, #8
 717 0042 1392     		str	r2, [sp, #76]
 242:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 718              		.loc 1 242 3 is_stmt 1 view .LVU185
 242:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 719              		.loc 1 242 34 is_stmt 0 view .LVU186
 720 0044 1493     		str	r3, [sp, #80]
 243:Core/Src/main.c ****   {
 721              		.loc 1 243 3 is_stmt 1 view .LVU187
 243:Core/Src/main.c ****   {
 722              		.loc 1 243 7 is_stmt 0 view .LVU188
 723 0046 0BA8     		add	r0, sp, #44
 724 0048 FFF7FEFF 		bl	HAL_RCC_OscConfig
 725              	.LVL47:
 243:Core/Src/main.c ****   {
 726              		.loc 1 243 6 discriminator 1 view .LVU189
 727 004c 0028     		cmp	r0, #0
 728 004e 17D1     		bne	.L34
 250:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 729              		.loc 1 250 3 is_stmt 1 view .LVU190
 250:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 730              		.loc 1 250 31 is_stmt 0 view .LVU191
 731 0050 0F23     		movs	r3, #15
 732 0052 0693     		str	r3, [sp, #24]
 252:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 733              		.loc 1 252 3 is_stmt 1 view .LVU192
 252:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 734              		.loc 1 252 34 is_stmt 0 view .LVU193
 735 0054 0023     		movs	r3, #0
 736 0056 0793     		str	r3, [sp, #28]
 253:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
ARM GAS  /tmp/cckmzcY4.s 			page 26


 737              		.loc 1 253 3 is_stmt 1 view .LVU194
 253:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 738              		.loc 1 253 35 is_stmt 0 view .LVU195
 739 0058 0893     		str	r3, [sp, #32]
 254:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 740              		.loc 1 254 3 is_stmt 1 view .LVU196
 254:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 741              		.loc 1 254 36 is_stmt 0 view .LVU197
 742 005a 0993     		str	r3, [sp, #36]
 255:Core/Src/main.c **** 
 743              		.loc 1 255 3 is_stmt 1 view .LVU198
 255:Core/Src/main.c **** 
 744              		.loc 1 255 36 is_stmt 0 view .LVU199
 745 005c 0A93     		str	r3, [sp, #40]
 257:Core/Src/main.c ****   {
 746              		.loc 1 257 3 is_stmt 1 view .LVU200
 257:Core/Src/main.c ****   {
 747              		.loc 1 257 7 is_stmt 0 view .LVU201
 748 005e 0021     		movs	r1, #0
 749 0060 06A8     		add	r0, sp, #24
 750 0062 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 751              	.LVL48:
 257:Core/Src/main.c ****   {
 752              		.loc 1 257 6 discriminator 1 view .LVU202
 753 0066 0028     		cmp	r0, #0
 754 0068 0CD1     		bne	.L35
 261:Core/Src/main.c ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 755              		.loc 1 261 3 is_stmt 1 view .LVU203
 261:Core/Src/main.c ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 756              		.loc 1 261 38 is_stmt 0 view .LVU204
 757 006a 0223     		movs	r3, #2
 758 006c 0093     		str	r3, [sp]
 262:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 759              		.loc 1 262 3 is_stmt 1 view .LVU205
 262:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 760              		.loc 1 262 38 is_stmt 0 view .LVU206
 761 006e 0023     		movs	r3, #0
 762 0070 0293     		str	r3, [sp, #8]
 263:Core/Src/main.c ****   {
 763              		.loc 1 263 3 is_stmt 1 view .LVU207
 263:Core/Src/main.c ****   {
 764              		.loc 1 263 7 is_stmt 0 view .LVU208
 765 0072 6846     		mov	r0, sp
 766 0074 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 767              	.LVL49:
 263:Core/Src/main.c ****   {
 768              		.loc 1 263 6 discriminator 1 view .LVU209
 769 0078 0028     		cmp	r0, #0
 770 007a 05D1     		bne	.L36
 267:Core/Src/main.c **** 
 771              		.loc 1 267 1 view .LVU210
 772 007c 19B0     		add	sp, sp, #100
 773              		@ sp needed
 774 007e 00BD     		pop	{pc}
 775              	.L34:
 245:Core/Src/main.c ****   }
 776              		.loc 1 245 5 is_stmt 1 view .LVU211
ARM GAS  /tmp/cckmzcY4.s 			page 27


 777 0080 FFF7FEFF 		bl	Error_Handler
 778              	.LVL50:
 779              	.L35:
 259:Core/Src/main.c ****   }
 780              		.loc 1 259 5 view .LVU212
 781 0084 FFF7FEFF 		bl	Error_Handler
 782              	.LVL51:
 783              	.L36:
 265:Core/Src/main.c ****   }
 784              		.loc 1 265 5 view .LVU213
 785 0088 FFF7FEFF 		bl	Error_Handler
 786              	.LVL52:
 787              	.L38:
 788              		.align	2
 789              	.L37:
 790 008c 00700040 		.word	1073770496
 791 0090 FFE7FFFF 		.word	-6145
 792              		.cfi_endproc
 793              	.LFE53:
 795              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 796              		.align	2
 797              	.LC13:
 798 0000 696E7661 		.ascii	"invalid\015\012\000"
 798      6C69640D 
 798      0A00
 799 000a 0000     		.align	2
 800              	.LC16:
 801 000c 76616C69 		.ascii	"valid\015\012\000"
 801      640D0A00 
 802              		.align	2
 803              	.LC18:
 804 0014 2D2D2D2D 		.ascii	"----------\015\012\000"
 804      2D2D2D2D 
 804      2D2D0D0A 
 804      00
 805 0021 000000   		.align	2
 806              	.LC20:
 807 0024 25750D0A 		.ascii	"%u\015\012\000"
 807      00
 808 0029 000000   		.align	2
 809              	.LC11:
 810 002c BBBBBBBB 		.ascii	"\273\273\273\273\273\000"
 810      BB00
 811              		.section	.text.main,"ax",%progbits
 812              		.align	1
 813              		.global	main
 814              		.syntax unified
 815              		.code	16
 816              		.thumb_func
 818              	main:
 819              	.LFB52:
 131:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 820              		.loc 1 131 1 view -0
 821              		.cfi_startproc
 822              		@ Volatile: function does not return.
 823              		@ args = 0, pretend = 0, frame = 24
 824              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cckmzcY4.s 			page 28


 825 0000 10B5     		push	{r4, lr}
 826              		.cfi_def_cfa_offset 8
 827              		.cfi_offset 4, -8
 828              		.cfi_offset 14, -4
 829 0002 86B0     		sub	sp, sp, #24
 830              		.cfi_def_cfa_offset 32
 139:Core/Src/main.c **** 
 831              		.loc 1 139 3 view .LVU215
 832 0004 FFF7FEFF 		bl	HAL_Init
 833              	.LVL53:
 146:Core/Src/main.c **** 
 834              		.loc 1 146 3 view .LVU216
 835 0008 FFF7FEFF 		bl	SystemClock_Config
 836              	.LVL54:
 153:Core/Src/main.c ****   MX_USART2_UART_Init();
 837              		.loc 1 153 3 view .LVU217
 838 000c FFF7FEFF 		bl	MX_GPIO_Init
 839              	.LVL55:
 154:Core/Src/main.c ****   MX_SPI1_Init();
 840              		.loc 1 154 3 view .LVU218
 841 0010 FFF7FEFF 		bl	MX_USART2_UART_Init
 842              	.LVL56:
 155:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 843              		.loc 1 155 3 view .LVU219
 844 0014 FFF7FEFF 		bl	MX_SPI1_Init
 845              	.LVL57:
 163:Core/Src/main.c ****   //char check[]="valid check\r\n";
 846              		.loc 1 163 3 view .LVU220
 163:Core/Src/main.c ****   //char check[]="valid check\r\n";
 847              		.loc 1 163 17 is_stmt 0 view .LVU221
 848 0018 404B     		ldr	r3, .L43
 849 001a 1A68     		ldr	r2, [r3]
 850 001c 0492     		str	r2, [sp, #16]
 851 001e 1A79     		ldrb	r2, [r3, #4]
 852 0020 04AB     		add	r3, sp, #16
 853 0022 1A71     		strb	r2, [r3, #4]
 168:Core/Src/main.c ****   nRF24_Init();
 854              		.loc 1 168 3 is_stmt 1 view .LVU222
 855 0024 6420     		movs	r0, #100
 856 0026 FFF7FEFF 		bl	HAL_Delay
 857              	.LVL58:
 169:Core/Src/main.c ****   HAL_Delay(1000);
 858              		.loc 1 169 3 view .LVU223
 859 002a FFF7FEFF 		bl	nRF24_Init
 860              	.LVL59:
 170:Core/Src/main.c ****   while(nRF24_Check() == 0){
 861              		.loc 1 170 3 view .LVU224
 862 002e FA20     		movs	r0, #250
 863 0030 8000     		lsls	r0, r0, #2
 864 0032 FFF7FEFF 		bl	HAL_Delay
 865              	.LVL60:
 171:Core/Src/main.c ****     HAL_UART_Transmit(&huart2,(uint8_t*) "invalid\r\n",sizeof("invalid\r\n"),500);
 866              		.loc 1 171 3 view .LVU225
 171:Core/Src/main.c ****     HAL_UART_Transmit(&huart2,(uint8_t*) "invalid\r\n",sizeof("invalid\r\n"),500);
 867              		.loc 1 171 8 is_stmt 0 view .LVU226
 868 0036 0AE0     		b	.L40
 869              	.L41:
ARM GAS  /tmp/cckmzcY4.s 			page 29


 172:Core/Src/main.c ****     HAL_Delay(1000);
 870              		.loc 1 172 5 is_stmt 1 view .LVU227
 871 0038 FA23     		movs	r3, #250
 872 003a 3949     		ldr	r1, .L43+4
 873 003c 3948     		ldr	r0, .L43+8
 874 003e 5B00     		lsls	r3, r3, #1
 875 0040 0A22     		movs	r2, #10
 876 0042 FFF7FEFF 		bl	HAL_UART_Transmit
 877              	.LVL61:
 173:Core/Src/main.c ****   }
 878              		.loc 1 173 5 view .LVU228
 879 0046 FA20     		movs	r0, #250
 880 0048 8000     		lsls	r0, r0, #2
 881 004a FFF7FEFF 		bl	HAL_Delay
 882              	.LVL62:
 883              	.L40:
 171:Core/Src/main.c ****     HAL_UART_Transmit(&huart2,(uint8_t*) "invalid\r\n",sizeof("invalid\r\n"),500);
 884              		.loc 1 171 23 view .LVU229
 171:Core/Src/main.c ****     HAL_UART_Transmit(&huart2,(uint8_t*) "invalid\r\n",sizeof("invalid\r\n"),500);
 885              		.loc 1 171 9 is_stmt 0 view .LVU230
 886 004e FFF7FEFF 		bl	nRF24_Check
 887              	.LVL63:
 171:Core/Src/main.c ****     HAL_UART_Transmit(&huart2,(uint8_t*) "invalid\r\n",sizeof("invalid\r\n"),500);
 888              		.loc 1 171 23 discriminator 1 view .LVU231
 889 0052 0028     		cmp	r0, #0
 890 0054 F0D0     		beq	.L41
 176:Core/Src/main.c **** 
 891              		.loc 1 176 3 is_stmt 1 view .LVU232
 892 0056 FA24     		movs	r4, #250
 893 0058 6400     		lsls	r4, r4, #1
 894 005a 3349     		ldr	r1, .L43+12
 895 005c 3148     		ldr	r0, .L43+8
 896 005e 2300     		movs	r3, r4
 897 0060 0822     		movs	r2, #8
 898 0062 FFF7FEFF 		bl	HAL_UART_Transmit
 899              	.LVL64:
 179:Core/Src/main.c ****   nRF24_SetRFChannel(0);
 900              		.loc 1 179 3 view .LVU233
 901 0066 0020     		movs	r0, #0
 902 0068 FFF7FEFF 		bl	nRF24_SetOperationalMode
 903              	.LVL65:
 180:Core/Src/main.c ****   nRF24_SetTXPower(nRF24_TXPWR_18dBm);
 904              		.loc 1 180 3 view .LVU234
 905 006c 0020     		movs	r0, #0
 906 006e FFF7FEFF 		bl	nRF24_SetRFChannel
 907              	.LVL66:
 181:Core/Src/main.c ****   nRF24_SetDataRate(nRF24_DR_250kbps);
 908              		.loc 1 181 3 view .LVU235
 909 0072 0020     		movs	r0, #0
 910 0074 FFF7FEFF 		bl	nRF24_SetTXPower
 911              	.LVL67:
 182:Core/Src/main.c ****   nRF24_SetAddrWidth(5);
 912              		.loc 1 182 3 view .LVU236
 913 0078 2020     		movs	r0, #32
 914 007a FFF7FEFF 		bl	nRF24_SetDataRate
 915              	.LVL68:
 183:Core/Src/main.c ****   nRF24_SetAddr(6, TX_Address);
ARM GAS  /tmp/cckmzcY4.s 			page 30


 916              		.loc 1 183 3 view .LVU237
 917 007e 0520     		movs	r0, #5
 918 0080 FFF7FEFF 		bl	nRF24_SetAddrWidth
 919              	.LVL69:
 184:Core/Src/main.c ****   nRF24_SetAddr(0, TX_Address);
 920              		.loc 1 184 3 view .LVU238
 921 0084 04A9     		add	r1, sp, #16
 922 0086 0620     		movs	r0, #6
 923 0088 FFF7FEFF 		bl	nRF24_SetAddr
 924              	.LVL70:
 185:Core/Src/main.c ****   nRF24_SetAutoRetr(nRF24_ARD_NONE,0);
 925              		.loc 1 185 3 view .LVU239
 926 008c 04A9     		add	r1, sp, #16
 927 008e 0020     		movs	r0, #0
 928 0090 FFF7FEFF 		bl	nRF24_SetAddr
 929              	.LVL71:
 186:Core/Src/main.c ****   nRF24_SetCRCScheme(nRF24_CRC_1byte);
 930              		.loc 1 186 3 view .LVU240
 931 0094 0021     		movs	r1, #0
 932 0096 0020     		movs	r0, #0
 933 0098 FFF7FEFF 		bl	nRF24_SetAutoRetr
 934              	.LVL72:
 187:Core/Src/main.c ****   nRF24_SetDynamicPayloadLength(nRF24_DPL_OFF);
 935              		.loc 1 187 3 view .LVU241
 936 009c 0820     		movs	r0, #8
 937 009e FFF7FEFF 		bl	nRF24_SetCRCScheme
 938              	.LVL73:
 188:Core/Src/main.c ****   nRF24_DisableAA(7);
 939              		.loc 1 188 3 view .LVU242
 940 00a2 0020     		movs	r0, #0
 941 00a4 FFF7FEFF 		bl	nRF24_SetDynamicPayloadLength
 942              	.LVL74:
 189:Core/Src/main.c **** 
 943              		.loc 1 189 3 view .LVU243
 944 00a8 0720     		movs	r0, #7
 945 00aa FFF7FEFF 		bl	nRF24_DisableAA
 946              	.LVL75:
 191:Core/Src/main.c ****   HAL_Delay(500);
 947              		.loc 1 191 3 view .LVU244
 948 00ae 0220     		movs	r0, #2
 949 00b0 FFF7FEFF 		bl	nRF24_SetPowerMode
 950              	.LVL76:
 192:Core/Src/main.c ****   
 951              		.loc 1 192 3 view .LVU245
 952 00b4 2000     		movs	r0, r4
 953 00b6 FFF7FEFF 		bl	HAL_Delay
 954              	.LVL77:
 195:Core/Src/main.c ****     
 955              		.loc 1 195 3 view .LVU246
 956 00ba FFF7FEFF 		bl	nRF24_FlushTX
 957              	.LVL78:
 197:Core/Src/main.c ****   uint8_t payload=0;
 958              		.loc 1 197 3 view .LVU247
 198:Core/Src/main.c **** 
 959              		.loc 1 198 3 view .LVU248
 198:Core/Src/main.c **** 
 960              		.loc 1 198 11 is_stmt 0 view .LVU249
ARM GAS  /tmp/cckmzcY4.s 			page 31


 961 00be 6B46     		mov	r3, sp
 962 00c0 0022     		movs	r2, #0
 963 00c2 DA71     		strb	r2, [r3, #7]
 200:Core/Src/main.c **** 
 964              		.loc 1 200 3 is_stmt 1 view .LVU250
 965 00c4 1948     		ldr	r0, .L43+16
 966 00c6 FFF7FEFF 		bl	HAL_Delay
 967              	.LVL79:
 968              	.L42:
 202:Core/Src/main.c ****   { 
 969              		.loc 1 202 3 view .LVU251
 204:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*) "----------\r\n", sizeof("----------\r\n"), 100);
 970              		.loc 1 204 5 view .LVU252
 204:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*) "----------\r\n", sizeof("----------\r\n"), 100);
 971              		.loc 1 204 15 is_stmt 0 view .LVU253
 972 00ca FFF7FEFF 		bl	button_decode
 973              	.LVL80:
 204:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*) "----------\r\n", sizeof("----------\r\n"), 100);
 974              		.loc 1 204 13 discriminator 1 view .LVU254
 975 00ce 6B46     		mov	r3, sp
 976 00d0 D871     		strb	r0, [r3, #7]
 205:Core/Src/main.c ****     sprintf((char *)buf, "%u\r\n", payload);
 977              		.loc 1 205 5 is_stmt 1 view .LVU255
 978 00d2 1749     		ldr	r1, .L43+20
 979 00d4 134C     		ldr	r4, .L43+8
 980 00d6 6423     		movs	r3, #100
 981 00d8 0D22     		movs	r2, #13
 982 00da 2000     		movs	r0, r4
 983 00dc FFF7FEFF 		bl	HAL_UART_Transmit
 984              	.LVL81:
 206:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, buf, strlen((char*)buf), 100);
 985              		.loc 1 206 5 view .LVU256
 986 00e0 6B46     		mov	r3, sp
 987 00e2 DA79     		ldrb	r2, [r3, #7]
 988 00e4 1349     		ldr	r1, .L43+24
 989 00e6 02A8     		add	r0, sp, #8
 990 00e8 FFF7FEFF 		bl	sprintf
 991              	.LVL82:
 207:Core/Src/main.c ****     nRF24_SendPayload((uint8_t*) &payload, sizeof(payload));
 992              		.loc 1 207 5 view .LVU257
 207:Core/Src/main.c ****     nRF24_SendPayload((uint8_t*) &payload, sizeof(payload));
 993              		.loc 1 207 37 is_stmt 0 view .LVU258
 994 00ec 02A8     		add	r0, sp, #8
 995 00ee FFF7FEFF 		bl	strlen
 996              	.LVL83:
 207:Core/Src/main.c ****     nRF24_SendPayload((uint8_t*) &payload, sizeof(payload));
 997              		.loc 1 207 5 discriminator 1 view .LVU259
 998 00f2 82B2     		uxth	r2, r0
 999 00f4 6423     		movs	r3, #100
 1000 00f6 02A9     		add	r1, sp, #8
 1001 00f8 2000     		movs	r0, r4
 1002 00fa FFF7FEFF 		bl	HAL_UART_Transmit
 1003              	.LVL84:
 208:Core/Src/main.c **** 
 1004              		.loc 1 208 5 is_stmt 1 view .LVU260
 1005 00fe 0121     		movs	r1, #1
 1006 0100 6B46     		mov	r3, sp
ARM GAS  /tmp/cckmzcY4.s 			page 32


 1007 0102 D81D     		adds	r0, r3, #7
 1008 0104 FFF7FEFF 		bl	nRF24_SendPayload
 1009              	.LVL85:
 210:Core/Src/main.c ****     
 1010              		.loc 1 210 5 view .LVU261
 1011 0108 FFF7FEFF 		bl	nRF24_GetStatus_TXFIFO
 1012              	.LVL86:
 210:Core/Src/main.c ****     
 1013              		.loc 1 210 5 is_stmt 0 discriminator 1 view .LVU262
 1014 010c FFF7FEFF 		bl	print_fifo_status
 1015              	.LVL87:
 212:Core/Src/main.c **** 
 1016              		.loc 1 212 5 is_stmt 1 discriminator 1 view .LVU263
 1017 0110 FA20     		movs	r0, #250
 1018 0112 4000     		lsls	r0, r0, #1
 1019 0114 FFF7FEFF 		bl	HAL_Delay
 1020              	.LVL88:
 202:Core/Src/main.c ****   { 
 1021              		.loc 1 202 9 view .LVU264
 1022 0118 D7E7     		b	.L42
 1023              	.L44:
 1024 011a C046     		.align	2
 1025              	.L43:
 1026 011c 2C000000 		.word	.LC11
 1027 0120 00000000 		.word	.LC13
 1028 0124 00000000 		.word	huart2
 1029 0128 0C000000 		.word	.LC16
 1030 012c B80B0000 		.word	3000
 1031 0130 14000000 		.word	.LC18
 1032 0134 24000000 		.word	.LC20
 1033              		.cfi_endproc
 1034              	.LFE52:
 1036              		.global	huart2
 1037              		.section	.bss.huart2,"aw",%nobits
 1038              		.align	2
 1041              	huart2:
 1042 0000 00000000 		.space	136
 1042      00000000 
 1042      00000000 
 1042      00000000 
 1042      00000000 
 1043              		.global	hspi1
 1044              		.section	.bss.hspi1,"aw",%nobits
 1045              		.align	2
 1048              	hspi1:
 1049 0000 00000000 		.space	88
 1049      00000000 
 1049      00000000 
 1049      00000000 
 1049      00000000 
 1050              		.text
 1051              	.Letext0:
 1052              		.file 4 "/usr/arm-none-eabi/include/machine/_default_types.h"
 1053              		.file 5 "/usr/arm-none-eabi/include/sys/_stdint.h"
 1054              		.file 6 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l031xx.h"
 1055              		.file 7 "/usr/lib/gcc/arm-none-eabi/13.2.0/include/stddef.h"
 1056              		.file 8 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h"
ARM GAS  /tmp/cckmzcY4.s 			page 33


 1057              		.file 9 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc.h"
 1058              		.file 10 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc_ex.h"
 1059              		.file 11 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_gpio.h"
 1060              		.file 12 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_dma.h"
 1061              		.file 13 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_spi.h"
 1062              		.file 14 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_uart.h"
 1063              		.file 15 "Drivers/NRF24/nrf24.h"
 1064              		.file 16 "/usr/arm-none-eabi/include/string.h"
 1065              		.file 17 "/usr/arm-none-eabi/include/stdio.h"
 1066              		.file 18 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal.h"
 1067              		.file 19 "<built-in>"
ARM GAS  /tmp/cckmzcY4.s 			page 34


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/cckmzcY4.s:19     .text.MX_GPIO_Init:00000000 $t
     /tmp/cckmzcY4.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/cckmzcY4.s:165    .text.MX_GPIO_Init:00000094 $d
     /tmp/cckmzcY4.s:171    .rodata.print_fifo_status.str1.4:00000000 $d
     /tmp/cckmzcY4.s:184    .text.print_fifo_status:00000000 $t
     /tmp/cckmzcY4.s:190    .text.print_fifo_status:00000000 print_fifo_status
     /tmp/cckmzcY4.s:274    .text.print_fifo_status:00000054 $d
     /tmp/cckmzcY4.s:1041   .bss.huart2:00000000 huart2
     /tmp/cckmzcY4.s:283    .text.nRF24_SendPayload:00000000 $t
     /tmp/cckmzcY4.s:289    .text.nRF24_SendPayload:00000000 nRF24_SendPayload
     /tmp/cckmzcY4.s:386    .text.button_decode:00000000 $t
     /tmp/cckmzcY4.s:392    .text.button_decode:00000000 button_decode
     /tmp/cckmzcY4.s:453    .text.button_decode:00000034 $d
     /tmp/cckmzcY4.s:458    .text.Error_Handler:00000000 $t
     /tmp/cckmzcY4.s:464    .text.Error_Handler:00000000 Error_Handler
     /tmp/cckmzcY4.s:496    .text.MX_USART2_UART_Init:00000000 $t
     /tmp/cckmzcY4.s:501    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
     /tmp/cckmzcY4.s:564    .text.MX_USART2_UART_Init:00000030 $d
     /tmp/cckmzcY4.s:570    .text.MX_SPI1_Init:00000000 $t
     /tmp/cckmzcY4.s:575    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
     /tmp/cckmzcY4.s:648    .text.MX_SPI1_Init:0000003c $d
     /tmp/cckmzcY4.s:1048   .bss.hspi1:00000000 hspi1
     /tmp/cckmzcY4.s:654    .text.SystemClock_Config:00000000 $t
     /tmp/cckmzcY4.s:660    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/cckmzcY4.s:790    .text.SystemClock_Config:0000008c $d
     /tmp/cckmzcY4.s:796    .rodata.main.str1.4:00000000 $d
     /tmp/cckmzcY4.s:812    .text.main:00000000 $t
     /tmp/cckmzcY4.s:818    .text.main:00000000 main
     /tmp/cckmzcY4.s:1026   .text.main:0000011c $d
     /tmp/cckmzcY4.s:1038   .bss.huart2:00000000 $d
     /tmp/cckmzcY4.s:1045   .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_UART_Transmit
nRF24_WritePayload
HAL_Delay
nRF24_GetStatus_TXFIFO
HAL_GPIO_ReadPin
HAL_UART_Init
HAL_SPI_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
nRF24_Init
nRF24_Check
nRF24_SetOperationalMode
nRF24_SetRFChannel
nRF24_SetTXPower
nRF24_SetDataRate
nRF24_SetAddrWidth
nRF24_SetAddr
ARM GAS  /tmp/cckmzcY4.s 			page 35


nRF24_SetAutoRetr
nRF24_SetCRCScheme
nRF24_SetDynamicPayloadLength
nRF24_DisableAA
nRF24_SetPowerMode
nRF24_FlushTX
sprintf
strlen
