Running: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o U:/GitHub/college_work/Comp_Arch/datapath_tb_isim_beh.exe -prj U:/GitHub/college_work/Comp_Arch/datapath_tb_beh.prj datapath_tb 
ISim O.61xd (signature 0x1cce1bb2)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "U:/GitHub/college_work/Comp_Arch/mux16_1bit.vhd" into library work
Parsing VHDL file "U:/GitHub/college_work/Comp_Arch/zero_detect_16.vhd" into library work
Parsing VHDL file "U:/GitHub/college_work/Comp_Arch/shifter_16bit.vhd" into library work
Parsing VHDL file "U:/GitHub/college_work/Comp_Arch/Register.vhd" into library work
Parsing VHDL file "U:/GitHub/college_work/Comp_Arch/mux8_16bit.vhd" into library work
Parsing VHDL file "U:/GitHub/college_work/Comp_Arch/mux2_16bit.vhd" into library work
Parsing VHDL file "U:/GitHub/college_work/Comp_Arch/decoder_3to8.vhd" into library work
Parsing VHDL file "U:/GitHub/college_work/Comp_Arch/arithmetic_logic_unit.vhd" into library work
Parsing VHDL file "U:/GitHub/college_work/Comp_Arch/register_file_v2.vhd" into library work
Parsing VHDL file "U:/GitHub/college_work/Comp_Arch/function_unit.vhd" into library work
Parsing VHDL file "U:/GitHub/college_work/Comp_Arch/datapath.vhd" into library work
Parsing VHDL file "U:/GitHub/college_work/Comp_Arch/datapath_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity decoder_3to8 [decoder_3to8_default]
Compiling architecture behavioral of entity reg [reg_default]
Compiling architecture behavioral of entity mux8_16bit [mux8_16bit_default]
Compiling architecture behavioral of entity register_file_v2 [register_file_v2_default]
Compiling architecture behavioral of entity arithmetic_logic_unit [arithmetic_logic_unit_default]
Compiling architecture behavioral of entity mux16_1bit [mux16_1bit_default]
Compiling architecture behavioral of entity shifter_16bit [shifter_16bit_default]
Compiling architecture behavioral of entity zero_detect_16 [zero_detect_16_default]
Compiling architecture behavioral of entity mux2_16bit [mux2_16bit_default]
Compiling architecture behavioral of entity function_unit [function_unit_default]
Compiling architecture behavioral of entity datapath [datapath_default]
Compiling architecture behavior of entity datapath_tb
Time Resolution for simulation is 1ps.
Compiled 26 VHDL Units
Built simulation executable U:/GitHub/college_work/Comp_Arch/datapath_tb_isim_beh.exe
Fuse Memory Usage: 26848 KB
Fuse CPU Usage: 342 ms
