commit d5f92339331ec7c09ed105018eb7824e34dc7a0e
Merge: 4cc0b8c2 e648d802
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 5 19:15:33 2023 +0200

    [CFU] add support for CFU-internal CSRs (#681)

commit e648d802817664ff0fdbf1c9fa9482ce8a7775ff
Merge: 1e1545a5 4cc0b8c2
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 5 19:02:43 2023 +0200

    Merge branch 'main' into cfu_csrs

commit 1e1545a567da20e438ac1dfe4c5a7f6e9fa78c49
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Sep 5 18:35:15 2023 +0200

    [docs] CFU: minor edits

commit 4cc0b8c296517e4b7c22296fe95253816a1dae55
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Sep 3 20:44:00 2023 +0200

    [README] minor edits

commit ac988b925fcd736555ae37dbca0f65def25bf1ca
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Sep 3 20:22:20 2023 +0200

    [top] minor sanity-check re-wording

commit ff4d9a581d566383598289e2a9f6006b723c5914
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Sep 3 20:21:57 2023 +0200

    [README] minor edit

commit 3db2733162e69b7e7c8b19aafd22c60adb396a2a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Sep 3 20:21:35 2023 +0200

    [cfu] minor edits

commit a1e574772fa18ec0dad2b3087f3a1ed15884d2c4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 2 20:10:10 2023 +0200

    [docs] update CFU documentation

commit a5f69c1e6a827587b6e3f4396101e87b26f3c398
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 2 20:01:05 2023 +0200

    [sw] update CFU example program
    
    add CFU-CSR examples

commit 2f6532f680c5eb44a5f9275b25457fb398df9bff
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 2 20:00:41 2023 +0200

    [CFU] update hardware module
    
    - add internal CSR logic
    - cleanup
    - comment updates

commit b4d45ef4e255d769bddce091287e56c1b336fa8f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 2 20:00:01 2023 +0200

    [CHANGELOG] add v1.8.8.8

commit 810d04edc0350d74000a2a1c179eb57a53d26b78
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 2 15:20:25 2023 +0200

    [docs] update CSR list

commit 7882471c369c417802483bd2ff6406156f0e44cc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 2 15:12:53 2023 +0200

    [sw] add CFU-internal CSR access functions

commit 1fd83bd90bdcfca40749cafcdeb1bdf08984b6df
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 2 15:12:00 2023 +0200

    allocate CFU CSR addresses

commit 64f35725102186ee82202c99d67c2b8961190322
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 2 15:10:16 2023 +0200

    [alu] add CFU CSR interface

commit db6a5733e863b118eece897c235c052f653bed6f
Merge: 1a5983ce e47aab08
Author: stnolting <stnolting@gmail.com>
Date:   Sat Sep 2 11:29:53 2023 +0200

    [cpu] add execution monitor (#680)

commit e47aab08dc5049bd512276f420813f4a3140ae9a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 2 10:27:20 2023 +0200

    [CHANGELOG] add v1.8.8.7

commit d49a29cb745250a40ddab6031e327585adf1a116
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 2 10:08:30 2023 +0200

    [cpu] add execution monitor
    
    raise illegal instruction exception if a multi-cycle instruction does not complete without a bound amount of time (default = 512 cycles)

commit 1a5983ceb230aec4a8a907621de63985ef1b907a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 1 21:34:12 2023 +0200

    [docs] minor fixes

commit 2fe805809e5f78180028cf4a82d1a20ae2723925
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 1 21:08:31 2023 +0200

    [docs] minor fixes

commit 107c72ab61fc115b48fc6a278aca3c6622cef017
Merge: 1df13f5d 6c8275b6
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 1 19:28:12 2023 +0200

    minor rtl edits and cleanups (#679)

commit 6c8275b6b0ec37310d90a11fe72177d0c8141ca5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 1 18:52:00 2023 +0200

    [CHANGELOG] add v 1.8.8.6

commit 28fd5ff71291f68564793f0784e28036e7ccead1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 1 18:29:02 2023 +0200

    [rtl] minor edits/cleanups

commit 157c1e83bf9f9348a3d3068240896cb88c0d9884
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 1 12:02:46 2023 +0200

    [rtl] minor comment edits

commit 1df13f5db56c1e89f69b49f3bda8a66d9429c960
Merge: ac04da26 111c8840
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 31 10:03:32 2023 +0200

    [cpu] remove branch prediction logic (#678)

commit ac04da268d3d7fb2282bd3bf007db55e5f3a7fdd
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Aug 30 21:05:35 2023 +0200

    [openocd] enable GDB error messages

commit b71120aab415708950013d4e4ffd4258130634a1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Aug 30 21:05:03 2023 +0200

    [sw] comment fix

commit 2b340b005e49e344a54b829523d63bb8924db792
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Aug 30 21:04:48 2023 +0200

    [rtl] comment fix

commit 111c88400b5a6e971fbc0868157953cc2aa7b96d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Aug 30 20:41:57 2023 +0200

    [CHANGELOG] add v1.8.8.5

commit 8f40d512baf706a0958788262b77a8ee514f2b86
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Aug 30 19:07:25 2023 +0200

    [cpu] remove branch prediction logic

commit ea1681d71f849364668db9796bdc179fdb637444
Merge: c0d42d69 1b792e0e
Author: stnolting <stnolting@gmail.com>
Date:   Tue Aug 29 19:28:25 2023 +0200

    [OCD] add option to select DM legacy mode (#677)

commit 1b792e0eb0f5ea91b071a3d2b18fb19e4c22acd8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 26 11:57:52 2023 +0200

    [docs] update on-chip debugger documentation

commit c533b3dd4790417fef855f338a611d72c8ab9201
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 26 08:03:46 2023 +0200

    [openocd] increase default JTAG speed: 4MHz

commit 0cee2bab223b6a56932e88d005709d3b8b6599d5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 26 08:03:21 2023 +0200

    [OCD] minor hardware cleanups

commit 2c80402358198ef7ae61133ee642871445caaaa8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 26 08:03:01 2023 +0200

    [park loop] minor edits

commit aeacd06f44436067adbf2784fffe84a6cd71389b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 25 18:23:07 2023 +0200

    [OCD.DM] add support for legacy spec mode
    
    + hardware cleanups and optimizations

commit 71ea85a6680006ab9bcbc37ba558a0739f28a97d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 25 17:59:44 2023 +0200

    [OCD.DTM] simplify hardware

commit cf6ce13d5514a88c6c22795daa7d85ffd4844db4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 25 17:55:05 2023 +0200

    [CHANGELOG] add v1.8.8.4

commit 8bf2c626919e92a7c704f88b80b94a0d3c8afc27
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 25 17:50:08 2023 +0200

    [top] add generic to support the OCD's debug module spec version
    
    v0.13 (legacy) or v1.0

commit 866afa5f73909e10ee88e83dd464a93f740dd807
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 25 17:49:00 2023 +0200

    [package] add (simplified) debug module interface types

commit c0d42d692b355ceae78eb724878b74eb3d9827aa
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 25 09:02:42 2023 +0200

    [OCD test setup] enable 'U' ISA extension

commit 826ef27092b33ab9d458a5ce5c43fe6655d14a30
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 25 09:02:18 2023 +0200

    [docs] minor fixes

commit aeaf11662f9e9a97dcf71fb39374ecba3e3fb054
Merge: e9c6e686 6cce5521
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 24 18:24:20 2023 +0200

    Add Smcntrpmf ISA extension (#676)

commit 6cce55210c6e075d13ff8a9f859d7350bb64d789
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Aug 23 21:45:51 2023 +0200

    [processor_check] add Smcntrpmf test case

commit b63d91f664afb5fd6f09d98e2f11c43f107c43a4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Aug 23 21:32:31 2023 +0200

    Update README.md

commit beb7576de4c75e57c2f1983e8c61da89f51640a8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Aug 23 21:32:27 2023 +0200

    [docs] CPU: add Smcntrpmf ISA extension

commit 1e560b5d7be6c56b0fc087bd4fab40699b7d5885
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Aug 23 21:31:51 2023 +0200

    [CHANGELOG] add v1.8.8.3

commit db66f831851b5ae60632cec800af5ad4ed6d55be
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Aug 23 21:31:29 2023 +0200

    [rtl] CSR update
    
    - remove menvcfg CSRs
    - add mcyclecfg[h] CSRs
    - add minstretcfg[h] CSRs

commit 58371765002c2a7a5c46ed9598725cd364e5371d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Aug 23 21:26:37 2023 +0200

    [docs] cleanups CSR section
    
    - remove menvcfg CSRs
    - add Smcntrpmf CSRs

commit 075763c0b11527317ec9d1f066d03656e87f3e15
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Aug 23 21:20:11 2023 +0200

    [sw/lib] remove menvcfg CSRs

commit 876c161552ed70a25adcef74d872b9e63a9623c3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Aug 20 12:16:24 2023 +0200

    [sw/lib] add SMCNTRPMF ISA extension

commit e9c6e6869e2d6ed3f480a12cb136e68c67486ff9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 19 18:15:03 2023 +0200

    [svd] fix WDT register bits

commit c30e0d8939290ad5e1b6a3e5b4c48c204c9fc36e
Merge: bcf0e40c 593cc426
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 19 18:13:52 2023 +0200

    ‚ö†Ô∏è constrain MTVAL CSR, add MTINST CSR (#674)

commit 593cc426f09f3ae3a595fe720cd02ef36e8775d4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 19 17:30:54 2023 +0200

    [processor_check] minor edits

commit 747e16e5e74a2cebe362343afe7fa913b552ca80
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 19 11:16:09 2023 +0200

    [sw/example] minor fixes and optimizations
    
    now using MTINST

commit ca0d4ea42113becd99f67459b07650b34c5ed01e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 18 20:57:17 2023 +0200

    [docs] constrain MTVAL CSR, add MTINST CSR

commit ba0589db6afaf9ab2ac833945e7ea04317109ded
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 18 20:56:54 2023 +0200

    [CHANGELOG] add v1.8.8.2

commit b384c5498a06a4793ead82fee6c6bfec080ab2a1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 18 20:50:59 2023 +0200

    [RTE] update RTE debug handler output
    
    add MTINST value

commit c27895ab8be28789f89d2cf4b71468aa660b5e1a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 18 20:19:51 2023 +0200

    [sw] update processor_check program

commit 7e6e3160ad1b5109159ba8425625c4db32410e46
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 18 20:19:36 2023 +0200

    [sw/lib] add mtinst CSR

commit 095b7ad31f2ade4d05f265680c160d7552d17aae
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 18 20:19:19 2023 +0200

    [rtl] constrain mtval CSR, add mtinst CSR

commit bcf0e40cb59bacbd5a21371e212324b227295cfe
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 18 16:44:07 2023 +0200

    [docs] minor typo fixes

commit ec90994db331ffe4b48068189f3f747e252cd412
Merge: 7a98239e 7ab61f4e
Author: stnolting <stnolting@gmail.com>
Date:   Fri Aug 18 16:30:24 2023 +0200

    Update RTE to support easy emulation of instructions (#673)

commit 7ab61f4e6c747020492435df2853d692d0546403
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 18 14:58:22 2023 +0200

    add v1.8.8.1

commit 88ab4e26ad0483a78a98c308d32cf97817ad7378
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 18 14:43:28 2023 +0200

    [sw] add example program to showcase emulation of unaligned memory accesses

commit 19772f51cb8849239355b31c362fdf4f3c80a205
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 18 14:42:23 2023 +0200

    [docs] RTE: add section about context access

commit 6ceb96685434f17315e0534ff992d10b0636c0b6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 18 14:29:17 2023 +0200

    [sw] RTE: add functions to access application's context

commit cdb1cea77b793deb048ba32c33bf07eee6af39d3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 18 14:28:55 2023 +0200

    [sw] RTE: add full context save

commit 7a98239edeae87abc621d919187d929931fc4fc5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 18 08:44:39 2023 +0200

    üöÄ preparing release v1.8.8

commit 46ef442f0f72d5736f7c5db30ad96a8813de468b
Merge: 18d29f25 fdb79e52
Author: stnolting <stnolting@gmail.com>
Date:   Fri Aug 18 08:32:08 2023 +0200

    [rtl] minor edits and cleanups (#672)

commit fdb79e523be45b6124ce70942da4f68a8551b266
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 18 05:48:47 2023 +0200

    [sw/lib] minor edits

commit 601ec25156f4d39902b0868d83aa60691cc6f393
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 18 05:48:28 2023 +0200

    [docs] minor edits

commit 7b7acb43d0bf1452230231407a5a4c43b9b41d4c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 18 05:48:08 2023 +0200

    [rtl] comment edits

commit ad373bc45ede8744606d2cd0f62ddfc7d7a58b13
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Aug 17 17:39:02 2023 +0200

    [CHANGELOG] add v1.8.7.9

commit 6fab7caed48ac6cb44d8ebe2d6b342ffb065a3d8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Aug 17 17:37:26 2023 +0200

    [rtl] minor edits and cleanups

commit c055d851f3487285af86f81de3b91161f1fe4d2c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Aug 17 17:36:55 2023 +0200

    [rtl] comment edits

commit 18d29f254f33cf65d574cdcf195fce0ce7148f6b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Aug 15 22:11:13 2023 +0200

    [sw] processor_check: refine illegal CSR check

commit 7e3aadac46fc1a84933562723ad0d21ec1b35651
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Aug 15 22:07:29 2023 +0200

    [docs] CPU/CSRs: typo fixes, cleanups and updates

commit d4978a11d1af40932082b9c9c3ce24cdb41e82c4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Aug 15 22:06:48 2023 +0200

    [README] minor edits

commit 8a633f71695bff81e419550d5e462bb526181f1f
Merge: 4ce9f7af c0fefb84
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 14 17:38:53 2023 +0200

    ‚ö†Ô∏è Constrain/optimize MTVAL and MCOUNTEREN CSRs (#671)

commit c0fefb8424266712d4b9d9a1c2a3d5932f292401
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Aug 14 16:39:34 2023 +0200

    [docs] update MCOUNTEREN

commit b21fa61f04791bd1d96e4d817bf9096c552081a6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Aug 13 20:29:17 2023 +0200

    [docs] MTVAL is zero for BREAKPOINT exception

commit 77d14a4789d68ac944f2add54a0897ee3bd285d7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Aug 13 20:28:41 2023 +0200

    [CHANGELOG] add v1.8.7.8

commit ab5aa795a94a11e1c9f8200a1a45023eb8548b17
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Aug 13 20:18:02 2023 +0200

    [rtl] constrain/optimize mtval & mcounteren CSRs

commit 2dddda976e5bbdab075e7c1fcfe3ae5ef6ba2a83
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Aug 13 20:16:53 2023 +0200

    [sw] adjust processor_check
    
    mcounteren test

commit 74efff442d16d5ed0e45b2e83178e17c56238e0d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Aug 13 20:16:32 2023 +0200

    [sw] cleanup RTE

commit 4ce9f7af3210f3b1df6b8167de8d39a8f651b963
Merge: e40e687a 36bbe1dc
Author: stnolting <stnolting@gmail.com>
Date:   Sun Aug 13 16:47:27 2023 +0200

    Remove Zicond ISA extension (#670)

commit 36bbe1dc61a777141f4f1c4b6b34639420e8321a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 12 21:48:50 2023 +0200

    [README] cleanups and link fixes

commit c29407b76d800d9aba914c73d44436edbf04ed97
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 12 21:37:47 2023 +0200

    [CHANGELOG] add v1.8.7.7

commit 3a042b8eb19988d2872f59d2f2bbaf3fc3171a69
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 12 21:35:55 2023 +0200

    [rtl] minor cleanups and optimizations

commit 31fb3e6ce9468cbaeb5b124e8f75c597c0303ac3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 12 21:35:27 2023 +0200

    [rtl] remove Zicond ISA extension

commit 7fcc7bf4c723f9dcce686265c3415540e646db3e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 12 21:34:43 2023 +0200

    [sw] remove Zicond ISA extension

commit cffd3cd6e81bcb212faa9c3651bcfaef49c60f5f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 12 21:34:06 2023 +0200

    [docs] remove Zicond ISA extension

commit e40e687ae67f2c51f30418b540cc8c0e3e629626
Merge: 6863fd9e 9cbb489b
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 10 17:06:50 2023 +0200

    minor cleanups (#669)

commit 9cbb489b82b0d6a3229364f020cfe4a8e3a51df4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Aug 10 16:50:32 2023 +0200

    minor cleanups

commit 6863fd9efa379cd5bf7dee281357f938c22b12ff
Merge: f4c7263b ee8880a7
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 5 16:50:15 2023 +0200

    [rtl] fix natural condition (#665)

commit ee8880a74e1351acfb18d83dcc777b89860f594f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 5 15:38:57 2023 +0200

    update to v1.8.7.6

commit 634b2cbf7cda045f2a7f5ba755bc6092b3f76840
Merge: 3bb66711 f4c7263b
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 5 15:33:02 2023 +0200

    Merge branch 'main' into fix-natural-condition

commit f4c7263b3e235cc4ddd26f9e04574190f7a1635d
Merge: 32cb683b 7e756673
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 5 15:31:57 2023 +0200

    ‚ö†Ô∏è Major code edits / cleanups (#664)

commit 7e756673d3a6bb50c71aebd23400bce432b812bc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 5 14:39:24 2023 +0200

    [rtl] fix incorrect HPM indexing

commit 3bb6671164addf5b726321428e36f6947714e73b
Author: NikLeberg <niklaus.leuenb+github@gmail.com>
Date:   Sat Aug 5 09:01:11 2023 +0000

    [rtl] fix natural condition

commit 3dc36d71d55d695f94bd79950aa05c38e30b2973
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 5 10:27:54 2023 +0200

    final cleanup

commit f1498c39fe9f10c79215842f79d5d796254c87ce
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 5 08:18:27 2023 +0200

    [rtl] constrain max number of HPMs to 13

commit 65d8f855530db3497bf2f708359f5c1c9d17fa89
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 5 08:14:14 2023 +0200

    [sw/lib] constrain max number of HPMs to 13

commit ae6f8b6d68341313cf6008e47b1cf00f24754f0b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 5 08:11:26 2023 +0200

    [docs] constrain max number of HPMs to 13

commit afd467854a91bdefdf83c9a3d6e3f4306eb718ab
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 5 08:10:58 2023 +0200

    [sw/lib] comment typo fixes
    
    thanks @NikLeberg

commit ad11d1d0f155b599d0c5ecd366ba01ee36a6c15c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 4 23:05:29 2023 +0200

    [rtl] rework control unit's CSR system
    
    - add external CSR interface
    - remove FPU CSRs (moved to FPU module)
    - remove PMP CSRs (moved to PMP module)
    - control bus signal re-namings

commit fd4c2881c2a826d9e9371c10e2b0f638ca28e455
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 4 23:04:07 2023 +0200

    [rtl] LSU: minor edits
    
    make sure bus access error trigger only kicks in during a valid bus access

commit 6b995006df04f3589b250756f98a0493e2ddc524
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 4 23:03:34 2023 +0200

    [rtl] update CPU top module

commit 9e1c8c6bd1b3f4692265dd6f80394809a0a3b834
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 4 23:02:54 2023 +0200

    [rtl] add new dedicated PMP module

commit fc059bd5de360fd06aff30298565d3a7e3b53661
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 4 23:02:28 2023 +0200

    [sw] FPU test: add CSR r/w test case

commit 84018bc1b9cdcc5895230e0112cdf9f270051dd9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 4 23:02:14 2023 +0200

    [rtl] minor comment fix

commit 308baea9bc268183c66e7f27bfdbecaae974b583
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 4 23:02:01 2023 +0200

    [rtl] move FPU CSRs to FPU module

commit 14550b82a5f6eb4583c8688af1951b1a6f7e9a5f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 4 20:23:58 2023 +0200

    [CHANGELOG] add v1.8.7.5

commit 6e4e1c19b1400e88908b9dae6e0b0fe7cb424441
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 4 20:23:41 2023 +0200

    :warning: [rtl] rename bus unit and remove PMP logic
    
    -> renamed to 'neorv32_cpu_lsu.vhd' ("load/store unit")

commit ad83623f8b51961a35bfcf928280300be0193956
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 4 20:21:28 2023 +0200

    [rtl] package cleanup
    
    and control bus signal renaming

commit 161fc0a41a994aee21eb3861f5dda0b4ca01e8f5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 4 20:20:44 2023 +0200

    remove ALU CP timeout logic

commit 640f3eaf8612f27e13fc59c2aa219f66dce3b18f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 4 20:16:17 2023 +0200

    [docs] remove unavailable PMP CSRs
    
    for PMP regions 16..63

commit 29a1a84768268d9b1403b97d0a769cc47190543f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 4 20:15:49 2023 +0200

    [rtl] minor code formatting edits

commit 9048c0c986dd76f361673a3893e6839e0a54bb74
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 4 20:14:13 2023 +0200

    [RTE] PMP = "Smpmp" ISA extension
    
    Not really official...

commit 8e403befbe0d422bccd47a2079d7048d2dd4680d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 4 20:13:13 2023 +0200

    [rtl] minor comment fixes

commit 32cb683b23fd4903fd6affa24f0f90142d7534ed
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Aug 1 20:51:35 2023 +0200

    [docs] typo fix

commit 1a17de6d7e794488a2c14a206e3642b1314a1847
Merge: 609f00d7 f027439d
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 29 17:15:36 2023 +0200

    [rtl] Cleanups and Optimizations (#660)

commit f027439dd6a53c1d27a257e6027a550e45a360ff
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 29 16:16:28 2023 +0200

    [rtl] minor edit

commit bfaeb5fc6d15bdf287ea50aac57cf5eb503642b8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 29 12:51:26 2023 +0200

    [rtl] fix

commit b4ec0360344ebb74fce00d8b51d74740ed6e6336
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 29 12:08:55 2023 +0200

    [docs] minor updates & fixes

commit c8fc6d1b7adcc30ce6e06db3d40ff1f87d2e3f2f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 29 12:08:27 2023 +0200

    [rtl] INTERCON: minor fix

commit 0eb48b14a9b7f1aa68cc9997f5e17ba265c29633
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 29 11:35:15 2023 +0200

    [rtl] optimize intercon modules
    
    - GATEWAY: remove IO port's register stages
    - BUS_SWITCH: less hardware, better timing

commit 41eec5af6741e4b191bc6e0cbd07c15d4c3a342e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 29 11:33:44 2023 +0200

    [rtl] CPU CONTROL: cleanup and optimizations

commit 1a7810b10480afb835fa34a41d43e2556dee4ab6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 29 11:31:56 2023 +0200

    [rtl] rename intercon modules

commit 59a4665d610948e797bb885c21c316415b65e370
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 29 11:31:32 2023 +0200

    [rtl] cleanup package

commit 7a4b45e680f6e50a77f5d691b2f20ecbf29da134
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 29 11:31:06 2023 +0200

    remove CPU_IPB_ENTRIES generic

commit aa6214d831f64a481dad657571f5992e50293e45
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 29 11:29:16 2023 +0200

    [rtl] REGFILE: code cleanup

commit 3932855467a8f5cc6ab3012bc05c4ed78c7d24e6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 29 11:28:23 2023 +0200

    [CHANGELOG] add v1.8.7.4

commit e8e59b5202bcb3b26ae5f1f8a7ef40e6e8f2d6b1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 29 11:23:13 2023 +0200

    üß™[sw] test additional GCC optimization flags

commit 609f00d727a9160e633d349dcb96f39388b399b5
Merge: 2e993802 95633893
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 28 13:30:19 2023 +0200

    :warning: Rework SYSINFO module (#659)

commit 9563389393681c456c920b59a4504410c24a5361
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 28 13:19:14 2023 +0200

    [docs] layout fix

commit 4037cadbd209a5b59636ad666cd8758faec9f5b1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 28 11:27:06 2023 +0200

    [docs] typo fix

commit fbbf74fa471923006131084420fe8c81600df814
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 28 10:49:30 2023 +0200

    [docs] minor fixes and updates

commit 2b0568ceb33af4901fbce26089bf8d2785accbae
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 28 10:49:12 2023 +0200

    [docs] cleanup address space layout

commit c1713e138181e5bf7da4763de820ee883b3e8ce6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 28 10:47:35 2023 +0200

    [sw/common] comment edits

commit 459bdeffd5adf06bd79d0e64ad5bf6887ec0e603
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 28 10:47:21 2023 +0200

    [sw] update RTE hardware analysis

commit 1d246dff4be67309262fe168211fe081be0d06bb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 28 10:47:07 2023 +0200

    [rtl] cleanup address space layout

commit 1547a0e34a85740342ae6463486ad3e075b6e5c9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 28 10:39:50 2023 +0200

    [rtl] clean-up assertion notes

commit c840767506901f87e98cecf6143e57ad2c885184
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 28 10:38:57 2023 +0200

    [CHANGELOG] add v1.8.7.3

commit 7842ad84afb26c71b740eb3d9a82c28fdbafbb07
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 28 10:31:21 2023 +0200

    :warning: Re-layout SYSINFO
    
    * add MEM register
    * remove IMEM_SIZE, ISPACE_BASE, DMEM_SIZE, DSPACE_BASE registers

commit ae56e0073e121540f18e43016a969c0587e35cd1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 28 10:19:00 2023 +0200

    update bootloader
    
    Bootloader does not longer require ispace_base/dspace_base addresses from SYSINFO

commit 2e993802979fad9a13ab1dd95edbfc5efdb5814f
Merge: c0da9007 9bc88b14
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 27 16:43:40 2023 +0200

    üêõ Make sure IMEM/DMEM sizes are a power of two (#658)

commit 9bc88b14bf4ac4f17ee13663d6f2f37820de8320
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 27 15:00:21 2023 +0200

    [CHANGELOG] add v1.8.7.2

commit 015aa4f95f16ccad85a55fb3fb39d727f44836cf
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 27 14:53:38 2023 +0200

    [rtl] make sure that DMEM/IMEM sizes are always a power of two

commit 7e22394591a364635dc4860111ac86e068d63728
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 27 14:53:00 2023 +0200

    [docs] add notes about IMEM/DMEM sizes

commit d44dfc0497c25a7ed5246c1d3e22b00f50555b4e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 27 14:39:35 2023 +0200

    [rtl] comment edits

commit 07d2b5e2970801ffc914435994227c6110d9c866
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 27 14:39:20 2023 +0200

    [rtl/core/mem] add size=power-of-2 sanity check

commit c0da9007a1a3c79fff8b830438a483924f732bed
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 27 14:35:42 2023 +0200

    [docs] add note "GDB + SVD"
    
    https://github.com/stnolting/neorv32/discussions/656

commit 6183f6b6ea690aba3f5032e6bb8cf04239eae8d7
Merge: ecea8474 b8931b3d
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 27 12:55:41 2023 +0200

    ‚ö†Ô∏è Remove CUSTOM_ID generic (#657)

commit b8931b3d930d1d81008b8c365cb731e103e60873
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 27 12:46:33 2023 +0200

    [rtl] minor edits/reverts

commit b0d1a87d78cffefcf61360446849dffbcd0511bc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 27 10:10:26 2023 +0200

    [CHANGELOG] add v1.8.7.1

commit 27b874bd97025928a3707175224d09924cdf53b0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 27 10:09:08 2023 +0200

    (:bug:) fix gateways generic types
    
    positive -> natural (generics are allowed to be zero!)

commit 52fbd613a3cda05109ba90b6040c1caa1918a375
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 27 09:57:58 2023 +0200

    update bootloader
    
    remove CUSTOM_ID ("CID")

commit d9f2eae1cdbc56cc24d3cf8a91f955396ae7f4ea
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 27 09:56:29 2023 +0200

    [sw/lib] RTE: cleanups

commit 5b6addb29ddf410dd45abdfcf86aac1dd3e11fb8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 27 09:54:13 2023 +0200

    [rtl] minor package cleanups

commit 3a262f49082b0044e2d24af5ad8e296f539d82ad
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 27 09:53:38 2023 +0200

    :warning: cleanup/re-arrange SYSINFO(.SOC)

commit 9b386cc2ae10921d50913be901f8031943fe3bb5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 27 09:52:26 2023 +0200

    :warning: remove CUSTOM_ID generic

commit ecea84740f9662f6acdaa9eea73bd627b1b452e2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jul 26 20:54:27 2023 +0200

    üöÄ preparing release v1.8.7

commit 1d5e198147df6d4ebf040ac9f9162e745ea36f0c
Merge: 984e8159 01c410ca
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 26 20:37:46 2023 +0200

    :bug: fixing some LR/SC design flaws (#654)

commit 01c410cacb2d6fec8cbd997d7ff836913ed48b9b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jul 26 19:13:22 2023 +0200

    [rtl] cleanups

commit f94c0aca09db3545c28a1603e995d90e885e2420
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jul 26 19:02:44 2023 +0200

    [processor_check] minor edits

commit d75ef4ccf8ca38b4b4bdae5331f3702b95254673
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jul 26 19:02:32 2023 +0200

    [sw/lib] cleanups
    
    add function to invalidate (all) reservations

commit 49089c3510e357b67ecfc454cdbced1142a0d24b
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 26 17:46:53 2023 +0200

    Update CHANGELOG.md
    
    Co-authored-by: NikLeberg <39563554+NikLeberg@users.noreply.github.com>
    Signed-off-by: stnolting <stnolting@gmail.com>

commit 1c01aa8a7ab181c64c782fd97b2673cccfd7102f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jul 25 20:49:30 2023 +0200

    [processor_check] fine-tune LR/SC tests

commit 84c4a3e5e28fad8ab99b78a4a8892e91614d6f22
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 24 23:02:07 2023 +0200

    [rtl] clean-up

commit b33fb0d3a2e6927aa468d884a8ebfd6e1c009159
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 24 23:00:47 2023 +0200

    [docs] update & fix LR/SC documentation

commit f99ce45a4223461b4e26bd73a48864a4f99d3700
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 24 22:48:02 2023 +0200

    [CHANGELOG] add v1.8.6.10

commit e17d6494c9b4d83a5f991af8891fd146a2ef4939
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 24 22:43:14 2023 +0200

    :bug: fixing some LR/SC design flaws

commit 984e8159e6107a2f042b6dd79ce18474443a3cf6
Merge: f67122c2 233c8359
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 24 16:32:03 2023 +0200

    [rtl] Optimize bus system and customization options (#653)

commit 233c83594ece8982cd2474b682bb5a97f60ca73a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 23 18:40:29 2023 +0200

    [CHANGELOG] add 1.8.6.9

commit 638831ea81c1d1daa212f182bd0c17c9b7c50078
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 23 18:40:05 2023 +0200

    [rtl] clean-up top module

commit 53326a0c101a99fb34f2998c6750216223d8d3f4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 23 18:39:52 2023 +0200

    [rtl] optimize GATEWAY and IO SWITCH
    
    ad port-individual enable generics

commit f7925d1f40ac81b872e374ca3835bf1c2095f2d3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 23 18:28:17 2023 +0200

    [rtl] clean-up package

commit bff43face264b83e17db39e4ceb84981a18e028d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 23 18:26:29 2023 +0200

    [rtl] clean-up SYSINFO

commit 41c6d061e635d6ef3df3e96db8324766ab158a2a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 23 18:16:14 2023 +0200

    [rtl] DMA: fix IRQ output
    
    issue nor IRQ if current transmission is aborted

commit 634720aa2350b8dd356783fb41ad7f447bd0f6dc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 23 18:06:07 2023 +0200

    [rtl] comment edits

commit 0986075da0a5b0b07d44f76776ea97015e63faee
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 23 18:05:48 2023 +0200

    [sw/lib] LR/SC: adjust compile guards

commit 15f7d777992b71d4f54f3597624e4935433b4313
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 23 18:05:30 2023 +0200

    [docs] minor edit

commit 9acac727f0cbf2ebec40058537c9e415cea7205c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 23 17:53:11 2023 +0200

    clean-up processor check compilation

commit f67122c288bb16acb559aea86519d675a946c411
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 23 12:20:20 2023 +0200

    [CHANGELOG] add v1.8.6.8
    
    Seems like I have forgotten this in #652... :see_no_evil:

commit c8d67294f1d15615017fc81d3696f70c295132ff
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 22 23:14:11 2023 +0200

    [docs/figures] minor edit

commit d74b4975065217970075c6fa46e84cb6049410c0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 22 23:10:23 2023 +0200

    [docs] reservation set is registered even if bus error

commit bf441fa2b6719ac8a1559c29c5dcc82e37327c33
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 22 23:10:00 2023 +0200

    [docs/figures] minor edits

commit 5d99d708d906acf857a45a3b42ac452f2d1cec70
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 22 23:09:21 2023 +0200

    [docs/figures] minor fix
    
    bus response data is undefined if ERR is set

commit 88d4a53c6f4a40202981279ac5942e53919174bd
Merge: b6496961 62b72548
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 22 21:59:11 2023 +0200

    Minor rtl edits (#652)

commit b6496961df3bf80c68e8965052d54cc7070906f1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 22 21:54:46 2023 +0200

    [docs] add image sources folder

commit ddc1757b5dea2d2c99a2896a634c75ad70497a40
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 22 21:49:09 2023 +0200

    [docs/sources] caption fix in bus timing diagram

commit 0245f15082066decfc4fa440767c159e665ee1fe
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 22 21:41:38 2023 +0200

    [docs/figures] fix minor error in LR/SC timing

commit 7760c38c825fb270b30754c875c6008e0dbefb12
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 22 21:40:27 2023 +0200

    [docs] typo fixes

commit 62b72548b8b9fb3aaf47a44ce83e99579c89f974
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 22 21:21:16 2023 +0200

    [rtl] minor rtl edits

commit 21712a80f772ea39a64aa7bc298bc372c6321405
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 22 21:20:43 2023 +0200

    [rtl] remove redundant ERR conditions
    
    in the specific cases no ACK is generated; so we do not need to send an ERR as the bus monitor will timeout generating an ERR by itself

commit ab790d8283bf9cd0b0537bbe25e81c65b8e2e539
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 22 21:19:31 2023 +0200

    [rtl] minor comment edits

commit 6481cc13914e5fcaaf1dbd1967a8e91e5b7948d7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 22 21:07:02 2023 +0200

    [docs] minor edits

commit 2fb7b0e4da08d2dc5128bdf171b3e95fe24bc7c6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 22 21:06:49 2023 +0200

    [sw] comment edits

commit 9a45343d3e4722a88b3eec76be8c9b87de35885d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 22 20:00:42 2023 +0200

    [sw/lib] AMO: comment edits

commit 8779f001732baff818089ea288cba195949400c6
Merge: 00bca913 49b3064a
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 22 07:59:19 2023 +0200

    ‚ú® Add support for RISC-V A ISA extension (atomic memory access) (#651)

commit 49b3064a710ad6fb3af04e3956fd2bf0eab19246
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 22 07:44:54 2023 +0200

    [sw] add AMO emulation test program

commit a8aef1195ab3982a937a3e434ec8708b3f5abff3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 22 07:42:21 2023 +0200

    [sw/lib] add LR/SC compile guards

commit 8e629db18bd677c2a2c159409c59585b2116ddb0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 22 07:42:06 2023 +0200

    add emulation library for unsupported AMO instructions
    
    -> based on LR/SC pairs

commit f0f1b71d34446e02d2b0197ec7b8f1d69ae255c2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 21:37:11 2023 +0200

    [rtl] fix Wishbone async RX auto-config

commit d54336023b60cf6897c08035ad38ee6aa9a998a4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 21:36:41 2023 +0200

    [docs] add RV set controller hardware requirements

commit e6dd9c9ffbeefc5cb43efc33a5569aca4020775c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 21:16:33 2023 +0200

    [docs] SoC: huge update (LR/SC stuff)
    
    add new section for the reservation set controller and the atomic/LR/SC bus transactions and protocol

commit c3329b3044aff1144bde014e8a3db70116784802
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 21:00:05 2023 +0200

    [docs] update section CPU - bus interface
    
    add lots of details + LR/SC accesses

commit bfdcd0bb91aa32a99e609cc61f35dabfa3692053
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 20:59:25 2023 +0200

    :lipstick: [figures] make fancy bus protocol figures

commit 968607e7fd5569755d6dfc62acc2b3b1d906398b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 19:29:18 2023 +0200

     [sim] use different WISHBONE configurations

commit c7c1c78612d8a77f15afcaa914ba64fbf2999b94
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 17:59:54 2023 +0200

    :bug. fix bug in Wishbone configuration
    
    If pipelined mode is disabled the RX path needs to be registered.

commit 86239c8cb14545b7d1a513b4129c53ed2881e2f5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 17:59:00 2023 +0200

    [processor_check] revert

commit e1f80776afcd65a3b61e1198a6770a29c03e1e93
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 17:58:44 2023 +0200

    [sim] clean-up testbenches

commit 27155f6701825576aa10d040c61bcd4fd3a4e3d0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 16:10:43 2023 +0200

    :bug: [processor_check] debugging workflow...

commit 58eca97dc75344842c896484a31a2804099e876a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 14:02:53 2023 +0200

    [docs] update MISA CSR
    
    add new A extension
    add missing B extension

commit 5cb426afe559f07f9b5f11c427510e348d34e3a1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 14:02:29 2023 +0200

    [.github] add A to processor compile flags

commit 33827cbd99ea4827dde4f2348fbffcb283b0b49b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 13:49:58 2023 +0200

    [docs] CPU: add new section "A ISA ext."

commit 73f50ae40866183fa404e70ecf40a88dae2a948a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 13:48:56 2023 +0200

    [docs/figures] updates
    
    * add reservation set controller
    * add A ISa extension

commit 5d69484c00a1f8fb830fa69dff61bb64e5187e45
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 13:45:51 2023 +0200

    [sim] enable A extension in testbenches

commit eb137fb40dbbdbbf091eae8e84f20c613530588f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 13:36:33 2023 +0200

    [rtl] insert reservation set controller

commit 1cf3d866c667950e79f3319a2d719765778e7999
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 13:35:48 2023 +0200

    Update README.md

commit dff3ac5225bb70ff6c458561ec507034b81a48f5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 13:34:58 2023 +0200

    [rtl] add new A ISA generics

commit 5a03e96580a2846fed2b8f9be5cbd1d94105d6b7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 13:34:27 2023 +0200

    [rtl] DMA can never issue atomic operations

commit d2b584e66c3b2c568e35534d130ede7177384ca7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 13:33:51 2023 +0200

    [rtl] caches: pass-through atomic operation requests
    
    d-cache: enfore uncached access if atomic operation

commit b24a214cdb4365f8d257ce2d7d7211fb50db8b3d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 13:33:05 2023 +0200

    [rtl] CPU: add A ISA support
    
    LR/SC only!

commit 827a5510d5895031b6224ac0b2b04f506e80b34f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 13:21:00 2023 +0200

    [rtl] add reservation set controller

commit 497615ff217ca5880a58c7e951f0bc71fefce7f0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 13:19:56 2023 +0200

    [CHANGELOG] add v1.8.6.7

commit 4cd33dccada20c7c8972909b7bcc306679ecdf6c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 13:19:39 2023 +0200

    [processor_check] add A ISA guards

commit b3ddebf00445ff64cb6ce270eb4cdf5b1e201f3b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 12:56:51 2023 +0200

    [processor_check] minor edits

commit bec057a7a883f6bbb21d6a9d385814a05bd8fe30
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 10:42:33 2023 +0200

    [rtl] add LR/SC control signal to package
    
    -> SoC bus request bus: add "is reservation set operation" signal
    -> CPU control bus: add "is reservation set operation" signal

commit 246359b08dddc2bb125ddbcb58a1d444135ac2e6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 10:40:05 2023 +0200

    [sw] update processor check program
    
    clean-up & add LR/SC test cases

commit b24dabc831f401e7cb3f25d0f1dbdf5ddff90c11
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 10:37:48 2023 +0200

    [sw/lib] add LR/SC primitives

commit f1680635c752da4509a67edf6b53d037219e1a49
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 10:04:55 2023 +0200

    [do.py] enable A extension

commit df17f20a5117f087915ef9bcc7cc1f9a75e82a2c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 21 10:03:24 2023 +0200

    [sim] clean-up testbenches
    
    increase simulation's IMEM size to 32kB

commit 00bca913dadfa8d9958c0104a14b9b3f73cd1a03
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jul 19 19:02:03 2023 +0200

    [rtl] minor typo fix

commit 13683794513d7f2feb3f9147b4eb5b6505dcf9b0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jul 19 18:31:33 2023 +0200

    [docs] SOC: add gateway's bus monitor

commit 4f4b1800f8254dd981c0a754bdabde2559744161
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jul 19 18:31:16 2023 +0200

    [docs] CPU: clean-up

commit a299bf7bf588f743686a4bd60acffee5c8045f7d
Merge: c1ac5764 1b0272e5
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 18 20:30:24 2023 +0200

    ‚ö†Ô∏è Remove UART sim-mode's 32-bit dump (#650)

commit 1b0272e5d1b520f762d95c1ce52bbb98fcfbaa8f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jul 18 20:17:16 2023 +0200

    [CHANGELOG] add v1.8.6.6

commit a91f82b057bee6fe85620cec41864926a4bb10a5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jul 18 20:02:50 2023 +0200

    remove UART *.sim_mode.data.out files

commit bc320f4b3146c2b92327ee56c4886e6486757386
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jul 18 20:02:14 2023 +0200

    [rtl] remove 32-bit dump from UART sim mode

commit c1ac5764bcb26ef71c972e333fd7334af12615f9
Merge: 394e3292 c606d2b2
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 17 22:05:24 2023 +0200

    ‚ö†Ô∏è Rework SoC bus system and memory map (#648)

commit c606d2b2cad9d4ed8e2cc064127246fe28b16235
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 17 21:55:46 2023 +0200

    cleanups

commit 9b1c4e6f8c2671c75591f1a0010a0211e14213a9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 17 20:52:05 2023 +0200

    [docs] update XIP and external bus interface address mapping

commit 7b24a4433847b5aa7aa9ad8b00cc4cc208f892b5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 17 20:51:41 2023 +0200

    [ocd-firmware] register renaming

commit 71e03880b173a5e57f2a9ffd370323d04afe34c5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 17 20:49:12 2023 +0200

    minor README edits

commit f06377acffea8206df29a875b8ddc5c179d848ff
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 17 20:48:58 2023 +0200

    update PMAs
    
    * write accesses to the IO space are no longer size-constrained
    * the IO space also provides eXecute permissions (required for the on-chip debugger)

commit 1cdcac64bbe929f44b4f0b566a55765bb738a71e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 16 21:53:05 2023 +0200

    [docs] update cache sections

commit 5cdec300ce6c66a2d97eb556212e2c734112de5e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 16 21:52:50 2023 +0200

    [rtl] minor edits

commit 7b69376f2c9e5124429280c7ee8940a625dfce8a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 16 21:18:37 2023 +0200

    [docs] update docs
    
    new address space layout

commit cb90c45bdd852f5e6521b94411788013c21f6ae2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 16 21:03:54 2023 +0200

    [docs] update figures

commit 165c88a6d39200f39a8bbed093780e070daaa43b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 16 21:03:15 2023 +0200

    [docs] update IO module base addresses

commit 951fc1c153d81b3cc3ac48ab50a4ed511e624fb7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 16 20:25:44 2023 +0200

    [sw] update SVD file -module addresses

commit 56de415762cbaca1e2ad7523011f549488223f88
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 16 20:25:09 2023 +0200

    [CHANGELOG] add part 3 - v1.8.6.5

commit 279443dccedc02fb3cd1b14b315e328486477553
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 15 23:46:12 2023 +0200

    [rtl] re-add PMAs

commit 2919cfdd480c6aa8f36d6fbaeb3b97852671514d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 15 21:11:30 2023 +0200

    [sw] update address space layout

commit 9e2abdc6d78dd9b2a54d5df80c9d6e50166ae622
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 15 21:11:07 2023 +0200

    [ocd] update OCD firmware

commit 0bce4b59f9a594ffc503546fdeb5142df0284983
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 15 21:10:53 2023 +0200

    update default/example programs

commit 8a794505446f6674cfdef8e05a310df62aab4612
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 15 21:10:13 2023 +0200

    update bootloader

commit 725b9e45d437bbb351967cdfb2133dc923e250cb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 15 21:09:49 2023 +0200

    [CHANGELOG] add v1.8.6.3

commit c49b0f016fbca257bf85025413ddce4c3f606f07
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 15 21:09:36 2023 +0200

    [docs] add rtl compile order

commit 2242143f79765ef9959af1e268f3deadd3fcadfb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 15 20:59:25 2023 +0200

    [mem] minor edits

commit 7ce0f4aeffd270278de40235b1e8017f288f42a8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 15 20:42:52 2023 +0200

    minor edits

commit bff9bdc305d972574bfc214b7ec6c0f386ec627f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 15 20:42:39 2023 +0200

    [top] add central IO access switch

commit cf74b30511f7ea69bfe6be1ef25f3f4b56540617
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 15 20:41:30 2023 +0200

    [icache] add uncached accesses

commit 1ce87944c0f2420b0f370776f1b0cd330304d58c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 15 20:40:53 2023 +0200

    [IO devices] remove local address decoding

commit 11fe775ac5914356fd4bb4c9b96124e7569dd2a3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 15 12:59:59 2023 +0200

    [CHANGELOG] add v1.8.6.3

commit e8162afb721b529f782c188afc60600ee638839a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 14 22:05:51 2023 +0200

    :warning: [XIP-SW] hardwire XIP page

commit 8516fff0fe74ac5bda1bfa1fa26414c21808067a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 14 22:04:52 2023 +0200

    :warning: update bus infrastructure
    
    experimental!

commit 2c97996ed9b7f5da914db21f2171749eb5adfceb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 14 22:03:45 2023 +0200

    hardwire XIP page to 0xE000_0000

commit 32bfbe7188c4d44a368a2b9722d98568e07e7aa5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 14 22:03:24 2023 +0200

    clean-up wishbone access logic

commit b3fa85b2fa202c3287d27a9096315bcd8049bd06
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 14 22:03:07 2023 +0200

    remove local address decoding from internal memories

commit 567a829fdd3e032247b02dbcffe9e411629efaea
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 14 22:02:28 2023 +0200

    rework internal bus system
    
    -> central gateway to schedule accesses to the main address space region (IMEM, DMEM, XIP, BOOTROM, IO, External)

commit 394e32923f5bee2fefd024d96ff7920020f39634
Merge: a5bf1c82 0a7de6c5
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 14 20:22:33 2023 +0200

    Minor rtl edits (#646)

commit 0a7de6c54757a0ed0e23d273956e8e569bb56a3f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 14 20:08:26 2023 +0200

    [CHANGELOG] add v 1.8.6.2

commit ad0a7ea191eb9821cfccacb1d54a4d015243d151
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 14 19:49:33 2023 +0200

    [rtl] update version ID

commit ff21dd577980ce4fd2ac61544b23e17f8dc8fa21
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 14 19:49:22 2023 +0200

    [rtl] control: minor edits

commit c1f20ebd95b757e48ab6342c1dc410c8c250aa21
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 14 19:49:07 2023 +0200

    [rtl] muldiv: minor fix

commit a5bf1c822ff02482029f3aa93e8ca07e91a45a77
Merge: 4c901b56 75b45d51
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 30 08:50:00 2023 +0200

    Minor rtl edits, cleanups and optimizations (#641)

commit 75b45d51869f41f3a555289e25773baf33916f54
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 30 08:40:39 2023 +0200

    [CHANGELOG] add v1.8.6.1

commit 632a94745e7837a8ee570b2b406584b5cee472e7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 30 08:27:28 2023 +0200

    [rtl] cleanup wishbone access logic

commit 60e551b56bffe60661c30f30ccf95191670032ef
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 30 08:27:12 2023 +0200

    [rtl] MULDIV: cleanup + optimization

commit 1c704c36d24c16ea823811ec90f31bb9b84bc758
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 30 08:26:49 2023 +0200

    [rtl] TOP: fix IO config assertions

commit 8d5c2ed4c14f21315d59666ef3630a8c8232593e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 30 08:26:27 2023 +0200

    [rtl] add bus request termination constant

commit 4c901b568c993e01526c7232ee6c82b4a156cce9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 30 08:24:03 2023 +0200

    [coremark] CPU counter cleanup/fix

commit 95bc0a42a58f50145f70c76c90dcc62f6ae56acd
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 30 08:23:32 2023 +0200

    [crt0] comment fix

commit 60d1db1392a5a7673338fc96a356208ee5f8b8da
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 30 08:23:23 2023 +0200

    [docs] minor edits

commit 33cc6ff2406f93ee3ff0161f0f9f883b4c3465bd
Merge: e736259b accb7fd8
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 27 19:58:36 2023 +0200

    demo_blink_led_asm bugfix (#639)

commit accb7fd8865b61db1db66185278ebd81a3fe1ea3
Author: Vincenzo Marturano <mart.vivi@hotmail.it>
Date:   Tue Jun 27 19:22:08 2023 +0200

    fixed typo in datasheet

commit 4b39ad3cad7b0f4cdc978b80f33c6deb604a2a2f
Author: Vincenzo Marturano <mart.vivi@hotmail.it>
Date:   Tue Jun 27 19:19:42 2023 +0200

    fixed typo in datasheet

commit 4224aaed0c989dc0709fa3b57126f1da9eb72678
Merge: 6170b657 d93deaf6
Author: Vincenzo Marturano <mart.vivi@hotmail.it>
Date:   Tue Jun 27 18:19:08 2023 +0200

    Merge branch 'demo_blink_led_bugfix' of github.com:vivi202/neorv32 into demo_blink_led_bugfix

commit 6170b6579449b1b34b6bdf3aae9cd44660e7dd47
Author: Vincenzo Marturano <mart.vivi@hotmail.it>
Date:   Tue Jun 27 18:17:54 2023 +0200

    use mcycle instead of MTIME

commit d93deaf6a68f164b125f9240a149f103962ccc95
Merge: e18472f0 e736259b
Author: Vincenzo Marturano <35976157+vivi202@users.noreply.github.com>
Date:   Tue Jun 27 18:02:46 2023 +0200

    Merge branch 'stnolting:main' into demo_blink_led_bugfix

commit e736259be496daaeecdf74a9ebb3674e82d494e2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jun 27 17:37:48 2023 +0200

    :rocket: preparing release v1.8.6

commit e18472f0ba912ec3a03a8027b7a80629aa2ba3dd
Merge: ac68845d d021de91
Author: Vincenzo Marturano <35976157+vivi202@users.noreply.github.com>
Date:   Mon Jun 26 21:20:46 2023 +0200

    Merge branch 'stnolting:main' into demo_blink_led_bugfix

commit d021de91c90636fa5374a5a68077ea878f1f54db
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 26 19:57:30 2023 +0200

    [docs] minor edits

commit fbac910c2595b25c6c021f4eac9d272776432f18
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 26 19:57:12 2023 +0200

    [rtl] comment edits

commit 1dfd55bc8742f297a84e412b088a1cf3d5a11336
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 26 19:57:00 2023 +0200

    [README] minor edits

commit ac68845df69a1ab1dc937dc82146e58d6542c885
Author: Vincenzo Marturano <mart.vivi@hotmail.it>
Date:   Mon Jun 26 19:19:17 2023 +0200

    fix bug in demo_blink_led_asm

commit 0b80df2512c2858fa5a104140320e6103063d629
Merge: 786dac21 33eb9a5e
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 24 23:31:55 2023 +0200

    üß™ VHDL - use entity instantiation (#637)

commit 33eb9a5e47ef0193be0871cc0999aa50c7e43561
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 24 19:05:34 2023 +0200

    [CHANGELOG] add v1.8.5.9

commit 832bdc6385a246d531162e2a42962d2ba8cffeaa
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 24 18:53:36 2023 +0200

    [rtl] use entity instantiation
    
    replacing component instantiation [EXPERIMENTAL]

commit 786dac2168dfb7e2ccd1228877e47d05ea740bba
Merge: d6472c1f b5165b87
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 24 18:30:50 2023 +0200

    optimize CPU's control logic (#636)

commit b5165b87a2ea6e2196a4b1fc3a784e4374cdeaff
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 24 18:17:49 2023 +0200

    [CHANGELOG] add v1.8.5.8

commit 3f2472631158879e8738ee28cf7d3bb15ac93129
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 24 18:06:50 2023 +0200

    optimize CPU's control logic

commit d6472c1fd31a565c9b33e8512300d8ca62489c30
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 23 18:49:41 2023 +0200

    [XIP] do not use page 0xF
    
    :warning: Setting XIP mode for memory page 0xF (base address 0xF000_0000) will make the CPU loose access to the internal IO modules - including the XIP module itself.

commit eada5e704a115b0fc8dc29915a7fdd458b59e78a
Merge: b3f311ae 01e3c8a6
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 23 18:03:23 2023 +0200

    ‚ö†Ô∏è remove BUSKEEPER's status register (#635)

commit b3f311ae1216b6195df0eb499de5034ccf5b1558
Merge: 1ab9ff53 0bfc23cb
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 23 17:27:52 2023 +0200

    [makefile] extend GDB target (#634)

commit 01e3c8a6765e0363f7364c12a34e29d2cb12e303
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 23 14:18:59 2023 +0200

    [docs] remove BUSKEEPER status register

commit 4f318cad290fee4f9b8e1669fe170f56f6422434
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 23 13:49:36 2023 +0200

    [CHANGELOG] add v1.8.5.7

commit 76730ac66937b9f3f80b3b61ec32e3bc9509a1d1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 23 13:46:00 2023 +0200

    [sw] remove buskeeper status register

commit 63bcef63a456840698e300a8cc25e38998f4c7fd
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 23 13:45:31 2023 +0200

    [rtl] remove buskeeper status register

commit 1ab9ff53004c4e505c16142defd8c0739d0bd4de
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 23 11:51:42 2023 +0200

    [docs] minor edits

commit 16b057965bc60f27b9b84c85fcfb375ec2301136
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 23 11:51:03 2023 +0200

    [bootloader] minor edits

commit 98da976b43796f312477a1cf645481e0226d0ca4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 23 09:17:04 2023 +0200

    [sw/lib] minor LUT clean-up / memory optimization
    
    neoled, onewire, spi

commit 0bfc23cba47da7dcccd1eac770968f643b7cedad
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 23 09:14:00 2023 +0200

    [makefile] add GDB_ARGS help context

commit b62ef0b406f9e7ebafe830a828059e7126f87ea1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 23 09:10:09 2023 +0200

    [docs] add makefile's GDB options / target

commit e47b5ffbb00513ddbe88ed59ff8ae193e953db9e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 23 09:09:26 2023 +0200

    [makefile] add GDB startup arguments

commit 871d7915c7d54dbc41c17d0eff8e357677edba75
Merge: 174572ee 3f36b431
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 20 08:11:17 2023 +0200

    :sparkles: add CRC unit (#632)

commit 3f36b43132ebfdc78962c207a8c02d7723c79dd2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 19 21:13:56 2023 +0200

    [README] add link to CRC module

commit 5920329ddac275263b994958f7daa2b5663d36f0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 19 21:13:44 2023 +0200

    [docs] add CRC module

commit 227862b4ac4836d75cb5fe79a9fd6b9be18f0266
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 19 21:13:27 2023 +0200

    [docs] minor typo fix

commit 696abdd3a12d2e59c8c44f50dfcc493f758dfb89
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 17 18:57:16 2023 +0200

    [svd] add CRC to SVD file

commit 71fc77540ed057fb064048aa69ce6942c7f91afc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 17 18:52:29 2023 +0200

    [CHANGELOG] add v1.8.5.6

commit 3bf376d367b6227661d4425e3c0091666f02fba4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 17 18:52:15 2023 +0200

    [sw] add CRC test case to SoC test program

commit 271c47a05706f397a8efd13419f22a7ab3d26c95
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 17 18:51:57 2023 +0200

    [sim] enable CRC in default testbenches

commit f9e5047ea4efb76a7dc1139987518a891f20664c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 17 18:51:33 2023 +0200

    [sw] add CRC example program

commit 6d4e195e6891114aea5aeebef0ab740c5bc5b887
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 17 18:48:39 2023 +0200

    [docs] add CRC to processor block diagram

commit 05f9f74e355d53679be559f3865e767aa910a8dc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 17 18:48:08 2023 +0200

    [sw] add CRC HAL

commit 70fd575c0585c5e543422c4671e14bd6a881bc24
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 17 18:45:05 2023 +0200

    :sparkles: [rtl] add CRC unit

commit 174572ee65b7767ce9a501ced149933f937c6264
Merge: 87851c40 c1b1e9df
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 3 17:23:58 2023 +0200

    ‚ú® Re-add simplified stream link interface (SLINK) (#628)

commit c1b1e9dffa90593397491444689522f5757e4968
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 3 13:54:41 2023 +0200

    [docs] add SLINK

commit 1683f09bd5c01b3a9f440866119eaadb77790ccd
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 3 13:52:20 2023 +0200

    [CHANGELOG] add v1.8.5.5

commit 40f4cf23e1ecf1ea9701f3d85bc5898c20bbc990
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 3 13:51:44 2023 +0200

    [sim] minor fix

commit eaddc34d234af52789094677ce7e69f57632fb68
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 3 13:32:46 2023 +0200

    [sw] update SVD file

commit d14777ed2e6b4926648abf08d5803d5b6b8fa0af
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 3 13:30:03 2023 +0200

    [processor_check] add SLINK test case

commit e29d5b94662a18e143445f51ef8842de20544392
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 3 13:29:34 2023 +0200

    [sw] add SLINK example program

commit 36fc7e67e035a6bb2bf9656cc9d3f1fe26675430
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 3 13:20:38 2023 +0200

    [sw/lib] add SLINK HAL

commit 80f013b655b3d37826190fc6c946278c53db99f5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 3 12:48:33 2023 +0200

    [sim] add SLINK to testbenches

commit e746cd43c943cda3ca65c4b242d7cf61efd4130f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 3 12:47:52 2023 +0200

    [rtl] add new/simplified SLINK module

commit 87851c404d159cdc5e74762e55aa3f904313cced
Merge: a630a089 98c8d27f
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 3 09:22:11 2023 +0200

    [SYSINFO] re-arrange bits (#627)

commit 98c8d27f316ce4569e43c8d298ebe2801aa5a335
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 3 09:11:39 2023 +0200

    [CHANGELOG] add v1.8.5.4

commit 184c55416e37c574c8682bbee84537cf516c9f4e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 3 08:44:57 2023 +0200

    [SYSINFO] re-arrange bits

commit a630a0892715467b0377e9e184162151b5462589
Merge: 8ab4ca0e 3533c900
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 2 13:48:22 2023 +0200

    üêõ [linker script] fix section continuity issue (#626)

commit 3533c900b3fd600a7c325310558dc7dcd2fbb143
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 2 13:37:39 2023 +0200

    [bootloader] re-link + minor edits
    
    Add memory sync to bootloader (flush caches before booting the application).

commit 2ef00c2e2197ab00518b0b505c33dbce78837655
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 2 13:36:36 2023 +0200

    [rtl] update/re-link default IMEM image
    
    generated from sw/example/demo_blink_led

commit b625cb341e24bb775ec6e9f0e7ec4b853dda31f7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 2 13:34:42 2023 +0200

    update version: 1.8.5.3

commit 410bebcb812b216eb582a8ac611a5dff46c0628a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 2 13:25:55 2023 +0200

    [linker script] fix continuity issue
    
    #623

commit 8ab4ca0e2e2a4d1f95f3df26f64905b12f529692
Merge: a5fc6ffd 2b91a4ab
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 19 14:19:56 2023 +0200

    [DMA] add automatic trigger mode (#618)

commit 2b91a4ab4287a309255729e17ef643a8b831d4e1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 19 08:50:20 2023 +0200

    [sw] minor typo fixes

commit 0f8d8aac56aa89e4ff5a3fa65a7daf35df6f55e9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 19 08:09:14 2023 +0200

    cleanup / typo fixes

commit 8aae364844470954fe8be016af6acaa62d032b58
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 18 23:03:49 2023 +0200

    [docs] update DMA sections

commit 86d0f51809ce8096477f435984783317bca5453e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 18 22:17:54 2023 +0200

    [CHANGELOG] add v1.8.5.2

commit 7d8580df51daeadb01b9d67b38a0aa4719d9b0d6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 18 22:03:28 2023 +0200

    [sw] update DMA example program
    
    add example using the new automatic trigger mode

commit 009a4773ba2c553e75fc9fc444937ec2efea8ccb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 18 21:57:26 2023 +0200

    [rtl,sw] add automatic DMA trigger option

commit a5fc6ffdced95b358432f4e24fdfaace9ae72ab3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 18 21:00:59 2023 +0200

    minor comment edits

commit f523e19b44dfff4a80e09fa2405965589207ea47
Merge: 1ee37984 9b55ff5e
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 18 13:24:40 2023 +0200

    [TRNG] software can now retrieve FIFO size (#616)

commit 9b55ff5ea5b637cb19e89307aaa838594e7efaf1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 18 13:12:08 2023 +0200

    [CHANGELOG] add v1.8.5.1

commit e7ae953906501bdcb33afbbcc0409a8278178bb8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 18 12:58:10 2023 +0200

    [TRNG] software can now retrieve FIFO size

commit 1ee3798406a9f50f05c94d311f3e96c19da9e077
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 18 12:00:15 2023 +0200

    :rocket: preparing new release 1.8.5

commit 26de83e6ec313e698bededab4c665addf46981a0
Merge: 1f188955 bbde15c4
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 18 11:49:20 2023 +0200

    Add programmable TRNG interrupt (#615)

commit bbde15c48511a00dfdef4b3e8eaf9f692fcea677
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 18 11:32:16 2023 +0200

    [sw] minor fix

commit e2e3d1202b80791f86e4c133ffbbf6ccc17817d5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 18 11:27:28 2023 +0200

    [docs] update processor block diagram

commit 724bd07f18db8df6415da31678a4fda72bb7f169
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 18 11:27:10 2023 +0200

    [CHANGELOG] add v 1.8.4.9

commit d5236ec12ae7d10a09ecb7cee6e3eec6ad3428d9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 18 11:26:52 2023 +0200

    [SVD] cleanup + add TRNG IRQ bits

commit 229dbd228c6d077ec40bc07db2fb91992625ccbb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 18 11:22:41 2023 +0200

    [sw] update TRNG-using programs

commit f87949399705ce6aa7c55b4acccfb646eae01e8c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 18 11:22:18 2023 +0200

    [sw] update processor_check program
    
    add TRNG interrupt test

commit 51cb4099c3bc71c0be74ff4108bace98bc717375
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 18 11:21:47 2023 +0200

    [TRNG] add programmable interrupt (FIRQ15)

commit f070efb3bb338a4e0ab671d065526ac0f7f9c6e6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 18 11:19:12 2023 +0200

    :warning: [SYSINFO] remove is_simulation flag
    
    is redundant; the same flag is also present in the CPU's MXISA CSR

commit 1f18895589497d9b39a112cb05e2021890937e48
Merge: 44ada20e daf8a639
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 12 16:05:37 2023 +0200

    [CPU] move instruction address to mtval on ebreak exception (#611)

commit daf8a6390dc1a348331c39211d05cd74a60d8faf
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 12 15:32:18 2023 +0200

    [CHANGELOG] add v1.8.4.8

commit aec6f90c06651378f3b949518b5d7fcd2687e289
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 12 15:31:25 2023 +0200

    [docs] move i-addr to mtval on ebreak

commit 8ab8e5f850e5a8d2e185a4fd5f75c03b89445bc4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 12 15:27:53 2023 +0200

    [CPU] move i-addr to mtval on ebreak

commit 44ada20e2fe3fc8af1b7da12158e4c58028ff1e7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 5 11:28:26 2023 +0200

    [FPU test program] clean-up (and fix)

commit 3c1700bf6a9325c3c4c3507ff0dcd46c352d566a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 5 11:14:14 2023 +0200

    [sw/lib] add FPU exception flags

commit dadfdbd05a223f78ed0748f2b27e055a53fe955d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 5 10:55:55 2023 +0200

    [FPU test] minor clean-up

commit d1ae7673e56556f314ecb55b95621c0b7fd24876
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 5 10:55:44 2023 +0200

    [rtl] minor comment edit

commit 77fedae0b2954b88311d995955844e22a15d8b84
Merge: ed073c8c c2ec0726
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 4 17:31:02 2023 +0200

    üêõ [FPU] fix bug in FPU trap handling (#609)

commit c2ec072689c58b34dc24380ffb806ca73e9b9344
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed May 3 22:09:06 2023 +0200

    [CHANGELOG] add v1.8.4.7
    
    Fix FPU exception bug

commit a19d7e01af6acb33e41e6a9d6e14c4d0e0e675f9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed May 3 21:12:09 2023 +0200

    :bug: [FPU] fix bug in trap handling
    
    Terminate operation of FPU-submodules if an exception has been raised

commit 9003b3451a83910e0218ff3ade145abecb19fa72
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed May 3 21:11:19 2023 +0200

    [CPU control] signal renaming

commit ed073c8cf8fa0fba289dcb6eec32382418cb1a17
Merge: 03af5fc9 16f35c4d
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 3 12:38:19 2023 +0200

    [rtl] minor rtl updates (#608)

commit 16f35c4d611c28ed96d041a6c672bcad4a4d3a1c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 2 21:00:43 2023 +0200

    [rtl/core/mem] upgrade default memory modules
    
    Improve FPGA BRAM mapping

commit 381e778c76a73f9b7a1f5f7ed50464adcb6abeab
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 2 20:51:20 2023 +0200

    [SDI] add *sync* FIFO read access

commit 74f49177046c38fe890efcfd067fe50aa2aa007b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 2 20:50:38 2023 +0200

    [rtl] update version

commit 247f6603d6c47096955524e438bf610928124cae
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 2 20:50:24 2023 +0200

    [CHANGELOG] add v1.8.4.6

commit b8d3e20d24050cf4239e8e7cc97fe71ce65130bc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 2 20:46:10 2023 +0200

    [rtl] update test_setup wrappers

commit 03af5fc9eb87ba71e2041d8b77e20bda2295800a
Merge: e90bfc97 06db9505
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 1 20:35:36 2023 +0200

    [rtl] rework SoC bus system (#607)

commit e90bfc977016f900c614ea91a5d3f009459b1497
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Apr 30 20:13:42 2023 +0200

    [rtl] remove trailing whitespace

commit e3cfdad0f968e6ef5fc3a5a7dbe6efaa0d98bc24
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Apr 30 20:13:25 2023 +0200

    [processor_check] minor edits

commit c9262bb5b43d0a7eea4a03385cb0346d392f52ec
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Apr 30 20:13:08 2023 +0200

    :bug: [XIP demo program] fix bug in address computation helper

commit 06db9505baf22d03483f44a95bb159a0ed512b14
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Apr 30 20:05:17 2023 +0200

    [docs] update section "CPU" & "Bus Interface"

commit 7da96f288540e8d688c2d623230511de56cfaa74
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Apr 30 19:29:52 2023 +0200

    [CHANGELOG] add v1.8.4.5

commit 5297c05248d8c07b8e18088c9fb2b61c4cb20c32
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Apr 30 19:18:34 2023 +0200

    [SOC] rework SoC bus system

commit 240f462a84cf9dce871b389ce40a13fddbe579ac
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Apr 30 19:18:16 2023 +0200

    [CPU] rework CPU bus interface

commit 9ece83e4ac6c9b74e1b87a8e025f4c291f19fe2c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Apr 30 19:17:51 2023 +0200

    [rtl] rework memories' bus interface

commit b2ddb130d51d9583cd8da3b73fa3dd0a2a1e8569
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Apr 30 19:17:09 2023 +0200

    [rtl] rework IO module's bus interface

commit 0347addcb170b9c41e97e7eb220ff8aa8c24db7f
Merge: 40234cfa 246b6cb3
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 28 11:54:26 2023 +0200

    [rtl] minor edits; update to VUnit v5 (#605)

commit 246b6cb39d4a96f89958ec199c121f8284bf8430
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 28 09:59:05 2023 +0200

    update script to VUnit v5

commit 3aa633e4ed8ceaddbfe740b7529fa1d1b42e8c2e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 28 09:39:04 2023 +0200

    [rtl] minor code edits

commit 78a4d428129ba5769f42dea3363765f423d3fb49
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 28 09:38:24 2023 +0200

    [rtl] minor CPU signal renamings
    
    RISC-V machine-level interrupts

commit be1c4f796559acf29fed687100c4ccae6308bc95
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Apr 27 17:23:56 2023 +0200

    [CHANGELOG] add v1.8.4.4

commit df57a102d5dd30f44053cedd78b4129186141eb4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Apr 27 17:03:19 2023 +0200

    [rtl] minor CPU bus unit edits

commit 153a09924e9059fc7aee2e8d0a9461dea2efcdbb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Apr 27 17:02:41 2023 +0200

    comment edits

commit 40234cfa91100452fcfc554f99eaa5df7dba58c5
Merge: 16ba058e 63a89837
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 25 17:33:57 2023 +0200

    üêõ [rtl] fix bug in DMA (#601)

commit 63a89837649d95bc1afd9c0c46145014e951125e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Apr 25 17:24:21 2023 +0200

    [CHANGELOG] add v1.8.4.3
    
    :bug: DMA hotfix

commit 76f5e6f1cfa0aeeedf8b052552baa9062d71b92d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Apr 25 17:15:52 2023 +0200

    [sim] typo fix

commit 1be8f6f4efd90db3aeae8ebd422ecaf2c4a4ecd0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Apr 25 17:10:41 2023 +0200

    [sim] disable caches in vunit testbench

commit c1aa77e630fed7c5c9e12d259cbb612f479c8748
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Apr 25 17:10:23 2023 +0200

    :bug: [DMA] fix data corruption bug

commit 16ba058ee40580bd468afddde881842d9ddee590
Merge: 16bf3329 5e935024
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 24 20:32:04 2023 +0200

    [rtl] minor edits (#599)

commit 5e93502436e16747b99d4ef383855edf853b147d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Apr 24 19:10:41 2023 +0200

    [CHANGELOG] add v1.8.4.2

commit d33e92be7b17a6d8a9e05b1d39e917ceccfac0f2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Apr 24 19:07:20 2023 +0200

    [dcache] break critical path

commit c6aa498e06850cafc398fe81de4e7025aedb7de7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Apr 24 19:06:57 2023 +0200

    [rtl] comment edits

commit b553d8cf010cf3fccfa9976246762012d8e072e0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Apr 24 19:06:45 2023 +0200

    [rtl] minor edits

commit 16bf3329497bea13f7a30c010626c5e1efc466e7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Apr 24 19:04:29 2023 +0200

    [coremark] add instret and cycle counters to output

commit d0cd94a5c3503d7d86bc200ef4c693d49b6b32ed
Merge: 8a5c03ca 86c0d743
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 23 12:55:22 2023 +0200

    ‚ú® add optional direct memory access controller (DMA) (#593)

commit 8a5c03ca75ca51342128b21ae113bec769334afc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 22 21:53:43 2023 +0200

    [ISA] Zicond extension is frozen now
    
    but not ratified yet

commit ac0c8f1acebdacc6afc86f2ca5e5b0164aec5127
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 22 21:53:01 2023 +0200

    [docs] update RISC-V reference specs.

commit 86c0d74328ca222fdf9ac9bc20228c1a8aa2973e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 22 21:38:38 2023 +0200

    comment fixes

commit 1546c65d0cc190c8436deaa6165ffb84261a4750
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 22 21:35:20 2023 +0200

    [DMA example] add Endianness conversion demo

commit 5276e2afcdf4364de015c491b8daf2e5d5b11e4b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 22 21:25:16 2023 +0200

    [DMA example program] minor edits

commit 549a4fcb036394aee305a250f3117806913db284
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 22 21:05:53 2023 +0200

    [processor_check] minor edits

commit 510c15d5de05b0ffdd5a1d831db4d777a54a9899
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 22 20:56:16 2023 +0200

    [sw] add DMA demo/example program

commit 4d4d1f794185986a138086a419c643292293847c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 22 20:37:52 2023 +0200

    [docs] add DMA

commit 48afcf38dd7b79473122293d992de0a0ba320ed5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 22 20:32:24 2023 +0200

    Update README.md

commit fd6a57e57a469588e503e982f6750cf30bebf405
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 22 19:57:12 2023 +0200

    [docs/figures] add DMA

commit 2005e3d9b31d97c8c47882161a1a6f3d80f2043e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 22 19:56:51 2023 +0200

    [sw] update SVD file

commit 07bc8b12ace8fd21bb4a8781ae822682aa8b3300
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 22 19:56:39 2023 +0200

    minor edits

commit a72974865dcac8c2067e36cb8667c2670dc0220f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 22 19:42:23 2023 +0200

    [processor_check] add DMA test
    
    minor code reworks to avoid exceeding 16kB

commit 45ceefa842bf770f707ef750057240292427ba4b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 22 19:41:41 2023 +0200

    [sim] add DMA to testbenches

commit 3c8fd0c0653fba1e933fd66dae74f22875b0deeb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 22 19:40:53 2023 +0200

    :sparkles: add DMA hardware module

commit 617a6137fc8d39fa796763971f707132ad8a247a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 22 19:40:11 2023 +0200

    [sw/lib] update DMA definitions

commit 1469a2b2d24b2bb4054611198151a71107e33ddb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 21 11:54:47 2023 +0200

    [sw/lib] add DMA HAL

commit 228e014009a2976837870d33a72deb3f9d6cb2d0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 21 11:53:18 2023 +0200

    [rtl] minor edit

commit 470e3078b7c1d25caa92eaedb133a427de28eea2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 21 11:52:52 2023 +0200

    [CHANGELOG] add v1.8.4.1

commit 210e04b6d1a4e74f7db260befc144677ee9162d4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 21 09:51:07 2023 +0200

    [sw,docs] add DMA available flag

commit 769ea9891ae8f9312fb3e7a763c2778ca62e2fc6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 21 09:45:18 2023 +0200

    [rtl] update package file
    
    add DMA module

commit 73f94e78b6596d3c80110a47ee0f6e3e7172219b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 21 09:44:56 2023 +0200

    :sparkles: add DMA module (still empty!)

commit 655847facadc201284dce5a4cf79a17dccfb4560
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 21 09:44:05 2023 +0200

    [SYSINFO] add DMA available flag

commit 72bb7e093a6d214f2988ccac9742af1f5a741cf6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 21 09:43:47 2023 +0200

    [TOP] add DMA complex

commit b40c0500f2e1158669c7795366161cbc1847a55a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 21 09:43:01 2023 +0200

    [BUSSWITCH] make SRC signal switchable

commit 7aa10cf4cb99175a074a9717fcb152c34c78d9a8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 21 08:29:25 2023 +0200

    :rocket: preparing new release 1.8.4

commit 8108903c4ef16e6abd936be155316b4cea4b9579
Merge: 882ddbb1 f54c61d1
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 21 08:19:29 2023 +0200

    Added a test case to show the 1.0 + -1.0 instruction time-out under f‚Ä¶ (#592)

commit f54c61d14959d1cdf632ea9ecfc484609abba5f4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 21 08:05:45 2023 +0200

    [CHANGELOG] add v1.8.3.9

commit d06ca9589e8d815e5c60d224878e76c06120a3a5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 21 08:04:56 2023 +0200

    [rtl] update version number

commit 8f197c4266e149c12d745f7f5ceafa8234b77e11
Author: Mikael Mortensen <mikael.mortensen@skyworksinc.com>
Date:   Thu Apr 20 14:42:36 2023 -0700

    Added a test case to show the 1.0 + -1.0 instruction time-out under float_corner_test
    Fixed the missing check for the add/sub result being 0.0 in the normalizar state machine.

commit 882ddbb1b4381134596940aac60aed8f95be1c20
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Apr 20 22:21:52 2023 +0200

    :bug: [RTE] fix minor bug
    
    The default/debug tap handler of the NEORV32 runtime environment did not ack/clear FIRQs correctly.

commit 234e11296886f07c54414e70093fa531d99ddff3
Merge: 543e45bd 06c7ad41
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 20 17:20:16 2023 +0200

    [rtl] minor optimizations/cleanups of processor bus system (#591)

commit 06c7ad41cd42dd9af426dcf0e707d69130cb4069
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Apr 20 17:07:34 2023 +0200

    [docs] minor edits

commit 8594521eb463b1bd771bcd4716ba15feb01f6592
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Apr 20 17:06:37 2023 +0200

    [rtl] comment edits

commit 173622cc466c8bb0e5c5e385a96e07a5a8f8f699
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 19 22:31:53 2023 +0200

    [CHANGELOG] add v1.8.3.8
    
    + minor text cleanups

commit b77f7df82b2f51d2bd06d539023fa510940b5c60
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 19 22:29:56 2023 +0200

    [cpu] minor bus unit clean-ups

commit 2235bc63fd6c73e61521f7995187733df4f82f32
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 19 22:29:38 2023 +0200

    [dcache] optimize critical path
    
    the bus address signal is driven by a single register only

commit 1aeae87e3e4e8d494ad61d7c8ec43ebc16d787e7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 19 22:27:51 2023 +0200

    [top] minor bus system edits/cleanups

commit 543e45bd0f30384e8e54b41b7ebe6a4ba748afd2
Merge: c77e0f04 92e4d6ff
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 18 20:29:30 2023 +0200

    Freertos xirq example (#585)

commit 92e4d6fff9e3f26ef48216510df4f4cf4fd020c5
Author: Matthew Gilpin <matty0005@gmail.com>
Date:   Mon Apr 17 06:13:38 2023 +1000

    Clean up readme to keep freertos version consistent

commit c080107206aed3ba268ba1273bb48b6a5b0619d5
Author: Matthew Gilpin <matty0005@gmail.com>
Date:   Mon Apr 17 06:11:22 2023 +1000

    Added compile flags back to readme.

commit 630f6567fc79f05704d5612e559a4a73c355cacf
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Apr 16 20:01:58 2023 +0200

    [sw/example] add compile guard to makefile

commit 1fd3079c0ca50a84296f23a39b578a91fd755bac
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Apr 16 19:57:38 2023 +0200

    [sw/example] add compile guard
    
    CI pipeline cannot compile freertos as it is not submoduled in the github repository.

commit bd0e0f547de6a179fe57e84b4f2f3c61ce33e9ff
Merge: 57988b7f c77e0f04
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 16 19:45:48 2023 +0200

    Merge branch 'main' into freertos_xirq_example

commit c77e0f04197accdb7bf5292110f60d70645d9106
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Apr 16 18:15:59 2023 +0200

    [docs] add caching to address space diagram
    
    #564

commit d2e027e82bac76b8a37d6f2c41640610c4fa4536
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Apr 16 18:15:09 2023 +0200

    [ocd-firmware] clean-up parkloop code

commit 4b2a72462ac19e5a6633521e02c18e481beac167
Merge: ee3d50d1 d3170035
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 16 18:08:29 2023 +0200

    üêõ‚ö†Ô∏è CPU bug-fixes, major cleanups and optimizations (#586)

commit d317003571f478921caa3f2dd57a4e0d78e1700f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 15 20:08:44 2023 +0200

    :bug: :warning: [rtl] CPU control fixes and reworks
    
    * code cleanup and (area) optimization
    * fix WFI behavior
    * add remaining PMP CSRs
    * rework MTVAL CSR

commit 312fbffb3807e7632ec94496cf58d0b73c406b73
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 15 20:06:53 2023 +0200

    [rtl] C decompressor edits
    
    Pass-through the original compressed instruction word if illegal instruction word.

commit a9c9993d2c8b070114ff8aeb47ad8a788936ca53
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 15 20:06:18 2023 +0200

    [docs] update PMP CSRs

commit 7dff415bc1040e5a9b94c4c9bb5d1a21af89dcfe
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 15 19:58:44 2023 +0200

    [docs] CPU: update WFI description; update trap/mtval listing

commit 04f2ffb32aff57f99c4226eedb09a452ef3dc3fb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 15 19:58:21 2023 +0200

    [RTE] add additional debug info; cleanup

commit a443eb00b2facaf519505045ff6d0c26b24d038a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 15 19:57:34 2023 +0200

    [sw/lib] comment edits

commit 255e48cedcc3c170542abd0a6680697cbfd01482
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 15 19:57:18 2023 +0200

    [processor_check] add WFI test case; cleanups

commit 34b6cfadcab39ba62114d0a78d97b825d1b464e6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 15 19:46:53 2023 +0200

    [CHANGELOG] add v1.8.3.7

commit c69f219233694aa068d2905e569e892af7bce63a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 15 19:45:36 2023 +0200

    :bug: fix rtl typo in XIRQ

commit 038afbf31b65234a9e9c9103a8f61770a6704052
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 15 19:33:20 2023 +0200

    [crt0] loop wfi to shutdown

commit 57988b7f55cf7e07367de09a721c07c24ae23492
Author: Matthew Gilpin <matty0005@gmail.com>
Date:   Sun Apr 16 02:45:24 2023 +1000

    Updated example

commit d43e76adca05faacb052a456f8a0e47e7f5ea41b
Merge: 886920e2 ee3d50d1
Author: Matthew Gilpin <matty0005@gmail.com>
Date:   Sat Apr 15 23:37:07 2023 +1000

    Merge branch 'main' of https://github.com/matty0005/neorv32 into freertos_xirq_example

commit 886920e21f3276bca27ff079c78fa269f6710ff8
Author: Matthew Gilpin <matty0005@gmail.com>
Date:   Sat Apr 15 23:19:43 2023 +1000

    Added base code to freertos xirq example

commit ee3d50d1727636a30d1c9aba14e814e0e470cb09
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 15 15:16:21 2023 +0200

    [docs/figures] rework processor diagram
    
    * replace "Debug" by actual debug ISA extensions: "Sdtrig" and "Sdext"
    * some beautifications ;)

commit f5f6e5510bd4de96e2a7f07d9e976b00900eda87
Merge: da6827c5 f40a3775
Author: Stephan <stnolting@gmail.com>
Date:   Fri Apr 14 20:30:21 2023 +0200

    [UART] add FIFO configuration to DATA register (#581)

commit f40a3775db41b4941621c3b86d550abf000f458e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 14 13:19:46 2023 +0200

    [CHANGELOG] add v1.8.3.6

commit 75af05e170ae544104a50306e9d7720397966741
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 14 13:18:17 2023 +0200

    [docs] UART: add new DATA register bits

commit 1a8922e60236a0b0e3412669af123af0aaaa324b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 14 13:13:38 2023 +0200

    [sw/lib] add UART FIFO size definitions/functions

commit 4cd29497808958e01d0adcfdbfae1868218c533a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 14 13:13:09 2023 +0200

    [rtl] add FIFO config to DATA register

commit da6827c573011e262ce7506ca2a12837999cb979
Merge: 88ef812a b6aa12e8
Author: Stephan <stnolting@gmail.com>
Date:   Fri Apr 14 06:57:11 2023 +0200

    üêõ FPU bug fix and rtl optimizations (#578)

commit b6aa12e8da71a97086e718795569b738b52306ab
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Apr 13 21:14:38 2023 +0200

    [XIP] update/optimize XIP HAL & demo program

commit 4cd3725dc149ead92164d6800b60cfa83de157b0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Apr 13 21:03:25 2023 +0200

    :bug: FPU bug fix and minor rtl optimizations

commit 9bf12161dd9b7a487e9f86455848068b1461b8bc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Apr 13 21:02:40 2023 +0200

    [CHANGELOG] add v1.8.3.5

commit aa64165878d42ae5bbb9173a4f79fd5140dbca77
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Apr 13 21:02:25 2023 +0200

    [rtl] minor cleanups

commit ce286371fec05aef45e026608d86e2295e660354
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Apr 13 20:59:53 2023 +0200

    [docs] update/cleanup instruction timings

commit 88ef812a687ae401c17b3003fcad3c1fdc49fa01
Merge: 4f899725 771b4a4f
Author: Stephan <stnolting@gmail.com>
Date:   Thu Apr 13 20:56:05 2023 +0200

    Updated path for FreeRTOS example - FreeRTOS-Plus-TCP (#574)

commit 771b4a4f027cb061c7af21a2269dfd562d901f28
Author: Matthew Gilpin <matty0005@gmail.com>
Date:   Tue Apr 11 21:36:20 2023 +1000

    Updated path for FreeRTOS-Plus-TCP

commit 4f89972590aefc6da8f3d9c83df7621ad2313633
Merge: d35af3da f8b96fe0
Author: Stephan <stnolting@gmail.com>
Date:   Sat Apr 8 15:13:34 2023 +0200

    Remove warnings (#561)

commit f8b96fe07a7d90e6396beb7163fdb0e296976b9f
Author: emb4fun <git@emb4fun.de>
Date:   Sat Apr 8 13:48:08 2023 +0200

    Try again to remove the warnings

commit f024dd3b78291b7e80e951582d02cae340892c3c
Author: emb4fun <git@emb4fun.de>
Date:   Sat Apr 8 13:35:03 2023 +0200

    Warning removed

commit 0e03cbef43e7b56e3ae5e971391b6a4eef90529c
Merge: 586c26f9 d35af3da
Author: Michael Fischer <emb4fun@users.noreply.github.com>
Date:   Sat Apr 8 13:30:47 2023 +0200

    Merge branch 'stnolting:main' into remove_warning

commit d35af3da6ef80c43286d270db131a952162ba7a3
Merge: 575a19f4 44da9150
Author: Stephan <stnolting@gmail.com>
Date:   Fri Apr 7 20:20:48 2023 +0200

    [rtl] coding style edits and cleanups (#571)

commit 44da9150a581327fda9a1196275d670350d27e95
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 7 19:47:56 2023 +0200

    [CHANGELOG] add v1.8.3.4

commit c804051da76bbe0a2389091ba4a48585c74cbe2e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 7 19:32:12 2023 +0200

    [rtl] cleanups and coding style edits

commit 9fe8cd41dd3536fbdff639ba53dfdd660f14cc8d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 7 19:31:50 2023 +0200

    [rtl] XIP: minor cleanup

commit 575a19f42028c56ad606dbda67ec4488b21e78e7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 7 19:25:54 2023 +0200

    [docs] minor edits

commit e79e5fde962708e78fd54651a928f7db86e79297
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 7 19:25:00 2023 +0200

    [sw] improve XIP demo program
    
    add console to upload an executable for being stored to and executed from SPI flash

commit 3331152345b8bed07153a6acb7790a41e15d2f89
Merge: 945c5efb 7ea7119c
Author: Stephan <stnolting@gmail.com>
Date:   Fri Apr 7 15:05:37 2023 +0200

    update XIRQ controller (#570)

commit 7ea7119c9f2cffef427d2f50382aff13736e2f9f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 7 10:52:19 2023 +0200

    [rtl] XIRQ: signal renamings

commit a08dab34464e83a733033100e9ce26a3d7dfdbad
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 7 10:17:25 2023 +0200

    [sw] update XIRQ demo program

commit 98187ff357abaad8f432e799eb237d4f3ab87b8b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 5 23:22:16 2023 +0200

    [CHANGELOG] add v1.8.3.3

commit 0fb88fa6065443ea6d6437aa0064675a6b311f02
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 5 23:21:50 2023 +0200

    [docs] update section XIRQ

commit b7585e86a01fc2b3a17e73104645c2d8e5157e60
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 5 23:21:26 2023 +0200

    update processor check program

commit 657f09d87b6e8182492e61f92329a8d45db3b270
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 5 22:36:07 2023 +0200

    [sw/lib] update XIRQ HAL

commit ce00df54a82597b6104658114ea2e5ef243e3908
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 5 22:21:41 2023 +0200

    [rtl] update XIRQ controller
    
    use same behavior as mie, mip and mcause CSRs

commit 945c5efb9c2f832f4e106cdc4171d31cb8a3fdca
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 5 22:08:48 2023 +0200

    [TRNG] update simulation-mode LFSR

commit 11320305b3ecf538c5beef1b699f250977da6e11
Merge: 7b013c0b 1b4ad594
Author: Stephan <stnolting@gmail.com>
Date:   Wed Apr 5 20:02:31 2023 +0200

    [rtl] cleanups and optimizations (#569)

commit 7b013c0b4ece1000c08e7a5328c057e1e477ce4d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 5 19:50:30 2023 +0200

    [sw/example] fix FreeRTOS example

commit 1b4ad594b126e972775c60b378918c3d7844b0b0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 5 18:47:46 2023 +0200

    [CHANGELOG] add v1.8.3.2

commit 79d6be9de34ae4be620d62073d1e4229463380d6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 5 18:46:33 2023 +0200

    update processor check program
    
    * add PMP execute test
    * cleanups and optimizations

commit fe5a3b55cbad6b563fabea22db752c92c9a97e9a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 5 18:45:57 2023 +0200

    [RTE] fix minor bug :bug:
    
    do not try to load the trap-causing instruction word when a instruction access fault exception has been raised

commit 406f4a14cfdd5a501ad728a3d959343e8d809471
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 5 18:44:15 2023 +0200

    [sw/lib] cleanup

commit b193865c1054507b5e4a01ad2170e936f8c6ac9d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 5 18:41:09 2023 +0200

    [docs] update/remove time[h] CSRs

commit 993408790682668c8f54ebfcb757ce62f10f34ea
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 5 18:36:35 2023 +0200

    [control] remove time CSRs - finally :sweat_smile:
    
    minor optimizations

commit 7c09ed03c899fbe86f3726a1ff24e0f61e5e8de7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 5 18:35:58 2023 +0200

    [bus unit] minor cleanup

commit 11bf51a25034eca2c03e096e2804ef363a3f4b5a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Apr 4 16:15:33 2023 +0200

    [CPU/bus_unit] remove XLEN=64 logic

commit 45ab3e39dadd299305a69c2c5d0e397aad24482a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Apr 4 16:14:24 2023 +0200

    [rtl] make XLEN a global/package constant

commit 3f2bbfd7ecaf626303b2f5c1b120afc7b592422d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Apr 4 16:12:25 2023 +0200

    [rtl] minor VHDL cleanups

commit 5ece57320e68eaee2b73799fd0ba87e93f4ef197
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Apr 4 16:10:36 2023 +0200

    [CPU] remove CP XLEN generic
    
    is now a global/package constant

commit 3214f3032d224e81d8444e6da1bcd7cd985219d2
Merge: a3eb585d a8e54c84
Author: Stephan <stnolting@gmail.com>
Date:   Sat Apr 1 14:55:30 2023 +0200

    [PMP] add support for NA4 and NAPOT modes (#566)

commit a8e54c84899e00ef994b47b531597c4d5bc7cd65
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 1 13:22:16 2023 +0200

    update processor check program

commit a8695a78129fc39ac475dc0637e047bdf1788afe
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 1 13:21:26 2023 +0200

    [RTE] minor cleanup

commit 59cdcce324c6d5e6aeaaeeab9656551fe2f554aa
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 1 13:21:01 2023 +0200

    :warning: [sw/lib] update PMP helper functions

commit 4dbeb717e80ff42d6eb5921a225b9071603be0dc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 1 08:37:20 2023 +0200

    [docs] update PMP sections, minor cleanups

commit fec759647a80fbc82111a97d7037f530bf918b1d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 1 08:36:54 2023 +0200

    [CHANGELOG] add v1.8.3.1

commit b2f614bf228309be81f8a8c47d579985c65ce123
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 1 08:32:53 2023 +0200

    [rtl] PMP: add support for NA4 and NAPOT modes

commit a3eb585df43a2b41e57d493c0eaf2649b571eca3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 31 21:29:07 2023 +0200

    [sw/common] remove GDB from toolchain check target

commit 6e87d56b21cc8a8030af38b6af06148945abc980
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 31 21:20:19 2023 +0200

    [sw] remove PMP demo program

commit 8192abc2c528b42a84f0e8290d161007b02e84da
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 31 21:20:01 2023 +0200

    [sw/lib] intrinsics: add S-type instruction prototype

commit 721c699d1d900d584d99f5c5cd12b0f957180aa4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 31 21:19:22 2023 +0200

    [sw/lib] add missing PMP mode defines

commit 2387dcf9417d9cb64aa505167d7e9fddd5fb34a2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 31 21:18:55 2023 +0200

    [docs] minor cleanup

commit 3d0b97c79174dbcdaad13461d1fe3740571afcdb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 31 21:18:20 2023 +0200

    add GDB target to central makefile

commit 67de37e3af9f884a5634c1f93efadb79a45e0d19
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 31 11:07:56 2023 +0200

    :rocket: preparing new release 1.8.3

commit ef7bdb934df9cf36ea7569b5290610b5fa2dac4a
Merge: 25f6c908 39a119f6
Author: Stephan <stnolting@gmail.com>
Date:   Fri Mar 31 10:39:25 2023 +0200

    Bootloader Config Parameter to Enable UART0 HW Handshaking. (#565)

commit 39a119f6b3b7cc903f7430dd8b0d8e681919a0d7
Author: Brian Nemetz <vhdlnerd@comcast.net>
Date:   Thu Mar 30 20:00:16 2023 -0700

    Added a bootloader config parameter (UART_HW_HANDSHAKE_EN) to enable UART hardware flow control. Defaults to disabled.

commit 476012c74feb32eee0b6035900b37cdea03273f4
Author: Brian Nemetz <vhdlnerd@comcast.net>
Date:   Thu Mar 30 19:58:55 2023 -0700

    Fixed two typos in the D-Cache docs.

commit 25f6c908a255daaab060eb916968831c054d9330
Merge: adf4d6c4 c13e5894
Author: Stephan <stnolting@gmail.com>
Date:   Wed Mar 29 21:40:28 2023 +0200

    ‚ö†Ô∏è [rtl] remove Zicsr generic, cleanups and optimizations (#562)

commit c13e58944ac6edd54191ee5f4c96a09198df0313
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 29 21:27:42 2023 +0200

    [rtl] improve busswitch
    
    less congestion due to less wait cycles

commit 9de217aa99d8eb69a58d02d462d9958430303ee7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 29 21:26:51 2023 +0200

    [docs] update Zicsr sections

commit f825d20287a5e5d57827d7790016020f4b6ad952
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 29 21:16:52 2023 +0200

    [CHANGELOG] add v1.8.2.9

commit 73d69044c6540cc337cb6b918ea9dfac6ed82943
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 29 21:04:57 2023 +0200

    [sim] remove Zicsr generic

commit 92b4597e334a791362eeb2326c752dd164a93b8b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 29 21:04:19 2023 +0200

    [rtl] remove Zicsr generic
    
    Zicsr ISA extension is always enabled

commit 70d5f6b0da2bf1fa6c067810039aa7986d79bdfc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 29 21:01:16 2023 +0200

    [rtl wrappers] remove Zicsr generic

commit f141b0ed23d562627a2fa980c6a4f66de69b3792
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 29 20:55:17 2023 +0200

    [rtl] remove unused miss signals

commit adf4d6c46b9351bcaa47a8cff3d465095695c9ac
Merge: d610a0bd 2ea0b9ac
Author: Stephan <stnolting@gmail.com>
Date:   Tue Mar 28 21:13:31 2023 +0200

    üß™ Add processor data cache (#560)

commit 2ea0b9ac31d96b6f6627342337d2b33c35577326
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Mar 27 22:28:07 2023 +0200

    [rtl] d-cache: cleanup and relax critical path

commit de4adef4838817090d6a87c4aae3109aa42a4155
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Mar 27 18:36:21 2023 +0200

    [sw] update processor check program

commit 5e0bdb20208c5d0c46ba56e7401b87af44c7170d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 25 15:14:10 2023 +0100

    [docs] update cache documentation

commit 586c26f9c083872566176e9f51918fae6858c808
Author: emb4fun <git@emb4fun.de>
Date:   Sat Mar 25 14:57:55 2023 +0100

    Remove warnings

commit a4efa1409bf1b39a58f0c76a1029a7ee533b314e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 25 14:46:36 2023 +0100

    [rtl] fix litex wrapper - take two

commit d00ce9685969755cf456844c7bf76d043c9ac4e5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 25 14:43:18 2023 +0100

    [rtl] fix litex wrapper

commit ed109aaccb548b4862e6a87fcf403d90ee974381
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 25 14:42:04 2023 +0100

    [README] add dcache

commit a4cf84f08a898954304cf2d6e40aada37f59517d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 25 14:41:43 2023 +0100

    [docs] add dcache generics and HDL file

commit 4c0cf28c02011cc6fd21b6026e11b7046344e9c9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 25 14:41:09 2023 +0100

    [docs] SYSINFO: add cache flags

commit 096ee87fed9fe661b42b084867b01715374baf17
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 25 14:39:32 2023 +0100

    [CHANGELOG] add v1.8.2.8

commit 26daaba11cd673774ed707acaa778bc97dc0c07b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 25 14:34:19 2023 +0100

    :sparkles: [rtl/core] add data cache

commit 495639a663a0a429fb466b40bafb03a4dd8f1753
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 25 14:32:34 2023 +0100

    [rtl/system_integration] add d-cache generics

commit 7dff3a75e8861ad57bcafbd8bdb7e5c1ea8919e7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 25 14:32:14 2023 +0100

    [sim] add d-cache

commit 9293ae4586e8ad251d831a403b3d586ce0b82a57
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 25 14:31:23 2023 +0100

    [docs/figures] add d-cache

commit e475462fdd5f5ea454bdb6f9dd02befe0a13451a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 25 11:25:40 2023 +0100

    [sw] update processor check program

commit e17be077d0e5fdd597cacf29a0ee54b3d8c8203d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 25 11:25:20 2023 +0100

    [sw/lib] add d-cache

commit d610a0bd777f55d17dd59f174566aa88e911a1ec
Merge: ec562dd2 2d08055b
Author: Stephan <stnolting@gmail.com>
Date:   Fri Mar 24 19:31:38 2023 +0100

    [rtl] cleanup, reworks and optimization (#559)

commit 2d08055b7a559d99030468677ebbeaf8932b8997
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 24 17:59:25 2023 +0100

    [CHANGELOG] add v1.8.2.7

commit 985b7bbc79f139379c097efda789f2bf10a0cc5b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 24 17:59:11 2023 +0100

    [docs] update CSR section

commit c30d321e9c9f337255ee0d7ab1d4885a312111db
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 24 17:38:16 2023 +0100

    [sim] use external MEM for TB

commit e14841c147ab356b4afc2f8481f53dec51b99eeb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 24 17:37:59 2023 +0100

    [sw] rework processor check

commit 155c515e8c827f3aa9a039eb4cc6e173290d4c3f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 24 17:37:33 2023 +0100

    [rtl] rework control unit
    
    * cleanup counter and PMP CSRs
    * fix minor bug in base counter CSR check
    * add full support for mcounteren CSR

commit e57704eb0c44974f97393dece6da927c49f6dc66
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 24 17:36:19 2023 +0100

    [rtl] cleanup & optimize i-cache

commit ec562dd2491796cb4afe08c758e46a7e340089d9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 24 16:46:01 2023 +0100

    [docs] minor fixes and edits
    
    IMEM, DMEM, BOOTROM

commit 77745c2f7bda2335a24899663a57c750d03e40bb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 24 16:34:19 2023 +0100

    [sw/lib] minor cleanups

commit 08b85020ac4b8316e5863cc2e2607b45437ace8e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 24 08:52:37 2023 +0100

    [CHANGELOG] typo fix

commit a8918dc502e23f4493e8773fe8a7b3643e12fd86
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 24 06:54:44 2023 +0100

    [rtl] FIFO: remove unused signal

commit fe389b02a9b2f3a52cf1eb2f83ddee0fa438867e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Mar 20 21:02:18 2023 +0100

    minor typo fixes

commit d19251bdb9e5c460b80c217917da819b4bf5913e
Merge: ed583247 0b02801d
Author: Stephan <stnolting@gmail.com>
Date:   Sat Mar 18 16:55:43 2023 +0100

    [rtl] cleanup top's generics (#557)

commit 0b02801db99923effa1fe27108c4c922be31dadc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 18 16:29:30 2023 +0100

    [docs] update generics list

commit 269cf008e6493db36d5a07eae273d4770f6299b4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 18 16:29:11 2023 +0100

    [JTAG tap] hardwire identifier to all-zero

commit 5c578a2017e8d285ddb844c5a871b571b5c90b0f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 18 16:16:21 2023 +0100

    [rtl/processor_templates] remove HART_ID assignment

commit 785b95403f2ca3f2cb69a8da775831d0fcf998ad
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 18 16:09:04 2023 +0100

    [docs] update mvendorid and hartid CSRs

commit 962e1f64326c292f605a0524862cce056596a9c6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 18 16:08:25 2023 +0100

    [CHANGELOG] add v1.8.2.6

commit 177e782c19bb8d06fb18aee81db83a03f5c03d58
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 18 16:04:33 2023 +0100

    [sim] update top generics

commit 4c65442074304bac1d087ee3f055850a456bd203
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 18 16:04:21 2023 +0100

    [rtl/system_integration] generic cleanups

commit c89f5f08dc1b7f7dca423557509ee01ad01a20ca
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 18 16:04:07 2023 +0100

    [rtl/processor_templates] generic cleanups

commit 4e290eb646a1154aa3ee3ba82c38015047085af9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 18 16:03:04 2023 +0100

    [rtl] generics cleanup

commit 014d2934b5521b2bebb092ad8af402970abd5471
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 18 16:02:13 2023 +0100

    [rtl] CFS: change conduit size generics to type natural

commit ed583247fac06f2803dc33c20eab31d44966741f
Merge: 68dd2f28 a89d14c5
Author: Stephan <stnolting@gmail.com>
Date:   Fri Mar 17 20:10:19 2023 +0100

    ‚ú® add time[h] CSRs (#556)

commit a89d14c583a67fc47a10e5659b4086d81abf425d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 17 19:06:26 2023 +0100

    [CHANGELOG] add v1.8.2.5

commit 042d34729b96bbe6fc3754cd0e795fe456063439
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 17 18:22:56 2023 +0100

    [sim] update number of tests

commit f718c904c5c93d3880217af3d1ce57b49ce02e6a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 17 18:22:35 2023 +0100

    [sw] update CPU counter checks

commit 88832556c04011d32b0403d921c673ae5a58ec59
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 17 18:22:06 2023 +0100

    [sw/lib] add time CSRs

commit d7b9584071eb04f082a9fa59b4168538f1d570b2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 17 18:20:57 2023 +0100

    [docs] add time[h] CSRs

commit 64fd6b5822f93c19adda08698fa772d7bceb0e91
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 17 18:17:42 2023 +0100

    [rtl] add time and timeh CSRs

commit 68dd2f287a83d070b6129161c9f81864380e4346
Merge: ab8663bd da13d296
Author: Stephan <stnolting@gmail.com>
Date:   Fri Mar 17 18:11:57 2023 +0100

    [rtl] re-add VHDL process names (#555)

commit da13d296edf6bfd558e7ee1a0f6d985ce2be0958
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 17 17:55:43 2023 +0100

    [CHANGELOG] add v1.8.2.4

commit 12366d4d2541c5fdfc38b609eafb262f2f1850cd
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 17 17:51:13 2023 +0100

    [rtl] re-add VHDL process names

commit ab8663bdad23c9b4d0f61677dcec47b9ed403ba9
Merge: 90b1569e 3daa287d
Author: Stephan <stnolting@gmail.com>
Date:   Fri Mar 17 13:46:44 2023 +0100

    [sw/lib] move CSR definitions to separate file (#553)

commit 90b1569e907b4755609ace47e4df11a7c505c8f6
Merge: eb6ec220 d081ef3c
Author: Stephan <stnolting@gmail.com>
Date:   Fri Mar 17 12:53:45 2023 +0100

    [sw/example] demo_twi: remove comment requiring PWM module (#554)

commit d081ef3c9004998ca44e861d1db26f66f11b5dd8
Author: Alvaro Gamez Machado <alvaro.gamez@hazent.com>
Date:   Fri Mar 17 11:53:26 2023 +0100

    [sw/example] demo_twi: remove comment requiring PWM module

commit 3daa287df37d9aa19ec3c3a1a46cea0e9f8c88d0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 17 11:27:55 2023 +0100

    Revert "[docs] update software file list"

commit 82e51e93c406a0bfc268844eabd66dfbc9245db2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 17 11:26:39 2023 +0100

    [docs] update software file list

commit 67489ae98493f51bd8fb3873a75f45e862d6f087
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 17 11:26:29 2023 +0100

    [sw/lib] move CSR definitions to separate file

commit eb6ec2202fda4efdc9a566a396b84608c89eec15
Merge: 7a267a19 280db12f
Author: Stephan <stnolting@gmail.com>
Date:   Fri Mar 17 09:45:49 2023 +0100

    [rtl] reworks, cleanups and optimizations (#550)

commit 7a267a1954d40f400bde85796a0f7031ed796bbb
Merge: 9c42cdf1 9f553728
Author: Stephan <stnolting@gmail.com>
Date:   Fri Mar 17 08:44:15 2023 +0100

    [sw] bootloader: send wake up command to flash before trying to speak with it (#552)

commit 9f5537280a5a7e0cec345fde3ff0d6b80f7feebf
Merge: a25f4fb8 9c42cdf1
Author: Alvaro G. M <alvaro@linenoise.info>
Date:   Fri Mar 17 08:15:59 2023 +0100

    Merge branch 'main' into main

commit 280db12fc803a33aabbc135fd079977fc49d1956
Merge: ee499e3b 9c42cdf1
Author: Stephan <stnolting@gmail.com>
Date:   Thu Mar 16 20:51:08 2023 +0100

    Merge branch 'main' into rtl_optimizations

commit 9c42cdf11edab0e76617b03de0abbebd04b7729d
Merge: e69b598a c3655038
Author: Stephan <stnolting@gmail.com>
Date:   Thu Mar 16 20:47:00 2023 +0100

    Added support for USER_LIBS in the command SW makefile. (#551)

commit a25f4fb82d6c6b04ec930bd0f6aac3d3abf3b210
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Mar 16 20:34:31 2023 +0100

    [rtl] update bootloader image

commit 9d45721ab30fcaef200aa7487f2b12fda616c551
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Mar 16 20:14:35 2023 +0100

    [docs] bootloader: add wake-up command

commit c1833ef23734f6ca58d45043734c335777699c55
Merge: 6667dbdc e69b598a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Mar 16 20:09:46 2023 +0100

    Merge branch 'main' into pr/552

commit e69b598a21214c295ff6bf85f8cdf7d21fab01b6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Mar 16 20:08:51 2023 +0100

    [rtl/system_integration] fix entity signal types; remove default values
    
    std_ulogic -> std_logic

commit c365503810be34b9d46efc8b2835dfe783a32670
Merge: 9e2cbf0f 5d1bd376
Author: Stephan <stnolting@gmail.com>
Date:   Thu Mar 16 19:56:32 2023 +0100

    Merge branch 'main' into makefile_enhancements
    
    Signed-off-by: Stephan <stnolting@gmail.com>

commit 5d1bd376ed7068a2ffa7eec7b248bb16861a78db
Merge: 7a2386be 33a729ca
Author: Stephan <stnolting@gmail.com>
Date:   Thu Mar 16 19:50:35 2023 +0100

    [docs] rework, update and cleanup entire documentation (#549)

commit 6667dbdcc6a8ae88d9884ff9f326d19017f5d4a1
Author: Alvaro Gamez Machado <alvaro.gamez@hazent.com>
Date:   Thu Mar 16 15:23:59 2023 +0100

    [sw] bootloader: send wake up command to flash before trying to speak with it
    
    The ice40 family of FPGAs, send a sleep command to the flash once it's
    finished with self-programming in order to save some power [1], unless
    instructed not to when generating the bitfile (icepack -s or equivalent
    setting on Radiant)
    
    We don't want the bootloader to depend on the bitfile generation settings
    and thus we wake up the flash, but since we want a bootloader as small as possible,
    we don't care to put it back to sleep again (because we don't even know if it was
    sleeping or not) and let the user application decide what to do with it.
    
    [1] https://www.latticesemi.com/~/media/LatticeSemi/Documents/ApplicationNotes/IK/FPGA-TN-02001-30-iCE40-Programming-Configuration.pdf?document_id=46502 , page 20

commit 9e2cbf0fbd99a4ce291cd24390d0688722778710
Author: Brian Nemetz <vhdlnerd@comcast.net>
Date:   Wed Mar 15 16:47:49 2023 -0700

    Added support for USER_LIBS in the commond SW makefile.

commit ee499e3bc41ac7b35c0d5e4f832ff1ea5aefeadd
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 15 22:18:54 2023 +0100

    [rtl] control: cleanups

commit f8ba47b32dd0956919082768a21512b51e5b7984
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 15 22:17:47 2023 +0100

    [rtl] UART & SPI: faster read access
    
    back to one cycle access delay

commit be3e72a966addc93fbf21d81b43fb4e9fc372545
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 15 22:16:20 2023 +0100

    [rtl] TRNG: use sync. FIFO read access

commit 12beba0633f388c1866c6cbdafa6699fee5ef5a7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 15 22:15:52 2023 +0100

    [rtl] SDI: minor edits

commit edfbdbc0e2740fc891a30d60a630b34867512a75
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 15 22:15:23 2023 +0100

    [rtl] optimize NEOLED module

commit 83af9a29c268bca0052b3cb6765184cb217bbc72
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 15 22:14:43 2023 +0100

    add v1.8.2.3

commit 22b83e832f791f96e430a684666302e5628b6a64
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 15 22:11:41 2023 +0100

    [rtl] rework FIFO component

commit 33a729ca014eed20985e501d207fad17832cf512
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 15 22:09:19 2023 +0100

    [docs] rework, update and cleanup entire datasheet

commit 01f0bb9d317d738e93d72f96795ed9691915bb19
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 15 22:00:54 2023 +0100

    [README] update documentation links

commit 7a2386beac72e3b3396ff64a2db3cd304f569219
Merge: 2a9089e7 3b2d7639
Author: Stephan <stnolting@gmail.com>
Date:   Sun Mar 12 10:42:31 2023 +0100

    ‚ú® add support for RISC-V 'Zicond' ISA extension (#546)

commit 3b2d76391109e5ee47382d9b0bbb9d83fd24144d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Mar 12 10:27:11 2023 +0100

    [docs] add Zicond ISA extension section

commit 7ecb421eab61586013ad3efe36e22cfa1cf3857e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Mar 12 10:24:07 2023 +0100

    [docs] add Zicond HW module

commit 152b2a44bf95a8a1657d37b18a484252bdfa26c7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Mar 12 10:22:08 2023 +0100

    [docs] add Zicond generic

commit db94616624182481bcb1cd52688c4d824e110bc6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 11 15:08:54 2023 +0100

    [CHANGELOG] add v1.8.2.2
    
    Add Zicond ISA extension

commit 056e220c6c6644ae6ebcfb0c1c5dedc8476bc91b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 11 15:08:31 2023 +0100

    [docs] add Zicond flag to MXISA CSR

commit 9aaa335fb73c36de7bf554ef164ba74c4c264898
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 11 14:22:26 2023 +0100

    SOC: add Zicond ISA extension

commit 07c40cb8553189c3245b327161bcf2cb100473f5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 11 14:21:45 2023 +0100

    [rtl] CPU: add Zicond ISA extension

commit dbb56c3a0c7d78b30224929af55cc2a43cf3ce3e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 11 14:16:56 2023 +0100

    [sw] update Zicond test/verification program

commit bd605dbc41d46b24bd4ea9501e54647935dd49c0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 11 14:16:33 2023 +0100

    [sw/lib] add MXISA 'Zicond' flag

commit b32328127d118237e6ddc85fa156e90e187c1873
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 11 14:16:05 2023 +0100

    [docs/figures] add Zicond ISA extension

commit 4dab626b7a6eb7d7b67bd13caca4e7a199eb3ead
Merge: 57287891 2a9089e7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 11 12:13:48 2023 +0100

    Merge branch 'main' into zicond

commit 2a9089e7032de0643f5c9679308e4f1779ee40c5
Merge: 0f6bcb07 374baa29
Author: Stephan <stnolting@gmail.com>
Date:   Sat Mar 11 12:13:16 2023 +0100

    [sw/lib] move register and bit definitions to according module header files (#542)

commit 374baa29498e28222a49788621f0e7795e87ace7
Merge: bc37e1bb 0f6bcb07
Author: Stephan <stnolting@gmail.com>
Date:   Sat Mar 11 10:17:36 2023 +0100

    Merge branch 'main' into gpio_group

commit bc37e1bb1c8e1b73f200be708e594f1bef5a749e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 11 10:00:38 2023 +0100

    [docs] update software file list

commit e3dd04a736c07b616e62d35e0a56589ebc89633c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 11 10:00:20 2023 +0100

    [sw/lib] minor cleanup

commit ca99e714f862f458399b6cd88231dc4bf25b7092
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 11 10:00:08 2023 +0100

    [sw/lib] comment typo fixes

commit 705728ae748a4296bfcbc044753f514622509ee6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 11 09:52:39 2023 +0100

    [sw/lib] doxygen edits

commit 5728789113e7d8041d6a1d06d31662fc6be37219
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 11 09:34:11 2023 +0100

    [docs] update Zicond ISA spec

commit 6f81e7531ff09728d92f18072ffe5af5c6d3cbd9
Merge: 158dcb57 0f6bcb07
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 10 20:55:26 2023 +0100

    Merge branch 'main' into zicond

commit 0f6bcb075812ee9e7ef5ddd44c061c5c99569921
Merge: 3b17d070 f95335b4
Author: Stephan <stnolting@gmail.com>
Date:   Fri Mar 10 20:44:15 2023 +0100

    [rtl] minor edits, cleanups and optimization (#545)

commit 236614dc53cbb62b097f88688d893347e1842370
Author: emb4fun <git@emb4fun.de>
Date:   Fri Mar 10 20:03:35 2023 +0100

    Grouping: The other devices too.

commit f95335b43f615374517611e279fc4ebdac2685d3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 10 19:36:41 2023 +0100

    [rtl] busswitch: minor fix

commit 3c3233aeef3a5bd7685616d7b5bcc16249b86d53
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 10 19:35:16 2023 +0100

    [rtl] remove process names

commit e8b37bdd8955920ba2c3c91847c798956f24a62d
Merge: 15cb37a3 3b17d070
Author: Michael Fischer <emb4fun@users.noreply.github.com>
Date:   Fri Mar 10 18:20:13 2023 +0100

    Merge branch 'stnolting:main' into gpio_group

commit 192567c02d33c863b0c295b939c4a8ef0de61a0b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 10 17:48:23 2023 +0100

    improve branch predictions
    
    halt instruction for conditional branches only if branch target is negative

commit 2c9e303f1a9f79b0468a7a7362ce3fc1515b6199
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 10 17:47:30 2023 +0100

    [CHANGELOG] add v1.8.2.1

commit f924bc968a821ca7bed32226f739c7b8b4d12241
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 10 15:59:32 2023 +0100

    [rtl] minor edits and cleanups

commit 3b17d0701b3d728b4d36f3ce571a2907d44b2d22
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 10 11:22:16 2023 +0100

    :rocket: preparing new release v1.8.2

commit cf6071c70134b8fecfb7c1da612c0c0d465fffdc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 10 10:53:37 2023 +0100

    [rtl] comment edits

commit 2bb8c49087866c9702c489f6e2fe9cc0b2557487
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Mar 10 10:52:52 2023 +0100

    [docs] typo fixes
    
    thx @vhdlnerd

commit e2a84cbe432fbf67d20f69a8a0e52ad296a8ca50
Merge: eff033bf a9516638
Author: Stephan <stnolting@gmail.com>
Date:   Fri Mar 10 10:48:28 2023 +0100

    [rtl] move ONEWIRE and TWI tri-state drivers out of core (#543)

commit a95166381fe5b9659dcca8219e1a66d895c9efe1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Mar 9 19:56:48 2023 +0100

    [docs] update ONEWIRE and TWI ports

commit b7abedbb56a8a87b0cf79e64096752fa339caa66
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Mar 9 19:56:18 2023 +0100

    [CHANGELOG] add v1.8.1.10

commit ae3fb5a9771b20ffeaa6a5d8cc838fd15bedafe9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Mar 9 19:55:23 2023 +0100

    [rtl/processor_templates] add tri-state drivers

commit 2c25612175cef9bd28a87c1e99f138436a050a5d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Mar 9 19:47:27 2023 +0100

    move tri-state drivers out of core
    
    ONEWIRE and TWI

commit eff033bf56066997fb42badec4f5753765716831
Merge: a305a6af 6dbea0b5
Author: Stephan <stnolting@gmail.com>
Date:   Thu Mar 9 18:52:46 2023 +0100

    [UART] re-integrate RTS/CTS hardware flow-control (#541)

commit 15cb37a37938a5d8463802445dcb303aa5fc4b27
Author: emb4fun <git@emb4fun.de>
Date:   Wed Mar 8 20:55:45 2023 +0100

    GPIO: Better grouping of information

commit 6dbea0b516fec6d732aedd732c92e23cfd642f57
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 8 20:44:12 2023 +0100

    update bootloader image
    
    due to modified UART control register layout

commit e54b8ec83da20a9f84add7cef8dca3f3022dd38e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 8 20:43:16 2023 +0100

    [docs] UART: add RTS/CTS flow-control description

commit 5eef827a3373b000ef91af22db5ceb14c92a8da9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 8 20:42:42 2023 +0100

    [CHANGELOG] add v1.8.1.9

commit 249713c692334ec0ca3d4a50085789c3db641579
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 8 20:25:42 2023 +0100

    [sim] add UART flow-control loop-back

commit 353fe52aa36c305ffc1612c5b78d10decf960d7c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 8 20:25:28 2023 +0100

    [sw/lib] add UART flow control HAL

commit 7d5839ae8c651bf5fd19234f29957525d58ff55e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 8 19:21:12 2023 +0100

    [rtl] re-add UART RTS/CTS flow-control

commit cf327e74891e418c3bb146f38f4d7e43ac053791
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 8 19:20:02 2023 +0100

    re-add RTS/CTS top signals

commit a305a6afcd9cc4ab1fc04c1f8db3fbcbe9f0344c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 8 16:19:21 2023 +0100

    [docs] UART: add more information regarding IRQ configuration

commit cf3aa2c7f10c2017e9c2ed24afb8ac580db35c3a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 8 16:18:42 2023 +0100

    [docs] bootloader: typo fix

commit 8da30cbfd30b7b3eb5a42072ef3b9b5bc1872325
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 8 16:18:33 2023 +0100

    [docs] WDT: minor edits

commit 2c9ba8e7aec8beee92cb2149fd21f9df6e4fbb57
Merge: 9de253c6 18549007
Author: Stephan <stnolting@gmail.com>
Date:   Tue Mar 7 20:26:05 2023 +0100

    Update NEOLED module (#536)

commit 1854900718e87b8e522728281f7831001458e8e5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Mar 7 18:29:47 2023 +0100

    [CHANGELOG] add v1.8.1.8

commit 5d97c4d50336e6ac29080ab91200d07c3f94ebe8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Mar 7 18:29:28 2023 +0100

    [docs] update section "NEOLED"

commit 38f7e12d3f05bd6e51bf6b7331ad534c5f6eaa65
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Mar 7 18:29:14 2023 +0100

    [sw] adjust processor_check program

commit 1d4903b424ce6ce5224a8e4b3534778d29f08b4f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Mar 7 18:29:00 2023 +0100

    [sw] update NEOLED demo program

commit 16f69ba6b37f49c60db46bb7b35c6fcfe963f485
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Mar 7 18:19:04 2023 +0100

    [sw/lib] update NEOLED HAL

commit 71761fee47eb6f897e9bc241627ca719af726ddd
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Mar 7 18:18:44 2023 +0100

    [rtl] update NEOLED module

commit 9de253c61aba7e7cd9343c93c5932b3214442c64
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Mar 7 17:27:17 2023 +0100

    update bootloader
    
    split MISA and MXISA CSR output in bootloader intro screen

commit 6cf30e260863ab6ec66425bb21f0ecefae921b85
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Mar 7 17:26:42 2023 +0100

    [rtl] output HW version via assertion note

commit 1ba3bb991e233fb252a8bc588b7116f5c341d483
Merge: d0045e78 54d109f9
Author: Stephan <stnolting@gmail.com>
Date:   Mon Mar 6 20:12:51 2023 +0100

    ‚ö†Ô∏è rework UART modules (#533)

commit 54d109f99c2ebc675356a9bf6844ba34ca294752
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Mar 6 18:04:08 2023 +0100

    [rtl] clean-up

commit dd22db10c0b877a6f5f92fdf9b5c0172786d5b2f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Mar 6 17:26:01 2023 +0100

    [docs] update UART0/UART! sections

commit 9e7abf866f4b4a12019954284e00a9d971056af4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Mar 6 17:25:42 2023 +0100

    [docs] typo fix

commit 681170aa91fbef1419feb32a33af5ee733f228bf
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Mar 5 21:08:45 2023 +0100

    [sw/example] processor_check: fix sim UART

commit 07db990f41122110acbae80c94cfa710beb0788a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Mar 5 21:08:14 2023 +0100

    [sw/lib] comment edits

commit 2b7be500a6d3208014f617634a843ea996566798
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Mar 5 19:21:03 2023 +0100

    [docs] remove RTS/CTS top level ports

commit 2c80ba0b286a9081113f60b0078aece649b2a9d8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Mar 5 19:02:09 2023 +0100

    [sw] update SVD file

commit 2d5f250411cd7c8b1797cd348265987254d65a92
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Mar 5 19:01:21 2023 +0100

    :warning: [rtl/core] update/rework UART0 & UART1

commit 6f9edd5186d22789c1733ca9beb7f53e49e0dc79
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Mar 5 19:00:46 2023 +0100

    update bootloader

commit cd1b6c887878be5821f34d726c59ba616cd1e881
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Mar 5 19:00:24 2023 +0100

    [sw/example] update UART setup function

commit 344aeff3b6e6d5d13dfce5d7dc0d3caa9ccb782c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Mar 5 18:59:36 2023 +0100

    :warning: [sw/lib] update UART HAL

commit 08391368aa14027674f9a67523fe6fe975a93a80
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Mar 5 18:47:06 2023 +0100

    [CHANGELOG] add v1.8.1.7
    
    rework UARTs

commit a4e11fd5f7eec7829dc40c2edb43b12acc7d20ee
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Mar 5 18:36:23 2023 +0100

    UART: remove RTS/CTS ports

commit d0045e781ff6a90dd9657c81c590fa303df6aeea
Merge: 816137bd bd53c416
Author: Stephan <stnolting@gmail.com>
Date:   Sun Mar 5 11:49:14 2023 +0100

    SVD: Corrected typo (#532)

commit bd53c416b273bc0d0e19b0356685896e936e6d41
Author: emb4fun <git@emb4fun.de>
Date:   Sun Mar 5 11:25:02 2023 +0100

    SVD: Corrected typo

commit 816137bd7f380424890d4d8c132d496400074b6d
Merge: ea38809e 146fca3b
Author: Stephan <stnolting@gmail.com>
Date:   Sat Mar 4 21:34:18 2023 +0100

    :warning: Update / rework SPI module (#530)

commit ea38809e7a271a2561d18680a66a3835967b0c3f
Merge: efb94ac2 a24036ed
Author: Stephan <stnolting@gmail.com>
Date:   Sat Mar 4 21:27:14 2023 +0100

    [sw/uart] allow for escaped percent sign (#531)

commit a24036edb355b044bf5f6424f813b45144f43ac3
Author: NikLeberg <niklaus.leuenb+github@gmail.com>
Date:   Sat Mar 4 10:58:31 2023 +0000

    [sw/uart] allow for escaped percent sign

commit 146fca3bf3c950a5aa7d513f7829fd6989d6a03c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 4 17:46:14 2023 +0100

    adjust SPI control register bits

commit 52a826f022029eaef83aa9abc98299d8c51912d0
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Sat Mar 4 17:35:25 2023 +0100

    [sw/example/demo_spi_irq/main.c]: fix wrong usage of memset, memset accepts size in byte, and sizeof returns umber of bytes. No element division necessary.

commit 83d4450dd21e6afb78d34d06a1887e5f40581e30
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Sat Mar 4 17:26:30 2023 +0100

    [sw/example/demo_spi_irq]: change driver to accept only byte orientated transfers, api of neorv32_spi_rw changed

commit 676709dbed5b44d8dfd52be1b5e6257251d84f8a
Merge: 8772cee5 efb94ac2
Author: Stephan <stnolting@gmail.com>
Date:   Sat Mar 4 15:06:42 2023 +0100

    Merge branch 'main' into spi_update

commit efb94ac25ce564c64416cda8cb40ba2dfff0ab3a
Merge: f5047efc 68bcf0a0
Author: Stephan <stnolting@gmail.com>
Date:   Sat Mar 4 15:05:14 2023 +0100

    Common neorv32 uart functions (#509)

commit 68bcf0a05d5d48d9f50fa6474cd1da50fdfb749a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 4 14:08:47 2023 +0100

    [sw/lib] change UART hardware handle type
    
    from "variable style" to "pointer style"

commit 8c086bd99454662aef14baa2e040aa90efa30ab3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 4 14:07:42 2023 +0100

    [sw/exampple] UART: convert "variable style" to "pointer style"

commit 8772cee574d785c457677a29599a081deab7900e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 4 13:30:11 2023 +0100

    [docs] update SPI section

commit 0a5fb2b9ffc4a8e1227fa0c8ac3dfc54318abad8
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Sat Mar 4 12:49:29 2023 +0100

    [sw/lib/source/neorv32_uart.c]: bugfix sim mode

commit 6963b2e0e6fe4982c2636acda4041d4fde42518a
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Sat Mar 4 12:46:53 2023 +0100

    [lib/source/neorv32_uart.c]: bugfix sim mode

commit f60e5ce75baa7e2260d4c1e2a10a81fddfb9d734
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Sat Mar 4 12:43:36 2023 +0100

    [sw/lib/source/neorv32_uart.c]: bugfix in SIM_MODE ifdef, uses wront reg pointer

commit 5907f2d05dc530c4c9873db3929972cb7d148ea7
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Sat Mar 4 12:39:09 2023 +0100

    [sw/lib/source/neorv32_uart.c]: bugfixes after merge of neorv32.h common register definitions

commit 68831c65e63c07759b779351c1eadb6a230cdd26
Merge: 3f9da0bf f5047efc
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Sat Mar 4 12:33:06 2023 +0100

    Merge remote-tracking branch 'remotes/upstream/main' into common_neorv32_uart_functions

commit 3f9da0bf01054840090a002e22f00f7d89199b56
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Sat Mar 4 12:27:16 2023 +0100

    [sw/lib/*neorv32_uart]: add common setup function for UART0/1 (neorv32_uart_setup)

commit 2c40f42f302ec02f30546e07b317b2611d188f0e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 4 12:15:30 2023 +0100

    update bootloader

commit 00dcf3b40ef6784bd33142e34a2f97fba078170a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 4 11:58:33 2023 +0100

    [sw/example] update SPI programs

commit fd98a07e4751521fec132748906782e96e10dd14
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 4 11:57:54 2023 +0100

    [rtl/core] update SPI module

commit 3ffc84cb7635b7ae9ee0dcb64f8d77aca1aeddbc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 4 11:57:08 2023 +0100

    [sw] update SPI HAL

commit 6f7fb6fea5a235f6280edbe195c63502d9f06df2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 4 11:56:29 2023 +0100

    [CAHNGELOG] add v1.8.1.6

commit 0d88215babf23afcf1a73e9641d21f5291b42da6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 4 11:56:13 2023 +0100

    [sw/lib] re-add dedicated IRQ enable/disable functions

commit 269cc453dceaa94ac49079d24d2d1907dd23092a
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Sat Mar 4 11:47:24 2023 +0100

    [/sw/lib/*/neorv32_uart]: add general neorv32_uart_available

commit 00a0c96caa8792c54cd0ba5c08f09ab1084a18b4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 4 11:38:33 2023 +0100

    update SPI FIFO generic constraints

commit f5047efce6736ed121a78527a5d4a0dbba4e1456
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Mar 4 11:35:48 2023 +0100

    [docs] register maps cleanup

commit 747fcd55777ca949a7c9229f2dd1ffcadbbd1afc
Merge: b020dd91 bb488c9f
Author: Stephan <stnolting@gmail.com>
Date:   Fri Mar 3 07:36:33 2023 +0100

    [rtl] minor GPTMR code reworks (#529)

commit bb488c9f8cd0c409a672341a1680c40b51d677f5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Mar 2 20:38:25 2023 +0100

    [CHANGELOG] add v1.8.1.5

commit 0d60dd2a27e345b464ca1224bbe43391b3a1a563
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Mar 2 20:38:11 2023 +0100

    [sw/example] GPTMR: minor edits

commit 3c884e7fd0ac9ed086e975c2cbbec0c252be5ae2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Mar 2 20:37:58 2023 +0100

    [docs] GPTMR: refine IRQ description

commit 3831e032193451a284c7fc25063e1b52af5f03bd
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Mar 2 20:35:42 2023 +0100

    [rtl] GPTMR code reworks

commit b020dd9187ad90eb8d10ed5a50cba3740e492782
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Mar 2 19:08:54 2023 +0100

    update bootloader (image)

commit 878de68b2ac7259a64f6127026e82f94348f1c9a
Merge: ad0ddc5f bcfc8306
Author: Stephan <stnolting@gmail.com>
Date:   Thu Mar 2 18:26:32 2023 +0100

    Added test case in sw/example to demonstrate floating point normalize‚Ä¶ (#528)

commit bcfc8306aabe73bf7082b6a7823e5cb38d4528c0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Mar 2 18:05:03 2023 +0100

    update version to v1.8.1.4

commit a8e9eb5d29347123946444d766466cb3cbacd15a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Mar 2 17:54:26 2023 +0100

    [sw/example] add link to according PR

commit a5ab8706f96bbcc89c683a533859834b73bd33c6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Mar 2 17:54:13 2023 +0100

    [sw/example] add linebreaks + credits

commit 695e324cc7eccdaba9a57d2944f2dbd1fe468cea
Author: Mikael Mortensen <mikael.mortensen@skyworksinc.com>
Date:   Wed Mar 1 17:51:08 2023 -0800

    Added test case in sw/example to demonstrate floating point normalizer time out bug. Fixed the bug by adding a float exponent trigger for the float to int and addsub sections. The fix detects whether the normalization step is larger than the destination width and resolve to a default if so

commit 158dcb57c5b92e4f83b44999bb5d91a14cf691c0
Merge: ab4aa397 ad0ddc5f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 1 20:47:36 2023 +0100

    Merge branch 'main' into zicond

commit ad0ddc5f1b814bd7ea6a36e6dd4f9fe3f9a602fa
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Mar 1 20:47:19 2023 +0100

    [docs] minor typo fix

commit 49236537a223708b7366c55f40140f0d0b1e7817
Merge: dd6aca03 5e5b521e
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 27 19:41:02 2023 +0100

    SYSINFO: Change "variable style" by "pointer style" (#526)

commit 5e5b521e74a9299deafc4ffe66e7fe02de89647a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Feb 27 19:26:37 2023 +0100

    typo fix (second try)

commit f939119cde269f4c7e46b1f50eb0f1bc320c36f2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Feb 27 19:23:39 2023 +0100

    typo fix

commit 2b3712acbd180e3f41fcdec79dc135e1ce12fae9
Merge: f5113037 dd6aca03
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 27 19:14:19 2023 +0100

    Merge branch 'main' into sysinfo_ptr
    
    Signed-off-by: Stephan <stnolting@gmail.com>

commit dd6aca03f30186837bc80aefa8949b29577d2e83
Merge: da65281c fbfb7e5e
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 27 19:12:59 2023 +0100

    Removed unused defines IO_REGx and IO_ROMx (#527)

commit da65281cbe4f647e4b397228841198ee6eaa52e8
Merge: a3c4a5b4 73a0d28f
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 27 19:05:43 2023 +0100

    BUSKEEPER: Change "variable style" by "pointer style" (#525)

commit a3c4a5b46fbe6b1e573c8448badc426ab23658e5
Merge: dc27027d 6ec42475
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 27 19:04:55 2023 +0100

    DM: Change "variable style" by "pointer style" (#524)

commit dc27027d67943190500f3fd7a352af9639f05b64
Merge: a18ebac6 2712a3b9
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 27 19:04:18 2023 +0100

    CFS: Change "variable style" by "pointer style" (#523)

commit a18ebac6fade386b0e09d1b40a299a38cc2fa647
Merge: 781b8ce0 49e3cdb0
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 27 19:03:35 2023 +0100

    XIRQ: Change "variable style" by "pointer style" (#522)

commit 781b8ce03befe5a5589fa8920d364b3e7f65b769
Merge: 32ee32ab c227f8b0
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 27 18:54:06 2023 +0100

    XIP: Change "variable style" by "pointer style" (#521)

commit 32ee32aba804684c74dbc2a368ead02c28a25801
Merge: 8beaa4e7 38604d76
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 27 18:53:11 2023 +0100

    WDT: Change "variable style" by "pointer style" (#520)

commit 8beaa4e7decf0469ed809e904588c72d72d86b31
Merge: 22978ee1 f8c31297
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 27 18:52:29 2023 +0100

    TWI: Change "variable style" by "pointer style" (#519)

commit 22978ee1b6ddb167da413bb4cd1ab2821ed88266
Merge: afebfe94 2422dda6
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 27 18:51:32 2023 +0100

    TRNG: Change "variable style" by "pointer style" (#518)

commit afebfe94f4eecd6e20826995b7ed1417dae9e50d
Merge: b2833d66 32d17993
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 27 18:50:57 2023 +0100

    SPI: Change "variable style" by "pointer style" (#517)

commit b2833d66b559a07638a47e6152f9ff2498a440eb
Merge: 6c51acdb 0543f642
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 27 18:42:18 2023 +0100

    SDI: Change "variable style" by "pointer style" (#516)

commit 6c51acdb31c55e414be53386d2210aad4bc20ab2
Merge: c7804ba6 aab1ba54
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 27 18:41:39 2023 +0100

    PWM: Change "variable style" by "pointer style" (#515)

commit c7804ba670b0f812276a972792a9c985f977d28a
Merge: 2ea83bfe 3e1a82ce
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 27 18:40:52 2023 +0100

    ONEWIRE: Change "variable style" by "pointer style" (#514)

commit 2ea83bfec02cbc2f2de5d33afd3469e8ba029ac4
Merge: 676ca143 0a942254
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 27 18:39:53 2023 +0100

    GPIO: Change "variable style" by "pointer style" (#510)

commit 676ca143d9db199f507a6b5d7d55e8001c572c3c
Merge: d88b33e5 bb0f00a4
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 27 18:39:13 2023 +0100

    NEOLED: Change "variable style" by "pointer style" (#513)

commit d88b33e58622a3b1779de3f3f8e4c53f6c23bdf4
Merge: b0cb7013 777977ee
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 27 18:38:24 2023 +0100

    MTIME: Change "variable style" by "pointer style" (#512)

commit b0cb701359573e817ffd7813cec197315c4b6173
Merge: d9d14135 88fb6fc3
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 27 18:37:12 2023 +0100

    GPTMR: Change "variable style" by "pointer style" (#511)

commit fbfb7e5e22fd658569f52f6e5d87328c8856782e
Author: emb4fun <git@emb4fun.de>
Date:   Mon Feb 27 15:31:42 2023 +0100

    Removed unused defines IO_REGx and IO_ROMx

commit f51130379bc808172549645b4f96f6503226e01d
Author: emb4fun <git@emb4fun.de>
Date:   Mon Feb 27 15:14:12 2023 +0100

    SYSINFO: Change "variable style" by "pointer style"

commit 73a0d28f63d97d50c2b96b3c2cf1fe8ec024c793
Author: emb4fun <git@emb4fun.de>
Date:   Mon Feb 27 14:58:55 2023 +0100

    BUSKEEPER: Change "variable style" by "pointer style"

commit 6ec42475e88a921a820734eb16a0314f872e0ab9
Author: emb4fun <git@emb4fun.de>
Date:   Mon Feb 27 14:41:53 2023 +0100

    DM: Change "variable style" by "pointer style"

commit 2712a3b9b7ff21c11754b42998a0b08ec7804620
Author: emb4fun <git@emb4fun.de>
Date:   Mon Feb 27 14:29:45 2023 +0100

    CFS: Change "variable style" by "pointer style"

commit 49e3cdb09d5615a1d09e21173fa0c9a61ffd431b
Author: emb4fun <git@emb4fun.de>
Date:   Mon Feb 27 14:18:33 2023 +0100

    XIRQ: Change "variable style" by "pointer style"

commit c227f8b07eb2bb7c7a310c9c648bf8cdcc72aeed
Author: emb4fun <git@emb4fun.de>
Date:   Mon Feb 27 14:07:08 2023 +0100

    XIP: Change "variable style" by "pointer style"

commit 38604d76436fccf04908f5f3379cac0f3e9da2d0
Author: emb4fun <git@emb4fun.de>
Date:   Mon Feb 27 13:54:25 2023 +0100

    WDT: Change "variable style" by "pointer style"

commit f8c312978208b01c3dde19d33413af5f3e08fba7
Author: emb4fun <git@emb4fun.de>
Date:   Mon Feb 27 13:41:47 2023 +0100

    TWI: Change "variable style" by "pointer style"

commit 2422dda65791ac339c8448f6ce7114fa2bf02652
Author: emb4fun <git@emb4fun.de>
Date:   Mon Feb 27 13:29:33 2023 +0100

    TRNG: Change "variable style" by "pointer style"

commit 32d17993188f8e7072819c54e06fcc00add7566b
Author: emb4fun <git@emb4fun.de>
Date:   Mon Feb 27 13:18:02 2023 +0100

    SPI: Change "variable style" by "pointer style"

commit 0543f6427cd4a0191839aa52b4213dc4fa1264d0
Author: emb4fun <git@emb4fun.de>
Date:   Mon Feb 27 13:02:12 2023 +0100

    SDI: Change "variable style" by "pointer style"

commit aab1ba54f4e3e6822360039418c960bcfacf6fd4
Author: emb4fun <git@emb4fun.de>
Date:   Mon Feb 27 12:50:33 2023 +0100

    PWM: Change "variable style" by "pointer style"

commit 3e1a82ced99eaf7ec45bc618b3806dc297289260
Author: emb4fun <git@emb4fun.de>
Date:   Mon Feb 27 12:38:50 2023 +0100

    ONEWIRE: Change "variable style" by "pointer style"

commit 0a94225495b5c24f1adbe948f71ede8141140707
Author: emb4fun <git@emb4fun.de>
Date:   Mon Feb 27 12:33:32 2023 +0100

    NEORV32_GPIO: Forgotten to removed this volatile

commit bb0f00a4a06a839cbb78ef751e1cd608b76b0a61
Author: emb4fun <git@emb4fun.de>
Date:   Mon Feb 27 12:22:18 2023 +0100

    NEOLED: Change "variable style" by "pointer style"

commit 777977ee93119aa8e07cce108775ef7240fd4dd7
Author: emb4fun <git@emb4fun.de>
Date:   Mon Feb 27 11:50:04 2023 +0100

    MTIME: Change "variable style" by "pointer style"

commit 88fb6fc377f7d674e7b0e1085b2f695d49062006
Author: emb4fun <git@emb4fun.de>
Date:   Mon Feb 27 11:23:10 2023 +0100

    Change "variable style" by "pointer style"

commit 7226a138c7e311dca3e34c907c4b44ce44a2b3ab
Author: emb4fun <git@emb4fun.de>
Date:   Mon Feb 27 10:58:08 2023 +0100

    Change "variable style" by "pointer style"

commit ab4aa397861c254d1b3b6edf26b697865884191b
Merge: a9f14a88 d9d14135
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Feb 26 19:01:18 2023 +0100

    Merge branch 'main' into zicond

commit d9d141359bc6845b26d9743149416e731a283ef6
Merge: d1b295de bddcce66
Author: Stephan <stnolting@gmail.com>
Date:   Sun Feb 26 18:41:49 2023 +0100

    ‚ú® add SDI module (SPI device-class interface) (#505)

commit c88f1905da60b0fc76e2cd81e0631062afb26c9a
Merge: 296a65d6 5c7c6ec6
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Sun Feb 26 11:08:43 2023 +0100

    Merge branch 'common_neorv32_uart_functions' of https://github.com/akaeba/neorv32 into common_neorv32_uart_functions

commit 296a65d6067aa6ae0bcf1047c9bb1a4141b57ec5
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Sun Feb 26 11:04:13 2023 +0100

    [sw/lib/*/neorv32_uart]: rename "self" to "UARTx

commit 43f98de68a497c633d12f1fefd445669b9a68dfb
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Sun Feb 26 10:56:29 2023 +0100

    [sw/lib/include] move UART0/1 c macros to legacy.h

commit 143415a19b646db7b9e153cb34e609da480f8272
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Sat Feb 25 12:17:32 2023 +0100

    [sw/lib/neorv32_uart.h]: remove semicolons from macro defines
    -> recommended by @emb4fun

commit dd3833723e1620d78f3a7048c4d21fee07b7553d
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Mon Feb 20 21:12:20 2023 +0100

    remove some blank lines, minor comments

commit 5f1188c65b85d46948e9e45393767b8eabcdb80f
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Sun Feb 19 12:32:39 2023 +0100

    as discussed in #499 use common functions for UART0/1 and achieve backward compatibility with c macros

commit 5c7c6ec649cbe2c5a4b2a292898359aff268b425
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Sun Feb 26 11:04:13 2023 +0100

    [sw/lib/*/neorv32_uart]: rename "self" to "UARTx

commit f22bafedbf895270294c3850bce791a121dec8f2
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Sun Feb 26 10:56:29 2023 +0100

    [sw/lib/include] move UART0/1 c macros to legacy.h

commit bddcce66a3eb54f74b7bc0ef4c45f182ecac0645
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 25 18:08:18 2023 +0100

    [sw] update SVD file

commit 513327d13d76e1240c2b1cb8b277736062d0757f
Merge: 1886d003 d1b295de
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 25 18:00:27 2023 +0100

    Merge branch 'main' into sdi_module

commit d1b295de1e7c022e9a98f464c8e4d0060f296520
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 25 18:00:12 2023 +0100

    [sw/lib] GPTMR: minor edits and clean-ups

commit 1886d003aca9fa276d961b4a034b3e2c470bd3c4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 25 17:58:58 2023 +0100

    [docs] add new SDI module

commit ae6cdb3e29cd68888af5e9d0aefad588266e4c85
Merge: 5181bddd 6ad9cc82
Author: Stephan <stnolting@gmail.com>
Date:   Sat Feb 25 17:33:10 2023 +0100

    Corrected the PWM address which was a typo. (#506)

commit 00566cbee90e29728bca83dc4f7216d50fd37af8
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Sat Feb 25 12:17:32 2023 +0100

    [sw/lib/neorv32_uart.h]: remove semicolons from macro defines
    -> recommended by @emb4fun

commit 6ad9cc827a8506fb2341011c8bf0b33175e8026c
Author: emb4fun <git@emb4fun.de>
Date:   Sat Feb 25 09:19:11 2023 +0100

    Corrected the PWM address which was a typo.
    
    This also crashes SEGGER Embedded Studio for RISC-V.

commit 59739bc8caf3dbe75939459cf4a78c94f2292389
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 25 08:34:05 2023 +0100

    [sw/example] add minimal SDI demo program

commit c397987eb14e6449896743812f0084555ce53028
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 25 08:33:48 2023 +0100

    [sw/example] add SDI test to processor check

commit 7fa96429c2b3a52674a559729e60e2bba671a9b0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 25 08:33:34 2023 +0100

    [sw/lib] add SDI HAL

commit 204f59d77a1d1f0a8f76e64aa3979b08904e423e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 25 08:32:28 2023 +0100

    [rtl] add new SDI module

commit 72e35fe63074e9394f9be1ae65c38db84e52d3be
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 25 08:32:02 2023 +0100

    [sim] add SDI and connect to SPI for testing

commit 6a4e9205b4a7758d9341192d7ba720920229ed51
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 25 07:56:11 2023 +0100

    [CHANGELOG] add v1.8.1.3
    
    add new processor module: serial data interface (SDI)

commit b752a00803f4757d6ef65e677a6f8ab0f0a223fc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Feb 24 21:02:30 2023 +0100

    [docs/figures] add SDI module

commit 5181bdddd6b328a7672f56439c449e8ee313a0d9
Merge: ccc01f3d e34e5870
Author: Stephan <stnolting@gmail.com>
Date:   Fri Feb 24 18:23:26 2023 +0100

    :warning: rename SPI & XIP module's top interface ports (#504)

commit e34e587044bd1a87c9c9e3d371e411106702dcd5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Feb 24 18:13:55 2023 +0100

    [rtl] restore original IMEM image (revert)

commit 6fa0d8d84c125e403b91b074812db66722285110
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Feb 24 17:55:52 2023 +0100

    [CHANGELOG] typo fix

commit 49f4f7e53c41f91dd27dcd9b55fafba6e30b4853
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Feb 24 17:31:49 2023 +0100

    [rtl]system_integration] another typo fix...

commit 956ee325e715e125fe282ef52bb6b64ffcb43633
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Feb 24 17:28:23 2023 +0100

    [rtl/system_integration] typo fixes

commit 5bd120635d183d38de9517cd0af38c29fd1a0e81
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Feb 24 17:28:06 2023 +0100

    [CHANGELOG] add v1.8.1.2

commit c03b02d5003fe11520c7e0a65564556640e99eeb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Feb 24 17:26:25 2023 +0100

    [docs] rename XIP and SPI ports

commit 15328dd417634c8600cc16780ce2a2a5b97f2c6b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Feb 24 17:22:10 2023 +0100

    :warning: rename SPI & XIP top ports

commit ccc01f3dea4e0dd841899490f2f5345d619dfab7
Merge: ca00e1e2 5c4724f3
Author: Stephan <stnolting@gmail.com>
Date:   Fri Feb 24 08:03:12 2023 +0100

    [CFS] add another 64 interface registers (#503)

commit 5c4724f37de41c43b6e24ab3c12997839e2f71dd
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Feb 23 20:51:02 2023 +0100

    [CHANGELOG] add v1.8.1.1

commit c9803a8a5ae48983bf133db2b65df3173f422a1e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Feb 23 19:52:08 2023 +0100

    [sw/lib] add another 32 registers to CFS

commit a692690694d6763cb57d96366727a83ec1ed7f5c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Feb 23 19:49:06 2023 +0100

    [sw] CFS example: minor comment edits

commit 940a4860a3b450d7fbb2a4597b8e16ed4df24f72
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Feb 23 19:48:49 2023 +0100

    [docs] update CFS section

commit 118b186bf31f3acd646a2dcbb7e35595937ed439
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Feb 23 19:35:50 2023 +0100

    [rtl] CFS: add another 32 interface registers

commit a9f14a882795078ae64a5dca63fb8d4a892bb7ec
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Feb 23 18:35:52 2023 +0100

    [sw] add test program and Zicond intrinsics

commit 30c72b1eca41f2af285c021d207c7af49cf5aa51
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Feb 23 18:31:29 2023 +0100

    [sw] prepare Zicond test program

commit ddf7c0b1a576a88835c7a799dd3d3e83b4ae48e0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Feb 23 18:28:04 2023 +0100

    [docs/references] add Zicond ISA spec

commit 14f1b50e26ea047b625daa1aeb39848f90bcfdf1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Feb 23 18:27:33 2023 +0100

    [rtl] add 'Zicond' ISA extension's co-processor

commit ca00e1e23f63a89ebcd9c6bfb8fe99bb86c06d99
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Feb 23 18:26:05 2023 +0100

    :rocket:  preparing new release v1.8.1

commit 1e55f5fe4e499270994f18a2e3050d6188f05daf
Merge: 1eb54cb4 f98e874b
Author: Stephan <stnolting@gmail.com>
Date:   Thu Feb 23 18:14:02 2023 +0100

    :warning: remove SLINK module (#502)

commit f98e874b66b6d7a042be61244265ff104c1b9e5d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Feb 22 21:05:43 2023 +0100

    :warning: remove SLINK interface

commit accc6f3507b3c284948406632e22932d1879585a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Feb 22 21:04:59 2023 +0100

    [CHANGELOG] add v1.8.0.10

commit 0a92ab215e942acc93135eb5c19c3025408da6cc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Feb 22 21:04:43 2023 +0100

    [docs/datasheet] remove SLINK

commit 05db66d8dbfe59ccbf386a665011845f67f272d8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Feb 22 21:03:51 2023 +0100

    [docs/ug] remove SLINK

commit ca701507733bc155fde1c03610f3a7677b2b9319
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Feb 22 20:53:38 2023 +0100

    [sim] update number of test cases

commit 65ac9633bdafe88a7250ba5a6bc7cdb87fd3e97b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Feb 22 20:51:37 2023 +0100

    :warning: [rtl] remove SLINK interface module

commit 903f43e3baa23f7b701a153b21fc8e301217e7fa
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Feb 22 20:50:01 2023 +0100

    [sw] remove SLINK tests

commit 977c800f9433eeabd47ed348100ddc803061d6ba
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Feb 22 20:49:51 2023 +0100

    [sw] remove SLINK HAL

commit 8ae56e797201af6be1be55339f42079ca48e4e2a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Feb 22 20:48:50 2023 +0100

    [sw] remove SLINK demo program

commit 7c863ee77ba161d198db2a978cf12fc40020a589
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Feb 22 20:40:24 2023 +0100

    [sim] remove SLINK module

commit 04982655e1a2426895d3bd44bdf5912e3dbf49f0
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Mon Feb 20 21:12:20 2023 +0100

    remove some blank lines, minor comments

commit 1eb54cb444b8a8e4fef9b77336c8e5c0799979dd
Merge: 76693bc8 3e079fc5
Author: Stephan <stnolting@gmail.com>
Date:   Sun Feb 19 21:06:20 2023 +0100

    ‚ö†Ô∏è constrain & relocate PWM module (#501)

commit 3e079fc5b3ae343740c97d0a84ab726f9ead734a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Feb 19 18:55:40 2023 +0100

    [rtl] PWM module address space fix

commit d4964356f3eca8e30323a793e08328ccb722470d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Feb 19 18:21:39 2023 +0100

    [CHANGELOG] add v1.8.0.9

commit 8affef1b04047038735da9b4cf1f727cd114e0a1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Feb 19 18:21:24 2023 +0100

    [sw/svd] update PWM module

commit 82dec6086bf210cbaaf3bac863ce3af46d8af8bf
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Feb 19 18:21:11 2023 +0100

    [docs] update PWM sections

commit f7ec8b8d79696c899d581449fefdff0193ddead9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Feb 19 18:20:34 2023 +0100

    [docs/figures] update PWM module
    
    constrain number of channels to 12

commit c68ec7cc7fccd5e37ceb9f10177d462e2158d60c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Feb 19 18:14:56 2023 +0100

    [sw] update PWM libraries and example

commit 821a5a2f374fef79e1cdc869278cb7f2f316d01d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Feb 19 18:14:28 2023 +0100

    update PWM generic and port

commit 62f1a0f9aa08d238abf3e15585133fd765bbe4f3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Feb 19 18:13:38 2023 +0100

    :warning: [rtl] constrain number of PWM channels to 12

commit 90ebfc2f87d838921ef35f864259e293613eb409
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Sun Feb 19 12:32:39 2023 +0100

    as discussed in #499 use common functions for UART0/1 and achieve backward compatibility with c macros

commit 76693bc8f02afd674a9857e7cc324322f2d2a9fa
Merge: 1b76bca4 583da0e6
Author: Stephan <stnolting@gmail.com>
Date:   Sat Feb 18 21:30:01 2023 +0100

    üêõ [rtl] fix (minor) bug in co-processor monitor (#500)

commit 583da0e60a9a778046b3e935417064f40aef1356
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 18 19:09:06 2023 +0100

    [CHANGELOG] add v1.8.0.8

commit 7e859659d055c16faac812370f77e8713e5a9b9a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 18 18:58:55 2023 +0100

    [sw/example] add CFU exception example

commit e2e297a555d3444730568af2fb47292db8adffac
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 18 08:51:47 2023 +0100

    [rtl] CFU: code cleanup, add notes about CFU exception

commit 952b5c8c0dab4a1d34f557752cdf2a8d7a833439
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 18 08:51:27 2023 +0100

    [rtl] SYSINFO: code clean-up

commit 260f4bd791760499016a08d68d86a51987e1713c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 18 08:50:54 2023 +0100

    :bug: [rtl] fix minor bug in CP exception logic

commit 1b76bca4dae66de378450743289a2aa9daca2145
Merge: 8a6e8743 d44d4579
Author: Stephan <stnolting@gmail.com>
Date:   Tue Feb 14 12:26:34 2023 +0100

    [sw] add '_zicsr' to default MARCH configuration (#496)

commit 8a6e8743f8ae05a52783afe597538d8fe12da965
Merge: cc314a90 5dc205c6
Author: Stephan <stnolting@gmail.com>
Date:   Tue Feb 14 07:13:06 2023 +0100

    Add run.py dump of VHDL-LS library mapping (#494)

commit cc314a9028d589c8192efe495efccbc17bd5156d
Merge: 6184621c 92f89364
Author: Stephan <stnolting@gmail.com>
Date:   Tue Feb 14 06:36:24 2023 +0100

    [rtl] minor trap logic optimizations and fixes (#497)

commit 5dc205c6ea5bc31e5a18ebb8728a314058526425
Author: kraigher <olof.kraigher@gmail.com>
Date:   Mon Feb 13 21:40:57 2023 +0100

    Fix typo
    
    Signed-off-by: kraigher <olof.kraigher@gmail.com>

commit 7a1536f6121cbcb4cf17732a512e6a4dca6464cb
Author: Olof Kraigher <olof.kraigher@gmail.com>
Date:   Mon Feb 13 21:08:51 2023 +0100

    Add VHDL development environment chapter

commit 6f27ebf092fcfd7f821aa72a665744cfa76f6d17
Author: Olof Kraigher <olof.kraigher@gmail.com>
Date:   Mon Feb 13 20:51:57 2023 +0100

    Use built-in json package to create toml file without dependencies

commit 13a568368168b901ae6ddadfd8012706fb346d87
Author: Olof Kraigher <olof.kraigher@gmail.com>
Date:   Mon Feb 13 20:36:24 2023 +0100

    Ignore vhdl_ls.toml generation if toml library does not exist

commit b1cfaadace17e08145f846fb126b168472cc6a59
Author: Olof Kraigher <olof.kraigher@gmail.com>
Date:   Sun Feb 12 19:23:36 2023 +0100

    Add run.py dump of VHDL-LS library mapping

commit 92f89364717cc5045e330ae8b91bc9d41176fc33
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Feb 13 19:45:26 2023 +0100

    [CHANGELOG] add v1.8.0.7

commit 8b34475801331c4cbb9ad719500fd5d54c4258c7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Feb 13 18:44:00 2023 +0100

    [rtl] minor trap logic optimizations and fixes

commit d44d45795066e18fd820676ffcad47cbf7757414
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Feb 13 18:05:23 2023 +0100

    [docs] use 'rv32i_zicsr' as minimal ISA configuration

commit 7442530a8e68a5c6659b913671b847de88348f7e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Feb 13 18:04:56 2023 +0100

    [sw/common] add '_zicsr' to default MARCH configuration

commit 6184621c8b53188e51b3e5b6a58f656827b6ae7f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Feb 12 19:49:52 2023 +0100

    [docs] fix UART0/1 PDF tables

commit 84cff79eee5d5bb0048441bc7d801890adb2eb97
Merge: b2cefc8e 5f247665
Author: Stephan <stnolting@gmail.com>
Date:   Sun Feb 12 16:03:14 2023 +0100

    ‚ö†Ô∏è Replace IO_GPIO_EN generic (#491)

commit b2cefc8e09443d1ffeab129557d18af641bdc6f4
Merge: d01da1ff 1127e01a
Author: Stephan <stnolting@gmail.com>
Date:   Sun Feb 12 11:34:07 2023 +0100

    [sw/lib/include/neorv32.h]: remove redundant uart typedef (#493)

commit 1127e01a3e6f14c2c1fa4ef75912350bc75ebb5d
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Sun Feb 12 11:09:41 2023 +0100

    [sw/lib/include/neorv32.h]: remove redundant type definition for uart0/uart1 now is common register handle neorv32_uart_t used

commit 5f24766547d2fce33a6a70223ad694271dd15d56
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 11 19:47:35 2023 +0100

    [docs] update GPIO generics and description

commit e89a9defde3ad386c6cba84abeba2df0f8616842
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 11 19:41:41 2023 +0100

    [rtl] fix wrong generic

commit 35f7b8315fa53e51f82e8121366c712b0a951308
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 11 19:31:37 2023 +0100

    [rtl] update test setups

commit 65199996f226820e3b9006d2c28fb66d2444483d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 11 19:12:24 2023 +0100

    [CHANGELOG] add v1.8.0.6

commit 74cc86ad3d510bc173c2f88553c4f8c27abe25b8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 11 19:08:20 2023 +0100

    [rtl] remove std_logic wrapper

commit 4dc1b166d45d80c7a3de59477784c883863ee419
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 11 19:08:07 2023 +0100

    [rtl, sim] update GPIO generic

commit 2d219a498c94773a5c1f118b505666ff591ec430
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 11 19:07:13 2023 +0100

    :warning: [rtl] GPIO: change generic to allow fine-tuning of #IOs

commit d01da1ffbb22765876814e40f1e26cdd720df0a3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 11 18:43:36 2023 +0100

    [sw/lib] RTE: minor fixes and edits

commit 7b687cdd6fe1ec3be2ea1d55dc67b0346891a68e
Merge: b22ebf83 a3ecf604
Author: Stephan <stnolting@gmail.com>
Date:   Fri Feb 10 20:32:34 2023 +0100

    [rtl] add co-processor timing monitor (#490)

commit a3ecf60401af052163d376b395ba02b3519f336a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Feb 10 20:01:04 2023 +0100

    [CHANGELOG]a dd v1.8.0.5

commit 4cd505aa2b60cb27cbba19a6210e97d7a495df7b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Feb 10 19:46:03 2023 +0100

    [docs] add co-processor monitor notes

commit e8ce63ee743305e1f8813370e246cf27a393912f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Feb 10 19:45:45 2023 +0100

    [rtl] spaces cleanup

commit badcaaad3907bd0e85db7c818a2d7a7936632aca
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Feb 10 19:45:33 2023 +0100

    [rtl] add co-processor monitor
    
    automatically terminates a co-processor operation if it takes too long

commit b22ebf83356d94e6f6c29a38eec11d8aee509e00
Merge: 2231db55 f9a96f39
Author: Stephan <stnolting@gmail.com>
Date:   Fri Feb 10 13:48:32 2023 +0100

    [rtl] CPU: use record as main control bus type (#489)

commit f9a96f3952bbeb2a1ae90a3b419fe3b0fd008c99
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Feb 10 12:56:46 2023 +0100

    [CHANGELOG] add v1.8.0.4

commit 27f8d8a5b12b7b05895d2317e042897817a3fd7a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Feb 10 12:55:31 2023 +0100

    [rtl] add 6th CPU co-processor slot
    
    yet unused

commit d768d48a3563ce2904dde0383b32b5d6daea9678
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Feb 10 12:44:38 2023 +0100

    [rtl] CPU: use record as main control bus type

commit 2231db552ac36a3aaf0bf8d65228aa5d32d7e209
Merge: 1f42a271 305e5917
Author: Stephan <stnolting@gmail.com>
Date:   Tue Feb 7 06:16:06 2023 +0100

    [rtl] CPU control optimization (#487)

commit 305e5917256c882685c01182dcbf12a63337820b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Feb 6 20:45:20 2023 +0100

    [rtl] fix "undriven signals" warning
    
    -> csr.mhpmcounter_nxt

commit 4fddc13aabb1f31b0b5d06b38b2704f22d0b0955
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Feb 5 21:20:20 2023 +0100

    [CHANGELOG] add v1.8.0.3

commit 891497f86449e4138b9f91d8f0932b82778fb0df
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Feb 5 21:09:46 2023 +0100

    [rtl] CPU control optimization

commit 1f42a271e61fe5271761d89af24badd6d8b2181a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Feb 5 09:47:47 2023 +0100

    [sw] remove trailing spaces

commit b9c2e5f29cc6e4c7ce26c06f8848b00ac6dfe3af
Merge: fdae3c1e dee119c7
Author: Stephan <stnolting@gmail.com>
Date:   Sat Feb 4 18:00:11 2023 +0100

    [rtl] rework mip csr (#486)

commit dee119c79a655b014d7835f2fb4537050f5d4d01
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 4 17:39:54 2023 +0100

    [sw/example] minor edits(fixes

commit ad10a9f82341ea97316a9201c218f4ea9dd47b4c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 4 17:17:04 2023 +0100

    typo fix

commit 96ae41af438a42d5d47f0ee9c278e625724e1cc1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 4 17:09:41 2023 +0100

    [sw/example/processor_check] minor edit
    
    :bug: debugging...

commit 45cb5d6e12a0b548d882714efe45c5abfed116b3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 4 17:00:06 2023 +0100

    Update CHANGELOG.md

commit 4aa4468725c6243b2ee72b3463d748063f91cd0e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 4 14:56:20 2023 +0100

    [sw/example/processor_check] minor edits/cleanups

commit e304416a49c5499d01a603000c1178532db1d5b9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 4 14:55:13 2023 +0100

    [rtl] fix mip csr RISC-V incompatibility
    
    - clean-up trap controller VHDL code
    - remove trailing spaces

commit 73e47303c0403924de5f64b270a3e81173f460ce
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Feb 4 14:14:40 2023 +0100

    [docs] remove MIP CSR incompatibility notes

commit fdae3c1e1c6446fd60c2b16fe103b90b451655b7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Feb 2 19:45:31 2023 +0100

    [rtl/core] remove trailing spaces
    
    Thanks Notepad++ ;)

commit 7aa42998db37872f842082f3c84ab1a0053fe40d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Feb 2 16:46:09 2023 +0100

    :lipstick: [docs/figures] minor edits

commit f3a807f6f14540ad76131295afa1ef8a2ba62070
Merge: 5be4ae24 cb43f50a
Author: Stephan <stnolting@gmail.com>
Date:   Thu Feb 2 04:41:59 2023 +0100

    [rtl] Cleanup CPU interrupt controller (#484)

commit cb43f50a405cf8b11e1fe85b99abb7be412f977d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Feb 1 21:02:12 2023 +0100

    [CHANGELOG] add v1.8.0.1

commit ff922aaa6bb5c64a31152d969a074fd110307f7e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Feb 1 20:50:17 2023 +0100

    [rtl] cleanup IRQ logic
    
    fix raise condition in FIRQ trigger / FIRQ ack

commit 6e96bba2178a22f4603bc7271acf12113719f2b2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Feb 1 20:49:43 2023 +0100

    [docs] add notes regarding MIP CSR

commit 5be4ae24ecef4e45d2b97bea280ee99e34fa1c08
Merge: e779f43a 6b491dee
Author: Stephan <stnolting@gmail.com>
Date:   Wed Feb 1 18:51:12 2023 +0100

    üíÑ [docs] update/rework figures (#483)

commit 6b491dee812fa0d65294e50648b558a91302c096
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Feb 1 18:43:06 2023 +0100

    [docs] typo fixes

commit dc3d89ddbe6b1b2b47f5e1973e38eb0f427839ed
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Feb 1 18:39:15 2023 +0100

    [docs] update logos

commit bc7884b727eafca9bbfeeaba3b7b7e64aa588a50
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Feb 1 18:37:43 2023 +0100

    [docs/figures] update figures

commit e779f43ae55218d82f4fc5164ccd65a458e3509f
Merge: 92cd2536 8c8fa516
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 31 21:40:08 2023 +0100

    [docs] add note about platform specific DTMs (#482)

commit 8c8fa516fd6e33438aceb4e2c971e0dbf5a57b9b
Author: NikLeberg <niklaus.leuenb+github@gmail.com>
Date:   Tue Jan 31 20:20:17 2023 +0000

    [docs] add note about platform specific DTMs

commit 92cd2536190a5ea2e060eb851a45752c81ad27b4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jan 27 19:54:11 2023 +0100

    [sw/common] CRT0: fixed missing default entry label ("_start")
    
    Thanks to @shahzadmuzaffar

commit 809fa4b90a415d6dc9e9e4fd9112ec01dc9a8ba0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jan 25 20:16:35 2023 +0100

    [rtl] add linebreak for long "report" statements

commit a004fb5128dd793944db07071ef0689ca8f1b82c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jan 25 19:13:08 2023 +0100

    :rocket:  preparing release 1.8.0

commit dd0053c0d3f5b70f6522be700c296bc2711f3127
Merge: bed9c30b 9ede2db7
Author: Stephan <stnolting@gmail.com>
Date:   Sat Jan 21 19:21:55 2023 +0100

    [sw] cleanup and update software framework (#478)

commit 9ede2db72785415dd3a77c578de207f53c50e160
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jan 21 15:28:10 2023 +0100

    [docs] software: minor updates

commit b1d45485364778ab2c04151b00ca8e2040b61d89
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jan 21 15:27:56 2023 +0100

    add v1.7.9.10

commit bd05cb56405e43310f6ebe6e60d728748d69d89a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jan 21 15:27:25 2023 +0100

    [rtl] update pre-compiled application images

commit c4c7db102a859243605702c9745175f0e4380829
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jan 21 15:27:11 2023 +0100

    [sw] update bootloader

commit 48f7f3637823246d7b71f3048ab60e7a33ba51f5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jan 21 15:26:59 2023 +0100

    :bug: [sw/common] fix bug in crt0; minor updates

commit 0f3a01d86e0066f4496cde1917d3876d0b0f819f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jan 21 15:00:38 2023 +0100

    [sw] update processor check program

commit 45c87099bd6bc5fa2e2eb3943d63da7c55e8436b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jan 21 14:59:17 2023 +0100

    [sw/example] update example programs

commit ff24de0f05188e96e089b39267a9c38796944dca
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jan 21 14:49:05 2023 +0100

    [sw/lib] cleanup CPU helper functions

commit bed9c30bd44a0c5f8c9659cb967dbd1b00c2725a
Merge: 7e385d1f 72118ebb
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 20 14:42:45 2023 +0100

    :warning: Rework CPU counters (#477)

commit 72118ebb63bcb360b101d00511cb21bdca41fb37
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jan 20 14:33:30 2023 +0100

    [rtl] revert mie/mip edit

commit 40a36c915e1a841293da549ab372487df31ba534
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jan 20 10:47:38 2023 +0100

    [docs] minor updates and fixes

commit 8092386a5401e75c61ae5495f950f6525329c60a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jan 20 10:44:52 2023 +0100

    [rtl] minor CSR optimizations
    
    - optimized mcountinhibit CSR logic
    - clearing mie will no longer also clera mip

commit 976c1c39ec4d83d0f8b80f94fc9a39fbad4a57ca
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jan 18 19:09:59 2023 +0100

    [docs] CSRs: cleanups and updates

commit 0d8bac54954d6b11740d91b4b77972d5ca6ce46b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jan 18 19:09:42 2023 +0100

    [docs] minor cleanup

commit 63a32bc86f890c987a9de2465b29de333faac2a2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jan 18 19:09:24 2023 +0100

    [docs] Zihpm: add user-level counter CSRs

commit 6e7cb1961ca3404f58274f0f7e9187647efd724a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jan 16 19:02:01 2023 +0100

    [docs] CPU/Zicntr: remove mtime input and time CSRs

commit 27aab6d950226df04e15b4e3c7b298b8f33177c2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jan 16 19:01:01 2023 +0100

    [rtl] minor FIFO level pointer edit

commit b6e4ce48e2e72c4b8861c4d34b481684bcd6cee7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jan 16 19:00:51 2023 +0100

    [rtl] comment edits

commit 7e385d1fecad01e46d23bf893ef9d32af56b435d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jan 15 19:50:17 2023 +0100

    [docs/ug] minor updates

commit 26662f8a485e6004361635036e20cbf5b7db2f10
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jan 15 17:45:34 2023 +0100

    update processor_check program

commit 1029248c30460328e5218cbb3dec8dca9ce2572a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jan 15 17:44:59 2023 +0100

    [sw/lib] cleanup CSR definitions

commit 290b96db2a92a0d1147b7b820110bdc0145b4e69
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jan 15 17:30:49 2023 +0100

    [rtl/processor_templates] cleanups

commit 168e3f2aa04b44be7200513a5817b92019a6a9d3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jan 15 17:23:01 2023 +0100

    [CHANGELOG] add v1.7.9.9

commit 6482b9ee74f023e0bd2eeef66ef76a50170b754a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jan 15 17:22:34 2023 +0100

    :warning: [rtl] rework CPU counter CSR logic
    
    - remove time[h]CSRs
    - hardwire mcounteren to all-one
    - add user-level hpm counter CSRs
    - rework CSR access check logic

commit a03efef64de3d86ed9ef4a3ad1631f31536d86e6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jan 15 17:21:31 2023 +0100

    [rtl] update package

commit 3c01e07baf95f6ed7853f379838a27b3c2297257
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jan 15 17:17:14 2023 +0100

    [docs] remove mtime top entity ports

commit f04ef96310546448eae5d18593546b52e65ede71
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jan 15 17:14:42 2023 +0100

    [rtl] MTIME: reset all registers to zero

commit 68832c9b6cb35536ac37f0905a4352f44cf387f2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jan 15 17:13:15 2023 +0100

    [sw/lib] remove functions using time CSRs

commit 8e9286a21769be0b9448fd49919200cd0315b290
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jan 15 10:25:01 2023 +0100

    [rtlsystem_integration] remove mtime ports

commit 639422a53b5219a496fbd1173487e4f925e50ff4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jan 15 09:51:03 2023 +0100

    [sim] remove mtime interface ports

commit e569cda544f871621293dca4b0365c72697a77c7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jan 15 09:50:35 2023 +0100

    [rtl] remove CPU time[h] CSRs

commit 43b82379b6fc05fc7130e68cf40d668aadb8385b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jan 15 09:43:12 2023 +0100

    :warning: [rtl] remove mtime_i and mtime_o top entity ports

commit 85fb3be97ab8429e3f57f54cb6d3a666537cfbc1
Merge: 4e00530f 2bc4c36c
Author: Stephan <stnolting@gmail.com>
Date:   Sat Jan 14 22:26:47 2023 +0100

    [rtl] VHDL cleanups (#476)

commit 2bc4c36cbce1ccea34e4558650c0b51bed7df300
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jan 14 21:52:21 2023 +0100

    [CHANGELOG] v1.7.9.8

commit ce0663cfde14d7c853bac506660dac97d773eea5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jan 14 21:48:50 2023 +0100

    [rtl] rework PMP CSR read access
    
    + fix minor bug in instruction fetch

commit c4572791236ebcb92a6598d35c1e7ef9688ec0f1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jan 14 21:37:29 2023 +0100

    [rtl] code cleanup

commit 27b7e719370ed792bca66d116710d8756099752c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jan 14 21:36:47 2023 +0100

    [rtl] FIFO: minor optimiziation

commit a2e2f0465bec1643024d1fc9ad2f5b0950096cbf
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jan 14 10:47:57 2023 +0100

    [rtl] CPU CTRL: VHDL style edits
    
    - use if-generate for issue engine configuration (depending on C extension)
    - do not use variables is sync. processes

commit 4e00530ff1e7d05123f8daea4836eb5438fbffbd
Merge: 81012c17 29d494d4
Author: Stephan <stnolting@gmail.com>
Date:   Wed Jan 11 20:11:49 2023 +0100

    :warning: rework watchdog timer (WDT) (#474)

commit 29d494d4e5413c5f5712544afaa4f667ce985d9a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jan 10 21:18:05 2023 +0100

    [sw/example] typo fix

commit 98136ec533502263248a483165f439072b317c27
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jan 10 21:08:50 2023 +0100

    [CHANGELOG] add v1.7.9.7

commit e99c51b554f0c172e8b6d139f7f474275877aa97
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jan 10 21:08:39 2023 +0100

    [docs] update section WDT

commit 6b7bc2455ebd5b9ff273d44d67b2639fb3cd2265
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jan 10 21:08:23 2023 +0100

    :warning: [rtl] rework WDT

commit e8b426c679cbac8e2b7c9ada47e05e82646eb97c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jan 10 21:02:18 2023 +0100

    [sw/example] adjust processor_check for new WDT

commit 99595013babd15c6527cb856bfd981d5133206d5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jan 10 21:02:04 2023 +0100

    [sw/example] update WDT demo program

commit 54848689eb46af0519c9ee95f65c1783ace9718b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jan 10 21:01:32 2023 +0100

    [sw/lib] update WDT HAL

commit 81012c1727c25dbf5ce7d9c2d163ba7b872aaaad
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jan 9 20:28:26 2023 +0100

    [rtl] update exe images due to changes in crt0

commit d5c030dfed0045f1c35520134f8426e0a7785eaf
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jan 9 20:27:46 2023 +0100

    [crt0] clear mie CSR to disable IRQs after main returns

commit 42f31e2789b98f37f9c7efea51cd1bb381a5e69f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jan 9 17:40:18 2023 +0100

    [rtl/core] comment fixes

commit 64b8b1af5fcfa61d3e9d55cf2d544abd6ec57113
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jan 9 17:35:28 2023 +0100

    typo fixes

commit bb10ad0c497116d82aeff36c7aec560b4c7f7d22
Merge: 09678a5b fc1a0879
Author: Stephan <stnolting@gmail.com>
Date:   Sun Jan 8 10:34:34 2023 +0100

    [rtl/test_setups] add on-chip debugger test setup (#473)

commit fc1a087970d23d13cbf877753cc098572dc8f60e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jan 7 13:36:57 2023 +0100

    [docs/ug] minor edits

commit 09678a5be6f5e99d63f3ec8ccf29e84c8d3e86e0
Merge: 55c3a892 62ce9313
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 6 20:27:30 2023 +0100

    [rtl] update TRNG (#472)

commit 97792d6ec7cb3b2352f808f173aada53d3775007
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jan 6 19:21:38 2023 +0100

    [docs/ug] update hardware setup section
    
    add new OCD test-setup

commit eb723aa60e2bea4ac352481ef898c70c63f4f663
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jan 6 19:21:19 2023 +0100

    [rtl/test_setups] update README

commit 959b792cc0ead88acc81ff2c0e46248745100927
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jan 6 19:20:36 2023 +0100

    Create neorv32_test_setup_on_chip_debugger.vhd

commit 55c3a892dd6163c77d2b6d69554981da4ff38194
Merge: ed4948b6 dc2db3ce
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 6 19:19:47 2023 +0100

    [sw/example/demo_spi_irq]: make read/write data pointer and busy flag‚Ä¶ (#471)

commit 8df7f8123d3fd05206636e1682da22c616b92b46
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jan 6 19:15:54 2023 +0100

    [rtl/test_setups] minor edits

commit ed4948b67da498c019cdcb065c49798e373ca790
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jan 6 19:15:09 2023 +0100

    [docs] minor edits

commit a15b45b0b2d526ad40583bc67c1b2e23e34860ff
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jan 6 19:15:01 2023 +0100

    [sw] minor edits

commit 62ce93136ec76f1c8d9e6721ac27245e39ff6ea2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jan 6 19:13:58 2023 +0100

    [CHANGELOG] add 1.7.9.6

commit bff3935b1cb66f7d70803c8c46f1ca0fb736a00c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jan 6 19:12:37 2023 +0100

    [rtl] update TRNG
    
    add optional reset input

commit dc2db3ce5d02e6113b136a7a5ca484021290ff76
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Fri Jan 6 17:51:30 2023 +0100

    [sw/example/demo_spi_irq]: make read/write data pointer and busy flag volatile to ensure to have always the non cached version. Correct variable name 'uint32Fifo' to 'uint16Fifo' cause its as uint16_t defined.

commit 94caf248072d52c587ac4e03448a62cd77e87763
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jan 6 15:45:53 2023 +0100

    [docs] minor edits & fixes

commit 008e4c37e504215a568d017788e92a869b859d1c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jan 6 15:42:53 2023 +0100

    [sw/lib] minor edits and cleanups

commit 4059debbbc63db5401cef48e8021736a6037bead
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jan 6 15:38:18 2023 +0100

    [sw/example] TRNG: add simple NIST tests

commit d0d062351b78674545308d1cba97df8879d4178a
Merge: 0fd7f196 8a9dc9e6
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 6 15:32:21 2023 +0100

    [rtl] CPU: logic optimization (#470)

commit 8a9dc9e6190f892a598a9fea6efcec7221d329d1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jan 6 11:41:33 2023 +0100

    [CHANGELOG] add v1.7.9.5

commit 544abd9f6a491d0fcd89bbe9a5285ba0f2656b84
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jan 6 11:28:00 2023 +0100

    [rtl] CPU: logic optimization
    
    fix minor bug in trigger module handling: trigger match may enter debug mode only if tdata1.dmode is set

commit 0fd7f1964cda928d8336e0d0ce190612f87bdc87
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jan 6 08:23:45 2023 +0100

    [docs] typo and layout fixes

commit a3254756b25a0b6b7545435ac75f603724fee24a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jan 5 21:03:08 2023 +0100

    [sw/openocd] set default JTAG speed to 2MHz

commit 2c41e6377004679c1107c10ca87b3ec71328a447
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jan 5 21:02:22 2023 +0100

    [rtl] DM: comment edit

commit be50a0074455668bb151adaeeac2acfff242e80e
Merge: 91bd872a c52963a9
Author: Stephan <stnolting@gmail.com>
Date:   Thu Jan 5 20:23:09 2023 +0100

    Fix value of SYSINFO_SOC_IO_ONEWIRE in NEORV32_SYSINFO_SOC_enum (#469)

commit c52963a9492587c700b39710bcadc117d959ec9a
Author: tmeissner <programming@goodcleanfun.de>
Date:   Thu Jan 5 19:40:37 2023 +0100

    Fix value of SYSINFO_SOC_IO_ONEWIRE in NEORV32_SYSINFO_SOC_enum

commit 91bd872a5a97fdcdc44418d1ba7d3b051b708e2d
Merge: 60d96f93 cf45e521
Author: Stephan <stnolting@gmail.com>
Date:   Thu Jan 5 17:55:55 2023 +0100

    [rtl] OCD: update DTM and DM (#468)

commit 60d96f93095e4cdcc13730f648bf658c002096ce
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jan 5 17:44:12 2023 +0100

    [docs] typo fix

commit cf45e521fe78565b3fd34213fc76108bb8846bf0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jan 5 17:43:14 2023 +0100

    [rtl] DM: fix reset issues; code cleanup

commit 7398fdb1afc4b0faba2e4f4f33f4f8542179489e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jan 4 19:41:22 2023 +0100

    [CHANGELOG] add v1.7.9.4

commit 1c681a0386fb1ab244fcf6df80e4641e01426268
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jan 4 19:41:03 2023 +0100

    [docs] update OCD/DTM section

commit 89791eab7aa106957261eeef5c24939403481038
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jan 4 19:37:34 2023 +0100

    [rtl] OCD: update DTM and DM
    
    - remove DM haltsum0 register
    - use RISC-V-compatible DMI signals
    - fix DTM error flag logic
    - minor edits and updates

commit 8f39d92bc5914be49f1e9c03649464e7dd0f0327
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jan 4 19:03:05 2023 +0100

    [docs] minor edits and fixes

commit 254b76b19f37973145404ef80c9e56ff2d90ff1f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jan 4 19:02:15 2023 +0100

    Update LICENSE

commit 74c0817a1e7cd254fc9dff0153c88591b86593e7
Author: Stephan <stnolting@gmail.com>
Date:   Wed Dec 28 13:02:51 2022 +0100

    [sw] rename library functions (#467)
    
    * [sw/lib] rename library functions (UART + RTE)
    
    * [sw/example] change library function calls
    
    * [sw/lib] change library function calls
    
    * [sw/lib] add backwards compatibility layer
    
    * [docs] minor edits/fixes
    
    * [sw/lib] comment edits
    
    * update bootloader

commit 5a0d9dc889d3a21b954706094517a5836d7ba2ce
Merge: e15b6e00 5f8f3b4a
Author: Stephan <stnolting@gmail.com>
Date:   Sat Dec 24 09:04:09 2022 +0100

    ‚ö†Ô∏è rework CPU debug spec ISA configuration; ‚ú® enhance trigger module (#465)

commit 5f8f3b4a149b1d426ef00ecd86c74c22b3662914
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 23 20:39:53 2022 +0100

    [rtl] clear mstatus.mprv when leaving debug mode in a lower privilege

commit 909827a90d0a347b288c1592b8378fb2bd44b735
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 23 20:36:33 2022 +0100

    [docs] add note regarding PMP rule bypass when in debug mode

commit ae4e2a202883b4ff31365e3ca519c1bbf3218964
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 23 20:36:02 2022 +0100

    DTM: add "relaxedpriv" flag (always set)
    
    When in debug-mode all PMP rules are ignored making the debugger have maximum access rights.

commit 5b801b5edf192f4521c27c9716b2a80c31bda5f7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 23 20:01:45 2022 +0100

    [rtl] CPU control: "Sd*" extensions rework
    
    * add explicit generics for "Sdext" and "Sdtrig" ISA extension
    * make trigger module available for m-mode software
    * provide more configuration options for the trigger module

commit cfacb79ff7d44a132f0d382cffa97f3537fc6977
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 23 20:00:47 2022 +0100

    [docs] update section "trigger module"

commit b315616ff9cee66550010ec28b3c26654b3727b7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 23 20:00:31 2022 +0100

    [README] add "Sd*" ISA extensions

commit 4e355e9358aba5d3bb95b46265e52062f41da19c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 23 18:23:19 2022 +0100

    [sw/example] add trigger module example program

commit cf9ebced735902e2744b69c810ce5ced016ba108
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 23 18:21:10 2022 +0100

    [CHANGELOG] add v1.7.9.3

commit a385e0a9322192a9f0f062a31a8d8534f030024a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 23 17:27:02 2022 +0100

    [docs] add "Sd*" ISA extensions and generics

commit 53f8c0587a570de5c6a4da3c9f5b16c789e43fdf
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 23 17:26:10 2022 +0100

    [docs] CSR list: add debug and trigger module CSRs

commit 326f1d81fb05c7c656fb96d9198965e910e88655
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 23 17:25:14 2022 +0100

    [sw/lib] add "Sd*" ISA extension flags

commit 3575d48cd3efec0e4f2194f6d83807fb52d2ed2c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 23 17:24:49 2022 +0100

    [rtl] add "Sd*" ISA configuration generics
    
    To fine-configure the debug-mode extensions

commit e15b6e001f3b0e6c7223e9b3d70378a35f6c920c
Merge: 1490f231 2c052c4a
Author: Stephan <stnolting@gmail.com>
Date:   Fri Dec 23 13:49:58 2022 +0100

    Upgrade on-chip-debugger (#463)

commit 2c052c4a2fce3dacacd40cce3e51a2fb8398691e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 23 13:28:17 2022 +0100

    [docs] update section "on-chip debugger"

commit 2688137bbc24587ba98ebd45e631e6b3869fcbb3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 23 12:29:29 2022 +0100

    [rtl] fix debug entry event priority

commit 8f282f2e0fee58cb22a723e522d5f223e8691ebc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 23 12:23:25 2022 +0100

    [rtl] comment edits

commit 04a7a595a00b679c69be131219a06b522e42b5d8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 23 11:49:48 2022 +0100

    [rtl] rework debug module

commit a8dcca4776fde15aff1b782eee10b36a78615b54
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 23 11:48:58 2022 +0100

    [rtl] DTM: minor fix

commit c66344b43ee72334d4e37599866f66b77b41d911
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 23 11:48:32 2022 +0100

    [sw] fixed bug in park loop code
    
    The CPU hast to "ack" that it is halted all the time while running the park loop code.

commit 866baf11c242809ed6e9f34e637df34f8310e683
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 23 11:01:40 2022 +0100

    [CHANGELOG] add v1.7.9.2

commit ffe142a4fd4b9335292411484e10bb021a24dbe2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 23 11:01:24 2022 +0100

    [rtl] minor edits

commit 93a27b8dfa1caf49fef0ba90f544db0143dcb13a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 23 10:40:24 2022 +0100

    [rtl] rework debug transport module (DTM)

commit 9a63dd7312818f2a4b2fad71c5619331f0cb089d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 22 18:53:36 2022 +0100

    [docy/figures] update address space diagram
    
    * reduced address space occupied by OCD from 512 bytes to 256 bytes

commit 6107370d9d64628c93a4514a92555202d4158773
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 22 18:53:01 2022 +0100

    [docs] typo fix

commit 3b11de81e447ebaff36b297a364fd8834f3afb53
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 22 18:52:37 2022 +0100

    [sw/ocd-firmware] optimize park loop code
    
    Park loop now only requires 16 words ROM

commit 79fe0210a9ba15aede08ab926af3992b95e10a5d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 22 18:51:49 2022 +0100

    [sw/lib] update DM address space

commit dbcef334f9f9ad56b24ffd3568f08eba2059f023
Merge: c8f8ae2c 1490f231
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 22 18:50:34 2022 +0100

    Merge branch 'main' into upgrade_ocd

commit 1490f23141623218586f21c4292a77adae7c2b38
Merge: da29b082 17078c78
Author: Stephan <stnolting@gmail.com>
Date:   Thu Dec 22 18:49:15 2022 +0100

    Remove signal initalizations (#464)

commit 17078c7837d2e7f4cc97921cdd89a3c1a0121056
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 22 18:41:12 2022 +0100

    [docs] add reset signal note

commit 935c237a24c1dcc31a30f9158ed34b9a9385b2c5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 22 18:40:58 2022 +0100

    add v1.7.9.1

commit cd438978244469dfae09b8fba62137f9523b32d8
Author: tmeissner <programming@goodcleanfun.de>
Date:   Thu Dec 22 18:13:53 2022 +0100

    [rtl] Remove signal initalizations
    
    * Register init via bitstream  isn't compatible with GateMate FPGAs
      (error during synthesis) and Microchip FPGAs (ignored during synthesis)

commit c8f8ae2cc76548723022850f3d33e21f756a49f1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 22 17:50:30 2022 +0100

    [docs/references] upgrade debug spec

commit da29b0823cc4c92a58b68b4cda7768c4637c9f53
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Dec 21 16:40:28 2022 +0100

    :rocket: preparing release v1.7.9

commit aec195fe420dfdc1087f538b796cd4f9360f7045
Merge: d31b5046 c8c27472
Author: Stephan <stnolting@gmail.com>
Date:   Wed Dec 21 12:35:06 2022 +0100

    [rtl] CPU: optimizations and cleanup (#462)

commit c8c274722553afd3721ebb4efc82f536eab7b462
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Dec 21 06:32:54 2022 +0100

    [CHANGELOG] add v1.7.8.11

commit f59303cf4676bec9c80585bac8aeab2cbffc1218
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Dec 21 06:32:18 2022 +0100

    [docs] CSR list: minor edits

commit 4e4c44cb54482b06a70a5c6784f61c0eb757bbfe
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Dec 21 06:32:01 2022 +0100

    [rtl] CPU control: cleanups, fixes and optimization
    
    * connect reset of IPB FIFO
    * optimize branch condition logic
    * remove reset-to-don't-care
    * optimize CSR access check logic
    * close further illegal instruction encoding hole
    * minor code cleanups

commit cab5bc3373fb6776473379a273ea7275d71880e3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Dec 20 20:32:52 2022 +0100

    [rtl] CPU BUS unit: remove don't care reset

commit 217a1ec59f4c031f74095a0d1038e316669ed83a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Dec 20 20:32:35 2022 +0100

    [rtl] ALU: comment edits

commit 58238d463fede17b0b05276f2a8f2b1cd9f89cd4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Dec 20 20:32:12 2022 +0100

    [rtl] CPU CPs: remove don't care reset

commit d31b504656ce13c5d852741edefcc9967eeab348
Merge: 46a71e20 e9801df4
Author: Stephan <stnolting@gmail.com>
Date:   Tue Dec 20 20:29:17 2022 +0100

    [rt] SoC: rework r/w access logic and reset (#461)

commit e9801df4814777364ffb3a21d09075ab2fed64d6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Dec 20 20:12:15 2022 +0100

    [docs] processor reset: minor rework

commit 15bf4e974fc429a5008c5457683760a4987e1dde
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Dec 20 20:09:13 2022 +0100

    [CHANGELOG] add v1.7.8.10

commit 7a14a38d5e31fe4e92fa900bf43156774c2c7d71
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Dec 20 20:04:56 2022 +0100

    [rt] SoC: rework r/w access logic

commit 46a71e209621c268a5eb60ce4b442514708e15e2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Dec 19 22:24:28 2022 +0100

    [README] minor edit

commit 794d7f6580d596eabadbb5c5a58c85794c5e4116
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Dec 19 22:11:58 2022 +0100

    [README] layout edits

commit 5ce59abee346d972086c40b3099e849f64665e65
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Dec 19 20:25:45 2022 +0100

    [docs] clearify traps vs interrupts vs exceptions

commit c8923596cae151a9c810ef7211486156f8ccbc74
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Dec 19 20:25:19 2022 +0100

    [docs] typo fix

commit 31325db80d2e5167385357a52d95548f771a62c8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Dec 19 20:24:50 2022 +0100

    [rtl] comment edit

commit 04b021f1a69a388952c7261455dd84b34c39b3dc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Dec 18 20:31:22 2022 +0100

    typo fixes

commit b1a6b084bd29db1003f0d4f1620fa56b70586e67
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Dec 18 17:19:50 2022 +0100

    [docs] update mtval CSR description

commit a5a8a597ea2beec9ae45d377db6fa4e329e79dbf
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Dec 18 17:13:54 2022 +0100

    [CHANGELOG] add v1.7.8.9

commit ffdcdbbaa650ad2e5f7d9bb7ddea76f7576a1944
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Dec 18 17:11:55 2022 +0100

    [sw/lib] mark mtval CSR as r/w

commit d3efd3835eab5d4afb55b87ba2ce66d13c120afb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Dec 18 17:11:20 2022 +0100

    [rtl] mtval CSR: add write access

commit 9a063a659f5949a706009717807399e2b98c773c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Dec 18 11:20:14 2022 +0100

    [README] minor edit

commit 2f140c9231142d1053e9e3d69f1f23a65492c4f1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Dec 18 11:17:47 2022 +0100

    [rtl] minor rtl/comment edits

commit d3ee0fdf6f8a31a5b45076cc47327fb702afb5f5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Dec 18 11:17:29 2022 +0100

    [rtl] TOP: add i-cache + zifencei check

commit 9693648b0ec255caa34e4dd95d90048ca19b3af3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Dec 18 10:54:57 2022 +0100

    [rtl] FPU: comment typo fix

commit 2b92a7ca07ba5b6ef19f077571819d796a0cdd3a
Author: Stephan <stnolting@gmail.com>
Date:   Sat Dec 17 21:53:12 2022 +0100

    üêõ [rtl] fix MEPC value for instruction access faults (#458)
    
    * [sw/lib] RTE: minor optimizations
    
    * [sw/example] modify i-access exception test
    
    for instruction fetch access exceptions MEPC has to point to the address that caused the exception (i.e. the failing instruction fetch itself)
    
    * [docs] add warning regarding non-resumable exceptions
    
    * [CHANGELOG] add v1.7.8.8
    
    * [sw/example] processor_check: minor cleanup
    
    * :bug: [rtl] fix xEPC value on instruction access fault
    
    * [rtl] minor edit
    
    add missing default level dcsr.cause CSR

commit 8a21ef42f2af6d8473a802daa920e48d7bd70ebb
Author: Stephan <stnolting@gmail.com>
Date:   Sat Dec 17 21:52:48 2022 +0100

    üêõ [rtl] fix MEPC value for instruction access faults (#458)
    
    * [sw/lib] RTE: minor optimizations
    
    * [sw/example] modify i-access exception test
    
    for instruction fetch access exceptions MEPC has to point to the address that caused the exception (i.e. the failing instruction fetch itself)
    
    * [docs] add warning regarding non-resumable exceptions
    
    * [CHANGELOG] add v1.7.8.8
    
    * [sw/example] processor_check: minor cleanup
    
    * :bug: [rtl] fix xEPC value on instruction access fault
    
    * [rtl] minor edit
    
    add missing default level dcsr.cause CSR

commit f0d130939e20ca2fe52c75f63ce93c77815bcdbd
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Dec 17 21:43:42 2022 +0100

    [docs] CPU: add CSR WARL note

commit 9c2af7ea1d822f55f3b3db14e6d1c30e10f31981
Author: Stephan <stnolting@gmail.com>
Date:   Sat Dec 17 07:10:18 2022 +0100

    üêõ [rtl] fix iCache block error bug (#457)
    
    * [sim] provoke mem vs $IC block error
    
    * [sw] processor_check: minor edit
    
    * add v1.7.8.7
    
    * [docs] icache: fix/update access fault description
    
    * :bug: [rtl] fix icache block invalidation

commit d332de0ec497cf707e846cc136e0964656b07882
Merge: c0b87176 a683b0b7
Author: Stephan <stnolting@gmail.com>
Date:   Fri Dec 16 19:39:35 2022 +0100

    üß™ [OCD] optimize firmware (park-loop) (#456)

commit a683b0b75a10db9eb5896242719594d34c0e60b0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 16 17:56:42 2022 +0100

    [CAHNGELOG] added "experimental" to latest update

commit 94a3749d4c4db45299b9227e2ecce90cc7571af2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 16 17:45:12 2022 +0100

    [docs] OCD: update entry points

commit d410637d1e34cc07dce1bc9908e743c43de1f9a4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 16 17:44:36 2022 +0100

    [docs] CPU: add new debug-mode entry generics

commit 0413f332693586f3022725f950471417ecff060c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 16 17:44:15 2022 +0100

    [CHANGELOG] add v1.7.8.6

commit a75101aa09b4b5c80d4a28d75006fd47ac5cd221
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 16 17:43:56 2022 +0100

    [rtl] comment edits

commit fd611d6053913ad6f1b08fc77b81cc75a4bd652e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 16 17:41:30 2022 +0100

    [rtl] update debug module's firmware ROM

commit 6a98730f74855afa640bce9e5b89b187ac5bde6c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 16 17:41:07 2022 +0100

    [rtl] add debug-mode entry generics

commit 5095a0072a9341bf43bfd9e8ca1a22f48c2b37fc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 16 17:39:37 2022 +0100

    [sw/ocd-firmware] optimize park-loop
    
    faster debugging response

commit c0b871760b5bca5bb20d23402562e49d5f160367
Author: Stephan <stnolting@gmail.com>
Date:   Fri Dec 16 17:03:21 2022 +0100

    [README] fix CI status badge
    
    https://github.com/badges/shields/issues/8671
    
    Signed-off-by: Stephan <stnolting@gmail.com>

commit ba2fc9701ff58ee89feff85f2ea91b66916c08aa
Merge: 0c27b24d 64dceda4
Author: Stephan <stnolting@gmail.com>
Date:   Wed Dec 14 06:55:42 2022 +0100

    [rtl] instruction prefetch buffer (IPB) improvements (#455)

commit 64dceda4c7c1dae2aecd8e151062b57be8c83923
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Dec 13 22:10:05 2022 +0100

    [sim] adjust IPB testbench configuration
    
    make sure IPB=1 gets auto-changed to IPB=2 as C ISA extension is enabled

commit 55ad573998f614d93fd7f689b79f6f8afaa997bc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Dec 13 22:08:53 2022 +0100

    [sw/example] minor edit

commit 31585b20f2cbf4443b2654ee1d777776dca2fa44
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Dec 13 19:14:11 2022 +0100

    [CHANGELOG] add v1.7.8.5

commit 9ba7aca742fb1d6d6be348b3eb20d0700bf6531a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Dec 13 19:13:58 2022 +0100

    [docs] update hardware implementation results

commit 199526b2dba3f2ced8495dc947e6af775bcc161d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Dec 13 19:03:36 2022 +0100

    [docs] update IPB configuration

commit 8759c0d3a692c35ae6289df360cb7031d0b4db09
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Dec 13 18:55:25 2022 +0100

    [rtl] update IPB configuration generic

commit 61bfb55e66100d8e4a963b0236dd3282cae86cdc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Dec 13 18:53:15 2022 +0100

    [rtl] CPU: improve IPB sanity check
    
    add override: if C ISA extension is enabled and the IP depth is configured to be "1", the IPB size is overriden to auto-configure an IPB depth of 2

commit 5bc01fa3666afbd78c016986b134d5bd4b356963
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Dec 13 18:43:59 2022 +0100

    [rtl] FIFO: code cleanup; minor optimizations

commit 0c27b24d64fcad0ec38a98f25e03de3b1c9ab71d
Merge: 780b4ef7 8ee16c94
Author: Stephan <stnolting@gmail.com>
Date:   Sat Dec 10 17:54:13 2022 +0100

    ‚ú® [CFU] add support for custom R5-type instructions (#452)

commit 8ee16c940c58849d70678014afe3cc26bbf99a7e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 9 11:52:02 2022 +0100

    [sw/example] update CFU example
    
    add R5-type instructions

commit 1011d0002eb6f8803942f7dbaaa56802572d01bf
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 9 11:46:32 2022 +0100

    [doc] update section CFU

commit 1aeef1b065500adc761ff456835ca88b7b8752f2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 9 11:46:05 2022 +0100

    [CHANGELOG] add v1.7.8.4

commit 594df85bb8421671c1fe78c499ddfb8f1aea2b09
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 9 11:45:40 2022 +0100

    [README] update custom instruction text

commit 97b3e7cd4d2bb69ac3457303723da802d634f352
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 9 09:42:32 2022 +0100

    [rtl] CFU: update template
    
    add R5-type instruction example

commit 6d102c1c9457eb791563b5ca4fd195e7993159d2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 9 09:42:04 2022 +0100

    [rtl] RF: comment edits

commit c8a118f41e360aaefbbc23399a4c261837461f39
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 9 08:29:05 2022 +0100

    [docs] update Zxcfu extension section

commit d03ae01a1cf24f583c63da971aaa7c952942f635
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Dec 9 08:26:53 2022 +0100

    [rtl] fix regfile rs3 & rs4 ports

commit e91a6aa69734f1ef16e3709b5ef3c8e16381835b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 8 22:52:12 2022 +0100

    [docs/figures] add R5-type instruction formats

commit d15b3eed5bf1e853a8cef10bb13869e85260e509
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 8 22:51:27 2022 +0100

    [rtl] CPU: update package

commit 8342dc547666adc08b239b6de91adda912f9e6ba
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 8 22:49:45 2022 +0100

    [rtl] CPU: add support for custom-2 and custom-3 opcodes

commit 2925f399d4db4e498b60f4a0bf8272a43a062ee0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 8 22:47:18 2022 +0100

    [sw/lib] add R5-type CFU prototypes

commit ed094cb51373e6c711488792250b742ed61044e4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 8 22:46:31 2022 +0100

    [sw/lib] add R5-type instruction prototype

commit fa075d06c4b671e0a9490e13110cd0df4eb8b77e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 8 22:44:29 2022 +0100

    [rtl] CPU: add 4th register operand (optional)

commit 780b4ef73acee9199a12821aeb668ffc5d76bf91
Merge: 2a02933a 7144843a
Author: Stephan <stnolting@gmail.com>
Date:   Thu Dec 8 19:17:32 2022 +0100

    [sw] Remove B ISA extension intrinsic library (#451)

commit 7144843a764335bd11638ee2faeded113be4a4b3
Merge: cb8c2c7a 2a02933a
Author: Stephan <stnolting@gmail.com>
Date:   Thu Dec 8 18:55:25 2022 +0100

    Merge branch 'main' into remove_b_test_example

commit 2a02933a0d56bb300714a86f37ed638ffb99b144
Merge: bd3afd62 2daf2914
Author: Stephan <stnolting@gmail.com>
Date:   Thu Dec 8 18:53:20 2022 +0100

    üêõ [rtl] core trap fixes (#450)

commit cb8c2c7a724007247991e4c0e409e4d2da308d21
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 8 18:43:51 2022 +0100

    [docs] B extension is supported by upstream GCC
    
    remove intrinsic library

commit 0290534c71428a680675b7118da449ffc63fa516
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 8 18:43:16 2022 +0100

    [sw/example] remove B ISA extension example/test program and intrinsic library
    
    -> B extension is supported by upstream GCC

commit 2daf2914e7c117d38390279e3f8a021487601a84
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 8 18:36:26 2022 +0100

    [docs] minor edits and fixes

commit 7333b0bfa8f75ff8371cd159fd7a60536084322e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 8 18:13:11 2022 +0100

    [CHANGELOG] add v1.7.8.3

commit 014740855d1cef7748c65a0d3564bbc3e73f4432
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 8 18:12:58 2022 +0100

    [docs] CFU: register fields are not checked by illegal instruction logic

commit 1ceaf79499ebc4d2af014a94e7091736909a97a5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 8 18:12:27 2022 +0100

    [rtl] fix core's trap logic
    
    * always enable interrupts when in user-mode
    * remove register checking (above x15) for custom CFU instructions
    * rework core' interrupt-enable and privilege hardware stacks

commit 1ff398fc4bada23c8011997155177bf682cb1bbc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 8 18:01:00 2022 +0100

    [docs] CSRs: added u-mode IRQs note

commit 03a7b815e22c3db3b226242466dc8ef963fcda46
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 8 07:25:45 2022 +0100

    [sw/example] check IRQs in user-mode

commit 0f2b11dc46ab3e067a3fbb7fe10849e116030250
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 8 07:25:13 2022 +0100

    [sw/lib] never inline goto_user_mode function

commit 55dcabeeb8482907e37c65f020a65923c8c6fa05
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 8 07:23:32 2022 +0100

    [rtl] update to version v1.7.8.3

commit bd3afd62baf3e67bf30179cdd16db79280ab7750
Merge: c1e2b728 d3153511
Author: Stephan <stnolting@gmail.com>
Date:   Mon Dec 5 07:26:06 2022 +0100

    ‚ú® Add CFU R4-type instructions (#449)

commit d31535111bdbb7c89c1b935a51a7acb7c2835362
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Dec 4 19:38:00 2022 +0100

    [docs] update CFU section

commit 23ed2d968314ecbbb6091d9aad681613f468474c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Dec 4 19:37:17 2022 +0100

    [rtl/core] fix illegal instruction detection
    
    "custom" opcodes

commit 791cfe364a13a5fe8d95f6dc0a05f1c7dc96faf9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Dec 3 21:45:22 2022 +0100

    [sw/example] add r4-type instructions to CFU example program

commit b2cece78513c1befcf870742156e6f70dbb5521d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Dec 3 21:30:31 2022 +0100

    [rtl/core] CFU: add r4-type instruction support
    
    add multiply-add example

commit 2f962961177be44016cb5b3825ae84c0c2e861e1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Dec 3 21:19:44 2022 +0100

    [rtl/core] FPU: add third register operand
    
    not used yet; might be used in future for fmadd instructions

commit 22167995ca15f86cf8829f9a5979661b71548cd8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Dec 3 21:19:08 2022 +0100

    [rtl/core] add custom-1 opcode (CFU)

commit f1650b852e4d1db609aaedffd0ccdd7201e0eaee
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Dec 3 10:55:05 2022 +0100

    [rtl] add third register operand infrastructure
    
    third register file read port

commit 9a06cf3c9012789a8f8c44f9053e794df2756725
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Dec 3 10:53:09 2022 +0100

    [docs] update Zxcfu section

commit f94a4b662facaa4e9111b09989bec6e7bfeadad8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Dec 3 10:52:51 2022 +0100

    [CHANGELOG] add v1.7.8.2

commit 94de91e911297447e3ecb927af1b0029825f8645
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Dec 3 10:29:41 2022 +0100

    [README] add CFU R-type instructions

commit d7d356c0597b85125e7e78c3a7be8842d44e337e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Dec 3 10:29:08 2022 +0100

    [docs/figures] fix/update r-type instructions

commit c9b19831b3dbe32c157b0a68eae96d8b544c26e0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Dec 3 10:28:10 2022 +0100

    [sw/lib] add r4-type CFU instruction primitive

commit c1e2b7288f8d6720bf1b06342966781d702dd3cd
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 1 22:10:17 2022 +0100

    :bug: [sw/lib] fix layout of R4-type instruction intrinsic

commit 9b16eeea135d8570acb82523887be9e128cfa61c
Merge: 086e4566 89e15171
Author: Stephan <stnolting@gmail.com>
Date:   Thu Dec 1 20:18:06 2022 +0100

    [sw] rework intrinsic libraries (#448)

commit 89e151713b50cdf8131d95f2a59dcea559ca0878
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 1 20:02:57 2022 +0100

    [sw/example/bit_manip] update

commit 4bfcc05fd36bd274024597ad54cb0f5b44dc9241
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 1 20:02:48 2022 +0100

    [sw/example/floating_point] update

commit 7a0e5073cf5de29baa54867285f4c68fc2397491
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 1 20:02:19 2022 +0100

    [sw/lib] update CFU instruction wrappers
    
    add compatibility layer

commit 9d7f96dc7a219a2c71858bab84dd2c1b41490914
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 1 19:58:59 2022 +0100

    [sw/lib] rework intrinsics primitives
    
    fix instruction type name; e.g. r3 type = 3 registers (2 source registers, 1 destination register)

commit 086e4566addfc75be8e70e1d08075be0292458de
Merge: 53a96417 da782ded
Author: Stephan <stnolting@gmail.com>
Date:   Thu Dec 1 18:58:33 2022 +0100

    [rtl] cleanup main package file (#447)

commit 53a96417cedf77903b442c9e4875bcc00a79af9d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 1 18:51:39 2022 +0100

    [README] add RISC-V architecture ID link

commit da782dedfaa516ecc442e793b329a6e8c455a69d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 1 18:19:04 2022 +0100

    [CHANGELOG] add v1.7.8.1

commit d01c9cad5556a4bbb92c99b585713beb1ecf04a8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Dec 1 18:02:55 2022 +0100

    [rtl] cleanup main package file

commit bc1cf1b25a65eba15cee597268687298cbd81a7d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Nov 28 21:17:04 2022 +0100

    :rocket: preparing new release v1.7.8

commit 278ab39682ead6c76164f426e4838bd33be11cc8
Merge: 15276eb5 edc433ea
Author: Stephan <stnolting@gmail.com>
Date:   Fri Nov 18 15:44:27 2022 +0100

    [rtl] rlt/code cleanups & optimizations (#442)

commit edc433ea0013fc656c1211b80a7e2010347c4900
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Nov 14 20:00:45 2022 +0100

    [CHANGELOG] add v1.7.7.9

commit 9b89cb9afb345373ab9c03533c504e3e14cd715a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Nov 14 19:51:14 2022 +0100

    [rtl] rlt/code cleanups & optimizations

commit 15276eb529523912ae01e1d11cccc6b99cd2399b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Nov 14 19:49:08 2022 +0100

    [docs] fix instruction timings

commit 855b364400cc47f49f7050262f5a1dc94871ed46
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Nov 11 16:55:06 2022 +0100

    [sw] minor (comment) edits

commit d8e94b27314febce7de417d4cecd8038a9c023e2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Nov 11 11:43:48 2022 +0100

    [sw/lib] minor bug fix

commit c65327331aca9ea4b69864b5df4f79caf7c6f66f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Nov 11 11:43:28 2022 +0100

    [sw/example] minor edit

commit 467fa6d6d7a5e9168c7d8a7dfbfaf280d182156f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Nov 11 11:43:06 2022 +0100

    [rtl] CFU: comment edit

commit fbfe2ed088ed3719301af0551085c78b4b0d5351
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Nov 11 11:42:52 2022 +0100

    [docs] typo fixes

commit 87c97600a6539553dbe915645c1e9be20b81e3d9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Nov 11 09:31:39 2022 +0100

    use LTO for processor_check program
    
    saves some program space

commit f4d1f61d3ca76e92617725217f44927504069d82
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Nov 11 07:28:47 2022 +0100

    [sw/example] fix minor bug in PMP configuration

commit 7ae0c00ad0d6f407a605e13bedcd99d6e0c9eb72
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Nov 11 07:28:19 2022 +0100

    [sw,docs] change debug flag to '-g'

commit f32c786553c4590fa8c00da03564cdd75ecd6e24
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Nov 11 07:27:03 2022 +0100

    [sw/lib] comment fixes

commit 7660673f94078860cb873eef679a1c6b3f41d577
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Nov 10 18:03:18 2022 +0100

    [docs] add RISC-V architecture ID

commit 4a2a6b2f90bbc8ab6a60c71920d33c9e9fe20baa
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Nov 7 18:31:29 2022 +0100

    [CHANGELOG] typo fix

commit 40f96c67240db08e7ba9369fc2ab920cd03f2819
Merge: b881ccc7 afd3a34e
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Sun Nov 6 17:08:05 2022 +0100

    [rtl] minor rtl edits (#441)

commit b881ccc7be252db09aad872f4efbf3dac6a699cf
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Nov 6 17:01:18 2022 +0100

    [docs] update f_max

commit afd3a34e0acb457c72d7226325ce164f8c255a67
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Nov 6 16:59:36 2022 +0100

    [rtl] minor code cleanup

commit d5c8d78efb951606a571508b2c3e2fae729757a6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Nov 5 19:13:54 2022 +0100

    [rtl] Wishbone: minor edits

commit 1c9a6740668b5145399b793ebb9951391e883b3e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Nov 5 19:08:55 2022 +0100

    [.github] update actions versions

commit 21719affc4e73697067d0454a83b10258249d932
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Nov 5 18:46:08 2022 +0100

    [rtl] break long lines

commit c8e40c328be3372430da77a1a37cb0186327f66b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Nov 5 18:03:12 2022 +0100

    update font-page logo
    
    RISC-V!

commit 16d361f1acf88f74db3db0edc9dbbdbaabfb65d2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Nov 5 18:02:40 2022 +0100

    [docs/figures] remove old logo versions

commit 2e3b7e1bc3caa0d8d843b7cd4791762c4882f541
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Nov 5 09:52:53 2022 +0100

    [sw/example] minor UART console fixes

commit ef715f511683a2067cc502d60036202a279f08dc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Nov 5 09:52:31 2022 +0100

    fix minor bootloader bug
    
    console always printed "invalid command" at start

commit 6f9f8dd8c839a54295a6a4c871287aea076487a0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Nov 5 09:04:36 2022 +0100

    [CHANGELOG] add v1.7.7.8

commit 1b66308eb8b44e6c6d86f6d1fa3370a02458867c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Nov 5 09:04:13 2022 +0100

    [rtl] code layout edits

commit 8f171c859b5db6212ed9d0e5535781fe02b5abf9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Nov 5 09:03:52 2022 +0100

    [rtl] comment edits

commit 4e23bad57ffdcad9a64258811d9e75bbb5267765
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Nov 4 18:57:12 2022 +0100

    [rtl] minor rtl edits

commit 532e166b55a9087d014bd59dd7de4aef2c43a74e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Nov 4 18:56:58 2022 +0100

    [rtl/core] OCD: minor reset value optimization

commit 1d5cb8975e9d4d31c0caf5d8e4267e9222c80801
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Nov 4 18:56:26 2022 +0100

    [rtl/core] ALU: signal renamings

commit d5021709aba26743c8bf43bc7a879947ac1c8d00
Merge: c7359619 e6303bcf
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Fri Nov 4 18:46:47 2022 +0100

    :warning: rework TWI module (#440)

commit e6303bcf25804e6bf6e96123339e8849bce1a5b9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Nov 3 22:18:33 2022 +0100

    [CHANGELOG] typo fix

commit eb2ac9b8b490341461c12f45af5b7294a4e046cf
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Nov 3 22:10:38 2022 +0100

    [rtl/core] minor comment edits

commit a8fda8fa92c51f77638a496687556c735e45f014
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Nov 3 22:05:40 2022 +0100

    [sw/example] minor edits

commit f5207633e9dccded371565f38b45fe170a271805
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Nov 3 20:58:25 2022 +0100

    [docs] update TWI section

commit 501865014101cecbbb5386ab717f6e675a3d9749
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Nov 3 20:34:53 2022 +0100

    [sw/example] update processor_check program

commit 6c0643f4a45a67b4edf953217f5db64b59c1f45d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Nov 3 20:34:33 2022 +0100

    [sw/example] update TWI example program

commit ac124894f0fed1363592aa80974e08197213d8f9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Nov 3 20:34:07 2022 +0100

    [sw] svd: update TWI module

commit 08270f07202552f187c0dd4c16c977c26622c08e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Nov 3 20:33:56 2022 +0100

    [sw/lib] update TWI HAL

commit 6e141b9580323ce3a96632aa95d62b34dc92a42f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Nov 3 20:33:35 2022 +0100

    [CHANGELOG] add v1.7.7.7

commit 5a33597bb583207ecf08e7dec782f5c1b3698de6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Nov 3 20:30:07 2022 +0100

    :warning: [rtl] rework TWI module

commit c73596195104138a79026bfc2be1d4ab6997e8e2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Nov 3 20:06:46 2022 +0100

    [docs] CFS: typo fix

commit bacfe84c6cddf17cdfb30cebd92387f5e0265dad
Merge: f0ff4963 3757351b
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Thu Nov 3 19:00:53 2022 +0100

    :warning: rework SPI module (#438)

commit 3757351babbeb858bf57813f58cb04988f25e88b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Nov 2 22:07:57 2022 +0100

    [rtl] SPI: minor edits

commit e8eb33fbe09b449781eef11925f09f0a42539b10
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Nov 1 18:18:34 2022 +0100

    [rtl] update default application image
    
    generated from sw/example/demo_blink_led

commit b4a9ac2dbebd628485d33885d875ccefc03943c7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Nov 1 18:17:32 2022 +0100

    [bootloader] update SPI functions

commit 97cbeec760fb57634c5388f9c366124b72ccd0a1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Nov 1 18:16:03 2022 +0100

    [docs] update SPI section

commit f92c27c98c82d3c553a5d8fefc4b68b5507f0409
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Nov 1 17:43:17 2022 +0100

    [sw/example] update SPI demo programs

commit 78f73166b5d48182beefb82be05f040b007963da
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Nov 1 17:42:45 2022 +0100

    [sw] update SVD file (SPI)

commit 2cda921a161523813789a90608d12fd62e07931b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Nov 1 17:40:55 2022 +0100

    [sw/lib] update SPI HAL

commit 149f83145b5484aa26c866cb563257851c343d81
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Nov 1 17:40:35 2022 +0100

    [CHANGELOG] add v1.7.7.6

commit c305b016a3daad096b641c55cddfcafadabeaf3a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Nov 1 17:37:39 2022 +0100

    :warning: [rtl] rework SPI module

commit f0ff496359bcdd034db94eb4e6bb442efd4ff0ee
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Oct 28 19:59:33 2022 +0200

    [docs] clean up reset sections

commit 8c8e704a9bf34dfb2975590bcba0d4c9d9730da5
Merge: 06e98785 ec80b906
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Fri Oct 28 06:16:48 2022 +0200

    [sw] rename blink_led example -> demo_blink_led (#435)

commit 06e987854c225b8aca72a8aebff9ac6d39208e0f
Merge: c20db6f0 e11f3340
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Thu Oct 27 19:02:21 2022 +0200

    ‚ú® [sw] add assembly-only demo program (#436)

commit c20db6f025e5b42acbf12b2a71ce260558d5b977
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Oct 27 18:33:26 2022 +0200

    [sw/common] central makefile: minor edits

commit e11f3340a9a9df69f61f2e550f02288610820435
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Oct 27 18:30:36 2022 +0200

    [sw] add assembly-only demo program

commit ec80b906d4e50ac750c0335c312314ba4dceac8c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Oct 27 18:29:01 2022 +0200

    [sw] demo_xip: fix comment

commit c58c3955ed96432e439f77ffef3f231623a45d4d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Oct 27 18:25:57 2022 +0200

    [docs] rename minimal blink_led deo project

commit 16dc221948908812b834df3a52a5b65080d1c7eb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Oct 27 18:25:32 2022 +0200

    [sw] rename blink_led -> demo_blink_led

commit b3ba2a61a60bd25963b636d41dfd21e1e9fedead
Merge: 24e884ec 5cbf4b78
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Tue Oct 25 06:24:38 2022 +0200

    [rtl] Try to fix Quartus latch warnings (#434)

commit 5cbf4b78ac84811dbf34b37080573c337b8269d7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Oct 24 21:40:46 2022 +0200

    [rtl] CPU control: add CSR override
    
    Tie all unimplemented CSRs / CSR bits to zero (if certain ISA extensions are disabled)

commit cef236d0b0b239bdada7e8b4c190d1cff73e405d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Oct 24 21:39:48 2022 +0200

    add v1.7.7.5

commit 3601f770fc8e43941d2aa019e486b3a047a2afed
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Oct 21 12:05:17 2022 +0200

    [rtl] minor edits

commit 24e884ecce43549c1145ac8b6ce2793b06f47758
Merge: 7cf7eff7 78ad692b
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Fri Oct 21 10:01:33 2022 +0200

    [rtl] Optimize UART RTS behavior (#433)

commit 7cf7eff7050e7df1fe17666546c87d6cd16c0210
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Oct 19 21:16:21 2022 +0200

    add exemplary SoC FPGA results
    
    Xilinx Artix-7

commit 78ad692b454a69b1bc696159ce4d476bae992d56
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Oct 19 20:47:30 2022 +0200

    [CHANGELOG] add 1.7.7.4

commit bb35459fe86abe7ae427420ce6445ef7b3354eb5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Oct 19 20:14:26 2022 +0200

    [docs] UART: update RTS behaviour

commit 0fa6f80487a24f756480722946039175d0feab64
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Oct 19 20:05:30 2022 +0200

    [UART] use FIFO.half_full for RTS

commit d63b7c0c8f4b6f07d561986046aa448181cd4cea
Merge: 45df9a30 b25ede26
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Mon Oct 17 21:07:26 2022 +0200

    :bug: [sw/lib] fix UART "char_received" function (#431)

commit b25ede26570e0aab1a65ea2796b668aed5864859
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Oct 17 18:31:56 2022 +0200

    :bug: [sw/lib] fix UART "char_received" function

commit 45df9a3016443fbf39d26fa76e54f528efb85ba7
Merge: ffccaae6 4a1cef63
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Sat Oct 15 14:25:17 2022 +0200

    :bug: [rtl] fix is_power_of_two VHDL function (#428)

commit 4a1cef6304bdc4561e700dc42628fc36d7bd7ad0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Oct 15 14:13:23 2022 +0200

    [CHANGELOG] add v1.7.7.3

commit cd189034ae6d5e90e85455881fb8b3ff5bfd1375
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Oct 15 13:39:09 2022 +0200

    :bug: [rtl] fix is_power_of_two VHDL function

commit ffccaae60acce6327e4c943c7e9765810c7a4616
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Oct 15 13:11:39 2022 +0200

    [rtl] icache: comment fix

commit ba40f2ce2e6efdee75b632fa7131306216d695f5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Oct 15 13:11:23 2022 +0200

    [sim] fix GHDL -Wall issue #427

commit e37132a5c57323d2f250c6be8944d7f3041d20f2
Merge: e7d0a540 0e28bc06
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Thu Oct 13 08:45:45 2022 +0200

    Add HW reset to CPU counter CSRs (#426)

commit 0e28bc06428712c7ac9207ee98e5836649a7f5f3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Oct 12 20:09:05 2022 +0200

    [CHANGELOG] add v1.7.7.2

commit 4af75dcb89fb9862ff5fd3a906f5602edef708b4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Oct 12 20:04:25 2022 +0200

    [docs] update CSR reset values (CPU counters)

commit 81423e17843e1a928a9817ba8bbe14c66704b3e2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Oct 12 20:04:04 2022 +0200

    [rtl] add HW reset for all CPU counter CSRs

commit e7d0a5407831f816981be54875e41e51753bcb9a
Merge: 25104bab e269f084
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Wed Oct 12 19:55:21 2022 +0200

    litex_core_complex: Expose configuration constants as generics. (#425)

commit 74a154478e05143eab6610cc5742f3361b82dbf2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Oct 12 16:38:54 2022 +0200

    [sw/common] minor comment edits

commit e269f08419455b460b8a29c0b502968a460a0ac5
Author: Florent Kermarrec <florent@enjoy-digital.fr>
Date:   Wed Oct 12 14:52:04 2022 +0200

    litex_core_complex: Expose configuration constants as generics.
    
    The VHDL -> Verilog conversion flow can now configure the generics before
    the conversion. This avoid the workaround that was modifying the constants
    in litex_core_complex during the build.
    
    Corresponding LiteX's PR: https://github.com/enjoy-digital/litex/pull/1460.

commit 25104babff3b667750d56d023725c201533c26e3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Oct 11 17:03:29 2022 +0200

    [rtl/cpu] B extension: minor comment edits

commit 218a90cb1aaa1b50583ec9066594641ffb8ecec4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Oct 11 17:03:11 2022 +0200

    [CHANGELOG] minor edits

commit b4f4c7e2de0ed1ee4ebcb275af1ec86aa8a7235a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Oct 11 17:03:02 2022 +0200

    [sim] add GHDL -Wall flag

commit 24581f698cc18f788f949c13ea1aa962c7eb841c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Oct 11 17:02:49 2022 +0200

    [docs/ug] add YosysHQ/oss-cad-suite

commit 50bf0c5ac86d27806d14b37f2884ac0dd718e948
Merge: f691c636 19b760ef
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Tue Oct 11 10:13:27 2022 +0200

    Fix Critical Warning in Quartus 20.1.0: avoid power up to high (#423)

commit 19b760efb85277837efece9e9f178371cf7832f2
Merge: bb4e1ebd f691c636
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Tue Oct 11 10:04:29 2022 +0200

    Merge branch 'main' into avoid_power_up_high

commit f691c636a3b64a601ed187d232124a2376e697c0
Merge: 4d5952af c4280098
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Tue Oct 11 10:04:16 2022 +0200

    üêõ [.github] disable Windows/MSYS2 workflows for now (#424)

commit c4280098428594e6d02f3f63d36392be5ca88ff6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Oct 9 19:47:45 2022 +0200

    [.github] disable Windows workflows for now

commit bb4e1ebdca29871547e678ac79b8f893ca7c533e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Oct 9 18:33:35 2022 +0200

    update HW version

commit 4b651d200f967c85cf6b2836d34b78028df69cf1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Oct 9 18:32:34 2022 +0200

    [rtl] add PR note

commit 53ced29ed9192179b7e7a1ff11ce702bd6c8c415
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Wed Oct 5 21:44:38 2022 +0200

    Fix Critical Warning in Quartus 20.1.0: neorv32_top:neorv32_i|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state[3] will power up to High

commit 4d5952af04cc5c52b90c977d8d3067a5070cf5d5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Oct 3 18:28:59 2022 +0200

    [sw] cleanup makefiles

commit 82143a3814f56861b0efe294915f427e2a714660
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Oct 3 18:25:41 2022 +0200

    [README] minor edits

commit e94713ea01cab2044dc7163cf50a013b98c1359e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 29 04:43:56 2022 +0200

    [docs] add release badge

commit 5b3978b6c487c3166642eb378c85b27065648934
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Sep 28 20:13:38 2022 +0200

    [dcos]  add new makefile targets

commit 47d718f0a8684df65df3beb7deb13e1203bef2b9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Sep 28 20:13:07 2022 +0200

    [sw/common] add ASM and ELF makefile targets
    
    enable debug symbols by defaults

commit d7b9aa706f48efdbea0aab90efbed5cb19602992
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Sep 28 20:12:25 2022 +0200

    [README] minor edits

commit a978b64097ac68a50a213b58a59bc216ac27dea0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Sep 26 19:45:30 2022 +0200

    [rtl] add menvcfg CSR dummies

commit a3880d0bf77cfe30809887a55051ed233b6d2d14
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Sep 26 19:44:09 2022 +0200

    [sw/example/blink_led] minor edits

commit d540612fde954ca2a54e4117e854cd5c4e816e5e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 24 10:20:46 2022 +0200

    :rocket: release v1.7.7

commit d6d94c66c0d7b807009619478e1d08e2fef82695
Merge: aed84c9e b07a3243
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Fri Sep 23 23:46:37 2022 +0200

    [rtl] XLEN cleanup (#417)

commit aed84c9e5df2aa8864105f983a4b5f5b2cdb2bf8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 23 22:22:38 2022 +0200

    [README] typo fix

commit 6eb0fc4ae3793852580468ec76db3a4f3de07707
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 23 22:18:52 2022 +0200

    [sw] processor_check: minor formatting edits

commit 9a2abcdc92f951f6710e12e6d775a335d68942ae
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 23 22:18:26 2022 +0200

    [docs/ug] minor edits

commit 7d088323fba7cceb90f0f7ab7b618de5eca87c27
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 23 22:18:14 2022 +0200

    [README] badge layout edits

commit b07a3243f9372f8ec50b8532eefddbbab0bc99a5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 23 21:15:37 2022 +0200

    [CPU} XLEN generic is not yet available

commit d1c0aa9c3f4da52238b2dff238c0bcc86c7eacf2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 23 21:05:19 2022 +0200

    [CHANGELOG] add v1.7.6.10

commit 4c2077bbf90128cf235eec7ec4fbb070fe1e7c55
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 23 20:52:28 2022 +0200

    [CPU] add intial support for XLEN

commit 38c9547aac2813c7de2ecde70e38672115245f01
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 23 20:52:12 2022 +0200

    [CPU] CTRL: add support for XLEN

commit 0ec1cf58592597696c9b0d4e0912bc6aa5c528b7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 23 20:51:42 2022 +0200

    [CPU] REGFILE: add support for XLEN/rv64

commit d4233ee248492af1795512b5b3ba04604fc3dae9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 23 20:51:25 2022 +0200

    [CPU] BUS: add support for XLEN/rv64

commit 95867353b687b3a6c36f42834f5cb93ed62fef00
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 23 20:50:38 2022 +0200

    [CPU] ALU: add support for XLEN

commit 233e4f6ca4f86811339fc4f5f640f954cc2d8b36
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 23 20:48:40 2022 +0200

    [rtl] SoC data width is fixed to 32-bit

commit 67d0d550e593d312e19911880bf5a1d5674c76e8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 23 20:22:27 2022 +0200

    [rtl] make SoC 32-bit wide only

commit 4ea25a5cd115b507e5b5e699b925916e9f623f0b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Sep 21 17:30:17 2022 +0200

    [docs] minor edits

commit 25e5b065147152e107bb837cba495ff77fa2d75f
Merge: 02516c46 702a5b55
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Wed Sep 21 08:21:49 2022 +0200

    Merge pull request #416 from ahmedcharles/patch-1
    
    Fix typo.

commit 702a5b5536749b25794aa47f7334bc3ec775369f
Author: Ahmed Charles <me@ahmedcharles.com>
Date:   Tue Sep 20 17:22:56 2022 -0700

    Fix typo.

commit 02516c46ac603f8808548ca5bc54eae0f338c464
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Sep 20 22:11:05 2022 +0200

    [rtl] minor sanity check edits

commit a63d1fb8d62b1c9f4789917e42a8fb80a2384b7d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Sep 20 22:03:03 2022 +0200

    [README] minor layout edits

commit 21be1b42dc756063be9d1623f1cee476ae7e8315
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Sep 20 22:02:53 2022 +0200

    [CHANGELOG] typo fix

commit ac4ff47a2e7d9131109f6bbffed6d20462d4e339
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Sep 20 21:52:44 2022 +0200

    minor edits

commit c4014785a37b5db42c03ee2618f6c780e6d6b586
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Sep 20 18:36:16 2022 +0200

    add CITATION file

commit 6c93e3ab82aa3d05369c9cb80f07a1b4f2cfbfd0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Sep 20 18:35:09 2022 +0200

    [README] minor edits

commit 90dadf1fca053f778e97181a68c97d234c5c40b7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Sep 20 12:53:56 2022 +0200

    :sparkles: [docs] switch to RISCOF
    
    for automatic RISC-V ISA compatibility check/verification

commit fc832dba591b18b6719ffd247830976642335b84
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Sep 20 12:34:54 2022 +0200

    [docs] asciidoctor: allow uri-read
    
    to update dynamic status badges

commit ca9d5b182d4c48e3d59155ec7c4ecd115d040173
Merge: db446b10 df100564
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Mon Sep 19 23:16:39 2022 +0200

    Merge pull request #413 from stnolting/fix_b_collision
    
    :bug: [rtl] fix B ISA instruction decoding collisions

commit df1005642060b48a105269ccaa830ffe83ed6521
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Sep 19 15:21:36 2022 +0200

    [docs] minor edits

commit c7d710544cdc33432a54c8b5a6ba773e905bcd34
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Sep 18 21:10:58 2022 +0200

    [CHANGELOG] add v1.7.6.9

commit 984c6c8bd668ececfae5d8d9df60369348887eeb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Sep 18 21:06:25 2022 +0200

    :bug: [rtl] fix B ISA instruction decoding collisions

commit db446b10f1810f8010d0a1430f59694dc499ee5c
Merge: c122f53f eb4b8e73
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Tue Sep 13 12:57:24 2022 +0200

    Merge pull request #411 from stnolting/fix_mie_firq
    
    üêõ [rtl] fix minor bug in mie CSR (FIRQs)

commit c122f53fe7c823f7fd08ca0df566d96a254e9a7c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Sep 13 09:08:47 2022 +0200

    [RTE] minor edits

commit 797cd5691344acc05949eb29f877c0d54deeefae
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Sep 13 09:08:36 2022 +0200

    minor edits

commit eb4b8e733faf26d5c45815b2660d6f1e3e55781b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Sep 13 08:38:48 2022 +0200

    [CHANGELOG] add v1.7.6.8

commit ed41cc8193c01001e67a53bc7ab6eb9926dabee3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Sep 13 08:35:29 2022 +0200

    :bug: [rtl] fix FIRQ mie

commit ebe264fc6655666a70d07efb61e96e365d1dac5a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Sep 12 21:56:28 2022 +0200

    [rtl] package: update version

commit 3401aaabfe10ea545b830e1ca76ea201274d4bb1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Sep 12 21:56:08 2022 +0200

    [crt0] remove initialization of mie

commit 94b0847d2a8e838e5f4ccf8f7ea91d0f9f8dd401
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Sep 12 21:55:19 2022 +0200

    [docs] software/crt0: minor fixes

commit 12194579df024b763e72c929c4fea3a72f672479
Merge: 16cc7b8e 89b982b4
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Mon Sep 12 21:50:05 2022 +0200

    Merge pull request #410 from stnolting/rtl_reworks
    
    [rtl] minor edits and cleanups

commit 89b982b4c62826bf4663d856ce12769ac0abe585
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Sep 12 21:33:08 2022 +0200

    [rtl] minor edits

commit 856993f59c48fd7a79c2b1e5122420b03c7ab3c2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Sep 12 18:01:38 2022 +0200

    [CHANGELOG] add v1.7.6.7

commit cbde45d3bb5e7ba4bac1a3e9d252864d64a4dd84
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Sep 12 17:59:54 2022 +0200

    [rtl] minor edits

commit bc2d72ecf76874389463cf8e8361eb5ef48e0146
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Sep 12 12:57:47 2022 +0200

    [rtl] cleanup trap priority logic

commit 16cc7b8eedaa911abd07b50af286f46e3bdc699b
Merge: 861654c1 e05b4d75
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Sun Sep 11 13:56:42 2022 +0200

    Merge pull request #409 from stnolting/mtval_csr_cleanup
    
    [rtl] set 'mtval' CSR to zero if illegal instruction exception

commit e05b4d75be9c9771751368f3ad6db2df850920e6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 10 23:05:01 2022 +0200

    [docs] minor edits

commit c0aab630a9845edfaa44dfda216c740417c7c5f9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 10 23:04:49 2022 +0200

    [processor_check] minor edit

commit 982581f4b76563d8878bd1fc246f91e31d604e87
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 10 23:04:37 2022 +0200

    [RTE] instruction word load fix

commit b5f8c697396b4093b0dc5492dbde5fc5587d3aca
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 10 22:27:41 2022 +0200

    [docs] typo fixes

commit cfb93393edfa6d2d228bf6b7f3c137c293ff1769
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 10 22:20:09 2022 +0200

    [docs] update mtval CSR description

commit efb06057c7a44510f2d2756d48fca5b6ce09c78d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 10 22:19:21 2022 +0200

    [RTE] update default RTE debug handler

commit 3a6a8001dc45e082ac523c5399bd0baf7a325a1e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 10 22:17:51 2022 +0200

    [CHANGELOG] add v1.7.6.6

commit e92f4fd25c2f9f195e902ca1ff1415faed39eeb9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 10 22:10:06 2022 +0200

    [sw/example] update processor check

commit bc7449576faf07f93de9b82d24b6a1d7aa115ece
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 10 22:09:45 2022 +0200

    [sw] comment fix

commit 407e9b2e941b40931d9e9b8da158e7b79ea41d64
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 10 22:09:11 2022 +0200

    [rtl] clear mtval if illegal instruction exception

commit 861654c1d6ebc42cad100562fd5a16d7bafdf163
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 10 21:05:59 2022 +0200

    [docs] mtval gets 32-bit instruction words only
    
    If an illegal instruction exception is raised by a *compressed* instruction, mtval will contain the *de-compressed* 32-bit instruction word.

commit 46661319762b04f57331653953a7ec63e0bcab11
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 10 19:37:12 2022 +0200

    [sw/lib] RTE: minor edits
    
    remove usage of mscratch csr

commit 5a511ce96af021493cb5ab81a69c8c20c9e3a67d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 10 13:45:04 2022 +0200

    [coremark] minor edits and updates

commit 7ccce198c13ac5a5ac0498fe8beb80db845bb721
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 10 13:41:22 2022 +0200

    [docs] minor edits

commit 0d22aaf9ad533104c93ccd783100dd310c844410
Merge: 22be7999 388bd78a
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Fri Sep 9 16:29:10 2022 +0200

    Merge pull request #408 from stnolting/fifo_rework
    
    [rtl] minor edits of FIFO module

commit 388bd78ab1ba12a6573f7935fd9436246891a55e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 9 10:19:59 2022 +0200

    [CHANGELOG] add v1.7.6.5

commit fb9aa2dbb219a22157d27bff581e5b085a26b0e6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 9 10:04:16 2022 +0200

    [rtl] UARTs: use FIFO gate for RX data

commit 1e52f9e0dfb099c9f5beb19c445e16a95cb305c2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 9 10:03:59 2022 +0200

    [rtl] TRNG: use FIFO gate (for secure access)

commit 71311e7b33837f4b87e5f77fa1b455e2d1f05838
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 9 10:03:11 2022 +0200

    [rtl] CPU: do not use FIFO output gate

commit 522ef906dd9e55dfaab83490e1c5436dd0674337
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 9 10:03:02 2022 +0200

    [rtl] SLINK: do not use FIFO output gate

commit aac162b05402cc0414700c547c8e56f4ac37f6d4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 9 10:02:50 2022 +0200

    [rtl] NEOLED: do not use FIFO output gate

commit 7d1caa9fe9a3fa3e7d55d829832df3e23e4b3dc3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 9 10:02:39 2022 +0200

    [rtl] SPI: do not use FIFO output gate

commit 079896d3ddfe7d70b9fb75fa42db1359e9ddca77
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 9 10:02:16 2022 +0200

    [rtl] minor edits
    
    dummy-assign unused signals

commit a5348a8a476ef3b0d6b1e60d00cbeb412095333c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 9 10:01:16 2022 +0200

    [rtl] update FIFO module
    
    add "gated" output option - force read data to all-zero if no valid data available (=FIFO empty)

commit 22be799921d52c8a2c5634673d4e59ee3b2e501c
Merge: c828f7dd 8a674ed2
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Fri Sep 9 05:50:03 2022 +0200

    Merge pull request #407 from stnolting/cpu_counters_cleanup
    
    ‚ö†Ô∏è [rtl] cleanup CPU standard counters, remove CPU_CNT_WIDTH generic

commit c828f7dda756d8ae5b0c5b88288a07e9d3db96db
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 9 00:07:46 2022 +0200

    [README] minor edits

commit 33265f599cbc0bc6561c13165eba07bb6e062860
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 8 23:25:15 2022 +0200

    [README] intro edits

commit bee223db4a1c099be3b390a34c037a6e8a3243bf
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 8 21:58:31 2022 +0200

    [README] add VHDL as used HDL

commit 8a674ed23f25b4a717c0c93dd5020cff4a807aad
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 8 21:19:42 2022 +0200

    [rtl] code cleanup

commit 20f7d4befa75ac7a2e22996270bdae974f64923d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 8 20:43:43 2022 +0200

    [docs] remove MXISA "ZXSCNT" flag

commit 6b23d0ecb7fb873e8735cd9673a542247feae5bb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 8 20:43:25 2022 +0200

    [docs] cleanup

commit a92127af05d88b6849a066dce72da9b458600136
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 8 20:42:31 2022 +0200

    [docs] remove CPU_CNT_WIDTH generic

commit d90acc29bf53afb11d1c840fb6650c1eaa0332c2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 8 20:42:10 2022 +0200

    [CHANGELOG] add v1.7.6.4

commit b88bdc688de66a6e6816d3f99baf7e93caeac45c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 8 20:36:51 2022 +0200

    [sw/lib] RTE: cleanup

commit 7df29f7c75c44874ee12e3416ba5434ab53f34de
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 8 20:36:41 2022 +0200

    [sw/lib] remove get CNT width function

commit 0f64d34824daef246b31c248384d1e8b25003ce1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 8 20:36:17 2022 +0200

    [sw/lib] ewmove MXISA ZXSCNT flag

commit 75a59fea0dd0c7a231193e3bdb6e6dea0292e4f1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 8 20:35:39 2022 +0200

    [rtl] CPU: reowkr/cleanup CPU counters

commit edeaed5b66ca5cf6f4fc5aff2fb9ed28520d24b7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 8 20:34:06 2022 +0200

    [rtl] remove CPU_CNT_WIDTH generic

commit ca9d8f6eb9f97636eeb8a44acfcf122d2d0bdebb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 8 20:33:34 2022 +0200

    [sim] remove CPU_CNT_WIDTH generic

commit ea00921e793c1c08238f26c6c45efb32d54bd6aa
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 8 20:33:03 2022 +0200

    [rtl/processor_templates] remove CPU_CNT_WIDTH generic

commit 0913507abed9795ae297f394b7500d9f12b46033
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 8 20:32:51 2022 +0200

    [rtl/system_integration] remove CPU_CNT_WIDTH generic

commit 7d96edb1487af0ffab442bb5c04e9d6c52e3fe36
Merge: 49b63dc5 54576423
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 7 20:10:24 2022 +0200

    Merge pull request #406 from stnolting/rtl_edits
    
    [rtl] minor edits and cleanups

commit 49b63dc54e3ebdbf21fb709f2fdf39e41bbb28d6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Sep 7 19:05:22 2022 +0200

    [dcos] update CSR layout

commit c5f1ea5513cb6703d3db5715136e90a20ce850d8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Sep 7 19:05:00 2022 +0200

    [docs] minor edits

commit 5457642336842f7a7eeb3eaecf6e9d33796ed0ca
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Sep 7 19:04:14 2022 +0200

    [CHANGELOG] add v1.7.6.3

commit c7ee3f38ce71b2fac62e53cac63dee0b203fa55f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Sep 7 18:46:52 2022 +0200

    cleanup

commit c2a6921331a1ad5531230077b4417416463345e9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Sep 7 18:46:31 2022 +0200

    add v1.7.6.3

commit 5c1e272ded925b49a86b15ad014e3d15da93aba0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Sep 7 18:46:13 2022 +0200

    code formating

commit 8245175f0e4b621d0092c4d9f6bb10115314efaa
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Sep 7 18:46:02 2022 +0200

    add "undefined" state handling

commit 2a5e83188262c25b2f16455c4298b1dc18b71c83
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Sep 7 18:45:32 2022 +0200

    remove MAR reset

commit 393c2f57d4b5a91703f16034907d70ece33f20f5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Sep 7 18:45:19 2022 +0200

    fromating edits

commit 77f84513052c4089759b9b909909403ddee42685
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Sep 6 10:51:22 2022 +0200

    [README] add project overview links

commit 378cff7a9ae6eff1732dbd42dc5544efb13d534d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Sep 6 10:50:57 2022 +0200

    [docs] minor layout edits

commit b89b9cc10d1f90e89e4dbb8e8d9827d7058e8fac
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Sep 5 21:16:03 2022 +0200

    [docs] add rationale sections

commit 16485e9894aadfe0e89c5400741297a30466faba
Merge: a86ec1ee 6f1e5df2
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Sat Sep 3 17:53:19 2022 +0200

    Merge pull request #405 from stnolting/reset_cleanup
    
    [rtl] Cleanup hardware reset logic

commit 6f1e5df2d564d829bc47e566054c6a04bb2d7887
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 3 16:54:53 2022 +0200

    [docs] add note: counter CSR reset

commit d1e0f85ba88c1c108a8063b27c177c03865fcd2d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 3 15:11:59 2022 +0200

    [docs] update section "CPU Hardware Reset"

commit 3afa337ae70820f88b11d80d310bcd879015b55d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 3 15:11:37 2022 +0200

    [rtl] comment cleanup

commit ac2dc184ca50bb64c7bdf5a2ca3ea9b69c9a6969
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 3 15:06:58 2022 +0200

    [CHANGELOG] add v1.7.6.2

commit d7eb6b864bb695687ae808be6e16c53b3d9272b9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 3 13:55:30 2022 +0200

    [docs] remove HW reset flags (MXISA & SYSINFO)

commit b74f7a459dbd600e33c80ce13c45e4f643613d82
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 3 13:54:44 2022 +0200

    [sw] remove HW reset flags (MXISA & SYSINFO)

commit fd122cabe814f9f8addddd148a4a8a4fcd4bd38b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 3 13:07:46 2022 +0200

    [rtl] package: remove 'def_rst_val_c' and 'dedicated_reset_c'

commit 381fa588a0229e45f58a742acc9ec589fdf8ad6c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 3 13:06:56 2022 +0200

    [rtl] SYSINFO: remove dedicated HW reset flag

commit f4a869145d3f1d2fc29ade0122383c0d6517cf5e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Sep 3 13:06:24 2022 +0200

    [rtl] cleanup CPU reset

commit a86ec1ee6d51ef15d89f1053050ed2fbc9ba96c7
Merge: 73cdfafa 0be3b47a
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Fri Sep 2 18:50:51 2022 +0200

    Merge pull request #404 from stnolting/rm_register_qualifier
    
    [sw] remove 'register' qualifier

commit 0be3b47ad0d7c05e49d02fa078b02f879b993c2f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 2 17:35:11 2022 +0200

    [processor_check] cleanup

commit cddb5dbcfe2f0a61b89f9e09d41b9e0cef6dec46
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 2 17:09:40 2022 +0200

    [sw] remove 'register' qualifier

commit 73cdfafac48457cf1bf37ed45863c03c664b0ab4
Merge: 52ff0891 9f0af5c0
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Fri Sep 2 16:28:47 2022 +0200

    Merge pull request #402 from stnolting/onewire
    
    ‚ú® Add 1-Wire Interface Controller

commit 9f0af5c08306dc821d093acbf9bf216732162781
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 2 09:41:05 2022 +0200

    [sw] add ONEWIRE demo program

commit 370d517bfbfd5be8158d8b5cf77bfea7f0ab1420
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 2 09:40:51 2022 +0200

    minor edits

commit 19993d8622245cbf4d224db144899fae87a58ee3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Sep 2 09:39:38 2022 +0200

    [sw] add ONEWIRE to SVD file

commit 52ff0891994d2255cae7d229d39d20f739a9b265
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 1 23:20:53 2022 +0200

    [docs] typo fix & minor edits

commit 45b192175a5fa0262da3408846479cd83b5a4b95
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 1 21:20:10 2022 +0200

    [CHANGELOG] add v1.7.6.1

commit 1cf5fbc3a59b2aa610186ac487350435b4c6fc91
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 1 21:19:22 2022 +0200

    [README] add link to ONEWIRE docs

commit 4e542a953692250b3ce24a6bd2f05499d18d185b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 1 21:18:29 2022 +0200

    [docs] add section ONEWIRE

commit 5d5ead9051809d135f097233e32629848fa017af
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 1 20:52:36 2022 +0200

    [docs] add ONEWIRE

commit f2dbc65da5d94cfa0ed647cd8200622ceffbad15
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 1 20:22:52 2022 +0200

    [sw] minor eidts

commit 56e1d4634c68bab224d38f3342657a7171a51df5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 1 20:15:06 2022 +0200

    [sw] add ONEWIRE test case to processor check

commit d4a7a8cd178afe276026666e4b41592ebdd287b9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 1 20:14:22 2022 +0200

    [sw] add ONEWIRE avail check to RTE

commit ae5d1b2b353676cb5106eac5539c7896c7e5a457
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 1 20:14:00 2022 +0200

    [sw] add ONEWIRE HAL / driver

commit a3e1a8d0da4bb2a0390f03c1f7581b6093070bf6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 1 20:06:25 2022 +0200

    [sw] add ONEWIRE register and bit definitions
    
    + :bug: minor fix

commit 731dd7a99c7db30e584be5dfb009f79ea2fddd28
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 1 20:00:06 2022 +0200

    [sim] add ONEWIRE port and generic

commit 46f9117ee262698287a036ae0f9fe2cb31109a0e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 1 19:59:46 2022 +0200

    [rtl] add ONEWIRE module

commit fda384f0c6f5145d692b960766f254eae63db804
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 1 14:35:41 2022 +0200

    [rtl/system_integration] add ONEWIRE generic and port

commit 9b8f6aade660c6d0b9867b4f09d79a952cd7acfa
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Sep 1 14:22:33 2022 +0200

    [docs/figures] add ONEWIRE module

commit e6471f134174cfc5acbf3d7751a727c8cabc304d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Aug 28 20:51:46 2022 +0200

    :rocket: new release v1.7.6

commit 74eb0ab3e05fb5c701b8493da553306ff71aa760
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Aug 28 16:38:59 2022 +0200

    Update README.md

commit 34a428c641c49c6169df07ed203de962740d984b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Aug 28 16:30:36 2022 +0200

    [README] minor cleanup

commit 2d0911fe92a35a3ddd18b796a6da321009350733
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Aug 28 16:30:27 2022 +0200

    [CHANGELOG] typo fix

commit a5caa8a8268c77a7d984ebc986abbc6e3fb1d740
Merge: 88fe0456 9735173a
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Sun Aug 28 15:54:36 2022 +0200

    Merge pull request #400 from stnolting/neorv32_verilog
    
    üöÄ [docs] add neorv32-verilog repository

commit 9735173ac5c54f3f34f575ffde6c3327aa4aa00f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Aug 28 11:51:12 2022 +0200

    typo fixes

commit 1442d82f9a77599944b00eaf9be7853e5bda276a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Aug 28 11:46:16 2022 +0200

    minor edits

commit 63985a90fffa243a341835ce271b4e45a4907af1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Aug 28 11:43:43 2022 +0200

    add new user guide section: NEORV32 in Verilog

commit 582299d86e42726bb524ee6718846f74e0b34029
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Aug 28 11:01:45 2022 +0200

    [README] add neorv32-verilog

commit 5502e29a3bb6cd012d0f08fbf9fa12040dbf9ead
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Aug 28 10:43:13 2022 +0200

    [docs] add neorv32-verilog to feature list

commit 88fe04562a5683f7802b73e719f855c154ee49b9
Merge: df27487d c4465d27
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 27 20:03:50 2022 +0200

    Merge branch 'main' of https://github.com/stnolting/neorv32

commit df27487db3a80bb9a64e49bb4316c0b394f18ca7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 27 20:03:46 2022 +0200

    [docs/userguide] minor edits

commit c4465d27c6afdc2db07e2668a5ac30373a6226b5
Merge: 9a107598 0d38a7df
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Sat Aug 27 18:32:35 2022 +0200

    Merge pull request #398 from stnolting/minor_core_fixes
    
    [rtl] core cleanup / minor fixes

commit 0d38a7df896cf2bb85ba81d6633913843b457379
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 27 17:26:20 2022 +0200

    [CHANGELOG] add v1.7.5.9

commit 238794a4f81cb1aba511e2c0a3e799f26b7a39ca
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 27 17:22:54 2022 +0200

    [rtl] core cleanup / minor fixes
    
    -> #266

commit 9a10759802f307fe795492415c730b5c86c402b8
Merge: 680ca8b3 57a2ccc8
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Fri Aug 26 17:08:33 2022 +0200

    Merge pull request #397 from stnolting/cleanup_crt0
    
    [sw} cleanup crt0 start-up code

commit 57a2ccc8b7b21e8a27142240d2dbf0a7b205d9d2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 26 15:56:19 2022 +0200

    [rtl] update pre-built images
    
    bootloader & blink_led
    due to crt0 changes

commit 678cfebe9a3ede8ae499d92e4cbf49c4f42876d3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 26 15:54:49 2022 +0200

    add version 1.7.5.8

commit d6697228231b02d5b16b6d7884c54e9ea0ab9cfd
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Aug 26 15:52:05 2022 +0200

    [sw/crt0] remove mcounteren & mcountinhibit setup

commit 680ca8b34186eeaa1108cea845aae6ef6dc7bd62
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Aug 25 16:44:37 2022 +0200

    [README] minor edits

commit 82d78b8f0f8f2198686fa001122a64e98a5e09ba
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Aug 25 16:38:26 2022 +0200

    [docs] add Vivado comb. loops DRC note

commit 4d22bffbbacc3e205d3b4f51ee1fd52bf38ed1b6
Merge: 1f81f89d 5a39f6bd
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Thu Aug 25 15:27:25 2022 +0200

    Merge pull request #396 from stnolting/hdl_reworks
    
    [rtl] minor edits and cleanups

commit 5a39f6bdf40d71b5708b0bcda5fd27833b8fef70
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Aug 24 20:21:16 2022 +0200

    [CHANGELOG] add v1.7.5.7

commit a56865340c92d75fd100b0cfb9b5239156e8fee2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Aug 24 20:21:00 2022 +0200

    [rtl] add char-to-std_ulogic_vector function

commit e045e7b0cca7573f3fdd65600414089ddd6a1535
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Aug 24 18:14:50 2022 +0200

    [rtl] minor edits and cleanups

commit 1f81f89daf546c4a11a66f0f94b7bf2096dfc65a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Aug 23 20:45:04 2022 +0200

    [docs] typo fixes

commit 8aa3efe12cf3ed1ddffebf822461ccad6cce62e6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Aug 23 20:44:53 2022 +0200

    [README] minor edits

commit 869881eb9b50c8b74ae31a06cf6a84570a0987d9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Aug 23 20:44:42 2022 +0200

    ignore GDB log files

commit a6badc85192fcfdaf7358f55995b364f030fe5ee
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 20 20:07:30 2022 +0200

    [README] add prebuilt toolchains status badge

commit a360b985855e483296dbd46c4c3b43a18bdbbae4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 20 19:49:25 2022 +0200

    [docs/CPU] minor edits
    
    -> #390

commit 6b392b10ae7028f025849aa25f47593784dd0197
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 20 19:05:45 2022 +0200

    [CHANGELOG] link fixes

commit a715178fcc6250ff0ba5d061a7eedd4925888b1d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 20 19:03:40 2022 +0200

    typo fixes

commit 9ef80c142b33600b55cda23bda5fa5743f8e6a85
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Sat Aug 20 18:50:34 2022 +0200

    cleanup

commit 4ede6ceb69f1dc5a68f82743f9d3da90a6523a72
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 20 18:28:32 2022 +0200

    [rtl] update application images
    
    bootloader and blink_led demo

commit dbd3f4bcf7c7d895a13c17b4a9bcbe24cc2ef852
Merge: d162742f 4e37361c
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Sat Aug 20 18:12:13 2022 +0200

    Merge pull request #391 from stnolting/update_to_gcc-12.1.0
    
    üöÄ [sw] Update software framework to GCC 12.1.0

commit d162742f9f731e82615bef61f6101b486a3a2e84
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 20 18:07:55 2022 +0200

    [docs] add info about default module access latency
    
    #390

commit 4e37361c2febb63225a79172d332cbbb259ffa40
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 20 17:51:56 2022 +0200

    [CHANGELOG] add v1.7.5.6

commit e212445f5be61c72a40b5461362dbfda0f083913
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 20 17:44:43 2022 +0200

    [sw] revert makefile edits

commit 7f1805fb0bce3f4d42016e1a41779125993782fa
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 20 17:37:18 2022 +0200

    [sw] minor linker script edits

commit adc0aac2973fe0332d5b0cb4aaed7516e294125b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 20 17:36:57 2022 +0200

    [rtl] update to version 1.7.5.6

commit a63c319bddf5e4dd6d7724e4fbcf7c5ce0a24972
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 20 17:36:38 2022 +0200

    [sw/lib] syscalls: minor fix

commit 2bec76e0dcdc3ce0bfe1ea66840881e66837da91
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 20 17:36:17 2022 +0200

    [sw] update makefiles

commit c76f98f29611fdcfdb1f85cc43fdee342fb4ab27
Merge: 8ff6cff0 9725a580
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Fri Aug 19 09:50:41 2022 +0200

    Merge pull request #389 from stnolting/trng_update
    
    üîí [TRNG] add read data security feature

commit 9725a5805e99cfba0dbdd91dc7cb60abd93ac01c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Aug 18 15:22:42 2022 +0200

    [changelog] add v1.7.5.5

commit 2b29d062d78f32a6e4f54d669ff1032c45bbef0f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Aug 18 14:48:01 2022 +0200

    [sw] minor TRNG driver edits

commit d6a3f266fd1cb60434befc974ad77ff613519c12
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Aug 18 14:47:35 2022 +0200

    :lock: [TRNG] add read data protection

commit 1836600c556146ada0baae9d13b5e3fddfc9cad1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Aug 18 14:46:51 2022 +0200

    [docs] update TRNG section

commit 8ff6cff05e0662dde87f71d17075b3b45173eb23
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Aug 18 12:32:07 2022 +0200

    [sw] update PWM demo program

commit 7747eefd74c9355bbf1b09157aa5480122fc56fd
Merge: f4c986b5 17f76912
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Thu Aug 18 11:55:21 2022 +0200

    Merge pull request #388 from stnolting/pwm_rtl_cleanup
    
    [rtl/PWM] minor cleanup

commit 17f76912e4fbe995b22d9ae8fd3b26d69ea851b5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Aug 18 11:35:32 2022 +0200

    [changelog] add v1.7.5.4

commit 2a7b770e89990d94e4eeb4960e36206fff650f97
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Aug 18 11:34:24 2022 +0200

    [rtl/PWM] minor cleanup

commit f4c986b5c95e2c34f4032b3791712597ab6204a1
Merge: 2cad982c c0f9b22d
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Thu Aug 18 11:08:02 2022 +0200

    Merge pull request #387 from stnolting/if_optimization
    
    [rtl] optimize instruction fetch

commit 2cad982cf48ea88e63116c386ab0376d54f5346a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Aug 17 20:55:17 2022 +0200

    [sw makefile] help text typo fixes

commit c0f9b22d4e5073211cc429acea2ec4bdf85ef55d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Aug 17 20:54:12 2022 +0200

    [rtl] minor comment edits

commit 680ee7c00b99777b56e8b09766cfba1c791f9f72
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Aug 17 20:19:21 2022 +0200

    [rtl] minor cleanup

commit d1b0f024c92111b731480d4a25d10619389beacb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Aug 17 17:05:20 2022 +0200

    [changelog] add v1.7.5.3

commit d3c065d42a141d01eec4d3edb5e8516e3a6ec6b0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Aug 17 16:47:54 2022 +0200

    [rtl] optimize instruction fetch

commit ea8bc7b674a5cb9a02bc85051b15e3ddb372c70c
Merge: ad41a108 8498292f
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Wed Aug 17 13:13:25 2022 +0200

    Merge pull request #386 from stnolting/twi_tristate_relocate
    
    [rtl] relocate TWI tri-state drivers

commit 8498292f9ec3bae86d39ae11a640b26c070a8578
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Aug 16 19:55:40 2022 +0200

    [changelog] add v1.7.5.2

commit 34d801dc18bb1b5050c8843e795b6fdbdac889c5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Aug 16 19:36:51 2022 +0200

    [rtl] relocate TWI tri-state drivers

commit ad41a108512f2588b244233cf3f409edd31b74e8
Merge: a5c1d299 b585dff5
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Tue Aug 16 11:43:22 2022 +0200

    Merge pull request #385 from stnolting/buskeeper_edits
    
    change base address of BUSKEEPER

commit b585dff51f1edd7733cde741502cf0563390413d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Aug 15 19:22:25 2022 +0200

    Update CHANGELOG.md

commit 7093aafe1c4526f9b1e701e5f6671c96589c4323
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Aug 15 19:21:12 2022 +0200

    [changelog] add v1.7.5.1

commit 1c167ab1675c92a61742641525d8ee0f2aaabcc1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Aug 15 19:21:01 2022 +0200

    change base address of buskeeper

commit a5c1d2992ed9131d3efdbc031aded26f29f9a2f8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Aug 15 16:34:02 2022 +0200

    :rocket: release v1.7.5

commit b2fdc77d53fe55b3e593bfae23fba6181439ba4d
Merge: 4e54f378 45cb7d68
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Mon Aug 15 16:03:34 2022 +0200

    Merge pull request #384 from stnolting/rtl_cleanup
    
    [rtl] minor cleanup

commit 45cb7d68f001bef334e724a532ba9f840977803e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Aug 14 20:34:32 2022 +0200

    [changelog] add v1.7.4.10

commit 642f39e450aa5773368588d569358f61c04795b4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Aug 14 20:32:47 2022 +0200

    [rtl/CPU] minor edit

commit 4949e68ad4312e4c0d4921c30ca1a7fccf2eb759
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Aug 14 20:32:33 2022 +0200

    [rtl] remove FIFO "level" output

commit 4e54f378f9f06ffdfbeef6dae78ef03e13018176
Merge: 39160370 562244e4
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Sat Aug 13 12:17:50 2022 +0200

    Merge pull request #383 from stnolting/rtl_edits
    
    [rtl] minor cleanups and optimizations

commit 562244e4c10d3f41d14967f9f9998299820435d5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 13 10:36:34 2022 +0200

    [changelog] add v1.7.4.9

commit cee374e7cdebcfb6f9b311686bcf961fbff3188c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 13 10:08:27 2022 +0200

    [rtl/CPU] minor cleanups & optimizations

commit 07b1dd8cceb82f8fb18421226275d711a063feff
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 13 09:08:06 2022 +0200

    [rtl/UART] minor edits

commit 0d32cc2fa3d2c3d7dbd0b08958769a120f77f6a0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Aug 13 09:07:53 2022 +0200

    [rtl/TWI] minor optimization

commit 39160370c2f0454e43407af8c77c6ccf348d65ae
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Aug 4 15:24:27 2022 +0200

    [sw] remove forced function alignment
    
    Functions/lables do not need to be 32-bit-aligned (if C extension is enabled) to increase instruction fetch - thanks to the reworked CPU front-end from v1.7.0.3.

commit 860a146f09d672c03b7d99ec2e6d4d3825436397
Merge: 2996f601 7eaf2c2a
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Tue Aug 2 21:38:26 2022 +0200

    Merge pull request #381 from stnolting/add_spi_fifo
    
    ‚ú® [rtl] add optional SPI data FIFO

commit 2996f601e3043a203541214e6b3e4944163a96a2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Aug 2 21:17:14 2022 +0200

    [docs] typo fixes and minor updates

commit 7eaf2c2a6e8c2e5902ee8d7d00fe2174b015a1ae
Merge: a4d0c111 cf907c83
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Tue Aug 2 17:20:47 2022 +0200

    Merge pull request #382 from akaeba/demo_spi_irq_fifo
    
    [sw example] demo_spi_irq can handle FIFO

commit cf907c8390ea8e32341c70e7446da831dc5da655
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Tue Aug 2 09:27:16 2022 +0200

    minor: format code

commit f9d8eceb4df64c3050a991c4be906d5b86a58eae
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Tue Aug 2 09:15:47 2022 +0200

    bugfix: 'neorv32_spi_rw' can only write on element to SPI, otherwise is 'neorv32_spi_rw' interrupted by ISR and after finishing ISR continued which leads the false writes on SPI bus.

commit 4a0c471c5b1ce31c0c0c30ad2a461a302f803954
Merge: b5e81b6c a4d0c111
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Mon Aug 1 20:44:06 2022 +0200

    Merge branch 'add_spi_fifo' into demo_spi_irq_fifo

commit a4d0c11127d5255f3c96fa4af8c8540e455df1e8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Aug 1 17:19:36 2022 +0200

    [changelog] add v1.7.4.8

commit 478901e1d8f426a1ecb68e34320bea2c0e5828bd
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Aug 1 17:18:57 2022 +0200

    [rtl] minor reworks
    
    * clean-up
    * add fall-back for interrupt configuration if FIFO size is zero

commit 74ef90377ba52430c2dd7af54b30cea93d39c104
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Aug 1 17:18:28 2022 +0200

    [docs] update section "SPI"

commit b5e81b6cfdc7059252391ca3e9ab180db957dee9
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Mon Aug 1 16:44:17 2022 +0200

    bugfix: typing issue

commit 91d035cbcc5e2b6c2dd7b311ee150ef594ba0ba5
Merge: 32f843fa 9f467850
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Mon Aug 1 16:16:36 2022 +0200

    Merge branch 'demo_spi_irq_fifo' of https://github.com/akaeba/neorv32 into demo_spi_irq_fifo

commit 9f467850c85ad93522fcf07c72369df497ca5997
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Mon Aug 1 16:06:53 2022 +0200

    [sw example] add: 'neorv32_spi_init': initializes data flow storage element, add: mimic for handling FIFOs

commit 32f843fa4e175c6c8177329a9b6c87d678fb9aa8
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Mon Aug 1 15:57:09 2022 +0200

    adjust example

commit dfa7fc74f69643ffbe73061b1317353e3a48fcfc
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Mon Aug 1 15:55:59 2022 +0200

    [sw example] add: 'neorv32_spi_init': initializes data flow storage element, add: mimic for handling FIFOs

commit 07485f1a2344bd8c4e1bc9ad283ec417a6b62f0e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Aug 1 10:24:56 2022 +0200

    [sw] simplify SPI FIFO flags

commit 8fe03adce49fa5f8ed5227ae9c29a89113fc2aaa
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Aug 1 10:24:39 2022 +0200

    [rtl] simplify SPI FIFO flags

commit 6565fd182401c332d88b06c85ac60d99ef846bf7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 31 21:34:17 2022 +0200

    [sim] revert

commit 8d52ad5fa9b9d04df21e6f62d2274e7f1b16db84
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 31 21:29:01 2022 +0200

    [rtl] minor fix; clean-ups

commit e303e2758472ac1011f6df99cfb970609b12f00e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 31 21:28:46 2022 +0200

    [sim] test case SPI_FIFO = 0

commit c0d2d7a599c629e57455fd846df5eeb1fafc22dd
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 31 21:19:10 2022 +0200

    [rtl] minor fix

commit d3ca99326b0c316845c1077f5ad427c04ea97404
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 31 21:19:00 2022 +0200

    [bootloader] update SPI setup function call

commit 5b747468f23f76d943bb354649edcebdd52e101c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 31 21:12:37 2022 +0200

    [docs.soc] add IO_SPI_FIFO generic

commit db5d1d43b435c45b7db4015cf4ad20abc56b6554
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 31 19:50:20 2022 +0200

    [sw] update SPI example programs

commit df9632f03fe62389d30ea221abbc4f3d4ad72193
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 31 19:48:41 2022 +0200

    [rtl] update version to 1.7.4.8

commit ba2290bfce8ad502912370741a44c857b45d225e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 31 19:48:14 2022 +0200

    [sw] update SPI HAL

commit 53dbed05e921229307fea9c0b9bd99b82bb4bed0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 31 19:38:33 2022 +0200

    [sim] set SPI FIFO configuration

commit 96c50de0f4b541abacd411e92509274f125bfc41
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 31 19:38:04 2022 +0200

    [svd] add new SPI FIFO flags

commit 100708ebb79097861b76efc60b2ae3dfbe0bca71
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 31 19:36:34 2022 +0200

    [sw] update SPI FIFO bit definitions

commit 32ed1c59b8c682c603c7daee223e3fd7ca857fa4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 31 19:27:34 2022 +0200

    :sparkles: [rtl] add optional SPI RTX FIFO

commit c71dd090f70992f5eb48e8215bd86c38ee037887
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 31 19:26:29 2022 +0200

    [system_integration] add SPI FIFO generic

commit f234dd59695679d241d6066540810df9cdbb06a6
Merge: ef929c85 0d3e80cd
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Sun Jul 31 18:27:27 2022 +0200

    Merge pull request #377 from stnolting/slink_irq_rework
    
    :warning: [rtl] rework SLINK module

commit 0d3e80cd771f5bdc2e539731fed36056ac1ade9c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 31 18:15:15 2022 +0200

    [changelog] add v1.7.4.7

commit 26f0ccb0527fb852d43cc4ba16836095f918d516
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 29 16:06:08 2022 +0200

    {docs] update SLINK data sheet section

commit cb4b0840bf3693ddf9358ec4936173c3023c374a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 29 15:36:38 2022 +0200

    [sw] update processor_check

commit 0fa3ced59d5c2d03da6dc8aaf509fb7ed8139297
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 29 15:33:10 2022 +0200

    [sw/svd] update SVD file

commit c667339716f47bae6970cd609976e7e0fffcd440
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 29 15:32:41 2022 +0200

    [sw] update SLINK demo program

commit a8dc8299003c0aa0634f228f782acd25aa96c52a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 29 15:24:42 2022 +0200

    :warning: [sw] rework SLINK HAL

commit 6b24822e78e5293353fe9cd8ee3d18c047beb277
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 29 15:01:45 2022 +0200

    :warning: [rtl] rework SLINK module

commit ef929c85f48ff403b5ea445c86d0ecb8b0132cf8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 29 14:53:22 2022 +0200

    [rtl] add missing sensitivity list signal

commit 29bb766b4be0d2cfab9c685b89be9e82202f15f2
Merge: ede24a26 269cfd69
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Tue Jul 26 17:02:01 2022 +0200

    Merge pull request #375 from stnolting/ld_script_rework
    
    ‚ö†Ô∏è [linker script] simplify memory configuration

commit 269cfd69aea2902f3cebc6a75c0ee8ad222a4a93
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jul 26 16:28:46 2022 +0200

    [ug] minor edits

commit 5dbb49d005d82532b4ea7c4d5081f14c2c838048
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jul 26 13:10:58 2022 +0200

    [demo_newlib] minor updates
    
    define max heap size via makefile
    :warning: define USER_FLAGS in console _before_ invoking make

commit 4eb170d59488c07b0879c46d46fd2a761f54aec1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 25 18:56:30 2022 +0200

    [ug] typo fix

commit 5d9262802383a53c785bf08a8e57632e7f00101f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 25 17:56:52 2022 +0200

    add v1.7.4.6

commit 3e436c5428310c8dbd3e8e066209e9247e1d7a23
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 25 17:48:28 2022 +0200

    [ug] update section "General Software Framework Setup"

commit 4a8755f7a2339639cc94dbe017f3878ec924160c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 25 17:48:05 2022 +0200

    [docs] update section "Executable Image Format"

commit 81aab2efc27dfe307234337c2879fbf21d1a6ded
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 25 17:41:34 2022 +0200

    :warning: [common] update linker script
    
    Rework section base & size configuration.

commit ede24a26aaa80de110964e5172063e5ca33ad55c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 25 14:40:51 2022 +0200

    [docs] minor edits

commit cae3b80476afbf540fb22e9d4f9ae269bf59fac4
Merge: 0e7ba48a 289a7b68
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 23 13:44:28 2022 +0200

    Merge branch 'main' of https://github.com/stnolting/neorv32

commit 0e7ba48adddb6b34974d60d9a284cbb51191e4f8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 23 13:44:00 2022 +0200

    [docs] cleanup section "SoC"

commit 289a7b68f85b43058989f5f937ae3fedbb0b6c42
Merge: 4d68ac00 4c03ddc7
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Sat Jul 23 12:36:14 2022 +0200

    Merge pull request #373 from akaeba/append_spi_driver
    
    [sw] add ISR based SPI data flow example

commit 4c03ddc7ec66f11c094cd4364a2bcab5c2f7d9e3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 23 12:09:53 2022 +0200

    add author filed

commit d6df4742c941665a9c76ec057e729b150d4dc93d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 23 12:03:24 2022 +0200

    typo fix

commit 2b47f0245ae0b839eec02a1d5ab03ac78d2fe3d5
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Sat Jul 23 11:03:08 2022 +0200

    move into subdir to allow include as driver in other project, add to make include

commit 4d68ac00298b4033fed9071ba355d184e3034995
Merge: d84f56c5 745bc3eb
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Sat Jul 23 09:39:21 2022 +0200

    Merge pull request #374 from stnolting/dev2207
    
    [rtl] add CUSTOM_ID generic

commit 745bc3eb74e3aad0e7f85f8e010f677319ac1553
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 23 08:17:45 2022 +0200

    [docs] rework section "CSRs"
    
    * fix formatting
    * huge cleanup

commit 02a398dbd1f07cb8d7c47c7618e790892edacf4c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 22 21:04:04 2022 +0200

    update (revert)

commit 3f392d42ff866f164f700d24142233179dd1caf6
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Fri Jul 22 17:27:41 2022 +0200

    description, tabs by blanks

commit cb1c302113ed5fbe5e8141a920c0b9b050427fed
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Fri Jul 22 17:25:32 2022 +0200

    fix typing issue

commit 806b9f01e40466659477d7ec539e83e888977af1
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Fri Jul 22 17:03:45 2022 +0200

    revert to main line revision

commit 5e8645b796c6912a74c2c19ac36acd2b3a1b7822
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Fri Jul 22 17:02:00 2022 +0200

    introduce 'demo_spi_irq'
    -> provides functions for IRQ driven SPI data transfer as an minimal working example

commit 6819643d80270e2bdf845f46f2f203dc7a509d28
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 22 16:49:14 2022 +0200

    [processor_check] minor edits

commit db74c836bd0bd664a4cbcf348bb953c17274aa43
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 22 16:46:15 2022 +0200

    [rtl] minor cleanup

commit 8b6fc69f1e3630c7f244e699f26582538f2891fd
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 22 16:45:45 2022 +0200

    [CHANGELOG] add v1.7.4.5

commit 6f3f4234eb1b8a21792a7cb4d95d156c15b14f10
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Fri Jul 22 16:09:00 2022 +0200

    revert to typed pointers

commit e7c7d111f663100ea4ea198efb554a54cbc0bb8b
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Fri Jul 22 15:52:20 2022 +0200

    adjust comment

commit c2806d42945a8f4d1afdcb6860aeba30a70266cb
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Fri Jul 22 15:47:12 2022 +0200

    bugfix: In C++ 'this' is a reserved keyword

commit 687efd2fc30a6e9f3ea239ce8d4c1e51265fc7fd
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Fri Jul 22 15:43:03 2022 +0200

    use self instead of this

commit 9f2d317043b93de438e9f00c2fd95be4597791eb
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Fri Jul 22 15:38:57 2022 +0200

    bugfix: neorv32_spi_rw_busy harmonize declaration and definition

commit 2db33b9777957285f1f8c49a56ca97e906d21551
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Fri Jul 22 15:36:32 2022 +0200

    provide void pointer instead of t_neorv32_spi as common data handle

commit c897d0f85a894d82efeda08bc4de14e9760ae1a2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 22 15:20:34 2022 +0200

    [bootloader] show CUSTOM_ID
    
    Value assigned to CUSTOM_ID generic is shown as "CID" in bootloader intro.

commit bbea81d8c9f599dec04042a3481c85c4a85b4115
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 22 15:19:12 2022 +0200

    mvendorid can now be configured

commit 64fbcceac645a2171a5b51d0dfca964b94aade7d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 22 15:12:02 2022 +0200

    [docs] typo fix

commit ac506fa9806fa48ce0b8739e1db415d42c50f483
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 22 15:11:36 2022 +0200

    [sw] add CUSTOM_ID

commit 42732ed5922e49495153f9238b6cd7b59c2e735b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 22 15:11:00 2022 +0200

    [docs] add new CUSTOM_ID generic

commit 3a0227f051ddd97699ee41068f3f404393a1ad32
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 22 15:10:30 2022 +0200

    [sim] add new CUSTOM_ID generic

commit bc4465ac7f248cebdb50273c6139b3f906441c97
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Fri Jul 22 15:10:14 2022 +0200

    bugfix: add missing ';'

commit c8ddb6a6325cab28e32765e59d33848000d2109c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 22 15:06:59 2022 +0200

    [rtl] add CUSTOM_ID generic
    
    Can be used to set a user-defined identifier or to pass user-defined config flags. Can be retrived by SW from the SYSINFO memory.

commit ef110dab3be2f5f7df5b692b197e2d76aaa84632
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Fri Jul 22 14:53:10 2022 +0200

    minor code format

commit 051d604187a21d33e79e692059efdc2618bdc172
Merge: 02bc99cd d987395d
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Fri Jul 22 14:52:12 2022 +0200

    Merge branch 'append_spi_driver' of https://github.com/akaeba/neorv32 into append_spi_driver

commit 02bc99cd094e38cef669a404eb870210c7e71a19
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Wed Jul 20 22:53:13 2022 +0200

    introduce ISR driven data flow
    -> neorv32_spi_isr
    -> neorv32_spi_rw
    -> neorv32_spi_rw_busy

commit d84f56c5814cce9a2d598afb7a8fb2e3e8054e11
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 21 21:31:01 2022 +0200

    [docs] extended section "Rational"
    
    Why a multi-cycle architecture?

commit eed2be4bca83f23bebd152ef4507d17b23c12005
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 21 21:30:14 2022 +0200

    [docs] minor edits

commit 9f8cbef055a219edbd97245bc305538e0708643d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 21 16:19:33 2022 +0200

    [rtl] minor edits
    
    * typo fixes
    * sanity check cleanups

commit 9d93017375b28d54495f69a6325a7de8ca904f74
Merge: b4c763db edbd9b21
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Thu Jul 21 15:16:21 2022 +0200

    Merge pull request #372 from stnolting/add_pmas
    
    üîí Specifiy Physical Memory Attributes

commit edbd9b215059030e7c53a353854ef1b76dde0278
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 21 11:35:07 2022 +0200

    [CHANGELOG] add v1.7.4.4

commit e4fb70826a01cd04a8448ebf6ae0c00942d6e050
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 21 11:29:34 2022 +0200

    [rtl] PMA: no execute of IO region

commit b43a4f271124ef1a6e2a217715443fe7fc9f11da
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 21 11:28:44 2022 +0200

    [figures] add r/w/x attributes

commit ea35f874f28c0b6ea6875e92ddece54e32a098d9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 21 11:28:10 2022 +0200

    [docs] add section "Physical Memory Attributes"

commit 0060d1a79043b9d6ace786fb186b5126ac9f7691
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 21 11:27:43 2022 +0200

    CFS can NOT be used as instruction source

commit d987395d70fd37fca215703b6088ff21b74a3c94
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Wed Jul 20 22:53:13 2022 +0200

    introduce ISR driven data flow
    -> neorv32_spi_isr
    -> neorv32_spi_rw
    -> neorv32_spi_rw_busy

commit b4c763db7711976978d10282625e46461cb12521
Merge: 722ab46f baf1f4c0
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Tue Jul 19 17:03:53 2022 +0200

    Merge pull request #370 from stnolting/ug_litex
    
    [ug] add new section "LiteX Support"

commit baf1f4c092b79614f65491406b9d4925515de555
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jul 19 16:57:57 2022 +0200

    :rocket: [ug] add LiteX section

commit 1f326e5ab369cc93585fc6ff8527d81dfed5d484
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jul 19 16:57:40 2022 +0200

    [README] update LiteX link
    
    -> to wiki

commit 8c12f248cf62824819c7562b6691b7164911609c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jul 19 13:34:40 2022 +0200

    [README] add LiteX UG link

commit b6ef834470522a84293068f26b1e199cf2495afc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jul 19 13:34:18 2022 +0200

    [ug] add quick links

commit c04fbf5819def3a725a1b530ece1678e226aec51
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jul 19 12:59:53 2022 +0200

    [ug] add new section "LiteX Support"

commit 722ab46f0a9566200739c86d74973db19ced593e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jul 19 12:58:17 2022 +0200

    [rtl] fix IPB size
    
    when having a (large) cache a large instruction prefetch buffer is not needed at all

commit cb6c842bf4e6e689213fe420cb06cc383ed95a10
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jul 19 12:57:35 2022 +0200

    [ug] update CPU_IPB_ENTRIES` recommodation

commit 491cd82fce38b9d79f120ba31e4b442180e9399e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 18 21:18:13 2022 +0200

    [README] add linlk to CPU architecture

commit ba7351267c4ef3ae499b582c587dc7420292578c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 18 20:34:18 2022 +0200

    :rocket: [README] add LiteX link
    
    #350

commit f836e5b7ddd7bc437f9ff6b507e0afab9f9004d8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 18 16:49:19 2022 +0200

    [docs] minor edits

commit fae5196ff3860bcd243cfb7db55fc057bf577f66
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 18 16:49:02 2022 +0200

    [docs] add CPU modules description

commit b17f49551940cd89eec87dc9da1a47e3f2e2905b
Merge: da17ecc0 a1b7952f
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Mon Jul 18 16:40:35 2022 +0200

    Merge pull request #369 from stnolting/rtl_edits
    
    [rtl] minor edits and updates

commit a1b7952f5f2f598026abde4ef41c56ee20003347
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 18 16:22:10 2022 +0200

    [rtl] minor comment edits

commit e18c62e3c52a931d87ad2d19e55e6ed69e67d191
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 18 16:01:36 2022 +0200

    [changelog] add v1.7.4.3

commit c2a05000729338d7b732102ff2c7ffa370059b89
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 17 17:22:01 2022 +0200

    [rtl] bus unit: minor optimization

commit b7acd1b846c137cf96dff7b03d211079b6e3e2ca
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 17 17:16:37 2022 +0200

    minor CFU reset edit

commit b1e091f470944bb55339c8fdefa576d96f42ae79
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 16 19:52:16 2022 +0200

    clean-up

commit f0c87cdb8add03f74b161568b553e999257af523
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 16 19:20:05 2022 +0200

    [ALU] code clean-up

commit 384b1c9977d00cd305397290ddc972ebb915319e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 16 19:17:01 2022 +0200

    [demo_xip] add write exception example

commit c296619b7165bc57062478143a0608729c2cbe53
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 16 19:16:35 2022 +0200

    XIP: trigger bus error if write access

commit da17ecc0c75bc3135d046e19f52db1d314c07d5f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 16 19:15:26 2022 +0200

    [docs] typo fixes

commit a3a91bb49df039e9996a0cd4968326daa2180405
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 16 19:15:12 2022 +0200

    minor edits

commit 92ca37a2425d0e177e9cb92bb73d89c00f010c5c
Merge: 1d223bb1 196f3373
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Fri Jul 15 16:37:02 2022 +0200

    Merge pull request #368 from stnolting/fix_pmp_config
    
    :bug: [rtl] fix PMP config

commit 196f33739ab3047340ccd83d45cc35584856f367
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 15 16:24:19 2022 +0200

    [CHANGELOG] add v1.7.4.2

commit 3fe8574547082ad6a852f03bf22b90cb4d5395c8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 15 15:56:41 2022 +0200

    :bug: [rtl] fix PMP config
    
    fixed logic error when PMP_NUM_REGIONS = 0

commit 1d223bb12cd3a5e5ad2f4436f01e70906aab1b70
Merge: aa3b7cbd cd32eaa1
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Fri Jul 15 12:58:00 2022 +0200

    Merge pull request #367 from stnolting/rtl_updates
    
    üêõ [rtl] cycle & instret bug fix, wishbone.we bug fix; minor rtl updates

commit cd32eaa1f72efd3ec3ae9b479d443dc48a79345f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 15 12:33:25 2022 +0200

    Update CHANGELOG.md

commit 93dde25dd6753bd9a10a1d2685fc42e7f044ac4c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 15 12:33:22 2022 +0200

    :bug: fix bug in Wishbone.we signal
    
    if ASYNC_TX mode enabled

commit fd620f08e1d36cfd88c673c054f0a5ecc4c119d3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 15 12:07:33 2022 +0200

    [sim} minor fix

commit 6d34a757e1694480fffa8100fad7ac7068ceea5a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 15 11:40:53 2022 +0200

    [changelog] add v1.7.4.1

commit 806904f18b73fc974a4a444e5663bfa24056e52d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 15 11:34:23 2022 +0200

    :bug: fix cycle / instret cnt stall
    
    * hardwire dcsr.mprven to 1
    * minor rtl edits

commit 60548fd4c39f16ec368f157da1dfc0198255e4bd
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 15 11:33:32 2022 +0200

    [docs] update dcsr.mprven

commit 4208a07dc62a2a63356808e5b0641dcab259c522
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 15 11:25:56 2022 +0200

    [processor_check] minor edits

commit dc3fbaec04aabf8ba3343114d380338a63c4519d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 15 11:25:30 2022 +0200

    [rtl] DTM: add full HW reset

commit e7b617f02260e39b98c44e20be90217ecb425deb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 15 11:25:06 2022 +0200

    [rtl] FIFO: minor renamings

commit acf81a10b1a12a459618dee37f2f97aed4375906
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 15 11:24:40 2022 +0200

    [rtl] Wishbone: assert message typo fix

commit ff949f7ef9d1f3ee8fd925bc861602ad62a65b18
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 15 11:24:01 2022 +0200

    [rtl] add PRIV signal to CFS

commit aa3b7cbd0b0d88db2e9d38684a11513298413f4d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 14 16:19:18 2022 +0200

    :rocket: new release v1.7.4

commit fc4f14c91efe2b34d3a84da4103e2b5fa49e6922
Merge: 8ab2ba36 237ae007
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Thu Jul 14 16:04:56 2022 +0200

    Merge pull request #366 from stnolting/csr_reset
    
    [rtl] reset all "core" CSRs to zero

commit 8ab2ba36b8ae2202a01bae45eae77d471af95800
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 14 15:51:26 2022 +0200

    [docs] CFS: minor edit

commit 237ae007afa320edab21728680571493509eaf84
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 14 15:19:46 2022 +0200

    [changelog] add v1.7.3.11

commit 0e90876633733992fb8eb8391fdf55ded8e6fe89
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 14 15:19:25 2022 +0200

    [rtl] update images
    
    due to changed crt0

commit 1e678810e783a5cb3f76cfcbd7b6e9ae64d77f62
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 14 15:13:20 2022 +0200

    [crt0] minor edits

commit 1749353dda01663df6d64b12853c1af1a9e49ad4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 14 15:03:26 2022 +0200

    [docs] update (CSR) reset values

commit c4664efe4677448674d0999b1bafc2e0b6039831
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 14 15:02:41 2022 +0200

    [rtl] reset "core" registers to zero

commit 7170967321340694553fb081862676825481edd5
Merge: b42874f4 d920f841
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Thu Jul 14 09:23:23 2022 +0200

    Merge pull request #365 from stnolting/rework_fix_pmp
    
    üêõ [PMP] rework and fixes

commit d920f8413f70d9f4928f96c8f6efce41d08395cd
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 14 09:01:31 2022 +0200

    [docs] minor updates

commit bc8c4e31fc67090a44feb30cb02492e62f0aa366
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 14 09:01:13 2022 +0200

    [rtl] update SoC bus' privilege signal(s)

commit 2b39b097ce8ac59a2e8583f4dc91664337e8edd3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jul 13 21:57:17 2022 +0200

    Revert "[sim] tb_simple: use no cache and extended IPB"
    
    This reverts commit 27c87fcd3211896837305e5b974ea92ce1719e83.

commit 27c87fcd3211896837305e5b974ea92ce1719e83
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jul 13 21:51:48 2022 +0200

    [sim] tb_simple: use no cache and extended IPB

commit 249aa39c778130b9b22582f9557fb21c3f53e371
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jul 13 21:51:21 2022 +0200

    [rtl] comment edits

commit 408af12a1690de9dec6e2e27d3c8883a1a26b080
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jul 13 20:56:24 2022 +0200

    [rtl] minor clean-up

commit 2f67b6d0977f71dc557c80a0729c908588d45e30
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jul 13 19:16:22 2022 +0200

    [processor_check] revert UART baud edits

commit 2c0871933c57d883a232d109d3b9d344614a5242
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jul 13 18:50:51 2022 +0200

    [changelog] add v1.7.3.10

commit a39862a43c3b1ec8772569d40b0b5d27ff791a7b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jul 13 18:50:24 2022 +0200

    [sim,sw] update processor_check
    
    * updated PMP handling and tests
    * UART tests now run much faster
    * add mstatus.MPRV + PMP test

commit 6f0d346b8f0a301c5b1cce8116d509a24146058b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jul 13 18:39:24 2022 +0200

    [rtl] rework PMP

commit 875e0801d1c302f0a5311724274943ec4d2767d0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jul 13 18:29:12 2022 +0200

    [rtl] add mstatus.MPRV flag

commit ab202de2aace4266c9d24bc1ec9ed9c31eced332
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jul 13 18:28:31 2022 +0200

    [docs] cleanup section PMP

commit 9c5c2a97aedfc7e25e5553f12da5d5777e42c7d4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jul 13 18:28:18 2022 +0200

    [docs] add mstatus.MPRV flag
    
    clean-up pmpaddr CSRs

commit cb60aca7cada366c02b880a5c355462a4a943bb1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jul 13 18:20:23 2022 +0200

    [sw/lib] add mstatus.MPRV flag

commit b42874f408d41be4ff006665cd112a9aff308564
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jul 13 17:25:38 2022 +0200

    [demo_pmp] comment cleanups

commit b48698965ae64fc32ae52a382b8a56710d32f76c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jul 13 17:24:21 2022 +0200

    [sw/lib] literal type fix

commit d2aa050bec8427e4c2a86f934664811516dfe059
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jul 13 17:23:12 2022 +0200

    [rtl] minor signal renaming

commit 09a4c43fe04977ad1fcd35c5340c86de518469e1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jul 13 17:22:47 2022 +0200

    [README] link fix

commit a89dad4ca8691535faad6a9332694faeae900671
Merge: 50f1cbce 9e741dd9
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Tue Jul 12 21:02:53 2022 +0200

    Merge pull request #364 from stnolting/clean_up_bootloader
    
    [sw] update bootloader

commit 9e741dd9ed3aee88df23d1bad5b91315678d689e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jul 12 13:50:53 2022 +0200

    [changelog] add v1.7.3.9

commit abe1b5508ba286769decbf2410f4249b413460e0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jul 12 13:50:37 2022 +0200

    [rtl] update bootloader image

commit 6a68c062c179df697b9d909e0fbbee02de0e4cf1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jul 12 13:49:57 2022 +0200

    [docs] minor edits (bootloader XIP]

commit 1053e4cf7edaa276739c54cc0f739d8dc05f7835
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 11 20:55:32 2022 +0200

    [bootloader] update source code

commit 9c685747fa8cce83669d46f9496d1c726682d28f
Merge: d8872dea 50f1cbce
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 11 20:32:50 2022 +0200

    Merge branch 'main' into clean_up_bootloader

commit 50f1cbce6cfb7c83244f1203297c32114513ea2c
Merge: 31af2f93 339fba05
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Mon Jul 11 20:32:06 2022 +0200

    Merge pull request #363 from stnolting/pmp_locking
    
    Fix PMP locking

commit d8872dea64b652ced20b3b19321a2150af0f73a1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 11 15:31:09 2022 +0200

    [docs] update section "bootloader"

commit 4f420de3d06ac002d864b92b7c17e5b2a91feff5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 11 14:37:10 2022 +0200

    [ug] bootloader: clean-up

commit 31af2f931eb42303e816a5a88c79f86ba0c3eead
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 11 14:32:20 2022 +0200

    [sw] update demo_xip program

commit 83e88404e3492d6cefc5ab21a81fb06a02b9a61c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 11 13:06:16 2022 +0200

    [README] add link to neorv32-setups' community projects

commit be1e99db5b6708d8f8f03b4f167e69a4dabddd67
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 11 13:05:49 2022 +0200

    [docs] bootloader: minor edits

commit 339fba05e259034cd2b6b8389fa92086cf81f5bc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 11 12:43:12 2022 +0200

    [rtl] minor fix

commit 721246d8c80450a773b259f52c8d8e2e5e3e94b2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 11 11:20:57 2022 +0200

    [changelog] add v1.7.3.8

commit 68756f48ac484c14247a228feaa650bf29c99fef
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 11 11:02:39 2022 +0200

    [docs] update PMP locking

commit 53a0ccc943cdb359b6a7bb200af8074c514450fc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jul 11 11:02:13 2022 +0200

    [rtl] fix PMP locking

commit ae123efd94a2ffac26e2f2df73bf32255a540db4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 9 17:41:51 2022 +0200

    [rtl] package clean-up

commit 529d988a77a651f2f497b2761720da35caa019d3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 9 17:41:32 2022 +0200

    [sw/lib] comment edits

commit 67264f8e49566918c85b52195cc2c0484a871c54
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 9 17:41:17 2022 +0200

    [rtl] minor comment edits

commit cee4e05fd59dcb1792ad9c2ae7bb5849549a7f78
Merge: 2d936aa3 37b33ff9
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Sat Jul 9 16:18:39 2022 +0200

    Merge pull request #362 from stnolting/fix_bootloader_endianness
    
    üêõ [bootloader] fix flash byte-order

commit 37b33ff9d55af98a1f6a9c52be862539d3edb9fe
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 9 12:13:46 2022 +0200

    [rtl] update bootloader image

commit 9f08db334f5429993d3844c3e27488ea37c80b0e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 9 12:13:18 2022 +0200

    [bootloader] fix endianness
    
    minor clean-ups; changed default flash base address to 0x02000000

commit e8d7134c56c3bb98e2f5d035344224ee9af0032d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 9 12:11:52 2022 +0200

    add v1.7.3.7

commit d243730402f6493bde99aa833f231cadfa295a28
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 9 12:07:50 2022 +0200

    [ug] update bootloader flash base address
    
    default is now 0x02000000

commit 2d936aa3abcff0f5b27d636d3b90460989b79912
Merge: 7f6b773d 80f40036
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Sat Jul 9 12:04:08 2022 +0200

    Merge pull request #361 from stnolting/xip_burst_mode
    
    üß™ [XIP] add experimental burst mode; :warning: fix endianness

commit 7f6b773d4420f7ec2ec6958554ffc02f2c8c2020
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 9 12:01:12 2022 +0200

    [docs] IMEM/DMEM: minor edits

commit 80f40036de589ab8b2079fd566e11b9fc412a5b8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 9 07:47:32 2022 +0200

    comment edits

commit d873291852dd2765ea0f718a966a9341d69fcbd8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 9 07:47:18 2022 +0200

    [rtl] minor optimizations

commit f4f5b6f85c152479f6f8056363b1b916f8212183
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 8 22:24:54 2022 +0200

    add v1.7.3.6

commit 3548c502eee59b8d20c5f24d7e7dbae383d2770a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 8 22:10:36 2022 +0200

    [docs] XIP: add XIP burst mode

commit 7b25c9e278f65efedbf971d864de1bb7554c1d61
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 8 22:03:29 2022 +0200

    [docs] XIP: add warning about endianness

commit 05009c329fef893deed7bbbbd8285a59526ee2a0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 8 22:02:44 2022 +0200

    :bug: [sw] fix demo_xip endianness

commit 60ad29fdf614c5ef91d6d626689e2d9f1e62a662
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 8 22:02:12 2022 +0200

    :bug: [rtl] fix XIP mode endianness

commit 2d0d9210429c9466bcc7de50ac094263e71bdcf6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 8 21:06:24 2022 +0200

    [sw/lib] add XIP burst mode enable/disable functions

commit decfd1a39dd52c1a97935284a2baa442ba3efa10
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 8 21:05:47 2022 +0200

    [sw] add XIP burst mode enable flag

commit 87a406ea1f2642c167c51ef661309acb2c1d8971
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 8 20:55:40 2022 +0200

    [rtl] add XIP burst mode option

commit 11b5385da2e5e2326612e3087d0fcf821f843765
Merge: 33ef9a37 f8907f28
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Fri Jul 8 16:48:16 2022 +0200

    Merge pull request #360 from stnolting/update_exe_generation
    
    [image_generator, makefile] Update "raw" executable formats

commit 33ef9a37522098f685ed0d349725c46b5ec195d8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 8 15:25:25 2022 +0200

    [docs] add note regarding XIP program compilation

commit 34eac06ff990e27eef62fd5d35ef28b3ef848042
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 8 14:59:11 2022 +0200

    [xip_demo] use actual blink_led demo program
    
    NOTE: the pre-compiled blink_led demo program requires a modified linker script

commit 448986a839fdc2d485ed059bf7c929dd0482d1d0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 8 14:58:31 2022 +0200

    simplify "blink_led" demo program
    
    no RTE; bare minimum example

commit f8907f28385a88dd21ddd8b5ca6a29c1eb37306b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 8 13:32:08 2022 +0200

    [makefile] update "all" target

commit e4973b4ad550cf904cc95213c52c0fcc2df89779
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 8 12:56:09 2022 +0200

    add v1.7.3.5

commit 1923eae84be3c21ce74031bee5d1124940f7cc2d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 8 12:34:55 2022 +0200

    [docs] update makefile and image_gen sections

commit 5fc216f9807e65019a46cc9b912cf6a636def5fd
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 8 12:34:37 2022 +0200

    [makefile] rework RAW targets

commit ec62beb1e927b8096724e1a9d17a11db3ae3b8f1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 8 12:34:16 2022 +0200

    add "raw" targets
    
    -> generate RAW (no header) hex or bin files

commit 89b0a7667bc9a65e7fe737096bd04db21703abe9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 7 22:54:33 2022 +0200

    [README] minor edit

commit eca75f6cc952e7820c1d3832f5f97dca968f3202
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 7 22:54:22 2022 +0200

    [docs] typo fixes

commit 4897ca2b3cd8e8feba27cac2a3c61766bf588c1d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 7 22:16:38 2022 +0200

    [demo_newlib] add heap size check

commit 5a759c1580125fa2c51c4734cbd945aa8837936b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 7 22:16:23 2022 +0200

    :warning: [linker_script] set HEAP size to 0 by default

commit b0857b82c16524da1f68e53caef196aeb4b37852
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 7 21:22:08 2022 +0200

    [demo_xip] update demo program
    
    - add flash erase helper function
    - code clean-ups
    - more configuration options for flash base address, flash address size and XIP clock speed

commit 0d03d9f09490973684141c309f577055c22a4a15
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jul 7 21:00:31 2022 +0200

    [sw/lib] add clock info function
    
    to convert prescaler into RAW clock frequency

commit 1426777c9ebcccfcbc049b979174c6293ccfd7b7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jul 6 20:27:51 2022 +0200

    [sw/example/demo_xip] minor updates
    
    * code clean-up
    * add function for XIP flash read-back
    * add flash offset configuration

commit a1cf6762ba9e5132cd7963b7cf122c93a4801372
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 6 11:27:14 2022 +0200

    Create FUNDING.yml

commit 4de429f07b396c338e4bba2b85743f9bdb5c7bce
Merge: e15ea70e 7d6314a5
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 6 07:55:45 2022 +0200

    Merge pull request #359 from stnolting/cached_accesses
    
    [rtl] add "cached access" infrastructure

commit e15ea70e8c16045a9d83f623ec81ee20348546a6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jul 5 20:24:43 2022 +0200

    [LiteX] replace generics by constants
    
    #350

commit 3242cd107aff5c8fe9bb7cf6ae9284260ce10baa
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jul 5 15:15:19 2022 +0200

    [makefile] clearify help text of "clean" targets
    
    #358

commit 7d6314a55355b2499df662dfe062b2ee5c6877b6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jul 5 15:13:21 2022 +0200

    [changelog] add v1.7.3.4

commit 15dabbfbb3f44094ad156556f2e64c01a2f35117
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jul 5 15:02:49 2022 +0200

    [rtl] add "cached access" infrastructure

commit f321f5d7ba0e772667b9632b66904ac3a19196b9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jul 5 14:40:47 2022 +0200

    [rtl] remove commented code

commit e3aaa229a8ac486495417b4cd51cc82da3113ac4
Merge: 89655301 3f311363
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 3 20:14:05 2022 +0200

    Merge pull request #357 from stnolting/rtl_cleanup
    
    [rtl] minor cleanups and typo fixes

commit 3f3113638c5f67568446da7c8e92ba1332905807
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 3 16:09:57 2022 +0200

    minor clean-ups/edits/typo fixes

commit 7552e00ed2ff90d17930bd6e118f8d20758bebd4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 3 12:29:39 2022 +0200

    [rtl] control: minor clean-up/optimization

commit 4f3ea16e51255867091e6be9dbb9172222c49c63
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jul 3 12:29:10 2022 +0200

    [docs] CSR list: add note debug-mode CSRs

commit 89fbee20f3cb0cb13a4808962bf1612f558cf0bc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jul 2 16:33:46 2022 +0200

    add reset of counter control & FPU CSRs

commit f476f03e383be5baf14576d33c068e2bf3cf975e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 1 19:05:09 2022 +0200

    [changelog] add v1.7.3.3

commit 6a29cbb9dd8c802c9bfab5ce7b0022ef60082853
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 1 18:59:06 2022 +0200

    minor edits

commit 8d8fbb1c577756de1b35fe783b9d8cfcb196c926
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 1 14:52:32 2022 +0200

    clean-up assertions

commit e43cc083131ba348b401507484e1ea8297402ad7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 1 14:35:02 2022 +0200

    minor RESET edits

commit b723c825139c3b139f989a31b2bfbbcb662eb56b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 1 14:34:18 2022 +0200

    clear all MIE bits on reset

commit 896553010d6aa05612501963a824f3ca76d72e96
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 1 10:19:29 2022 +0200

    [docs/figures] address_space: minor typo fixes

commit ffe12a6b8ac7770dd54a87bf3922fb858146804d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 1 10:18:57 2022 +0200

    [rtl] minor edits

commit a9d4b055a8d4047029495914c4a201790a18f712
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jul 1 10:18:33 2022 +0200

    [LiteX] change "standard" cache layout
    
    #350

commit 83e04b97cc23611b7ac4ef7455259e02dbea1a9f
Merge: ff520f82 d2789f3b
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 29 14:09:39 2022 +0200

    Merge pull request #353 from stnolting/add_litex_wrapper
    
    üß™ [rtl/system_integration] add LiteX core complex wrapper

commit d2789f3b43f1b241719904be84192dd7a5b1382b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jun 29 13:26:23 2022 +0200

    minor comment edits

commit ff520f82b5c2661dd1209d045dd3a5051473e6da
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jun 29 13:03:10 2022 +0200

    [CFU] update in-code documentation

commit fd3c00f14d6a8bb2913c603debc2f8f05fd18cb3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jun 29 13:02:44 2022 +0200

    [ug] minor edits

commit 3f2f42b576865296cd7e32c88802a5d30b0cd7a0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jun 28 21:30:50 2022 +0200

    minor comment edits

commit c68059a3693172cdbd6a4c58f3efc811304bd0b7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jun 28 17:54:32 2022 +0200

    remove Wishbone tag signal

commit 79210d809e1c8605c83204fb640e62a0f8145637
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jun 28 17:52:39 2022 +0200

    remove fence signals

commit a5c76a29ceddcb65384b286f224af5d730c2f67e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jun 28 13:02:45 2022 +0200

    [changelog] add v1.7.3.2

commit e131fd2f9c66b971d009d5d6481084c31de86fe1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jun 28 13:02:13 2022 +0200

    [rtl] update HW version

commit fc7c051ebd824a86413a844fbe2f38a8ba2b092d
Merge: 96fcf25e 75f24e83
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jun 28 12:23:22 2022 +0200

    Merge branch 'main' into add_litex_wrapper

commit 75f24e8349348d99edb326403ba26e4fd370bbeb
Merge: 0dd8a737 a392ed3b
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 28 12:21:48 2022 +0200

    Merge pull request #356 from stnolting/fix_illegal_ldst_stall
    
    :bug: fix CPU stall on illegal LD/ST instruction

commit a392ed3bfaea0f16cc7f55bc929745e629ced8e7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jun 28 10:32:32 2022 +0200

    [changelog] add v1.7.3.1

commit 1e7be203edd4a2f9644f55f101a6b8a4ab974b4a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jun 28 10:17:36 2022 +0200

    :bug: fix CPU stall on illegal LD/ST instruction

commit 0dd8a73709f48da1f6f65d5298fad2459c653245
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 27 21:28:44 2022 +0200

    [docs] "mip" CSR: minor fixes
    
    #355

commit 73664f50814fc0d4c5d5f582cdf711ea2e15eaa9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 27 15:04:53 2022 +0200

    [docs] CPU: add trigger type nots
    
    #355

commit 46ace879646990abb9e9e247bc6407482e969abe
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 27 15:04:37 2022 +0200

    [docs] update/fix section "processor Interrupts"
    
    #355
    add section quick links

commit 994a5ca995ecec7c45fdf8d432ff3e992f85aed1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 27 15:04:00 2022 +0200

    [docs] add MTIME mtime_irq_i description
    
    #355

commit 96fcf25ec0313bba7f8dd4d1d7884b9dfaca4abf
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 27 15:02:27 2022 +0200

    Revert "[docs] add mtime_irq_i description"
    
    This reverts commit de4d23be602c1f375d8644cda597450062951d6e.

commit 0a474ca632e502cbad6b55ea1b69f7b616a8fea3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 27 15:02:23 2022 +0200

    Revert "[docs] add RISC-V std. IRQs trigger note"
    
    This reverts commit 2eeaf21405453270463649a648e32aa20565e78b.

commit 01fa6f4398048fdf5f7509be4ac84b657af12eb7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 27 15:02:14 2022 +0200

    Revert "[docs] update/fix section "Processor Interrupts""
    
    This reverts commit ccefb962bbcd4d708c32e60128e1e7efc52ffc5f.

commit 2b97c1457c1d9367d23daa754cb76a4061795288
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 27 15:02:07 2022 +0200

    Revert "[docs] add quick links to SoC section"
    
    This reverts commit a9b66150cc5c27a055c3d2c3e7deb533ab2a93ea.

commit a9b66150cc5c27a055c3d2c3e7deb533ab2a93ea
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 27 14:58:25 2022 +0200

    [docs] add quick links to SoC section

commit ccefb962bbcd4d708c32e60128e1e7efc52ffc5f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 27 14:38:18 2022 +0200

    [docs] update/fix section "Processor Interrupts"
    
    #355

commit 2eeaf21405453270463649a648e32aa20565e78b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 27 14:37:45 2022 +0200

    [docs] add RISC-V std. IRQs trigger note
    
    #355

commit de4d23be602c1f375d8644cda597450062951d6e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 27 14:37:27 2022 +0200

    [docs] add mtime_irq_i description
    
    #355

commit ad844a2837d013a27a1f8268ff3380c9313ed842
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 24 20:30:54 2022 +0200

    [rtl/system_integration] add LiteX core complex wrapper

commit 33e09555d4b77a711ea98062c5b7a5f81421f894
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 24 13:11:50 2022 +0200

    [rtl] minor report note edits

commit 159b93be7bfe2334b6159c26028687a6f847477b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 23 17:56:07 2022 +0200

    [rtl] XIP reset
    
    set SDO signal to low on reset

commit 7cd55ddbbc0c4baf23221a13ce7522f09a7a3789
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 23 17:55:23 2022 +0200

    minor (comment) edits

commit ed5c0df9756927f83cf49d9fbe501d76c9fe15c0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 23 09:54:26 2022 +0200

    :rocket: prepare new release v1.7.3

commit 12cb39017344e4909efcab017055b53c58260399
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jun 22 20:23:58 2022 +0200

    [docs] minor edits

commit 5dacd0fbc4c8fa90106df4e43b640b88b877bd3c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jun 22 20:23:36 2022 +0200

    [docs] update RISC-V specs.

commit 28d1e81ab82bf265e1e21c3688386ba21c62a607
Merge: 3e5f802e 940c8c4a
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 22 11:03:17 2022 +0200

    Merge pull request #352 from stnolting/wishbone_async_tx
    
    [rtl] add "async TX" Wishbone option

commit 3e5f802ee7bf104af7bb8f99ce60b407a7dad36b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jun 21 21:15:59 2022 +0200

    reset MTIME.CMP to all-one
    
    to prevent accidental interrupt requests right after reset

commit 940c8c4ad3a8e7ba7fd00a75d8af321d82a2df91
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jun 21 16:17:05 2022 +0200

    [changelog] add v1.7.2.10

commit 201cf44dc91d8a146b43b416e539034735db70c4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jun 21 16:16:37 2022 +0200

    [docs] update Wishbone sections

commit f4a005d4a60011f6097b167a3a0ec4378ffbb1ee
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jun 21 15:53:56 2022 +0200

    [rtl] add Wishbone "async TX" option
    
    -> no registers for outgoing signals; one cycle less latency but might impact critical path

commit a325c8b78295e7854a01a9bc3872f8301f33b4d4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jun 21 15:41:42 2022 +0200

    [sim] add all ext. mem generics

commit 407fdbbc52229ec095917a6c28ea85bd7ce14904
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 20 18:05:26 2022 +0200

    [rtl/system_integration] add wishbone async TX generic

commit 946cab56c6ba2a06b2809bf8be6d6cbc7b26b78e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 20 11:27:25 2022 +0200

    [docs] minor edits: region overlap

commit a486992ced2d61fc79b86c24b80a90d99fc950d6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 20 11:27:10 2022 +0200

    [docs/figures] address map typo fixes

commit c9511e246f64f604a69aea1591b6ed1eceb3a914
Merge: 6c1add92 fd88e9cb
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 19 15:25:49 2022 +0200

    Merge pull request #351 from stnolting/minor_rtl_cleanup
    
    [rtl] minor clean-ups/optimizations

commit fd88e9cbd56071ffbe28b834eb1e40298ac70b5e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 17 21:41:28 2022 +0200

    [changelog] add v1.7.2.9

commit 8d2415b4b2dd064ad90f6e08438ccc83ff685511
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 17 21:39:46 2022 +0200

    [rtl] minor clean-ups/optimizations

commit 6c1add927f126ec1117045093710ae9bf565296b
Merge: 01b2a23c b0f69787
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 17 06:55:29 2022 +0200

    Merge pull request #349 from stnolting/simplify_slink_module
    
    ‚ö†Ô∏è [rtl] rework SLINK module

commit 01b2a23cfe2d0f9bccd661b094e85db692d5bc60
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 17 06:41:03 2022 +0200

    [dcos] SPI: typo fix

commit ea9184bb7c1cce853d28bc284e0ed3e0c4c9dbf3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 17 06:40:48 2022 +0200

    [README] minor edit

commit b0f69787e77e58f10607e51323df337b48c7c1da
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 17 06:34:56 2022 +0200

    [sw] clean up, optimization

commit d5aa9cdae73000348da2950a191ee4956c767526
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 16 17:37:54 2022 +0200

    [rtl] minor comment edit

commit a6d7ddfba147c9a023e420dba615a6e43262ed44
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 16 17:37:44 2022 +0200

    [sw,rtl] clean-up blink_led example program

commit 05948894c5c9e1017ea6c84c78c5589bdde76186
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 16 17:37:01 2022 +0200

    [sw/examples] simplify SPI demo program

commit c9dbc3dc9449dd23ce3ee88df606c4e8146803c5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 16 17:36:42 2022 +0200

    [sw/example] comment edits

commit 57873fe8bab5f9c109df3f2878f76b43ae505c37
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 16 17:29:50 2022 +0200

    [changelog] add v1.7.2.8

commit eb36f601497a04c1856e2c3c4a5b03baa47bedeb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 16 17:29:25 2022 +0200

    [docs] update SLINK documentation

commit 1956daadd29bcd592300970ad0e0c59b0c3b5b2c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 16 17:27:42 2022 +0200

    [sw] update SLINK processor checks

commit e369271a8a0fc42a52d2f9e6ae35e2e14b770851
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 16 17:26:29 2022 +0200

    [sw] simplify SLINK demo program

commit f895c51a05b340d5a16416406c6c6ea17d74beb6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 16 17:26:04 2022 +0200

    [sw/lib] reqork SLINK module

commit 5c2ea1a16fdb2c56e8d6f30bac1d16afe2d65223
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 16 17:17:57 2022 +0200

    :warning: [rtl] rework SLINK module

commit 892de7860f31da8fcb8547b53c47e3e9f80cd53d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 16 13:10:26 2022 +0200

    [rtl] top: add SLINK last signals

commit 016117a582b73ff5d60c58821d1e37ae3ddcce3c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 16 12:41:55 2022 +0200

    [sim] add SLINK LAST signal

commit f5d3e610f91f4f260088fcf50d9a3a6f9dc3c3eb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 16 12:36:34 2022 +0200

    [rtl] wrappers: add SLINK LAST signals

commit b7f9ecb6e5591e88d5342a3599aeae63d44bec22
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jun 14 20:34:47 2022 +0200

    [rtl] XIRQ: add HW reset for IRQ source register

commit d50ee1e5ec7968ce1342a6e6f84e93e87a2748d2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jun 14 20:33:53 2022 +0200

    [sw] freeRTOS demo: minor edits

commit 034b87c2454bdf7c1adb4639731464c0048d85de
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jun 14 13:01:37 2022 +0200

    [sw] XIR: IRQ handling optimization
    
    ACK/clear XIRQ IRQ **after** the handler has been executed; #348

commit 4453f31f2477ec17d77e0154cb48204e6ea3c027
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 13 19:34:47 2022 +0200

    [README] minor re-edits

commit 265d9484b1b47abcdef4d15bacd476d832b3189b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 13 19:34:34 2022 +0200

    [docs] add Segger Embedded Studio section

commit 8f23ae83fad5032d188fd48d82e40096acc86384
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 13 18:09:05 2022 +0200

     [README] layout edit

commit 0de68d89e80a70da3fc6adbcefed2067e02009bc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 13 18:06:17 2022 +0200

    [README] minor edits
    
    * add FreeRTOS demo link
    * add implementation badge

commit 65820e03331309d82e87e29e755f8413be0d991b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 13 17:25:37 2022 +0200

    [sw] update FreeRTOS demo (V10.4.4)
    
    #347

commit becd09661b6ddfeabb0a87badd9c690298508200
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 13 17:24:46 2022 +0200

    [README] minor layout edit

commit a39ad827cbe3a4b25167e6b74ae9db0890d81d88
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 13 17:24:32 2022 +0200

    [docs] minor typo and layout fix

commit 2ded197738b4c7dfecc1e74eb0d37d00843201a2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jun 12 21:22:56 2022 +0200

    [README] minor layout edits

commit 706387779382e5d3282c06ad43e817296b7333f9
Merge: 47d7c998 c5b96678
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 12 18:54:00 2022 +0200

    Merge pull request #345 from stnolting/rework_system_reset
    
    [rtl] rework reset system

commit c5b966782a5bbb08e2f4409f7583c5238e0d78e0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jun 12 15:50:03 2022 +0200

    [docs] add new sections "Processor Clocking" and "Processor Reset"

commit 96d701560ea8d9b72ebe5feb775a92a1df8b9edc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 11 21:55:09 2022 +0200

    WDT: raise store access fault exception if wrong password

commit ffddbda0a3f2757286204692fb2b4b2e6e3f7e1f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 11 21:37:28 2022 +0200

    [sw] minor edits

commit b7c202c03c8ca2cdad1429b70a79a4fb6095be2f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 11 20:41:00 2022 +0200

    [changelog] add v1.7.2.7

commit 725c9a2a7f3a995965f1cbefb589c8b05e25c6b7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 11 20:40:45 2022 +0200

    [rtl] minor edits

commit e8a42c6646817ac57168e3a2d8b35f2776baaba2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 11 19:05:26 2022 +0200

    [docs] add watchdog access password

commit 553181829309faf8cdeb6a1069b3b0a02a05ef33
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 11 19:05:04 2022 +0200

    [sw] add watchdog access password

commit 38ab2fb26e19407efdd14c0146f194b03069d439
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 11 19:04:46 2022 +0200

    [rtl] add watchdog access password

commit 8308eaec58470046d5cac9b822360ce0d3faedf7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 11 19:04:23 2022 +0200

    [rtl] give WDT access to all reset types

commit fab6e27716161a71f23e7ce9da8fba9870fd4ea2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 11 17:32:20 2022 +0200

    [lib] WDT: comment edits

commit 61d1641115dec1d4729dfc2e3ebf05db6956facd
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 11 17:32:02 2022 +0200

    :warning: [rtl] modified lock bit
    
    The lock bit can only be cleared by a processor hardware reset.

commit 064874ed8efb7ddbc759deb027d39ae6a0498500
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 11 17:20:52 2022 +0200

    [rtl] rework reset generator

commit 47d7c998546dab4a7d9b0c27e566e6fa0f48fe38
Merge: 16e7e490 a5da45a0
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 11 09:05:11 2022 +0200

    Merge pull request #344 from stnolting/wishbone_gating
    
    [rtl] add Wishbone output "gating"

commit 16e7e4901c99705958a1008618dc4e6785dff924
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 11 01:04:37 2022 +0200

    [readme] more minor edits

commit 5a6724739da8ac1bd8c7ad2801d91ed5fe6e3e16
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 11 00:58:08 2022 +0200

    [readme] minor edits

commit 43d89f6e14a5b9eb3ef17a7473da4905aa36a122
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 11 00:47:49 2022 +0200

    [readme] minor edits

commit e25543fe6b30edec169a00fff5ab74c5de297db8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 11 00:41:40 2022 +0200

    [readme] minor edits and fixes

commit bbc75838ae7397a1666b96259b2dbd89e0e922c8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 11 00:21:58 2022 +0200

    [docs] typo and layout fixes

commit a5da45a05cd447a33e0531de4936996e1778cd7f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 10 23:17:20 2022 +0200

    [docs] Wishbone: updates and minor fixes

commit 529bf5355a59099a46b758ee6d8c9bf573114030
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 10 22:37:10 2022 +0200

    [changelog] add version v1.7.2.6

commit 5e10f41274f132ed4fd5c8fe3db8468d74349bff
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 10 22:34:10 2022 +0200

    [rtl] add Wishbone output "gating"
    
    Outgoing signals do no change if there is no active Wishbone transaction.

commit 2ddad3f2c311e368973c7fd97a48f85944b01cb9
Merge: 6ca6912b b761f8d6
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 10 15:58:28 2022 +0200

    Merge pull request #340 from stnolting/rework_twi
    
    [rtl] rework TWI module

commit b761f8d666209e1e857b20b2276104149c25cc76
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 10 15:42:36 2022 +0200

    [rtl] comment fix

commit 6ca6912b5fbb2c9d851717f7eece36ce037bec59
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 10 13:53:16 2022 +0200

    [docs] SoC: minor fixes

commit ee8709a1a6c20c99fbbaaf692f6b9752b47c0998
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 10 13:41:20 2022 +0200

    [rtl] minor code clean-up

commit a2cf304734e1df10b7b7347bdc513227b80842c7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 10 13:25:53 2022 +0200

    [rtl] minor TWI optimization
    
    * make sure TWI bus stays claimed (SDA = SCL = low) after a byte transmission
    * make sure the ACK sample time slot has the same "length" as the other data sampling time slots

commit 28ff8adf418373b273594138f88eb9ade898c59b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 9 17:40:26 2022 +0200

    minor edits

commit 7440b8629254f049ccd8d6ff153effa5796b751a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 9 17:29:00 2022 +0200

    [sw] demo_twi: add "ibus claimed?" function

commit b79728c5606aa3f8fdb24eb4916304988d9cb3d9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 9 17:26:06 2022 +0200

    [docs] add new TWI "bus claimed" flag

commit 698e6c04332b4c1da4aac7d02674c6871bb67259
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 9 17:25:43 2022 +0200

    [svd] add new TWI "bus claimed" flag

commit e31ea700e6f927d088492ae59c8533b2c0ca38e4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 9 17:25:23 2022 +0200

    [lib] add new TWI "bus claimed" flag

commit df37bc94653f7adfb656aa040a0d33f26fa43ef8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 9 17:24:40 2022 +0200

    [rtl] further TWI improvement
    
    * set SDA LOW after a byte transmission to keep the bus claimed
    * add new status register flag to check if bus is currently claimed

commit 499277db8bdbd60990b2d720a4113f4850f41f7a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 9 16:56:33 2022 +0200

    [sw] demo_twi: add MACK option

commit 0de053c7f579341efe6141653e4924cf96b5a39f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 9 16:54:26 2022 +0200

    [docs] TWI: add more details regarding MACK

commit 5f849d282b54c5c62535fc5688185240c3094605
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 9 16:54:10 2022 +0200

    [changelog] minor edit

commit 8c67a91cd67080131cfbd4120baef304ca55754f
Merge: 406dacab 3e6a0982
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 9 15:25:57 2022 +0200

    Merge branch 'main' into rework_twi

commit 406dacab10658f90a828f17ba017f7a94df1c501
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 9 14:49:59 2022 +0200

    add v1.7.2.5

commit 3e6a0982cc06c3cea9374d3c241d2a9574e9ea2a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 9 10:28:37 2022 +0200

    [VHDL images] reduce image file size
    
    Remove whitespaces and explicit indices

commit 9cdd8232840805c0b255dd4eb92553af95d7268a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 9 10:26:36 2022 +0200

    [ug] add Vivado/ISIM sim-relaunch warning

commit 8e602356f1f9dfa16cc3f4f8527bc0c3706d1bd8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 9 10:26:15 2022 +0200

    [ug] typo fixes

commit 25f2e0d562c09f9774347f73a04e61fac81706c8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 9 10:10:58 2022 +0200

    [rtl] add to_bit conversion for sampling TWI bus
    
    To avoid hardware-vs-simulation mismatch.
    See #333

commit 3d952fc60537d8058f1ee37e0c3bbd605ca2b65d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 9 07:31:47 2022 +0200

    [docs] typo fix

commit 422a90f7be4d0a714bdffc8ef8fd8a04a1f95123
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 9 07:21:22 2022 +0200

    [docs] update TWI interrupt

commit 1323fe19d4241db2cfa6a3ffba80f17683fb4ddc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 9 07:21:04 2022 +0200

    [rtl] rework TWI module
    
    :warning:
    * removed START done interrupt
    * removed STOP done interrupt

commit 96f147b07e61c5c598f2c4de7a5584f57407f24c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 9 07:20:06 2022 +0200

    [sw] update TWI interrupt test

commit de43f2f4d60d57e62af1582501a99079924c09ca
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 9 07:19:47 2022 +0200

    [lib] minor edit

commit aab688ea3443ccf38ea1d4e723e788897da12c4b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jun 8 19:24:41 2022 +0200

    [docs] typo fixes and clean-ups

commit af12cde967ed2facb1c5a43fd2fc09b700381980
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jun 7 17:10:46 2022 +0200

    [processor_check] minor fixes

commit da035d207d02b8b7b6821a667c1b0ac476e69093
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Jun 7 17:10:27 2022 +0200

    [docs] typo fixes

commit d5e9b483b0555255cd3c23274616823855bcabf3
Merge: 6a412d6e bbd27a8e
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 7 09:45:46 2022 +0200

    Merge pull request #338 from akaeba/divide_neorv32_application_image
    
    [rtl] split executable images into package and body

commit bbd27a8e215b0b41751dcceb931737e35b06d885
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 6 14:49:33 2022 +0200

    update version to v1.7.2.4

commit d26a2862f389a62d136aaa3ec7966d9ac8a56b88
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 6 14:28:26 2022 +0200

    [rtl] minor package comment edits

commit 091b86d5e4d290a420a3d28456845d7025f641bb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Jun 6 14:28:10 2022 +0200

    [sw/image_gen] minor comment edits

commit 779cac8568d66693fb41c6ef5eeb939a33e9e8b7
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Mon Jun 6 12:40:55 2022 +0200

    move bootload/application image prototype definition to neorv32_package.vhd

commit 84f90073212bd81f51e5bb8a019197adceb92323
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Mon Jun 6 11:25:21 2022 +0200

    image_gen: restore original 'neorv32_boot_rom.vhd' generation mimic

commit 4d29a2182f90779dee72be6972f8f4ffd1473b34
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Mon Jun 6 10:14:13 2022 +0200

    neorv32_boot_rom: restore original architecture for test

commit 034fc7add6b7e5927fbb4bf4d4319e02f6b77738
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun Jun 5 20:07:05 2022 +0200

    restore original .gitignore

commit 0a30e110af23f2b8c197cc494c477ab19d06cb2a
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Sun Jun 5 10:21:14 2022 +0200

    generates only package body of 'neorv32_application_image' and 'neorv32_bootloader_image'

commit 46354020226f5a9f3068fdf13b45524f0c6810f1
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Sun Jun 5 10:17:34 2022 +0200

    bootloader_init_image: prototype in neorv32_boot_rom.vhd, content definition in neorv32_bootloader_image.vhd

commit e5ce0fca1425f84fb8ca5435f4c24df68e011b9c
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Sun Jun 5 10:15:52 2022 +0200

    typofix

commit 5f48569bed9700c4abd5dcce10a12dd3c54bc495
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Sun Jun 5 10:13:54 2022 +0200

    neorv32_application_image.vhd: prototype definition moved to neorv32_imem.entity.vhd, memory content in neorv32_application_image.vhd

commit 5bad5877f09bab3db8b9669cef19939952908b98
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Sun Jun 5 09:47:40 2022 +0200

    revert to main common.mk

commit 2f48fa616e4cd6b94f1e9e39474d0f72b9875f9e
Author: Andreas Kaeberlein <andreas.kaeberlein@web.de>
Date:   Sat Jun 4 12:45:36 2022 +0200

    divide neorv32_application_image.vhd into package and body
    -> neorv32_application_image.vhd => package
    -> neorv32_application_image_mem.vhd => body
    -> enables in recompile case the exchange of the FW without recompiling the rest of processors architecture

commit 6a412d6ee4b01a3e83ee865343f62bfe1c720c38
Merge: a2c27576 aed97992
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 4 11:06:34 2022 +0200

    Merge pull request #336 from stnolting/fix_spi_phase_offset
    
    :bug: fix SPI & XIP clock phase offset

commit a2c27576830708ea60897aad47f7c7ce8404f304
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 4 09:17:10 2022 +0200

    [sw/example] rename XIP setup function

commit 5ce65a074b649276c991c28fc5ec33c94b0be35b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 4 09:17:00 2022 +0200

    [lib] rename XIP setup function

commit aed97992c0732c4650f5e2c28b798c1ec0929e39
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Jun 4 09:11:17 2022 +0200

    [changelog] minor edits

commit 4b61e247a3fc4e6ce1e13c9ae3e6f39a51670a1e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 3 14:36:48 2022 +0200

    add v1.7.2.3
    
    #336: fixing #335

commit c58f9b42163fe1c13cdd811d0b434665d472fd31
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 3 14:36:08 2022 +0200

    :bug: fix XIP phase offset

commit 99ead52c93fc618a595ebe2d03381e7e627db6da
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 3 14:27:45 2022 +0200

    :bug: fix SPI phase offset

commit 14d750122bb1d1c123686720df2ff6023d33b8cc
Merge: e7b9c055 54e22f80
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 3 13:55:32 2022 +0200

    Merge pull request #334 from stnolting/hw_io_reset
    
    [rtl] add hardware reset to IO/peripheral devices

commit 54e22f804f357b20a4832db7e931c667b55fef35
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 3 06:28:55 2022 +0200

    [rtl] signal renamings (XIP)

commit 7b775e6903e56993eb712b16f8f5863b657b3e8d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 3 06:20:34 2022 +0200

    [rtl] signal renamings (XIP)

commit 552b14f80a3b26f1c963c2edc5889880a5edf21a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 3 06:07:34 2022 +0200

    [changelog] add v1.7.2.2

commit 101414c98d464ac3310a165bf91ac6e0dee55dd7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Jun 3 06:07:12 2022 +0200

    update pre-built images
    
    * bootloader
    * application example "blink_led"

commit c68fca8a30ad8450395bcca8fdcf92be77ff3c74
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 23:22:42 2022 +0200

    [crt0] always initialize whole register file
    
    if E extension is not enabled

commit cb82b8cf0e99a0c0199d4ecf75d11a446d726dbc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 23:22:05 2022 +0200

    [docs] software/crt0: minor edits

commit 77e9d28fee7432312ed3c059bcb9934a7d0a6dab
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 22:57:51 2022 +0200

    [docs] update SOC IO/peripheral module reset
    
    + minor typo fixes

commit 898b2d3c185f4c34ea88829204a5117a2f84a5d2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 22:34:15 2022 +0200

    [lib] minor XIRQ libray edits (setup)

commit ad5d379a2bd8bc1367011c7f908b2660a08cf5bc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 22:24:52 2022 +0200

    fix XIRQ hardware reset

commit fee403f170346a04c57cf8a01e9ab2526061f0df
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 21:47:12 2022 +0200

    [docs] software: remove crt0 IO reset

commit b642e2ca1f9e0af1c81b093de3266c1b4bf6bc5a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 21:46:53 2022 +0200

    [crt0] remove IO reset code

commit e7b9c0554e0d43f9e96a7c50861534d5913fbdf3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 18:43:13 2022 +0200

    [rtl] minor edit to fix Quartus warning

commit 57c349cd976bfa85407e8c964d23abdfd6de9598
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 18:41:50 2022 +0200

    add HW reset for all IO devices

commit dc492a9f709b894fcc89589dca92a4d83befc434
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 18:40:13 2022 +0200

    add GPTMR HW reset

commit 17504e24875dd45f2cca3df20b3bac0687a7317d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 18:38:15 2022 +0200

    add UART HW reset

commit e4e9125ccf0985d31d9aad1a7bcecd998dd0a8ea
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 18:34:56 2022 +0200

    add NEOLED HW reset

commit ddcf552cea3ba85e5b6d9455101003bf37050001
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 18:33:13 2022 +0200

    add XIP HW reset

commit fd417839257cd55b5c8850d417b361545fa1aab2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 18:32:01 2022 +0200

    add SLINK HW reset

commit 02f3a04134e4435149f20547bdc9f0a04b827ec2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 18:31:02 2022 +0200

    add PWM HW reset

commit afef772a76464c329a9b8b2213af618550bd7646
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 18:30:36 2022 +0200

    add CFS HW reset

commit 6f3a56fe567be3be43a8785e06b8e5972340ea7a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 18:30:06 2022 +0200

    add TWI HW reset

commit e446236df961336c4bfa3282b905c193b7f7196f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 18:29:40 2022 +0200

    add SPI HW reset

commit 844d531b94313f48d65d04c139e6170532c9d079
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 18:28:48 2022 +0200

    add DEFINED reset for Wishbone adapter

commit ae2078bf863952c907433c01e1c91001343afb0d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 18:17:13 2022 +0200

    add GPIO HW reset

commit 2c10b9af4d01e1024695339124bd4ae86a1d6f09
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 18:13:28 2022 +0200

    add TRNG HW reset

commit 38b123dc585c3c9c4d6b3e018abbd7525068c2eb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 18:12:40 2022 +0200

    add MTIME HW reset

commit 7a59d9efb89b5a51ba7667d19c817002e73364de
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 18:11:30 2022 +0200

    add XIRQ HW reset

commit 0947c38acae8c7360e463518f17ea3eabb185fc6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 18:10:43 2022 +0200

    minor comment edit

commit 9846cb2e3a0d089ff16c219cb2687595db90b7bc
Merge: b9a56222 4f1ead2e
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 2 16:12:42 2022 +0200

    Merge pull request #331 from stnolting/add_wdt_pause_flag
    
    :sparkles: Add watchdog pause flag

commit b9a562226bbd14be167ec0afaf50b04d980c6ff0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 15:24:06 2022 +0200

    [docs] reworked section TWI

commit 2b99cccbf7be3bf5150aaa8575081476852da4f5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 15:22:54 2022 +0200

    [lib] minor edits of TWI functions

commit 0e194c0f2de263999c030de0cf093c0821672e2d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 12:51:48 2022 +0200

    [docs] add new section "CPU Sleep Mode"

commit 4f1ead2e6f0498b1ebd0bad8ec5c078ccf5e731e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 12:46:47 2022 +0200

    add v1.7.2.1
    
    add watchdog PAUSE flag

commit c444f02efbfe0791ba263a73e7937ecdef07b138
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 12:46:22 2022 +0200

    [docs] add watchdog PAUSE flag

commit 574baf461f918f679ce8cfa24e05c391b6ceae03
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 12:40:54 2022 +0200

    [sw] add watchdog PAUSE flag

commit e378091b755618a08bf7af427fd5752caab38c08
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 12:40:17 2022 +0200

    [rtl] minor formatting edits

commit aa1aca02ffd81e04ef39129f92a2f478770eb8c2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 12:24:20 2022 +0200

    [rtl] add WDT PAUSE flag

commit d1c87f5455c4f9dddcc5a5ceb2102395755a0995
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Jun 2 12:07:35 2022 +0200

    :rocket: prepare new release v1.7.2

commit 06c5d0e8dc4c33ec66be87f7fe43dbcfb9c6bdc1
Merge: 89629488 31fce68c
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 2 11:53:39 2022 +0200

    Merge pull request #329 from stnolting/fix_debugger_stepping
    
    :bug: fix debugger single-instruction stepping mode

commit 31fce68cdaf83b1a7a74540723a03d5b6e530eb1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jun 1 10:23:28 2022 +0200

    add version 1.7.1.11

commit 896294888def420dca739ccee1882548361b8cac
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jun 1 06:39:36 2022 +0200

    [sw] rename get num. HPMs function

commit 4b1bd5cbc85f174e78971567f2fbaa8850c35348
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jun 1 06:32:06 2022 +0200

    minor edits

commit 56151bd628bfa25900651a95fa63bf1b2c37e010
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jun 1 06:17:56 2022 +0200

    [sw] :sparkles: add HPM example program

commit 95cc71173c879016adce9d607708e0568f1fec7c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Jun 1 06:06:50 2022 +0200

    [docs] add note regarding example programs

commit 0e573dd545606d3ce242be2853d9393be953df84
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 31 17:58:38 2022 +0200

    [lib] add function to switch to user mode

commit eabd4dd88c08965e64cae70be2beb89c2f2dbda3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 31 15:19:52 2022 +0200

    update pre-built memory images

commit 62639cbb6cf176deef1e80a5e76aebaaed9152cf
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 31 15:13:45 2022 +0200

    add built time output to image generator
    
    Image generator now adds the built time (time + date) to the VHDL image files. Replaced tab by whitespaces.

commit f9be9ad9fca493b000391b006684020c3db762bb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 31 14:50:32 2022 +0200

    [docs] typo fixes

commit 67970b0b4e17dc48640f312b38467e1f45805355
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 31 14:50:06 2022 +0200

    update image generator
    
    Generator now adds the content of the MARCH varible (CPU ISA extensions) to the generated VHDL image files if MARCH is defined by the user during compilation

commit f69a6eb4d8106c2e835251cac7dc36c09804de96
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 31 14:05:12 2022 +0200

    [docs] minor edits

commit 42f073a4074b2851ed080bbae2df518df51e2ac0
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 31 14:04:43 2022 +0200

    [crt0] minor edits and updates
    
    * set mstatus.mpp=11 (previous mode = machine mode)
    * disable interrupts right after main returns
    * minor edits and clean-ups

commit bb201fbb6c3790a3e1924619d5fe43ec525a9422
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 31 13:41:12 2022 +0200

    [sw/lib] minor comment edits

commit e79c66375ee3ff54d4f4dcaf5b77b758eeb69490
Merge: ce5558ec 6f83e69a
Author: stnolting <stnolting@gmail.com>
Date:   Tue May 31 13:20:05 2022 +0200

    Merge pull request #313 from GideonZ/orig
    
    Bugfix - eliminates potential shift of data by 4 bytes.

commit ce5558ec55967f75bcdba1e05a7c363488f22582
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon May 30 22:06:33 2022 +0200

    [busexplorer] fix hexdump exception fault

commit 1c96108d9c2497fe4bfa6a96d6c3f2005754c99a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon May 30 20:55:20 2022 +0200

    [busexplorer] add fancy hex+ascii memory inspection option

commit f76e3abba04cc11295e89802fdfd27eae5302cc7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon May 30 20:54:35 2022 +0200

    RTE hardware info: minor format edits

commit ed82af4b89e3f34ccd8cfcc663990a28757aa24c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon May 30 20:54:19 2022 +0200

    [ug] minor edits

commit 6f83e69aa7d1a9bddfbf602a40febda878352135
Merge: 85d6bb18 2f6f1d74
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon May 30 17:45:11 2022 +0200

    Merge branch 'main' into pr/313

commit 2f6f1d740157ea1e65851dfe776a03a9dd0b2f66
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon May 30 16:46:23 2022 +0200

    updated PMP example program

commit 74f8432652bf69e577bca61f2929444d5a3a5352
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon May 30 16:46:09 2022 +0200

    [docs] minor fixes

commit 783b5a67e34fcbe71979dd5087e8c3a339d21fef
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon May 30 16:45:32 2022 +0200

    minor comment edit

commit 3c3692ad90c5b09d502181a2330656846e135f75
Merge: d33ec774 396c69cb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon May 30 15:31:35 2022 +0200

    Merge branch 'main' into fix_debugger_stepping

commit 396c69cbe25b962344224e6ad463cc0d25dd87df
Merge: b1bbe94a 3a3e8671
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 30 14:02:08 2022 +0200

    Merge pull request #321 from stnolting/bootloader_spi_rework
    
    rework bootloader's SPI flash access

commit d33ec7740f4b35048138daa39957e81d5f7f3444
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun May 29 18:47:02 2022 +0200

    code clean-up

commit 14629fa88769eafc62c9b81fe3774287c6c4e2e1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun May 29 16:51:48 2022 +0200

    :bug: fix debugger single-stepping mode
    
    :construction: WIP

commit 3a3e86714b59d84fbcdfc791712e9cad2eb620eb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun May 29 14:45:52 2022 +0200

    update images

commit 00efdfef29d2e4f97a866568b52a8d2ade18c283
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun May 29 13:26:17 2022 +0200

    update version to 1.7.1.10

commit 9862c634fad613c8bd18699a50d27874961f6246
Merge: bd1f3339 b1bbe94a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun May 29 13:25:42 2022 +0200

    Merge branch 'main' into bootloader_spi_rework

commit b1bbe94a8a378a5f79bb8f0a5691c07114cba0d3
Merge: f028abf3 c1b12a0e
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 29 13:23:08 2022 +0200

    Merge pull request #327 from stnolting/fix_sync_async_exc_collision
    
    üêõ Fix sync. vs. async. exception collision

commit c1b12a0e78f6668271ee50d28e40f4c3962c1820
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun May 29 13:10:12 2022 +0200

    add v1.7.1.9

commit 5d7bd32faaf6a1b9fcc37e8317297380030fe56f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat May 28 23:53:33 2022 +0200

    fix memory access abort
    
    abort memory access only if there is memory-access-related trap pending (access error or alignment error, both for load and store)!

commit 1b29914c4c04827e4809c7a061b7bb43a28df6c4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat May 28 19:53:52 2022 +0200

    minor fix

commit 3d9a7645ebf2a909cb868959d85cea7bea3f7b6f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat May 28 18:59:46 2022 +0200

    [ug] add note: hardcoded EBREAK instructions

commit 9e48a5370d016b32e07d78cf0a542e99cbaeeffb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat May 28 18:59:16 2022 +0200

    exclude EBREAK test when on real hardware

commit 85d6bb18ef1d3a87bfd85cd37c42f528a9958c8d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat May 28 18:51:43 2022 +0200

    linker script symbols typo fix

commit 3a8663596297bd1d458394706c09ea10c68da0c8
Merge: 4aae82af f028abf3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat May 28 18:50:19 2022 +0200

    Merge branch 'main' into pr/313

commit 592e688ad11cf09cc1fb52cd7037f3c9afdb0027
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat May 28 12:36:00 2022 +0200

    fix trap priority

commit f028abf32c1ddb925f19b5d01d9a666549e76121
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon May 23 21:21:24 2022 +0200

    minor typo fixes

commit bd7543c37b0f91e9ab97e44cac99d4004172f6bf
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon May 23 21:20:28 2022 +0200

    minor comment edits

commit 55e664d76331e3bf8e2bbc70af4759be230fc18c
Merge: a80d15df 7de74105
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 22 22:36:49 2022 +0200

    Merge pull request #324 from GideonZ/constructors
    
    Add support for constructors & destructors

commit 7de741058afc541c6de93c996438a40433b3d2c8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun May 22 20:20:37 2022 +0200

    minor typo fix

commit 039cea83823b3158a02c851304e9639fb95ed7d8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun May 22 20:14:43 2022 +0200

    :bug: fix collision of sync and async exceptions
    
    -> #325

commit e9b9c19f0a566eaec632aaa9a32d12701d97d29c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sun May 22 20:14:12 2022 +0200

    fix sim trigger

commit a80d15df3d776e8c8b28b547f6f54e6e1b06f28c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat May 21 16:27:32 2022 +0200

    [sw/example/game_of_life] minor TRNG fix

commit 5b5e56012917e11e378cb7742696821f91899887
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat May 21 15:49:29 2022 +0200

    [crt0] omit constr. and destr. when compiling bootloader

commit 74ae072323dc13ba8bd741174b138dafb35dfc02
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat May 21 15:47:50 2022 +0200

    [docs] crt0 & constr./destr. update

commit 4fb62e503a2a42197d3950b434130de5ba213e33
Merge: 4ccec187 ee494d97
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat May 21 15:36:13 2022 +0200

    Merge branch 'main' into pr/324

commit ee494d97581919827e73ec740e1233de603420b5
Merge: 5cf8e5d3 d3caaf92
Author: stnolting <stnolting@gmail.com>
Date:   Sat May 21 15:32:43 2022 +0200

    Merge pull request #323 from stnolting/align_sections
    
    [linker script, crt0] align all sections to 32-bit boundaries

commit 4ccec18728a2e3806fbabfa4f11ddc99741af04c
Author: GideonZ <gideon.zweijtzer@gmail.com>
Date:   Sat May 21 09:11:11 2022 +0200

    Added tiny C++ demo that shows that constructors are called pre-main.

commit 3f4dafaafbb2cd95256e60b2d1079d7135f32a9f
Author: GideonZ <gideon.zweijtzer@gmail.com>
Date:   Sat May 21 09:10:13 2022 +0200

    Crt0.s and linker script updated to support static C++ constructors.

commit d3caaf92587db5790d02d7e29da6ac6ee93c1524
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 20 23:28:53 2022 +0200

    [docs] added note regarding section alignment

commit 5f4740474a10730951dbcec25c458ba1f7e679c3
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 20 23:17:12 2022 +0200

    [crt0] use word-level memory operations
    
    * minor comment edits
    * faster init of .data section
    * faster clearing of .bss section
    * => faster start-up / booting

commit 5d7b44c296d93a6a67b12e117846ebc4fa19cca2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 20 23:09:26 2022 +0200

    align all sections
    
    sections start and end on a 32-bit (word) aligned boundary

commit bd1f333991146361b5764a88f248621df3a762f7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 20 21:36:20 2022 +0200

    minor error code edits

commit 1e03177954f810f44ea2b846f7cb464db8a20709
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 20 20:03:17 2022 +0200

    [docs] minor edits

commit f4e566898f022bf979f74f06708d05c03ab18d1d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 20 18:47:55 2022 +0200

    add version 1.7.1.9

commit 8d5334ef7a73a030a8ac0c830ee9949f8a9767b6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 20 18:46:09 2022 +0200

    update bootloader image

commit d28509ae69829e46a77c9f2addcecf5f075afd2d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 20 17:14:07 2022 +0200

    [docs] update chapter "bootloader"

commit cdd4147ebc4579288a4a1f9ed4644bba520fcc08
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 20 17:08:39 2022 +0200

    [ug] add new SPI_FLASH_ADDR_BYTES configuration option

commit bc94b2dc37189073486931de5e52e02ee3f36364
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 20 16:58:43 2022 +0200

    rework SPI handling of bootloader
    
    * remove "presence detection" by reading manufacturer ID
    * added new presence detection mechanism by checking if the WEL bit of the flash status register can be set and cleared again
    * added new configuration option to select spi flash address width (2,3 or 4 bytes)

commit 5cf8e5d3b876001faf7f92f0d1195903c3a32f95
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 20 16:55:13 2022 +0200

    :bug: fixed passing of USER_FLAGS variable for making bootloader
    
    fixed bug that prevented the USER_FLAGS variable from being forwarded to the core makefile so it DISCARDED any bootloader customization options

commit ca4ff51e9f25e280415cf0b5756a25412cba66a5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 20 15:32:57 2022 +0200

    crt0: comment edits

commit 1c515592242f5115bfa2536aaa77c512415ac808
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 20 15:32:40 2022 +0200

    [ug] remove flash requirements
    
    will be added to the doc's bootloader section

commit d329e4f95c00ee70b2ff1eb02237122734c39bcd
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 20 15:32:00 2022 +0200

    minor edit

commit 45697c3c72024a55fd4f0394d5cd5d6259b432a8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 20 15:31:36 2022 +0200

    :bug: default value "bug"/typo fix

commit ece84c1822a275b4511d89526a1a421ad14f451e
Merge: c3cab832 e7da9562
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 20 13:46:36 2022 +0200

    Merge pull request #318 from jpf91/jpf91-keep-xip
    
    crt0.S: Do not clear XIP control registers except in bootloader mode

commit e7da9562def3597401408bb1e885212dfc71f5d7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 20 11:22:26 2022 +0200

    [docs] add notes/links: turning off crt0 SW reset

commit 305ea598f60551e89340dc05d8fd6a3a13cb1d5c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 20 11:18:47 2022 +0200

    [docs] add NO_IO_RESET switch
    
    Compile-time switch to turn off the default "software reset" of all IO/peripheral devices executed by the crt0 start-up code.

commit 23c1f6601ddcca67422528c1a47e4549218ac44d
Author: Johannes Pfau <johannespfau@googlemail.com>
Date:   Thu May 19 14:00:25 2022 +0200

    Make initial peripheral reset opt-out
    
    Define NO_IO_RESET to disable the peripheral reset in the early startup
    code. This is useful when running code from XIP flash, as we do not want
    to reset the XIP controller in that case.
    
    Note: Make sure to run "make clean_all" if you changed this flag.
    Usage: make USER_FLAGS+=-DNO_IO_RESET exe

commit c3cab832b25953504b9571bcf7a201b378134fca
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 19 20:15:21 2022 +0200

    minor typo fixes

commit d7cfe8db954086c097248efa21f996ee5847adcc
Merge: 66217a92 d82eb81c
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 19 19:01:37 2022 +0200

    Merge pull request #320 from stnolting/fix_xip_subword_accesses
    
    üêõ fix XIP sub-word accesses

commit d82eb81c4096706553b2c25a6c0b74c86976d2d7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 19 17:44:32 2022 +0200

    add v1.7.1.8

commit 53d89bd181d9e3a2610e49fce24aaa5da650d737
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 19 17:43:41 2022 +0200

    [XIP] add note: always read full 32-bit

commit dc7d97dc44b80ded3e736447864f4b7a6b94760c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 19 17:30:26 2022 +0200

    :bug: fix XIP sub-word accesses

commit 66217a92fabd02e0148cdfb468a914692097000c
Merge: ee70ece7 32dc16b1
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 18 19:47:53 2022 +0200

    Merge pull request #316 from stnolting/add_trng_fifo
    
    [TRNG] add optional/configurable data FIFO

commit ee70ece73b45089fc3fb3a91eaca3fb50019a6a9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 17 23:44:14 2022 +0200

    typo fix

commit 5206d643ad14378fbee140144b47e062c6eeae4c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 17 23:35:36 2022 +0200

    update key features list

commit 929eb82629d4f528d429fd120890f12a4fff31de
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 17 16:46:00 2022 +0200

    minor typo fix

commit 32dc16b16e1d0438138f66b00f0e455330e25c9c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 17 16:44:23 2022 +0200

    add v1.7.1.7
    
    add optional/configurable TRNG data FIFO

commit 1eea72003fbb97957310ab2567013b6ccf013c81
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 17 16:44:02 2022 +0200

    [docs] add TRNG FIFO description

commit 7798c381bc97610dbd352f19c91461cf08a62220
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 17 16:43:48 2022 +0200

    [docs] add IO_TRNG_FIFO generic

commit 5d1ea82f4181a36a41ebda7fdaa462896d23b79d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 17 16:37:24 2022 +0200

    add TRNG FIFO clear function

commit 41e1651d97cdadbeeabe2fe52cf1f7d8731a2c7a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 17 16:35:18 2022 +0200

    add IO_TRNG_FIFO generic to testbenches

commit fdbd3cd61de9da838b8624ea1379a46c465a0ef6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 17 16:34:57 2022 +0200

    add IO_TRNG_FIFO generic to wrappers

commit 010d106f174da2949f20ade8effb2dec4816e84a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 17 16:32:13 2022 +0200

    add "TRNG FIFO clear" control reg bit

commit 05c79cfdfaad619d86eee0fb2cd2c94fd004a514
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 17 16:26:33 2022 +0200

    add data FIFO to TRNG module

commit e0640c84acbe4c73a3dc6c9d481e63d28cead739
Merge: 09b6e8c8 aa097a51
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 16 23:11:46 2022 +0200

    Merge pull request #315 from stnolting/hotfix_buskeeper
    
    :bug: fix buskeeper timeout error

commit 09b6e8c8bfa7f597e3f190aeb7312c5c15adb41e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 13 23:23:38 2022 +0200

    minor edits

commit e3a408b7ccfac818838ad0efba96f258fe1a1b2d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 13 23:23:25 2022 +0200

    rework key features list

commit 62e5d547b9cb8ce7de2e1721ffa064870f0c7364
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 13 23:23:11 2022 +0200

    add gitter channel

commit e12b0de188bd7dd20d1d75d70c8506373c4abd92
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 13 21:51:16 2022 +0200

    [sw/svd] add TRNG sim-mode flag

commit c0d22b055f70ac3b6b9191b9a6116a49545d23da
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 13 21:49:23 2022 +0200

    remove .mailmap - not maintained

commit 522dca1ec478fb22b14e23303073abb0e7904e7b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 13 21:49:01 2022 +0200

    [README] minor style edits

commit cc898033bd9272581adf6c10d9a6336ae3a381ae
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 13 21:44:55 2022 +0200

    add "good first issue" label link

commit 03f69ccc3a5104ecef4ad637344c538003d7dd97
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 13 21:44:42 2022 +0200

    [docs] add link to HPM trigger event list

commit aa097a51c08c4e328c52d76a8720da4ec999ee62
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 13 17:24:57 2022 +0200

    add v1.7.1.6
    
    #314 #315

commit 17a59b172350eb7d4f0a14a0baff87897b5f7120
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 13 16:09:22 2022 +0200

    minor edits
    
    * stop timeout counter when it has reached zero
    * optimized size of timeout counter (1 bit less)

commit 10a5046129ee2f26b5613b9b8c0e2c84f8816b96
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 12 22:13:09 2022 +0200

    :bug: fix buskeeper timeout error
    
    buskeeper raises an internal timeout error if an *external* access (via Wishbone) has the same access latency as there are maximum _internal_ timeout cycles

commit 4aae82af16ea519534c5582893ecf5511c66cd10
Author: GideonZ <gideon.zweijtzer@gmail.com>
Date:   Sun May 8 09:18:33 2022 +0200

    Bugfix - eliminates potential shift of data by 4 bytes.

commit 9b9821c4abaa295b64fa8b66a1e5620175976512
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed May 11 00:13:33 2022 +0200

    [TRNG] add simulation-mode warning

commit a32f3e5097195877d5267ddcad5f563ec1890f3c
Merge: 869a9a7b b49e1522
Author: stnolting <stnolting@gmail.com>
Date:   Tue May 10 21:20:26 2022 +0200

    Merge pull request #312 from stnolting/cleanup_bitmanip_cp
    
    Cleanup bitmanip co-processor

commit 869a9a7bdef04a870086f3272f67bdca443a769b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 10 19:16:26 2022 +0200

    minor edits

commit f363f6801990f84c442d76b3b183f077efbbf22c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 10 19:16:08 2022 +0200

    clear ctrl.frm if FPU is not implemented

commit b49e1522095f35baf7c5c3f296e93558c6bdbb29
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 10 16:38:11 2022 +0200

    add v1.7.1.5

commit a47596d6e532d1bb4d95123e15d073b14b11eff6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue May 10 16:37:37 2022 +0200

    update version (1.7.1.5)

commit 14d3a29b23ecd83ea5a5c5c0f904a42298892de6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat May 7 21:59:56 2022 +0200

    code cleanup, faster shifts

commit adf4b219aba1b4cb18cb3c85c9f035ad3d709acd
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat May 7 21:59:42 2022 +0200

    fix B instruction timings

commit 4cdaea71acb8877b6b077333b5d7cac4bdabbd67
Merge: a76b45a7 fa4d35f5
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 6 22:00:10 2022 +0200

    Merge pull request #311 from stnolting/upgrade_trng
    
    üöÄ update to new neoTRNG v2

commit fa4d35f5dae84f1c184da4ab5b9a6be38eeaa85b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 6 20:23:23 2022 +0200

    enable TRNG in testbenches

commit 85916a3530fd240aa6149a3d6741d396570bc568
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 6 19:50:34 2022 +0200

    add v1.7.1.4

commit e543ed69ebbace3dc523553a2cd1cb5b7c399c4d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 6 19:50:19 2022 +0200

    [docs] minor TRNG updates

commit 48be7622efbf1ee3d3946f60ab12daf3f88a7b9b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 6 19:49:56 2022 +0200

    add TRNG SIM_MODE flag

commit c24f5e9000787a9eea57e876979e80b24fd391b6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 6 19:49:22 2022 +0200

    add explicit SIM_MODE flag to control register

commit bdbe2b517563b4e7d3880afac82429a8347110a8
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri May 6 19:19:47 2022 +0200

    update to new neoTRNG v2

commit a76b45a73cce80e490390ac82d687b88f951dff5
Merge: 92783819 544dd68a
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 5 17:00:57 2022 +0200

    Merge pull request #310 from stnolting/cnt_overflow_bug_fix
    
    :bug: fix bug in CPU counter overflow logic

commit 544dd68af93ef6f31438d8c971c084c0413c46f1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 5 16:01:48 2022 +0200

    add v1.7.1.3

commit b2621e5219b04e5538f72e334a102a17557020b2
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 5 15:54:36 2022 +0200

    update package

commit 1f32abb754346c2d0e93117bef4527a4e2a62e67
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 5 15:53:17 2022 +0200

    minor edits

commit e7a718dd337296525ff5192c4a7c76702d3aba49
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 5 15:53:06 2022 +0200

    :bug: fix CPU counter overflow logic
    
    + minor CPU execution and decoding optimizations

commit 92783819ba1a4da7391c10e6091cc5eaffbf20e1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 5 12:30:03 2022 +0200

    minor edits

commit 4b3bcf2e5696cb8ea0247f118e571d0ce49df095
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu May 5 12:29:55 2022 +0200

    sync queues after PMP setup

commit 468e8b620481c3cd2b4537bbe4e246d94b268cff
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 29 13:19:57 2022 +0200

    Add further mxisa CSR flags (#309)
    
    * add further MXISA flags
    
    * #20: CSR_MXISA_IS_SIM : is CPU being simulated?
    * #21: CSR_MXISA_HW_RESETR: full HW reset of all core registers?
    
    * minor edits
    
    * add v1.7.1.2
    
    * comment edits
    
    * minor console output edits

commit 912c3a4e0b9cd60f43fc11aead98d81220b286d7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Apr 28 21:42:37 2022 +0200

    remove is_sim check
    
    (for now - will be re-added at another place)

commit 66faebc4d975b49565996c7241d4592f30cb31f1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Apr 28 21:41:17 2022 +0200

    assign fence signal of peripheral bus
    
    not actually used (yet)

commit cb28d57779682c2df202f340eaa3529ce7fed63e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Apr 28 21:39:55 2022 +0200

    add simple shell check to "make check"

commit 752b697e8cadb7a70b0bc7d2567587c183d26b1f
Merge: d1b15fc6 349b17fc
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 28 04:59:09 2022 +0200

    Merge pull request #308 from stnolting/remove_atomic_extension
    
    :warning: remove CPU's A ISA extension (atomic memory access)

commit 349b17fcbb4539773017598ec36f13ecf83e71cb
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 27 16:40:21 2022 +0200

    remove unused CPU i-fetch signals

commit e25c549d78e7a4c89b81287b0fc55aac48b993c4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 27 14:08:59 2022 +0200

    add v1.7.1.1
    
    :warning: remove A ISA extension and LOCK bus signals

commit d181788b25d32b0a69a302546028e7d35fad3dcc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 27 14:08:08 2022 +0200

    :books: remove A extension and LOCK signals

commit 8ba2c960befb23e9741326feb8f7342c34635165
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 27 12:09:27 2022 +0200

    remove A extension from ISA string

commit 7f4f04aa5b65aefcb4ac0dfba2539351a552c56a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 27 12:04:45 2022 +0200

    remove atomic memory access functions

commit 4e73f3edfd57bdd63c60c0ac6ac2825ca182982f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 27 12:03:30 2022 +0200

    rtl fix

commit 50ad94571006944c0b7e1c36b7b0a7ca2907346a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 27 11:58:55 2022 +0200

    remove A extension from testbenches

commit e080af088e2805b006887a6b36a595ef8bafc275
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 27 11:58:20 2022 +0200

    remove A extension from wrappers

commit ade4e9049ef6316d3f93c0fcc0273957ec1a2a07
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 27 11:57:53 2022 +0200

    remove A extension from SoC

commit ff50a247616f88c6ab486f8c96b6e359e5ecf32f
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 27 11:57:13 2022 +0200

    remove A extension from CPU

commit c222a262335f9f995894feaa907b884ed32cc87d
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Apr 26 23:46:44 2022 +0200

    remove A extension

commit d1b15fc6c4256c66b0f782cd688c91b1463aa968
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Apr 25 20:33:25 2022 +0200

    :rocket: release v1.7.1

commit dc1d2a51bedcbb6fdd20d23b8beae10e21e7c8f9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Apr 25 20:26:04 2022 +0200

    minor edits

commit e6e745522cbfc3b3a9dc403c65221be2b3383489
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 23 18:03:08 2022 +0200

    :bug: fixed imprecise "taken branch" HPM event

commit 068b2bcc6b8d3bfb1ca9f7223f0885af16911933
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 23 17:46:43 2022 +0200

    typo fix

commit 7851c16cd2ff40b8b23781d9087468f8ee7ec10e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 23 17:46:07 2022 +0200

    add simple README to processor check program

commit c1a9cdc38091a4a1e7f9e1f4637a413cd9faba33
Author: stnolting <stnolting@gmail.com>
Date:   Sat Apr 23 17:39:39 2022 +0200

    ‚ú® [rtl] add simple branch prediction (#306)
    
    * add simple branch prediction
    
    * add v1.7.0.8
    
    * add branch prediction block

commit a1a2197f3fbb487c16931a20135e296ccbb75096
Merge: 008374c6 86179c84
Author: stnolting <stnolting@gmail.com>
Date:   Sat Apr 23 05:56:25 2022 +0200

    Merge pull request #305 from stnolting/rework_muldiv_unit
    
    [rtl] optimize CPU mul/div unit

commit 008374c6b2eded4db47392e83271a954c3e33e7c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 23 05:48:59 2022 +0200

    minor fixes and updates

commit 86179c848053f7d64f135e33d6d294f3b1dd7e38
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Sat Apr 23 05:44:06 2022 +0200

    further reworks

commit c72b7a7150c1aaf3365d69f3862f6c0769cc694c
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 22 18:00:55 2022 +0200

    add v1.7.0.7

commit d4b072521155f189d0d51229091697463d8badf1
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 22 17:55:19 2022 +0200

    reworked CPU mul/div unit
    
    * less area costs
    * shortened critical path

commit 974a216660196e1f4267697c339fc288dd3bfad4
Merge: f1e4e16b f3dd9f9e
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 21 20:27:41 2022 +0200

    Merge pull request #304 from stnolting/processor_check_edits
    
    Processor check edits

commit f3dd9f9e8ed3903d9de0ce099ed3ca7d453444a2
Merge: ebe21778 f1e4e16b
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Apr 21 17:24:15 2022 +0200

    Merge branch 'main' into processor_check_edits

commit f1e4e16be826a2da692157afdc448b8d27fdc4f6
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 21 17:22:48 2022 +0200

    VHDL code clean-ups (#303)
    
    * minor edits and code clean-ups
    
    * force rd=zero when clearing x0
    
    * code clean-ups
    
    * remove 2 of 3 unused ALI-CP slots
    
    * comment edits
    
    * minor HPM trigger event fixes
    
    * add v1.7.0.6
    
    * minor HPM event re-fix
    
    * minor (re-)edits

commit ebe217786fd83ac4984ae298a2f30c0c19468c34
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Apr 21 14:03:35 2022 +0200

    add CPU base counter size to HW report

commit d384af14d5bbe12907e69fb813c58545de1672dc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Apr 21 14:03:23 2022 +0200

    add CPU base counter size function

commit aa5a657a812c6453444cb3d70fecf11204b061ec
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Apr 21 12:25:40 2022 +0200

    console output edits

commit f7a1ca06701057c81fa31105b35d298ee3e9fc82
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Apr 21 12:24:50 2022 +0200

    use FAST_* options for simple testbench

commit 2c76d73bb823737daec04584e1ea64a369e3327e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Apr 21 12:24:24 2022 +0200

    add HPM configuration info
    
    + minor console formatting edits

commit f3dd3161330b96a7d92f860542daff9b9dfca481
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 20 13:47:58 2022 +0200

    :bug: fixing enabled TRNG
    
    should be DISABLED

commit 605713ae50a223c9517e34544ab210649e6a29f5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Apr 19 18:51:49 2022 +0200

    minor bus unit clean-up

commit de625591def2211ca59e7b5711ef92ba1ea70638
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Apr 19 14:20:49 2022 +0200

    minor typo fix

commit c3ad3d0b8e16f885d07172e4a5390c4157c436e6
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Apr 19 14:08:02 2022 +0200

    add simulation notifier

commit 7dcbfce188340961682f8e62c8006872efab5a46
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Apr 19 11:44:11 2022 +0200

    minor fix

commit 98733fdb3cc52d5eb57ec0a0d6a0bfe78f9ccc82
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Apr 19 11:43:50 2022 +0200

    use gcc as default native compiler
    
    "gcc" seems to be more portable than "g++"

commit b5904d59bcf4278dc0a3e71a5177784db07bf2cc
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Apr 18 16:37:34 2022 +0200

    comment edits

commit 6adb9cdceaead38656f8ab085ee0dd1bba89f2be
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Apr 18 16:26:37 2022 +0200

    add high latency XMEM test

commit fee86b0cf040b0fa5c745b4cd6f37817909e302a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Apr 14 23:52:56 2022 +0200

    minor cleanup and typo fix

commit cc64b5cdf4b000ee727b04138a187fcfcac193a4
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 14 14:30:16 2022 +0200

    [rtl] optimize CPU barrel shifter timing (#301)
    
    * rework CPU shifter unit
    
    move register stage of barrel shifter to improve timing
    
    * add v1.7.0.4

commit c5eb1d045d34141693fe4d128303d4dd9f6615b7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 13 18:31:46 2022 +0200

    cleanup old releases

commit 119cff73a84aa4ff5131ceb7a2eb3852e7eca7f1
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 13 12:21:46 2022 +0200

    [rtl] make CPU front-end synchronous (#300)
    
    * [sim] set explicit configuration IPB=2
    
    * IPB entries have to be >=2
    
    * make CPU frontend fully synchronous
    
    * shortening critical path (memory system)
    * reducing area costs
    
    * add v1.7.0.3
    
    * minor code cleanup

commit 938cf30db308317ba4aa5363f9a06f488b536d94
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Apr 12 17:24:15 2022 +0200

    add sub-project links

commit 545cd57291324d119a70b691f3865a564c4c6add
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Apr 11 20:25:55 2022 +0200

    link fix

commit e16ec731980cb6154ad6cd8601314c12fafc5a53
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 11 20:24:06 2022 +0200

    :broom: [rtl] CPU frontend cleanup (#299)
    
    * remove i-fetch from bus unit
    
    * connect i-fetch to control unit
    
    * add instruction fetch to control unit
    
    * update package
    
    * cleanups
    
    * comment fixes
    
    * signal cleanup
    
    * fix instruction alignment check logic
    
    * add v1.7.0.2
    
    * update CPU diagram

commit 8b516da13a9e8743b97fb022eeaa15f93e598214
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Mon Apr 11 14:27:45 2022 +0200

    minor edits

commit f142d74953ea8834967ee8c299f907abdd912bbb
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 10 21:24:42 2022 +0200

    Rework register file's "zero" register (#298)
    
    * rework regfile's zero register handling
    
    register x0 (zero) is now explicitly initialized (set to zero) by the CPU control
    -> shortens critical path (regfile -> ALU -> regfile)
    
    * fixed warning: unconnected pmp_* signal
    
    * clean-up
    
    first instruction is not required to write to x0 anymore
    
    * add v1.7.0.1

commit 15a11c988f182d68cf7427f47d7a03b1c4057ec5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Fri Apr 8 17:18:36 2022 +0200

    :rocket: release v1.7.0

commit f6bb7feb87fc446f9eb09abb5d901a46824dd9e1
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 8 17:00:02 2022 +0200

    :bug: fix bug in crt0.S interrupt setup (#297)
    
    * :bug: fixed crt0 IRQ setup
    
    The first thing crt0 has t do is to disable interrupts globally!
    
    * update executable images
    
    due to chnage of crt0.S
    
    * add version 1.6.9.11
    
    * add crt0 IRQ disable to docs

commit b5bff46d89b89b65418796cc20c502385a5ec001
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 8 09:28:30 2022 +0200

    Rework `C` decompressor (#296)
    
    * minor cleanup
    
    * rework C decompressor
    
    * illegal c.instructions do not fall-back to all-zero instruction words
    * closed further C illegal instruction holes
    * code cleanups
    
    * mtval now also provides decompressed instruction
    
    * add v1.6.9.10
    
    * code cleanup
    
    * remove legacy rtl code
    
    -> cleanup
    
    * Update CHANGELOG.md

commit bd379f090ffbfe51b09bb77269acc18eecb0d9a9
Merge: e104fef5 ae21dcd6
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 7 17:58:57 2022 +0200

    Merge pull request #295 from stnolting/reduce_csr_switching
    
    add gate for CSR read address

commit ae21dcd65dbebf495f825ce4ed707e0c61ddf298
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Apr 7 11:41:03 2022 +0200

    add v1.6.9.9

commit 2b7c6208e859a11d1447c37a4f69122bd0069cb9
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Thu Apr 7 11:28:18 2022 +0200

    add gate for CSR read address
    
    * reduces switching activity (= dyn. power consumption)
    * minor control bus cleanup (ALU co-processor select)

commit e104fef5941753b869acd7144564a88a33546679
Merge: 3236c47e 4edf4423
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 7 10:46:49 2022 +0200

    Merge pull request #294 from stnolting/fix_decoding_bugs
    
    [CPU] fixed/optimized (illegal) instruction dcoding logic

commit 4edf442306a0cdb0bd03edf99b09e7b19875389a
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 6 23:19:14 2022 +0200

    update CPU FPGA implementation results

commit fd937d4231de16dadefb4b648abe78ee34739fe4
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 6 23:15:34 2022 +0200

    add v1.6.9.8

commit 310dd958766103004f97827b3ec0a90b04210fd5
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 6 23:14:56 2022 +0200

    closed further illegal instruction holes; optimization

commit f0650386344bf9befc66f475b6d94c62d07107cd
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 6 22:50:26 2022 +0200

    :bug: fixed B-ext. instruction decoding collision

commit 3236c47ee2941ff3e2af8546895363851bc3c288
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 6 21:32:57 2022 +0200

    transform NAN into canonical NAN

commit cc78b4482bf7a2b5808f5ab0596abea325e927da
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 6 21:18:11 2022 +0200

    minor cleanups

commit 0404e0a190eafd5936e11a7b2715ec7ff60e917e
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 6 21:15:48 2022 +0200

    rename newlib test program folder

commit 2a1dd0b34f22600d284336ca4a50126922949120
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Wed Apr 6 21:11:34 2022 +0200

    check if SPI module available

commit f729ebbe68353e17c81f560e3dbf7051d9c45ab7
Author: stnolting <22944758+stnolting@users.noreply.github.com>
Date:   Tue Apr 5 23:26:59 2022 +0200

    language edits

commit ccaca2ea8960813dde69e7e54cd109b3543d7644
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 5 23:05:07 2022 +0200

    add user-mode WFI test

commit b446fec24190994b02a07314b10ac44d8b7ac996
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 5 23:04:16 2022 +0200

    minor cleanups

commit b9be49194af62f00c87b2a2aef069c87eab0cc02
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 5 23:03:39 2022 +0200

    minor layout edits

commit 1dffa64b0e6287dac887e1f5b0bac0cde5b01cab
Merge: 4375b1c9 53140076
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 5 11:30:41 2022 +0200

    Merge pull request #293 from stnolting/area_and_clock_opt
    
    [CPU] area and timing optimization; closing further illegal instruction holes

commit 53140076805b804157869672c3d42836494b32ff
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 5 10:57:28 2022 +0200

    testing legacy tests

commit 0e1ad5c02a0159f5cce6ac38d230b23bb6f05ad2
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 5 10:57:05 2022 +0200

    further control logic optimization
    
    achieving 130MHz on Intel Cyclone IV!

commit 2ffe19bb2325a03f4cb17d29300252b5666e43e3
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 5 10:56:17 2022 +0200

    fixed instructions/cycle table (again)

commit 0d3953a9998a3963dd1d6488e387b182ccb9d895
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 4 22:41:26 2022 +0200

    minor edits
    
    * further optimizations
    * added logic to avoid side-effects of illegal xret instructions

commit 22ac37aac1380a792d67bc7415be8d367f7e2580
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 4 19:47:49 2022 +0200

    Update CHANGELOG.md

commit 54c7cdda66ddf8cb40b9694fc0759e2f71a8157a
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 4 19:45:24 2022 +0200

    :bug: fixed C-ext. bug in RTE core
    
    fixed rare bug: malformed instruction word (with opcode from the compressed instructions space) caused computation of wrong return address if C extension is disabled

commit 4375b1c9274b71fd36457b9c60b8fc5d6304a615
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 4 15:57:03 2022 +0200

    typo fix

commit e1687fa22b70dd2b9e6491df2200fa5b7b7477d9
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 4 15:17:08 2022 +0200

    minor link edit

commit 1ba1d753d612c9ad08f8dde947c38d92cf214b7b
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 4 15:14:06 2022 +0200

    cleanup and layout edits

commit 0656d82bfcf9bd4464ee53bc02e9e020dd20add5
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 4 15:07:03 2022 +0200

    add v1.6.9.7

commit b49b647e668ea9a1f876b912011abed368333f1e
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 4 15:06:06 2022 +0200

    major CPU control optimization
    
    * reduced hardware costs (smaller logic)
    * shortened critical path (branch logic); ~10% higher f_max
    * closed further illegal instruction holes

commit ae425c3b2f445c956dd3ae4d201ff98b2591b9b7
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 4 15:04:04 2022 +0200

    minor edits

commit 8d93de6de43c39e77ac66c2471bb97b7cfba7fbe
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 4 14:41:23 2022 +0200

    cleanup

commit 5f7d0f96097ed4d82897af1d8ca512c42a2d3152
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 4 14:40:01 2022 +0200

    updat cycles/instruction table

commit 4e3889d03a89e851722e00cee28548e1934bd52a
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 4 14:37:43 2022 +0200

    add fence(.I) stress test

commit 17d7e7a4bae0b919a1101e4039cb159efb9e2266
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 3 23:26:50 2022 +0200

    refined illegal instruction test
    
    use malformed "mret" for testing and also check for unintended side effects

commit 4418ac0d91eaeb936cca847647575ab02b6886a1
Author: stnolting <stnolting@gmail.com>
Date:   Sat Apr 2 23:32:52 2022 +0200

    minor update
    
    added malformed "mret" (incorrect opcode) that will crash the system if any part of it gets executed

commit 129973fba01fe1f31c7a4949ab95bfc2130e5954
Author: stnolting <stnolting@gmail.com>
Date:   Sat Apr 2 15:37:41 2022 +0200

    area optimization of bus unit
    
    moved memory data registers and optimized data alignment logic: ~20% less hardware required due to better logic->LUT combining

commit 1a4c5ca03fbcef6d5c9163dc4cbb62141ef19089
Author: stnolting <stnolting@gmail.com>
Date:   Sat Apr 2 13:21:57 2022 +0200

    minor edit

commit 5453722a37d5edc5d1dd376d3e84280f5c476f16
Merge: 36706aca 742af71d
Author: stnolting <stnolting@gmail.com>
Date:   Sat Apr 2 13:17:30 2022 +0200

    Merge pull request #292 from stnolting/front_end_cleanup
    
    rework of CPU's issue engine

commit 742af71d2067fbe03cff879b9035d2ba3bf44b81
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 1 20:11:26 2022 +0200

    minor cleanups

commit 23bf81fa1294f8aa01229775d3175fe7d6460d94
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 1 17:25:11 2022 +0200

    add v1.6.9.6

commit d8bacbde2878232ab541e93c26246241b5ef7c08
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 1 17:02:13 2022 +0200

    rework of CPU's issue engine
    
    - much simpler code
    - shorter crit. path
    - slighlty less HW

commit 36706aca1ef65bf761990c01dc52d1ab4c904a91
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 1 08:44:08 2022 +0200

    minor edits

commit 10ae32a9538c3ea55d8e67dae837ad329c9c156a
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 1 08:43:55 2022 +0200

    cleanup

commit 76d97e120ada4b58eabc71c66fa084f623690da1
Merge: 8a3f0151 1838e66d
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 1 08:39:07 2022 +0200

    Merge pull request #291 from stnolting/cleanup_riscv_arch_test
    
    Move riscv-arch-test tests into separate repository

commit 1838e66dba05d7eaf74d379fb257c70a571b0c5d
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 31 19:26:14 2022 +0200

    further clean-ups

commit 576acae8ab1e1a7ae41c62c643afc21a1441c0b6
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 31 19:12:50 2022 +0200

    link fix

commit 77e58354f8c688f1deb8536efeac6c4a6a19fd1e
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 31 18:57:29 2022 +0200

    update riscv-arch-test status badge

commit 3cb38862057de5e0aac68e3226ad9386f46ce49a
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 31 18:57:17 2022 +0200

    update documentation

commit 6b9ce8375a4094cb5e0f224b5eb24a71e47bbad3
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 31 18:48:49 2022 +0200

    remove riscv-arch-test workflow

commit 39b6b312bbefc1449e752dbbd0e73ebcd780f9e1
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 31 18:48:22 2022 +0200

    remove riscv-arch-test submodule

commit d8e13f13efdaa5054960fc3b3197c1eed8146e4a
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 31 18:47:44 2022 +0200

    remove port files

commit 8a3f0151bfe620e286e09a75d0cc1e82278f20da
Merge: 5c1d08e3 12a72307
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 31 18:26:12 2022 +0200

    Merge pull request #287 from ahmedcharles/patch-1
    
    Typo fix

commit 5c1d08e367cb3835360a7deb910b9ea585dfeda9
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 31 14:22:29 2022 +0200

    use defined output for undefined instructions

commit 32d0e4eec07838dbbfe3812c7cf92f0f4b36b453
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 31 14:20:13 2022 +0200

    minor comment fixes

commit f7733967a97f69431367c8d66caf066056289975
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 31 13:59:12 2022 +0200

    use explicit file for front logo

commit 2247a5d78f5ad794a77e8e8d4a099c74a91a5bba
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 31 13:54:07 2022 +0200

    typo fixes

commit ebcab686e1a7e6769920bf6a65b29c4821e8d195
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 31 13:54:00 2022 +0200

    major clean-up

commit bffd727c4ce550d3ab96746730e0eeb60ae7bf75
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 29 21:12:14 2022 +0200

    add v1.6.9.5

commit b45072851e6b4f30c452afaf85783c90fc6dbde4
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 29 21:11:56 2022 +0200

    minor clock generator edit
    
    *reset* generator if no peripheral requires clocking

commit e26ed7a1bf516dba893e65b5bda95ff90377ad20
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 29 21:10:51 2022 +0200

    minor edits
    
    * minor literal qualifier fixes
    * add explicit base address defines for each peripheral/IO device

commit dcf77141ebe0bafe4058e301378ccb2505fcf56b
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 29 21:08:21 2022 +0200

    minor bash script edits
    
    shebang added

commit 8f589874ebe7a4d78dbf50f837d743f927963288
Merge: ddd9afeb 77608678
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 20 17:23:26 2022 +0100

    Merge pull request #290 from stnolting/fix_xreduce_sim_issues
    
    üß™ try to fix *_reduce_f functions usage for gate-level simulation

commit 77608678172b778d8c1e0855dd1c9ffbe5438af7
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 19 14:09:46 2022 +0100

    add version 1.6.9.4

commit 6ce4a10b8c2d9576cf469b20b319e22373835e28
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 19 14:08:50 2022 +0100

    minor fix of processor clock generator

commit bc11ad4fb9f452c0e145cbb8cd5062294669ca1d
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 19 14:06:27 2022 +0100

    do not use function result for direct signal assignment

commit 1081cdf9d597d8c703da9c8b2d043bd88ba03ed3
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 19 13:51:40 2022 +0100

    fix *_reduce_f usage
    
    do not use function result for direct signal assignment

commit ddd9afeb83534ee1a845c8683ecc5ac18a88ecca
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 19 13:17:26 2022 +0100

    add version 1.6.9.3
    
    :bug: fixed minor bug in FPU reset logic

commit 822c6e2df184889ca4a4716d0564b371f83a752e
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 19 13:17:12 2022 +0100

    :bug: fixed minor bug in FPU reset logic

commit 825fc5fff9b4cb33aa965e302af22662447eefe3
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 19 12:02:55 2022 +0100

    remove whitespaces

commit 91e1daab37843e176f4f823a5202a54ff490af94
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 19 12:02:13 2022 +0100

    clear MIE & MIP in neorv32_rte_setup

commit 80959c1a97ea30bfa44ed6ac613ac0f4b1bf745e
Author: stnolting <stnolting@gmail.com>
Date:   Fri Mar 18 05:35:34 2022 +0100

    minor edit
    
    add explicit define for CFS base address to allow users to setup a custom "access struct"

commit ac4a245ff87851b5986121149cc76d4b4074102c
Author: stnolting <stnolting@gmail.com>
Date:   Fri Mar 18 05:26:55 2022 +0100

    add version 1.6.9.2

commit dfa8cb067060dd9b9842cf139d97919f0956e712
Author: stnolting <stnolting@gmail.com>
Date:   Fri Mar 18 05:23:46 2022 +0100

    now using "is_simulation" constant
    
    to check if this is a simulation

commit a4a1ce926c084ee0f5df31055d50a01e7afae11c
Author: stnolting <stnolting@gmail.com>
Date:   Fri Mar 18 05:16:46 2022 +0100

    minor clean-up

commit 40b5efdfd75ac686421ece557af899768506cf35
Author: stnolting <stnolting@gmail.com>
Date:   Fri Mar 18 05:16:37 2022 +0100

    add note: warning - inferring latches

commit 3df3eae9d11adbee19ab798ded637746d45f604f
Author: stnolting <stnolting@gmail.com>
Date:   Fri Mar 18 05:16:12 2022 +0100

    minor edit in reset generator
    
    generator is now more resistant to "glitches"

commit e5095fea908b73abfcb4a194f5d5d438133e81f6
Author: stnolting <stnolting@gmail.com>
Date:   Fri Mar 18 05:15:04 2022 +0100

    fixed minor bug in TRNG handshake
    
    :bug: the same RND value was marked as valid for several times

commit 0b45074bf2cc6632c62163b5057318311a1b73f7
Merge: 37bb047e 3014c971
Author: stnolting <stnolting@gmail.com>
Date:   Fri Mar 18 04:34:45 2022 +0100

    Merge pull request #289 from stnolting/zero_mtval_on_ebreak
    
    [rtl] set mtval CSR to zero on ebreak instructions

commit 3014c9710c72b1c3a1c86ea942599b2ba46587e2
Author: stnolting <stnolting@gmail.com>
Date:   Mon Mar 14 09:31:13 2022 +0100

    minor fix

commit a15bf3bd32c6d20c50a0cf7cc351385168a9292a
Author: stnolting <stnolting@gmail.com>
Date:   Mon Mar 14 09:25:20 2022 +0100

    add version 1.6.9.1

commit 259dfad538da1ccb2f2be0fb87e55fd95f24f0b3
Author: stnolting <stnolting@gmail.com>
Date:   Mon Mar 14 09:24:50 2022 +0100

    add NEORV32-specific test references

commit ae7caee8a633e2fa984c357ece7ba3ee58357087
Author: stnolting <stnolting@gmail.com>
Date:   Mon Mar 14 08:58:07 2022 +0100

    update mtval = zero for SW breakpoints

commit b9ae056e38ad1e71403b79bed4892776b1971202
Author: stnolting <stnolting@gmail.com>
Date:   Mon Mar 14 08:46:11 2022 +0100

    set mtval CSR to zero on ebreak instruction

commit 37bb047e1338b2d7bf18cee6b5718bcb077180a1
Author: stnolting <stnolting@gmail.com>
Date:   Mon Mar 14 07:39:37 2022 +0100

    minor clean-up

commit 4dfaed6d251997aa3df9d21cfad28b1bc4f0b29b
Author: stnolting <stnolting@gmail.com>
Date:   Mon Mar 14 07:39:15 2022 +0100

    minor header/format edits

commit 3c77a9095c8db51ee0c39697c6f9eafea5e8d5e3
Author: stnolting <stnolting@gmail.com>
Date:   Mon Mar 14 07:36:26 2022 +0100

    minor (header) edits

commit 82e8d4dab3af62c119a42ec4c0134e8d6ebc8125
Merge: ec11650b 815e24ae
Author: Unai Martinez-Corral <38422348+umarcor@users.noreply.github.com>
Date:   Sat Mar 12 15:40:20 2022 +0000

     Fix the link using an asciidoc trick (#288)

commit 815e24aedb9589ac20413804d6f5af42a38b0368
Author: Ahmed Charles <me@ahmedcharles.com>
Date:   Sat Mar 12 04:03:30 2022 -0800

    Fix the link using an asciidoc trick.
    
    https://docs.asciidoctor.org/asciidoc/latest/macros/complex-urls/

commit 12a72307b0ff3997cda4fa9f0788bdcfad0f18de
Author: Ahmed Charles <me@ahmedcharles.com>
Date:   Sat Mar 12 03:44:14 2022 -0800

    Typo.

commit ec11650b9bcba92630e2c33c1271f6c34d89c0b0
Merge: f0138c92 d116cb17
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 10 22:02:39 2022 +0100

    Merge pull request #286 from ahmedcharles/patch-1
    
    Fix some typos.

commit d116cb17a154ab77800f69a09e0eeed50d8a503e
Author: Ahmed Charles <me@ahmedcharles.com>
Date:   Thu Mar 10 12:46:39 2022 -0800

    Fix some typos.

commit f0138c9219d3ca55b8d1ea6932e4bc819f1c4c1d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 9 05:46:43 2022 +0100

    :rocket: new release v1.6.9

commit 5f833c1adcb7f706e3e0075b513ef4a131e260f4
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 9 04:57:50 2022 +0100

    add v1.6.8.12

commit fe69d35fd86a9b7a664b2a7dc72172a067fa834a
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 9 04:57:28 2022 +0100

    fix exception / interrupt listing

commit d6aa850c48b3c708ea1771a442690ecefb703f6e
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 9 04:57:05 2022 +0100

    minor code clean-up / edits

commit 637fee61c63f446d92642b9678a9d587ee6f27cb
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 9 04:56:06 2022 +0100

    add srand() & rand() test

commit 3603c93a701f681aa6f17c6e58a17df23fcc8028
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 8 20:11:16 2022 +0100

    add version 1.6.8.11

commit 0df5c7bfaab172ded160dfba4abdeb4cbd6d34f6
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 8 20:11:00 2022 +0100

    update CPU bus interface signals

commit 7c595749b62b0535fdb8668b02bbc2b55224628c
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 8 20:10:32 2022 +0100

    clean-up of CPU priv. mode logic

commit 5b577df49d533c8a74f76ad7efeed9dd2e47d4e3
Author: stnolting <stnolting@gmail.com>
Date:   Mon Mar 7 06:12:49 2022 +0100

    add compressed FPU instructions
    
    -> Zfinx ISA extension

commit 74dff5153bacb7a5af4f5899758b4ab686cd85a3
Author: stnolting <stnolting@gmail.com>
Date:   Mon Mar 7 06:12:03 2022 +0100

    minor edits

commit a0b50c642fd949f06a300835646eaec85e8cecea
Author: stnolting <stnolting@gmail.com>
Date:   Mon Mar 7 06:11:56 2022 +0100

    fixed default application image

commit 86f0c9ded83bfa4eae03f776c7d5f2eb25771d6c
Merge: e1ac1c0e 72e2dc4c
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 6 20:35:42 2022 +0100

    Merge pull request #285 from stnolting/cleanup_and_add_mstatusTW
    
    [rtl] CPU code clean-up; add RISC-V mstatus.TW CSR bit

commit 72e2dc4cf186e79e1c20763a82b4ce232f8294a5
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 5 20:23:16 2022 +0100

    further rtl optimization

commit adda452221c9e01504def57428abd0eca283a131
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 5 17:34:09 2022 +0100

    minor edits

commit 1012a6cb70830dce7de90a37aff44bdd3b9ad2bf
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 5 17:33:54 2022 +0100

    removed goto_user_mode function

commit c9efce7df020474f1a64526f854dc483a9ab2517
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 5 14:53:05 2022 +0100

    minor edits

commit 5e240e1d1dd7b55a37f689a436ee169524e76a2a
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 5 14:39:49 2022 +0100

    add link to this PR

commit 793d108e8f103b3a3b7284e8034b0a07f34f1e06
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 5 14:38:46 2022 +0100

    add v1.6.8.9
    
    - VHDL CPU code clean-ups
    - add RISC-V mstatus.TW bit

commit 2102c47a058262fa2a58d5f20576f4d8c4cb763d
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 5 14:38:08 2022 +0100

    clean-ups; add mstatus.TW bit

commit 81ba8e5ca7688e25b223be80fef0344d1a5a2557
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 5 14:37:50 2022 +0100

    clean-ups

commit ff472f865f73317fdb6efa17c9c5f9c4d45e1de8
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 5 14:37:34 2022 +0100

    add mstatus.TW
    
    add user-mode HPM CSR addresses - these are not implemented and are added just for information

commit ee059fd0a7b1b27d55a19e9b5279dc38b7fb995e
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 5 14:36:50 2022 +0100

    fix endless sleep loop

commit 7d756db0fd385a91b653ec5602b87319bd99a017
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 5 14:30:24 2022 +0100

    CPU code clean-up; add mstatus.TW bit

commit e1ac1c0e25111ee159243ced81f012840bd2948b
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 5 14:28:12 2022 +0100

    minor edits

commit 2cbefad0a62de6a8515721b53c4a41be7a704c97
Author: stnolting <stnolting@gmail.com>
Date:   Fri Mar 4 20:26:46 2022 +0100

    minor edits

commit 1dc36240457eb0f70fd4431e2ec0f5203a497a8c
Author: stnolting <stnolting@gmail.com>
Date:   Fri Mar 4 20:26:17 2022 +0100

    :books: update RISC-V specs.
    
    Machine ISA v1.12 (ratified)

commit fdca6e73808947c8dfdd9f3ffab5fe01f12fdc4f
Author: stnolting <stnolting@gmail.com>
Date:   Fri Mar 4 06:15:34 2022 +0100

    minor comment edits

commit 59830b2a97accf6f250e57ac8f344a967e960e69
Author: stnolting <stnolting@gmail.com>
Date:   Fri Mar 4 06:15:18 2022 +0100

    minor fix

commit 73fe0ad11d4012f8814202c365b23c6383658df9
Author: stnolting <stnolting@gmail.com>
Date:   Fri Mar 4 06:14:45 2022 +0100

    typo fixes

commit 914e0b2475aab6cce7656632d67d947708eca887
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 2 06:54:17 2022 +0100

    [docs/datasheet] CPU: minor edits
    
    added some more CSR links

commit 12967180d56169aafcb20484839dca1372560e18
Merge: 9f4a6501 df40bc29
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 2 06:39:55 2022 +0100

    Merge pull request #283 from stnolting/fix_pmpaddr_bug
    
    üêõ [PMP] fix pmpaddr CSR layout

commit 9f4a65014317af638fc6a941a5d922d51d1c3294
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 2 05:14:25 2022 +0100

    [README] minor edits

commit df40bc2967a8cfafcf7ae4384f4bcd546074a36f
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 2 05:13:06 2022 +0100

    [CHANGELOG] add v1.6.8.8
    
    fix pmpaddr CSR layout

commit e8baf2ceb5be644358c1ba98c5d3a102e14ebc2e
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 2 05:12:09 2022 +0100

    [docs] fixed pmpaddr CSR layout

commit 9badd57acc0864e10d884f7ec390570830b914bc
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 2 05:06:31 2022 +0100

    :bug: [sw/lib] fix PMP functions

commit d31819f60eb695c93097660ed2bfa38fdb9e7b80
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 2 05:06:03 2022 +0100

    [sw/example] demo_pmp: minor edits

commit a3ca9a30d5f1fad1754ca1646dde8a2548670a6c
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 2 05:05:40 2022 +0100

    :bug: [rtl] fix pmpaddr CSR layout

commit 5748396362f8398f9b0aaa79e28f9a39291a9461
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 2 05:05:03 2022 +0100

    remove no_execute PMA for IO region

commit 7f3741f4ff86facdc7f93d8e6855a9bd99a188be
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 1 15:38:37 2022 +0100

    [CHANGELOG] add v1.6.8.7

commit 26f8c1e038c22000a91c0c5f3f3678ece5ee6b2d
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 1 15:37:24 2022 +0100

    [docs/datasheet] minor edits

commit 2c8558f039663c5955c55d13b74f25c9b4fb7551
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 1 15:36:54 2022 +0100

    add i-cache miss signal

commit 8e647a63c27bed16c8b0ce37170846c0866e5ce2
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 1 15:36:40 2022 +0100

    [rtl] minor edits, optimizations and clean-ups

commit 8e98a7e2c13bfd8c75b04874f3b59d59e3ed0f25
Merge: d6163011 a9846846
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 1 15:28:29 2022 +0100

    Merge pull request #282 from prdwivedi/main
    
    Update neorv32_gptmr.c

commit a984684692f52edc3acf666bca7223995ec019ae
Author: Prasoon Dwivedi <92785600+prdwivedi@users.noreply.github.com>
Date:   Tue Mar 1 12:40:55 2022 +0100

    Update neorv32_gptmr.c
    
    correct name, previously clashed in doxygen output

commit d6163011ce2e65c4e36e2bbcd0f0e32ab97bf66c
Merge: 4fb9ab1c 099ba208
Author: stnolting <stnolting@gmail.com>
Date:   Sun Feb 27 22:06:42 2022 +0100

    Merge pull request #281 from stnolting/rework_pmp
    
    ‚ö†Ô∏è Rework physical memory protection (PMP) [NAPOT -> TOR]

commit 099ba208f638eeaa886a4f3df7f803b134617b4e
Author: stnolting <stnolting@gmail.com>
Date:   Sun Feb 27 13:33:12 2022 +0100

    [CHANGELOG] add constrained number of PMP regions

commit d67098da69e59709c69baa0d98f4f1b7ea862ecc
Author: stnolting <stnolting@gmail.com>
Date:   Sun Feb 27 13:32:52 2022 +0100

    [docs] remove PMP entries 16..63
    
    limiting the maximum amount of PMP regions to 16

commit 29f34d7951fac81a20dc59776bac56633e1f04e0
Author: stnolting <stnolting@gmail.com>
Date:   Sun Feb 27 13:30:40 2022 +0100

    :warning: [rtl] remove PMP entries 16..63

commit ad179d1dca52391ec46a74214473dbafaac349ba
Author: stnolting <stnolting@gmail.com>
Date:   Sun Feb 27 13:28:32 2022 +0100

    remove PMP entries 16..63

commit 099fe4e08ef35c30823203c482f9e778de3b321e
Author: stnolting <stnolting@gmail.com>
Date:   Sun Feb 27 13:26:54 2022 +0100

    limited max PMP regions to 16 entries

commit 956979d59b919f7412df4c6f1393fa56529da8cf
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 26 17:28:06 2022 +0100

    [docs] minor edit

commit 4e2496a05c44e4dce69758a2ff9742dac85bf746
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 26 17:27:57 2022 +0100

    [CHANGELOG] add v1.6.8.6
    
    * rework PMP
    * replace PMP NAPOT mode by TOR mode
    * remove BUSKEEPER's NULL pointer check (access to address zero)

commit 8f0a798e9b1bef10eba5c510e6460abffce608fb
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 26 17:18:38 2022 +0100

    [docs] update PMP sections

commit d2c3e63af355ec33827d43bb97f7f0311b5aef32
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 26 17:06:37 2022 +0100

    :sparkles: [sw] add new PMP example program

commit 9321aac20b647bfd3ead4903caa3a634155303e5
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 26 17:02:59 2022 +0100

    [sw] PMP rework/update

commit ef2b2c7e72f5ca3444163023d4ac26400f3acf37
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 26 15:57:45 2022 +0100

    :warning: reworked CPU's PMP
    
    replaced PMP's NAPOT mode by TOR mode (easier to use, much more flexible); CSR read access logic optimization/clean-up

commit eaa37e168f7d9546598abcb24e22dae536a4892d
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 26 15:55:21 2022 +0100

    :warning: remove BUSKEEPER's null address check
    
    use a single PMP entry instead

commit edbadd21c8011ccf66e50d982290e994f6b5fa86
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 26 00:03:38 2022 +0100

    [sw/lib] update PMP functions

commit 720698bb89cf95333772b849f361f2a08126213b
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 25 23:28:10 2022 +0100

    [rtl, sim] update PMP granularity generic/default
    
    comment/description and default value (now 4 bytes)

commit 4fb9ab1c660c9a67f186affa90134e69dc5eb623
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 25 17:50:28 2022 +0100

    [sw/example/coremark] minor console output edits

commit f1017b02ea8981c6ea05664adb46523d99eb3db5
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 25 17:49:50 2022 +0100

    [CHANGELOG] add v1.6.8.5

commit 83e0f47a84c4776fc2ac136094e32812ddc94db3
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 25 17:49:35 2022 +0100

    [rtl/core] minor edits & clean-ups

commit c596fa70935e6ea1d44734d22e53966586fecbeb
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 25 17:48:47 2022 +0100

    [rtl/core] BUSMUS: code clean-up

commit f102fb0207c9c19c5ebf5b59c2e241d83cdcb7cd
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 25 16:23:18 2022 +0100

    [sw] minor fine-tuning of processor checks

commit 11e7e58f179a9bbc67f493e9018d215f1c01e167
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 25 15:58:01 2022 +0100

    [rtl/core] minor comment edits

commit 59eb9cac366bd7c714db226e09faddb0ceda1af8
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 25 15:56:50 2022 +0100

    [docs] minor edits

commit bf5d1f6f8319747fbf38c292d16a8fc1af54bbe5
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 24 21:51:40 2022 +0100

    [rtl/core] update pre-build images
    
    due to changes in crt0.S

commit ebf4f8ab6fe617ce256c195bc77340d4c612b12d
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 24 15:04:49 2022 +0100

    clean-up of ctr0 CSR setup

commit 44c770c03b321495aca79c3760eee78b14a1b6f0
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 24 15:04:08 2022 +0100

    [sw] add override functions for putchar & getchar

commit d5d47abc93b418bb28e80e0c38fc295002cbfdd1
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 24 15:03:06 2022 +0100

    [docs] typo fix

commit e2ea3184d30f1704e05d2773e0e1ea513a5a88de
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 24 15:02:52 2022 +0100

    [sw] change type of after-main handler
    
    int -> void

commit a0b82301a6a5aac35e71754eb3579aaa243e790a
Merge: a84b4498 bee93f0b
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 24 06:19:58 2022 +0100

    Merge pull request #280 from stnolting/fix_mip_csr_bug
    
    üêõ [rtl/core] fix bug in mip CSR clear/acknowledge

commit bee93f0bf23e94149a72e80235ba9b62de54bb3a
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 24 05:31:50 2022 +0100

    [CHANGELOG] add v1.6.8.4
    
    :bug: fix mip CSR write access (set ZERO to clear pending IRQ)

commit 7c0db9f0e2900a4479dab72d2b1f6e483e57fb5e
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 24 05:22:30 2022 +0100

    :bug: [sw] fixed mip CSR handling

commit d56847e5eae94ad06474fede149a341f5e628685
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 24 05:11:05 2022 +0100

    [docs] fix clearing IRQs via mip CSR
    
    bit needs to be CLEARED and not set

commit 1c39127cadbd558184a0e6b66ad32b20d1d696c8
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 24 05:05:04 2022 +0100

    [rtl/core] fix mip CSR
    
    software has to write ZERO to clear the according pending interrupt

commit a84b44982b0884d9b85ca6d18a10d3e86a211680
Merge: 68cbc4a5 f3ca0d7a
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 24 04:55:32 2022 +0100

    Merge pull request #279 from stnolting/rework_cpu_datapath
    
    [rtl/core] rework CPU data path

commit f3ca0d7ad3613ace2b66e4a09bdd6ba2a412dfee
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 24 04:35:09 2022 +0100

    updated FPGA implementation results

commit 68cbc4a5e7d0f9d2ae7c3c06ec4d513f3e6009ca
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 24 04:28:44 2022 +0100

    minor typo fixes (comments) and edits

commit 39b41f95090d3e60751dc99b6f3cd1d393d96976
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 24 04:25:17 2022 +0100

    [CHANGELOG] add v1.6.8.3

commit 3a638ad92d602cf5ee0dabfcf51761df1c6c16c4
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 24 04:23:24 2022 +0100

    [docs/figures] updated CPU data path

commit d625104795b356c23e1acd38bca94e8f08e2a652
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 24 04:18:17 2022 +0100

    [rtl/core] rework CPU data path

commit c246468655075792bf26a6f361cef3dc363bdbe7
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 23 12:01:13 2022 +0100

    [CHANGELOG] add v 1.6.8.2

commit 0cdbb2372ee02ea209400bb7000943831c392a89
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 23 12:00:25 2022 +0100

    [sw/example] fine tuning of processor checks

commit ae8f7e556bb393f55f9f1f761aabdc56927ee8d6
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 23 11:59:48 2022 +0100

    [rtl/core] clean-up of CPU's bus access arbiters

commit ec3942afcc06052d97ea0017bed4f8ad8bbfd76d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 23 11:59:02 2022 +0100

    [rtl/core] optimized divider unit
    
    less hardware requirements

commit 52f615331c18086502fa1ab6b4ee7a3e91620f45
Author: stnolting <stnolting@gmail.com>
Date:   Tue Feb 22 21:13:24 2022 +0100

    [rtl/core] optmized CPU co-processor interface
    
    less area!

commit 9124481a1be9af9982d5a83565426b9e702af472
Author: stnolting <stnolting@gmail.com>
Date:   Tue Feb 22 20:28:38 2022 +0100

    [sw/common/crt0] minor edits
    
    init .data before clearing .bss (in case there is an overlap)

commit 8b8ff66398ed4d03568af87de6cf28ef93911d2c
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 18 18:12:09 2022 +0100

    [docs/datasheet] CPU: updates and fixes

commit e43eea6cd3c524220f4ed7f570125089ef814344
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 18 18:10:49 2022 +0100

    [rtl/core] CPU: minor optimizations
    
    * simplified instruction execute engine (one state less)
    * faster execution of SYSTEM instructions (1 cycle less)
    * minor code clean-ups
    * minor comment edits

commit 7cbb58aa7cbfc97971061bbcbfc4da31f819812c
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 18 18:07:14 2022 +0100

    [rtl/core] minor VHDL code clean-ups

commit 8cb6285e4e8ebd5267e387a43dfc9596b98bf7b2
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 18 18:03:45 2022 +0100

    [sw/lib] RTE: minor edits

commit 551945e309b114333679d359209cde42d4a1dc87
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 18 18:02:20 2022 +0100

    [sw/example/processor_check] minor edits
    
    added simple fence & fence.i "tests"

commit 884cae046ddd79b04c6a937d232a668c0e9b269a
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 18 18:01:20 2022 +0100

    [sw/lin] add functions to load signed byte & half
    
    + minor edits

commit 756017bd70ef1960f2fa15040cfc74964f01655c
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 18 10:20:44 2022 +0100

    [sw] minor edits/typo fixes

commit 27d24ebcbd70ddc5ed460c2594fb956247b6cb9f
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 17 14:12:20 2022 +0100

    üöÄ new release (v1.6.8)

commit c89a309ab95862b11c548a7c075d3484f3d1a83f
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 17 13:56:29 2022 +0100

    [sw/lib] newlib's exit edits
    
    when calling 'exit' the newlib C std. library will return to the crt0 start-up code executing the neorv32-specific "after-main-handler", which can be used to implement deconstructors or just to inform the user that 'main' was terminated

commit 4ccf75832c8964bb614886cbcbc80b49ec1a6026
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 17 13:54:52 2022 +0100

    [sw/example/newlib_demo] minor edits

commit 0b96e352c765838a1a6d39a47aba22d37426eb27
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 17 13:54:04 2022 +0100

    [sw/common] clean-up, minor improvements

commit a02e1c68bab762668b08d84565b058ca0c2c0b11
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 17 13:53:12 2022 +0100

    [docs] minor edits

commit 8714e5dc8dcc0c93259cb92783d40fdced7f8eaa
Merge: fecc2723 b8d0a7b6
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 17 11:04:42 2022 +0100

    Merge pull request #278 from stnolting/add_newlib_example
    
    Add newlib example program and documentation

commit fecc2723443d74645717554256251db4eeb048ce
Merge: 9dbf7067 b16cba74
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 17 07:57:32 2022 +0100

    Merge pull request #277 from stnolting/set_dcsr_stopcount
    
    [OCD] stop CPU counters during debugging

commit b16cba7449240b1d5c262134eef2dcd609ffaa64
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 19:51:53 2022 +0100

    [CHANGELOG] add v1.6.7.10

commit b8d0a7b6c0cc2ba2b42ec0038884de45ff4f485e
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 19:31:54 2022 +0100

    :sparkles: [sw/example] add newlib test/demo

commit 21b8d5a86e8456a8320f77dac154e96146c903eb
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 19:31:21 2022 +0100

    [docs/datasheet] add C std lib section
    
    also fixed typos and layout issues; updated some content

commit a4b8cfb3732ecdd338a497162e4fd05d3d12e32a
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 19:30:25 2022 +0100

    [docs/userguide] add NEWLIB note

commit b00211de6a51c6c80fd1b2fe701d34f8286d1bbe
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 19:20:12 2022 +0100

    [docs/datasheet] RTE: add link to C STD LIB

commit 5c19d3d49fa89fc009be28312581900033f972ee
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 18:38:06 2022 +0100

    [sw/lib] fixes/clean-ups of newlib syscalls

commit 9dbf7067ca9af06c51f5753915def5fc1a9333af
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 18:36:14 2022 +0100

    [docs/figures] minor layout ifx

commit 94032504eb1e1f207ecd41ffcf3fbf8572684db4
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 17:05:07 2022 +0100

    [rtl/core] minor fixes
    
    stop counters only when the CPU is actually _in_ debug mode

commit 600347fe5dd5b3514b99d9825182420be2ef6010
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 16:37:50 2022 +0100

    [docs/datasheet] CPU counters are stopped during debugging

commit 12d1a4e5ce2eb27f09aace79e01f783551324b65
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 16:31:51 2022 +0100

    [rtl/core] hardwire dcsr.stopcount to 1
    
    standard CPU counters (cycle & instret CSRs) and all HPM counters are **stopped** when the CPU is in debug mode

commit 2cc454ad9c43a837ab91dc07f5b6f30b345c7f0c
Merge: e30e6f30 48cc3638
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 15:57:42 2022 +0100

    Merge pull request #276 from stnolting/add_mxisa_csr
    
    ‚ö†Ô∏è replace SYSINFO.CPU memory-mapped register by custom "mxisa" CSR

commit e30e6f3083f53d33a169613eb2997e6d2099b99b
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 15:41:03 2022 +0100

    [sw/common] minor linker script clean-up

commit 48cc3638c97ca7005b2956278e9d83ef8e4974e9
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 15:33:51 2022 +0100

    [sw/lib] minor fix
    
    * typo fix in comment
    * added some more non-essential std libs

commit d6632cb27e7792c0b5edf1ae2472269b6500f90f
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 08:32:29 2022 +0100

    [sw/openocd] expose new mxisa csr

commit cb72487b33570eb441802912d6ce3b9ba3e352cb
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 08:02:45 2022 +0100

    [docs] minor fixes and updates
    
    added more internal links/references

commit 465460df61445a86336ed742be6878146985896d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 08:02:11 2022 +0100

    [CHANGELOG] add v1.6.7.9
    
    remove NEORV32_SYSINFO.CPU memory-mapped register; replaced by new custom `mxisa` CSR

commit a510bc24c6608036210b356b2d6a5d3abfc0bb57
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 07:54:20 2022 +0100

    [docs] add mxisa CSR

commit 9c9134c647d1297fd7f440bfb8b83df82f530d27
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 07:51:20 2022 +0100

    [docs] updated bootloader intro screen

commit 983649c8874acf44361b2953b79afd2ce92b4fe5
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 07:50:51 2022 +0100

    [rtl/core] updated pre-built app image
    
    from sw/example/blink_led; updated due to changes in RTE

commit b58446238a69bdd4eb978c5390cff22d1a127f8f
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 07:50:12 2022 +0100

    [sw/svd] remove SYSINFO.CPU

commit e0ecfa3fc04939936e97ee53aab8961d884573ab
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 07:49:51 2022 +0100

    [sw/bootloader] update m(x)isa output

commit 0d43a1c618a9e6fb177ff1ddee2bef0127ccde10
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 07:45:04 2022 +0100

    [sw/lib] update Z* discovery

commit ef16dbe3e787c85bfb00cde93c7ebffa96aefa5d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 07:44:23 2022 +0100

    [sw/example] fixed Zfinx discovery

commit a6119fccd16749e455323eeafa2d7852bf883ef5
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 07:43:29 2022 +0100

    [sw/lib/include] remove SYSINFO.CPU; add mxisa CSR

commit eab15b2dc3f73ce4bfde4c281198c7aad9863c2f
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 07:41:47 2022 +0100

    [rtl/core] SYSINFO: remove CPU register
    
    + minor VHDL clean-ups & edits

commit b6e901cad9004640dbc541fc370c3f8363ac365e
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 07:40:58 2022 +0100

    [rtl/core] CPU: add MXISA CSR

commit 2b0ee491c3f694aae99e71e48466e40c1bb0db95
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 16 07:08:50 2022 +0100

    [docs/datasheet] SYSINFO: remove CPU register

commit 0b2b14d54a8710246a5f973b32e52fb120e02864
Author: stnolting <stnolting@gmail.com>
Date:   Tue Feb 15 09:50:13 2022 +0100

    [rtl/core] CFU: minor comment edits

commit 2002ddcb624721dc75ee1718c885cd5c1bfa29a9
Author: stnolting <stnolting@gmail.com>
Date:   Tue Feb 15 09:49:53 2022 +0100

    [README] coremark: add gcc version

commit b11d101c6524e5cdbec29a106b308fea6a70486e
Author: stnolting <stnolting@gmail.com>
Date:   Tue Feb 15 08:42:01 2022 +0100

    [docs/datasheet] CPU bus interface: minor edits and fixes

commit 48cb3229e9eaf175ffba5ff9493548b238a62a23
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 11 14:40:07 2022 +0100

    [sw/lib/source/neorv32_uart.c] minor improvements
    
    * improved format specifier compatibility of neorv32_uart[0/1]_printf functions with standard printf function
    * minor fix in UART1 setup function

commit 18231a12b8a3fe24a49a898297aae090e81c83a6
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 11 14:37:47 2022 +0100

    [rtl/core] CPU control: minor code edit

commit 4ff21a624f14d412f972326ca05cb11c86b1d664
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 11 14:37:25 2022 +0100

    [docs/datasheet] UART: add STDIN/STDOUT/STDERR note

commit 745d8db07bd4de4d91154e82755c812ae4a4a815
Merge: 951568fe 190a48b6
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 11 09:39:59 2022 +0100

    Merge pull request #275 from stnolting/sw_newlib_support
    
    [sw] add support for newlib's system calls

commit 190a48b66e423e1045e03b184cacbf8bf67e1804
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 11 09:24:47 2022 +0100

    [sw/lib/source/syscalls] remove "<syscalls.c>" note in 'write' function

commit f7fc5f0515be853f519457b9d18b375794d49756
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 11 09:12:12 2022 +0100

    [CHANGELOG] minor update

commit e37d0a8c3c685774d6ef2422cde65a8c365e0dd4
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 11 09:12:02 2022 +0100

    [sw/lib/source/syscalls] add support for read via "STDIN"; minor clean-ups

commit 427560253fe738af4b01d52fee20f7771b16f069
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 11 09:11:35 2022 +0100

    [sw/common] linker script: typo fix

commit dc661e21e51bc199045f0af2446c8628862fd3d3
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 11 07:50:04 2022 +0100

    update to version 1.6.7.8

commit 1de244b6e39d6fd60ebd4852fa8af9b2ce52c504
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 11 07:40:31 2022 +0100

    [docs/datasheet] SOC: add link to new section "RAM Layout"

commit 79b328b14f042c0b9840376b945141c69f235b65
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 11 07:40:07 2022 +0100

    :books: [docs/datasheet] software: add new section "RAM Layout"

commit dfcfa8693c13b9e88e605f832cb11734875c70ac
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 11 07:39:28 2022 +0100

    [docs/figures] add RAM layout

commit 937a81f3294da5dc7276ac04d83cfb5fad69c852
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 11 06:57:55 2022 +0100

    [sw/common] linker script: add heap symbols

commit 9755b3f3c6e6192b584bd41672c4311d79fe3ede
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 11 06:57:23 2022 +0100

    [sw/lib] syscalls: minor comment edits

commit 9ec5c90e8894b00d1b0315e97efe0867e34f567c
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 10 19:56:26 2022 +0100

    [sw/lib] add newlib stubs

commit 951568fefe3148ba234789b1a0841e49aff1d78d
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 10 17:36:08 2022 +0100

    [README] minor edits

commit 7488e3fe058d1b6f4744ae489808e1dbd35200d9
Merge: 30a2659a 1f837467
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 10 16:29:12 2022 +0100

    Merge pull request #274 from stnolting/add_hw_trigger_module
    
    ‚ú® [rtl] on-chip debugger: add RISC-V trigger module for hardware breakpoints

commit 1f83746778af69effea037a43b13ee5bd3f77478
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 10 16:16:19 2022 +0100

    [docs/datasheet] minor edits

commit 6fc410725ce54f54068b7a5fea49dcc162367252
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 10 08:09:23 2022 +0100

    [CHANGELOG] add v1.6.7.7
    
    add RISC-V trigger module to CPU / debugger

commit 39d6183abff885418f4bd05b68d9a4478bfd9f9b
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 10 08:07:15 2022 +0100

    [docs/datasheet] CPU: add hardware trigger module
    
    reworked whole section "on-chip debugger"

commit 0fbdf962e2ffc68c2ed1fb0b9be55742ba0ded88
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 10 08:06:38 2022 +0100

    [docs/userguide] reworked section "Debugging using the OCD"
    
    added "hardware" breakpoint example

commit 8792b683a63cfb9057e3bd6892cba65d54d13d27
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 10 07:02:38 2022 +0100

    :sparkles: [rtl/core] add RISC-V trigger module to CPU

commit 396ae9d2e6daa3f01031779d9c7f54bf5b063525
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 10 07:00:11 2022 +0100

    [docs/figures] OCD: add debug mode & trigger module

commit a627d65f61262e715d6525ea808274b0499651e0
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 9 19:08:39 2022 +0100

    [README] add trigger module

commit c4b1abf58e43193ab01eac04077ab10871f9d643
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 9 19:07:17 2022 +0100

    [sw/openocd] replace deprecated ftdi commands

commit f2bdec4fb943099ef5f77bb51435b5d07d29c3ef
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 9 19:06:29 2022 +0100

    [sw/lib] add trigger module CSR defintions

commit 94454eb6e208d488693a27ffa0708ab6d622a147
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 9 19:04:50 2022 +0100

    [docs/datasheet] add new trigger module to SoC/CPU features

commit 02b98ae40424128af1c302b5a377b435e388b2d4
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 9 15:48:50 2022 +0100

    [rtl/core] package: add trigger module (CSR) definitions
    
    :bug: minor bug fix in "ebreak" instruction's dcsr.cause value (was "2", but has to be "1")

commit 30a2659a2332a5b83cbcb8f4a3136356460a2ace
Author: stnolting <stnolting@gmail.com>
Date:   Tue Feb 8 16:59:48 2022 +0100

    [.github/workflows] updated name of default branch (=main)

commit 72e9307280c4d4e3eaa445cbde2e79814ab9cccd
Author: stnolting <stnolting@gmail.com>
Date:   Tue Feb 8 16:58:27 2022 +0100

    renamed default branch to "main"

commit 5ffef777a70c69baa0fb53c59c3fdee3a5325a78
Author: stnolting <stnolting@gmail.com>
Date:   Tue Feb 8 16:57:22 2022 +0100

    updated links due to renamend default branch (-> `main`)

commit 03fe609ca53eb3fe050ecfd33c9460652ad13a5e
Author: stnolting <stnolting@gmail.com>
Date:   Mon Feb 7 09:05:24 2022 +0100

    [CHANGELOG] add v1.6.7.5

commit 1202ad9bfcd3959dce21980be7b5bbc2c36b71fe
Author: stnolting <stnolting@gmail.com>
Date:   Mon Feb 7 09:05:02 2022 +0100

    [docs/datasheet] replace CPU CSR  names by actual links

commit 31651346640b5d58a1fdf707ffe2bfb63bcc0aaf
Author: stnolting <stnolting@gmail.com>
Date:   Mon Feb 7 09:04:06 2022 +0100

    [rtl/core] TOP: remove default values for bi-dir. TWI ports

commit b83f3706e25ecbc505b5435ab18378a605a6efbf
Merge: 7cf8b79d 7eb1ef67
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 5 16:23:35 2022 +0100

    Merge pull request #273 from stnolting/add_imem_err_signal
    
    [rtl] add err_o signal to IMEM modules

commit 7eb1ef672dd37153bc65d02ecd159790f4274537
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 5 14:56:40 2022 +0100

    [docs/datasheet] added note regarding write-accesses to the BOOTROM

commit 09ac5726f1b28b4c6b7ad6d4155219794c12b4fe
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 5 14:56:21 2022 +0100

    [rtl/core] added err_o signal to BOOTROM

commit 1297d4fa15dabeb75b71b767cbe180c89abbccf5
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 5 14:55:40 2022 +0100

    [docs/datasheet] IMEM: minor edit

commit 9c82cfc5ff4eb5c98a967d6c478b36e6e10f351b
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 5 08:25:25 2022 +0100

    [CHANGELOG] minor edits

commit 2d02ad6cabeb5016a5f96f6b9385ebe33db94219
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 5 07:56:13 2022 +0100

    [CHANGELOG] add v1.6.7.4
    
    add err_o signal to IMEM module(s)

commit e0b6c181dfe14773052d8ff5aefb2bff443e61c6
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 5 07:47:36 2022 +0100

    [docs/datasheet] add note regarding write-accesses to read-only IMEM

commit 584c3e9b461e8ccf6d56e813351f9dcf052654d6
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 5 07:47:09 2022 +0100

    [sim] add err_o signal to sim-only IMEM modules

commit 01f5b3297e6873a587eb55cc742aaf2399d7da58
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 5 07:46:45 2022 +0100

    [rtl/core] add err_o signal to IMEM modules
    
    If the IMEM is implemented as true ROM any write attempt will raise a _store access fault_ exception with "[DEVICE_ERR]" error code (from the BUSKEEPER)

commit 7cf8b79d41459e08dc62356a0b4325bcb3cdd958
Merge: d417a17e a66bae02
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 4 16:18:41 2022 +0100

    Merge pull request #272 from stnolting/docs_rework_rte_section
    
    [docs/datasheet] rework & update NEORV32 runtime environment (RTE) section

commit a66bae02677837cd41f2dae79d745153c112ffe5
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 4 13:57:58 2022 +0100

    [docs/datasheet] SW: added quick links

commit c91400b9593caafb541d25084fc857e8e45199d9
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 4 13:53:33 2022 +0100

    [docs/datasheet] moved RTE and Bootloader to individual adoc files

commit bb858d0725974214af04413372742d8578a6ce06
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 4 13:49:40 2022 +0100

    [docs/datasheet] completely reworked & updated RTE section

commit d417a17e4182016bf5981d36e2c4a18fae8db4ae
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 3 19:05:22 2022 +0100

    [docs/datasheet] XIP: added tip on using FPGA bitstream flash

commit d828c7d3d22401735588e709ebaf9ab03cba728c
Merge: 75c22a83 42c4acc2
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 3 19:04:17 2022 +0100

    Merge pull request #268 from stnolting/bootloader_lto_test
    
    :test_tube: Using LTO (link-time-optimization) for bootloader + console improvements

commit 42c4acc2734e83661340f233172bfd899bf9ae26
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 3 09:14:44 2022 +0100

    [CHANGELOG] added version 1.6.7.3
    
    bootloader rework

commit 94ed9d344a6cd534ebbd36cac046e81e846e57f4
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 3 09:14:08 2022 +0100

    :books: [docs/datasheet] reworked section "Bootloader"

commit b8c782b231a27da09af1cba2fab4bbb466fa0a93
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 3 09:08:30 2022 +0100

    [docs/userguide] minor updates on bootloader console

commit d232fa88a33c16077495f969603c69efb0fd58c0
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 3 09:08:09 2022 +0100

    [rtl/core] updated pre-built bootloader image

commit a64f8cc48fbed3173a9065d5038c2aae23c95c48
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 3 09:07:35 2022 +0100

    [sw/bootloader] improved user console
    
    more detailed messages

commit 6e245464e08c714f55274ec8289fbc38c2c81964
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 2 15:57:55 2022 +0100

    [sw/bootloader] minor edits in console output

commit 6d2ac36e53370b1f9668d1ad71c2bf0ab33343e6
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 2 15:03:39 2022 +0100

    [sw/bootloader] testing LTO for bootloader

commit 75c22a83228abb04b1eea1c3dc48b509f9dfd3b3
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 2 14:31:33 2022 +0100

    [docs/datasheet/software] bootloader error codes: minor edit

commit c651c5201a2e87c144f9894efeacdd579d0705a9
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 2 07:35:40 2022 +0100

    [docs/datasheet] CPU: typo fix (thx @umarcor )

commit aa9fd0df9ab1afebb67553b45e7571e74ad4d86e
Merge: 3ac63037 b44aaef6
Author: stnolting <stnolting@gmail.com>
Date:   Tue Feb 1 05:53:25 2022 +0100

    Merge pull request #267 from stnolting/bootloader_mtime_fix
    
    üêõ [sw] fixed bug in bootloader's (M)TIME handling

commit b44aaef6b36b6ea95735a56e6e480469f00f715f
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 31 08:49:38 2022 +0100

    [CHANGELOG] added v1.6.7.2
    
    bug-fix in bootloader's (M)TIME handling

commit 8762d6497dd4d3b2eb59e47d046e9a7afefd8730
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 31 08:49:03 2022 +0100

    :sparkles: [sw/example] added MTIME example/demo program

commit b71d227568e904c2fe9c6aede8ecb0fe9a13a6f2
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 31 08:37:05 2022 +0100

    [rtl/core] updated application image (blink_led)
    
    recompiled due to bugs in neorv32_cpu_delay_ms function

commit 0038b39b4ced874205cb1e3c2b54f77591a5f7ec
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 31 08:36:33 2022 +0100

    [sw/lib] CPU: fixed neorv32_cpu_delay_ms function
    
    do not use time CSRs as they might no be available (no Zicntr ISA extension)

commit 052f3962c93c040fa461c9ae67a2ef931692eb2b
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 31 08:35:31 2022 +0100

    [rtl/core] updated bootloader image
    
    recompiled due to bugs in bootloader sources

commit 2b06872fbf1c8f6e7e8f690e7a0acc38e46c9886
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 31 08:27:36 2022 +0100

    :bug: [sw/bootloader] fixed bug in bootloader's (M)TIME handling

commit 8d02a577496e66e5145b901e2de26a4878a24a13
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 31 08:14:11 2022 +0100

    [sw/example/demo_gptmr] minor edits

commit 3ac6303788229a5c804ac8094f7ed0bd811d2ad9
Merge: 729203b6 4382a29c
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 31 08:10:19 2022 +0100

    Merge pull request #264 from stnolting/zxcfu_isa_extension
    
    ‚ú®[Zxcfu ISA ext.] add option to implement custom RISC-V instructions

commit 4382a29c02054e66f3f3161685fffc89dac9b3b2
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 31 05:13:35 2022 +0100

    typo fixes in comments

commit 63ecf74fb16225f6e5bf21c57e9e9dea4311ddde
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 30 06:16:09 2022 +0100

    [CHANGELOG] added v1.6.7.1
    
    add Zxcfu ISA extension for custom RISC-V instructions

commit 1470de8aede2fd72fbdc5336b2095d6bce0e070d
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 30 06:15:42 2022 +0100

    [docs/userguide] custom hardware extension options: minor edits

commit 729203b69ead195444783a688be7a52bc8de266c
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 30 05:56:20 2022 +0100

    [sw/common/crt0.S] removed tabs, minor format edits

commit cf35e4034c820f2a5541f0310a820137faa207ad
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 30 05:55:53 2022 +0100

    [sw/example/demo_gptmr] code clean-up, typo fixes

commit 0e3a715e17ce2e6f9961c8924ef6cbbe2790cfbf
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 29 15:00:02 2022 +0100

    [docs/userguide] reworked section "Adding Custom Hardware Modules"

commit 67449f49819aa46d105b2ee2662e878f9a83b583
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 29 10:34:03 2022 +0100

    :books: [docs/datasheet] added new section "CFU"

commit ea4d57cef068cc9034d7eb9c9ff4096e5a206aa7
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 29 09:50:53 2022 +0100

    [docs/datasheet] added CFU to SW file list

commit eda02784028b6e86ebed546cadae1e134b3633da
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 29 09:49:09 2022 +0100

    minor edits

commit b7d5f350016d6eedb7b46d172ff90d75149c03ab
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 29 09:48:42 2022 +0100

    [docs] added CPU block diagram

commit 1d97ffab8cc531872e9df4f7a9ce24014de4a447
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 29 08:46:19 2022 +0100

    [docs/datasheet] minor edits -> "extensibility"

commit dbf8a1fcca74db02117e73c85626285638f94df0
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 29 06:12:29 2022 +0100

    [sw/lib/include] fixed typo in intrinsics library

commit ad515d65aa7364c35f30afd25ed8deccc870c16c
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 29 05:56:10 2022 +0100

    [docs/figures] added R2-type CFU instruction diagram

commit c79f5c35177f884c4b8231c03ff5d89b7c111032
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 29 05:55:35 2022 +0100

    :sparkles: [sw/example] added CFU example program

commit 17219d2834403a162e85f19c9af7862897ed8c34
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 29 05:55:12 2022 +0100

    minor edits

commit ec025d5f5123d7ba0e36c4a3e34b7b6014125ea1
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 29 05:17:03 2022 +0100

    [docs/datasheet] added CFU section (still empty)

commit 62ba20e86a1cd513c0139ab983fb186531229576
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 21:33:10 2022 +0100

    [README] add links to Zxcfu extension and CFU module

commit 2db059b551a0be9d473e1b962a23093ef6ad2f18
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 21:22:02 2022 +0100

    [docs/datasheet] CPU: added Zxcfu ISA extension

commit b7d515d46888b8371ba6bd09a3ea9c0bf627a581
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 21:20:21 2022 +0100

    [docs/datasheet] CFS: added note/link to CFU
    
    don't get confused here ;)

commit 81241962f8361702e52d1bc5ab7aadaec735cb16
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 21:15:35 2022 +0100

    [docs/datasheet] OVERVIEW: added CFU HW file

commit 790c9c1d8770f331adfb0054ef43db90e75b92d2
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 21:14:21 2022 +0100

    [docs/datasheet] SOC: added Zxcfu generic

commit e2053918b6445dc732f42809a152188f41cbddd0
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 21:13:54 2022 +0100

    [docs/datasheet] SYSINFO: added Zxcfu flag

commit 9ae94d3bf63cab62bc936499e04456257a10102e
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 21:11:26 2022 +0100

    [sw/lib] RTE: added Zxcfu ISA extension

commit 6c228c4794727e5f83051289a1a94af03dedaee4
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 21:11:01 2022 +0100

    [sw/lib] add CFU drivers and SYSCONFIG bit definition
    
    includes custom instructions macros/intrinsics

commit 75607ae5b0616a37e6287587517e819b1022c40a
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 21:07:58 2022 +0100

    :sparkles: [rtl/core] added CFU hardware module
    
    -> for custom RISC-V instructions

commit 27be939ad168b1d2c686837c95818bf31fe36446
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 21:07:01 2022 +0100

    [rtl/core] PACKAGE: added Zxcfu ext. and CFU module

commit e3839535c516cbc7964137423ef578e78f7185da
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 21:06:38 2022 +0100

    [rtl/core] CPU: added Zxcfu ISA extension

commit 5f5f4d63881564d4fa4d22a8ccf24b2d7aa45740
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 21:06:15 2022 +0100

    [rtl/core] ALU: added CFU to CP4 slot

commit 41ea603a175555d2075501d2812b7e0c1db11a24
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 21:05:28 2022 +0100

    [rtl/core] SYSINFO: added Zxcfu flag

commit cd50dbf0185659bea5e3dcddd21995bc2c4fc6e1
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 21:04:58 2022 +0100

    [rtl/core] CPU control: added custom OPCODE logic

commit ccd158e80151f63c43a31165d4ba74c0a62fb034
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 20:52:38 2022 +0100

    [sw/lib] CFU: comment typo fix

commit e7c5ce3dea466358b2065cafe508b5da8e11ef76
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 20:51:55 2022 +0100

    [sw/lib] added "custom OPCODES" to intrinsic library

commit bd7305373404c4516f463015b198606b791dc175
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 20:50:36 2022 +0100

    [sim] added Zxcfu ISA ext.

commit 28ba540a7f6e3beb28acdd185eee4118baf81595
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 20:50:11 2022 +0100

    [rtl/core] TOP: added generic to enabale Zxcfu ISA extension

commit 3aba96f0b1e687b3ac9523c72f02b22f75890e8b
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 20:48:52 2022 +0100

    [rtl/system_integration] added Zxcfu ISA extensions
    
    aslo fixed Zmmul ISA extension generic

commit 9bcb115d8b38a7ec8d0bfe0524efdefeb447757d
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 20:40:51 2022 +0100

    [docs/figures] added 'Zxcfu' extension

commit a4a66a36f0f4033d54a759d8807b103f0d0a3f16
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 12:14:03 2022 +0100

    :rocket: new release (v1.6.7)

commit 1dc777ee07bb35acef8ed8b00393bdb5925b319b
Merge: 86e3709c ddfa96a3
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 12:04:09 2022 +0100

    Merge pull request #263 from stnolting/rework_intrinsics
    
    [sw] rework intrinsics (e.g. for custom instructions)

commit 86e3709c3f4d7ed4c5d2aedb6a4a45b922defea5
Merge: 14dd0472 cda15ce9
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 11:47:37 2022 +0100

    Merge pull request #262 from stnolting/rework_cp_system
    
    [rtl/core] add 4 additional CPU CP slots; fix bugs in CP arbitration logic

commit ddfa96a332c10ae87271e65ab16a3788f63dd770
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 07:53:53 2022 +0100

    [sw] rework intrinsics (custom instructions)

commit cda15ce997a63829cb9c4049bfd0700a3fa98aff
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 06:58:55 2022 +0100

    [CHANGELOG] added v1.6.6.10
    
    * fixed bug in B co-processor
    * fixed bug in co-processor arbitration when a trap occurs
    * added four additional (empty) co-processor slots

commit 07d61d12d46b208e63f4674c1adae5931f9f1799
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 06:58:03 2022 +0100

    :bug: [rtl/core] B CP: fixed instruction collision; fixed abort on trap

commit 1547a9809e5c28e53f2bf87254039909b1ac7a0f
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 06:56:19 2022 +0100

    :bug: [rtl/core] fixed bug in co-processor (trap) arbitration

commit 7a348b1b7891270fe5e897f9697b5ccd2cd20b28
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 06:53:37 2022 +0100

    [rtl/core] CPU: removed obsoltet report warning

commit a58ce90f78f3efc0479eebeaba04c32c46ba2c11
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 28 06:38:40 2022 +0100

    [rtl/core] CPU: added 4 additional co-processor slots
    
    these additional slots are unused right now and are reserved for future (ISA) extensions

commit 14dd0472a3297001fc4b063326319848f4801e0a
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 27 23:31:20 2022 +0100

    [docs/datasheet] iCACHE: added link to cache-config SYSINFO reg

commit 092549e24470cb6ca3ed6098f2784164bb75e358
Merge: b7210794 29f48264
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 27 18:42:11 2022 +0100

    Merge pull request #261 from stnolting/add_cfs_sw_example
    
    [CFS] add demo program

commit 29f48264e6edc4d195b2e5270e64310ca7a5c918
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 27 11:11:46 2022 +0100

    [CHANGELOG] added v1.6.6.9
    
    reworked CFS user logic; added CFS demo program

commit bbb80e6cbd7c96a05bd708cdd35c725e08fb22d6
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 27 11:06:29 2022 +0100

    [docs/datasheet] updated CFS section

commit 046595ee3c42fa6ea7b08d1e7ea8654e1eaeb520
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 27 11:06:10 2022 +0100

    :sparkles: [sw/example] added CFS demo program

commit fa6b286e597a52c0cc03ab221854def5bd2f5638
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 27 11:05:51 2022 +0100

    [rtl/core] reworked default CFS "user" logic

commit b7210794bb4d4ba3ed08092e50d869d35f29ecb1
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 27 10:58:10 2022 +0100

    [docs/datasheet] out-sourced rational section

commit 730f0700e945920cbe68e88fefdccccca4a9cb58
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 27 10:52:02 2022 +0100

    [README] minor edits

commit ce64f6eba05127934ee196d22f4d961220a9ffb5
Merge: d1defaec 6845e322
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 27 10:35:55 2022 +0100

    Merge pull request #260 from stnolting/b_isa_extension_zbc
    
    [B ISA extension] add carry-less multiply instructions (Zbc) support

commit d1defaecfee0c337967f14e37605bbbebbecc1c0
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 27 05:13:20 2022 +0100

    [rtl/core] updated pre-built application images
    
    bootloader + blink_led example
    due to changes (minor bug-fixes) in SW library

commit 0810db3c60be30ff08da1824dfd2b36dbfcf1580
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 27 05:09:00 2022 +0100

    [rtl/core] package: added bin-gray conversion functions

commit bb34bc0629815e982edd6a53162d2358efa57cd1
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 27 05:01:07 2022 +0100

    [sw/lib{source] RTE: minor printf format edit

commit 6845e322a52d48a0b9f646e7231dbb460dbcbfbb
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 27 04:47:49 2022 +0100

    [CHANGELOG] added v1.6.6.7
    
    added Zbc ISA extension to CPU

commit aa314ab72843dee2f78c3e826cd2d6441c01a614
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 27 04:47:27 2022 +0100

    [docs/datasheet] updated B extension related sections

commit f1933d23d7766f30b8a21f6b6312b7802e68f9a3
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 27 04:47:06 2022 +0100

    [rtl/core] CPU: added Zbc extension to bit-manip co-processor

commit 2c1e092661537acbd2e912097ec81cda38f5dd2a
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 27 04:46:16 2022 +0100

    [sw/example/bitmanip_test] typo/comment fixes

commit 00f994fc2913aaf0c32165fb21dbceed786e2d5c
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 26 21:59:10 2022 +0100

    [rtl/core] updated HW version

commit e76be38e94df5a33a3725b63df3c3a1b0c50951c
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 26 21:58:04 2022 +0100

    [rtl/core] CPU: added Zbs instruction detection logic

commit 90946ff34faa278c2ea2703f81a633b6338cd469
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 26 21:47:04 2022 +0100

    [sw/example/bitmanip_test] added real Zbc test cases

commit cc01c2427a9d3855d549f61f33822334c79337d5
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 26 21:46:11 2022 +0100

    [README] minor edits regarding intrinsic libraries

commit 159ac5bae8df9da6756c6e6ca97aac3ce09a9c7e
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 26 21:40:56 2022 +0100

    [sw/example/bitmanip_test] fixed bugs in Zbc emu. functions

commit e2090481732b18103e60178164c68bce0f294555
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 26 21:15:00 2022 +0100

    :bug: [sw/example] fixed minor bugs in union types

commit 04a57786adbd912680d0ac3e7e0c196f8abc8000
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 26 21:14:48 2022 +0100

    :bug: [sw/lib] fixed minor bugs in union types

commit 546f39e707a553217cfd2317ba8ef4187f2d181f
Merge: f42756c6 6411b171
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 26 21:03:43 2022 +0100

    Merge pull request #259 from stnolting/b_isa_extension_zbs
    
    [B ISA extension] add single-bit instructions (Zbs) support

commit 6411b171e024f4f50b4ce4360f14451bca39abb5
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 26 10:10:28 2022 +0100

    :bug: [rtl/core] CPU: fixed minor bug in CP arbitration

commit c0ab7c063cc6cf281f462a52c200708e524662dd
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 26 10:09:46 2022 +0100

    [rtl/core] B-CP: closed hole in min/max decoding logic
    
    added basic infrastructure for upcoming (?) Zbc sub-extension

commit f42756c6494472a99c52181d20ecd9fd4610b614
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 26 07:11:46 2022 +0100

    [README] minor edits

commit 2737d68a3ca94847ad3b9a8dbc9c3eaea1a6b4e2
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 26 07:11:27 2022 +0100

    [sw/lib] RTE: minor edits

commit 48d458904c2efccf279f9c280fdf83f83fdec24b
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 26 06:39:09 2022 +0100

    [CHANGELOG] added v.1.6.6.7
    
    Added RISC-V Zbs (bit-manipulation's single-bit instructions) support

commit e30466619e3980fb29a5a04446efb51af5393f6d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 26 06:34:44 2022 +0100

    [rtl/core] added Zbs support to B-ext. co-processor

commit c54b75ba2ed5a710a7e9f7b7433a388575addd61
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 26 06:33:29 2022 +0100

    [rtl/core] updated HW version

commit 9fec93041b9080bb80b7d8a24639072382beeb9e
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 26 06:33:06 2022 +0100

    [rtl/core] added Zbs instruction decoding logic

commit 1f9602e53bede4e0bbcf9b595c5ba4f609123159
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 26 06:29:32 2022 +0100

    [docs/datasheet] CPU: added Zbs instructions

commit 56ab241d5943cf7288df7f8a09a027a6a46ba697
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 26 06:17:29 2022 +0100

    [sw/example/bitmanip_test] added Zbs & Zbc test cases

commit ca0f381ade6e5345554904a34b44da5a3d57fd2c
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 26 06:16:23 2022 +0100

    [sw/example/bitmanip_test] added Zbs & Zbc intrinsics & emu. functions

commit e901f2bf21b05dcc954539d4109d9fd0cd6331d7
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 26 05:23:02 2022 +0100

    [rtl/core] CPU: minor control unit optimizations

commit 08b2c2ede5b40ac864c73dfcec885b00430ad30c
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 26 05:22:12 2022 +0100

    [rtl/core] CPU.BUS: minor code clean-up

commit d7c41e4aed50982d6efef25c23a433788474b5a4
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 25 07:12:42 2022 +0100

    [CHANGELOG] added v1.6.6.5

commit 97a8f911301cf68b72933837f8b6441a050b32ed
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 25 07:11:47 2022 +0100

    [README] highlightend neorv32-setups link

commit b17f417604414d855f38b91106d37a5b8e00c377
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 25 07:11:13 2022 +0100

    [docs/datasheet] OCD: added note - DM register access only when in debug mode

commit 72f4217384930f0d95c884df79a4eb18dfa9741a
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 25 07:10:04 2022 +0100

    [rtl/core] debug module MM registers are only accessible/visible when in debug mode

commit ec5580e4784de11ac7ee0ef88677c33903c925fb
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 25 07:03:31 2022 +0100

    [rtl/core] CPU: removed redundant spaces

commit f4b5bf692f0da51971ae82da186c8976db297971
Merge: 8eb69bf8 62625799
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 24 06:04:22 2022 +0100

    Merge pull request #258 from befedo/doc
    
    [DOC] User Guide - 1.3. Installation

commit 62625799fabf18ffc48670621ffe09ec745e680d
Author: Marc Ludwig <ludwig.marc@gmx.net>
Date:   Sun Jan 23 16:45:28 2022 +0100

    [DOC] User Guide - 1.3. Installation
    
    fix(doc): Closes #257 and changes `export PATH:$PATH:/opt/riscv/bin` to
    `export PATH=$PATH:/opt/riscv/bin`.

commit 8eb69bf810fe108148fc40db324f866354cde763
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 22 08:32:45 2022 +0100

    [CHANGELOG] added v1.6.6.4

commit 8ab97ec63ea026895c877134b5f58baf9a85b0da
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 22 08:32:24 2022 +0100

    [rtl/core] minor CPU control unit rework
    
    slightly less HW requirements; minor reduction of critical path

commit 6feecfdb3d89d053c4451be37e95a1800ce0bdb1
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 22 08:31:27 2022 +0100

    [rtl/core] CPU: added unaligned boot address notifier

commit f6a72d5b6c5c6e1808d20282467ce351b707c86b
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 22 07:29:19 2022 +0100

    [sw/example] minor helper script edits

commit adc45144755a76863208bc877bcb957566e4086e
Merge: 5a6d2bc6 9873b7d5
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 21 14:00:28 2022 +0100

    Merge pull request #256 from stnolting/rework_issue_engine
    
    [rtl/core] rework CPU issue engine (area optimization)

commit 9873b7d518945948c52355a0cdcb1dfa5d171c77
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 21 04:57:21 2022 +0100

    [CHANGELOG] added v1.6.6.3

commit e882b2ef916f32ca08536a41844a4309bf4f44db
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 21 04:51:22 2022 +0100

    [rtl/core] reworked CPU issue engine (area optimization)

commit 5a6d2bc66876342c9970fe7ac2cb4b9d488c2d7a
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 21 04:45:53 2022 +0100

    [docs/userguide] added text segment vs. IMEM size note

commit f8bced7cb69accb52eac4fb7497a1c703b34e2aa
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 21 04:45:29 2022 +0100

    [docs, README] added CoreMark rv32i libraries note

commit 7828d0be5d9f14e3a32ecc615b931f9466a8b009
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 19 19:55:09 2022 +0100

    [docs/userguide] content: added neorv32-setups link

commit 18177cc75a4e63b4a445f0ff69607c514ee0768e
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 19 18:27:43 2022 +0100

    [sw/example/processor_check] minor edits

commit 4eb99285f0e3b3c0b383893c5d66c877ef1f22c3
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 19 18:27:11 2022 +0100

    [docs] added folder README

commit bf05183d4976c89e32fbe1ee46ce667dcca79fcf
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 19 18:26:59 2022 +0100

    minor edits

commit ed3a1a7994bac6b0b4985fc9c6f82c787d262e2e
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 18 12:05:22 2022 +0100

    added v1.6.6.2: moved setups to neorv32-setups

commit 2dd404f8caf225b3ba8a3e31671f4e8e5032ccc1
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 18 12:04:48 2022 +0100

    [README] minor edits

commit 016ff67d235ae1ae2ec098211afcfb17bf0dd799
Merge: 05087ae5 76de8cca
Author: Unai Martinez-Corral <38422348+umarcor@users.noreply.github.com>
Date:   Tue Jan 18 11:46:38 2022 +0100

    [setups] move to repo neorv32-setups (#254)

commit 76de8cca6cce8206eab1986aba81339f2e0a3fec
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 18 06:45:20 2022 +0100

    [.gitignore] clean-up

commit 05087ae567ee676f87546ba0f249748667870bbd
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 18 06:22:19 2022 +0100

    [rtl/core] CPU busunit: minor logic optimization

commit dea41e3553e0d2c1e25f42e1f4a89c7042f5dbf9
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 18 06:21:29 2022 +0100

    [rtl/core] minor code/comment clean-ups

commit 7dd570623bb0bc6954de166a8857c9035be4a33c
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 17 05:02:23 2022 +0100

    [docs] updated links to neorv32-setups

commit 852993df5f62fc543d0fba19c5129085a6d25fee
Merge: 96d1dbdc 49c70c39
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 17 05:01:53 2022 +0100

    Merge branch 'master' into pr/254

commit 49c70c39b29632ef19bf4fffa7bfa2315f9e65c0
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 17 04:44:19 2022 +0100

    :rocket: new release v1.6.6

commit bb0616f9b2ca8c618c39fb7ac1b0198115e641af
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 17 04:37:13 2022 +0100

    [rtl/core] CFS: reworked code comments

commit af07da2b32b08e9917f83af97d6072e3ee91f186
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 17 04:36:41 2022 +0100

    [README] minor edits

commit 9c6c1d2bf7e9337c03420a09ac53f69b7eeddc00
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 17 04:36:29 2022 +0100

    [docs/datasheet] overview: minor edits

commit a4741823047880bf6b757050aa42a797e6c7c51b
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 17 04:36:11 2022 +0100

    [sw/example/game_of_life] comment fix

commit b65693dc2dffd201f26300c686e0b302d17279b8
Merge: 8698148f 3dca6f74
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 14 19:55:04 2022 +0100

    Merge pull request #255 from stnolting/gpio_input_ro
    
    [GPIO] raise bus exception if writing to INPUT registers

commit 8698148fee7bb4adfec31a40b8c5f881a5cfc252
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 14 07:19:07 2022 +0100

    [README] minor format edits

commit 3dca6f741838cae061b992906270e8f180def6a4
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 14 06:02:59 2022 +0100

    [CHANGELOG] added v1.6.5.9

commit c5c630de396c308f9ace36a5790af4ccc45c0f86
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 14 06:01:12 2022 +0100

    [docs/datasheet] GPIO: updated r/w capabilities

commit 8303255765778151be839d577ded740a29f82c0f
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 14 05:53:12 2022 +0100

    [rtl/core] GPIO.input is read-only
    
    Any write access to the INPUT register will raise a bus exception.

commit b08a158c362b7d86de90c334f7de22ac2921c4fe
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 14 05:52:17 2022 +0100

    [sw/lib] minor comment edits

commit dc6748b56fb28b564155ea0b0e9fe23a55b69a13
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 14 05:22:43 2022 +0100

    [docs/datasheet] minor edits & clean-ups

commit 96d1dbdcc2092080672aa65b70567bca9e177315
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Jan 9 06:28:10 2022 +0100

    [setups] move to repo neorv32-setups

commit 4c056543ac2851d0a467a2a166cd8b3d64f98964
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 11 04:15:38 2022 +0100

    [docs/datasheet] minor edits

commit 35fbd63b316ecb6944835db60f4b09bfe08016e8
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 11 04:15:14 2022 +0100

    [sw/example/processor_check] added BUSKEEPER tests

commit e72f8600e3fab3cb7023d841b46be2fc36613056
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 11 04:14:52 2022 +0100

    [CHANGELOG] added v1.6.5.8

commit 6f102ad926e22acfd4ec0fa9e93e39fe4f32d9b2
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 11 04:14:39 2022 +0100

    [rtl/core] SYSINFO: explicitly trigger ERR signal on write access

commit b7ce0e8fa741db671693ba90c826c32a2d14eba8
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 11 04:13:13 2022 +0100

    [rtl/core] minor rtl code clean-ups

commit e46fdf879b63ef54deec975bda8b5a967253213d
Merge: 8c4f2e0d 1ff03b68
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 8 21:29:17 2022 +0100

    Merge pull request #253 from stnolting/buskeeper_err_fix
    
    üêõ [BUSKEEPER] fix bug in error flag logic

commit 1ff03b683131ede245923651632e0e4e7963bd67
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 8 20:59:31 2022 +0100

    [rtl/core] updated prebuilt application image
    
    due to changes in the NEORV32 RTE

commit d94b0f6cd5ef604d19fec13ba712746d9b653239
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 8 20:41:27 2022 +0100

    [CHANGELOG] minor updates

commit 75f23313a1dfd229665cdaa8d4749100c11c6f61
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 8 20:39:37 2022 +0100

    [docs/datasheet] updated BUSKEEPER control register

commit 78516528cebdacfc8be8cf8e26804c1f0a61449e
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 8 20:38:53 2022 +0100

    [sw/lib] RTE: removed obsolete BUSKEEPER errors

commit 48efca9b28ba886fb2d6e125a635ca8d3cff31cd
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 8 20:27:16 2022 +0100

    [sw] BUSKEEPER: removed obsolete error code bit

commit 7af23deb06b70c72eede37ec78a53b7df3d7cdf3
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 8 20:23:49 2022 +0100

    [rtl/core] BUSKEEPER: removed "unexpected ..." error codes

commit 4f18fc5714dfab1eb5eb04ef9a2241726ac0c81a
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 8 12:24:03 2022 +0100

    [CHANGELOG] added v1.6.5.7

commit 8c4f2e0d3fa6da9096e08de7fc2cf7a0679766ca
Merge: b1587244 5cc80789
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 8 12:22:20 2022 +0100

    Merge pull request #252 from umarcor/fix-read_verilog
    
    setups/osflow/synthesis: recent versions of yosys need command 'read_verilog'

commit c6dc340e146416090130ab3901af20c567169cc9
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 8 12:15:42 2022 +0100

    [docs/datasheet] BUSKEEPER: added ERR flag note

commit 0c873828c27c2f2c21ed55c88300592c0d9bbbd6
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 8 12:15:25 2022 +0100

    :bug: [rtl/core] BUSKEEPER: fixed bug in error type logic

commit b1587244a5bf22bd18fffc04eac5265b36cdc834
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 8 12:12:41 2022 +0100

    [docs] udated 'legal' section

commit 81681c2c513a87a5577dc8c59f7f2aa126fe6ec7
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 8 12:12:13 2022 +0100

    [README] updated 'legal' section

commit edbc6b3d68528db5846166f9b2b01047e53dadc7
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 8 12:08:27 2022 +0100

    updated imprint

commit 5cc807891ba509cfa7f34553f54978ae9a50422a
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jan 8 11:26:28 2022 +0100

    setups/osflow/synthesis: recent versions of yosys need command 'read_verilog'

commit db9eb1c3657e4ad1575a6b51d145e18d08449cac
Merge: 671145ff 3638d9fe
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 7 18:10:52 2022 +0100

    Merge pull request #251 from stnolting/spi_xip_highspeed_mode
    
    [SPI & XIP] add high-speed SPI mode option

commit 671145ff0f4554b9a17929929e808a51339426d8
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 7 18:06:55 2022 +0100

    [rtl/core] XIP: reworked input synchronizer for high-speed mode

commit 4fc291198af065d8cc8640161107b9e0b2623ac5
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 7 18:06:29 2022 +0100

    [rtl/core] SPI: reworked input/output syncs for highspeed mode

commit 7e1dbdc4d176faf232ebd8ede31bf7d6a91901c2
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 7 13:54:56 2022 +0100

    link fix

commit 864fcaf4402f6e656c31eea4143b98fa852c92be
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 7 13:54:19 2022 +0100

    minor update

commit d097b2f07f873f4dec466dc7a323283236bbec86
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 7 13:24:24 2022 +0100

    [sw/example/processor_check] minor edits
    
    small code clean-ups

commit f7779b4a3fd5098dc8176499222ecfa5de778567
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 7 12:44:44 2022 +0100

    [rtl/core] updated default application image
    
    due to previous modifications in the NEORV32 RTE

commit 3638d9fe52f86350e2e65a7881844bedebb2e2e9
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 7 12:41:38 2022 +0100

    [CHANGELOG] added v1.6.5.6

commit 24cbccdee48d05f2fe3b2096db96d5257af6905a
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 7 12:41:02 2022 +0100

    [docs/datasheet] SPI / XIP: added high-speed SPI mode

commit a14fc7055c54dfcffc3029e5a5e7814c283949cc
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 7 12:40:24 2022 +0100

    [sw] added XIP/SPI high-speed SPI defintions & functions

commit 7ca4c9de4ea096311a7885a6e9209fef51ea4ce7
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 7 12:32:02 2022 +0100

    [rtl/core] SPI & XIP: add high-speed SPI mode
    
    when enabled SPI clock runs at half of processor clock

commit 0df34dc01d744f1077b3e958ac3aa993ce3e2d80
Merge: dceba9d5 5b5eda82
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 6 20:53:56 2022 +0100

    Merge pull request #249 from stnolting/rework_xip
    
    :warning: [XIP] reworked execute in place module

commit 5b5eda8262a6ae82ba238d229808f26526013ead
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 6 16:49:25 2022 +0100

    [docs/datasheet] XIP: typo fixes

commit 5caa9ad567719a8d45bf12e4618f7996cddc4e9a
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 6 16:34:27 2022 +0100

    [CHANGELOG] added v1.6.5.5

commit 61d367135ebdebddc138de9166cf30fac8ac897e
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 6 16:33:47 2022 +0100

    [docs/datasheet] updated/reworked XIP documentation

commit 329c174edcd0a7875c3b7128cbb779e357ba99ce
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 6 16:33:21 2022 +0100

    [sw/svd] updated XIP control register definitions

commit 2554871375422a2050a354a2c0a67eaed7b99b2b
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 6 16:32:59 2022 +0100

    [sw/example] updated XIP demo program

commit a96ae5724def90409a778741ec4d233f7da81a04
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 6 16:32:38 2022 +0100

    [sw/lib] reworked/updated XIP drivers / HW definitions

commit f9f6629d6338f77bc38a3672111fcdb559ff92fe
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 6 16:23:02 2022 +0100

    :warning: [rtl/core] reworked XIP module

commit dceba9d57a6da19a666d1c1d3bb1567db1820817
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 5 17:38:27 2022 +0100

    [README] minor clean-ups

commit b77dd455791cf184d3a295d8f3c1e0de6d199b27
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 5 17:28:26 2022 +0100

    [rtl/core] minor comment/format edits

commit f50535d8c69e823e427c028833753a696603bee4
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 5 17:27:44 2022 +0100

    [docs/datasheet] minor edits and typo fixes

commit 658cb4510715c0039c260436a8f3a60d17fd58bd
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 5 17:27:18 2022 +0100

    [sw/example/processor_check] added simple run script

commit 44524e5b21cd496dae8a919ac960d7fcabba8aee
Merge: ef810df1 0d9be54a
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 5 06:26:26 2022 +0100

    Merge pull request #247 from stnolting/buskeeper_null_check
    
    [BUSKEEPER] Add NULL address check option

commit ef810df142d8236125244a0d1023466c6102b1d1
Merge: 1ffea955 9f165c31
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 5 05:24:27 2022 +0100

    Merge pull request #248 from stnolting/riscv_arch_test_rework
    
    [.github/riscv-arch-test] Fix / rework

commit 9f165c31ace9e4b80bd9a247b3e51c672bd8edd2
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 5 04:10:53 2022 +0100

    [docs/datasheet] CPU: added 'fence' test

commit 86d9d776162f042803248bf659e8392ec14fb52a
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 5 04:10:39 2022 +0100

    [sim] workaround GHDL 'jal' test case issue

commit aa12b7005438c8c7c0d7562eafbcbbd591800ce0
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 4 19:17:29 2022 +0100

    [sim/simple] optimized sim-only IMEM

commit 0d9be54a350a06e2294add0b874afdfdc6b023ef
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 4 18:08:25 2022 +0100

    [rtl/core] moved ERR->ACK override to CPU bus unit

commit a1338e9c02bea16b502060c9e395b43203a74985
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 4 17:24:36 2022 +0100

    [docs/datasheet] BUSKEEPER: minor edits

commit 2c6079df762b68f8908f1601d98247c746b95ee5
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 4 17:23:23 2022 +0100

    [CHANGELOG] typo fix

commit e52d4b5ae9bf54d7b61279a28091bbded28f301f
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 4 16:56:12 2022 +0100

    [sim] remove legacy MEM files from simulation

commit 38d6f165cdd853e03ee644761d95ac54fdc623e4
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 4 16:55:54 2022 +0100

    [sim/simple] add status note to sim-only IMEM

commit 38b6c0257761e105d5c5d12b745071171e36cf2c
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 4 16:51:42 2022 +0100

    [.github] typo fix

commit 6711a6d221686429471a4062d2003ee32b7f8f52
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 4 16:48:31 2022 +0100

    [.github] test using SIM package for riscv-arch-tests

commit 1ffea955079724b9c17745d409eb2bca825969d8
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 4 16:47:31 2022 +0100

    [sw/example/demo_xip] minor comment edits

commit dce0ae8795c3d47766637d0b298cac5487d2e1a3
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 4 16:21:33 2022 +0100

    [CHANGELOG] added v1.6.5.4

commit e5b359caecfb84e5847107591785658441c664b9
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 4 11:12:06 2022 +0100

    [docs/datasheet] updated section BUSKEEPER

commit 5f9b84096788378af14ea738fa5124aaee94e235
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 4 11:11:41 2022 +0100

    [rtl/core] BUSKEEPER: minor edits

commit c84c3e07eac144572075ba13f00d0a1f97617020
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 3 23:05:31 2022 +0100

    [sw] added BUSKEEPER NULL check enable flag

commit 78c3451ebc14ca96f07bf4fc601c25066e7a971d
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 3 22:26:16 2022 +0100

    [rtl/core] added BUSKEEPER NULL check logic
    
    Bus keeper can now optionally raise a bus exception if the CPU attempts to access address zero (for example by using an uninitailized pointer).

commit 5f96056ba0de5a18832ce9ea9eb44cfff334e3f2
Merge: dba9facf 09801cdc
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 3 21:57:36 2022 +0100

    Merge pull request #246 from stnolting/renamen_rtl_mem_cyclone
    
    [rtl/core/mem] Rename legacy-style memory files

commit 09801cdc9a2ed855c263895d9ee1d9804206e7d4
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 3 18:13:13 2022 +0100

    [rtl/core/mem] rename legacy-style memory files

commit dba9facf0d6dd3306dd45aca661b11320f053765
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 3 17:34:31 2022 +0100

    [RTE] minor bug fix in BUSKEEPER error message

commit d910a479fe95de58064cfaa581be71d8df91b110
Merge: 8dfb9c54 4c249c7d
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 3 17:02:59 2022 +0100

    Merge pull request #244 from stnolting/add_xip_module
    
    ‚ú® Add Execute In Place (XIP) Module

commit 4c249c7d75c9f99d8381c7a3ed98f405cf937ac7
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 3 06:51:34 2022 +0100

    [rtl/core] XIP: minor edits

commit f200baf7c2d128a4955dae95441566cf9ab8d12f
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 3 06:04:02 2022 +0100

    [setups/radiant] added XIP module (not enabled)

commit 8292920d5a897440f749f95272b80a271ce5d58a
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 3 05:43:15 2022 +0100

    XIP: removed MAP register

commit 6f6c6c5caf4aac142be0e2f977547e7641679e7e
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 3 05:42:26 2022 +0100

    [rtl/core] fixed XIP vs WISHBONE access issue

commit f166d0616fef14bf25a9a37c655ebb686ebfbf9f
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 3 05:42:00 2022 +0100

    [rtl/core] BUSKEEPER: code clean-up

commit 7e86a449bf9ee0382a1741f94aa43c42b6b7cea5
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 2 18:49:34 2022 +0100

    [sw/example] added XIP demo program

commit 1f81a88195707deb8bcb16e5bbe526d8104c1393
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 2 18:24:02 2022 +0100

    [sw/lib] XIP drivers: minor edits

commit 7731da9ee0aaa51a9609713f016e2859134829c9
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 2 18:22:12 2022 +0100

    [docs] typo fixes

commit 5038b242a1a0738c59d10d955095540831f0bf75
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 2 17:34:20 2022 +0100

    [CHANGELOG] added v1.6.5.3

commit 02d5f5651873fbb8b1c0f03a69817245989b8db4
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 2 17:33:50 2022 +0100

    minor typo fixes

commit f3560080305a81b7045c1051a9410646f39f48bd
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 2 17:33:37 2022 +0100

    [docs] added first version of XIP module documentation

commit 684a0cbc76e2468d53531a860638483037f319b3
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 2 16:28:35 2022 +0100

    [docs] started adding XIP documentation

commit 87e2212c4d7fecbf23ee71a7427fd5bf70b70fed
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 2 16:03:07 2022 +0100

    [sw/svd] added XIP register and bit definitions

commit 00b6c6fef14b24f9ce04c990c13abb0604e6caeb
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 2 16:02:42 2022 +0100

    [rtl/core] added XIP core module

commit 85847c8cd7098f2867f1b90ac1e114c7e48d4b23
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 2 15:59:59 2022 +0100

    [WISHBONE] added XIP access check

commit 73108a9d37fdfde49933e37361aa5f65b435184c
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 2 15:54:41 2022 +0100

    [SYSINFO] added XIP flag

commit 98a055db93dc49ad15ada90adacfa5263a26c710
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 2 15:54:23 2022 +0100

    [sw/lib] added XIP definitions and drivers

commit 82f8545597118d4c9bcda2ed40480d532e878aa2
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 2 15:50:25 2022 +0100

    [RTE] added XIP + new buskeeper flags

commit dcd1a6fb17159804ff7cbe64d94e9cea1715ff44
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 2 15:49:56 2022 +0100

    [BUSKEEPER] added flags for unexpected bus responses

commit 00bbdba9cea8f49dee4a301f43d853e4bc184dca
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 2 14:58:33 2022 +0100

    [sw/example/processor_check] removed INSTRET test
    
    to shrink program size ;)

commit bd2acbf588d99f3596c7dfe499eb8d267bc9d8c9
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 2 14:39:37 2022 +0100

    [docs/datasheet/soc_sysinfo] added missing flags + XIP

commit f91d1e805caad948ad7ed210c70da30d4a9e0f3a
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 2 14:35:09 2022 +0100

    [sim] added XIP ports and generic

commit d5d259e275a80c4cd0a228d108f16872213c3bac
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 2 14:34:46 2022 +0100

    [rtl/system_integration] added XIP ports & generic

commit fae458f61ce9d8527860bb7203f12f3ef4a9af33
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 2 14:29:12 2022 +0100

    [docs/figures] added XIP module

commit 8dfb9c546e2666c83e8f853fbb94d390b0ee1bdd
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 2 14:04:45 2022 +0100

    :bug: [rtl/core] fixed minor bug in CPU front end
    
    A new instruction fetch is only allowed to start when the previous one has been completed.

commit 5d692e6c97a6ea4fd0db9b131d849c19ac664f50
Merge: 960e47fa 5d1c3730
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 23 09:01:25 2021 +0100

    Merge pull request #241 from stnolting/pwm_xirq_io_size
    
    ‚ö†Ô∏è Make PWM and XIRQ IOs fixed-sized

commit 5d1c3730feb5c4b18283c5019d17621f47b22dae
Merge: a736d5b6 960e47fa
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 22 18:51:23 2021 +0100

    Merge branch 'master' into pwm_xirq_io_size

commit 960e47fad130f04dd63a4128b528b8e8f64b7d20
Merge: 6491bff2 c5b016b1
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 22 18:48:40 2021 +0100

    Merge pull request #243 from tmeissner/fix_neorv32_pkg
    
    Fix compile error with questa, for issue #242

commit c5b016b141ebeceb18c0b7653ab5e31a16690539
Author: tmeissner <programming@goodcleanfun.de>
Date:   Wed Dec 22 16:00:33 2021 +0100

    Fix compile error with questa, for #242

commit a736d5b6571c34c4668a6b7e6d4fee9a0e0cb576
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 21 21:46:27 2021 +0100

    [rtl/processor_templates] fixed PWM connection

commit a2e78650584f20aa7ce73c327603f5ea65e2e71b
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 21 21:42:34 2021 +0100

    [docs/datasheet] minor edits

commit 8b0a045af8c5771fc4b8e0a42a29fe3ddb4f775e
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 21 21:37:09 2021 +0100

    [docs/datasheet] made PWM and XIRQ IOs fixed-sized

commit d835107b476a78ca63ed28b9fd93536a3135c8bd
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 21 21:31:31 2021 +0100

    [setups/radiant] made PWM and XIRQ IOs fixed-sized

commit 307c2305238a2a8f7f8c23c0c03049bee8a7552d
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 21 21:30:55 2021 +0100

    [rtl/system_integration] made PWM and XIRQ IOs fixed-sized

commit e0a75630143f2681e25b5d687680355c3da913ab
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 21 21:23:29 2021 +0100

    [rtl] made PWM and XIRQ IOs fixed-sized

commit 6491bff2a824f2176b8e623845cae65022edd732
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 21 08:18:47 2021 +0100

    [sw/example] added test program to show full SoC HW configuration

commit eb58b7f71be182c5f7fa2a1528ef390169e85212
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 18 20:12:51 2021 +0100

    [docs] bootloader: added notes regarding 4kB upload issue
    
    -> #215

commit 26bbea550e616d476d6760851f0ce8e3e3bd743b
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 16 17:55:31 2021 +0100

    :rocket: new release v1.6.5

commit 973e510bd21773e643e95c7dd2b07ecb7cd45ad3
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 16 17:36:28 2021 +0100

    [docs/datasheet] minor layout fix

commit 607ef84eecea602c2650a07091feb985e7541444
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 16 17:00:07 2021 +0100

    [.github] testing github cli for uploads

commit 9d7ee7e32ba9b9a3577a94b372b3e5677290f68c
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 15 07:38:23 2021 +0100

    [rtl/core] minor CPU instruction fetch logic optimization

commit 93b4e8bd92c8567adc8001829f3e0cc3be7a44e3
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 14 21:23:45 2021 +0100

    [sw/lib/include/neorv32.h] typo fix

commit 0a6559b3d70209b4830e1c23b1ef00e195e9764a
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 14 21:04:32 2021 +0100

    [docs/datasheet] CPU: reworked trap listing + description
    
    + minor fixes/corrections

commit 8fc1795d5ffa81f2dc227108328015ce92ac5811
Merge: fcfec71f 170eff35
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Tue Dec 14 17:17:52 2021 +0100

    Merge pull request #240 from stnolting/faster_muldiv
    
    Faster mul/div operations

commit fcfec71f08719988f7010a61921041650d2ced74
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 14 13:08:43 2021 +0100

    [docs/datasheet] minor edits

commit 170eff3516142c1ba24637c1b23bef1c3436212d
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 14 13:07:47 2021 +0100

    updated to v1.6.4.9

commit 012cab897dbb9bbb6f2b052aeaec3b97ab8ca98a
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 14 12:42:54 2021 +0100

    [docs/datasheet] updated MUL/DIV execution cycles

commit eb577f3fdc4301c41d30578fd63c82abbe5b5dd6
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 14 12:42:13 2021 +0100

    [rtl/core] MULDIV: faster operations
    
    * divisions are 1 cycle faster
    * fast multiplications (when using DSPs) are 1 cycle faster

commit a45266242f9c57e69e8ab48ea98b6f6244f6afd3
Merge: 71f3d26d 9c85f47a
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Tue Dec 14 07:55:09 2021 +0100

    Merge pull request #221 from stnolting/update_osflow_readme
    
    [setups/osflow] update README

commit 71f3d26dfab3b5965e5fc2122a4a9482241df2ac
Author: stnolting <stnolting@gmail.com>
Date:   Mon Dec 13 13:43:19 2021 +0100

    [README] moved logo to top

commit 18e7e9e4a7710fe301e5774823a034de810b42d2
Author: stnolting <stnolting@gmail.com>
Date:   Mon Dec 13 13:40:10 2021 +0100

    [README] reworked layout; clean-ups

commit 54b3056b5253ae575450e6a3c66e4cf41fd5432b
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 11 17:05:18 2021 +0100

    [README] clean-ups

commit fa7e3a39b3df165ee0ea43394a441573dea4284d
Merge: 863d0bdd 7bb65c3b
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Sat Dec 11 16:25:04 2021 +0100

    Merge pull request #239 from stnolting/watchdogs
    
    Watchdog [WDT]: add option to enable/disable WDT during debugging

commit 7bb65c3b15fc110cec116735fc2c8ec84e976247
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 11 14:56:32 2021 +0100

    WDT: tie DBEN to 0 if debug mode not implemented

commit 863d0bdd614875506de40a92531ee095a4942d76
Merge: 3e6f61f5 0a70ac15
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Sat Dec 11 10:50:22 2021 +0100

    Merge pull request #238 from stnolting/muldiv_optimization
    
    MULDIV optimization

commit a195d22d0fe0e6f0bcb8cdc294ae75635c767eed
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 11 10:29:26 2021 +0100

    [docs/datasheet] layout fix

commit c5ce7c7fd8ea2362490c690de8d74dc2ddd14873
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 11 10:16:39 2021 +0100

    added v1.6.4.8

commit 39bb6d4ac8f292ff82e14361ec78c73defa7bbb3
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 11 10:12:11 2021 +0100

    [rtl/core] added watchdog's debug mode signal

commit 3700fc55a0a9d3949c3050a8884492add49280da
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 11 10:11:49 2021 +0100

    Watchdog: added DBEN and HALF flags
    
    DBEN: enable watchdog operation even when the CPU is in debug mode
    
    HALF: set if at least half of the maximum timeout value has been reached

commit d3ebde7f5db0e98bd166388436052695a71403cd
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 11 10:04:42 2021 +0100

    CPU: added debug_o signal
    
    debug_o is set when the CPU is _in- debug mode (during an active OCD session)

commit 0a70ac1535ed2c9b05af9cc000d57021b4db679f
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 10 17:53:56 2021 +0100

    added v1.6.4.7

commit 6b7a20fdeae69e998a36fa6e0c2df14dacb39309
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 10 17:41:52 2021 +0100

    [docs/datasheet] updated CPU instruction timing
    
    MUL + DIV

commit 6a53341ae15d2889f2971ac7abea4c9bd5a02de3
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 10 17:41:29 2021 +0100

    [rtl/core] MULDIV CP optimization
    
    * operations are 1 cycle faster
    * slightly less HW utilization

commit f8d63353b8eb8a512fb40bc607c2840ac9c28dd0
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 10 17:40:51 2021 +0100

    [README] minor clean-up

commit 3e6f61f518beb02f98629890d0c5067be7791774
Merge: 490f0fed f3fb26f9
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Thu Dec 9 19:20:54 2021 +0100

    Merge pull request #237 from stnolting/make_help_extended
    
    üìö [SW makefile] add variables to help target

commit 490f0fed7b28b78033c3c281339cf2fef1381969
Merge: 6e9060b0 eb35fee3
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Thu Dec 9 07:25:32 2021 +0100

    Merge pull request #235 from stnolting/add_slink_demo
    
    [sw/example] add SLINK demo program

commit 6e9060b02b751a1e5db4b6cf338b8938abcb568a
Merge: f7bc3bde 26a535ff
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Thu Dec 9 07:11:03 2021 +0100

    Merge pull request #236 from stnolting/rework_firq_v3
    
    ‚ö†Ô∏è Rework FIRQ System (re-rework): use MIP to clear/ack IRQs

commit f3fb26f976ba8273f33ac6c9f7d63feffbc52cbf
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 9 06:59:10 2021 +0100

    [sw/common/common.mk] added variables to help target

commit 26a535ffe03d41c9995f2145be6da1dfa4f90887
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 9 06:51:03 2021 +0100

    [sw/lib] added PMP cfg. bits

commit e752919ce2fbcd579593cb2e6c778f448055bf37
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 9 05:37:49 2021 +0100

    [docs/datasheet] minor updates & fixes

commit eb35fee3a3abcbe50f9b3aa777bcad1740a36c0a
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 8 15:30:02 2021 +0100

    [sw/demo_slink] added interrupts

commit 1f5039b3e533715fda8bfec5079690e4435844de
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 8 14:32:52 2021 +0100

    [CHANGELOG] added v1.6.4.6

commit e46daa24b4f98e5d11242a56ca62d14c3a62c0ed
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 8 14:32:20 2021 +0100

    [docs/datasheet] SLINK: fixed IRQ mode bits

commit 8d3fac6b6595789be1c01adec5e6bc7ccfc7bf95
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 8 14:02:53 2021 +0100

    [sw/example/demo_gptmr] IRQ ACK fix

commit 5e143163a897efb9394966a7894e0b7c555d8909
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 8 13:46:04 2021 +0100

    [sw/example] updated processor test program

commit 564b7c9fece1ed2b72f6e4f54098d3fc5387f6d0
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 8 13:45:49 2021 +0100

    [sw/svd] removed GPTMR ALARM bit

commit b7bab62934a7cc3904810460eeecd04a11a62b2a
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 8 13:45:31 2021 +0100

    removed explicit GPTMR IRQ ACK function

commit 127d54dfe36153269729a6d5eadcbafdcb071348
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 8 13:45:12 2021 +0100

    minor comment edits

commit c0bcbb3792436f521557d31b1942f7f680257836
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 8 13:45:00 2021 +0100

    reqorked SLINK interrupts

commit a5e3e0843226f929fe929c980ae8b2f4149865c9
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 8 13:43:48 2021 +0100

    reworked UART interrupts

commit 2222ab732b8960ac8e2bc135e2287eaf1b17a14d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 8 13:18:34 2021 +0100

    reworked NEOLED interrupt

commit 6b8ec475ca997d429e6bdf538ad251f2c410be0a
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 8 13:09:29 2021 +0100

    reworked XIRQ interrupt

commit 50359f24dec761296dead6915f1d708fce25d4ba
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 8 12:22:02 2021 +0100

    reqorked GPTMR interrupt

commit 0818f75a56d879abff3249436c0b03f6946e5f12
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 8 12:21:14 2021 +0100

    reworked WDT interrupt

commit 60600a9b7c6ea3e969702e12263e8015165e8a31
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 8 12:19:44 2021 +0100

    reworked CFS interrupt

commit d9fdeca92d706348070209c98277ea26e376fa94
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 8 12:18:59 2021 +0100

    reworked TWI interrupt

commit 062b6afd70daa41a4796a6d45e7ed837b77bd298
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 8 12:18:30 2021 +0100

    reworked SPI interrupt

commit 179b39386ff1995207de25765cb05043673b45d9
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 8 12:02:34 2021 +0100

    FIRQ bits in MIP CSR are now r/w
    
    The FIRQ MIP bits have to be explicitly set to one to clear a pending fast interrupt request.
    
    CPU FIRQ inputs are one-shot triggered and internally buffered until explicitly cleared again.
    
    This will replace the device-specific interrupt ACK/clear mechanism.

commit f7bc3bde3c94587e310367dfcba5e8667eab374f
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 8 05:47:18 2021 +0100

    [README] minor edit

commit 388a324ed4449112405865054b092ae3e88e039c
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 8 05:46:56 2021 +0100

    [sw/example/demo_slink] minor edits

commit 9874c91735b3007254e0cae0eed21a6d2911b101
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 7 18:49:02 2021 +0100

    [sw/example/demo_slink] update

commit cfab70992f9f97df4492dfec8189989032099d8c
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 7 18:26:45 2021 +0100

    [sw/example] add SLINK demo program

commit 262896a2904661babb3114f0994b67ca88e36b7f
Merge: f8d88671 681e543a
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Tue Dec 7 18:14:33 2021 +0100

    Merge pull request #225 from stnolting/neorv32_svd
    
    Add a System View Description (SVD) file

commit 681e543a72abf166abb68cd12f0f6faafdb26d43
Author: stnolting <stnolting@gmail.com>
Date:   Mon Dec 6 07:35:08 2021 +0100

    [README] added link to SVD file

commit 3e65abf4e31a49658412c30ae393eeb4c973abea
Author: stnolting <stnolting@gmail.com>
Date:   Mon Dec 6 07:20:21 2021 +0100

    [sw/svd] minor edits and bug fixes (#233)

commit f8d886711cf0d9de93c28764e5d32bbcdc808c16
Merge: 9de589a9 66ed3993
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Sat Dec 4 20:30:05 2021 +0100

    Merge pull request #231 from stnolting/add_sysinfo_sim_flag
    
    Add SYSINFO flag to check if processor is being simulated

commit 9de589a931a6f69d4606ec0b3d7ea5a9240b8ffa
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 4 05:03:04 2021 +0100

    [doc/figures/license.md] added missing IMG sources + licenses

commit 4632e8a90bf9de1bf48432e373721e4bfcb36660
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 3 06:45:12 2021 +0100

    [sw/openocd] minor clean-up

commit 66ed39933ef3f3f94c154e44bd5f4ea2cb27fc7b
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 3 06:44:45 2021 +0100

    [CHANGELOG] added v1.6.4.5

commit ebb2e46a1fe66b78bf3c640222115a1e64355c67
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 3 06:42:02 2021 +0100

    [sw/svd] added is-simulation flag

commit dc5859f536a2c1fb5cac01965a3b5ed8185a6cb2
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 3 06:37:24 2021 +0100

    [sw/example/processor_check] added is-simulation check

commit 58e09023feb0bb087258e31e2555185ea0a4e5bd
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 3 06:37:07 2021 +0100

    [docs/userguide] note regardin IS_SIMULATION HW flag

commit c4d82b1b9cf399c9a6c617160b89988e824ba3a8
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 3 06:36:44 2021 +0100

    added flag to SYSINFO to check if simulation
    
    NEORV32_SYSINFO.SOC(13)
    "SYSINFO_SOC_IS_SIM"
    set when processor is being simulated (not guaranteed)

commit fa4b2409f5753ab8f5e068e5d7addf958a2d3011
Merge: 05d1ba78 97fbc9f8
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Fri Dec 3 06:05:11 2021 +0100

    Merge pull request #230 from stnolting/wb_timeout_bugfix
    
    :bug: Fix Wishbone timeout bug

commit 97fbc9f828a1c5c163a1d4619329fbba86c4ed1a
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 3 05:31:49 2021 +0100

    added version 1.6.4.4
    
    fixed timeout counter sizes (WISHBONE & BUSKEEPER)

commit 9a376af139120078dd5b559f6ceceac4bab68a43
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 3 05:29:41 2021 +0100

    [rtl/core] fixed BUSKEEPER timeout counter size

commit 16e476a179899b9af9762d629c7fbf7829550516
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 3 05:29:18 2021 +0100

    [rtl/core] fixed wishbone timeout counter size

commit a1505fd84ff45f56976c813f31f42d0b0c02215f
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 3 05:05:18 2021 +0100

    [sim] setting TB's wishbone timeout to 256

commit 05d1ba78e0773057a8d13a43b3e808f18bf2cf45
Merge: 9d369058 d7603988
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Fri Dec 3 04:52:30 2021 +0100

    Merge pull request #228 from stnolting/remove_legacy_sw
    
    ‚ö†Ô∏è Remove legacy SW (compatibility) wrappers

commit 9d36905802e4c49ddc73372faa6dd155e03610f0
Merge: df0a07dd ccc7f263
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Thu Dec 2 16:31:06 2021 +0100

    Merge pull request #229 from stnolting/vivado_trng_block_desgin_fix
    
    TRNG and Vivado block designs

commit ccc7f263cc1206eae9154610c246c661db44873d
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 2 15:48:45 2021 +0100

    [docs/userguide] NOTE: TRNG and Vivado block designs
    
    #227

commit df0a07dd513abe4ebc871535c645f71601ebc96a
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 2 15:01:08 2021 +0100

    [doc/datasheet] Wishbone: STALL & classic/pipelined details edits

commit edc3a58e36e6e9fe56c01362d0b4221f101ac303
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 2 15:00:37 2021 +0100

    [rtl/system_integration] AXI: enabled TRNG by default #227

commit d76039886694c74a89510aa1322f60cea4004ac2
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 2 11:36:23 2021 +0100

    added version 1.6.4.3

commit 5229a7800db3b90f264f97370a1b6e48b0b5994c
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 2 11:34:35 2021 +0100

    [docs/datasheet] removed legacy compatibility wrapper

commit 0013b80638e96d04d34f3275ef09318c2e224409
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 2 11:34:12 2021 +0100

    [sw/lib] remove "neorv32_uart_*" legacy wrappers

commit a93df593db52671720be2e59ff4ce8179a2c4753
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 2 11:33:45 2021 +0100

    [sw/lib/include] remove neorv32_legacy.h

commit 5d72b966866427f51659f84ada403abccd085681
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 2 01:14:07 2021 +0100

    [sw/svd] fixed read-only atribute

commit d53b64a04f245fbb1e50fd6961a2e879bd260276
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 1 13:48:55 2021 +0100

    [sw/svd] changed bit-field style

commit 54cc2701b436c6fbe196c11cf42ba531e3ab1c7d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 1 05:07:44 2021 +0100

    [docs/datasheet] minor edits -> SVD

commit 10c4ef2fb86f800deed646c5aa3cec59ddf85465
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 1 05:07:29 2021 +0100

    [sw/svd/README] typo fix

commit 4c7515b6dea789b0830d29c36df7b69da8625123
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 1 05:07:16 2021 +0100

    [sw/svd] minor comment edit

commit 602b471a384c04671094fab9980b6c385265faa5
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 30 21:31:09 2021 +0100

    [sw/example[demo_spi] added flash read function

commit a64cdb039ccca55d4a7fc75234e9f71f08621063
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 30 20:58:26 2021 +0100

    [README] user guide link fix

commit 1cf0cd97df8e37d6abbb1892e2789d81002f6903
Merge: b3f241be ede9f2b4
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Tue Nov 30 20:53:23 2021 +0100

    Merge pull request #222 from stnolting/split_ug_adoc
    
    [docs/userguide] split user guide into several files

commit b3f241be4bb34b36c1fa8fc2a811f04ab9eeea03
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 30 16:02:54 2021 +0100

    [sw/lib/include/neorv32.h] typo fixes

commit 2429a590c7ced58937792ee0c17dafc74ce7f135
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 30 16:02:38 2021 +0100

    [sw/example/demo_trng] minor edits
    
    reworked RND data analysis

commit f4b06e7ef1deeda7cee38f834dfded7be598e3fc
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 30 16:01:51 2021 +0100

    [sw/README] added svd folder

commit a1252aebb4afa5357d3a6509f1a624bffb92a749
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 30 16:01:34 2021 +0100

    [docs/datasheet] added SVD file

commit b7230a182b125089f92180936596ea8acc5011c1
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 30 16:00:53 2021 +0100

    [sw/svd] added full SVD file

commit 9c85f47a782fb52bd08a51bf63da3eb4348bca0b
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 30 06:00:58 2021 +0100

    [setups/osflow/README] further edits on tutorial

commit a8b803e013a69d4dafcbcf93993eb6d1736c31df
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 30 05:28:42 2021 +0100

    [sw/svd] added minimal readme

commit 2d7475efba0d35cd490f1f125d8436ffaa7d6335
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 30 05:28:28 2021 +0100

    [sw/svd] initial setup

commit 9d5be9956a463d99cc625a69e712b085a7d81d2f
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 30 05:26:50 2021 +0100

    minor edits

commit d472649bfae487e170b29b4897f7368dc0d92f0e
Merge: d787fefe 192a6df5
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Mon Nov 29 18:40:12 2021 +0100

    Merge pull request #223 from hipolitoguzman/hotfix_gpio_port_get
    
    Fix neorv32_gpio_port_get()

commit 192a6df557cbd1d01cf3da733392e1c4810ccc7a
Author: Hipolito Guzman <hguzman@us.es>
Date:   Mon Nov 29 13:01:32 2021 +0100

    Fix neorv32_gpio_port_get()
    
    This function should read from:
     - NEORV32_GPIO.INPUT_LO and NEORV32_GPIO.INPUT_HI
    
    But previously it was reading from:
     - NEORV32_GPIO.OUTPUT_LO and NEORV32_GPIO.OUTPUT_HI
    
    So it wasn't working correctly. The function neorv32_pin_get() was
    reading the correct values (from INPUT instead of OUTPUT) and thus it
    was working correctly.

commit ede9f2b44f9717f6f956b666dfeff92150d6b59f
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 29 11:09:33 2021 +0100

    [docs/userguide] split user guide into several files

commit d787fefe1ae55e22bfd4fdee1a73ff183513f8b3
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 29 05:46:48 2021 +0100

    [README] minor fix

commit b192f207b808cbe679696a0bfacc75dc0f18eb4f
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 29 05:42:56 2021 +0100

    [README] added "help wanted" label

commit 7614396cb21399a460ffb23107157bf6aa0a56a2
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 29 05:42:36 2021 +0100

    [CONTRIBUTING] added "help wanted" label

commit c0797783513bfa7898d7ee4a4f74e495e6f0b920
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 29 05:10:56 2021 +0100

    [setups/osflow] started updating README
    
    started to write a porting guide for new boards/FPGAs

commit 7cb7e69013e1a3c5b326b5fb58515800a0bce6c3
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 29 04:59:39 2021 +0100

    [rtl/processor_templates] added a README finally

commit df38c39f26c117506130e9d0e8d89a2011c73b33
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 29 04:58:29 2021 +0100

    [rtl/test_setups/README] minor typo fixes

commit 782ebcb21ac554ef593ba963de6567f6cd7333d8
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 29 04:58:06 2021 +0100

    [README] minor edits

commit 6d850b2e7b3ff69d5984a485f31389aa73b7f59a
Author: stnolting <stnolting@gmail.com>
Date:   Sun Nov 28 19:48:26 2021 +0100

    [CHANGELOG] added v1.6.4.2

commit 5425ee2c9e8d324248ff2ff23141c7f4344dbf22
Author: stnolting <stnolting@gmail.com>
Date:   Sun Nov 28 19:47:26 2021 +0100

    :bug: [rtl/core] fixed bug in UART overrun flag

commit e40b320d5205d5eef644aa4a7e6fe665f5ea65e8
Author: stnolting <stnolting@gmail.com>
Date:   Sun Nov 28 19:46:36 2021 +0100

    :bug: [sw/lib/source] fixed bug in UART0 enable function

commit 8980e60d1e9a478f036265f43b619619adf03c9e
Author: stnolting <stnolting@gmail.com>
Date:   Sun Nov 28 16:18:18 2021 +0100

    [CHANGELOG] added v1.6.4.1

commit 82f57d8d394d8ab008ef1276df0c0c44a5bd23c3
Author: stnolting <stnolting@gmail.com>
Date:   Sun Nov 28 16:18:04 2021 +0100

    :warning: bootloader now stores executable as low-endian to flash

commit 93470f572a4c53279a9bbca259ceac66a0f3cfd0
Author: stnolting <stnolting@gmail.com>
Date:   Sun Nov 28 16:11:05 2021 +0100

    [sw/example/bus_explorer] minor edits

commit e88f88da6ffd248cbcdf7c948a993420a1642712
Author: stnolting <stnolting@gmail.com>
Date:   Sun Nov 28 16:10:40 2021 +0100

    [sw/example/demo_spi] minor bug fix

commit f5402e75b98772de4575e4fac52a25b6dabe979f
Author: stnolting <stnolting@gmail.com>
Date:   Sun Nov 28 16:10:20 2021 +0100

    [rtl/core] WISHBONE: minor sanity check edit

commit 8ba399947b1cde8bf6cac4e71f3be03ad549d67c
Author: stnolting <stnolting@gmail.com>
Date:   Fri Nov 26 06:29:03 2021 +0100

    :rocket: preparing new release v1.6.4

commit 27659f276c71afc952025112223644e62ed16a31
Merge: 62945401 2c3be793
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Fri Nov 26 05:40:57 2021 +0100

    Merge pull request #213 from zipotron/makefile_tunning_for_external_setups
    
    Adding the possibility of indicate external sources throw a enviromen‚Ä¶

commit 2c3be7931201c8060a8f0ec4ec086e1f00a3fca0
Author: zipotron <zipotron@gmail.com>
Date:   Fri Nov 26 00:08:46 2021 +0200

    Makefile fix

commit b549f3093570d3407c211176916a1dcb0a1ab947
Author: zipotron <zipotron@gmail.com>
Date:   Thu Nov 25 18:55:21 2021 +0200

    Makefile rollback

commit 7be94b1537570115a88dd85f269e2ddb446e6089
Author: zipotron <zipotron@gmail.com>
Date:   Thu Nov 25 18:30:15 2021 +0200

    Makefile fix

commit 00d8a7e4c862367e3514fbc2f413b01cb5f8e470
Author: zipotron <zipotron@gmail.com>
Date:   Wed Nov 24 19:57:36 2021 +0200

    Readme fix

commit 4e60c03d3652f93c6fa9f835723eeb7ee0942dd0
Author: zipotron <zipotron@gmail.com>
Date:   Wed Nov 24 19:55:16 2021 +0200

    Added reference of external setup

commit d5123a289fdb199d3062c1e12ed8523fec5cd824
Merge: bc993382 62945401
Author: zipotron <zipotron@gmail.com>
Date:   Wed Nov 24 09:42:57 2021 +0200

    Merge branch 'master' into makefile_tunning_for_external_setups

commit 629454017918da9953bb54492be1436a82b80e8d
Merge: 0555d9d1 fa3be722
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Tue Nov 23 22:31:33 2021 +0100

    Merge pull request #217 from lab-mathias-claussen/master
    
    Add iCEBreaker Board to the osflow

commit bc99338281d7569e6837d70035fb8b4af29e9ee1
Author: zipotron <zipotron@gmail.com>
Date:   Tue Nov 23 21:25:57 2021 +0200

    Compilation fix regarding mixed language

commit 5db522cd234c2ea6b8346a881f04a25db58a282a
Author: zipotron <zipotron@gmail.com>
Date:   Tue Nov 23 21:17:33 2021 +0200

    Style fix

commit fb0eff1c183e74abe7fba584282b8aabc864ac8d
Merge: e1000ce3 0555d9d1
Author: zipotron <zipotron@gmail.com>
Date:   Tue Nov 23 20:39:25 2021 +0200

    Merge branch 'master' into makefile_tunning_for_external_setups

commit fa3be722393725a55d526cd6959f833cbc3aabd5
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Tue Nov 23 12:10:26 2021 +0100

    ci: add iCEBreaker jobs

commit e67da8555c5d6ce813afd289bdad866f019f5384
Author: lab-mathias-claussen <mathias.claussen@elektor.com>
Date:   Tue Nov 23 10:14:48 2021 +0100

    Changed makefile to reflect changes of #214 for iCEBreaker

commit 61dc3b335a749fee1aa91c719a3d749c175b6d37
Author: lab-mathias-claussen <mathias.claussen@elektor.com>
Date:   Tue Nov 23 09:30:46 2021 +0100

    Add iCEBreaker Board to the osflow

commit 0555d9d1eb2aa214d31206fd87504add2edf36aa
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 23 05:51:43 2021 +0100

    [docs/datasheet] boot config: minor edits

commit 6c7a77ccd488049c1b906725a64475794c6a3a9c
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 23 05:23:58 2021 +0100

    [sw/example] added 'demo_spi' program
    
    execute SPI bus transactions by hand (via simple UART console)

commit 439bcf884360fdf594503587aac2a17bbb3a44c0
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 23 05:16:51 2021 +0100

    [README] typo fix

commit c7f36f107727da1f9196f7b05d91b0a237677f1c
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 23 05:15:59 2021 +0100

    [README] clean-up

commit d36b0faa4e983d9dc7510a864150ccae03768dc1
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 23 05:14:25 2021 +0100

    [sw/examples] renamed 'hex_viewer' -> 'bus_explorer'

commit 72b620935948116addf4aeaf740a5ffb6c2262b0
Merge: 288bb137 817b721b
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Mon Nov 22 20:34:20 2021 +0100

    Merge pull request #216 from stnolting/ocd_jlink_edu_support
    
    [On-Chip Debugger] Fix JTAG timing

commit 817b721b9774e44b69f7e15ac7246c40a4c1f1d5
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 22 20:09:57 2021 +0100

    [docs/datasheet] OCD: minor edits, added DTMCS register bits

commit daa740215048b7811db811962a81ce2f423c733a
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 22 20:09:27 2021 +0100

    update to v1.6.3.11

commit d03fb4b06e77a78031a680ff41fadfc73654505b
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 22 20:00:11 2021 +0100

    [rtl/core] OCD.DTM: simplified oversampling logic
    
    allows higher JTAG clock rate

commit 65b4fa8a1a31c0b10fb1664511bab981931d5041
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 22 18:45:38 2021 +0100

    [rtl/core] OCD.DTM: reworked JTAG sync logic

commit 288bb1378796479d54fa85d555c9bdd992108d1f
Merge: ef17a76f 709d7bfa
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Mon Nov 22 18:41:22 2021 +0100

    Merge pull request #215 from qwqw330/docs_serial_terminal
    
    Added a example serial terminal program for Linux

commit 709d7bfa1ce854b2471182b1236680b26fc14991
Author: Mario Hoffmann <qwqw@posteo.de>
Date:   Mon Nov 22 17:37:54 2021 +0100

    Added a example serial terminal program for Linux which can easily send files.
    
    Also fixed a minor typo in the preceding sentence.

commit ef17a76f7ddbe68723a232416d3cfebda4782a9c
Merge: cda17029 33468b3b
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Mon Nov 22 06:44:05 2021 +0100

    Merge pull request #212 from stnolting/rework_trng
    
    Rework TRNG module

commit 33468b3b8170c100571d4b54357be75a460c0e7e
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 22 02:35:02 2021 +0100

    [CHANGELOG] added v1.6.3.10

commit 4f64cb576f7a64b6845baeff2ebf8cb73a067d6f
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 22 02:34:50 2021 +0100

    [rtl/core] updated TRNG module

commit cda17029b01d3810985e58c5c52d306cadb6887a
Merge: d072a122 b7a47746
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Mon Nov 22 00:42:11 2021 +0100

    Merge pull request #214 from umarcor/osflow-support-overriding
    
    setups/osflow/Makefile: support overriding variables

commit b7a4774625944534931c38d57ff6f519881f7b45
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Nov 21 22:26:56 2021 +0100

    setups/osflow/Makefile: support overriding variables

commit 1aca3c8907990ad4073cf678a595785f7a0b35dc
Author: stnolting <stnolting@gmail.com>
Date:   Sun Nov 21 20:11:41 2021 +0100

    [docs/datasheet] updated TRNG

commit f815400dd8a09bd15adcf06f6b4283f73bda79d6
Merge: 2bbb2486 d072a122
Author: stnolting <stnolting@gmail.com>
Date:   Sun Nov 21 20:10:15 2021 +0100

    Merge branch 'master' into rework_trng

commit e1000ce38d0a9e7be48549b7d06a5d98dc5049ed
Author: zipotron <zipotron@gmail.com>
Date:   Sun Nov 21 20:56:24 2021 +0200

    Adding the possibility of indicate external sources throw a enviroment variable, useful when NeoRV32 is called as a core of bigger project

commit d072a122197dc93e959b4dd1c6f4b44b4e89e412
Author: stnolting <stnolting@gmail.com>
Date:   Sun Nov 21 17:55:29 2021 +0100

    [README] minor edits

commit cc4eb2a60f330f89eeb8d0f93c6d373ee572b83d
Author: stnolting <stnolting@gmail.com>
Date:   Sun Nov 21 17:55:13 2021 +0100

    [rtl/core] IMEM/DMEM config edit
    
    configuring a DMEM / IMEM size of 0 will now exclude the according memory from synthesis and will also clear the according SYSINFO flags

commit 2bbb2486994ab354f090b172916206ed39803198
Author: stnolting <stnolting@gmail.com>
Date:   Sun Nov 21 17:12:53 2021 +0100

    [sw/example/demo_trng] minor edits

commit 9e3a4651be11e6c9a8432493d5bb34cbd71f5865
Author: stnolting <stnolting@gmail.com>
Date:   Fri Nov 19 06:50:06 2021 +0100

    [sw/lib] simplified TRNG "get raw" function

commit 2aed6dcb2615726040164b6266ae1430302c1a33
Merge: 5a1b0b7d a42be37e
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Thu Nov 18 04:33:55 2021 +0100

    Merge pull request #209 from stnolting/twi_rm_cksten
    
    [TWI] remove clock-stretching enable flag

commit a42be37e511c6c02ffa2af44e13f97904235e44a
Author: stnolting <stnolting@gmail.com>
Date:   Thu Nov 18 04:21:15 2021 +0100

    [CHANGELOG] added v1.6.3.8

commit 9b53f5b492e4071d459ee9763f88879f0b0753cf
Author: stnolting <stnolting@gmail.com>
Date:   Thu Nov 18 04:20:52 2021 +0100

    [docs/datasheet] TWI: removed clock-stretching EN flag

commit d5b9ffee577db8a07ec5b5d4109480ea1cf35c68
Author: stnolting <stnolting@gmail.com>
Date:   Thu Nov 18 04:20:12 2021 +0100

    [sw/examples] updated TWI-using programs

commit 9be1ddc7a6a0bf2528c2b94ae9251f38beb68907
Author: stnolting <stnolting@gmail.com>
Date:   Thu Nov 18 04:19:49 2021 +0100

    [sw/lib] TWI: removed clock-stretching enable flag

commit 79a04be4dc844553b1cb0205ffb217dedcbda93a
Author: stnolting <stnolting@gmail.com>
Date:   Thu Nov 18 04:19:25 2021 +0100

    [rtl/core] TWI: removed clock-stretching enable flag
    
    clock-stretching is now always enabled, minor code clean-up

commit 5a1b0b7d42c4f9da7bae3399cf5276f1432375a1
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 17 20:01:11 2021 +0100

    [docs/figures] added small risc-v logo

commit 7f8e1bd5705aabf14b7b9186ef02817a7d7f1612
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 16 21:10:43 2021 +0100

    [sw makefiles] minor edits
    
    user only needs to define NEORV32_HOME variable

commit 7cd222529cbf33f24ff76727c07d7627baeef5f4
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 16 21:08:46 2021 +0100

    [CHANGELOG] minor typo edits

commit 5bb478278380253595def869d5e8f17e4c023220
Merge: ce2b4b1c 11140f29
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Sun Nov 14 15:35:35 2021 +0100

    Merge pull request #204 from stnolting/cpu_logic_optimization
    
    CPU logic optimization

commit 11140f29e0e59d38ac13de1b2662e4b3b07e6d89
Author: stnolting <stnolting@gmail.com>
Date:   Sun Nov 14 01:27:30 2021 +0100

    [CHANGELOG] minor update

commit ce2b4b1cb8db1bf0f970bc06b686ccfc0dbd7f97
Merge: 7ae64d7d fac3462d
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Sat Nov 13 23:20:17 2021 +0100

    Merge pull request #205 from emb4fun/board_setups
    
    [setups] Added neorv32-examples repo link

commit cec13a73c747cd205c7a52d3c6d5d78efff97dd7
Author: stnolting <stnolting@gmail.com>
Date:   Sat Nov 13 15:18:58 2021 +0100

    [rtl/core] CPU.control: illegal instruction detector optimization
    
    closing further illegal instruction encoding holes

commit a1a578ced0792885c6ac66ae1f836f0a389a856b
Author: stnolting <stnolting@gmail.com>
Date:   Sat Nov 13 15:18:15 2021 +0100

    [rtl/core] CPU: minor CSR address encoding optimization

commit fac3462d93fa5045e4f5b11b32c5596350fe869e
Author: emb4fun <git@emb4fun.de>
Date:   Sat Nov 13 14:16:14 2021 +0100

    Added neorv32-examples

commit 28383fee50164e2de140a327458f60771ac415e1
Author: stnolting <stnolting@gmail.com>
Date:   Sat Nov 13 12:54:20 2021 +0100

    [CHANGELOG] added v1.6.3.7

commit a8621ec0f2840197555a100eaf46f9227c297417
Author: stnolting <stnolting@gmail.com>
Date:   Sat Nov 13 12:54:07 2021 +0100

    [docs/dataseet] CPU: minor edits
    
    CSR access instructions [Zicsr]

commit 654ec7fa1e1207a4946bb0d12c1357853406f34d
Author: stnolting <stnolting@gmail.com>
Date:   Sat Nov 13 12:53:20 2021 +0100

    [rtl/core] CPU control: major logic optimization
    
    * optimized control engine
    * closed many illegal instruction word holes (now detecting more illegal instruction combinations)
    * optimized critical path of CPU counters

commit 0054489c1e099091f3f2bf8cf8825061ab7f8fe5
Author: stnolting <stnolting@gmail.com>
Date:   Sat Nov 13 12:50:34 2021 +0100

    [rtl/core] ALU: logic optimization
    
    reworked function select MUX

commit 7ae64d7d95973fbf77ed0a5cd602aa3105219103
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 10 21:52:06 2021 +0100

    [rtl/core] reqorked BUSKEEPER
    
    BUSKEEPER status register now also shows access timeout via the external bus interface (if implemented and enabled) - handled by NEORV32 RTE

commit ecfe3c3bf3ef4a31e53e6cb251034ddf9cb97382
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 10 21:50:35 2021 +0100

    [sw/lib] minor edits

commit 4461a593e39ff927b1582a2a94f21752191e14ad
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 10 21:49:53 2021 +0100

    [docs/datasheet] RTE: minor edits

commit 5bd132932985d3e0123c9ce5dcfd3ef29701d69c
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 10 21:49:40 2021 +0100

    [docs/datasheet] removed BUSKEEPER_ERR_SRC flag

commit 29a411e55cb68945b1700d70d70f6707fd6e1110
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 10 19:04:24 2021 +0100

    [rtl/core] wishbone: added access status signals

commit 0a9727cdcc4636f0ef756eb7b4a224b31ed146d8
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 10 17:22:04 2021 +0100

    :warning: [rtl/core] added CFS error signal err_o

commit 592dd81eee68e54dada9337881e8c36045849b81
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 10 17:07:48 2021 +0100

     [sim] testbenches: fixed unconnected bus signals

commit 5b4b1a473b64caf99a63ae27b9e8a7122ae94efb
Merge: 664e787a 35d9728b
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Tue Nov 9 15:06:33 2021 +0100

    Merge pull request #202 from stnolting/rework_firq_triggering
    
    Rework peripheral's FIRQ triggering

commit 35d9728ba96bef53d8502ad25a17bb4215682afc
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 9 14:46:21 2021 +0100

    [CHANGELOG] update

commit 82a1ff7e4c968cf3ed96eb940337bb39bd120261
Author: stnolting <stnolting@gmail.com>
Date:   Sat Nov 6 16:17:57 2021 +0100

    updated version after master merge

commit 1b64d4ef54c1b11bcb8a307da4118f807acda61e
Merge: 2eb6b885 664e787a
Author: stnolting <stnolting@gmail.com>
Date:   Sat Nov 6 16:17:25 2021 +0100

    Merge branch 'master' into rework_firq_triggering

commit 664e787a59da0044ebd4cf2dce7b7cb2d1e86418
Author: stnolting <stnolting@gmail.com>
Date:   Sat Nov 6 16:16:48 2021 +0100

    :bug: [rtl/core] fixed bug in Wishbone _pipeline_ mode
    
    STB was not correctly cleared after first cycle of transfer

commit 2eb6b88598d0ba69e0cb50b831cf9f8d74b99d54
Author: stnolting <stnolting@gmail.com>
Date:   Sat Nov 6 11:52:32 2021 +0100

    updated version

commit 8822e2fa958306ceb73746a30f7f011bd02c1df9
Author: stnolting <stnolting@gmail.com>
Date:   Fri Nov 5 23:05:55 2021 +0100

    [SLINK] reworked interrupt triggers

commit f25921e76f33cff65cb1010b7c134da41af47e44
Author: stnolting <stnolting@gmail.com>
Date:   Fri Nov 5 22:49:33 2021 +0100

    [sw/examples/processor_check] added NEOLED test
    
    removed CSR access check test case

commit 69b5bae919a35ea59d2ddc43295feae32c16cc89
Author: stnolting <stnolting@gmail.com>
Date:   Fri Nov 5 22:43:15 2021 +0100

    [UARTs] reworked interrupt triggers

commit 74feb13ad77e2dc26e4d3d631d6c222f9aeebfc2
Author: stnolting <stnolting@gmail.com>
Date:   Fri Nov 5 22:42:59 2021 +0100

    [NEOLED] reworked interrupt trigger

commit 8cd58fb52008928e3214d7b313f5167f1c740a3f
Author: stnolting <stnolting@gmail.com>
Date:   Fri Nov 5 22:42:42 2021 +0100

    [TWI] reworked interrupt trigger
    
    + minor code clean-up

commit 33e427393cf2c809bbc707259ee221c2f0b589bf
Author: stnolting <stnolting@gmail.com>
Date:   Fri Nov 5 22:42:03 2021 +0100

    [SPI] reworked interrupt trigger

commit 63776e7ca7af6eb10cfc114582c4e81dd40bbe4e
Author: stnolting <stnolting@gmail.com>
Date:   Fri Nov 5 22:23:00 2021 +0100

    [rtl/core] minor comment edits

commit d090953f622cce493740c8c5e29c4b90dbfab0b1
Author: stnolting <stnolting@gmail.com>
Date:   Fri Nov 5 17:12:25 2021 +0100

    [rtl/core] minor WDT code edits

commit 1ad7c77b780726f07e261e76c4c1d1f1f8f33dad
Author: stnolting <stnolting@gmail.com>
Date:   Fri Nov 5 17:10:25 2021 +0100

    :bug: [rtl/core]  fixed bug in GPTMR
    
    timer was always couting at full processor clock (clock prescaler had no effect)

commit c02f5a2fc6128226983178a7488d556a864d8a91
Merge: bc15222d 07e7e48e
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Fri Nov 5 08:51:09 2021 +0100

    Merge pull request #201 from umarcor/ci-msys2-pacboy
    
    [ci] use option 'pacboy' to simplify workflow 'Windows'

commit 07e7e48ebc77fa50df4e4f6d44bc1aaf6cda61c7
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Fri Nov 5 01:19:49 2021 +0100

    [ci] use option 'pacboy' to simplify workflow 'Windows'

commit bc15222dc26e81b4c288c2508cf221c5b5336736
Author: stnolting <stnolting@gmail.com>
Date:   Thu Nov 4 23:54:55 2021 +0100

    [sw/example/blink_led] minor update

commit 2fa1a61ab15efb7aebd92ba998a08550b5aa56b7
Author: stnolting <stnolting@gmail.com>
Date:   Thu Nov 4 21:59:54 2021 +0100

    [setups/radiant] minor project updates & clean-ups

commit 2de0a3140f2d60a1f620903b6e688ee8069cce13
Author: stnolting <stnolting@gmail.com>
Date:   Thu Nov 4 17:13:47 2021 +0100

    [rtl/core/mem/README] minor edits
    
    it is a toolchain problem - not an FPGA/technology problem. the cyclone 2 block RAMs are (nearly) identical to the current FPGA one's.

commit e50d1315fb34ada5a87a05ab29025ace916189f4
Merge: 6cc88d51 d7a8e1ea
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Thu Nov 4 12:47:39 2021 +0100

    Merge pull request #198 from stnolting/add_cyclone2_legacy_memfiles
    
    Add cyclone2 legacy mem-files

commit d7a8e1eaccbae6b9ccde7d61a0d79eb618447513
Author: stnolting <stnolting@gmail.com>
Date:   Thu Nov 4 12:44:46 2021 +0100

    [rtl/core/mem/README] typo fixes

commit 6cc88d515aebaec3e0de2f6504ef79e22550b8f2
Author: stnolting <stnolting@gmail.com>
Date:   Thu Nov 4 10:39:37 2021 +0100

    [docs] minor edits and fixes

commit 942f88632fa65642701c4fc4f5387a7dc130247a
Author: stnolting <stnolting@gmail.com>
Date:   Thu Nov 4 00:52:27 2021 +0100

    updated CHANGELOG and version

commit 19edd14b0db8cac95eb7952025ffc323c39ea846
Author: stnolting <stnolting@gmail.com>
Date:   Thu Nov 4 00:49:02 2021 +0100

    [rtl/core/mem] added README

commit d3b716dafb811cddd22305e52faed482a10685c1
Author: stnolting <stnolting@gmail.com>
Date:   Thu Nov 4 00:48:48 2021 +0100

    [docs] minor edits regarding DEFAULT mem sources

commit 72b00be5f6459cd58897b9959f3d8ee39d4ba1fb
Author: stnolting <stnolting@gmail.com>
Date:   Thu Nov 4 00:46:08 2021 +0100

    [rtl/core/mem] minor edits

commit a35609ad8abd1890673d57092299ca38f0396325
Author: stnolting <stnolting@gmail.com>
Date:   Thu Nov 4 00:45:42 2021 +0100

    [rtl/core/mem] added cyclone2-optimized mem files #197
    
    these files DO NOT use any FPGA-specific primitves or macros at all! - just a different HDL style

commit a498d66a2e7dcd5d314bc8c2633cd6e619a7e653
Merge: 6acbf8d2 b2d3c478
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Wed Nov 3 15:58:33 2021 +0100

    Merge pull request #195 from stnolting/add_general_purpose_timer
    
    Add general purpose timer GPTMR

commit 6acbf8d2c8351b3e3e042ed25b750ae87525f506
Merge: 0c4fdcef da2893a2
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Wed Nov 3 13:48:46 2021 +0100

    Merge pull request #196 from gitter-badger/gitter-badge
    
    Add a Gitter chat badge

commit da2893a252b6259e55009e6289a103dbcb501b4f
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 3 13:45:31 2021 +0100

    [docs] added gitter badge

commit 8aed093b34f6e6ab54c32c4d9c13990a4b1ef7af
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 3 13:45:15 2021 +0100

    [README] badge layout edits

commit c6e071a300a94d83d4212dadcbda1e0fdb9ebbec
Author: The Gitter Badger <badger@gitter.im>
Date:   Wed Nov 3 12:14:42 2021 +0000

    Add Gitter badge

commit b2d3c478d0175428f69ae1d64fbda4ec20125671
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 2 22:39:06 2021 +0100

    [CHANGELOG] added v1.6.3.1

commit 145f082ab9d29223e92bfd07d4dc19b0ce2595b1
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 2 19:13:53 2021 +0100

    [docs] added GPTMR documentation

commit 119b63e8a1c7ce7f80d2676721c977201061188f
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 2 19:02:56 2021 +0100

    [docs/datasheet] minor edits & fixes

commit 885e7a8c9a93188ced8a82536968f96a077bc46c
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 2 18:29:55 2021 +0100

    [sw/example] added GPTMR example/demo program

commit 7029554499e89fcd914be43ce808848d0021c120
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 2 18:26:51 2021 +0100

    [rtl/core] fixed broken default application image
    
    my fault...

commit e721f5357d9eebaba2eb2db5825c9bae0b8aa2b7
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 2 18:24:26 2021 +0100

    [sw/examples/processor_check] added GPTMR test case

commit d0917dc982b41648644e6f4906305fca295348d3
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 2 18:24:03 2021 +0100

    [sw/lib] RTE: added GPTMR to HW check

commit 9c536ae7cef2f198dc26ced1b8e6aa69a9a9c7bd
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 2 18:23:38 2021 +0100

    [sw/libs] added GPTMR hardware driver

commit c8e5560c86d60d2947c15fffd824e897b7a43fb2
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 2 18:23:18 2021 +0100

    [sw/lib] added GPTMR register and bit definitions

commit 2afe6c6b1d8a417c49be24d6cf01417c8a8d42fe
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 2 18:22:48 2021 +0100

    [setups] added GPTMR VHDL source

commit 7e95e0270794d4328239a5a3f3cdcb81edee3b2a
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 2 18:22:21 2021 +0100

    [sim] added GPTMR to testbenches

commit a04965467c2c0f1436972721b0a2f0d1947351bb
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 2 18:22:03 2021 +0100

    [rtl/system_integration] added GPTMR

commit 61fa1ceca8a69e3bc6b3d40d1e98fb7b853c9ba8
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 2 18:21:43 2021 +0100

    [rtl/core] added GPTMR to processor

commit 4f6c86094319f684b69974c94a87870f16cab969
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 2 16:58:17 2021 +0100

    [docs/figures] added GPTMR

commit 0c4fdcef9edaa1693be376a8bc0bbaca2085e497
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 2 15:37:28 2021 +0100

    [sw/common/common.mk] added header

commit 874ed983e34acd4c2f08364e4c02f7215501d519
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 2 10:19:16 2021 +0100

    :rocket: preparing new release v1.6.3

commit 0860f389de6b8df16e09d2150d3e2170fe7809d5
Merge: 34d9ab17 fdc885f6
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Mon Nov 1 14:32:52 2021 +0100

    Merge pull request #192 from stnolting/Zicnt_Zihpm_update
    
    RISC-V "Zicntr" and "Zihpm" extensions

commit fdc885f6dec0d615be11783dbe785d90d188f83b
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 1 14:05:25 2021 +0100

    [CHANGELOG] added v1.6.2.13

commit 254b170b38cc6b7c6e7aa014f33d5af08a9dfcdf
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 1 14:05:05 2021 +0100

    [docs] minor edits

commit 1b9d8e5bbf9a5e591c786c49921f8847d8a19e2b
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 1 13:57:25 2021 +0100

    [README] added Zicntr and Zihpm

commit d46b1d93b1df39e4bcfb35b1472734ce70f55f05
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 1 13:57:12 2021 +0100

    [docs] minor edits and updates

commit 34a7882794d7420273ac493af7c8ad68ce102766
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 1 13:56:43 2021 +0100

    [docs] added Zicntr & Zihpm ISA extensions

commit bf07c12728609daf0200a9425808cbd9545460a8
Merge: 245d8b23 34d9ab17
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 31 22:44:31 2021 +0100

    Merge branch 'master' into Zicnt_Zihpm_update

commit 34d9ab179c5d911abca40cb86d481e0cf6c71903
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 31 19:48:16 2021 +0100

    [sw] README typo fixes

commit 1892c98b4fde0ab3f7a2d4c52c91e5833051ed4d
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 31 18:03:27 2021 +0100

    [docs/figures] typo fix

commit 245d8b2383ad8b25bd32e506dfc31523b50737c4
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 30 14:08:03 2021 +0200

    [setups] minor edits

commit bb25c57afee4791865f393f68d1961bb795e58c7
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 30 13:12:48 2021 +0200

    [docs/figures] added Zicntr and Zihpm

commit 77d38c3552f144b7e5ce9e058d1bf6d6e4d2935d
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 30 13:12:13 2021 +0200

    [setups] minor update

commit fdbe63b6368c1886e9311662fd14b9ace70e9bf2
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 30 12:15:45 2021 +0200

    [rtl] updated test setups, templates and integration wrappers

commit bb437056b6e8f8f14c257c30cdc2a9b46aa518aa
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 30 12:06:58 2021 +0200

    [sim] updated testbenches

commit b7fa996c1c7e8ddbaa57e187eaf0d932ca8513f3
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 30 11:54:33 2021 +0200

    [sw/lib/source] updated Zicntr & Zihpm flags

commit 91f7b22fb43390639d94a090ed66424b82cb1c50
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 30 11:53:57 2021 +0200

    SYSINFO: renamed flags
    
    * `SYSINFO_CPU_HPM` => `SYSINFO_CPU_ZIHPM`
    * `SYSINFO_CPU_ZXNOCNT` => not `SYSINFO_CPU_ZICNTR`

commit 008663176cf327dfcce3b7ccfbd91249bd571572
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 30 11:52:47 2021 +0200

    [rtl/core] added Zicntr and Zihpm config. generics

commit 87ca10ecae32437f2c1ce95bbd23ca43bffd61e5
Merge: f7abb222 9669796e
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 30 10:50:37 2021 +0200

    Merge branch 'master' into Zicnt_Zihpm_update

commit 9669796ee219542cd1990c2aa9bf73faa53427cc
Merge: 9d5fe55b ff26141a
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Sat Oct 30 10:49:07 2021 +0200

    Merge pull request #191 from stnolting/bus_keeper_update
    
    [BUSKEEPER] add memory-mapped status register

commit f7abb2226ffeeea5ffd45305fdc364330b5a936a
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 30 01:17:07 2021 +0200

    [docs/references] upadted RISC-V specs.

commit ff26141a9e7e90a40dc516e2081a7d0ecbbfb55d
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 30 01:10:27 2021 +0200

    [BUSKEEPER] sticky error flag auto-clear on read-access

commit 462ffda775b19e1faa04c8b389f4a96ecb72fac2
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 30 00:53:06 2021 +0200

    [CHANGELOG] added v1.6.2.12

commit 884b912f490e54cb571e134a520584dbde8ce60b
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 30 00:52:44 2021 +0200

    [rtl/core] BUSKEEPER: minor edit

commit 42c573f0fc02b022961969e12ddb8b50931a167c
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 30 00:39:48 2021 +0200

    [docs] added new BUSKEEPER documentation

commit e6281d2fb9dab20dd2ab238a5751867131ae3f18
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 30 00:39:03 2021 +0200

    [sw/example] processor_test: minor clean-ups

commit 860f798658dc65f526efa60fc576b8fe1415094b
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 30 00:38:48 2021 +0200

    [sw/lib] added BUSKEEPER error typo output to RTE trap debug handler

commit 61b0e74a1525b29ebc722e264745615522f82cab
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 30 00:38:07 2021 +0200

    [sw/lib] added BUSKEEPER register and bit definitions

commit f754eb280156e178dab66f8b36069a781cbf3af1
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 30 00:37:47 2021 +0200

    [rtl/core] BUSKEEPER: added memory-mapped status register

commit 9d5fe55b63e68ef1875d7ea1d06b950bfe5e2677
Merge: b8a2a677 f6870262
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Fri Oct 29 18:07:04 2021 +0200

    Merge pull request #190 from stnolting/bit_manipulation_zba
    
    [B ISA Extension] Rework and addition of Zba subset

commit f68702624e54f2d772aa1a32848cd413771798a1
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 29 16:50:10 2021 +0200

    [CHANGELOG] added v1.6.2.11

commit e843b84675eda214e722fef895ff8c7721935eec
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 29 16:49:51 2021 +0200

    removed whitepaces

commit 3151eb57c90f1d46fb073132313ced9ce5f0746f
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 29 03:01:45 2021 +0200

    [docs] updated documentation

commit a85674b37773fccd788fb2393472f58772534c0e
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 29 03:01:22 2021 +0200

    [sw/lib] removed deprecated Zbb flag from SYSINFO

commit f9119439cbfc27b838658f305fb54a7673a46c58
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 29 03:00:22 2021 +0200

    [sw/Example/bitmanip] updated README

commit 75f32177979a9df5073fc41a215dd35587f75a02
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 29 03:00:05 2021 +0200

    [sim] updated B ISA extension generic

commit d3037b754b43aa53d4099000a3a295ce03c86a21
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 29 02:59:36 2021 +0200

    [setups/quartus] updated B ISA extension generic

commit 552463108d850e0b1df0fa60d3bcef014b17b2d6
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 29 02:59:22 2021 +0200

    [rtl/system_integration] updated B ISA extension generic

commit 961f6f69392ed914bafc6de575db1ef30ddea014
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 29 02:58:31 2021 +0200

    :warning: [rtl/core] reworked bit-manip configuration generic
    
    removed `CPU_EXTENSION_RISCV_Zbb` generic; added `CPU_EXTENSION_RISCV_B` that will implement all available B subsets (Zbb and Zba) when "true"

commit 87b6dc8b5293820112959000ef893d80af31ac1d
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 29 02:56:49 2021 +0200

    [sw/example/bitmanip_test] added Zba tests and intrinsics

commit 3a9c2332a110b0cbb6f9314a1492bda79bd218ff
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 29 02:54:31 2021 +0200

    [rtl/core] bit-manip CP: added Zba subset
    
    Zba = address generation instructions, subset of bit-manipulation (B) ISA extensions

commit b8a2a677d49f79f85d768911be368612b73acc6c
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 28 21:58:16 2021 +0200

    [docs] minor edits -> "execution safety"

commit 94837562cfa30b8742a92ee13e858cfbc526dc3e
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 28 17:26:11 2021 +0200

    [rtl/core] minor comment edits

commit 97d8345ba56dc99e59a8c5b11776a7b74b005903
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 28 17:25:54 2021 +0200

    [CHANGELOG] typo fix

commit a7c34410fa1c8e6a453a68cac154c23251c14cad
Merge: a5c2754e a4b412d1
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Thu Oct 28 14:58:20 2021 +0200

    Merge pull request #188 from stnolting/ulx3s_increase_mem_size
    
    [setups/ULX3S] increase memory sizes to "default"

commit a4b412d133d91770da5ba86572235f645317266c
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 28 14:29:01 2021 +0200

    increase memory sizes to "default"

commit a5c2754eeeb150094c10ce0846adbf43f95d2c64
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 27 23:52:04 2021 +0200

    :bug: [rtl/core] fixed imprecise illegal ALU-class instruction exceptions
    
    `MEPC` and `MTAVL` did not reflect the correct exception-causing data for illegal ALU-class (non-multi-cycle like `SUB`) operations; minor critical path improvements

commit 32bcd9d8ebfa23f82295ad207d6db575391639b1
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 27 23:50:50 2021 +0200

    bootloader: added exception error code #169

commit 532b8d5d90e21fdf3c2efd4fa580eaba54b81b80
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 27 23:26:12 2021 +0200

    [sw/example] processor_test: added PRECISE illegal instr. checks
    
    MTVAL and MEPC always have to reflect the _PRECISE_ state of the exception-causing instruction

commit a5f33eebc46f938ec004dea3689d86f4f4abed5f
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 27 23:24:10 2021 +0200

    [docs] clearified execution architecture (pipeline vs multi-cycle)

commit 935f43c26a89a35db0e035550ac636a06af823af
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 27 15:34:38 2021 +0200

    [docs/datasheet] faster execution of FENCE.I

commit 817820ae759feb3cccbf003883f18eeb9364cf04
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 27 15:34:13 2021 +0200

    [rtl/core] CPU: minor control logic optimizations
    
    * faster execution of `fence.i`
    * reduced HW footprint
    * shortened critical path (PC update logic)

commit afcba6249f8d655adb5a882e07acb9cc139df7ca
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 27 00:36:52 2021 +0200

    :bug: fixed bootloader stack pointer init #169

commit 71697367b4ca1644b9956b9f2627825e71e157e5
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 27 00:34:57 2021 +0200

    :bug: [sw/common/crt0.S] fixed bootloader SP init
    
    always use SP symbol from linker script; linker script automatically defines a data memory size of 512 bytes when making the bootloader

commit 3c82001740e270082e96847f824441b4ca3c3cd9
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 27 00:33:45 2021 +0200

    [sw/bootloader] minor edits and reverts

commit 694b329aeb59025650b8b02a3b1fe59bcd0c8798
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 26 23:57:27 2021 +0200

    [rtl/core] minor VHDL code clean-up

commit ca2b1bcd45397580235c81193526e386aaecb1e1
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 26 18:07:37 2021 +0200

    [sw/lib] comment typo fix

commit 19d26276a80f4c3b149f4e18e2df632d0483b9ae
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 25 12:43:26 2021 +0200

    [CHANGELOG] minor edits

commit 9bf398820f82f78d333639d172b203011f2c1d28
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 24 20:00:48 2021 +0200

    [CHANGELOG] added v1.6.2.7

commit 905031959bcdc4b6d1381cf377fe4030217620b9
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 24 19:59:53 2021 +0200

    [rtl/core] updated pre-build memory images
    
    due to updates in sw libraries and crt0.S

commit 0afa308f0f6cdb9841d5909d54ee22cc94d46800
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 24 19:57:05 2021 +0200

    [sw/common] improved crt0 for bootloader case
    
    If compiling the bootloader, the stack pointer initialization is made based on the actual physical memory configuration. Hence, the bootloader is now even more independent of the platform-configuration.

commit 9f158b77960d6afe3b2a970bced30d342b9879c0
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 24 19:55:44 2021 +0200

    [sw/bootloader] stall if unexpected exception

commit ef8432cdec4d3894667fcc545304539136b5b7a4
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 24 19:54:46 2021 +0200

    [rtl/core] UART: minor edits
    
    The updated logic seems to require less logic (tested on Quartus and Radiant)

commit 045b979800bd6b6748cd49fd5d951ed8139c5ea1
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 24 19:53:27 2021 +0200

    [sw/lib] UART: faster execution of UART setup function
    
    let gcc handle division operations if M instruction is not available; except for compiling bootloader: here we need MINIMAL code size

commit 2718894d466582a7db9367904fe376c5f521c91f
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 24 19:51:20 2021 +0200

    [rtl/core] minor ALU logic optimization

commit 36c0445b9f2126c1bf57957e792ab88b4336e2e8
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 24 19:50:41 2021 +0200

    [rtl/core] minor control unit fixes
    
    When loading two half-words of an unaligned 32-bit instruction, the instruction issue unit now also checks that both of the fetched half-words did not cause any bus exceptions.

commit 490ab163e0f11fc74b139c24fd009c8e250a7b49
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 24 19:40:33 2021 +0200

    :bug: [rtl/core] fixed bug (introduced in v1.6.2.4)

commit cde357b5486662050d72a3c7a91c7085caa553f9
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 21 16:06:45 2021 +0200

    [rtl/core] UART: improved start-bit detection
    
    -> more "spike"-resistant

commit 75307a2257050f40032b3230efcf813ea4827453
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 21 16:04:51 2021 +0200

    [rtl/core] SPI minor edits

commit e9ddf8b596c650cdbae9283b4f828d44f098cf16
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 21 16:00:07 2021 +0200

    [docs/datasheet] minor edits

commit 418d2c94b3348d8a0e1add6585821e6538b65c64
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 21 07:40:33 2021 +0200

    [rtl/core] comment fixes / clean-ups

commit bd1efbe4557631289886aca1693324e96f10dc77
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 21 07:40:07 2021 +0200

    [rtl/core] minor VHDL code fixes / clean-ups

commit e2ff9077834ff3651119c1389b2719cbc5df79bc
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 21 07:36:24 2021 +0200

    [sw/lib} RTE: removed terminal whitespaces

commit c2f8bab4f7fb2ad18e1af4196cc97652892f43b4
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 21 07:35:43 2021 +0200

    [docs] typo fixes

commit 3cbf78056a9f6d5492775f0ddd395f110e9267f6
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 20 15:36:49 2021 +0200

    [rtl/core/SPI] hardware optimization / code clean-up

commit 4def0602e1695ceae2309f9259efbdc45a5eabc3
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 20 15:36:02 2021 +0200

    [sw/example/hex_viewer] added byte/half/word modes #169

commit f0fea2da739d0909bebadcc34aa4b3c6645db41b
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 20 15:34:26 2021 +0200

    [docs/datasheet] minor additions

commit 9aa0b07d62ae9cd111b3f04db204f0bc26183165
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 20 15:33:51 2021 +0200

    [sw/lib] added non-blocking SPI access functions

commit 7e7da1434f2c5781969ed48e16d97a61e427f5ee
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 19 21:28:25 2021 +0200

    [docs/figures] minor edits
    
    -> layout fixes, clean-up

commit 4e3d49521934a95c1f8ae1c4b3dd99da3f16788e
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 19 17:19:03 2021 +0200

    [docs/userguide] minor typo fixes

commit 114a20203585f2e5d083aeb774f6c03f3efc940b
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 19 17:18:50 2021 +0200

    :sparkles: [sw/lib] added central list of module's FIRQ aliases
    
    * mie CSR bit
    * mip CSR bit
    * mcause trap code
    * RTE trap ID

commit 50c659073c2387cc64fa19cd60d91822a746bd2d
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 19 17:17:48 2021 +0200

    [sw/lib] doxygen format fixes

commit fdaaba3a0dfdf167066f79383d9497b6fb1c177b
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 18 18:36:08 2021 +0200

    ü™Å added link to upstream Zephyr RTOS support
    
    https://docs.zephyrproject.org/latest/boards/riscv/neorv32/doc/index.html
    
    port provided by @henrikbrixandersen

commit 5a50a38158a427028ad4ed354b4f61808e41fa78
Merge: 36824afa be6b54ab
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Mon Oct 18 18:31:39 2021 +0200

    Merge pull request #186 from gottschalkm/reduce_function_fix
    
    fix: reduce_f won't work with single bit operands

commit be6b54abd6f8645b975ee9e0851466bbed0e4ac3
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 18 18:23:59 2021 +0200

    updated version (v1.6.2.2)

commit 36824afae2eceecf56c7c571c332b9ad3413be23
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 18 17:35:53 2021 +0200

    [docs/datasheet] SPI: minor fixes

commit d258a3e5f9bd61eafbde78f89f0a3552e16b35ae
Author: gottschalkm <marcus.gottschalk@posteo.de>
Date:   Mon Oct 18 17:11:08 2021 +0200

    fix: reduce_f won't work with single bit operands

commit d2fb1cec8becabfde47ca2d4337dac25cb220c7d
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 18 15:44:02 2021 +0200

    [docs/userguide] added note: tri-state driver in vivado block designs

commit 217244fcaa78a6c74b013163a1944d99b85f192c
Merge: 9f468655 c02cdd7e
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Mon Oct 18 15:10:49 2021 +0200

    Merge pull request #185 from stnolting/add_spi_cpol
    
    [SPI] Add CPOL (clock polarity) configuration option

commit 9f46865559073cc5451bb9324338880170995633
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 18 00:15:44 2021 +0200

    [README] minor edits

commit c02cdd7ec23b655e6b7f775ae2e6be2b4d5bdb9d
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 18 00:14:14 2021 +0200

    [CHANGELOG] date fix

commit 000ba468c6fd9c33b95aadd2ad5bd3b2c30bbd19
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 18 00:13:56 2021 +0200

    [docs/datasheet] typo fixes

commit a8af1db2ea090de6795712d4e945da89e9bd3898
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 18 00:13:36 2021 +0200

    [rtl/core] removed whitespaces

commit 5de07aee5daff234254648a45f99c0baa199de68
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 17 23:55:43 2021 +0200

    [docs/datasheet] added SPI clock mode table

commit 1c94f054f3af1dc2a86b5b980fe75f8995ea4be1
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 17 10:32:29 2021 +0200

    [CHANGELOG] added v1.6.2.1

commit 8c2562c3890e7512e85b29ed1398c33834726070
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 17 10:32:12 2021 +0200

    [rtl/core] added CPOL bit; code clean-up & optimization

commit 682f4cb4d7b798560e5c5c545f6e48b92c09133a
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 17 10:30:41 2021 +0200

    [rtl/core] updated pre-built bootloader image
    
    due to updated SPI setup function

commit 614a1cc27273a73529bec10161a61d2d13856e03
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 17 10:11:33 2021 +0200

    [docs/datasheet] update

commit 59ec2b557f17c26b1ed36988998b51e904ae7dd6
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 17 09:58:31 2021 +0200

    [sw/bootloader] updated SPI setup of bootloader

commit da58d05767ab5c6c6cb245eda951e98781b89ecc
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 17 09:58:15 2021 +0200

    [sw/example] updated processor_check

commit 5367b377a0d15dc37c614b6a395bf152378c70d3
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 17 09:57:49 2021 +0200

    [sw/lib] updated SPI drivers (setup function)

commit 4106ae821be739ed9464e0affe2c10d42290fd9a
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 17 09:36:47 2021 +0200

    [sw/lib] added new SPI CPOL bit defintion

commit cc3d65286674bec7c65ca977b31e4bc34f2dc515
Merge: 784ae96b f1fadaa7
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 17 09:18:56 2021 +0200

    Merge branch 'master' into add_spi_cpol

commit f1fadaa7697e0118b7071ad45240ffe3607b939e
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 17 09:07:37 2021 +0200

    preparing new release (v1.6.2)

commit 784ae96ba725ad7bf7a63924a775dc5386499925
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 17 08:46:43 2021 +0200

    [docs/figures] added license.mde

commit c16a433afe65a67f609a2dd32add7362dfe06bef
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 17 08:45:17 2021 +0200

    [docs/figures] added SPI clock modes diagram
    
    source: https://en.wikipedia.org/wiki/File:SPI_timing_diagram2.svg
    
    :copyright: license:
    * Creative Commons: https://en.wikipedia.org/wiki/Creative_Commons
    * Attribution-Share Alike 3.0 Unported: https://creativecommons.org/licenses/by-sa/3.0/deed.en

commit 0533c0cfc3bf900bd63dd389408a2866ce90cf35
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 17 06:53:40 2021 +0200

    [sw/lib/SPI] fixed confusion CPOL vs CPHA
    
    the clock phase CPHA of the SPI module can be programmed, the clock polarity CPOL is fixed (but can be modified using an external inverter)

commit b5578d05cd85cd2303c1f0142594f5a3cb3f5195
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 17 06:51:58 2021 +0200

    [sw/datasheet/SPI] fixed confusion CPOL vs CPHA; typo fixes

commit 5b6b9d5f61d0d50bf7e6383e0cb2b3a01afe45c9
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 17 06:51:00 2021 +0200

    [sw/lib] comment typo fixes

commit 126054be00755572b310a33fb9c05becd7b571a2
Merge: c4d18030 3955f4bd
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Sun Oct 17 06:19:56 2021 +0200

    Merge pull request #184 from stnolting/make_march_variable
    
    :warning: [makefile] modify handling of MARCH and MABI variables

commit 3955f4bd316784207e3ccd0f44841319f60d1e6c
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 17 06:10:45 2021 +0200

    fixed version number

commit c4d1803070e30f900941a5fa4b88bc0414381a42
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 16 11:40:52 2021 +0200

    [README] added link to Avalon-MM wrapper

commit 64e8b0e1945f560e72c10aa1db0bf6a67dd30fc6
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 15 17:53:17 2021 +0200

     [CHANGELOG] added note regarding this PR

commit d97df66b39bc386614d8170efdb3a8aa4cf7e5e1
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 15 17:20:55 2021 +0200

    :warning: modify handling of makefile's MARCH and MABI variables
    
    Pre-commit usage: `MARCH=-march=rv32i`, the `-march` should not be here
    
    Post-commit usage: `MARCH=rv32i`, this is more straightforward
    
    Same for `MABI=-mabi=...` -> `MABI=...`

commit 0c19addb1907697c04bd70abab5c1f0aa55aa16c
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 15 16:57:37 2021 +0200

    [CHANGELOG] added v1.6.1.12

commit 1543e947455708c1233d3fc899fb348267d01ffe
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 15 15:53:14 2021 +0200

    [docs/datasheet] CFS: minor rework

commit 1fc7c4e93446746896b5a00aed58598b942c8a4f
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 15 15:52:52 2021 +0200

    [sw/lib] comment typo fixes

commit 130d3f60915c8478f01a276e869754cd24eb0f30
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 15 15:52:36 2021 +0200

    [rtl/core] minor CPU control logic optimization

commit d73b919b6b44bc650a93b1fad37f17771eeefe28
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 15 15:52:21 2021 +0200

    [core/rtl] removed CFS sleep_i input

commit f90bcf17bdd0a1e1256ff0f74c2f7a617ed63fd6
Merge: 06d1a7cd 756acff1
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Fri Oct 15 15:44:41 2021 +0200

    Merge pull request #183 from stnolting/add_uart_fifos
    
    [UARTs] add RX & TX FIFOs

commit 756acff10ffae622a0e5908e10cd23ee51bdcb96
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 15 15:32:16 2021 +0200

    [sw/lib] comment typo fix

commit 2e7a69378bf938fd224943a277b209895cd03efb
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 14 22:50:05 2021 +0200

    [CHANGELOG] added v1.6.1.11

commit ea0230240c960aa84458c42a6c122bb8edeb2b65
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 14 22:49:12 2021 +0200

    [docs/datasheet/soc_uart] update/rework

commit 3e3b67c456fd6d0ec603839b1bdd04c94544242d
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 14 22:48:05 2021 +0200

    [rtl/core] updated pre-buld memory images
    
    * bootload and blink_led example
    * now using updated UART functions (using FIFOs if implemented)

commit 4c6a6322298adad10a2e7a8f53eb8c4ac84c14fc
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 14 22:46:39 2021 +0200

    [rtl/core] tie IRQ config to zero if according FIFO size is 1

commit 7f027b8e5860c10c6c47136c417d0f16a2abc968
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 14 21:30:01 2021 +0200

    [sw/lib/source/neorv32_uart.c] updated UART drivers
    
    * `neorv32_uart*_putc`is now checking if TX FIFO is full before densing new data (-> faster)
    * `neorv32_uart*_tx_busy` also checks if TX FIFO is empty
    * reworked `neorv32_uart*_getc_safe` (return codes)

commit 2581d876fbba6be56f70faafa81d8af5af66d3c4
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 14 21:27:51 2021 +0200

    [docs/datasheet/soc] added new UART FIFO configuration generics

commit 3d5e931129d33469f42dc4d5d53557ac8db16a47
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 14 17:36:04 2021 +0200

    [sim] added UART FIFO generics to TBs

commit cea9171af77101e4613f0cab74a04ba4b29911b3
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 14 17:35:39 2021 +0200

    [rtl/system_integration] added new UART FIFO generics

commit a220c62ce185e554536ff404c83e5be7845b966d
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 14 17:34:54 2021 +0200

    [rtl/core] added UART FIFO configuration generics

commit 3c13981a585cf4af6fdcb9a95aa25036979ca837
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 14 17:12:31 2021 +0200

    [rtl/core] added UART rx & tx FIFOs
    
    Note that the FIFO config generics have not been exposed yet. The current VHDL code implements FIFOs with 4 entries each. Since _NO_ software driver have been modified yet, this commit is some kind of backwards-compatibility check

commit a2e8f7c87d46c9a353fb88a1d9f3ac4b03084d20
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 14 16:37:44 2021 +0200

    [sw/lib/include/neorv32.h] added new UART FIFO flag definitions

commit 06d1a7cd28ac4456d6926e96926413cb0d37b040
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 14 16:35:29 2021 +0200

    [docs/userguide] fixed official RISC-V gcc github link

commit 38ed476bd5806c3ce7dad4bc3eada734c41336b3
Merge: 0914e104 9524be7d
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Thu Oct 14 16:27:05 2021 +0200

    Merge pull request #182 from stnolting/slink_fine_grained_irq
    
    [SLINK] add fine-grained IRQ configuration

commit 9524be7d01fac75daac224bacba63bccfa875175
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 14 01:38:40 2021 +0200

    [CHANGELOG] added v1.6.1.10

commit 4ba5afcd6d4bfb73754ec6dd914a1bf8bc84f9ec
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 14 01:38:06 2021 +0200

    [rtl/core] version update

commit 1473e4766b7e39600fff6950f7771e78b9b4d062
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 14 01:37:40 2021 +0200

    [rtl/core] commet edits

commit 20754f0c7747265b4b997202465ff795cc61b579
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 14 01:37:27 2021 +0200

    [rtl/core] minor FIFO component optimization (SYNC read)

commit aa858daef056f45ae8243dbebe2898ee7a984a32
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 13 19:32:03 2021 +0200

    [docs/datasheet] updated documentation

commit 082a08b57a42ef9f174c24b6a5fb32696a2da984
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 13 19:01:08 2021 +0200

    [sw/example/processor_check] updated IRQ config

commit bad04c6f7565a003aaee5637e076a0e8b5b36b9c
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 13 18:53:54 2021 +0200

    [sw/lib] added SLINK IRQ configuration functions

commit 92813abfcd169218f99bf35739e257adc37d6dbe
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 13 18:53:22 2021 +0200

    [sw] added new SLINK IRQ register and bit definitions

commit d94b4f295826423a09f49151c32c8e4ca0f77e9f
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 13 18:52:55 2021 +0200

    [rtl] tie IRQ type bits to one of FIFO_SIZE = 1

commit 18315432bae4528a73774d9d84b8fd29e07a9658
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 13 18:31:50 2021 +0200

    [rtl] added fine-grained IRQ configuration
    
    for each RX & TX link:
    * IRQ enable
    * IRQ type (FIFO state)

commit 0914e104253bd5e49b14d27dcfdb46ccdccc3734
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 13 16:39:54 2021 +0200

    [CHANGELOG] added v1.6.1.9

commit 82a82293e122fb7bf75d07463c91c2fff876bcc3
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 13 16:39:14 2021 +0200

    [docs/datasheet] added NEOLED IRQ config flag
    
    + em/en dash clean-up #181

commit 4de071d0a894296965bd01a1446280a142cc6a2d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 13 16:38:32 2021 +0200

    [sw/lib] added NEOLED IRQ config flag
    
    + minor comments clean-up

commit 0110348ffda6991c5674b7e20750008de7e1cae2
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 13 16:38:07 2021 +0200

    :sparkles: [rtl/core] NEOLED: added IRQ condition config flag
    
    bit 27 of NEOLED control register (r/w):
    
    * `0`: IRQ if TX FIFO if less than half-full
    * `1`: IRQ if TX FIFO is empty

commit a31a24e94086ac558f710e57c663ad745b1066e3
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 13 11:31:24 2021 +0200

    [docs] fixing #181 (em dash vs. en dash)

commit 9e18b2eb6fcb385e477cf48a1cb5e3579ec90859
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 12 16:24:55 2021 +0200

    [sim/TB] added 8-entry NEOLED FIFO configuration

commit 758411d941d2ded4138cdd293969dee3881a71fe
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 12 16:24:27 2021 +0200

    :sparkles: [rtl/core] simplified FIFO level monitoring logic
    
    now using dedicated "half_o" FIFO status signal; reduces area footprint and critical path of level monitoring logic

commit 3f9e608b8a8e5ec82236b2a7439952224867982b
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 12 16:21:41 2021 +0200

    [docs] removed legacy primary UART wrappers

commit 7310a944c7c3e6375ea49db334ec851403f3d9f7
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 12 16:20:30 2021 +0200

    [rtl/core] added dedicated "half_o" signal to FIFO component
    
    indicating "FIFO at least half-full" condition; simplifies FIFO-external level monitoring logic

commit e44cb4381994a15f8e7dfe59a334878b08a5c68c
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 12 16:19:18 2021 +0200

    [sw] no more use of "neorv32_uart_*" legacy wrappers
    
    all of the software is now using `neorv32_uart0_*` instead of the legacy wrappers `neorv32_uart_*`; however, the legacy wrappers are still implemented

commit f81370ab2cbfc0e95309e3ce31474cfc276e5f13
Merge: cc9a2652 c0d3222e
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Mon Oct 11 16:15:26 2021 +0200

    Merge pull request #180 from henrikbrixandersen/neoled_datasheet_fix_formatting
    
    [docs/datasheet] fix neoled register table formatting

commit c0d3222ea6004bd57a9bcac3e617240921783d51
Author: Henrik Brix Andersen <henrik@brixandersen.dk>
Date:   Mon Oct 11 10:14:29 2021 +0200

    [docs/datasheet] fix neoled register table formatting
    
    Fix the formatting of the NEOLED register table after adding missing bit decriptions.
    
    Fixes: 70ae1b4df33eac2e5a90fee54c922d3ad26d6875

commit cc9a26523b842cc5775e7b5920e0531eb8e278dc
Merge: 77f9321e 9f1fdd51
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Mon Oct 11 08:55:21 2021 +0200

    Merge pull request #178 from henrikbrixandersen/axi_wrapper_add_neoled_fifo
    
    [rtl/system_integration] add NEOLED FIFO depth generic to AXI4 wrapper

commit 77f9321e13a67f67854f0badb11758581903b7c3
Merge: f2a261c3 70ae1b4d
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Mon Oct 11 08:54:31 2021 +0200

    Merge pull request #177 from henrikbrixandersen/neoled_fix_datasheet
    
    [docs/datasheet] Fix neoled register bits documentation

commit 9f1fdd51f8198f75550e986059f83ae6143bfc94
Author: Henrik Brix Andersen <henrik@brixandersen.dk>
Date:   Sun Oct 10 12:17:17 2021 +0200

    [rtl/system_integration] add NEOLED FIFO depth generic to AXI4 wrapper

commit 70ae1b4df33eac2e5a90fee54c922d3ad26d6875
Author: Henrik Brix Andersen <henrik@brixandersen.dk>
Date:   Sun Oct 10 12:14:25 2021 +0200

    [docs/datasheet] Fix neoled register bits documentation
    
    Add the missing NEOLED register bits to the datasheet and fix the naming.

commit f2a261c3eb16be83b7db6be8ccc66acf71919f37
Merge: 3dc43e82 8c92b2f0
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Sat Oct 9 16:05:09 2021 +0200

    Merge pull request #176 from stnolting/firq_level_triggered
    
    [rtl/core] make FIRQs level-triggered

commit 8c92b2f0c3d3d82cdcb7de2cc90e1dd8e0d0c15f
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 9 10:58:34 2021 +0200

    [sw/example/processor_check] minor runtime optimizations
    
    enable FIRQs only when they are actually relevant for evaluation

commit 27b54384d2cce1f311e0c35b1291e181406ea465
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 9 10:14:00 2021 +0200

    WDT: fixed race condition in IRQ ack
    
    a pending WDT interrupt is cleared by resetting the watchdog (or by disabling it)

commit 11f9f61daeca1d9dfe71dd69dad63efd0508eda4
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 9 08:42:58 2021 +0200

    [CHANGELOG] added v1.6.1.7

commit 8bed94c8abcee46fc18419011d2aaaf9e6c0e6b6
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 9 08:42:12 2021 +0200

    [docs/datasheet] OCD: added WFI note
    
    a debugger halt request will also resume CPU operation after it was send to sleep mode via 'wfi' instruction

commit 786dc0e0f79198077b1fd476ac6431269c0bbdfd
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 8 23:03:04 2021 +0200

    [sw] minor edits/fixes
    
    - console output edits
    - procesor_check: test if PMP test fails because of locked PMP entry
    - fixed minor issue in number of PMP entries evaluation

commit 948c4dc045b530a8910bdb8747aea7f8b6d64a64
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 8 20:12:15 2021 +0200

    [sw/example/processor_check] minor console output edits

commit 0aff08cb8cb00ecf641a8b4a057f260d962ca26b
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 8 19:40:44 2021 +0200

    [NEOLED] fixed IRQ corner case if FIFO_DEPTH=1

commit 982c5e566e5f1aabf19a76707d569d4e49f2eab4
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 8 19:26:18 2021 +0200

    :wrench: updated processor_check test program

commit a4f1e5c1fbded0cad70ce86bd6a96260598f1865
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 8 19:25:12 2021 +0200

    :books: [docs/datasheet] FIRQ updates

commit 7f9fc732863d618afe2ac737eeb6167248aa770c
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 8 19:24:10 2021 +0200

    [rtl/core/WDT] fixed IRQ request clear
    
    request is cleared by reading or writing control register

commit 3dc43e82be860b4f8304298d7497034d1e29c08c
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 8 18:56:01 2021 +0200

    [sw/common] fixed 'sim' target
    
    also requires 'install'

commit 29f88b733309142560874266f3528920e8398962
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 8 18:02:59 2021 +0200

    [rtl/core] version update

commit b275c31c0bf186434306a6845e5f89b0fabaed6b
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 8 18:02:46 2021 +0200

    [rtl/core/WDT] FIRQ update

commit ecfde22b9af2d183bf06a29d2e3fe39b1604afd6
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 8 18:00:42 2021 +0200

    [rtl/core/SLINK] FIRQ update

commit 4064232673402977c8fee7795fc683ea4985dd42
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 8 17:59:41 2021 +0200

    [rtl/core/UART] FIRQ update

commit bd00b5fb797a83beb98cd8c67e13792380e12ce5
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 8 17:56:57 2021 +0200

    [rtl/core/NEOLED] FIRQ update

commit 0c49e5e303d373c9dd0f7ff3540a768d1391389b
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 8 17:56:27 2021 +0200

    [rtl/core/TWI] FIRQ update

commit e2d24ad493fac32d87c6822728ec18a3144db2d4
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 8 17:55:57 2021 +0200

    [rtl/core/SPI] FIRQ update

commit 99a9e52e5926739866c8648cc5b620f1b7895b1a
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 8 17:52:48 2021 +0200

    [rtl/core/XIRQ] FIRQ update

commit e48b1506db1b09b451b21ee1c6b0fa0fb0ba0e83
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 8 17:52:29 2021 +0200

    [rtl/core/CFS] FIRQ update

commit 5bd040c9831c7e8a9f73e28f251d4defd90bef44
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 8 17:30:21 2021 +0200

    [rtl/core] removed FIRQ buffer; FIRQs are now level-triggered
    
    the CPU fast interrupt requests are now level-triggered and need to stay asserted until explicitly acknowledged by the CPU (by reading/writing specific memory-mapped registers in the IRQ-causing peripheral module)
    
    -> to comply with the RISC-V priv. spec; especially the behavior of MIE and MIP CSRs

commit 22125a66fe14a5e8a68b65eec8771cc2421e118d
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 8 17:25:36 2021 +0200

    [sw] minor UART console output formatting edits

commit 19ef952621a594fa9c3af68c79f64e76caaea838
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 8 17:24:53 2021 +0200

    [setups/README] minor format edits

commit c34416b80b34d448c0e4da4f3691c16a8b190359
Merge: ac2d8e07 8d7b95a0
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Fri Oct 8 17:09:13 2021 +0200

    Merge pull request #175 from henrikbrixandersen/vivado_setups_filesets
    
    [setups/vivado] Fix fileset paths

commit ac2d8e07c66c0db2bb03f399d13d2f16190d9b4d
Merge: dd62d540 c41b5b28
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Fri Oct 8 17:08:23 2021 +0200

    Merge pull request #174 from henrikbrixandersen/vivado_xhub_stores
    
    [setups/vivado] Mention the XHub Stores menu item for installing board support

commit 8d7b95a0d3266ca2cead47ca9f155964814514f3
Author: Henrik Brix Andersen <henrik@brixandersen.dk>
Date:   Fri Oct 8 16:53:15 2021 +0200

    [setups/vivado] Fix fileset paths

commit c41b5b285f71990960978e6a1947a7c0fd73183c
Author: Henrik Brix Andersen <henrik@brixandersen.dk>
Date:   Fri Oct 8 16:34:32 2021 +0200

    [setups/vivado] Mention the XHub Stores menu item for installing board support

commit dd62d540bd571e00800b624ccb742fac7a48546f
Merge: 29e33a4b b8aa03d4
Author: Stephan Nolting <stnolting@gmail.com>
Date:   Fri Oct 8 15:22:01 2021 +0200

    Merge pull request #173 from torerams/make-ci-flow-argument
    
    Add argument to makefile to simplify Continuous Integration flow

commit b8aa03d4f499df158a55423ea8b03ce75231c67f
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 7 13:24:01 2021 +0200

    [docs] updated SW documentation

commit 8fd760e3b7bf38e73f616e9c2f720ed5a9946b31
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 7 13:23:41 2021 +0200

    minor fixes/updates

commit 959c90597366008a8d957122eaf5b8a7cde8dabc
Author: Tore Ramsland <tore.ramsland@firmwaredesign.no>
Date:   Thu Oct 7 09:39:02 2021 +0200

    Added targets to makefile to make local application and bootloader images

commit 29e33a4b075d4b1c742059123201bcd8b7d13b28
Merge: 69d5a54c 4e69670f
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 6 15:32:27 2021 +0200

    Merge pull request #157 from stnolting/custom_cfs_example_setup
    
    [setups] added CRC32 custom module tutorial (link), by @motius

commit 69d5a54c48a9e0e8ccf78c646d0ee8befe0118cd
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 6 12:10:01 2021 +0200

    [CHANGELOG] added v1.6.1.6

commit 8478d919dac7a1f3eea7aa18a7c502eec45e6446
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 6 12:06:57 2021 +0200

    [setups/radiant/UPduino] fixed processor configuration

commit c52fad87bbc69b27ae49d4707ab3ac8e1cead8c1
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 6 12:05:40 2021 +0200

    [rtl/core] TWI signals are tri-state if not used

commit a034c95edcd12dacb0880556a0eac4453070d338
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 6 03:56:54 2021 +0200

    [rtl/core] minor fix in CPU HPM counter
    
    -> multi-cycle ALU wait cycles

commit 90da4991634d012fe91ef81f4b607f57ba2eefcd
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 6 03:56:05 2021 +0200

    [README] minor edits

commit 460fcbd0b43e122aa71e321f42792f298af05c92
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 6 03:55:33 2021 +0200

    :bug: [setups/radiant] fixed signal assignment

commit 2f6c8aa57b1801d34c585c6ee059cadcec426859
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 5 21:06:34 2021 +0200

    [sw/example] benchmarks: minor fixes

commit ff7874eabdb0b8b8f5fbae9077a5cec7cf1ec132
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 5 15:57:40 2021 +0200

    [docs/datasheet] OCD: added "watchpoints" note

commit bef3e1380bcd7421c661bcc3a88430bd1ec739e5
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 5 15:57:08 2021 +0200

    [bootloader] minor edits
    
    "neorv32_cpu_get_systime" executes faster than "neorv32_mtime_get_time" and also returns system time

commit 7c746ceebcefea8dfdbeb5108c53d6f70043eed0
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 5 15:56:27 2021 +0200

    :lock: [rtl/core] illegal instructions do not commit state changes
    
    + CPU control logic optimization (smaller footprint)

commit fc103f71fdaebb7dca794040f47cd68e601c74d6
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 5 07:58:51 2021 +0200

    [rtl/core] logic optimization / cleanup

commit 6120589cff62748215ca202bf75dc083c6e25bfa
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 4 21:01:39 2021 +0200

    [rtl] moved CPU comparator to ALU

commit b79840f6486367a9205637650912f09c14215fdf
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 4 21:00:00 2021 +0200

    [sw/lib] added OCD address space define

commit c98cc210497cd2e4f75f0aa45d913ab37757ed43
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 4 19:02:17 2021 +0200

    minor typo fixes

commit 3917e544d457f1f16131f9d9a85b5570a644cb1d
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 4 19:02:06 2021 +0200

    updated riscv-arch-test submodule

commit b0c4b6cb19be712f2584556c7469f70a63132c35
Merge: 1ade1367 da9b250c
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 3 22:17:29 2021 +0200

    Merge branch 'master' of https://github.com/stnolting/neorv32

commit da9b250cad785681f1234b0eefa7373beab66db9
Merge: d10b4956 fda87119
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 3 22:13:34 2021 +0200

    Merge pull request #170 from henrikbrixandersen/sysint_axi4_uart1_swap_fix
    
    :bug: [rtl/system_integration] fix uart1 rx/tx signals

commit fda87119569686ad49f7cf35220d24272a8c1489
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 3 22:01:29 2021 +0200

    updated version number

commit 635811e957a07443a59c25dfae4f6433972259e7
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 3 22:01:16 2021 +0200

    [rtl/system_integration] fixed missing UART signal connection

commit 1e756df6362ecc1c805f911f4a99504ba10c4eab
Author: Henrik Brix Andersen <henrik@brixandersen.dk>
Date:   Sun Oct 3 21:35:37 2021 +0200

    :bug: [rtl/system_integration] fix uart1 rx/tx signals
    
    Fix routing of the UART1 rx/tx signals in the AXI4Lite system
    integration top.

commit 1ade1367a88d76aca9302cc27529d10b3aa7d267
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 3 18:21:02 2021 +0200

    [docs] OCD: minor edits

commit d10b4956072ef587ea60dd253b896b761432a798
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 1 18:16:25 2021 +0200

    :warning: removed mstatus.TW flag
    
    timeout wait: WFI instruction is now always allowed to execute in any privilege mode; minor control unit logic optimization

commit 6b2436307999686c01d9cffcc31d2a61c22d6a96
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 1 18:03:38 2021 +0200

    [docs] minor edits

commit 7004185d1135730d68dcb28d16fe46073c6a298c
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 1 17:18:43 2021 +0200

    layout/typo fixes

commit 4ea246d8ff33eb77424b2982859424385172d3ee
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 1 17:14:56 2021 +0200

    [docs] updated section "adress space"
    
    added OCD address space

commit 661f8a332391907a6ce6eacd2b7ec533b594884c
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 1 16:39:43 2021 +0200

    [CHANGELOG] typo fix

commit c406ff6061dfb2c1126f3ab79bc0262daafddb8d
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 1 16:33:46 2021 +0200

    [OCD] wfi acts as nop in debug mode & single-stepping
    
    required by RISC-V debug spec

commit 8c9bd42a479051908a7ff14674435e48ed2c4ff5
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 1 16:30:39 2021 +0200

    [sw] minor edits in atomic instruction documentation and testing

commit 2fa42f037e2a32870a365194ec00a8e3f9496fea
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 1 16:28:59 2021 +0200

    [docs/datasheet] minor content & typo fixes

commit 322a635e83c26ebe3a248ec2c1a9216b956ec419
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 1 16:27:41 2021 +0200

    [sw/lib/include/neorv32.h] added OCD debug module definitions
    
    should not be used by application software; this is just for documentation

commit db07b3d2ed52ab979fa1630f02e25b1c7ffd826b
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 1 16:08:29 2021 +0200

    [docs] removed google ID experiment

commit bdfebeaeede1b2583767e96453ee41c638712b7b
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 29 18:42:11 2021 +0200

    [docs] testing google identification

commit 1c35a20556810b7dd94a381202e46b341f2871b5
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 29 13:11:21 2021 +0200

    [docs] added some keywords

commit 4e69670f65afef374b5e92d3e25d4b743c931879
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 29 13:10:10 2021 +0200

    [setups] removed term "CFS"

commit 257d1c8f77ed76f26aa3aa936040d00504e7cf5a
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 28 16:55:59 2021 +0200

    [docs] DOI fix
    
    link now always points to the latest version

commit c938c6c2882e63b370f458cb2b0ddbcd121ea06e
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 28 16:26:32 2021 +0200

    [rtl/core] updated pre-built application image

commit af0f029fa293117e71a871d845d9f653823fbbfa
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 28 16:25:12 2021 +0200

    :rocket: preparing new release (v1.6.1)

commit 60415610c09afde9f62760d90f26221f8438ce61
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 28 16:24:37 2021 +0200

    [docs/userguide] added how do breakpoints work

commit 96c7462ddc2c915dfbf60c450f04dc1933befeba
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 28 13:17:35 2021 +0200

    :bug: [rtl/core] fixed bug in mtime coparator logic
    
    "time >= timecmp" was not evaluated correctly (the split subword comparator was incorrect), which missed the interrupt for some time/timecmp combinations

commit e3a07321ded0a6d9f6ad228b9ad9605a3b6330ee
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 28 11:56:07 2021 +0200

    [docs/userguide] minot edits
    
    compilation _with_ debug symbols

commit b97f6f2533719b30c0013db90faddf9a9083f4f6
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 28 09:09:42 2021 +0200

    :bug: [rtl] fixed debug-mode IRQ prioritization

commit 6cebb7b20a01e8bda0a7ffa28cfcb3b1c88edfd8
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 28 08:39:40 2021 +0200

    [docs] minor edits

commit 38becd40cdd227aa78a9cb89e9ff0de84a9e04b8
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 27 21:17:00 2021 +0200

    [sw/isa-test] always enable Zifencei
    
    required by the riscv-arch-test framework

commit c34ac9a09a303a104cb4bb1f6ba2d466308dedb2
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 27 20:48:06 2021 +0200

    [rtl] fence.i will trap if Zifencei is disabled
    
    * minor rtl comment edits
    * :warning: on-chip debugger / debug mode requires Zifencei ISA extension

commit 4d1585ddb7afeaf37a8073a5e5b4f6784e98eaaa
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 27 20:46:14 2021 +0200

    [docs] on-chip debugger requires Zifencei

commit 3e9ccfc62b77b6006cc3be844903c0e9224a32de
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 27 20:45:48 2021 +0200

     [docs] fence.i will trap if Zifencei extension is disabled

commit de4afd601fabda762b8c6549e97b6592e7c1cc39
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 23 22:11:57 2021 +0200

    minor typo fixes

commit 925b7259d642d99e53a88801ec3111ac4fd9cab7
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 23 21:23:44 2021 +0200

    [README] layout edits

commit fea4c73424d590e94b48efce341f5c1fe4a7e821
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 23 17:22:03 2021 +0200

    [setups/quartus] removed non-maskable interrupt

commit e683d54d3d38d1c89ef11edb26a19ab10b707bdc
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 23 17:21:41 2021 +0200

    [docs/userguide] new section "Adding Custom Hardware Modules"

commit 213bb2c203390fad1110f15f037d543eb76a05f8
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 23 14:49:13 2021 +0200

    [docs/figures] removed non-maskable interrupt

commit 346a530afda32bc85e65c4b9be415957e359682a
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 22 20:48:03 2021 +0200

    [sw/isa-test] minor edits

commit c7596c3a102f70021525d2fc07ef21e9137db79b
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 22 20:47:46 2021 +0200

    reworked external interrupts controller (XIRQ) handshake

commit 2673ac7b1a8952daffafc767d37db7b084677095
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 22 20:44:10 2021 +0200

    [docs] minor edits

commit 0acaa50ec439b57e72a902df4d6aa9ce823641ca
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 22 20:43:59 2021 +0200

    reduced CPU counter size does not trigger a trap anymore
    
    + minor control logic optimizations

commit cd81575ea0134bbc5b6bb64cbc535edc1dbf0838
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 22 10:04:12 2021 +0200

    :bug: fixed instruction alignment exception bug
    
    introduced in version 1.6.0.7

commit c646fa82fe25280365cd0ef029ee6254f625eb25
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 21 23:09:57 2021 +0200

    :warning: [docs] updates due to reworked CPU trap/exception/IRQ system

commit 0125f601cce90424ba09ffe95a146a3993da4e68
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 21 23:06:02 2021 +0200

    [rtl/core] updated pre-built blink_led image

commit 6cbabd6aee7eadb1a6ed18503957813759689dba
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 21 22:56:00 2021 +0200

    [sw/example] reworked processor_check test program

commit 7ef5014884fce8d2dacc95f5a011311c243f5690
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 21 22:55:05 2021 +0200

    :warning: [rtl/core] mjor update
    
    * removed non-maskable IRQ (NMI)
    * changed trap priority order (to comply with RISC-V specs.)
    * RISC-V interrupts (MEI, MTI, MSI) are high-level-triggered and have to stay asserted until explicitly acknowledged
    * fixed minor bug in misaligned instruction detection logic

commit f5a246ea6be3add23c7cbda2012d61cb32318eb1
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 21 22:48:59 2021 +0200

    :bug: [rtl/core] fixed instruction misalignment check logic
    
    PC(0) = '1' has to raise a misalignment exception, too

commit 3b76dbacbb9ef5da5a7d75ab6d07509486861be1
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 21 22:48:07 2021 +0200

    [rtl] minor edits

commit b8de33997f4a5120705c81f78f541a97c78ddc40
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 21 22:46:20 2021 +0200

    [rtl/core] top: removed NMI, removed MEI & MSI edge detectors
    
    all RISC-V interrupts (MEI, MTI, MSI) are high-level-triggered and have to stay asserted until explicitly acknowledged

commit e111dcc342cf520ef7c6fddb44ba9bab966a8f0c
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 21 22:42:58 2021 +0200

    [sim] testbenches: removed NMI, reworked MEI & MSI IRQ triggers

commit 9628a169cfa385c338e668d3e0f79ea3eb460f64
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 21 22:39:29 2021 +0200

    [sw/lib] removed non-maskable interrupt (NMI)

commit 41c95c4a1214fce2cd11036089bcae9edc058fd6
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 21 22:37:05 2021 +0200

    [sw/bootloader] minor edits

commit 0a9302a5ef3626f9ac564e56883a71fb1f2fea2c
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 21 22:35:44 2021 +0200

    :warning: [rtl] removed non-maskable interrupt (NMI)
    
    -> was not RISC-V spec. compliant (at all)

commit defcd421a4ef49e87667fff85bc5860864ab2b66
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 21 22:34:45 2021 +0200

    [rtl] mtime IRQ stays asserted until ack

commit 0cf657f3722977eb33e6c179bc057014865849cd
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 20 15:52:25 2021 +0200

    mip and mtval CSRs do not cause trap on write anymore
    
    these CSRs are read-only for the NEORV32, but write accesses do not cause an illegal instruction exception anymore (to be compatible with RISC-V specs.)

commit 4446f15fff51f2d700ab4ffa8f0889bbdf83ea57
Merge: 2acb8182 edf86075
Author: stnolting <stnolting@gmail.com>
Date:   Sun Sep 19 23:13:55 2021 +0200

    Merge pull request #165 from umarcor/doit-install-check
    
    [doit] add task BuildAndInstallSoftwareFrameworkTests

commit 2acb8182a116285c4eddea75b1b694df387fd4c2
Merge: d9aab991 9098a31d
Author: stnolting <stnolting@gmail.com>
Date:   Sun Sep 19 23:12:41 2021 +0200

    Merge pull request #166 from henrikbrixandersen/datasheet_soc_sysinfo_bits
    
    docs: datasheet: soc_sysinfo: fix NEORV32_SYSINFO.SOC bits description

commit d9aab9917a01b1363ab80bde2f9d54f2c657ff02
Author: stnolting <stnolting@gmail.com>
Date:   Sun Sep 19 23:05:07 2021 +0200

    added "menvcfg[h]" CSRs
    
    * not actually used yet - hardwired to zero
    * required by the RISC-V priv. spec.

commit 9098a31dd7254301e4b804f6d91835728af8b347
Author: Henrik Brix Andersen <henrik@brixandersen.dk>
Date:   Sun Sep 19 22:51:36 2021 +0200

    docs: datasheet: soc_sysinfo: fix NEORV32_SYSINFO.SOC bits description
    
    Fix the descriptions for NEORV32_SYSINFO.SOC register bits 14 and 15.

commit edf86075abf2dfbe101fd482285023ee9398eb75
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Thu Jul 8 04:29:01 2021 +0200

    [doit] add task BuildAndInstallSoftwareFrameworkTests

commit 4a1ffa869de2b6014ec17bbfc0c9fbe1a47afc64
Author: stnolting <stnolting@gmail.com>
Date:   Sun Sep 19 21:30:27 2021 +0200

    [sw/lib] minor edits

commit 5e909ba78e5068f7bab4ba766e74105fdf1d620a
Merge: cbcd8eb3 531d2688
Author: stnolting <stnolting@gmail.com>
Date:   Sun Sep 19 20:55:13 2021 +0200

    Merge pull request #164 from umarcor/doit-arch-tests
    
    [doit] add task RunRISCVArchitectureTests

commit cbcd8eb37ca1131ebef4b3c34917bf93af8380eb
Merge: 51f3b86c 1b1ae19e
Author: stnolting <stnolting@gmail.com>
Date:   Sun Sep 19 20:53:34 2021 +0200

    Merge pull request #152 from torerams/qsys_component
    
    Adding NEORV32 Qsys/Platform Designer component and AvalonMM Master Interface wrapper

commit 1b1ae19e630522b4a1c8fc0b652e555e6d0d7f3b
Author: Tore Ramsland <tore.ramsland@firmwaredesign.no>
Date:   Tue Sep 14 22:04:22 2021 +0200

    Created Qsys component, AvalonMM wrapper and example designs
    
    Moved Qsys component and rebased to new IMEM/DMEM split
    
    Fixed documentation

commit 531d26889801a6c302c15dd041e4ec4383275eee
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Thu Jul 8 04:32:49 2021 +0200

    [doit] add task RunRISCVArchitectureTests

commit 51f3b86c1491e22d9a28e9831c8928f61fcb3054
Merge: 9d3fc2e1 62228574
Author: stnolting <stnolting@gmail.com>
Date:   Sun Sep 19 01:13:06 2021 +0200

    Merge pull request #163 from umarcor/doit-docs
    
    [doit] add task Documentation

commit 6222857465eba0df39595c27aad80efdad9cbefd
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Sep 18 05:39:07 2021 +0200

    [doit] add task Documentation

commit 9d3fc2e1dae53ff967521cce2c381ef83cad6650
Merge: e5952d55 ad076386
Author: stnolting <stnolting@gmail.com>
Date:   Sat Sep 18 23:44:26 2021 +0200

    Merge pull request #158 from stnolting/rework_low_level_hw_access
    
    :warning: rework of low-level hardware access

commit e5952d5510a7a94e72045a72ac0b2b11c9f4baa1
Merge: b542c382 b0ea62d0
Author: stnolting <stnolting@gmail.com>
Date:   Sat Sep 18 23:33:48 2021 +0200

    Merge pull request #162 from umarcor/doit-pages
    
    [doit] add initial doit file; add task DeployToGitHubPages

commit b0ea62d04325f3709b57726c2341e2e955c1ee58
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Wed Jul 7 20:10:39 2021 +0200

    update .gitignore

commit ad076386766cc320ecebb8551cf64bc11e5452f7
Author: stnolting <stnolting@gmail.com>
Date:   Sat Sep 18 23:07:28 2021 +0200

    updated version and changelog

commit d9ad214a125f3bf0c6ccdae54db0f58b43fac02d
Author: stnolting <stnolting@gmail.com>
Date:   Sat Sep 18 22:50:23 2021 +0200

    [sw] added deprecated control register defines

commit 5f9bc45c5fa58d2277b2c9fd35c558157641d79a
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Sep 18 05:39:07 2021 +0200

    [doit] rename dodo.py to do.py and make it executable

commit daff79af189a1661bcc03128221977da147b4c05
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Sep 18 22:32:02 2021 +0200

    [doit] add initial doit file; add task DeployToGitHubPages

commit b542c38278a1d8b26d13d4f458765fecbba413d2
Merge: 3a9558c3 31aff329
Author: stnolting <stnolting@gmail.com>
Date:   Sat Sep 18 22:01:51 2021 +0200

    Merge pull request #161 from umarcor/containers-bullseye
    
    [containers] update from Debian Buster to Debian Bullseye

commit 31aff3290bcb4570112f08cb07742259b992c00a
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Sep 18 05:27:39 2021 +0200

    [containers] update from Debian Buster to Debian Bullseye

commit 3a9558c33e5dfd0ea3f840f8d53774461d8abb16
Merge: 27014042 6f6e95f5
Author: stnolting <stnolting@gmail.com>
Date:   Sat Sep 18 20:42:13 2021 +0200

    Merge pull request #160 from umarcor/containers-doit
    
    add pydoit to custom dockerfiles

commit 270140424588db6c04992cbf999928ab38e364d8
Merge: 01fa47b2 183f69a5
Author: stnolting <stnolting@gmail.com>
Date:   Sat Sep 18 20:32:51 2021 +0200

    Merge pull request #159 from umarcor/explicit-mem
    
    [setups/osflow/filesets] do not provide default NEORV32_MEM_SRC, require it to be explicitly set

commit 6f6e95f5da583886025cde8f797d69da8c766b93
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Wed Jul 7 03:49:13 2021 +0200

    add pydoit to custom dockerfiles

commit 183f69a5d5edf48cd08c4628f722d69d78a86459
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Wed Jul 7 18:43:09 2021 +0200

    [setups/osflow/filesets] do not provide default NEORV32_MEM_SRC, require it to be explicitly set

commit 0ac508d3519cdd965a22c3980578aea3aab37931
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 17 18:48:25 2021 +0200

    [rtl/core] updated pre-built images
    
    default app (blink_led) and bootloader

commit ecafcd4d82ed13029a4ba3687332d95c881cd336
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 17 18:42:10 2021 +0200

    [docs/datasheet] updated low-level registers

commit e4f14c014321ebf6171ac6a9459d2810971c4cab
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 17 18:30:10 2021 +0200

    [sw/bootloader] converted

commit 2cf4a59200885e3408307299822cf1e084f0b3a1
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 17 18:29:57 2021 +0200

    [sw/example] converted example programs

commit aa215acbe95ff541b66c03df1a7bf0064fb4e225
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 17 18:29:26 2021 +0200

    [sw/lib] added back-compatibility layer

commit d435b3e9ff3a006868b80a6f906dda649d594581
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 17 18:28:58 2021 +0200

    [sw/lib] ported all low-level drivers

commit 7fd3d747f827143e658010d678d6dbf9b5ab6bcb
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 17 18:17:50 2021 +0200

    [sw/lib] now using struct-based low-level HW access
    
    instead of single "define" pointers

commit 01fa47b2fec764dc24c8a2004e26b93c9e4f6b63
Merge: 5ff9581b 372a3f0a
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 17 18:13:22 2021 +0200

    Merge pull request #156 from umarcor/doc-sim
    
    [docs/userguide] update section 'Simulating the Processor'

commit da4f30dae69bb09750bddf9a14d218729c689ebb
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 17 18:04:08 2021 +0200

    [setups] added CRC32 CFS tutorial (link), by @motius

commit 372a3f0a4addfbe9f083475cad867c47d2773999
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Fri Sep 17 16:10:47 2021 +0200

    [docs/userguide] update section 'Simulating the Processor'

commit 8e5d985976a2bf177b34cfe47aeaaf73adea8001
Author: Rafael Corsi <rafael.corsi@insper.edu.br>
Date:   Thu Sep 16 14:58:11 2021 -0300

    [docs/userguide] update simulate instructions (new path)

commit 5ff9581b9e3f2bbc44e515137258a68baec6585a
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 16 20:59:45 2021 +0200

    :bug: [rtl/system_integration] fixed missing NMI connection

commit c5dce9ae21e17a6bb9b61ef27554a929f2749c4f
Merge: 4d6a926a 60695c79
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 16 20:51:32 2021 +0200

    Merge pull request #151 from umarcor/test-split-arch
    
    [rtl/core] split dmem/imem entities and architectures to separated files

commit 4d6a926a92fcc56e5387accc53a5ba243ba8770a
Merge: 3be750c5 ec7c3838
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 16 20:03:40 2021 +0200

    Merge pull request #154 from rafaelcorsi/bug-fix-wb_mem_a
    
    [sim] fix typo wb_mem_a.cyc in testbenches

commit ec7c3838f6981ced2c17c361ef797218953438dc
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 16 17:45:22 2021 +0200

    fixed same typo in "simple" testbench

commit 2c673331cfa626ed5000afccb33ebd176fd9cdb3
Author: Rafael Corsi <corsiferrao@gmail.com>
Date:   Wed Sep 15 23:07:07 2021 -0300

    fix typo wb_mem_a.cyc on sim example

commit 60695c7934def8999e950fbdc9e3d88b59193438
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 15 17:57:12 2021 +0200

    [CHANGELOG] date fix; added PR

commit a08be0be2a3dc1f3bce0f9a43a0e9b0f4c8119c8
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 14 23:17:40 2021 +0200

    updated sanity checks / added architecture style reports

commit c05fc14894dc57e427b5ed0cd484c4cd11e2a6bd
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 14 23:08:30 2021 +0200

    [CHANGELOG] date fix

commit 8636398aa99fdadf2cc599914e039db8b9edeb70
Merge: cac66444 8d60f86e
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 14 22:56:34 2021 +0200

    Merge branch 'test-split-arch' of https://github.com/umarcor/neorv32 into pr/151

commit cac664444fe4ecb0316abd8c8e907012d9972b2c
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 14 22:56:10 2021 +0200

    [docs/datasheet] add DMEM/IMEM files + note

commit 8d60f86ea574f1f055fe64c098f7c7c0e40e4c5c
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 13 21:40:20 2021 +0200

    updated version and changelog

commit 8129c932df1514af0c353dd6f52052247e446f9b
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 13 21:17:57 2021 +0200

    [setups/radiant] path fix

commit d9a7bef3c7fc684c4261b6cf9b6a4cee58c5aa0f
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 13 21:06:24 2021 +0200

    [rtl/README] added note regarding mem folder

commit 3ea109d7083d545cb1dec47701bbb98af24ad48d
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 13 20:59:03 2021 +0200

    [docs] added split IMEM/DMEM

commit b548fb3c2f2b2f59099270ee0fe3f793ea7690c1
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Sep 12 05:30:53 2021 +0200

    [rtl/core] split dmem/imem entities and architectures to separated files

commit 78d767899db3e1c1f3aaed32e5afa8ed905c5dad
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 13 21:40:20 2021 +0200

    updated version and changelog

commit 199007847397927ae7dd2320d5b00519d319c4c9
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 13 21:17:57 2021 +0200

    [setups/radiant] path fix

commit fea54ecb11a2e477c65c231a938d34dedf406ac8
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 13 21:06:24 2021 +0200

    [rtl/README] added note regarding mem folder

commit 9c9495c69ed025ba6fea4f61f984959f09dec3b0
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 13 20:59:03 2021 +0200

    [docs] added split IMEM/DMEM

commit 0a8f2b2e8db348a4c83df636f4a37c7aeb33f858
Merge: b3e2788c 287fbb60
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 13 20:18:12 2021 +0200

    Merge branch 'test-split-arch' of https://github.com/umarcor/neorv32 into pr/151

commit 287fbb6064f9d902145d2f62936ff12376a44dad
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Sep 12 05:30:53 2021 +0200

    [rtl/core] split dmem/imem entities and architectures to separated files

commit 3be750c5e286aca58ae488a78dbecb9ade105269
Merge: 0fd8e9e1 526af95b
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 13 19:02:15 2021 +0200

    Merge pull request #150 from umarcor/arch-simple
    
    [sim] create subdir 'simple', avoid making a local copy of 'sw' and 'sim'

commit 526af95b27aec216a3ff4101715fec9506ff6d52
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 13 18:48:03 2021 +0200

    [sw/common] adapted sim target
    
    * simulation using vunit could be added using another target like "sim_vunit"

commit 0fd8e9e15b7b65811eceb1abf9b0c16f4de5b4dd
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 13 18:36:03 2021 +0200

    :bug: [rtl/system_integration] fixed connection of missing IRQ signals
    
    * machine software interrupt
    * external interrupt controller interrupts

commit b3e2788c352d7cd7f92f7a8e29426b704ebc67b3
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Sep 12 05:30:53 2021 +0200

    [rtl/core] split dmem/imem entities and architectures to separated files

commit 8f8027015a36daf488f9054ba0253d08a7721399
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Sep 12 04:38:51 2021 +0200

    [sim] update README

commit bee29be1ad9fbbd50460c520aa8aa714c5e73dc5
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Sep 12 03:20:19 2021 +0200

    [sim/run_riscv_test] do not make a local copy of sim/simple

commit 72dd8776073d2008d667d0acef3fe34db2a79ad7
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Sep 12 00:39:56 2021 +0200

    [sim/run_riscv_arch_test] do not make a local copy of sw

commit ccac8fc8cea0ede1bbf1966c55f9ecc3d13b4ae4
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Fri Sep 10 16:31:00 2021 +0200

    [sim] create subdir 'simple'

commit eb4ba9f608eac706f731ca197656401624deb09a
Author: stnolting <stnolting@gmail.com>
Date:   Sat Sep 11 19:08:44 2021 +0200

    preparing new release 1.6.0

commit 0fc4f5cacbd07a90852949ab19992040058514d1
Author: stnolting <stnolting@gmail.com>
Date:   Sat Sep 11 18:22:33 2021 +0200

    [docs] minor edits

commit 511e37b6b676779f716592c7b90f8e3f00e709a4
Author: stnolting <stnolting@gmail.com>
Date:   Sat Sep 11 18:22:22 2021 +0200

    [sw] optimized intrinsic libraries
    
    Intirnsics (pseudo custom instructions) for "Zfinx" and "Zbb" extensions
    * now using true inlining
    * no more pseudo operations
    -> faster execution; closer to the original/native instructions

commit 2bbb2f50f1ec964bd082a6b2b90f029e20baf844
Author: stnolting <stnolting@gmail.com>
Date:   Sat Sep 11 08:00:56 2021 +0200

    [README] minor edits

commit c65dcc872eeaa806e9b9c82412edd8e080add2d0
Author: stnolting <stnolting@gmail.com>
Date:   Sat Sep 11 08:00:23 2021 +0200

    [docs/ug] reworked simulation section

commit b28dbbd927e75c32da53792cb095f47c3fe901a0
Author: stnolting <stnolting@gmail.com>
Date:   Sat Sep 11 07:30:25 2021 +0200

    removed mstatus.sd and mstatus.fs bits
    
    according to the revised specs. these mstatus bits are hardwired to zero / not used by the Zfinx extension

commit bd3acc41053b888fe8c541ee6a670c360cef2aaa
Author: stnolting <stnolting@gmail.com>
Date:   Sat Sep 11 07:28:38 2021 +0200

    [docs] updated RISC-V specs.

commit 33d67f2d745de5437862768cdd89fccae9fafe06
Merge: 6246f0e8 e5181b77
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 10 17:55:46 2021 +0200

    Merge pull request #149 from umarcor/fix-windows
    
    [setup/osflow/boards/index.mk] do not set GHDL_PLUGIN_MODULE unconditionally

commit e5181b77b125098244ed76b87f1c1e3d771b2685
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Fri Sep 10 16:43:15 2021 +0200

    [setup/osflow/boards/index.mk] do not set GHDL_PLUGIN_MODULE unconditionally

commit 6246f0e8c0fe059bcf9f07af37ab71285ef764e1
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 10 16:24:06 2021 +0200

    [sw/common] added new makefile target "sim"
    
    can be used for in-console simulation of current application using GHDL and the default processor testbench ("simple"/script-based testbench setup)

commit 2c66af5cf1b5e97d59cd8cef09ea3c213d5336f8
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 10 12:27:20 2021 +0200

    [docs] clean-upa and fixes

commit e07f1f38781689089a61979f775f162f4af22efe
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 9 11:38:30 2021 +0200

    [docs] added bit-manip unit to file hierarchy list

commit f7afa9ba452a0b0f790113fcca4b06ef7405149b
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 9 11:38:12 2021 +0200

    [rtl] minor comment edits

commit 866ed7aba7deaa094381bc8ae8906c033748f011
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 9 10:48:34 2021 +0200

    [docs] added FAST_*_EN flags to SYSINFO

commit 4a2a1ac4ed9a6a7f295a65b7c77fdbbe32e08269
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 9 10:48:12 2021 +0200

    [sw] added FAST_*_EN flags to SYSINFO

commit a723d7342f2a8606d0108b4c390e204c6704b634
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 9 10:47:57 2021 +0200

    [rtl/core] added FAST_*_EN flags to SYSINFO

commit 0ab13ecfd2c7ec7f020cf33586e9ea8a165a8928
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 9 10:40:38 2021 +0200

    [rtl/core] minor typo fixes

commit eab859cb95751f537180109c91834d409fb5b9cf
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 9 10:36:33 2021 +0200

    [sw/example/processor_check] minor edit
    
    using custom instruction type with invalid opcode to check for illegal instruction exception

commit 87581cb8e77d5e3779a9dbf306bfb4e5d2995b6d
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 9 09:53:01 2021 +0200

    [README] minor edits

commit ea21c18ee8cc4da4b505d30526b898387e16d94c
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 9 09:52:46 2021 +0200

    [docs] added FAST_SHIFT option to Zbb extension
    
    -> performance option

commit 7cd9beae06db9c9d5f9e10062352f0eb035c1a46
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 9 09:50:57 2021 +0200

    [rtl/core] added FAST_SHIFT option to Zbb extension
    
    set `FAST_SHIFT_EN` generic true to implement full-parallel logic for all Zbb shift-realted instructins (like clz, cpop, rol, ...)

commit e1b640f285e5d09ca70d20429b85c82d94df13e9
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 9 09:04:43 2021 +0200

    [docs/figures] layout fix

commit e49608bca01c6d7d152a9330b89963ae70776515
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 8 21:20:05 2021 +0200

    [docs/figures] updated CPU diagram
    
    added Zbb co-processor

commit 119331a56a7b848a1586d5be01bee759f7c04f51
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 8 20:52:36 2021 +0200

    [rtl/core] added further CPU config notifiers
    
    * perfromance options: FAST_MUL_EN, FAST_SHIFT_EN

commit 51bf46c873f2805f0525d904e991361152723280
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 8 20:51:33 2021 +0200

    [sim] minor fix in default extension configuration

commit 5cea7bb563a5e5deab3d683547c88b1cef5897e5
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 8 19:35:22 2021 +0200

    :sparkles: [docs] added RISC-V Zbb bit-manipulation extension

commit cc19d52202e46b40dbdd3e4f61b7b27de2d9e56d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 8 19:33:05 2021 +0200

    [rtl7system_integration] added bit-manipulation extension

commit a2ef87c2f810260c3a867f5193bcd15f3d5f17ca
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 8 19:32:43 2021 +0200

    [sw] added Zbb test program
    
    using "intrinsics" for the Zbb instructions since there is no support in upstream gcc yet

commit 68a86909c02bb823a84343f9d0f6dd229b780248
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 8 19:26:17 2021 +0200

    [sim] added Zbb bit-manipulation extension

commit 3727819ce841a161776922fd8f638a0af9e59b89
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 8 19:25:51 2021 +0200

    [setups] added bit-manipulation extension

commit 1209e6b8e7f0e9a578ccb9c6f07534b1a487ae60
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 8 19:25:24 2021 +0200

    :sparkles: [rtl] added Zbb basic bit-manipulation extension

commit d5cba96a4ae1a974736c2f9afa37c3a5a8c23e04
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 8 18:04:38 2021 +0200

    [sw/lib] preparing support of Zbb CPU extension

commit 71e642bc0979b112c8eaf9170e0fdc0e07a14c2e
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 8 18:03:42 2021 +0200

    [sim/lib/source/rte] minor bug fix

commit 7739654d2f33cf36951495895a413184984688fe
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 8 17:45:35 2021 +0200

    [sim] integer overflow?! [WIP]

commit 46587fe697d01eec80f29b141fa131381af1aa12
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 8 17:08:04 2021 +0200

    [docs] updated B extension spec

commit 8725e4d9a40b02a5ee534e6b4a79998f15b197fb
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 8 17:07:35 2021 +0200

    [setups/radiant] setup now using neorv32_top (no "wrapper") [WIP] #145

commit 20e9f00a022eba1cbe93442efed2e7ea72e6350c
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 8 17:05:06 2021 +0200

    [rtl] fixed missing flash_sdi_i signal #145

commit f01ef87605ed41c22abddac816f7b1121bc18523
Merge: 8a08fd0f 66a7dc93
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 2 19:12:53 2021 +0200

    Merge branch 'master' of https://github.com/stnolting/neorv32

commit 8a08fd0fe36a718ac77891766bf75a7e4bbcdb45
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 2 19:12:49 2021 +0200

    [docs/datasheet] added more infromation to generic's description

commit 5ffee4fc9e05df0e8a38eb126a43e5d7a17739aa
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 2 19:12:24 2021 +0200

    [docs/userguide] minor edits

commit 29e11bdec043996b832df319bb6f4c98bb214d7f
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 2 17:55:16 2021 +0200

    [docs/userguide] added new section
    
    "Application-Specific Processor Configuration"

commit cce12eb9a0d949e88865be59b3be7431e053e87e
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 2 17:21:02 2021 +0200

    [setups] minor README edits

commit 66a7dc93a6d701ead0ef198280737233dd603219
Merge: b562c39c 5db03c1d
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 2 15:57:27 2021 +0200

    Merge pull request #144 from stnolting/terasic_cyclone_v_setup
    
    [setups] add terasic cyclone v starter kit

commit b562c39c22c2210e73ed48d38d05f22ca0b26725
Author: stnolting <stnolting@gmail.com>
Date:   Tue Aug 31 18:41:10 2021 +0200

    :bug: [sw/lib] fixed bug in watchdog reset function

commit 6706f858d426dd3b762dd0157eb4ed454794feac
Author: stnolting <stnolting@gmail.com>
Date:   Tue Aug 31 18:40:40 2021 +0200

    [sw/lib] whitespace fix

commit 5db03c1d425629327e39bf8412d458c9506266e2
Author: stnolting <stnolting@gmail.com>
Date:   Tue Aug 31 16:19:17 2021 +0200

    [setups] added terasic cyclone v starter kit
    
    sources provided by zs6mue

commit 79058c17e1c1b10d1573c8712d754bd22300f0f6
Merge: afc5dca4 bb3b9364
Author: stnolting <stnolting@gmail.com>
Date:   Tue Aug 31 13:54:29 2021 +0200

    Merge pull request #139 from zipotron/AlhambraII_and_ULX3S_boards
    
    Added AlhambraII and ULX3S boards

commit afc5dca4840171510082f88cd53de9f544f4a83a
Merge: 6939e819 f4813c57
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 30 21:08:58 2021 +0200

    Merge branch 'master' of https://github.com/stnolting/neorv32

commit bb3b9364efe653bb045b2ff2e2e7b9124effa9ca
Author: zipotron <zipotron@gmail.com>
Date:   Mon Aug 30 19:01:56 2021 +0300

    ULX3S rewired reset button, and code cleaned

commit 58d20c5bb101135098a62fece38fc3eaf4ffe546
Author: zipotron <zipotron@gmail.com>
Date:   Sun Aug 29 23:41:14 2021 +0300

    AlhambraII working, UART issue fixed, ULX3S dirty code cleaned

commit 195adb7086f6db408094594d4dce2f4441db0820
Author: zipotron <zipotron@gmail.com>
Date:   Sun Aug 29 23:17:40 2021 +0300

    ULX3S Working, hart led blinking, UART connection suscess and tx and rx reacting

commit f4813c577b0ea77c6885e51111997b640d0460ed
Merge: 8bc7d23a f56d7d64
Author: stnolting <stnolting@gmail.com>
Date:   Sun Aug 29 14:44:32 2021 +0200

    Merge pull request #143 from henrikbrixandersen/doc-fixups
    
    SYSINFO documentation fixups

commit f56d7d64a258959ac8b6ce4ab385fd14a65a735c
Author: Henrik Brix Andersen <henrik@brixandersen.dk>
Date:   Sat Aug 28 15:12:13 2021 +0200

    [docs] remove double documentation for SYSINFO_FEATURES_HW_RST
    
    Remove the double documentation for bit 15 (SYSINFO_FEATURES_HW_RST)
    of the SYSINFO_FEATURES register.

commit 6c38fb734ec748a066a545e47ebfc040bbc49e15
Author: Henrik Brix Andersen <henrik@brixandersen.dk>
Date:   Sat Aug 28 15:10:52 2021 +0200

    [docs] add missing formatting to the CPU_SYSINFO register table
    
    Add missing formatting (leading underscores) to the CPU_SYSINFO
    register table.

commit 6939e819c062fc6274a74e31c651dfb058083320
Author: stnolting <stnolting@gmail.com>
Date:   Fri Aug 20 13:06:05 2021 +0200

    Update run_riscv_arch_test.sh

commit 744d79eef10ca8f709ca4a675361a5c8d4cb9c06
Author: stnolting <stnolting@gmail.com>
Date:   Fri Aug 20 12:53:36 2021 +0200

    :construction: [riscv-arch-test] minor edits (E extension)

commit 9249abcc68d4969764cc5fbc06300a2f1755a657
Author: stnolting <stnolting@gmail.com>
Date:   Fri Aug 20 12:41:41 2021 +0200

    [riscv-arch-test] added rv32e tests :construction: [WIP]

commit b2d5fa7b4620ed9b8317895ca2022fc400f061b7
Author: stnolting <stnolting@gmail.com>
Date:   Fri Aug 20 12:40:37 2021 +0200

    updated riscv-arch-test submodule to latest

commit 8bc7d23a9037e108612d97f5de1e4e7b65d60b67
Author: stnolting <stnolting@gmail.com>
Date:   Fri Aug 20 12:11:25 2021 +0200

    [rtl] trigger reset (also) via bitstream

commit 32e28e15977e9192ba32a13b81a22053c6f480c0
Author: stnolting <stnolting@gmail.com>
Date:   Fri Aug 20 12:10:09 2021 +0200

    [rtl] minor edit

commit 43266951e2805de5c5ec43582d7ac6c5c0dc4097
Author: stnolting <stnolting@gmail.com>
Date:   Fri Aug 20 09:59:26 2021 +0200

    [.github] fixed Windows workflow

commit 67ef58fc5c7335320a99a09ee092c616ecfc1097
Author: zipotron <zipotron@gmail.com>
Date:   Thu Aug 19 22:54:27 2021 +0300

    Bugfix - UART TX and RX constrains was fliped

commit 2b8daf677e7c88fa474799dc3ea6851b247b48a6
Merge: a2e02a17 e59683e5
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 19 17:43:27 2021 +0200

    Merge branch 'master' into pr/139

commit e59683e5ceff410d915b459b1c5b64673200386c
Merge: d657e7d8 6f3b0051
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 19 17:41:18 2021 +0200

    Merge pull request #142 from stnolting/split_templates_folder
    
    split rtl/templates folder

commit d657e7d8ef5b9bed8480f55c8b1dfe046dcb02ce
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 19 13:40:34 2021 +0200

    [docs] removed custom `mzext` CSR
    
    moved information flags to new `SYSINFO_CPU` register

commit b4a2b39bdb733acec693ce3764039a954438c2de
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 19 13:36:27 2021 +0200

    [rtl/core] updated bootloader image

commit e4b29674a25ddf50789f38fe0ed99de83963f1c3
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 19 13:32:05 2021 +0200

    [sw] removed custom `mzext` CSR; moved info o new `SYSINFO_CPU` register

commit ee69d0678230c9e57a40e8c9adbf893f43de12ea
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 19 13:31:07 2021 +0200

    [rtl/core] moved mzext flags to new SYSINFO register

commit c078e0e1e5dbc338e0ea631eeab10c1837ac3169
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 19 13:30:48 2021 +0200

    [rtl/core] removed custom `mzext` CSR

commit 6f3b0051e97526e3d2cb39aba5fa53a0531eb548
Merge: 8c344f54 48fe277e
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 19 12:47:23 2021 +0200

    Merge branch 'master' into split_templates_folder

commit 48fe277e68e81ab63a1851f782844114d8814b93
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 19 12:35:20 2021 +0200

    version update

commit 17e7651c61c23d0f0f89038cea7c2ca8a85a12d6
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 19 12:35:07 2021 +0200

    [sw] RTE typo fix

commit 5d548f43ea452326b422cc831086a543bcf3afbb
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 19 12:29:31 2021 +0200

    [sw] remove USER_CODE generic

commit fd31b5b4ccfe7d80f7118801e6872729ff0462e6
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 19 12:29:15 2021 +0200

    [sim] remove USER_CODE generic

commit cc055bce9fcb82577e6286e4a4b0fe1a00a08414
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 19 12:29:00 2021 +0200

    [setups] remove USER_CODE generic

commit d83eefde7047a87ebc96ada77d13264c7b2c42cd
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 19 12:28:48 2021 +0200

    [rtl] remove USER_CODE generic

commit 8a9b5fb31ea53a70d6eb55724f203fbcc8e498ad
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 19 12:28:33 2021 +0200

    [docs] remove USER_CODE generic

commit e467decb43bab51663cb736145991501394564c0
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 19 11:50:21 2021 +0200

    [bootloader] added option to disable SPI module
    
    and related bootloader options (like load/storing executables from/to SPI flash; SPI auto-boot)

commit f490c76c9cdfac9def91c2e0236834eacf3a8ed1
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 19 11:43:40 2021 +0200

    minor edits

commit de708791f06475117fd5d35eb08c0edccae65c77
Author: stnolting <stnolting@gmail.com>
Date:   Wed Aug 18 20:51:37 2021 +0200

    [sw, sim] fixed Zifencei riscv-arch-test test

commit a23592d37c1d58f72738617e11f8d1b30c2a72f6
Author: stnolting <stnolting@gmail.com>
Date:   Wed Aug 18 20:41:22 2021 +0200

    [.github] added Zifencei test to riscv-arch-test workflow

commit 6719a9f6fcc3c8b132d3a41af73f6246e25ea79d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Aug 18 20:40:57 2021 +0200

    [sim] added pre-initialized IMEM (RAM) module
    
    :warning: for simulation only!

commit 42129abcded89fa4b5a621a8ef7354c8147a7aeb
Author: stnolting <stnolting@gmail.com>
Date:   Tue Aug 17 15:38:59 2021 +0200

    [sw/lib/include/neorv32_twi] added missing prototype

commit 8c344f54f5035677c41f717179e8aa29c64e7d8c
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 16 20:35:06 2021 +0200

    [setups/osflow] path fix

commit a972b2cf15d385a8ebe33cc8470cf743120e915b
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 16 20:31:00 2021 +0200

    [sim] adapted new rtl folders

commit 2a00b99ea87cab2781a74b2d33accdc73bf1872c
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 16 20:30:46 2021 +0200

    [setups] adapted new processor_templates folder

commit 9627be7db7cafa56490ced7479d519cd4072b732
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 16 20:30:18 2021 +0200

    [doc] adapted new rtl folders

commit fe64b1cd09a035bf2c9841b2285dc2587aa685f8
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 16 20:10:29 2021 +0200

    [rtl] split templates folder

commit a2e02a17fdca6330cf314ca5138750235a30c1a3
Merge: 00255cca 46ca6c71
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 16 18:59:50 2021 +0200

    Merge remote-tracking branch 'origin/master' into pr/139

commit 46ca6c71b3b57377f1740a3d1fce00c5031bdbfc
Merge: 522bd3ce 9ff3e040
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 16 18:53:32 2021 +0200

    Merge pull request #137 from stnolting/move_osflow_examples
    
    moved osflow "examples" folder

commit 522bd3cef8606356276f9e4b0f7329696f1c1a17
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 16 18:29:29 2021 +0200

    [sw/image_gen] renamed *.cpp -> *.c

commit ac41ecf07120fb97e79789f2a19b0721cb825a1f
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 16 15:50:04 2021 +0200

    [rtl] minor CPU control logic optimizations & comment edits

commit 0b1a478a0f07be25c325896ffbe2e63fa0d58150
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 16 15:16:29 2021 +0200

    [sw/example/processor_check] added MRET test

commit 15385d79d7d0ab7f5e81ce64cb408cfad6cb3493
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 16 15:16:02 2021 +0200

    [sim] adapted number of expected test cases

commit 00255cca9500c35e6d704a9c6e1caf26fadeae34
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 16 12:53:31 2021 +0200

    removed PLL, added simple reset generator

commit 50fc80a7e121d1084726e4712ef6132d19cab64c
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 16 12:49:29 2021 +0200

    minor edits

commit 7259831b9a806819569b8c784241a401aae57776
Author: stnolting <stnolting@gmail.com>
Date:   Sun Aug 15 16:18:18 2021 +0200

    [sw/example/dhrystone] minor edits

commit 6abfc3df6487eb1e58e83ae501fb95f972335b17
Author: stnolting <stnolting@gmail.com>
Date:   Sun Aug 15 13:43:45 2021 +0200

    [sw] added Dhrystone benchmark port
    
    :construction: work in progress

commit 8a4c0c6d838085ba4d1c8aae8ed738c00cee2f44
Author: stnolting <stnolting@gmail.com>
Date:   Sun Aug 15 10:58:38 2021 +0200

    :bug: [rtl] fixed bug in MRET instruction
    
    * bug caused an exception if user mode was not implemented
    * bug caused by modifications in v1.5.8.8

commit 0000e7baf92aa2be09cfee6e4f0ef6004332d598
Author: stnolting <stnolting@gmail.com>
Date:   Sun Aug 15 10:55:53 2021 +0200

    [sw/lib] minor edits
    
    * ensure that read-only memory-mapped registers are identified as such by the compiler

commit 9ff3e040ca0c02fa0b1e618e954f6cd8b7ef42fb
Author: stnolting <stnolting@gmail.com>
Date:   Sun Aug 15 09:54:40 2021 +0200

    minor README edits (wip)

commit ded8d73c65bf2c1e6e08f90611bfef3dcc26337c
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 14 21:45:53 2021 +0200

    [CHANGELOG] added new test setups

commit 71e29451a5cd9b4fe6a951e79e70fd950e0f70cd
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 14 21:45:23 2021 +0200

    [rtl] minor comment edits

commit 9b6303c5715481c6ece4cb047788f61ec62ee4c4
Merge: 8bf4b702 a482d215
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 14 19:37:01 2021 +0200

    Merge pull request #136 from stnolting/add_rtl_test_setups
    
    ‚ú® add rtl/test_setups

commit b38b2aa7375f4e426020811068246122a25e4593
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 14 19:04:59 2021 +0200

    reduced mem sizes: IMEM=4kB, DMEM=2kB

commit a482d2153c00b7fa47a63209e0e06f93c97118d2
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 14 09:25:30 2021 +0200

    [vivado] now using new neorv32_test_setup_bootloader.vhd

commit c2b1bfff549f4050c31c5768dece92bf1f3c6c5b
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 14 09:25:05 2021 +0200

    [quartus] now using new neorv32_test_setup_bootloader.vhd

commit 795a40e8b20e3cc95ac1a4ff4d69f9966d81542c
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 14 09:24:42 2021 +0200

    [rtl/test_setup] typo fix

commit 31475399bcb58619f0b69c8ffda18294e3b9c477
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 14 09:22:08 2021 +0200

    [rtl] removed deprecated templates/test_setup
    
    rtl/test_setups/neorv32_test_setup_bootloader.vhd provides the same functionality and is illustrated in the user guide

commit 9c593549c1e1e288cce50abba0e5c2a0e2e7be21
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 14 09:08:27 2021 +0200

    [userguide] added link to new test_setups folder

commit 8bf4b702f6a64cd1c71f6cdab3a1f49526b0cbf8
Author: stnolting <stnolting@gmail.com>
Date:   Fri Aug 13 14:37:58 2021 +0200

    preparing new release [v1.5.9]

commit 397296f064551f2797951e6f471bfd39cd5672f2
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 12 17:35:05 2021 +0200

    [setups/README] added PR's boards

commit 354dd37c3b75b2de53c132b1e780f9357e67b488
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 12 17:23:20 2021 +0200

    typo fix

commit 04af9fb1c595c5dc9dfed83c1c5fe7929f835041
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 12 17:15:35 2021 +0200

    removed PLL, minor signal renaming

commit 8570a27b902802d06fd287d6d3fad09eb22707b9
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 12 17:13:52 2021 +0200

    renamed UART signals

commit faa904f2c108ae9aae7f680d070122cef6f8f24f
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 12 17:05:33 2021 +0200

    [.github] added ULX3S implementation

commit bc400b4902f10afe9d5e8982add4ebf43b872238
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 12 13:20:08 2021 +0200

    [sw/common] added RISCV gcc config output to info target

commit 87525f3e50ded5bf1152f25f366a4e5974606b2e
Author: zipotron <zipotron@gmail.com>
Date:   Wed Aug 11 22:02:22 2021 +0300

    ULX3S Synthesis fix

commit bff5293681395ae2d17e5dce558f5b1cb27bd090
Author: stnolting <stnolting@gmail.com>
Date:   Wed Aug 11 17:28:32 2021 +0200

    fixed memory HDL include

commit 20b219c8340da66f8aaefa1a678e3b55664d2949
Author: stnolting <stnolting@gmail.com>
Date:   Wed Aug 11 17:22:35 2021 +0200

    DMEM = 2kB

commit 8903de5d830c74adff8122614d4f85d67377053e
Author: stnolting <stnolting@gmail.com>
Date:   Wed Aug 11 17:18:42 2021 +0200

    8kB IMEM; 4kB DMEM

commit e777498690fd98f77e60cdc5f6571873c4d776ca
Author: stnolting <stnolting@gmail.com>
Date:   Wed Aug 11 17:07:38 2021 +0200

    removed RGB drive; added on-board LEDs

commit 071b63d04e9071f7cc6c44651ab2790e5565f463
Author: stnolting <stnolting@gmail.com>
Date:   Wed Aug 11 17:06:48 2021 +0200

    removed SPI pins; added all on-board LED pins

commit 2e5c8847d7a72214785fd4e67ed74265f98ed64d
Author: zipotron <zipotron@gmail.com>
Date:   Wed Aug 11 15:56:05 2021 +0300

    PMOD references removed from .pcf file. Unexistent USB port removed for top of VHDL

commit 39dc746d7eb1a8733f1770c5290ad0eddd42712b
Author: stnolting <stnolting@gmail.com>
Date:   Tue Aug 10 19:28:07 2021 +0200

    removed HF_OSC; using external clock [TEST]
    
    seems like there is no HF_OSC primitive in the iCE40HX family; revert this if I am wrong ;D

commit 0bd9865a44221974e9137b4740ffb3742d6e1197
Author: stnolting <stnolting@gmail.com>
Date:   Tue Aug 10 19:03:01 2021 +0200

    [.github] added AlhambraII board (PR) to Implementation workflow

commit f1f25c58f97566d1df7f4fabb6f8df1e0a4a5414
Author: zipotron <zipotron@localhost.localdomain>
Date:   Mon Aug 9 21:44:59 2021 +0300

    Added AlhambraII and ULX3S boards, Alhambra failing in the design, maybe optimization, ULX3S Failing for some misconfiguration in Makefiles

commit dd55e1aa3f6e8e8169510416fe79238a213c7617
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 9 18:56:22 2021 +0200

    [CHANGELOG] added SemVer note (wip)

commit 19c5110e0ca2ea484db5db2fcfe280ebc799902a
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 9 18:48:45 2021 +0200

    [CHANGELOG] minor edits

commit 980b385b660c923855c9d5247d0ab5a7520e8904
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 9 18:42:37 2021 +0200

    [docs] minor citing edits

commit b3797af5790a8c547e41d5d983f3677c1cd860b1
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 9 18:06:32 2021 +0200

    [docs/userguide] added note: (too fast) external clock

commit 7c3967f074e3a3c9dbe0a33ab1926b1dc71dc2a3
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 9 17:54:20 2021 +0200

    [docs/userguide] added signal polarity note

commit 8e02127153055ff51d1b371f582a4c54c2b17f40
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 9 17:42:07 2021 +0200

    [rtl/test_setups/README] fixed links to user guide

commit 7c6fafcb4390b8e08eac762124e6cc696069da00
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 9 17:31:44 2021 +0200

    [setups/osflow] fixed verilog module path

commit fc9cb6d15c9046d37f6c44ebf383bd6e43112e57
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 9 17:30:09 2021 +0200

    [setups/osflow] removed obsolete variables

commit 7aacec16ac3bde0776096e84123451dfc249a5c6
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 9 17:29:46 2021 +0200

    [setups/osflow/README] comment on "partial makefiles"

commit 49fdd28e706f56e3b8aaa3665b3625849fbcf04d
Author: stnolting <stnolting@gmail.com>
Date:   Sun Aug 8 17:02:17 2021 +0200

    [rtl] updated pre-built images

commit 7cbcec9ce3dcd834e94142703c3e5a91abaeaa83
Author: stnolting <stnolting@gmail.com>
Date:   Sun Aug 8 17:01:08 2021 +0200

    [rtl] reworked register file x0 logic
    
    * any write access to x0 will be masked to actually write zero
    * no special treatment by the CPU control unit required anymore
    * first instruction after hardware reset should write _any_ value to x0 (implemented in start-up code crt0.S)

commit 1610281c4efb4adbea6e8a8712c83a5321db0b6f
Author: stnolting <stnolting@gmail.com>
Date:   Sun Aug 8 16:45:00 2021 +0200

    minor edits

commit e145d3c20fb24b71ad98a887e3bf8f5c429e8f3a
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 7 22:22:33 2021 +0200

    [setups/osflow] added new "board_top" dir to README

commit 8a46f27b25a6cfb576d19993b79d87ebc79dfc5e
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 7 22:22:10 2021 +0200

    [.github] adapted "Implementation" workflow

commit a369598ba4c27b704fc8fa86f0dac7086f069aaa
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 7 22:17:53 2021 +0200

    [setups/osflow] re-added makefile

commit 419ee0058e4ad89e1308291e6138fdfba144a252
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 7 22:17:29 2021 +0200

    [setups] moved `examples/*` to `osflow/board_tops/*`
    
    * removed original examples/README.md (there was no new information in it)

commit 70edf18fa3859be2d9c433a731547b1d6a0274f9
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 7 22:06:50 2021 +0200

    [docs] rework: "execution safety" -> "full virtualization"

commit 3815cd78b2fd6737e8bcf816e3c1f49acd4f78aa
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 7 21:51:33 2021 +0200

    [setups/osflow] edited README (WIP)

commit f8205daeaf07e610ee6a96f0627e943301abed8e
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 7 21:49:33 2021 +0200

    [setups/examples] added help target (=default)

commit 106cd06934d322e92eb6462722747a07f0498c89
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 7 21:27:11 2021 +0200

    minor typo fix

commit 0bd95a3591943e3bd06fe443ab3b548f2574a8ef
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 7 19:59:00 2021 +0200

    minor edits

commit 8cb3d4cf1f015fa8da926f399dab3b9869629fd4
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 7 18:05:23 2021 +0200

    :bug: [rtl] fixed DRET and MRET trapping
    
    * `dret` has to trap if executed outside of debug-mode
    * `mret` has to trap if executed in privilege modes less than machine-mode

commit b961af3c79f16ae13d8d0298373323c8c4fe576b
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 7 16:58:09 2021 +0200

    minor typo fix in README

commit 837e1f173ddc28961c861852636487ec32dd5237
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 7 16:44:02 2021 +0200

    [docs/datasheet/overview] added test_setups folder

commit 80f7f2c00f26a023acb201e8b303dd01c3025577
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 7 16:40:57 2021 +0200

    [rtl] added test_setups to rtl/README.md

commit c05b9f05c9fd4a90abd2dd238f3b57843e08f1e5
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 7 16:38:00 2021 +0200

    [docs/userguide] now using test_setups + minor edits

commit da7a59986ec7b273341de22c1ea1e177ff64017d
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 7 16:33:04 2021 +0200

    added rtl/test_setups
    
    * README to illustrate test setups
    * test setups VHDL files (can be uses as TOPs)
    * adapted GHDL setup script

commit 6331568fc1925ab4190875159f2ea9ae67d45be2
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 7 16:02:28 2021 +0200

    minor README updates (wip)
    
    :warning: some READMEs are work-in-progress

commit fb51738c4c35135a535011559a6e0e75843feab1
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 7 15:59:54 2021 +0200

    [setups] reworked README

commit cfc442700b1fb4b7252a27e49b05a6cc8dd33afb
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 5 17:31:39 2021 +0200

    [docs] added mstatus.SD and mstatus.FS bits
    
    used to control the state of the FPU; if mstatus.FS = 00 all FPU instructions and related CSR accesses will raise an illegal instruction exception

commit 5d39d65e8c8179b62b29d658a59e4c17b4c824cc
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 5 17:31:08 2021 +0200

    [sw] added mstatus.SD and mstatus.FS bits

commit 32826d2183998dd86ddd97c475680ce2db88da54
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 5 17:30:09 2021 +0200

    [rtl] added mstatus.SD and mstatus.FS bits
    
    these bits are hardwired to zero if CPU_EXTENSION_RISCV_Zfinx = false

commit fb70f518648dd3715a1e0553931297ec53383484
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 5 16:52:24 2021 +0200

    [docs/datasheet] clean-up of folder overview

commit 01ec016926f7c7ae6b95ef78a37711462bcfca9c
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 5 16:21:56 2021 +0200

    [docs/ug] added Xilinx IP block designer

commit 4588d991eb73980aeb49ac31df1ce87e2470948a
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 5 16:21:26 2021 +0200

    minor edits

commit 81c9d44db90317a694a8bf022fe1d48d22e1416e
Author: stnolting <stnolting@gmail.com>
Date:   Tue Aug 3 20:23:57 2021 +0200

    [sw] added (debugging) symbols to linker script

commit 95194aee83657e04a7e038c9a47a8185c5a1655e
Author: stnolting <stnolting@gmail.com>
Date:   Tue Aug 3 20:23:24 2021 +0200

    :bug: #134 was a bug

commit ff055298fb5d2d5ccee30b67eff1488296e8d667
Author: stnolting <stnolting@gmail.com>
Date:   Tue Aug 3 16:37:43 2021 +0200

    [sw] clean-up of linker script #134

commit 28b9ff05089d00c5c11ef8b68ac4cc11bbe09652
Author: stnolting <stnolting@gmail.com>
Date:   Tue Aug 3 16:36:31 2021 +0200

    added 'mconfigptr' CSR
    
    * RISC-V priv. ISA spec. v1.12
    * CSR is not actually used yet (always zero)

commit 5f2425971d87a3adbd437778d76dcdcb331f41dc
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 2 13:12:05 2021 +0200

    [docs/figures] minor update

commit 5dcf1cac87bf54ea6def080b2912cd9d2e00a51b
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 30 16:17:24 2021 +0200

    [sw/image_gen] updated (legacy) UART upload script #133

commit ff75c2fe9c00784f55d1c0d5ba57d0c08f4052ac
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 30 16:12:33 2021 +0200

    [rtl] fixed minor top entity bug #133
    
    Vivado "issue": generic defaults need a _fixed-size_ intialization value

commit 9e2d0f245de1439ec17d3852262e7d4626b57044
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 26 15:07:42 2021 +0200

    :bug: [rtl] fixed **major bug** in CPU interrupt system
    
    interrupts during memory accesses (load/store instruction) terminated those memory accesses violating the crucial "instruction atomicity" concept: traps (interrupts and exceptions) must only intervent _between_ instructions

commit 55198c617088e8a6a7d644867be35022fb82b1f0
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 26 12:49:37 2021 +0200

    [sw] typo fix (in comment)

commit 1f416745e5d38417ead598f961111a1d6b1c91cb
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 25 20:48:33 2021 +0200

    [rtl,sw,docs] added 'mstatus.TW' CSR bit

commit df6a45e0191bb945552284d778a2f0bc28c72fdd
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 25 13:27:47 2021 +0200

    :bug: [rtl] fixed bug in 'E' ISA extension
    
    extension could not be enabled due to missing generic propagation

commit c5fb92c155d56debe730ea7f7c85f5f5fbdd1255
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 25 13:27:04 2021 +0200

    [rtl] clean-up of generic defaults
    
    this is a legacy thing. now only the processor top entity provides defaults for (all) the configuration generics

commit 7378e75fadb661c2bbef3976cf08ef24357d9c15
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 25 11:09:51 2021 +0200

    [docs] minor edits: HPM counters are accessible in m-mode only

commit 4830a5bbd01d2106a9c5e57c5022ef197b910dda
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 24 21:03:53 2021 +0200

    fixed template wrappers

commit c6cf5d75fc8f1afce64809eeae84dd8fa0f4d8f6
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 24 20:20:45 2021 +0200

    [rtl, docs, sw] exposed advanced external interface configuration options as new generics

commit 80fd4c39f21eded360a3a9883661b0a97578a784
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 24 20:20:13 2021 +0200

    [rtl] exposed advanced external interface configuration options as new generics

commit b453d9024cbca4c61962f628e59dcf374836fee3
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 24 19:49:00 2021 +0200

    machine-level interrupts (top entity) are now edge-sensitive

commit d9c76143c38cdb041f04ec88acc2399f74129058
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 24 19:07:53 2021 +0200

    [ocd] minor clean-ups (thx Niko)

commit 984966cf8a50749214c4d6ca866a39d2f0b57626
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 22 12:03:23 2021 +0200

    preparing release 1.5.8

commit 74ea46a4172e2717eb122f56c05213bcf9983451
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 22 11:10:49 2021 +0200

    minor edit in start-up code
    
    very first instruction is now "lui zero, 0" (just another dummy)

commit 8b8da121c8a01814f6dfcca072cac4840fd07418
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 22 11:07:28 2021 +0200

    (re-)added mstatush CSR
    
    CSR is r/w, but writes are ignored and reads always return zero (CSR is implemented / CSR address is assigned for RISC-V priv. arch. spec compatibility)

commit 179045698473437e8c3613a0321655ddeb6836ee
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 21 21:01:31 2021 +0200

    [docs] reworked NEOLED module
    
    * simplified IRQ system - now using FIFO half-full condition
    * added top generic to configure TX FIFO depth
    * added option to send RESET (strobe) command

commit b1c1dd992321b5ecde8fbe8caf9e1e90dee38580
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 21 21:00:23 2021 +0200

    [sw] reworked NEOLED module

commit 9e68afa69279f16edab2708ecf79d2c15abc3c63
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 21 20:59:29 2021 +0200

    :sparkles: [rtl] reworked NEOLED module
    
    * simplified IRQ system - now using FIFO half-full conditions
    * added top generic to configure TX FIFO depth
    * added option to send RESET (strobe) command

commit 2602de0e652153c2008f79f95d136e9348bddb48
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 21 19:23:42 2021 +0200

    :bug: [rtl] fixed minor bug in SLINK code
    
    simulation issues due to missing signals in sensitivity lists

commit 5ef3fc672deb6147ec5233e4aa370896b3652450
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 18 13:34:46 2021 +0200

    [rtl] added top generic to configure CPU's instruction prefetch buffer size

commit cea7a618258952e6fde975d1de426939dd8ada3c
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 18 13:13:01 2021 +0200

    clean-up of processor top entity #128
    
    using default for ALL generics and input signals;
    * generics are "off" by default
    * input signals are 'L' for control signals and 'U' for data signals by default

commit 245e701a05e98e0498fc1eff2b59afbba7a3519b
Merge: ad03afa8 1a3173ca
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 14 22:08:41 2021 +0200

    Merge pull request #116 from umarcor/ci-containers
    
    [ci] add workflow 'Containers'

commit ad03afa8780969edd0f69dac5a2cab4a5f0c4f93
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 14 21:49:36 2021 +0200

    [docs] reworked SLINK interrupt concept #122

commit 2ed8dffa60e407ec4d06f81cd83272988880a90b
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 14 21:49:17 2021 +0200

    [sw] reworked SLINK interrupt concept #122
    
    added functions to check FIFO half-full fill level

commit 1705d42ce0a7776a138d8d4cf631be5ccb849293
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 14 21:48:32 2021 +0200

    [rtl] reworked SLINK interrupt concept #122
    
    SLINK now provides FIFO half-full interrupts

commit b95258a6a859bdea3bcff836610acaf9a5d1a8db
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 14 21:37:54 2021 +0200

    [sim] minor bug fix

commit a590b8175668b2575118e1fe05b398f885de6dfb
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 14 21:35:54 2021 +0200

    [rtl] added level output to processor FIFO component

commit 0251fe4180da0672125eed36e100c88ac13b9fbc
Merge: 1afbf514 1b23e7ce
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 13 20:00:22 2021 +0200

    Merge pull request #127 from umarcor/ci-win
    
    [ci/windows] fix RISCV_PREFIX

commit 1b23e7ce61bd13af73ad57f05877a6b5cdff297a
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Mon Jul 12 18:36:28 2021 +0200

    [ci/windows] fix RISCV_PREFIX

commit 1a3173ca215c9f936bfcf00abf1aaffb2679640c
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Tue Jul 13 17:47:49 2021 +0200

    [ci] use custom container 'sim' in workflow 'Processor'

commit 008e429dc4840817ef476f858dbc6f75612f21ea
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Tue Jul 13 17:47:24 2021 +0200

    [ci] use custom container 'impl' in workflow 'Implementation'

commit e99a1777dde1d7286ed98fa033cb356eb49945e4
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Tue Jul 13 17:46:40 2021 +0200

    [ci] add workflow 'Containers' for building custom images on top of the ones from hdl/containers

commit 1afbf51489e195553c5c442288f026ba6e96d4ec
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 13 16:40:40 2021 +0200

    [rtl/templates] fixed typo (#126)

commit e6da52c4f16e0ebd4888953b7e58c147e544e6b0
Merge: 3c4d8047 2684e0b4
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 13 16:19:09 2021 +0200

    Merge pull request #124 from umarcor/sw-parallel
    
    Split ISA test suites in multiple jobs and rework makefiles

commit 3c4d804794121ca8820e3f959ed430286924b2e7
Merge: 8ba1e8df 325bf2cc
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 13 15:24:23 2021 +0200

    Merge pull request #125 from jeremyherbert/patch-1
    
    Fix source/sink mixup in SLINK docs

commit 8ba1e8df3ea676292fa5ed78c48d2069295675e1
Merge: dd079dfd 9375c8e5
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 13 15:10:35 2021 +0200

    Merge pull request #123 from umarcor/docs-isa-test
    
    [docs] update references to isa-test

commit 9375c8e53efd71fb7c82ad42aec6d5e28562eecf
Merge: 1d80b4b1 dd079dfd
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 13 15:10:20 2021 +0200

    Merge branch 'master' into docs-isa-test

commit 325bf2ccd82e9857527e521957ab7fb3c691bdff
Author: Jeremy Herbert <jeremy.006@gmail.com>
Date:   Tue Jul 13 14:00:30 2021 +1000

    add link to AXI4-Stream documentation

commit 2684e0b4f04acc316e04be61cc6ed9812696c823
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Jul 11 07:11:06 2021 +0200

    [sw/isa-test] move RUN_TARGET to common.mk

commit da5711a30ac7bd3f80b23f70c48ffbd8bd0f601f
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Jul 11 06:39:33 2021 +0200

    [sw/isa-test] use top-level generics instead of sed

commit 1ad87022ff29571031b0e67934b983c4e6faf56c
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Jul 11 05:59:04 2021 +0200

    [sw/isa-test] add common.mk

commit 064e5c84902896f0ee6818d594741d77382bce8a
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Jul 11 05:12:43 2021 +0200

    [ci/riscv-arch-test] split test suites in multiple jobs

commit 6d596414936334ec93197ec9e19befb2ab1f9538
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Jul 11 02:45:52 2021 +0200

    [sim] split ghdl setup and run

commit dd079dfdbb00cf2fbeff70736942e341bee49a91
Merge: 207122d4 5b380dc5
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 12 18:47:23 2021 +0200

    Merge pull request #118 from umarcor/sw-common
    
    [sw/example] add common.mk

commit 5b380dc56b54a9ab4575d88f99ac848344eae9e8
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Mon Jul 12 13:16:54 2021 +0200

    [sw/example] define NEORV32_HOME

commit 8eb3dad8e1d8f68d379636515ea0ce0f9bcc1b58
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 12 12:28:46 2021 +0200

    [docs] minor edits: central makefile for SW

commit c849e2b5eb1b5d42556438fd4c86ff2fe6eef92f
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 12 12:28:07 2021 +0200

    [sw] added usage of central makefile

commit 0fcb1d57c87cc76c220885e9ef2214072ac30134
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 12 12:27:03 2021 +0200

    [sw] moved central makefile to common

commit 7d4f89fd368cfe41b93203f990fcc848cd9e8daa
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Jul 11 19:27:00 2021 +0200

    [sw/example] add common.mk

commit 1d80b4b1629f43ba0ab7f1582aa6f44d70bd0528
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Mon Jul 12 16:54:08 2021 +0200

    [docs] update references to isa-test

commit 207122d45a7774adbd3e70f98544c8f267b21f58
Merge: fd51fe7b 773686de
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 12 17:23:54 2021 +0200

    Merge pull request #119 from umarcor/test-time
    
    [riscv-arch-test] measure execution time of each test

commit fd51fe7b08a7f0e1d6e8a4c58c507ab4da7c648d
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 12 17:07:32 2021 +0200

    minor edits and updates
    
    due to moved riscv architecture test folder(s)

commit 773686de981a0a1a15f67f09933f51f3b401544a
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Jul 11 20:59:38 2021 +0200

    [riscv-arch-test] measure execution time of each test

commit aa769fa21021e7d2d5f704e6dc6528b734ece029
Merge: 68ebc325 53662299
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 12 16:39:20 2021 +0200

    Merge branch 'master' of https://github.com/stnolting/neorv32

commit 53662299f4e42edb1a712b3d32732a97a789d39d
Merge: 5832ce53 f77f5e25
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 12 16:38:45 2021 +0200

    Merge pull request #117 from umarcor/sw-move
    
    mv riscv-arch-test sw/isa-test

commit f77f5e25d80af26407eda7f316c7a8320caef63b
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jul 10 05:45:03 2021 +0200

    [sim] mv rtl_modules/neorv32_imem.vhd neorv32_imem.simple.vhd

commit 822a559375230c3540bef4836cdbf9f2a570bb83
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jul 10 05:31:03 2021 +0200

    [riscv-arch-test] update readmes

commit 87236b4e5de61755fb99633ad9e66811e56f60cc
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jul 10 05:22:22 2021 +0200

    mv riscv-arch-test sw/isa-test

commit 8cb0df7cea28d610ea290fc5efdaf02b994a0512
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jul 10 04:21:14 2021 +0200

    [riscv-arch-test] move run script to subdir 'sim'

commit 11c1f90b677389b6fe21b48f70415e661bb641a9
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jul 10 03:54:33 2021 +0200

    [riscv-arch-test] move submodule out of subdir work

commit e4e9393de64b934b9c17e9dc4976ac02597b621b
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jul 10 03:16:45 2021 +0200

    [riscv-arch-test] simplify hierarchy of port-neorv32

commit 5832ce5316d2572e977b15210dfc3225c1a9432f
Merge: e4bc862d efaa87d6
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 12 13:37:55 2021 +0200

    Merge pull request #120 from umarcor/sim-workdir
    
    [sim/ghdl] use --workdir=build

commit 0c4b2af18b332a5158c39f8caf57e7aa738da853
Author: Jeremy Herbert <jeremy.006@gmail.com>
Date:   Mon Jul 12 19:40:55 2021 +1000

    Fix source/sink mixup in SLINK docs
    
    Also explicitly state which end controls which signal

commit efaa87d6b0a7e94ff42060195f1b1c8f1d26b6f0
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Jul 11 23:26:32 2021 +0200

    [sim/ghdl] use --workdir=build

commit e4bc862d1a807998beeb092176c1489feeb07a31
Merge: 4f55c581 ab215d43
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 11 15:07:11 2021 +0200

    Merge pull request #114 from umarcor/sw-prefix
    
    use RISCV_PREFIX instead of RISCV_TOOLCHAIN

commit ab215d437c61d9e3370ebdc141c556800a982387
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jul 10 03:05:19 2021 +0200

    [sim] cleanup

commit ca8927e55836d6bd57bea65faf9d1381ede53195
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Fri Jul 9 23:23:46 2021 +0200

    [sw] use RISCV_PREFIX instead of RISCV_TOOLCHAIN

commit 62a2e3b77b09cdc1903fa96bc22ca05d528c2053
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Fri Jul 9 22:19:30 2021 +0200

    [riscv-arch-test] use RISCV_PREFIX

commit 4f55c58133813fb146cd84408f2f78f92b526ce3
Merge: a38e4fef df52b501
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 9 18:21:51 2021 +0200

    Merge pull request #109 from umarcor/arch-test-cleanup
    
    riscv-arch-test script cleanup

commit 68ebc325902ec06b0fc45db6f93818586226f311
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 9 17:34:19 2021 +0200

    [docs] added note: priv. arch. extensions in MARCH #112

commit a38e4fefca9ca84972b4b4cfc1e471f36f1a809d
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 9 12:58:09 2021 +0200

    :bug: [rtl] fixed minor bug in FIFO component
    
    might have caused mapping issues if FIFO_DEPTH = 1

commit c541967e3aff99cd64d224078b811ae45f1dbe85
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 9 12:57:17 2021 +0200

    :bug: fixed broken freeRTOS makefile #112

commit 8109de55907cc54679eba3ee4cf207cb241fad72
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 9 12:49:05 2021 +0200

    minor edits

commit df52b501f4a027a2a4b59cae1a63013050a5bc60
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Thu Jul 8 14:59:59 2021 +0200

    update gitignore files

commit caf6924a8c6168c3986162f10fc06c2b29e799c5
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Thu Jul 8 06:08:49 2021 +0200

    [riscv-arch-test] run script cleanup

commit bebe4a89b4aae5054cb6befc5dbdbb2eaf4e619c
Merge: a22a32f8 6f839348
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 8 13:26:14 2021 +0200

    Merge pull request #107 from umarcor/orangecrab-constraints
    
    [setups/osflow] update OrangeCrab constraints file

commit 6f8393480cadbae49adc3ca55f80fbaa0576facb
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Thu Jul 8 02:25:06 2021 +0200

    [setups/osflow] update OrangeCrab constraints file

commit a22a32f8fbb9bb6a0a856773078171fa149dbb51
Merge: 07184119 a9df3076
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 7 18:06:31 2021 +0200

    Merge pull request #104 from umarcor/upduino
    
    [setups/osflow] cleanup

commit a9df3076daf89da0c3e08fbebc46981c49364324
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Wed Jul 7 02:49:58 2021 +0200

    [setups/osflow] cleanup

commit 071841192595f8c050a7471afb079fdaca9365d6
Merge: 84711a5e 301fd786
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 7 16:55:30 2021 +0200

    Merge pull request #98 from umarcor/orangecrab
    
    add OrangeCrab

commit 84711a5e1aa01912d5866360e8f1ff3924bda452
Merge: 5c825dae ca719d78
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 7 16:45:00 2021 +0200

    Merge pull request #100 from umarcor/doc-makefile
    
    [docs] move Makefile from project root to subdir 'docs'

commit 301fd7860e26c0aff653e9203be21d744297e6d4
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Wed Jul 7 16:09:33 2021 +0200

    [setups/osflow] add '--compress' to ecppack

commit 386647799122baa3e9d10d62b0f92288992d941a
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Tue Jul 6 20:51:54 2021 +0200

    [setups/osflow] support 'svf' target for ECP5 devices

commit 0fa53c619206d7b46ee177d485fcc5f2cb8ca234
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Tue Jul 6 19:48:11 2021 +0200

    [setups/osflow] add ECP5 components
    
    Co-Authored-By: Jeremy Herbert <jeremy.006@gmail.com>

commit dd58c8e5a1b19c8f4a5591ca47c2c153f35194d0
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Jul 4 13:58:48 2021 +0200

    [setups/examples] add OrangeCrab MinimalBoot
    
    Co-Authored-By: Jeremy Herbert <jeremy.006@gmail.com>

commit aa9d93fdb0f615818a5425cafc79c0be0cf8a3ea
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Jul 4 13:59:02 2021 +0200

    [setups/examples] support OrangeCrab

commit d9ebdae84905bfc610f23afd6c3e14528347ef9d
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Jul 4 20:37:03 2021 +0200

    [setups/osflow] add OrangeCrab

commit ca719d78768743101596ef1c0ac08b0621cd13d7
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 6 21:52:43 2021 +0200

    [docs] updated path to documentation makefile

commit c0f485cc6df2056ecfed40788e1f93406b5a3155
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Jul 4 23:25:05 2021 +0200

    [docs] move Makefile from project root to subdir 'docs'

commit 5c825daeb59e8ba45df4ecbbf78ad8f3ca5fd378
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 6 16:54:37 2021 +0200

    [docs] minor fixes

commit a93424ca637a6d42c96d19cf366b27b52ac8e7c0
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 6 16:47:03 2021 +0200

    [setups/*/README] minor edits

commit 61fda32d3184decfbd96da7f84abc980540ae09c
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 6 16:36:54 2021 +0200

    [docs] minor typo and link fixes

commit 9b4d130d6f6b28c6356e775d53bfac0cbfa3761a
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 6 16:36:31 2021 +0200

    [docs] updated performance and FPGA results

commit d6fa36a1ff7ec2b14608231da265418315a1944a
Merge: 6375439d a87e8047
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 6 15:37:47 2021 +0200

    Merge branch 'master' of https://github.com/stnolting/neorv32

commit 6375439d17ae42e2358e8400d708c68a00691185
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 6 15:37:28 2021 +0200

    minor edits, typo fixes and clean-ups

commit 8f4951af0ff836a4ea72b4bc861e4dd41865ebb1
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 6 15:35:58 2021 +0200

    [docs] clean-ups; added application makfile hex target

commit 805ddc4f00223e775f9b4052793d8ef15d0f435b
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 6 15:35:22 2021 +0200

    [sw] clean-up of makefiles; added "hex" target

commit 5606ff01a90f5f45853e19e99134d67da8ef6ba7
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 6 15:22:56 2021 +0200

    [sw/image_gen] added option to generate plain hex memory init file #35

commit a87e8047e6485997a6eb176cd002847ee0a0eb50
Merge: 87ef9eff 4e371c63
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 6 15:21:25 2021 +0200

    Merge pull request #99 from umarcor/osflow-rework
    
    osflow rework

commit 4e371c636e1f79ea04d1e841f3d56d743770d3d7
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Jul 4 20:37:03 2021 +0200

    [setups/osflow] rework: remove board Makefiles; create subdirs 'boards' and 'constraints'

commit c5c1c26acc18a35dc67ee2e6802dedd9e297a97d
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Jul 4 14:03:17 2021 +0200

    [ci/Windows] support prjtrellis; remove MINGW32

commit a356c24124dcf094ecf6a870fd39f64b42f69dc6
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Jul 4 13:34:37 2021 +0200

    [setups/osflow] prepare for supporting ECP5

commit 87ef9eff369e9458f9ef5d94abac0fa4c6b25232
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 4 10:58:07 2021 +0200

    removed stale-bot

commit b1ed2beed6532fc2a28cf7864e6ea020739614e2
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 3 19:08:26 2021 +0200

    [rtl/templates/system] added XIRQ

commit 1c88f0382f30a24b6a2b2f1360ef5dfd21fb56cd
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 3 19:00:12 2021 +0200

    removed README from osflow; updated setups README (#97)

commit 0df68cf96f2c19ff64c7ba81f7ee2f8b557d846f
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 3 18:59:28 2021 +0200

    [sw] minor typo fixes

commit a89a09d688b942a7c43673cd83032d3e2a4fd62e
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 3 16:14:00 2021 +0200

    added XIRQ tests to processor check environment

commit d111d65e9063d79f4ce1783337ccad85b364de4f
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 3 16:12:40 2021 +0200

    added example program for new XIRQ controller

commit 10a433e032d8df81406adad5d80c2178a4722415
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 3 16:04:08 2021 +0200

    [docs] added new module: external interrupt controller (XIRQ)

commit 98e49609224afef8a862e35a23c048b2230d0f31
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 3 16:00:17 2021 +0200

    :sparkles: [docs] added new module: external interrupt controller (XIRQ)

commit 81487b0c1f34720063525dbe108317f045a489be
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 3 15:59:16 2021 +0200

    :sparkles: [sw] added new module: external interrupt controller (XIRQ)

commit 4f339aae55f3f2f46244865bda1d7c59435d429c
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 3 15:57:41 2021 +0200

    :sparkles: [rtl, setups] added new module: external interrupt controller (XIRQ)
    
    * up to 32 external interrupts
    * configurable trigger (via generics)
    *prioritized or non-prioritized servicing

commit b595f73d7018a5bbd5f81167d99b4d9d2560edeb
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 2 20:06:06 2021 +0200

    [rtl/core] removed unused CPU FIRQ ack signal

commit 9e037d643f11ed8abd42fdcba9b2f223d239244e
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 2 20:05:33 2021 +0200

    [rtl] relocated WDT and TRNG base addresses

commit f9578729c50b5b65c68b5a72016b4b727f60ffee
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 2 20:05:19 2021 +0200

    [sw] relocated WDT and TRNG base addresses

commit 0857c14cd41ae9b42097f676b39a6f863a9701bc
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 2 20:05:08 2021 +0200

    [docs] relocated WDT and TRNG base addresses

commit fdde86811ddd5e3bbc032c4bf35f7038b84f1f4d
Merge: 8636de75 9bb3f497
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 2 12:42:33 2021 +0200

    Merge branch 'master' of https://github.com/stnolting/neorv32

commit 8636de752a93387447eb64f710867bafa4fc08e1
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 2 12:42:30 2021 +0200

    fixing VUnit windows workflow

commit 2dfcf447b2bd2305cc5d0dfa2fbf710e1ce94666
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 2 12:31:49 2021 +0200

    [sw] minor edits

commit 5c12a9d78901547b3d041d62866c16c799fd03a0
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 2 12:31:35 2021 +0200

    [rtl/templates] added stream link interface ports

commit 9bb3f497fa37f6a7715bbf5f25cbfd59603e02b8
Merge: 9f7022ec 2ad3f268
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 1 20:15:25 2021 +0200

    Merge pull request #95 from LarsAsplund/master
    
    Add loopback test for SLINK

commit 2ad3f2686f72aa95fc63107895661a70ad4b93a5
Author: Lars Asplund <lars.anders.asplund@gmail.com>
Date:   Thu Jul 1 09:48:55 2021 +0200

    Added random stalls for SLINK tests.

commit 90c9918a7819d5f81254a57792c17014ec1af591
Author: Lars Asplund <lars.anders.asplund@gmail.com>
Date:   Wed Jun 30 22:19:57 2021 +0200

    Add loopback test for SLINK

commit 0ec1bac9170e7d7c0a2283be3711591f59c54717
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 30 18:40:56 2021 +0200

    [docs] minor edits #91

commit 9f7022ecb1bb3bbf7adb8692c905af207ff449c9
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 30 18:30:51 2021 +0200

    [docs] [rtl] increased GPIO ports from 32-bit to 64-bit; removed pin-change interrupt

commit b6595c010c1acb2a540af0d48e4bd7c812d9021b
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 30 18:27:01 2021 +0200

    [sim] [rtl] increased GPIO ports from 32-bit to 64-bit

commit b49edc6b48bffbb7ca3f714dce05552aeb4f236d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 30 18:26:43 2021 +0200

    [sw] increased GPIO ports from 32-bit to 64-bit; removed pin-change interrupt
    
    * removed sw/example/demo_gpio_irq (obsolete now)

commit 974c8399b743504333957278c286bd622d388b10
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 30 18:25:54 2021 +0200

    :warning: [rtl] increased GPIO ports from 32-bit to 64-bit; removed pin-change interrupt

commit 6819fdedfc283fc65e7c8ebb71eb7b2e6f636140
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 30 18:23:59 2021 +0200

    [rtl/core/slink] minor fix

commit e8891e6ea63a13ad511ce7e5fafa40698d6db3a0
Merge: 8caf190a d0a52aa7
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 30 16:46:16 2021 +0200

    Merge pull request #93 from umarcor/a7-filesets
    
    [setups/vivado] arty-a7-test-setup: define multiple filesets, set board, set language

commit 8caf190ad69cdb8572415d94f43e5b906e449f1a
Merge: faa9721e c588303f
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 30 16:27:23 2021 +0200

    Merge pull request #92 from umarcor/sim-cleanup
    
    sim: update readme

commit d0a52aa76d541a51ef5037ade455263f266b6bd3
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Thu Jun 10 13:49:51 2021 +0200

    [setups/vivado] arty-a7-test-setup: define multiple filesets, set board, set language

commit c588303f2a824bb7dd81a88900c2338f132afcff
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Wed Jun 30 11:10:51 2021 +0200

    sim: update readme

commit faa9721e1c9e7855c78e2a07322aef7b8e457ad8
Merge: 65e1b066 47fd64bc
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 29 19:35:35 2021 +0200

    Merge pull request #90 from LarsAsplund/master
    
    Make uart_rx a VUnit verification component. Step 4.

commit 47fd64bc27d6dbc5734644637540c4baca6e7b44
Author: Lars Asplund <lars.anders.asplund@gmail.com>
Date:   Tue Jun 29 18:36:27 2021 +0200

    Make uart_rx a VUnit verification component. Step 4.
    
    Collect all generics into a single handle generic. A single generic is easier to pass
    around and makes it easier to update the VC without changing the user code.
    Also using a `check_uart` procedure to raise the abstraction of the API.

commit 65e1b066437cdccc5008f6ba07f3a2083cf6acbe
Merge: cddf8b9d db0f54de
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 29 18:13:32 2021 +0200

    Merge pull request #89 from LarsAsplund/master
    
    Make uart_rx a verification component

commit db0f54ded6c4888396ea872bd294c7991d8d2446
Author: Lars Asplund <lars.anders.asplund@gmail.com>
Date:   Mon Jun 28 10:42:39 2021 +0200

    Make uart_rx a VUnit verification component. Step 3.
    
    Use standard message passing interfaces for handling synchronization with uart_rx
    and determine when to terminate the testbench.

commit f623de895c633a0f05ab730a722e29a542f75149
Author: Lars Asplund <lars.anders.asplund@gmail.com>
Date:   Sun Jun 27 23:22:11 2021 +0200

    Make uart_rx a VUnit verification component. Step 2.
    
    Create a cleaner interface to uart_rx and prepare for uart_rx to handle several different types of messages.

commit 2d0cc36aa8651630ffbf54c030dbfc9ff9b50ea2
Author: Lars Asplund <lars.anders.asplund@gmail.com>
Date:   Sun Jun 27 23:07:23 2021 +0200

    Make uart_rx a VUnit verification component. Step 1.
    
    Setup message passing communication to uart_rx. Message passing is asynchronous which
    means that the two uart_rx instances can be commanded to receive the expected data
    concurrently

commit cddf8b9d0f28d1f663bb4d62bfafc0d5969003f0
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 29 15:50:34 2021 +0200

    [sw/example/processor_check] minor typo fix in UART1 test code

commit 2e35094d7ac98ea2f1154bfb68d22f508234a90e
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 29 15:42:31 2021 +0200

    [docs/figures] minor edit

commit b7a25826bfb13dba7be5905bc7ad21d78c78920b
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 29 15:42:11 2021 +0200

    [sw/example/processor_check] added SLINK check; added minimal UART result report output #89

commit 0c2ba8dfe2d9201069d332b541e6accb23c30a52
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 29 15:29:13 2021 +0200

    [sim, setups] added new stream link components

commit 054904de616cf7fa2028566b6b1eb0cdffe83a78
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 29 15:28:43 2021 +0200

    :sparkles: [docs] added new component: stream link interface (SLINK)

commit b8064a71e9c0ff2be54d4dd0bfc8964228594f6e
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 29 15:28:06 2021 +0200

    [sw] added new component: stream link interface (SLINK)

commit 158c9ed721e85ca91896ab4497053ccf288f570a
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 29 15:27:30 2021 +0200

    :sparkles: [rtl] added new component: stream link interface (SLINK)

commit 5264235edf48795d7581ae2395d159c861b36c8a
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 29 15:18:36 2021 +0200

    [rtl/core/CFS] comment typo fixes

commit f76b2f62c1021b997ff629347f82d2d64b0247e7
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 29 14:44:41 2021 +0200

    changed default GHDL sim time to 10ms

commit 8e5a78de172f299e6e98547a92f39b3d7d0464a1
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 29 14:22:55 2021 +0200

    [sw/lib] minor fix in UART simulation mode

commit d3078aea0e2b4e8c7f4f933e80ce757eebd971dc
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 29 14:21:42 2021 +0200

    [sw/lib] added missing prototype of after-main handler

commit b692848922621e476ef0202eaf91020a5312fdc2
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 29 14:03:48 2021 +0200

    [setups/quartus/README.md] added FPGA utilization

commit 454d343d56e2ae76c48718bc4b23ac836edca639
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 29 13:58:55 2021 +0200

    [setups/radiant] clean-up; now using pre-defined top template (#77)

commit e407d3e79af7514c6e7383c54a5f223282cda245
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 29 13:08:26 2021 +0200

    [setups/quartus] corrected project script to use pre-defined top-template (#77)

commit 048e252fb6b54dafe7b5c8d4920e9c0fde11f2aa
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 29 12:56:55 2021 +0200

    [setups] removed obsolete UPduino_v2 setup

commit 5af685ba8111d7927040983b8f447ecf079f7504
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 27 17:19:47 2021 +0200

    :bug: fixed bug in CFS address mapping

commit 3541407c3e2797050b05a375bdb7e00f4c13140f
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 27 14:54:06 2021 +0200

    minor edits and clean-.ups

commit a7f3c8d35c12d191de3e5a3a7c9e3bd4c9ce5fe5
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 27 14:53:46 2021 +0200

    [sw] removed numerically-controlled oscillator (NCO) IO module

commit 7674ed12be98364c0e9defad9869f6d5a4de50c1
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 27 14:53:02 2021 +0200

    [docs] removed numerically-controlled oscillator (NCO) IO module

commit 02e03d24ac7085e745ce138280721ae25c0fa4c2
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 27 14:52:09 2021 +0200

    :warning: [rtl, sim, setups] removed numerically-controlled oscillator (NCO) IO module

commit 0be769bf93a433f50044f4f9caf4c90e7224f4cf
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 27 12:02:30 2021 +0200

    [docs] removed top's FIRQ inputs; added new FIFO component

commit f269884902fb847fff5cdd1195b43e40b2ecbe17
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 27 12:01:44 2021 +0200

    :warning: [rtl,setups,sim,sw] removed top's FIRQ inputs
    
    see CHANGELOG.md for more details

commit 8dc0b30e3bac738f12e5dea8eadbe25ba23af483
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 27 12:00:00 2021 +0200

    sourced-out FIFO(s) into new HDL module

commit 16cfbb63a0aa105411e9dbc64b56e76f7a970881
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 26 20:03:10 2021 +0200

    :sparkles: added console options to configure/customize build-in bootloader
    
    * updated according sections in data sheet and user guide

commit 2f15bf655c103f68e2cc52d387b4ce0e51ed17ef
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 26 15:39:01 2021 +0200

    [sw] minor edits

commit 33c841f3a3ef561ce41f47f141f9474b2471482e
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 26 15:38:40 2021 +0200

    edit of previous update: trapped loads do NOT alter dst register

commit 7bd101b9c5d9766b997ea68405560772ceb78749
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 26 11:20:33 2021 +0200

    changed function type of "after main handler"
    
    void -> int

commit d68db0fe0b224f0574c0858fbf8eaef2365304a9
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 25 18:54:06 2021 +0200

    [sw/example/processor_check] clean-up...

commit dec4da45520c7e4ba77be04427f20281c703329b
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 25 18:53:43 2021 +0200

    [core/rtl] added size check to memory init function

commit 6170ed03813806c28e762623d25f19175304ea86
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 25 18:02:42 2021 +0200

    [sw/examples/processor_check] minor edits
    
    * changed PMP tests
    * added security failure checks (make sure that invalid loads/reads do NOT return any relevant data)

commit f6457a52fcb3599f1016ea4aabea7c37a5812bbe
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 25 18:01:48 2021 +0200

    [rtl/core] simplified execution control fsm
    
    * less hardware utilization
    * :lock: now ensures to write ZERO to destination register if there is an exception during a load operation

commit 6cb945f7c4cc084c2a3d5ef76c27da886b0e009f
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 25 18:00:37 2021 +0200

    made bootloader even more HW configuration independent
    
    * GPIO is optional
    * MTIME is optional
    * SPI is optional
    * UART is optional but highly recommended
    
    general clean-up of bootloader source code

commit 93388084b94010da3d11328a162a5161ed8d0d67
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 25 17:50:01 2021 +0200

    minor edits

commit ba52c75be4db5617813e8deda3e473ddedd5d127
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 24 16:32:32 2021 +0200

    [rtl] added VHDL report to show CPU/processor-IO configuration

commit 2dbfb85561c36fdced9d190e16c5f92380c57c98
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 24 16:28:48 2021 +0200

    [docs] added impressum
    
    according to ¬ß 5 TMG

commit 05e47d6fb495fae67c7121ae7e995c0008dd3a96
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 24 16:16:46 2021 +0200

    [sim] Zmmul should be disabled for full-scale simulation

commit f2e69a36b3351567e34e07a425b3be53ddd08661
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 24 15:58:16 2021 +0200

    :sparkles: [docs] added RISC-V "Zmmul" ISA extensions
    
    * implement mltiplication instructions only (no division instructions)
    * sub-extensions of M extensions
    * for size-constrained setups; requires ~50% less hardware than M extensions
    * div[u] and rem[u] instructions will raise an illegal instruction exception

commit 27070f7ea7a15cbdf180daecd9d8fd7b77e4586c
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 24 15:56:57 2021 +0200

    [rtl, sw] added "Zmmul" RISC-V ISA extensions
    
    * implement mltiplication instructions only (no division instructions)
    * sub-extensions of M extensions
    * for size-constrained setups; requires ~50% less hardware than M extensions
    * div[u] and rem[u] instructions will raise an illegal instruction exception

commit da135374ed46c338b074251ea705aeaa6cd49a80
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 23 18:02:51 2021 +0200

    added DOI

commit 569e8d799a7e76eb7b30b78d9bc09a0047290f6a
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 23 17:34:28 2021 +0200

    preparing new release (v1.5.7)

commit 35e3d5381bc5da0be4b522aed5a436705bf63b7a
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 21 18:08:50 2021 +0200

    :bug: fixed bug in debugger park loop
    
    missing fence.i isntruction to resync with DM's program buffer if i-cache is implemented

commit 997f91b1df7f48d65cbf75c0e5eac37f59e82c1f
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 21 18:07:10 2021 +0200

    minor clean-up

commit c797e33c66aeb41e0997736ece51798e43b97fba
Merge: fb7a8e25 a23103b7
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 21 17:17:37 2021 +0200

    Merge pull request #82 from umarcor/PR2
    
    [sim] use custom VUnit loggers for better verbosity control

commit fb7a8e254933c310d8c380f5095ed115f524429d
Merge: 1927deeb a9403963
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 21 17:14:20 2021 +0200

    Merge pull request #83 from umarcor/osflow-verilog
    
    [setups/osflow] support optionally using Verilog sources and add Fomu MixedLanguage example

commit 1927deebde9f27b5efeffecca5c41925f6734563
Merge: 27b59b5b b2da250a
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 21 17:08:18 2021 +0200

    Merge pull request #84 from umarcor/icesugar-pcf
    
    [setups/osflow/iCESugar] update PCF

commit 27b59b5b844f42ab2d0716b7ea970ff75b63c63c
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 21 16:51:42 2021 +0200

    removed obsolete TINY_SHIFT_EN generic; added new shifter co-processor

commit d7be0a37cc8ad17d5d7b5a5ceaefa508ce796da0
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 21 16:51:01 2021 +0200

    added new VHDL source file (shifter co-processor)

commit 470832ea42c6fe96282a0e69e6f57a614ee6c912
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 21 16:50:19 2021 +0200

    removed obsolete TINY_SHIFT_EN generic

commit 89668c76bb0e63835b3065f802e5ee73e6998d4f
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 21 16:49:35 2021 +0200

    CPU ALU code clean-up
    
    * removed TINY_SHIFT_EN generic
    * ALU shifter is now a dedicated co-processor
    * removed CSR-read "dummy co-processor"
    * simplified multi-cycle instruction decoding logic

commit a9403963dc3aedc926e98094b7437a54bca291f5
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Jun 20 18:17:33 2021 +0200

    [setups/examples/MixedLanguage] it's SB_HFOSC, not SB_HFOSS

commit b2da250a932fbd64ce1dce0e1e17ad09eaea25c1
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Jun 20 14:51:35 2021 +0200

    [setups/osflow/iCESugar] update PCF

commit ec9722ee55d6b391fb693b2af62298f85c689694
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Jun 20 14:17:12 2021 +0200

    [setups/examples] add Fomu MixedLanguage

commit 49d58fed44f4ea15ce869c422400c81bbac4941f
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Jun 20 13:33:12 2021 +0200

    [setups/osflow] support optionally using Verilog sources

commit a23103b7ca6a185aa6b58c84920c6160ca37d29c
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jun 19 13:57:43 2021 +0200

    [sim/VUnit] make both UARTs visible

commit 23f17f4ef535cb33c299d7498fba421a985c4869
Author: Lars Asplund <lars.anders.asplund@gmail.com>
Date:   Sat May 15 12:28:10 2021 +0200

    [sim] use custom VUnit loggers for better verbosity control
    
    Rather than a separate logging to show what's being produced on a UART output the checking of that value can log passing checks.
    Separate loggers for UART0 and UART1 means that this can be configured for UART0 only where the interesting stuff happens.

commit e0cc32fe3f8399a37195b2f5a0bcc7a5da73cb93
Merge: 6b89ae46 807cecbf
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 19 23:47:59 2021 +0200

    Merge pull request #80 from LarsAsplund/master
    
    Added option to print a selected subset of information from processor‚Ä¶

commit 6b89ae46fe8f22c66fcdac41432fb56194b323f9
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 18 19:32:11 2021 +0200

    clean-up of CPU co-processor system
    
    * removed unused co-processor slots 4,5,6,7

commit c7c7b5bbb9e4244c5aac1ef67ebded834d9a7416
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 18 15:40:42 2021 +0200

    [CHANGELOG] typo fix

commit 807cecbfff80619dfc62dbb089956c391c1aa534
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 18 15:20:13 2021 +0200

    fixed expected UART output
    
    2x 0x00 from UART0/1 hardware tests

commit 260e2cf39b38aed699ce64ed8bb9de0f713ee3a7
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 18 15:11:55 2021 +0200

    reworked processor check program
    
    * using macros to redirect prints
    * minor edits to allow execution on real (but constrained) hardware
    * minor edits to avoid execution of tests that might cause dead locks if certain HW modules are not implemented

commit 0eecbda6300f165e435f721af64e8f06943acf3f
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 17 20:56:19 2021 +0200

    added UART1 simulation mode enable

commit b4ff38d088eece93f6b4a5d5d848e7622bf628b0
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 17 20:55:19 2021 +0200

    going back to 16kB IMEM

commit 8e519470dd40fbd7c2a941ee5a3b00b93ff30a56
Merge: 098030d3 89a18071
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 17 17:18:11 2021 +0200

    Merge pull request #79 from umarcor/add-mailmap
    
    add mailmap

commit 917b7c8d1247c774225de21ef8548ec1f01e2705
Author: Lars Asplund <lars.anders.asplund@gmail.com>
Date:   Sat Jun 12 18:09:11 2021 +0200

    Added option to print a selected subset of information from processor_check to UART0 during simulation.

commit 89a180718c6ad85f5c496bb39005e3ebc5f93520
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Fri Jun 11 21:37:01 2021 +0200

    add mailmap

commit 098030d314a0d358fa155a09b451981e7f3776d7
Merge: 43c418a8 c8d614a7
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 16 17:00:28 2021 +0200

    Merge pull request #76 from umarcor/icesugar-minimal
    
    [setups/examples] add iCESugar Minimal

commit 43c418a8b9f5315a5aab16027ab9eab9ed7f84b5
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 16 16:54:48 2021 +0200

    [docs] made boot configuration more explicit: DIRECT and INDIRECT

commit 4314c3e50012743d1089efa5907851594404ba77
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 16 16:28:49 2021 +0200

    made bootloader more configuration independent
    
    bootloader only uses the _first_ 512 bytes of the DMEM; hence, DMEM size is irrelevant as long it is >= 512 bytes

commit 09dceaa0c59156af61d4b63c1ace517e908f10fe
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 16 16:23:56 2021 +0200

    added internal DMEM size notifier

commit fe2adda2624e6610ae525f997e889c4a570e698d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 16 16:23:25 2021 +0200

    added UART and GPIO top signals

commit c8d614a773c1c70255e6dc8ce8a61b9a1f971cec
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Wed Jun 16 02:36:00 2021 +0200

    [setups/examples] add iCESugar Minimal

commit 17d3a3fc2cc321cd587654335dfb89daf2dbb09b
Merge: 91415cd4 11967543
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 16 14:05:56 2021 +0200

    Merge pull request #75 from umarcor/icesugar
    
    iCESugar

commit 11967543c927a8f518c00453d566c824864447cb
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Wed Jun 16 00:57:57 2021 +0200

    [setup/examples] add iCESugar MinimalBoot

commit 2ab6d1dc2714027e8da41b1be6eb096176cf76f4
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Wed Jun 16 00:56:01 2021 +0200

    [setups/examples] support iCESugar

commit c7c60d8f6bdb798c893e4b88ac29b38f6b934efd
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Wed Jun 16 00:55:39 2021 +0200

    [setups/osflow] add iCESugar

commit 91415cd48d1e903b913f04b866377a5030cd36b3
Merge: 7aa5812c 0f1c3dd7
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 15 22:02:48 2021 +0200

    Merge pull request #74 from umarcor/fix-artifacts
    
    [ci/generate-job-matrix] fix UPduino_v3 artifact (bitstream) extension

commit 0f1c3dd7a89e475437b096dceb4de565cacbf65c
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Tue Jun 15 21:51:02 2021 +0200

    [ci/generate-job-matrix] fix UPduino_v3 artifact (bitstream) extension

commit 7aa5812c0bbbe1e232fd1770e50263b7416fbe73
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 15 16:55:48 2021 +0200

    updated riscv-arch-test to new project folders/fils
    
    :warning: zifencei test is currently disabled: this tests requires a different aproach to get the executable as IMEM has to be implemented as RAM to support self-modifying code

commit e3fc8806914042c2516c92711febdd9f669c816c
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 15 16:14:23 2021 +0200

    fixed UART tests
    
    * both UARTs are correctly initilized
    * complete backup of original config during explicit low-level UART tests

commit d2c600a178f6178d6738c5f5bf25880673818d05
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 15 16:13:29 2021 +0200

    added explicit (re-)enable functions for IO

commit c7a2b9ddf343c09e8b7809b204093fab8f4a7020
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 14 22:49:05 2021 +0200

    [rtl/core] minor edit

commit a9be63728852d3521e6b52e2fc87e608a48f2a0d
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 14 22:48:39 2021 +0200

    [sw/lib] minor edit

commit c41580b0883268865871b406032ec3c3e12daa5a
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 14 22:34:08 2021 +0200

    :bug: [sw/examples/processor_check] fixed bug in UART tests
    
    corrupted UART1 configuration

commit 1d0b03f3d0b133ed654be141802783da0e5fe344
Merge: 574b9696 f49a108c
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 14 20:26:56 2021 +0200

    Merge pull request #73 from umarcor/sim-exec
    
    [sim] make ghdl_sim.sh executable

commit 574b9696a59011216ce6a3c857e27aeaf0fb1ab2
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 14 18:50:17 2021 +0200

    :rocket: [docs/userguide] reworked and updated entire user guide
    
    :construction: a few sections are still work-in-progress

commit be24a4a2e0b310a84bae33d67b80753c7e442565
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 14 16:51:36 2021 +0200

    fixed missing if-gen ELSE

commit afb93dadb9b5487765c1ba16daecbf7ce263a41a
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 14 16:14:51 2021 +0200

    added if-gen (for large ext mem b); using variables for external IMEM & DMEM

commit 5a5f4e1ba253f9287ccd62e8f8dbcbe09d4c83a1
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 14 15:59:29 2021 +0200

    [core/rtl] minor clean-up

commit 5db75c72b57b164d4a0c495fe8b69597bcc8563a
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 14 15:51:49 2021 +0200

    [docs/datasheet] reworked "Executable Image Format" section
    
    + minor clean-ups and fixes

commit 4931e9768408d030972c5d16bf4ed90c92eae4f4
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 14 15:50:45 2021 +0200

    :sparkles: reworked IMEM.ROM and BOOTROM memory concept
    
    * bootloader can use up to 32kb - synthesis will create an accordingly sized ROM
    * linker script: now using logical instruction address space size of 2GB - bootloader or hardware sanity checks test if the application executable fits into the actual physical memory size, which is configured via the top generics

commit f49a108c6dc7a7ead9d54c35fb38893598f774cc
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun Jun 13 23:39:57 2021 +0100

    [sim] make ghdl_sim.sh executable

commit 434cbfec7fe7fdb72f600835df6c7d3ddf7a251e
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 13 23:48:16 2021 +0200

    [sim/ghdl_sim.sh] fixed path

commit 93697d88425e64e4f21ede3d7b20842730e5ae1f
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 13 23:45:29 2021 +0200

    [.github/workflows/Processor] (re-)added explicit script permissions
    
    * gihub desktop (on windows) seems to have issues when uploading file permissions :thinking:

commit 771f8169ff6fc6a56dccc5985167cd6cbf27bd89
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 13 23:36:50 2021 +0200

    [docs/datasheet] minor fixes and clean-ups

commit 6eff0dfea90e72d9ea5d60a61ba66060b182ae2d
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 13 23:36:19 2021 +0200

    [sim} clean-up
    
    * removed vivado folder
    * moved ghdl script to sim folder
    * removed ghdl folder

commit b6564bd924e5fb1d4de0e12877379db45a866a28
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 13 23:35:03 2021 +0200

    [.github\workflows\Windows] removed push trigger

commit d7b3e34b00c517d45f959ec2304c82e00bfbb006
Merge: 8ad06576 faeba4b8
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 13 20:42:00 2021 +0200

    Merge branch 'master' of https://github.com/stnolting/neorv32

commit faeba4b8379c2a28f1becf2a78dcd5b581a3b1f5
Merge: 97189e33 560d3a00
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 13 19:58:49 2021 +0200

    Merge pull request #71 from umarcor/ci-msys2
    
    Add MSYS2 jobs to continuous integration workflows

commit 8ad065762b580d6acdac75db15dc142b6c9efe1e
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 13 17:47:39 2021 +0200

    [README] minor edits

commit d441377a4916e541be56fe201da32dff48281ca7
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 13 17:45:26 2021 +0200

    [docs/datasheet] minor updates, fixes, clean-ups

commit 97189e3385c0c48155acfa92fb2267e80e7fed0e
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 13 17:21:28 2021 +0200

    [sim] fixed missing size in meory init function

commit 0eca8ff4970c0a9a01253986b1c36370e2b1c025
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 13 17:14:03 2021 +0200

    [sim/rtl_modules] clean-up

commit 79eda513ebc6e37040c019b2234fe1e5691791ca
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 13 17:13:45 2021 +0200

    [sim] fixed memory init function name

commit 6e1be7c3944b8b8f0fe3b28f9b0f2018ec4c1e7a
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 13 17:13:29 2021 +0200

    :books: [docs/datasheet] rework (see commit description)
    
    * updated (boot config) generics
    * added section "Memory Configuration"
    * added section "Boot Configuration"

commit 3539dbf99b5fce7f7946dda0b5bdffc994a94a21
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 13 17:10:38 2021 +0200

    [docs/figures] scaled images

commit b6bee3b9b975c5d41f8a84e14ef706ad9ef95a73
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 13 17:10:06 2021 +0200

    [sim] fixed bug in memory signal declaration

commit 9d578d03d1af15fb33a5dbf86a51498227ae5c73
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 13 17:01:35 2021 +0200

    [ice40up memories] fixed bug in sanity checks

commit 1dcd0fd1071132fed8cd85354b6194ed028dce24
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 13 16:55:02 2021 +0200

    [CHANGELOG] added v1.5.6.9

commit db5f1caf3c5af20187a0f46ae1eeb260d1e0e2c0
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 13 16:54:41 2021 +0200

    [sim] updated testbench
    
    * updated new/changes boot config generics
    * now using memory types from package
    * minor edits and fixes

commit 9230b92e8eb206bfa4f5d040f60e9920e8e3e6c7
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 13 16:53:46 2021 +0200

    [setups/osflow] updated generics

commit 476314c8ee00e5a977dc41f8524d283e6bda00d6
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 13 16:53:29 2021 +0200

    [setups/radiant] updated generics; reverted technology lib unification (#67)
    
    Lattice Radiant cannot resolve iCE40 library if not explicitly assigned.

commit 70de3bbf9076f09bd96da87619659724dd7d2966
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 13 16:51:54 2021 +0200

    [rtl/templates] updated (boot config) generics

commit 77b3c1ecc1650b12b32ca64ab3f4f243d67e6299
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 13 16:50:32 2021 +0200

    reworked processor boot configuration / generics
    
    * removed MEM_INT_IMEM_ROM generic
    * removed BOOTLOADER_EN generic
    * added unified INT_BOOTLOADER_EN generic
    * updated SYSINFO flags + software library + bootloader

commit b905bffd5b99f1b57ad0f7ae9717efc65c20235b
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 13 16:48:40 2021 +0200

    updated image_generator
    
    * now using unconstrained arrays as initialization image
    * unified memory/image types

commit 64788b9b5bef34798d4ee71bd357d28bc14bf9ef
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 13 16:46:52 2021 +0200

    [rtl/core/imem] added missing global enable

commit a0850048bb9958b11ece27dbedeb8e4144efc428
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 13 16:28:11 2021 +0200

    reworked processor-internal memories (HDL description)

commit 673a07472ca1a1883dda13205b0d580cf8c44a65
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 13 15:50:49 2021 +0200

    [sw/example/processor_check] fixed intermediate UART enable/disable

commit d4ca543ef13916cad97fbb8e6f6f82518dc6b030
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 12 22:02:17 2021 +0200

    [docs/userguide] added note to add neorv32 package when instantiating neorv32 top

commit 6a190cfcd98e732b6daf185ce40fc99473e8afa7
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 12 22:01:51 2021 +0200

    [docs] added notes regarding platform-specific memory mapping optimization

commit 65b11162011255c0a6cde5d5ff27296220573cf2
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 12 21:38:17 2021 +0200

    :bug: [rtl/core] fixed bug in instruction cache
    
    cache controller might have missed resync/"clear-and-reload" requests from `fence.i` instructions

commit 560d3a00ffc2b0954b2e6ca689a072bf68c3baa6
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jun 12 20:13:44 2021 +0200

    [ci] move Windows/MSYS2 jobs to a new workflow named 'Windows'

commit 80355a54bf01577b7788c9c62927cc68da1bcb26
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 12 20:16:06 2021 +0200

    [setups/radiant/UPduino_v3] removed bitstream

commit bcb5ba5b109eaeb8774dc4e13ba0394a3eee30a3
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 12 20:07:28 2021 +0200

    [docs/datasheet] added IMEM/DMEM address space note #62

commit 9bbfee4240b8142380eeb9a54e623e9de9ab977a
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Fri Jun 11 17:45:47 2021 +0200

    [ci/Implementation] generate example matrix in a single step

commit 25feb84ab230b51b45a7b549a0820ab0f05918c8
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Fri Jun 11 17:32:17 2021 +0200

    [ci] add MSYS2 jobs to Implementation and Processor workflows

commit 561b920d741f957f738c74440747a2f773ff6912
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 12 18:33:12 2021 +0200

    [riscv-arch-test] removed legacy files
    
    files for the old/deprecated test framework

commit 3b4ea762a9f1208287faa08a4bbc699a947646a7
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 11 22:21:44 2021 +0200

    [sw/example/processor_check] re-added FENCE.I test
    
    currently, this cannot be covered by the riscv-arch-test due to boot concept issues #62

commit f66a333c64a1fdb01ed897e2f153923051a45494
Merge: 7e2936ac 0d5303f8
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 11 22:02:21 2021 +0200

    Merge branch 'master' of https://github.com/stnolting/neorv32

commit 7e2936ac6840bde1dc4394730e1f4340775f76f8
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 11 22:02:17 2021 +0200

    :warning: [riscv-arch-test] disabling ZIFENCEI test for now
    
    due to boot cofniguration issues #62

commit 43d91b1001acad12ddeee450c8cd7ea8f2ef6c67
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 11 21:09:56 2021 +0200

    [docs/datasheet] minor edits

commit ebd298da11c71eb4f4f071213ca0f7e862efd810
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 11 19:38:17 2021 +0200

    [sw/example/blink_led] simplification
    
    executable is now less than 4kB

commit 978bb3896f7a515fd53e42228b1a86ea627ec861
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 11 19:29:57 2021 +0200

    [rtl/core] minor edits

commit 0d5303f81ccc8daaf392e219e29d89891131042b
Merge: 66b032eb ccb6eb73
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 11 19:13:12 2021 +0200

    Merge pull request #72 from umarcor/ci-cleanup
    
    [ci/riscv-arch-test] make test script executable

commit 66b032eb5e13cee52adab104f717c7a4824bbf6e
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 11 19:06:06 2021 +0200

    [riscv-arch-test/port-neorv32] fixed default location for SIM UART output

commit ccb6eb730156e4acfdcf7ea3ef398b3e093de485
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Fri Jun 11 18:50:34 2021 +0200

    [ci/riscv-arch-test] make test script executable

commit 167c019af27012ef90e1d50cbd2fd54345a42b0c
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 11 18:02:39 2021 +0200

    [sim/ghdl] fixed #70

commit 3e65e80114259bf546b9e87cdb4c8c86d461dd5b
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 11 17:56:21 2021 +0200

    [sim/vivado] updated pre-defined waveform config

commit 3e128162d3b9abe8f4ae039af424f0c2974a8953
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 11 17:56:00 2021 +0200

    [docs/datasheet] fixed default testbench name

commit b53feb7f6db68dd0ae8b6ca48f9ef44cbc29aa11
Merge: 7ef6848d 0dac2cf9
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 11 16:48:41 2021 +0200

    Merge branch 'master' of https://github.com/stnolting/neorv32

commit 7ef6848df0bbe46e0954bc9fdafe6525969c25ac
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 11 16:48:21 2021 +0200

    [riscv-arch-tests/poer-neorv32] fixed sim data output file generation

commit 0dac2cf9556d053b4ace0afac3f075ed7ef5f464
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 11 16:37:13 2021 +0200

    [workflows/riscv-arch-test] fixed GCC installation

commit 89bcb207cfe9dc4628521eed46eac10624f639eb
Merge: 4455f5f9 b39686f4
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 11 16:33:45 2021 +0200

    Merge pull request #69 from umarcor/vunit-checking
    
    VUnit checking

commit b39686f4ff5a6180300b586e78b2c65460e055ac
Author: Lars Asplund <lars.anders.asplund@gmail.com>
Date:   Fri Jun 11 14:33:51 2021 +0200

    [setups/vivado] update simulation fileset

commit ef752aa87dcadd231bdf99479d4f5e98bcf626fd
Author: Lars Asplund <lars.anders.asplund@gmail.com>
Date:   Fri Jun 11 14:33:11 2021 +0200

    [riscv-arch-test] update name of simple tb file

commit 2a7cc87cde09195fd9cdecc7c9fc9d58972e61e0
Author: Lars Asplund <lars.anders.asplund@gmail.com>
Date:   Mon May 17 11:21:12 2021 +0200

    [sim/uart_rx] replace VHDL assert and report with basic VUnit logging and checking
    
    Using basic VUnit logging and checking provides (in this case):
    
    * Simpler calls for common assertions like checking equality.
    * Color coded logs that makes it easier to spot log entries with different severity levels

commit f5858ac5ae7ad8924bc5fb107ed921c8de20876e
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Fri Jun 11 15:26:44 2021 +0200

    [sim] use uart_rx_simple in uart_tb_simple

commit 145d49c24cc95afcfb69fa004e62f2003b573421
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 11 16:15:28 2021 +0200

    [docs/datasheet] fixed link to user guide

commit 07a80ed97675d50b51d60dba5a4c3b0a432c89f1
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Fri Jun 11 15:46:17 2021 +0200

    [ci/Processor] split VUnit tests to a job

commit 4455f5f9daf171cd3173c3bb1d7576dc68f5eb73
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 11 16:09:03 2021 +0200

    [docs/datasheet, README] added project rationale (first draft)

commit 4739468841395f1b7c1e7b0ce1d8f545d48dcdc8
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 11 16:07:11 2021 +0200

    [docs/datasheet] added ISA extensions to overview

commit 2d8fa93b415f9b3f233aff0d3ffdf696fffab449
Merge: 8597274a c6796bdd
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 11 14:21:06 2021 +0200

    Merge pull request #67 from umarcor/ice40
    
    rename logical library 'iCE40UP' to 'iCE40'

commit 8597274a54180905d45f15fad56c9d527e971454
Merge: f2e6e468 dcc6513f
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 11 14:06:39 2021 +0200

    Merge pull request #66 from umarcor/PR1
    
    [sim/VUnit] support CLI argument for selecting the expected UART responses

commit c6796bdda686dd0199f2cce877ad64f8e65846db
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Fri Jun 11 11:59:04 2021 +0200

    rename logical library 'iCE40UP' to 'iCE40'

commit c7dbf488907079de50d3551add7e69477ea8b4b1
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Fri Jun 11 01:46:41 2021 +0200

    [gitignore] update path to examples

commit 67ef2f9d0689f32fcd1602516962f86550e426f0
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Fri Jun 11 01:46:03 2021 +0200

    [gitignore] ignore generated SVG files in docs/figures

commit dcc6513f2c11ea9111e0e47f93efc795a40012ae
Author: Lars Asplund <lars.anders.asplund@gmail.com>
Date:   Sat Jun 5 14:47:44 2021 +0200

    [sim/VUnit] support CLI argument for selecting the expected UART responses

commit f2e6e4688da32953a3421a4ef5b758d4f19345e6
Merge: a795497f 289b6551
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 11 07:39:33 2021 +0200

    Merge pull request #65 from umarcor/sim-vunit
    
    Add VUnit

commit 289b6551d263299ef2bc6d039a632e92e11e82e7
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Thu Jun 10 22:14:40 2021 +0200

    [ci/Processor] clean simulation artifacts between runs

commit ca7df7f7831d1fc3ef5258ae333ac6f241063c48
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Thu Jun 10 21:55:06 2021 +0200

    [sim] make VUnit script executable

commit 76df52155f4078ba939a35a629065457700aa3c2
Author: Lars Asplund <lars.anders.asplund@gmail.com>
Date:   Sat Jun 5 14:47:44 2021 +0200

    [ci/Processor] run VUnit test(s)

commit b8a77576a9f4aba2da912384e11fa61e444b9b11
Author: Lars Asplund <lars.anders.asplund@gmail.com>
Date:   Sat May 15 12:28:10 2021 +0200

    [sim] create VUnit run script and testbench for using VCs and other advanced verification features

commit a795497fb110b228d6f13f006c25c4dc27edd48a
Merge: 94f9aba3 07f9123a
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 10 21:40:31 2021 +0200

    Merge pull request #64 from umarcor/sim-uart
    
    [sim] split UART logging component, make self-checking

commit 07f9123a930cd67118fb078cbf7ce15716db0135
Author: Lars Asplund <lars.anders.asplund@gmail.com>
Date:   Thu Jun 10 20:35:50 2021 +0200

    [sim] split UART logging component, make self-checking

commit 94f9aba382078f61d21055dbbc803e69f7635573
Merge: 16e27df2 b14135db
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 10 21:30:17 2021 +0200

    Merge pull request #63 from umarcor/add-fomu
    
    Add Fomu

commit b14135db4fb9bacd708ac7df5c4f6106757b9c11
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Wed Jun 9 10:52:40 2021 +0200

    [setups/examples] override imem source for Fomu Minimal

commit 691fd566cc08ffb96ad71bc7ddd521d0f27603d1
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Wed Jun 9 10:49:21 2021 +0200

    [setups/osflow] allow overriding the sources of imem and dmem

commit bf21a4939099b0f8d51b7adcd9c03b1bd8b3c150
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Thu Jun 10 00:24:48 2021 +0200

    [setups/osflow] update 'clean' targets

commit e6ff2a52e2781d08c13ca705edaa7393a1803b8d
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Wed Jun 9 10:02:25 2021 +0200

    [setups/examples] add Fomu Minimal

commit 80865906f0b1890cd6e73885d91392cc788053df
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Wed Jun 9 09:59:26 2021 +0200

    [setups/examples] add Minimal

commit 0bf917c1d8f700702e6472874f092b242d7442d1
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Wed Jun 9 09:55:03 2021 +0200

    [rtl/templates/processor] add 'Minimal' Processor template

commit 81f52e6413f27d970f6fc64fc98debb43de00ccc
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Wed Jun 9 09:52:09 2021 +0200

    [rtl/templates/processor] MinimalBoot: export BOOTLOADER_EN, hide ON_CHIP_DEBUGGER_EN

commit d895553d66956d76155c8c5eaf5ddd622517347a
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Mon Jun 7 10:13:13 2021 +0200

    [setups/examples] add Fomu UP5KDemo

commit 073264c34b5a93ff6d9edfdae152622b5f663666
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jun 5 00:29:16 2021 +0200

    [setups/examples] add Fomu MinimalBoot

commit 98161fa37b7b740f654d21a9849ff0b0edfee9fe
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Tue Jun 8 16:06:30 2021 +0200

    [rtl/templates/processor] style

commit 16e27df2b64423a5b1b80370e8ac52b3b842a206
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 10 16:44:20 2021 +0200

    [README, docs] updated links to setups folder

commit 4a49850db65f61c543abad6cbef0fc9ac4babaff
Merge: 74ee0261 ac931dbd
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 10 15:47:52 2021 +0200

    Merge pull request #61 from umarcor/vivado-run
    
    Reorganise setups

commit ac931dbd3b77994d75b5b14572a9bae6f6b460b3
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Thu Jun 10 03:32:52 2021 +0200

    [ci/Implementation] fix typo in pull_request path filter

commit 4e46ef03ff66746eb8029442f0e9d701a63d2243
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Thu Jun 10 03:03:27 2021 +0200

    [setups/vivado] add README

commit d8afe8eb303a26df262a83deb9fcd0019a3e9785
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Thu Jun 10 02:52:12 2021 +0200

    [setups] create subdirs 'vivado', 'quartus' and 'radiant'

commit 44089a2ae92ad730088562af3fd244cb165aee28
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Thu Jun 10 02:25:31 2021 +0200

    [setups/boards/arty-a7] support generating bitstream in batch mode; use single script for multiple board models

commit 01c3135af78edf589fa86ea37e36993a59829493
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Thu Jun 10 02:27:27 2021 +0200

    [setups/boards/nexys-a7] support generating bitstream in batch mode; use single script for multiple board models

commit 74ee02612e7f484c1ce077ec104f0560f9a970f3
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 8 20:14:26 2021 +0200

    [setup/board] fixed copy error... (last commit)

commit 66a29d9a1ff4f3ba2639acdf433cff50eadf8afd
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 8 20:00:01 2021 +0200

    [setup/boards] updated sanity checks of ice40up SRAM memory components

commit 00e62512fb5eaea0955d67f0c4af571ce81c6bda
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 8 19:04:28 2021 +0200

    [sw/lib] fixed minor bug in "debug handler" of run-time environment ( #56 )

commit f4cb52ad4a9510eee94b50d1ca9e819712a7b509
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 8 16:53:16 2021 +0200

    minor edits and path fixes

commit 46badfa3a824b642b9448d04355a0d1f886ac524
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 8 16:48:45 2021 +0200

    [setups] path fixes

commit d086fc66daf594925d8c6dc5c646b10fdf1d1d34
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 8 16:47:58 2021 +0200

    [docs] minor link fixes

commit 789b6b2d6d44dcea6e94f47b2219a7451dc5b173
Merge: b5638c8a e848a7ab
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 8 16:23:10 2021 +0200

    Merge pull request #59 from umarcor/add-examples
    
    Add examples

commit e848a7ab34f59079aeb92a7b3763d098910c7141
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Tue Jun 8 15:50:05 2021 +0200

    [setups/examples] support Fomu

commit 2f571c346ec359f8bc16ce606b8425af3b89f343
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jun 5 04:06:49 2021 +0200

    [setups/boards/osflow] add Fomu
    
    * PCF and boards.mk brought from the 'hdl' subdir in im-tomu/fomu-workshop

commit 2e08d600da9b5d44619ce784957fbf73bfc1b3f7
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Tue Jun 8 13:09:10 2021 +0200

    [setups/examples] support loading through arg TASK=load

commit a7a501c800771c5a00c3ff639f1bef6015020f3a
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Tue Jun 8 14:31:04 2021 +0200

    [rtl/templates/processor] UP5KDemo: expose more generics and ports

commit 4a081dc5b720f356a8020650b271dbfbb97f279d
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Tue Jun 8 14:23:40 2021 +0200

    [rtl/templates/processor] MinimalBoot: expose more generics and ports

commit 48a31fa12ae48dd6131fb9af1b6db9b9d52ccdb6
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Tue Jun 8 11:53:32 2021 +0200

    [setups] partially rework READMEs related to osflow and to the examples

commit 78d5e63b62763b236cba8fb0da03f555f804c399
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Tue Jun 8 11:53:32 2021 +0200

    [setups] move 'boards' and 'examples' into subdir 'setups'

commit 8bfb75fc79e813dff4a2fbc89e6a2da986d675d5
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jun 5 05:44:20 2021 +0200

    update refs to the templates in the docs, boards, etc.

commit f04d5689ef42630ffaa61c75d2fc0a4e5f224a15
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jun 5 05:47:45 2021 +0200

    update .gitignore

commit 161bafe63f27af0303fa4d183a7cc6f0b8fdf68f
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jun 5 03:22:38 2021 +0200

    [examples] add UPduino_v3 MinimalBoot

commit 359bef93426ce9d28d4e0e37d5ae530536363701
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jun 5 03:39:56 2021 +0200

    [rtl/templates/processor] add 'MinimalBoot' Processor template

commit 3d26eccbbb691445b1d7529cbc4589471747ceb5
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Tue Jun 8 13:40:00 2021 +0200

    [rtl/templates/processor] cleanup UP5KDemo

commit 534d6e13c2cafa71cb24e1a71ee8f37a4f28efff
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jun 5 02:53:49 2021 +0200

    create subdir 'examples'
    
    * [boards/osflow/synthesis.mk] support both DESIGN_SRC and BOARD_SRC
    * [boards/osflow/UPduino_v3] move BoardTop and ProcessorTop to examples and rtl/templates/processor, respectively
    * [ci] update 'Implementation' workflow

commit aff6b1999b9fa04c02834ed40ca683e24f1447b0
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jun 5 02:40:28 2021 +0200

    [rtl] rename 'top_templates' to 'templates'; create subdirs 'processor' and 'system'

commit cc98fcbdf5a9697d745ac76d8fb88ea9c957b6af
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jun 5 02:03:03 2021 +0200

    [boards/osflow/UPduino_v3] split 'top' into 'ProcessorTop' and 'BoardTop'

commit 9546401ca14c4b4a304bcce0f9864fb5501698d5
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jun 5 01:50:08 2021 +0200

    [boards/osflow/UPduino_v3/Makefile] update target 'clean'

commit 7c263b5815d02fb8b6440ecc9b67fca4034b6ef2
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jun 5 01:34:41 2021 +0200

    [boards/osflow/UPduino_v3] rename constraints file, it's not for neorv32 only

commit 785c298e4937aaecaffc7fe082111809dafa117f
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jun 5 01:27:04 2021 +0200

    [boards/osflow] split 'PnR_Bit.mk' from UPduino_v3 Makefile

commit abc3ff91b19ab6f869de69a77167787f99779772
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jun 5 01:28:51 2021 +0200

    [boards/osflow/UPduino_v3] remove bitstream, which is available as CI artifacts

commit 6bca3b75d9be8d1f254fbdd2b7f67ad555c42cf1
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jun 5 00:52:05 2021 +0200

    [boards/osflow] split 'synthesis.mk' from UPduino_v3 Makefile

commit 7b6b33bfaf3143a898d9145c8280fc84c3badaaa
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jun 5 00:45:15 2021 +0200

    [boards/osflow] add 'tools.mk' to allow overriding/wrapping EDA tools
    
    * Subdir 'hdl' from fomu-workshop was used as a reference

commit bf02db9b06f67cf39fa57d8c54e64593eee4bae6
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jun 5 00:37:36 2021 +0200

    [boards/osflow] split 'filesets.mk' from UPduino_v3 makefile

commit f5cf1377af09cf57f4210cf6b685455c898b8291
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sat Jun 5 00:39:17 2021 +0200

    [boards/osflow/UPduino_v3/Makefile] support Yosys with built-in GHDL by making '-m ghdl' optional through GHDL_PLUGIN_MODULE

commit 24caa01d64741be943ee365f32cc36e1e558825c
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Thu Jun 3 06:50:06 2021 +0200

    [boards/osflow] create subdir 'devices/ice40'; move dmem, imem and component sources there

commit 3b2aab65a7e2123f0485d643fa610d09439f6397
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Thu Jun 3 06:48:53 2021 +0200

    [boards] create subdir osflow; move and rename UPduino_v3_ghdl-yosys-nexpnr to osflow/UPduino_v3

commit b5638c8a63d2828eed7644796c3393851cba9617
Merge: 03b94dbc 5b9316f5
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 8 12:01:56 2021 +0200

    Merge pull request #60 from umarcor/doc/common-include
    
    [docs] add attrs.adoc and attrs.main.adoc

commit 03b94dbc2a463b69825bfc92b5aafb631a0ac183
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 8 11:48:36 2021 +0200

    [README] minor edits

commit fc4ba0f2e9d27e05bc45f5963d02c4755bc95b72
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 8 11:40:54 2021 +0200

    v1.5.6.7: added option to configure "async" Wishbone RX path
    
    * clean-up of Wishbone interface module (dead code removal)
    * added new package constant `wb_rx_buffer_c` to configure SYNC (default) or ASYNC Wishbone RX path (allows trade-off between performance/latency and timing closure

commit 5b9316f5e77d1c32ecd444093c25a1e7fd60be3c
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Tue Jun 8 10:18:09 2021 +0200

    [docs] add attrs.adoc and attrs.main.adoc

commit 529267dff57eaa9f179433da5e386a1f0106a63f
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 7 22:41:28 2021 +0200

    [docs/datasheet] added OCD security note

commit 527d0fbc07f768667f9b8730ef036ffdfc3f9e7e
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 7 19:41:07 2021 +0200

    [rtl/core] updated bootloader image (due to modified crt0.S)

commit d5b8c776a663e691bf2593a9c25499d1ca74108d
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 7 19:40:11 2021 +0200

    [sw/example/processor_check] added "after-main" handler; minor edits

commit 02e3a7d930d0987cf73c14c7181dc55bb59723d2
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 7 19:39:42 2021 +0200

    :sparkles: [sw/common, docs] added option to register "after-main handler"; crt0 clean-up

commit 6d348950cc8e524967b0c28dc6a4472ad30fdf49
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 7 19:20:51 2021 +0200

    [docs/datasheet] minor fixes

commit ac12d838729967a61c417972ae63348c98c60e6c
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 7 19:20:04 2021 +0200

    [sw/common] minor linker-script clean-up

commit 94034acd36f74d0c984036c6c93bdabe8ebf53ad
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 7 19:19:44 2021 +0200

    [sw/lib] clean-up of MISA extension definitions; added C++ guarding

commit 31eb2af6ab8fbd445b1efd6aaa53511eab0959b9
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 7 19:18:34 2021 +0200

    [rtl/core] minor comment/typo fixes

commit 3cdb9aebb26f14ef40ddb19e1b196ae8faa43c35
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jun 7 16:33:57 2021 +0200

    [sw/lib/include/neorv32_intrinsics] C++11 fix

commit 9bc305917c525ef5c2260ceaa940b75fb70dc253
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 6 18:09:52 2021 +0200

    [sim/testbench] enabled i-cache

commit be10f94a1d044d3d778c98c86f67851ed9e9eec5
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 6 18:09:19 2021 +0200

    [sw/lib/source/rte] mindor edits

commit 494ec083ab269448c435b9881e0920249d368e6a
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 6 18:08:59 2021 +0200

    [CHANGELOG] added version 1.5.6.6

commit ed7cb9ee1c34c49f71e9427d2d54d951d59f89a4
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 6 18:08:32 2021 +0200

    :bug: [sw/lib] fixed PWM base address

commit 39552d46208319aec160a0ecc0b925022141cc51
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 6 18:07:51 2021 +0200

    hardware perf. counters (HPM): removed user-level access
    
    * removed `hpmcounter*` & `hpmcounter*h` CSRs
    * according `mcountern` bits are hardwired to zero
    * only machine-mode can access HPMs

commit a8daf129109bc2754ca6699a698a82787eed9baa
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 6 13:38:39 2021 +0200

    [rtl/core] clean-up of assert notes

commit cae2e689f51dc6d5c03661a2e87a4a9f9c137a75
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 6 13:33:08 2021 +0200

    [sw/lib/source/neorv32_cpu] minor fix

commit 15393d22470c0a87ba1aea81095367a4ae15c2a8
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 6 00:39:33 2021 +0200

    [docs/datasheet] minor edits

commit 2ce40fc44de45b286e438b3f694ffc0fa0e37c61
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 6 00:38:35 2021 +0200

    [sw/example/processor_check] refined counter tests
    
    counter tests (mtime, cycle, instret) now check for low-to-high overflow

commit 979084caf2467d83b483278c6e87819d04329e2b
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 6 00:37:33 2021 +0200

    [rtl] reworked 64-bit counter overflow logic
    
    `cycle`, `instret`, `hpmcounter` + `mtime`: overflow logic: now using dedicated CARRY chain instead of overflow detector

commit 652a022669ffd2272276dea2c05b2783de8fe3bc
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 5 11:32:49 2021 +0200

    [sw] fixed return value of all example programs
    
    return 0: successful execution
    return !=0: error during execution

commit 9989cd765470b3fc60b403fa3ba807ce3229f4e4
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 5 10:55:29 2021 +0200

    removed debug mode `stepie` flag
    
    used to allow interrupts during single-stepping. stepie support in GCC/gdb is very poor + the debugger can emulate interrupt behaviour

commit c590cf16adde907ff0654afaf0a0834395eb8864
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 5 10:54:42 2021 +0200

    removed debug mode `stepie` flag
    
    used to allow interrupts during single-stepping. stepie support in GCC/gdb is very poor + the debugger can emulate interrupt behaviour

commit f46fedf1feca3537c74df8bd9de87d5dbd3b9860
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 5 00:55:46 2021 +0200

    [rtl/core] fixed mtime_o low word to high word overflow inconsistency #58

commit a5e4ab2f32c9a8fb4005a502581d7c3ec390ee56
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 5 00:32:27 2021 +0200

    [docs/datasheet] minor typo fix

commit 83fce8252cde0c85a7f70f8a6cd77a118fb4a44d
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 22:29:54 2021 +0200

    [sw/example/processor_check] minor edits

commit aaab4fce48e1d1005435cd53c79d0327f40cf903
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 22:29:32 2021 +0200

    :bug: [rtl/core] fixed bug in rtl address space layout

commit cf1492f10a94a71b387fa84d40762fd484db27a7
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 21:35:58 2021 +0200

    [CHANGELOG] added version 1.5.6.3

commit 058b8759db00140cb6c531504baa1bf8e1ac1ca1
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 21:35:42 2021 +0200

    [rtl/core] updated pre-built application images

commit 574934617f3e3e483a36db51ea496569aeb544ad
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 21:34:20 2021 +0200

    [rtl/core] minor edits

commit 3210dc98829dfc5190d8d28c3b04649cace8b06d
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 21:34:05 2021 +0200

    [docs/datasheet] minor edits

commit fa9f8addb29429b7fec06c3c6fbc667e5fb97bbe
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 21:32:33 2021 +0200

    [sim, rtl/top_templates, boards] updated PWM configuration generic and output signal vector

commit 0af274506bfb1c8441f4b2e51363438e554d8b8e
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 21:29:05 2021 +0200

    [docs/figure/neorv32_processor] removed B extension; added "up to 60 PWM channels"

commit cd0dbdd771b1d9aca30f2af6c34b72cdd7c2605a
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 21:23:05 2021 +0200

    :bug: [cpu/rtl] fixed bug/typo in minstreth CSR counter logic

commit 37a105f10c4e1114d1464a67cd6f1766ef41089b
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 21:17:30 2021 +0200

    [docs/src_adoc/pwm] updated PWM module
    
    PWM module now allows to configure up to 60 channels

commit 75b60e0080230d1d7f5dc4a4fe85f3b4ba87043d
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 21:16:45 2021 +0200

    [docs/src_adoc] updated PWM configuration generic

commit a13c276e54300d949beba934d0aafccc857c79ac
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 21:16:18 2021 +0200

    [sw/lib] updated PWM driver functions
    
    added function to discover number of implemented PWM channels

commit 08c89d53b541da148802fc36405b453946b03bbd
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 21:15:28 2021 +0200

    [sw/lib] clean-up of IO address space

commit 003d60409997e18ec2efbf9b0a59f78f1fc50eff
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 21:15:06 2021 +0200

    [rtl/core] relocated base addresses of PWM and CFS

commit 0cf1fe87d7c2796bf3ce85c8a4775b32b2e18de0
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 21:14:43 2021 +0200

    [rtl/core] removed "IO_PWM_EN" generic; replaced by "IO_PWM_NUM_CH"
    
    IO_PWM_NUM_CH allows to configure up to 60 PWM channels; the PWM controller is omitted when IO_PWM_NUM_CH = 0

commit c596966d40697c50b32d433c3d4be462563402b7
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 21:13:17 2021 +0200

    [rtl/core/pwm] added option to configure up to 60 PWM channels

commit a8d91ebaafe30160aaddd0010e1c85b0c19bae01
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 21:12:19 2021 +0200

    [rtl/core, docs/datasheet] reverted back to 32 CFS registers; relocated CFS base address

commit 53c3d4108557ca7e2a0e44d1d1db00238e1f092c
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 16:42:01 2021 +0200

    [README, docs/datasheet] minor typo/layout fixes

commit 10f223d27c68206bcd702c3c26e2945d4f1a550a
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 16:41:18 2021 +0200

    [CHANGELOG] added version 1.5.6.3

commit 6609b984bb0c79a0a8dcf19017f81db26d78e3e1
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 16:40:53 2021 +0200

    [sw/lib] typo fix

commit 0138f0f8ff38fe73b713a584636bdbd9a61096c2
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 16:39:36 2021 +0200

    [rtl/core/cfs] minor comment updates

commit 8ab6d21bb7a8e8d3a686aba57cced8945219b247
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 16:39:13 2021 +0200

    [docs/datasheet] increased CFS register space to 64x4 bytes

commit d375a4c223eb6797f43d17dc3b2d394f75b4d086
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 16:37:41 2021 +0200

    [sw/common, sw/lib, rtl/core] increased processor-internal IO space

commit c203ee7d95f1322453595f35bd0535267a1d5710
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 16:36:38 2021 +0200

    [rtl/core] minor edits

commit 92422f097eaa2bd841dab7f04843387c1d48dccc
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 16:36:01 2021 +0200

    [docs/datasheet] added sections to processor generics

commit d6d634b62d23da67dc5d0eaaac0921d127b5a56e
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 16:35:39 2021 +0200

    [docs/figures] increased processor-internal IO space

commit bd54389cdb525671d141f33b8fe74a44be3d16d5
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 11:04:21 2021 +0200

    [README] clean-up

commit 5c6d331f8a863f893b398d67b5ed87af8db472fd
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 10:20:38 2021 +0200

    [.github/workflow/Implementation] fxed typo

commit 4ad4c16d7e9095e672102eb892097d40b8e90922
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 10:18:25 2021 +0200

    [Makefile] removed doxygen from all
    
    redundant

commit 9372dfeadfec69c5d654e40594936e0847f72a7d
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 10:17:17 2021 +0200

    [.github/worklfows/Implementation] fine-tuned trigger

commit 3b20c62151d6e9bcf8cfa62a32b4d759aeccbfd3
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 10:11:53 2021 +0200

    [Makefile] added target to build doxygen documentation

commit d9aed6fbbbb3dbbd18e1a3c3f2f9eabed69c0cd2
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 10:09:29 2021 +0200

    [docs/userguide] fixed (online) links; clean-up of "build documentation" section

commit 5c440d94c87055be316994417c322c954c09745a
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 10:08:56 2021 +0200

    [docs/datasheet] fixed link

commit fdeb2b6221db359d299177e63c80c4afae393d08
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 10:08:37 2021 +0200

    [README] fixed links to new user guide

commit 9b833acbfa811f6df58c85ee9c34b260e1f1c746
Merge: 9f838c18 e78e43d1
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 4 09:43:22 2021 +0200

    Merge pull request #53 from umarcor/doc/ug
    
    docs: split User Guide

commit e78e43d15b20763819df8c8174f5d7e2d29b89d8
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Wed Jun 2 05:34:00 2021 +0200

    docs: split User Guide

commit 9f838c18617393885dd5b154803f6c8eca252d93
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 3 20:49:31 2021 +0200

    :warning: removed B (bit manip.) ISA extension from project
    
    This extension will be deleted from the project for the time being.
    
    see https://github.com/stnolting/neorv32/projects/7

commit 70915c9c061e0ff172e6e4a8be9c56510cb36d39
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 3 20:44:17 2021 +0200

    [boards/UPduino_v2] setup is obsolete!

commit a935db26eaa8d4a2ffc6a701b48d05a9ad5170bf
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 3 19:10:04 2021 +0200

    [CHANGELOG] added version 1.5.6.1

commit 064ac9a0ca161c9743acbd2a372cf58424663400
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 3 19:09:49 2021 +0200

    [README] minor edit

commit 82523811a18d9f60e3c10a5f01bddc48c62c965f
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 3 19:09:34 2021 +0200

    [docs/src_adoc] CPU/HPM counter size configuration can now also be 0-bit (not counters implemented at all)
    
    for area-constrained setups the CPU counters (cycle and instret) can be completely removed by setting CPU_CNT_WIDTH generic to 0

commit f647277aa2769d8647258b7d10fc30b73534b85b
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 3 19:08:01 2021 +0200

    [sw/lib] minor edits in compiler ISA flags notifiers

commit 3aec51238d2ad3a9fb2ea94f49afefc45e0d0b9b
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 3 19:07:38 2021 +0200

    [rtl, sim] fixed CPU/HPM counter size configuration generics comments

commit da08c08906957dba4a78eafb1e6543779a8fe0d0
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 3 19:06:54 2021 +0200

    [rtl/core] CPU/HPM counter size configuration can now also be 0 bit (no counters at all)

commit eb93247c02d39733415d490578ee84fddefbe5af
Merge: 0fe6fa2a 437d0280
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 3 17:57:00 2021 +0200

    Merge pull request #54 from umarcor/ci/cleanup
    
    [ci] cleanup

commit 437d02803c76a72964a5474a1107050cb3468e60
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Thu Jun 3 05:00:39 2021 +0200

    [ci/Processor] use LLVM backend

commit 8061d1789c01b920744224de77d983b219722466
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Thu Jun 3 04:49:42 2021 +0200

    [sim/ghdl] use bash for loop

commit b46958ad612208aea4d83d5e21de767c1f8ba335
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Thu Jun 3 04:44:06 2021 +0200

    [sim/ghdl] use import and make, instead of analyze and elaborate

commit d692097626591e841556f0a4bc8dc39691f90d3e
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Thu Jun 3 03:44:39 2021 +0200

    [ci] cleanup shell scripts

commit a942d35db55eb50888fc3f98e2ef82c9ef802e7d
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Thu Jun 3 03:55:37 2021 +0200

    [ci] make shell scripts executable

commit 0c44d16417c21b1e4307c93d7c52928ef6efbc3f
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Thu Jun 3 03:56:39 2021 +0200

    [sim/ghdl] make script executable

commit 0fe6fa2a2224bbf7dc60a6884c73940879d1b362
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 2 19:41:10 2021 +0200

    [README] rework #42

commit b5c4d9a5e963df7fa3fc0a3bb9130402a1106cbc
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 2 19:40:02 2021 +0200

    [docs/src_adoc] moved 'X' ISA extension to according section

commit 40a24766f9867cb708c50cff43ee13170a26f4fe
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 2 18:55:58 2021 +0200

    [docs/src_adoc] citing - added BibTeX #42

commit 2723525a564b0569c619c3588188590cd14d67b3
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 1 20:00:15 2021 +0200

    preparing release v1.5.6.0

commit 210d8b5fe1dd785dc57252767f42c85097d837cc
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 1 19:54:08 2021 +0200

    [docs/src_adoc] minor edits

commit 3eb9bea523f127f2fde4859799a750d46c09f33c
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 1 19:53:50 2021 +0200

    [README] minor edits

commit 5717fda549900bbe66b2a4561356d54a0fe1850f
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 1 18:36:21 2021 +0200

    [README] minor updates and clean-ups

commit b1775767b63faabb45f66761cd4effed4ebc0659
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 1 18:36:03 2021 +0200

    [docs/src_adoc] minor edits

commit 2f163720f5ec5206f79e8af5092af57b65940b79
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 1 18:35:45 2021 +0200

    [docs/src_adoc] added "legal" overview to its own section

commit 9e09f315f51f2ce6b48f9ec45219f075cebab523
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 1 17:47:32 2021 +0200

    [CHANGELOG] added version 1.5.5.13

commit ca21559e518d2b98304f58d62bc03d5a357792bc
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 1 17:47:02 2021 +0200

    [sw/examples/floating_point_test] fixed broken function call; now also using "RUN_CHECK" compile switch

commit 7a2017cd25ef4eb26440627ae609b398de0e0490
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 1 17:37:14 2021 +0200

    [docs/src_adoc] fixed external memory interface endianness configuration #50

commit 960471087e191c91e8ed0b3d366a69ad4fc870a4
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 1 17:36:29 2021 +0200

    [docs/src_adoc] CPU/processor/project is LITTLE-ENDIAN #50

commit 2cbb7cce8044bde95e7362621e65f2b8a4a11df8
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 1 17:35:33 2021 +0200

    [docs/src_adoc] removed mstatush CSR and mstatus.ube flag #50

commit e728d288f32919a6f1763c44bdb4be7d51821fc7
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 1 17:34:38 2021 +0200

    [sw/lib] fixed RTE's endiannes/architecture info output

commit 200a47c8594eb6045922e5db70f4fc37465149e7
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 1 17:33:24 2021 +0200

    :warning: [sw/bootloader, rtl/core] bootloader now uses LITTLE-endian byte-order for executables

commit bf154017b0121214a7848e5788581c28f0f91670
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 1 17:32:36 2021 +0200

    :warning: [sw/image_gen] image generator now generates LITTLE-endian EXECUTABLES (neorv32_exe.bin) #50

commit 7aca4658db40638e503f8e35db56a27a69f27fda
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 1 17:26:11 2021 +0200

    [rtl/core, sim] fixed endianness configuration of external memory interface #50

commit 3ac468921aff4d162da54a68e546e4cd1e5f290d
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 1 17:25:21 2021 +0200

    [rtl/core] removed mstatush CSR and mstatus.ube flag

commit 0deddc4253660ff495b474015a9e5b9d7e4633e0
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 1 17:24:06 2021 +0200

    [sw/lib] removed mstatush CSR and mstatus.ube flag #50

commit cb81ea51705ee4b804f6cc3c5a12859c16c05e26
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 1 17:19:14 2021 +0200

    [sw/lib] minor edits

commit 2be3da7f1ef60e3ab2125b25de913e1063ffa0f7
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 31 19:17:04 2021 +0200

    [docs/src_adoc] added citing information

commit 8dbe35a55654fd91dc86ad50400e4b740e4ba840
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 31 19:16:44 2021 +0200

    mret instruction now clear mstatus.mpp CSR bits
    
    according to newest RISC-V priv. spec.

commit ffd92a0ea8bd13ac50b0f2bf06d4976df54c8654
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 31 13:52:16 2021 +0200

    [CHANGELOG] added version 1.5.5.11

commit 8ad8c003873537cd947f941ed2941738f31a9ec0
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 31 13:45:18 2021 +0200

    [.gitignore] added docs/NEORV32.pdf

commit 49f68e1205618f05a54610afb1f8fdc9dbcd6c26
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 31 13:43:56 2021 +0200

    [rtl/core] mtval CSR is now read-only; fixed default value of dcsr_prv if user mode is not implemented

commit e5b0c59af9017c5b3169f79184780bcd8d59fafc
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 31 13:34:17 2021 +0200

    [sw/lib] mtval CSR is now read-only

commit b11919d667a480658e615adf9ef85a222378eb0f
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 31 13:33:58 2021 +0200

    [docs/src_adoc/cpu_csr] added missing "mcause" CSR; added links to CSR overview; "MTVAL" CSR is now read-only!

commit 8e2883aa81298dd6f12aa35fb3be295eb09536b1
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 31 13:33:18 2021 +0200

    [docs/src_adoc/soc] minor edits

commit 16d45f85ea95fd26c6420dac3011b379a2c38537
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 31 13:32:59 2021 +0200

    [docs/src_adoc/cpu] minor fixes

commit c26524d2968242aa37ec985c779922ebf5488be0
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 31 13:02:45 2021 +0200

    [Makefile] added (default) help target

commit 7deabfac75a3d44ab2303d3d48f0abcf07af0f48
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 30 18:33:32 2021 +0200

    [README] minor edits

commit 17570972e639dcb09e77b2d396d4d008b69ce772
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 30 18:31:17 2021 +0200

    [CHANGELOG] added version 1.5.5.10

commit 54183aedc5ffbc2a757930d22e63822df9dc8cd7
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 30 18:28:58 2021 +0200

    :bug: [rtl/core/neorv32_top] fixed bug in SoC reset system; code clean-up
    
    * fixed bug in reset generator: SoC reset was stuck on zero when on-chip debugger not implemented
    * reworked reset generator (simplified)
    * reworked SoC bus infrastructure (module's "response" bus)

commit 5031b51a24059313d50755c1f36dd32e836e861a
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 30 18:26:56 2021 +0200

    [sim/neorv32_tb] minor edits

commit 2c1188255c601b5df26dd5c4ce9105fdfc302aba
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 30 18:26:32 2021 +0200

    [rtl/core] code clean-up

commit 06eef197b2be59e4042ff8d0ecd253cd50d80ab9
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 30 18:26:17 2021 +0200

    [rtl/core] minor edits

commit 2747546f659a1e13abb79662498550069464387f
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 30 18:25:47 2021 +0200

    [rtl/core] renamed "and/or/xor all bits" functions; code clean-up

commit 74456158dd5a6d356e9cab97afe1ff6db5f10eb6
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 30 18:25:05 2021 +0200

    [rtl/core] renamed "or/and/xor all bits of vector" functions

commit c4f2aca1662ba2d0eaa7e069dc677d355344830b
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 30 18:18:26 2021 +0200

    [sw/ocd-firmware] minor comment endits

commit 6748b0ff2a71dfd78849d5897bbcb694620d7c17
Author: stnolting <stnolting@gmail.com>
Date:   Sat May 29 13:25:07 2021 +0200

    [README] minor edits

commit f0bbba35202e916d11438c20b94cbf72ebe8c327
Author: stnolting <stnolting@gmail.com>
Date:   Sat May 29 13:17:29 2021 +0200

    [docs/src_adoc/overview] minor edits in example FPGA setup results

commit d40879900048ba9f27703680b588ca7b479422fa
Author: stnolting <stnolting@gmail.com>
Date:   Sat May 29 12:41:03 2021 +0200

    [docs/src_adoc/getting_started] removed OCD tutorial's "work in progress note"

commit ebc83ba02a0bbae54c3b997a9ed16fbf9ba3a6d1
Author: stnolting <stnolting@gmail.com>
Date:   Sat May 29 12:40:32 2021 +0200

    [docs/src_adoc/cpu] added missing FIRQ channel numbers

commit 24be15fa19e54abff339612a0d68943ee9ee9f2a
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 28 19:29:06 2021 +0200

    [README] layout/content experiments

commit 7cb9f35d4f83dc21ce8d25b740055fa1a46877c0
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 28 19:27:02 2021 +0200

    [sw/common/crt0.S] moved WFI instruction into endless wait loop

commit 1a3503d774f33a1ea92dae70ae7436d5df395534
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 28 16:30:04 2021 +0200

    [docs/figures] minor layout edits

commit 0f3020d20d8eba241a2b3a68eb375abeb37afeb3
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 28 16:24:00 2021 +0200

    [docs/src_adoc] minor edits

commit 29c61645b934c6f3fcc3496769562e23afc37813
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 28 13:12:22 2021 +0200

    [docs/src_adoc/cpu] added note: how can the CPU discover ISa extensions

commit 2bea835d204329777aaf8b43f33a8665a90631b0
Merge: 6108870d 9474a3db
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 28 12:41:25 2021 +0200

    Merge pull request #40 from umarcor/feat/docs/diagram
    
    Use asciidoctor-diagram with wavedrom support

commit 6108870d9180742cba37aeac1812fc7fad41548b
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 28 11:09:28 2021 +0200

    [CHANGELOG] added version 1.5.5.9

commit c84c182543d2e793da92b15cbb71f5554ab29e3b
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 28 11:09:04 2021 +0200

    [docs/src_adoc] integrated DBMEM into DM

commit a690c3fb6bee3f0e5e9d8b5fdf05ad837f6f86a7
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 28 11:08:41 2021 +0200

    [docs/src_adoc] version update

commit 839d49174142e1de9b52926225af83218cec6849
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 28 11:08:24 2021 +0200

    [docs/src_adoc] executables can also uploaded via GDB

commit bc67116a81398af3b84fb2e686c7f699f35d64ef
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 28 11:07:56 2021 +0200

    [docs/src_adoc] if Zifencei is disabled a fence.i instruction executes as nop

commit 21ec3103d5872af7022d355934ae30ef957aad85
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 28 11:07:15 2021 +0200

    [docs/figures] removed now-obsolete DBMEM VHDL component

commit 31bd7b27da35626102345307695343f33d8e3463
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 28 11:06:48 2021 +0200

    [docs/src_adoc] removed now-obsolete DBMEM VHDL componen

commit 4bdaea6ec4cecd4e1fc2eeb88c110fafc113e64f
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 28 11:06:24 2021 +0200

    [sim/ghdl] removed now-obsolete DBMEM VHDL component

commit 328700cf6ccc7f216dd4d116e4ba636d35d0fa15
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 28 11:05:58 2021 +0200

    [rtl/core/neorv32_cpu_*] minor edits and code clean-ups

commit 9c205645116fa55f7594d37851df91517f4901e5
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 28 11:05:19 2021 +0200

    [boards/*] removed now-obsolete DBMEM VHDL component

commit 47c8fb4721d89fcb35759b3cfb38fd4a388d3587
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 28 11:04:39 2021 +0200

    [rtl/core] integrated DBMEM into DM
    
    integrated the fomer "debug memory (DBMEM)" into the "debug module (DM)"; neorv32_debug_dbmem.vhd is no longer needed

commit 232057f3bd65206d5a5464e4ffdb9cc8354e65e0
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 26 18:10:53 2021 +0200

    [docs/src_adoc] fixed including of images into tables

commit 15f281dcc2804e96b996e650c9b875dfab52160a
Merge: caef3a24 72aa786d
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 26 17:43:18 2021 +0200

    Merge branch 'master' of https://github.com/stnolting/neorv32

commit caef3a242dbd81ca317cba204cd73c008e37a353
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 26 17:43:14 2021 +0200

    [README] added quick-start/quick-links sections

commit 1c63ebeb3eb3a752bbd92312d5bea2f87e96840a
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 26 17:42:52 2021 +0200

    [docs/src_adoc/on_chip_debugger] added UNIMPLEMNTED debug mode CSR bits

commit fe3c18042e23d80fe2719cc931ffeb4f4a70a261
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 26 17:42:20 2021 +0200

    [docs/src_adoc] minor edits

commit ffc7df45ab84b437db8b02da41719b43515c5726
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 26 17:42:05 2021 +0200

    [docs/src_adoc] minor edits

commit 9474a3db0fe86e195a6a23510b59fb62505509dd
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Mon May 24 02:05:29 2021 +0200

    [docs] use asciidoctor-diagram with wavedrom support

commit 4a3ad9f591d452418300e276f8eedb305483aeed
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun May 23 23:38:37 2021 +0200

    update gitignore

commit 72aa786de911bc21856b23af849f359681f6b487
Merge: 8433e89d 2e918e5f
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 26 16:08:22 2021 +0200

    Merge pull request #44 from umarcor/ci/fix-tag
    
    [ci] prevent tag 'nightly' being used in revnumber

commit 8433e89d27c3fe644188e07a876972cc5f0d25ba
Author: stnolting <stnolting@gmail.com>
Date:   Tue May 25 18:57:55 2021 +0200

    :sparkles: [docs/src_adoc/getting_started] added on-chip-debugger + gdb tutorial

commit ec08215c8b5eb7e3efa96cc0ad8219fe6a3677bf
Author: stnolting <stnolting@gmail.com>
Date:   Tue May 25 18:57:23 2021 +0200

    [docs/src_adoc/on_chip_debugger] minor edits

commit fc56f697bca5d93eab0437c70a0c64c631f7e7b6
Author: stnolting <stnolting@gmail.com>
Date:   Tue May 25 16:52:04 2021 +0200

    [sw] added OpenOCD configuration file for on-chip debugger

commit 82cbed8e016bfa4bf7ba366bdc5d3aa2c33cfa39
Author: stnolting <stnolting@gmail.com>
Date:   Tue May 25 16:51:40 2021 +0200

    [docs/src_adoc/overview] added openocd folder

commit d1d168336b97d4c10c2608220221209ee6802de9
Author: stnolting <stnolting@gmail.com>
Date:   Tue May 25 16:30:50 2021 +0200

    [docs/src_adoc] renamed folder "on-chip-debugger" -> "ocd-firmware"

commit 9f013d12a8bcdbd8686bbeaa524f4b40291d0a07
Author: stnolting <stnolting@gmail.com>
Date:   Tue May 25 16:29:57 2021 +0200

    [sw] renamed "on-chip-debugger" -> "ocd-firmware"

commit 2e918e5f151b25022d4118bd06a6d7a4da9f92a8
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Tue May 25 16:14:04 2021 +0200

    [ci] prevent tag 'nightly' being used in revnumber

commit 83dbb3c12cc88c888afe162eeb1de59b38697f7e
Author: stnolting <stnolting@gmail.com>
Date:   Tue May 25 16:26:57 2021 +0200

    [docs/src_adoc] added OCD "park loop" code reference + note

commit d1d1b8058aa354f135a34dec37f2107ff3822a2f
Author: stnolting <stnolting@gmail.com>
Date:   Tue May 25 16:26:21 2021 +0200

    [sw] added sources for on-chip debugger's "park loop" code

commit 8a5a1904febb93f06931fa86a828980a757ac7ab
Merge: 47c339f4 0e91d253
Author: stnolting <stnolting@gmail.com>
Date:   Tue May 25 15:51:55 2021 +0200

    Merge branch 'master' of https://github.com/stnolting/neorv32

commit 47c339f485e09dd713828b95dd80ae2f6108c2d3
Author: stnolting <stnolting@gmail.com>
Date:   Tue May 25 15:50:18 2021 +0200

    [docs/src_adoc] started writing HOWTO: debugging with openocd + gdb

commit 0e91d253899a362cd7efcdc573c8d2726eb51ad8
Merge: cf861e8f 3ee1ac5d
Author: stnolting <stnolting@gmail.com>
Date:   Tue May 25 15:46:28 2021 +0200

    Merge pull request #43 from umarcor/patch-1
    
    [ci] set fetch-depth to 0, for git describe to work

commit 3ee1ac5df065237d6df22b701901737c052e21ca
Author: Unai Martinez-Corral <38422348+umarcor@users.noreply.github.com>
Date:   Tue May 25 15:02:43 2021 +0200

    [ci] set fetch-depth to 0, for git describe to work

commit 663a40aee3f13f4a61ab1e8c2432ed602e9cce80
Author: stnolting <stnolting@gmail.com>
Date:   Tue May 25 14:47:37 2021 +0200

    [docs/src_adoc] minor edits

commit cf861e8ff63cd5da19943e6f3ca5c2a274e7df77
Merge: a6d4e182 d06e1830
Author: stnolting <stnolting@gmail.com>
Date:   Tue May 25 14:31:46 2021 +0200

    Merge pull request #38 from umarcor/feat/docs/favicon
    
    [docs] add favicon

commit 8471e18480f4e25badc9dc09a8ea362300c07b3b
Author: stnolting <stnolting@gmail.com>
Date:   Tue May 25 14:27:35 2021 +0200

    [riscv-arch-test] minor edits - now using git submodule #34

commit a6d4e182b61cc8940378d987239f207b503578ec
Merge: a9f80b2b c5bc9777
Author: stnolting <stnolting@gmail.com>
Date:   Tue May 25 14:25:34 2021 +0200

    Merge branch 'master' of https://github.com/stnolting/neorv32

commit a9f80b2b324b850473ee45b1a3cc3a9cab34e2e0
Author: stnolting <stnolting@gmail.com>
Date:   Tue May 25 14:25:06 2021 +0200

     [riscv-arch-test] minor fix

commit 39e16b66442abf6085be808d1ad50c25a69c73f2
Author: stnolting <stnolting@gmail.com>
Date:   Tue May 25 14:13:59 2021 +0200

    [riscv-arch-test] now using submodule for RISC-V architecture test framework

commit 77af6ea0e20017398aa1fe3fc219781d0cdd35ec
Author: stnolting <stnolting@gmail.com>
Date:   Tue May 25 14:13:23 2021 +0200

    [.gitmodules] added; added riscv-arch-test

commit d06e1830d36f2ef60dbdb1944ce9f8831461007f
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun May 23 01:58:33 2021 +0200

    [docs] add favicon

commit c5bc977714189a73c6165a76a3c70663992aa42a
Merge: 46d79d90 be20472b
Author: stnolting <stnolting@gmail.com>
Date:   Tue May 25 13:47:18 2021 +0200

    Merge pull request #41 from umarcor/feat/docs/revnumber
    
    [docs] set revnumber through git describe

commit 46d79d90a4516024f2b9c9f0623831394d4e8fd2
Merge: f9d3b8c1 050125a6
Author: stnolting <stnolting@gmail.com>
Date:   Tue May 25 13:26:22 2021 +0200

    Merge pull request #39 from umarcor/feat/ci/implementation
    
    Add GitHub Actions workflow 'Implementation'

commit be20472b8ef83d4ea30df730f6c751d0e1238814
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Mon May 24 03:28:31 2021 +0200

    [docs] set revnumber through git describe

commit 050125a669f08bcbdf0292bfa5c13d43239c2412
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun May 23 18:04:46 2021 +0200

    [ci] rename workflow 'Processor Check' to 'Processor'

commit cf3f4a8754d77aaaad1eaf23d61de061df5ef9aa
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Sun May 23 13:58:46 2021 +0200

    [ci] add GitHub Actions workflow 'Implementation'

commit f9d3b8c12f5c9d24404b2af92b675433797762df
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 23 16:23:38 2021 +0200

    [docs] removed NEORV32.pdf

commit 7f2944e79047694cbd1fda1d2f637116370bb773
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 23 16:23:17 2021 +0200

    [README] minor typo fixes

commit 343046db5670e4a3db6402d97dbc4229a4632c3e
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 23 14:17:44 2021 +0200

    [docs/src_adoc] minor edits

commit a39abfcfd958aff9c1c6bbcb59be9f5244f375d8
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 23 14:17:33 2021 +0200

    [README] heavy clean-up; added lots of links to the online documentattion

commit a9a7c81a14890ddb8859722eaad45ef42e0df0aa
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 23 12:32:08 2021 +0200

    [CONTRIBUTING.md] reworked

commit 7354b98d9aa9a4afd62d2be113e59de8da858cb4
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 23 11:29:31 2021 +0200

    [docs/src_adoc/on_chip_debugger] updates and fixes

commit f72ed7b327999a45fa577edba336d5727f633f62
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 23 11:27:52 2021 +0200

    [docs/src_adoc/getting_started] updated instructions on how to bul documentation(s)

commit 335bab883e3ac5e6752cbb046399492148291d25
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 23 11:27:16 2021 +0200

    [boards/UPduino_v3] added on-chip debugger modules & signals

commit 03e02b4665535653990c25ad689f78df85a66ee3
Merge: e094c3ab d476a07d
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 23 08:40:03 2021 +0200

    Merge pull request #32 from umarcor/ci/tip
    
    [ci] use eine/tip for uploading artifacts to (pre-)releases

commit e094c3ab11608e781fcbbe3b028ba22faead06ec
Merge: a18c153b c6621978
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 23 08:19:37 2021 +0200

    Merge pull request #31 from tmeissner/upduino_v3_yosys
    
    Add UPduino v3 variant using open source toolchain (2nd try)

commit c6621978f2e2d5dc1bf2f63925d8f577783baffe
Author: tmeissner <programming@goodcleanfun.de>
Date:   Sat May 22 20:15:03 2021 +0200

    Add debugger ports

commit d476a07d4e8b685815375a508f738fdd91a7c60d
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Fri May 21 01:51:50 2021 +0200

    [docs] style

commit 5d3d00272f522747887f0dc66b8690662a100777
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Fri May 21 01:46:46 2021 +0200

    [docs] move bitmanip-draft.pdf into references

commit 5220450476b8d956c1cf27eca887f9180b818122
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Fri May 21 02:04:26 2021 +0200

    [ci] add figures to HTML artifact

commit 3cfcb33c388bf57649a07bec2fbdfbad82204d6a
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Fri May 21 02:02:36 2021 +0200

    [ci] do not deploy from PRs or non-master non-tagged branches/commits

commit d25527c6b36cb5eaf99913db0e1b0e49c8043d6d
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Fri May 21 01:31:11 2021 +0200

    [ci] use eine/tip for uploading artifacts to (pre-)releases

commit 40007bca339466d427c47c66612321c401103df3
Author: tmeissner <programming@goodcleanfun.de>
Date:   Fri May 21 19:01:19 2021 +0200

    Incorporate comments of PR review
    
    * ICE40: Remove unused Radiant component declarations
    * PLL: Remove system_pll unit, instead use SB_PLL40_CORE in top level
    * Makefile: remove Yosys synth_ice40 -abc2 option
    * Update FPGA binary file to above changes

commit 31d9475b4a842b5c620352530cbe78995fc29ccc
Author: tmeissner <programming@goodcleanfun.de>
Date:   Thu May 20 20:25:45 2021 +0200

    Add FPGA FW binary file

commit f05c2ad665d9bfe3b7b86c5fb4ca3bde17ac2562
Author: tmeissner <programming@goodcleanfun.de>
Date:   Thu May 20 20:07:11 2021 +0200

    Add UPduino v3 variant using open source toolchain (GHDL, Yosys, nextPNR)

commit a18c153bc666dd3cddb6411c8776c1ba3865426a
Author: stnolting <stnolting@gmail.com>
Date:   Sat May 22 19:16:21 2021 +0200

    [rtl/core] updated pre-built application/bootloader images

commit 79dfd222d9d05144da6eeeec4992bb0a8f3bdc3c
Author: stnolting <stnolting@gmail.com>
Date:   Sat May 22 19:15:55 2021 +0200

    [sw/bootloader] minor clean-up

commit 83463f82be2c8f291e99c35229df8d821152de71
Author: stnolting <stnolting@gmail.com>
Date:   Sat May 22 19:15:07 2021 +0200

    [docs/src_adoc] minor typo fixes

commit 8d14e482e5934bc072d8df6c50c7f67de13b2040
Author: stnolting <stnolting@gmail.com>
Date:   Sat May 22 19:14:43 2021 +0200

    [sw/lib/source/mtime] minor edits to prevent/reduce race conditions when updating MTIMECMP

commit 5c3b5aa7ab39e8430d8dd8d3f3487b8f9bce6c64
Author: stnolting <stnolting@gmail.com>
Date:   Sat May 22 18:08:38 2021 +0200

    [docs/figures/neorv32_processor] reworked figure format; added on-chip debugger complex

commit b127f35713a19ea5c834b17164551c23b051a253
Author: stnolting <stnolting@gmail.com>
Date:   Sat May 22 17:11:42 2021 +0200

    [docs/src_adoc/OCD] added debug module (DM) documentation

commit dca939ce03cc36f830884775fe0aec10514021c5
Author: stnolting <stnolting@gmail.com>
Date:   Sat May 22 17:11:04 2021 +0200

    [docs/src_adoc/overview] minor edits

commit 180e8c481661a85075a6ac24e650378e9aba5c64
Author: stnolting <stnolting@gmail.com>
Date:   Sat May 22 17:10:48 2021 +0200

    [CHANGELOG] minor edits

commit b2fea3ac2719a54a0e56a618d8919f7b6f06f6eb
Author: stnolting <stnolting@gmail.com>
Date:   Sat May 22 17:08:09 2021 +0200

    [docs/src_adoc/overview] added on-chip debugger hardware ressources

commit 038786c0e5c27c5004fcf84ef35038a387de01a8
Author: stnolting <stnolting@gmail.com>
Date:   Sat May 22 17:07:43 2021 +0200

    [docs/arc_adoc/soc] added JTAG interface and OCD configuration generic

commit 984f3a3dc29202af14a690fed0d3bdf8c780a5c4
Author: stnolting <stnolting@gmail.com>
Date:   Sat May 22 17:07:02 2021 +0200

    [docs/src_adoc] updated version

commit 7915cdba0edd6f1181464895a2ac6d9cb539c545
Author: stnolting <stnolting@gmail.com>
Date:   Sat May 22 16:56:33 2021 +0200

    [rtl/core/neorv32_debug_dbmem] updated "park loop" code

commit 69213e241f3576af6a1277f26d9234205bff10b5
Author: stnolting <stnolting@gmail.com>
Date:   Sat May 22 16:56:01 2021 +0200

    [CHANGELOG] added version 1.5.5.7 and 1.5.5.8

commit ee5bd804ccb6c40ca914bea69d1649cdf51c5989
Author: stnolting <stnolting@gmail.com>
Date:   Sat May 22 16:54:49 2021 +0200

    [sim/ghdl] added on-chip debugger debug module (DM)

commit 085d8a936ac1ba79beaf86d0aa1ffb965eb66bed
Author: stnolting <stnolting@gmail.com>
Date:   Sat May 22 16:54:31 2021 +0200

    [sim/testbench] added JTAG interface and configuration generic for new ON-CHIP DEBUGGER

commit 60bca42eb43a6abb7144ee9414feeeab41a0765b
Author: stnolting <stnolting@gmail.com>
Date:   Sat May 22 16:54:16 2021 +0200

    [rtl/top_templates] added JTAG interface and configuration generic for new ON-CHIP DEBUGGER

commit 00e469f42f92b31b886344c285b4aa7f8f12b516
Author: stnolting <stnolting@gmail.com>
Date:   Sat May 22 16:53:26 2021 +0200

    :sparkles: [rtl/core] on-chip debugger: added debug module (DM)
    
    :bulb: the on-chip debugger is operational now - but still in an experimental stage :wink:

commit d566d45f8e35368c834c4c8705f7e2907f410b5e
Author: stnolting <stnolting@gmail.com>
Date:   Sat May 22 15:47:24 2021 +0200

    Revert "Revert ":bug: [rtl/core/bus_keeper] fixed bug that caused permanent CPU stall""
    
    This reverts commit 04b3b922293ad2d9a898f34a90977b8cdfad34c4.

commit 04b3b922293ad2d9a898f34a90977b8cdfad34c4
Author: stnolting <stnolting@gmail.com>
Date:   Sat May 22 15:42:43 2021 +0200

    Revert ":bug: [rtl/core/bus_keeper] fixed bug that caused permanent CPU stall"
    
    This reverts commit 9fa11e67ed0dbc4706bf4bc6faaefcff9f2b37f0.

commit 9fa11e67ed0dbc4706bf4bc6faaefcff9f2b37f0
Author: stnolting <stnolting@gmail.com>
Date:   Sat May 22 14:58:39 2021 +0200

    :bug: [rtl/core/bus_keeper] fixed bug that caused permanent CPU stall
    
    fixed bug in internal memory monitoring: if accessing an unused address which is not re-directed to the external bus interface (because WISHBONE module is disabled) caused the CPU to stall since that bus access was not correctly monitored and aborted by the BUS_KEEPER

commit 37ba4b36f786245a6ff97921adb38e86452411a9
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 21 18:43:41 2021 +0200

    [CHANGELOG] added version 1.5.5.6

commit 1cd850ddfa28a5a7df36e8f45dc9f7a4d600368f
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 21 18:43:22 2021 +0200

    [rtl/core] updated version

commit 58a4e9050420ab99fca59c22206608e84af3b723
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 21 18:23:26 2021 +0200

    [docs/src_adoc] added further details on upcoming on-chip debugger; minor clean-ups, typo fixes and layout edits

commit 0299639c4e4cfe229c8d7fd6253efa2eeaf13514
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 21 16:13:12 2021 +0200

    [docs/src_adoc/index] added RISC-V logo

commit 6d872b2d8c222dd4947f9b00ed67002f7bad6136
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 21 16:12:31 2021 +0200

    [sim/ghdl] added debig transport module hardware module

commit f54175b741044eed26699e4e80031a4a7dd3b5aa
Author: stnolting <stnolting@gmail.com>
Date:   Fri May 21 16:12:10 2021 +0200

    :sparkles: [rtl/core] on-chip debugger: added debug transport module (DTM)

commit 2c1e75b9b72d3b2907e7c1fad70d4458bd616cba
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 20 19:20:49 2021 +0200

    [bootloader image] reduced size to fix #30

commit 37e86dda939f035133656945785e32e247c6e950
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 20 18:55:33 2021 +0200

    [CHANGELOG] added version 1.5.5.5

commit 6a824fdea5dfe6acd1b8bfe7d5452c71faff7c40
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 20 18:53:51 2021 +0200

    [rtl, sim, boards] added system time output "mtime_o"
    
    https://github.com/stnolting/neorv32/discussions/29

commit 4def5b02b11866821a7144d87d84175883cccba3
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 20 18:52:54 2021 +0200

    [docs/src_adoc] added system time output to processor top entity
    
    https://github.com/stnolting/neorv32/discussions/29

commit 0218604475b076d896f13fb15413bf04ec1566dc
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 20 18:50:26 2021 +0200

    [README] added on-chip debugger (WORK IN PROGRESS); added status not (active development)

commit fb3d4e650eeb3a238c4996cb196bf62dc2d55d9e
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 20 15:47:21 2021 +0200

    [CHANGELOG] added version 1.5.5.4

commit d1ed7635026dd169e6a905253ef10ac4bca876cd
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 20 15:47:07 2021 +0200

    [docs/src_adoc] added OCD debug memory; minor edits

commit 3a160288f90cc5e3e641622227d46b043c4981da
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 20 15:46:19 2021 +0200

    [sim/ghdl] added new debug memory module

commit 5f8bae3787c177b9971fa7cf3694b9b6b1d4cf9d
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 20 15:45:53 2021 +0200

    :sparkles: [rtl/core] on-chip debugger: added debug memory (DBMEM)

commit 7d50d0893427516e42871821d26eae6be898118c
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 20 13:39:17 2021 +0200

    [docs/src_adoc/ocd] updates, fixes, ...
    
    :construction: still under construction

commit fb2f8c18d54d75429d20a718d1be5b5a2e21e04e
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 20 13:38:28 2021 +0200

    [docs/figures] added on-chip debugger complex figure

commit 0fb60445b0eaa424a5359fd27a1c4a236392c839
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 20 13:37:59 2021 +0200

    [README] fixed links

commit 70a01e03f0c8b8447d984dbbb42b99573bbe4f80
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 20 13:37:35 2021 +0200

    [docs/src_adoc/software] fixed link

commit 51ef9898da2c4ca349b5418d94e570c1721cff18
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 20 13:37:20 2021 +0200

    [docs/src_adoc/inde] minor edits; added logo, added link to github repo

commit 944d808d9bf9b1dc3b692e4386c8f24ad57d281d
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 20 09:17:33 2021 +0200

    [CHANGELOG] added version 1.5.5.2

commit 22ad4909a44b2d34a5de46ba646a9f1ebd3e0bd0
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 20 09:17:00 2021 +0200

    [docs/src_adoc] minor updates

commit 375607f5d7315f13cfc91b059f5875d62476eecb
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 20 09:16:33 2021 +0200

    [docs/arc_adoc] added flag to discover on-chip debugger; added missing i-cache flag

commit 1a4bf26536b5dd27d4be1e8a505c75dc69c388fc
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 20 09:15:54 2021 +0200

    [sw/lib] added flag to discover on-chip debugger

commit 8db7fccdbf02bb0254acc92af15062349e1a7b8e
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 20 09:15:29 2021 +0200

    [sw/example/processor_check] minor edits

commit 188eb5c7186aaf911ae8f28a3be63cae51a9214d
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 20 09:15:08 2021 +0200

    [rtl/core] added flag to SYSINFO to allow software to check if on-chip debugger is implemented

commit f468859606e0cefd20faeded8e85a13dd8601609
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 20 07:28:08 2021 +0200

    [.ci/sw_check.sh] updated compile switch

commit 968d2f7be654d0d3da9dcb86a658ec0cb74432b2
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 20 07:21:41 2021 +0200

    [sw/example] renamed cpu_test -> processor_check

commit 78ee8efcd98e4a7eaf6be4803961b89242d1313a
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 20 07:20:38 2021 +0200

    [sw/example] renamed cpu_test -> processor_check

commit 1b83443cf3c1cb01fe68648be096a3bbb698431c
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 20 07:15:15 2021 +0200

    [docs/src_adoc] fixed including images for html deployment

commit 5ed53de19636c44cd1de7f7a0cc88ff2de688dd9
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 19 20:57:16 2021 +0200

    [core/rtl] updated pre-build application images

commit 8f7688c537dae63ab94d0069bf87fd31eda10c40
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 19 20:56:02 2021 +0200

    :lipstick: [docs/figures/neorv32_bus] minor edits

commit 5c4d51f273f52c24d3989e8ff4126b23794df23c
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 19 20:55:30 2021 +0200

    [CHANGELOG] fixed link to documentation

commit d7a59cbbccb5a77b0b787e53945ba2e3b0bb7f44
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 19 20:04:23 2021 +0200

    [docs/src_adoc] added documentation related to new "CPU debug mode"

commit 3ec57c1d5f7f7a5f7e998c824a3441158e3f83f0
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 19 18:55:14 2021 +0200

    [README] added CPU debug mode - :construction: work in progress

commit 8a6a70bae4880a199652ae36c2979840c369c6a8
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 19 18:49:28 2021 +0200

    [CHANGELOG] added version 1.5.5.2

commit 2e4b7a4eaac9aabd3f24000fc3a8f87fe6603bd1
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 19 18:49:09 2021 +0200

    :sparkles: [rtl/cpu] added CPU debug mode
    
    comatible to the RISC-V debug spec 13.2

commit 022a73691c16862eff5f8d4cf9c22cb7c334aba1
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 19 18:48:23 2021 +0200

    [sw/lib] added flags for SW to discover CPU debug mode

commit 701f325cd728b6fda7719c34434289e0628be935
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 19 18:43:23 2021 +0200

    [README] minor clean-up

commit 61bd0d77b0f097124e9113952e3f5326f00a6524
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 19 18:32:04 2021 +0200

    [docs/src_adoc] added links to online documentation to front

commit 78808fd6e6ead37d7d25b6f535bd9138b64c7587
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 19 18:26:24 2021 +0200

    [README] fixed/updated links to online documentation
    
    :construction: work in progress

commit edfd4ebe1aa63ac913be9536e61d6ceacb239d3f
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 19 18:09:39 2021 +0200

    [docs/src_adoc] fixed links to SW documentation on github pages

commit ab8e651c510289b94895fe45004eabf796843cec
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 19 18:07:15 2021 +0200

    [docs/reference] added RISC-V debug spec
    
    :sparkles: for upcoming NEORV32 *on-chip debugger* :wink:

commit 049b388ac12c2de4de23936788997201a7e3661a
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 19 18:06:24 2021 +0200

    [sw/lib/source/neorv32_mtime] fixed comments

commit 7bd31eebbae95215b5b30937534e86fcb47e28e7
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 19 18:06:04 2021 +0200

    [sw/common/crt0] added NOPs right after HW reset

commit 4b7344eced197c832069dd78c9aad19b0c646ad3
Merge: 183783e5 539660e0
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 19 17:07:30 2021 +0200

    Merge pull request #26 from umarcor/ci-tweaks
    
    Build HTML datasheet and publish to GitHub Pages along with Doxygen output

commit 539660e0c5b272307fc40f63de7a6577aca49d85
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Tue May 18 05:43:04 2021 +0200

    docs: add shields/badges to HTML datasheet

commit 1748ea045a849e13ef69c07da0c73c93def08e0a
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Tue May 18 05:14:23 2021 +0200

    readme: update shields/badges

commit 762d1a1ca99a7eb18e67b57854102bbfe5f269e3
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Tue May 18 04:59:10 2021 +0200

    ci: deploy datasheet (HTML and PDF) to GitHub Pages, along with Doxygen output

commit 445032679477aeaccad846cc57ff135490a93d15
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Tue May 18 04:36:19 2021 +0200

    add Makefile

commit 6a2d00f4fd0b8875f53174f7f8d25ebf5f6b4a42
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Tue May 18 04:03:31 2021 +0200

    docs: add HTML datasheet

commit 8c6887d59e01f2a00f1288919ad2a0df9324ee5c
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Tue May 18 04:03:31 2021 +0200

    ci: merge workflows 'gh-pages' and 'build_datasheet' into 'Documentation'

commit 413d0534b063979043c0c889275102f26ac8b645
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Tue May 18 04:42:09 2021 +0200

    ci: remove redundant Action

commit 3eb863d474a0bbce088768e3ffe8b78278c9d78e
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Tue May 18 04:40:50 2021 +0200

    ci: cleanup

commit 87b4777b969cd4f8a01c0d6dcfae5c5c50945a7e
Author: umarcor <unai.martinezcorral@ehu.eus>
Date:   Tue May 18 04:29:17 2021 +0200

    docs: create subdir 'references'

commit 183783e5bea1031e5b24c1e071afb1817e87d485
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 16 18:17:55 2021 +0200

    [README] minor edits

commit 8af59129e9b801107845fd69b9c8062ce9202c46
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 16 18:17:43 2021 +0200

    [boards/UPduino_v3/README] minor corrections

commit 8358a8af41904a2cd1017416784409aaaaba9ebc
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 16 18:15:47 2021 +0200

    [rtl/core/neorv32_wishbone] fixed minor sanity check error

commit 88d565f9866da4bffda4304db3cbebe17e3fc630
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 13 17:11:39 2021 +0200

    [docs/NEORV32.pdf] rebuild

commit 07eb6cdfb16c2bd7c2d8ef2cdcc244e468928943
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 13 17:11:22 2021 +0200

    [docs/src_adoc/neorv32] added front notifier: project aims to be stable even while working on new features

commit 8eab4f8b66064993050011067960009ff38547e5
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 13 17:10:33 2021 +0200

    [docs/src_adoc/soc] added note regarding disabled optional modules/extensions

commit d446a0ced87c233e810df2303003b3eb18474a8a
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 13 12:41:37 2021 +0200

    [CHANGELOG] added version 1.5.5.1

commit 6eec917879633dad0da167953052038153db0964
Author: stnolting <stnolting@gmail.com>
Date:   Thu May 13 12:41:04 2021 +0200

    [rtl/core/wdt] changed signal name since it is a reserved keyword in vhdl-2008 (fixing #24 )

commit c1bd8d8e705557a9224789ec39ada0e52a3038d0
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 12 23:59:32 2021 +0200

    :sparkles: [boards] added UPduino_v3 example setup; UPduino_v2 is obsolete

commit 56d3f7e77a1888d23c3ec673524224e0ff5ca113
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 12 23:57:24 2021 +0200

    :sparkles: [boards] added UPduino_v3 example setup

commit 58eb4d55a62b2d518b2ad484fbe8b4cca4a97295
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 12 21:41:25 2021 +0200

    [README] mip CSR is read-only now

commit 276c9f73fd33ee0b299997f7fbf63372b88a6621
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 12 21:01:37 2021 +0200

    [docs/src_adoc] minor edits

commit 9fbfad5f6b69364f8a8bd4460d36d835fac1dfe8
Author: stnolting <stnolting@gmail.com>
Date:   Wed May 12 21:00:58 2021 +0200

    [boards/UPduino_v2] updated bitstream

commit 45c2282f353fc0bc237dfbccf4eaf9586918ce53
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 10 20:29:38 2021 +0200

    [CHANGELOG] added latest release

commit a2e306ebfd8be0ad19212703fd24e9a4b2caa9bc
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 10 20:17:25 2021 +0200

    preparing new release

commit 9b5c17d5e4aca130b3a01e778d799bae51294023
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 10 20:16:15 2021 +0200

    [README, docs/src_adoc] added warning that mip is read-only (not fully RISC-V compliant)

commit 76e3cd4b5a1e792e1f02c7b4fd870ab7be30d464
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 10 20:15:39 2021 +0200

    [sw/example/cpu_test] minor edits

commit 64f6836a8c83f9d5bc3ce04aad60c0aef25a51c3
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 10 17:23:18 2021 +0200

    [rtl/core] updated prebuild application image
    
    * build from sw/example/blink_led
    * updated due to modified RTE sources (added NMI support)

commit fc630a3c445ae6817ee50a880b4eaf46482cdd47
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 10 17:22:13 2021 +0200

    :books: [docs/NEORV32.pdf] rebuild

commit 8a8a4206953772ec525b1bbd3277353301ede220
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 10 17:21:37 2021 +0200

    [boards/UPduino_v2] added NMI (unused)

commit 17d8657f64ccd5dc67fb4b5cbf38c729570edfa7
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 10 17:20:14 2021 +0200

    [README] added new non-maskable interrupt

commit 23e746617ad6bf9a1975c04724cb77ba8388b630
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 10 17:19:56 2021 +0200

    [docs/src_adoc] mip CSR is now read-only

commit 75f308a7d0de65733ec216252bd3bba748a9fc5c
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 10 17:19:37 2021 +0200

    [docs/src_adoc] added non-maskable interrupt

commit 0e42ca858c4a9211ea618ec924c5894398eae858
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 10 17:18:07 2021 +0200

    [docs/figuresneorv32_processor] added new non-maskable interrupt input

commit 7b2afee4c4abff17a819308bc197549a3d5ff0cd
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 10 17:17:02 2021 +0200

    [CHANGELOG] added version 1.5.4.12

commit 9ecbdd92f310d44ad9f662f8ae4ef91aa4d2c182
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 10 17:10:03 2021 +0200

    [sw/example/cpu_test] removed mip test, added NMI test

commit 67a1cd7b393f946b8f26253fd3d828b45a2706ab
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 10 17:09:39 2021 +0200

    [sw/lib] added trap code for new non-maskable interrupt
    
    * added NEORV32 runtime environment support for new non-maskable interrupt

commit 3dfc30d5b0cf9f7e8a122c7bafa6729c9c00a557
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 10 17:08:33 2021 +0200

    [sim/neorv32_tb] added simulation trigger for new non-maskable interrupt

commit e5d7e6ff56a68338e1a5e59f30e64fb00088570a
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 10 17:07:54 2021 +0200

    [rtl/top_templates] added new non.maskable interrupt input

commit 8a9e68307148c1974c569efc0dd6ec3890fc1693
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 10 17:06:13 2021 +0200

    :sparkles: [rtl/cpu] added non-maskable interrupt input
    
    minor edit: trying to write to MIP will trigger an illegal instruction exception

commit d8f4ed011ccd3e26ce6fa6c302345d72f9ad8ad6
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 10 16:14:05 2021 +0200

    :warning: [sw/lib/include/neorv32, rtl/core] mip CSR is now read-only
    
    pending IRQs can be cleared by disabling the according MIE bit

commit 57941301bf480d7abe69172ed8ee138fa052acc5
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 9 18:33:23 2021 +0200

    [boards/UPduino_v2] updated bitstream (now including TRNG)

commit 9cfc88e8939bb616873590bcf941755c98c2386a
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 9 18:33:05 2021 +0200

    [boards/UPduino_v2/.gitignore] minor edits

commit a06b34307f15aaa0852a11f0b826b990732b62b3
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 9 18:32:42 2021 +0200

    [boards/UPduino_v2] added TRNG, updated synthesis results

commit 53dfa68d7b0be26d3f96073be98e4cfc1eb70705
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 9 18:07:19 2021 +0200

    [boards/UPduino_v2] added pre-compiled bitstream

commit 94ddb13941e5fc3bbebd3710734081a92fecc83d
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 9 18:03:53 2021 +0200

    :sparkles: [boards] added UPduino v2 (lattice ice40 ultraplus 5k) FPGA example setup

commit 5013e7d5397d3f6c0b3f1c7ff9bcfb592077a6b9
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 9 18:02:51 2021 +0200

    [boards/UPduino_v2] typo and broken link fixes

commit f3d3ad0ab56c256e9f29607f00c3fa1199b594a1
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 9 17:55:15 2021 +0200

    [boards] added UPduino_v2 (Lattice Ice40 UltraPlus) example setup

commit 1d2f61a1731e7852061feabdadb514fe6a413be6
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 9 12:01:28 2021 +0200

    [sw/common/crt0] minor edits

commit 2dc65cba94d920c427fee2e3e5074ae105abcb86
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 9 12:01:04 2021 +0200

    [doc/src_adoc/cpu_csr] added details when HPM/PMP CSR accesses trap

commit 6d98d52fba3a9286fd06b05ad6ec22c40e59db54
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 9 07:58:04 2021 +0200

    [docs/src_adoc/neorv32] updated version number

commit 7fabdaa68589c57548d939fcfb0aebec144086ca
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 9 07:57:14 2021 +0200

    [CHANGELOG] added version 1.5.4.11

commit 3b23b01b9ffba2d7ff7fa71005beca6f4f2ef055
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 9 07:55:45 2021 +0200

    [docs/src_adoc/soc] added note regarding new mzext CSR flags to check if PMP/HPM is implemented at all

commit 12f6374a811edf5abe6cd60df32c0fc5393d8336
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 9 07:55:04 2021 +0200

    [docs/src_adoc/cpu_csr] layout edits

commit c8430858901e59a831052c9ca8f8a2447c7bfd78
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 9 07:54:37 2021 +0200

    [sw/example/cpu_test] added "extension-available" guards for some tests

commit 2095a4a328bcb7b04d1affadd940fe08886dda5b
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 9 07:53:48 2021 +0200

    [sw/lib/source/neorv32_cpu] added mzext check to test if HPM/PMP is implemented at all

commit a079e1a5f6707bec245c13806e92e5ec1e82fb94
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 9 07:53:15 2021 +0200

    [sw/lib/include/neorv32.h] added new mzext flags to check for PMP/HPM

commit 4901259abd9148ece54833e67c0d1c3d81e099f0
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 9 07:52:36 2021 +0200

    [rtl/core] added flags to mzext CSR to check if PMP / HPM is implemented at all

commit 573c7f1bbf7c3000eb0f2014d5e615d927f6b020
Author: stnolting <stnolting@gmail.com>
Date:   Sun May 9 07:51:33 2021 +0200

    [sw/lib/source/neorv32_rte] mino edits

commit 06ae329143154922e12701a326ce4f94c8381cbc
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 3 18:53:31 2021 +0200

    [CHANGELOG] added version 1.5.4.10

commit c3c0f012866404fa2b649cfe8586ca0a6a5c2b60
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 3 18:53:16 2021 +0200

    [docs/NEORV32.pdf] rebuild

commit 7bc2d48ccbf0341821d25e9984d13368c369a5e1
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 3 18:53:01 2021 +0200

    [docs] removed obsolete NEORV32.legacy.pdf

commit 8969f5dedfd93bd543c3e5ace8b5e99c3090717b
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 3 18:52:14 2021 +0200

    updated version number

commit a8e6b0b8e270914e9b24bfba8867828e92844591
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 3 18:51:57 2021 +0200

    [rtl/core] moved FIRQ sync FFs to top, removed sync FFs of processor-internal IRQ sources

commit 341f0a3321a0332d607eba418f6d6ccd07a3f443
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 3 18:51:29 2021 +0200

    [rtl/core] minor comment edits

commit b25fdc644d0fac9147eb061173ffe4d489a577ec
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 3 16:32:04 2021 +0200

    [rtl/core] minor code clean-ups

commit 09138246b486583eec3701f6389f0ae0a6bf8976
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 3 16:31:38 2021 +0200

    [docs/src_adoc] updated processor implementation results

commit 49007de1f4f6d7a8da6e00b4f0ab52ecb4939e97
Author: stnolting <stnolting@gmail.com>
Date:   Mon May 3 16:31:21 2021 +0200

    [README] updated processor inmplementation results

commit 873036e3b466cf66f3049a03c3b32dcc6294d4bd
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 30 21:12:43 2021 +0200

    [CHANGELOG] added version 1.5.4.9

commit 03e05a9f0d7340af5c53d04def0a01290836ce9c
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 30 21:12:26 2021 +0200

    [rtl/core] updated pre-build images

commit 54b0c4c4f0331335f5332bb7c7ffc498c30dce85
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 30 21:11:44 2021 +0200

    [rtl/core] reworked CSR access system (reducing area footprint)
    
    highly reducing decoding logic overhead

commit 3b8b2d596daeefcb87472c36247afa0971777427
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 30 18:39:45 2021 +0200

    [sw/common/neorv32.ld] minor comment edits

commit 8cb619d6e8fc096595fde110e21ae568f3f5db59
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 30 18:39:16 2021 +0200

    [sim/neorv32_tb] minor edits

commit df6650ec24fae3e1a5609611b5023f5462b08606
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 30 14:50:37 2021 +0200

    [sw/lib/source/neorv32] minor Hw info output formatting

commit 2b15348213830554d8d1e3aa64e5dbfc5a792a5f
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 30 14:35:13 2021 +0200

    [README] minor edits

commit 75a1b9c9ae1aa289d2b00c217e68c61ad10bfc3f
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 30 14:34:53 2021 +0200

    [docs/src_adoc] minor edits

commit be2441a24eb6625084e49c94f6e7d8910df9a157
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 30 14:34:34 2021 +0200

    [docs/ard_adoc_software] added more details regarding linker and crt0

commit a25c58681d11eff810de108ef493f8be2b9eacab
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 30 14:34:07 2021 +0200

    [docs/src_adoc/soc_pwm] fixed link

commit 426f292e067105d13e4b8396964a968e5a3dbf95
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 30 14:32:09 2021 +0200

    [sw/common] moved IO space definitions from crt0 to linker script

commit 367cd25b241d27adfaca086293d64a571ad13771
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 29 12:37:14 2021 +0200

    [docs/NEORV32.pdf] rebuild

commit e8c639ed8ae4391957d7e59c38c2b9bdccb25a7a
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 29 12:36:57 2021 +0200

    [docs/src_adoc] typo and layout fixes

commit 276562630e6a5426cd755501ccd3e56d017c2904
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 29 12:34:43 2021 +0200

    [docs/src_adoc/soc_sysinfo] added "dedicated HW reset flag"

commit c6403072a49766bbfb45c1b2ebdfb63c5310ab7c
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 29 12:34:03 2021 +0200

    [.github/workflows] minor edits

commit a8c4493b4b769ceb6eb4dde8029ec142e9726dc1
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 29 12:29:19 2021 +0200

    [CHANGELOG] added new SYSINFO flag

commit 6e8301be89723d76556b60b1619696dafa6851ae
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 29 12:28:59 2021 +0200

    [docs/Doxyfile] minor title edits

commit d1f7886fa6fe79738aded98dc69fbc71a3a697d7
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 29 12:28:13 2021 +0200

    [sw/lib/source/neorv32_rte.c] minor updates

commit 1173ac83245acf258dde09b4a06fea101b031133
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 29 12:27:47 2021 +0200

    [sw/lib/include/neorv32.h] added "dedicated HW reset" flag

commit c4feab43c553a7d60cdd0d8cea5b741548f968f7
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 29 12:27:22 2021 +0200

    [rtl/core/sysinfo] added flag to check if a dedicated HW reset of all core registers is implemented

commit c0feddc5386c5cded90c65a59135415436f1e48a
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 29 12:11:58 2021 +0200

    [CHANGELOG] added version 1.5.4.8

commit 4940ae5d3629c50ef91075184630d64b699184ba
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 29 12:10:43 2021 +0200

    [rtl/core] reduced processor INTERNAL bus timeout to 15 cycles

commit 6a73211d7d62d343543fb997fb4513b519fcc747
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 29 12:10:17 2021 +0200

    [rtl/core] minor edits of CPU instruction fetch engine

commit d537a69e176e4ca4554b620b5e300382cefd9321
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 29 11:12:50 2021 +0200

    [docs/figures/address_space.png] reworked figure

commit 0ce72fa2c2c5578d4253703e2bcd1cee3a841284
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 29 11:10:26 2021 +0200

    [docs/figures/neorv32_bus.png] added bus keeper

commit c1456fc774560fa8949c90b4a13f501e61ba1a23
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 29 10:25:42 2021 +0200

    [docs/arc_adoc] clean-up

commit 842e88d70a50738a2bbdffd1ae389b5222844148
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 28 19:22:51 2021 +0200

    [docs/NEORV32.pdf] rebuilt data sheet

commit 7d6514b165ebf8f52e1c3046c580730ac3a2deee
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 28 19:18:37 2021 +0200

    [README] minor edits

commit e3533518fefca7c1a6e6d093292a86298e951105
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 28 19:13:36 2021 +0200

    [docs/src_adoc] updated version

commit 84e4cde0b7e8a83d2b2d3aa60497826e6d27ee6f
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 28 19:13:18 2021 +0200

    [.github/workflows/build_datasheet] fixed trigger paths

commit 1ae61708199d9772f3c35f65c4879b0f663ad060
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 28 19:12:50 2021 +0200

    [README] minor edits

commit 618d10145fc29194d0e4289010dbc8e32a822bc3
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 28 19:12:04 2021 +0200

    :bug: [CHANGELOG] added version 1.5.4.7

commit d968c297043143d50a13432515c1b5a4802c1306
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 28 19:11:46 2021 +0200

    :bug: [rtl/core] fixed bug in iCACHE (for configuration with ICACHE_ASSOCIATIVITY = 2)

commit bb1af754f431adc770f1479349bd380507664f67
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 28 18:08:11 2021 +0200

    [CHANGELOG] typo fix

commit 2a790e53b789b5c8267dd0cf87fa0998783e8b01
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 28 18:05:21 2021 +0200

    [README] typo fixes

commit 82fb86d758948f12d79eef4f128510995baccf81
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 28 18:01:53 2021 +0200

    [docs/src_adoc] minor layout and typo fixes

commit a61a09becf6f1f51593d421b2c1e3cc58dd8e95b
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 28 18:01:26 2021 +0200

    [README] added links to new "build data sheet" workflow

commit a6463bbc6404dbb4051762b4a1fc8c85d099e067
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 28 16:40:19 2021 +0200

    Update build_datasheet.yml

commit a8badf0370e183a5dbbe9243593fa6ce5d85e66e
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 28 16:38:35 2021 +0200

    Update build_datasheet.yml

commit 631f0b5704ddf1f1f2a0e29451ab797376309369
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 28 16:37:26 2021 +0200

    Update build_datasheet.yml

commit dc852e467674dbf03193f24abfb555f12f2d171a
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 28 16:34:47 2021 +0200

    Update build_datasheet.yml

commit 904ce405bad32f5b4161b8e9b3fcb97f8ffb9883
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 28 16:32:08 2021 +0200

    Update build_datasheet.yml

commit 560d5efa6b01b18efcd2f98cdc0ffc9592d02878
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 28 16:30:59 2021 +0200

    Update build_datasheet.yml

commit 6c4018c99b11eb0c31a025d676e0c5dc61f137b9
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 28 16:29:32 2021 +0200

    Update build_datasheet.yml

commit fc4d2bd41599466d484d6f6f0c6f2bedf384caf2
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 28 16:16:10 2021 +0200

    Update build_datasheet.yml

commit 25ef9f37126ba93f4ead830cf7dc266f636b0e9a
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 28 16:08:08 2021 +0200

    Update build_datasheet.yml

commit 33752b60f52cf698952515698c61ecd71b3e1915
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 28 16:05:47 2021 +0200

    Create build_datasheet.yml

commit 9dcc367a6837d3c0e7db2a05dbde4fd505580016
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 27 18:11:21 2021 +0200

    [docs/src_adoc] minor typo and layout fixes

commit 13a02731f8b357c9600a067ad81226a77b6ecaf7
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 27 18:08:06 2021 +0200

    [CHANGELOG] typo fix

commit c9c676f1c8b562075752c463f4953a4ea8fdb43c
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 27 17:01:03 2021 +0200

    [docs] rebuild NEORV32.pdf

commit de369366138218df199a71525c40f9c83693c5ff
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 27 16:56:32 2021 +0200

    [docs/src_adoc] minor typo and layout fixes

commit 7d7518871eb1a0a2e1066a6dfc6d51d2d10dc49c
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 27 16:55:29 2021 +0200

    [docs/src_adoc/soc_icache] removed obsolete timeout configuration

commit feb9c911afaed660034044aa9e0768cf165417d0
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 26 20:30:37 2021 +0200

    [CHANGELOG] added hardware version 1.5.4.6

commit 2217eb087051542137f46b4d80c727fec9d9a120
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 26 20:30:15 2021 +0200

    [docs/src_adoc] updated HW version

commit 2b893bcd824be0e0d752e382596822fe9fc3dbef
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 26 20:29:50 2021 +0200

    [rtl/core/cpu] optimized instruction fetch unit
    
    * less overhead for branches
    * reduced unit's hardware complexity

commit 30e314828e1042b05de6672890ecb6326adb18a3
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 26 20:16:15 2021 +0200

    [rtl/core/bus_keeper] minor comment edits

commit cd024dfe6848f34a7b02edc1c8c267bd68a58d37
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 26 17:10:52 2021 +0200

    [docs/data sheet] layout and typo fixes

commit 34653a703df7c17b82a0b9ef925981149a48cc7d
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 18:54:11 2021 +0200

    [sim/ghdl/ghdl_sim.sh] increased default simulation time to 8ms... :wink:

commit e14721ab9211e6e98200397e9c28c3ce5c3cceed
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 18:44:54 2021 +0200

    [sim/ghdl/ghdl_sim.sh] changed default simulation time to 7.5ms

commit c06dd34a98747ef6a06688d7a7e945a7069e8f32
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 18:27:16 2021 +0200

    [.ci/hw_check.sh] removed simulation time override

commit 10475a4dc143fc4125dbfeb0368818c66e48303b
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 18:07:17 2021 +0200

    [README] typo fixes

commit fd1616b7937cfe60665f41e3d8d824d55cb38f1e
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 18:07:04 2021 +0200

    [docs/NEORV32.pdf] re-built from sources

commit ef380edc20108f4bda83723d3378cc17afcc520a
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 18:06:43 2021 +0200

    [docs/src_adoc] updated version number

commit 51397da1e100740e99217f61ff0d6a36f51b13ee
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 17:55:47 2021 +0200

    [docs/src_adoc] added new generic "MEM_EXT_TIMEOUT"; removed obsolte CPU/bus timeout configuration

commit d02207f99f6606c26cd0e594620d5953a690bc8c
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 17:54:53 2021 +0200

    [docs/src_adoc] removed CPU's cancel signals; removed CPU bus timeout

commit 2eb2303718c6e22ebf3dbbc5494975b508e6b580
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 17:50:50 2021 +0200

    [CHANGELOG] added version 1.5.4.5

commit 6a57a9fb5989b82bfaf12a496baf0a247e666206
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 17:49:56 2021 +0200

    [sim/ghdl/ghdl_sim.sh] added new rtl module "bus keeper"

commit 7778217b335104dbd01d59e75bf33f62a7311c52
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 17:49:30 2021 +0200

    [sim/neorv32_testbench.vhd] minor update

commit 43b0334d305cc5d26c890ed065a61c5d28efd285
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 17:49:04 2021 +0200

    [rtl/top_templates] added new generic "MEM_EXT_TIMEOUT"

commit 09a4e4db205f1d18a461b362c068ba4f3ff88634
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 17:48:41 2021 +0200

    [rtl/core/neorv32_package] cleaned-up and updated

commit f765799e7b67b60e8826bc503f0024a0c8320ffd
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 17:46:17 2021 +0200

    [rtl/core/neorv32_top] removed processor-internal cancel signal; added new generic to configure Wishbone auto-timeout

commit 27d7ad812ca1daf0ac763226d6b58bc2580d4557
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 17:45:24 2021 +0200

    [rtl/core/wishbone] removed cancel signal; added option to configure Wishbone access timeout
    
    Wishbone access timeout is OPTIONAL

commit e36820c78a12644b68157188e908605a7d3c9aea
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 17:44:43 2021 +0200

    [rtl/core/cpu_control] reworked pipeline front end: instruction fetch unit
    
    modified due to reworked bus interface (removed 'cancel' signalw)

commit beb1d31f959c6e496d5c7d23269c91d9dc9c1093
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 17:42:34 2021 +0200

    [rtl/core cache & busswitch] removed obsolete "bus access cancel" signals

commit 4bbb1ce684c62b743f08e103fdbd5f1c92e863d8
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 17:41:54 2021 +0200

    [rtl/core/cpu_bus] removed timeout counter; removed "cancel" bus signals

commit 78d79a6abaf6549fd6f3a412b23ec32c2ab1d86c
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 17:41:03 2021 +0200

    [rtl/core] added new component: bus keeper
    
    this unit keeps track of all INTERNAL bus actions and asserts a bus error if any accessed device is not repsonding within a specifc time window

commit e1533b0523f99516a69baddd4fb899c5398dbb41
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 17:39:33 2021 +0200

    [README] added build instructions for data sheet & SW documentation

commit 31b9a6f66cf5f4d7910413289bf90fa01b923dce
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 12:56:28 2021 +0200

    [CHANGELOG] new data sheet sytel; added asciidoc sources

commit 71c8056fba357009ca5f473be705bb11261335c3
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 12:56:00 2021 +0200

    [README] minor edits

commit b5ee9aa31b5c1e65c4d12c2d9f8c262bf6471027
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 12:51:12 2021 +0200

    :sparkles: :lipstick: [README] added link to new asciidoc sources of data sheet

commit 244333fbf6da1b43e85c9e29fe403d8a8f6b6361
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 12:50:42 2021 +0200

    [docs] added asciidoc generator script for NEORV32.pdf

commit 26b2e97fc8a8ef10d7f9365962287ac616917c44
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 12:49:46 2021 +0200

    [docs/figures] added NEORV32.pdf figures

commit 072bc93871122133c1247ef955e0c6891a108066
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 12:49:15 2021 +0200

    [docs] added asciidoc sources of NEORV32.pdf data sheet

commit 24d5c100346806ebaafcea36cb74031783d75982
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 25 12:44:28 2021 +0200

    [docs] current style of NEORV32.pdf is DEPRECATED now; added new style version

commit ddd8b83c527d2ae19560a615761493c6c0da1cf0
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 21 19:35:25 2021 +0200

    [CHANGELOG] added version 1.5.4.3
    
    :warning: reworked atomic memory access system

commit 1b0c23542abf29700b8c5de15cb04dc6e453c53b
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 21 19:34:07 2021 +0200

    [docs/NEORV32.pdf] reworked CPU and SoC sections regarding atomic memory access
    
    * updated CPU diagram
    * updated CPU interface signals
    * updated Wishbone bus signals and description

commit b06b25f3f89ead375ded67bff561cd97c4287eb0
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 21 19:33:15 2021 +0200

    [README] minor edits

commit ece60507642ceec7d6a1caafd70a2fcb6c0a6421
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 21 19:33:00 2021 +0200

    [sim/neorv32_tb.vhd] updated Wishbone bus network

commit e1e2e0b7dfa668cad4767d4d28d823ae8476e202
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 21 19:32:34 2021 +0200

    [rtl/top_templates] updated Wishbone bus signals due to reworked atomic memory access system

commit 29ab15dab08d2b6deeb65443f6f06dd852aa4a05
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 21 19:32:06 2021 +0200

    :bug: :warning: [rtl/core] reworked "atomic memory access" system of CPU due to conceptual design errors
    
    * pruned bit 3 of top's wb_tag_o signal
    * removed top's wb_tag_i signal
    * added top's wb_lock_o signal

commit 61326e80d6eff19fed0caa30557b56f88ebbb0d1
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 21 19:31:02 2021 +0200

    :bug: :warning: [rtl/core] reworked "atomic memory access" system of CPU due to conceptual design errors
    
    updates:
    * LR/SC combinations will fail if there is an exception/interrupt (e.g. from a context swtich) in between)
    * SC will NOT write to memory if exclusive access fails

commit 946dee12adfceb255018be5d2d091073c4139f55
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 21 18:15:34 2021 +0200

    [sw/lib/include/neorv32_cpu] added "compile guards" to atomic memory access functions

commit c185aa6bdcd165d394471761d9ec2c6797e04e58
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 21 18:10:11 2021 +0200

    [sw/example] minor edits

commit 7a7af35dfca164ec90e32197398f608328fb9b72
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 21 18:09:52 2021 +0200

    [sw/lib/include/neorv32_cpu.h] added primitives to atomically load/store from/to memory space

commit 72f8c188af4834462dfe0a80be876c021fb32f0c
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 21 18:08:49 2021 +0200

    [sw/lib/source/neorv32_cpu] removed atomic compare-and-swap function

commit ff3cc48b240bd4048d750d681828cc9320ec75bf
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 21 17:58:35 2021 +0200

    [rtl/core/bootloader_image] updated pre-built bootloader memory image

commit dab1d660e157ba44dedd321b784b58fa98de0977
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 21 17:57:40 2021 +0200

    [sw/bootloader] added check to test if SPI is implemented at all

commit 36d96cbff98e93e2d760cb3cd6fee73b84570f02
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 21 17:22:32 2021 +0200

    [docs/NEORV32.pdf] minor edits and clean-up
    
    * removed "fpga_specifc" rtl folder
    * removed note ragarding Lattice Radiant - LSE (lattice synthesis engine)

commit c7a175f03840afeae40ae1b1b2d59349861c031f
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 21 17:21:32 2021 +0200

    [rtl/README] removed fpga_specific folder

commit 0bec57961ffa452545663e6292869fd612ede927
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 21 17:21:12 2021 +0200

    :warning: [rtl/fpga_specific] removed; iCE40 UltraPlus memory modules will be re-added in upcoming example setup (in boards folder)

commit fb83541e3e62bb7fb7a8da526e046737df9d62e3
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 19 17:19:23 2021 +0200

    [CHANGELOG] added version 1.5.4.1

commit 20f0bc9a4ebf58e5e20d343e7439fc3b2bf33470
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 19 17:18:00 2021 +0200

    [README] added link to processor check to status section

commit eaa57a3f0e829a7b3664df906f3b03c0fb2e99ed
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 19 17:01:02 2021 +0200

    [sw/example/cpu_test] minor edit to check correct MTIME low-word-to-high-word overflow

commit 1c44357970b7afac7ac58b98ec9b4b9a1a492c35
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 19 16:56:25 2021 +0200

    [rtl/core/top] minor edit

commit e1c98835df20caab97449ea207faf881f48e4be7
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 19 16:56:04 2021 +0200

    [rtl/core/mtime] added register stage to <mtime> write access for improved timing

commit 53b29e2c610e43593eede09fcfca116efe29ae5e
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 18 19:01:14 2021 +0200

    [rtl/core/neorv32_package.vhd] added missing default value of top's "wb_tag_i" signal

commit e4036f6fec8db12ff14296b84c72c8c9b65e4df1
Author: stnolting <stnolting@gmail.com>
Date:   Sat Apr 17 17:33:35 2021 +0200

    :rocket: preparing new release

commit 65f1dbc5620f42d8e98c70bf2084597d0ffc6797
Author: stnolting <stnolting@gmail.com>
Date:   Sat Apr 17 17:23:42 2021 +0200

    [sw/example] minor edits

commit 84d25ecdd3137a9dbde01cf912ede65120dda978
Author: stnolting <stnolting@gmail.com>
Date:   Sat Apr 17 17:23:23 2021 +0200

    [sw/lib/include/neorv32_cpu.h] added simple functions to load/store word/hald/byte from/to memory system

commit 3b013b56fa47fe34fc0445834c8208f503ae1b4b
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 16 17:53:36 2021 +0200

    [CHANGELOG] added version 1.5.3.13

commit 7a7535f7778d9de83afc31361bf65b96e21530c6
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 16 17:52:56 2021 +0200

    [docs/NEORV32.pdf] added new generic "TINY_SHIFT_EN"
    
    if enabled, the ALU's shifter unit is implemented as tiny single-bit (iterative) shifter (slow!); dedicated for highly area-constrained setups

commit 1921f71c33e9cd19446cc27b64a0c2b04a260da9
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 16 17:47:21 2021 +0200

    [sim/neorv32_tb] added new TINY_SHIFT_EN generic

commit 358b444952e6bbfc92dd81184b4042ae58d26ad8
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 16 17:46:44 2021 +0200

    [rtl/top_templates] added new generic to configure a TINY shifter unit for CPU's ALU

commit 1ffd6422f55bf9d5542bd275355ce633e182ef76
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 16 17:44:30 2021 +0200

    :warning: [rtl/core] added new generic to implement CPU ALU shifter unit as iterative single-bit unit (to reduce hardware footprint)

commit d7b127eccda6c71f819b447ae6cdbc7c161b8d13
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 16 17:09:17 2021 +0200

    [CHANGELOG] added version 1.5.3.12

commit 935724b4ac91be8bc9c00afcd480dc631fabe378
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 16 17:08:55 2021 +0200

    [docs/NEORV32.pdf] added new section "2.11 CPU Hardware Reset" explaining the reset system and configuration options for a "real" dedicated register hardware reset

commit 176623cf080dee3a3e9384f0d08e75eba5a0a9ee
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 16 17:07:07 2021 +0200

    :sparkles: [rtl/core/cpu*] reworked CPU-wide reset system; added option to configure a DEDICATED RESET  for all registers
    
    by default, most registers (= "uncritical registers") **do not** provide an initialization via hardware reset; a **defined reset value** can be enabled by setting a constant from the main VHDL package (`rtl/core/neorv32_package.vhd`): `constant dedicated_reset_c : boolean := false;` (set `true` to enable CPU-wide dedicated register reset); see new section "2.11. CPU Hardware Reset" of NEORV32.pdf for more information

commit 089a2e7dadfde78fd9e04bf31509efc5ec222efa
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 14 20:13:33 2021 +0200

    [CHANGELOG] added new version fixing some issues; edits to allow synthesis using [`ghdl-yosys-plugin`](https://github.com/ghdl/ghdl-yosys-plugin) (:construction: work in progress :construction:)

commit 354610abd05ff1168c145dadc66c002055863d19
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 14 20:13:09 2021 +0200

    [rtl/core/neorv32_package] minor fixes
    
    edits to allow synthesis using [`ghdl-yosys-plugin`](https://github.com/ghdl/ghdl-yosys-plugin) (:construction: work in progress :construction:)

commit 8cfbf764bfb444defa7bb0c5e3d5e66c7f6a18fc
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 14 20:12:39 2021 +0200

    [rtl/core/neorv32_top] added missing default value for IO_CFS_CONFIG generic

commit 9c35511f4a64223978bb366d2a114c31a97f0b00
Author: stnolting <stnolting@gmail.com>
Date:   Wed Apr 14 20:12:13 2021 +0200

    [rtl/core/neorv32_uart] added synthesis guards for simulation-only UART SIM MODE
    
    edits to allow synthesis using [`ghdl-yosys-plugin`](https://github.com/ghdl/ghdl-yosys-plugin) (:construction: work in progress :construction:)

commit 6c3ccba25120143112c030aa4adf19aa3d498db8
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 13 20:28:26 2021 +0200

    [CHANGELOG] added version 1.5.3.10

commit c7d925ed63197f33cad879e9225ea058f9a89976
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 13 20:28:12 2021 +0200

    [docs/NEORV32.pdf] minor updates
    
    * added new generic "CPU_CNT_WIDTH"
    * added new <mzext> flags "Zxscnt" & "Zxnocnt"
    * minor edits and typo fixes

commit 2f4ada9add30ea09f56b0084c442b639d6877ae7
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 13 17:56:03 2021 +0200

    [rtl/core/neorv32_cpu_control] fixed some issues with CPU/HPM counter size configuration

commit 30315204517f7998e59a3bf69ebd666ea0e04e73
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 13 17:40:09 2021 +0200

    [sw/example/cpu_test] minor fix in counter setup

commit 1ad93d53480eca2d832b6232794f665aa5c1ec4c
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 13 17:33:44 2021 +0200

    [sw/example/cpu_test] minor debugging fixes

commit 947421cdccc76420b6647657599802952d503539
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 13 17:24:31 2021 +0200

    [sw/example/cpu_test] minor edits to allow program to run even if CPU_CNT_WIDTH generic = 0

commit ae2719642358a94bcf3afbf9a6b2df34095299aa
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 13 17:23:50 2021 +0200

    [sw/lib/source/neorv32_rte] added counter check (effects of CPU_CNT_WIDTH generic configuration) to hardware info

commit 00f45e065452c610e49263b8a41c44d40cce50db
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 13 17:22:31 2021 +0200

    [rtl/core] updated pre-built bootloader memory image due to bug in crt0.S

commit fa03adbe075a7f7c3ecefecc1ed7baf15f754c69
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 13 17:21:12 2021 +0200

    :bug: [sw/common/crt0] fixed bug in SP setup
    
    stack pointer (SP) has to be initialized before an exception can occur

commit 4aea001b50a971e7cda5fa3a2f5cb57c731a6ba9
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 13 15:08:21 2021 +0200

    [sw/lib/include/neorv32.h] added <Zxscnt> and <Zxnocnt> flags to indicate configuration via new CPU_CNT_WIDTH generic

commit 90d4317e14a624a69028c169c9fd67533580923b
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 13 15:07:37 2021 +0200

    [sim/neorv32_tb.vhd] added new generic "CPU_CNT_WIDTH"

commit 9fd89397bff7eff0fd159a7fd7720e278927a979
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 13 15:07:17 2021 +0200

    [cpu/top_templates] added new generic "CPU_CNT_WIDTH" to configure <cycle> and <instret> CPU counter size

commit 303eb26a6217c349bb1ba37c642c56bfac2d8a90
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 13 15:07:01 2021 +0200

    [cpu/rtl] added new generic "CPU_CNT_WIDTH" to configure <cycle> and <instret> CPU counter size

commit 9308bcf2fe7985227ff92b4917e7416d2e2409f4
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 13 15:06:17 2021 +0200

    :bug: [rtl/core/control] added new generic to configure size of cycle and instret CPU counters; fixed bug in HPM counter size configuration

commit 7a10af989cab55501df9055857c7d245357f495a
Author: stnolting <stnolting@gmail.com>
Date:   Tue Apr 13 12:53:09 2021 +0200

    [rtl/core/mtime] minor comment edits

commit 117a355be271d4a0d4f5c05e92b61082adaf072e
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 12 20:04:00 2021 +0200

    [rtl/core] updated pre-built bootloader memory image

commit 3d9cc123c390e7567cc3fa04f3d3c7fb4965ae85
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 12 20:03:43 2021 +0200

    [sw/bootloader] code clean-up

commit 40f41b7f02d6f16189fb1adde45ca6b30c6757ba
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 12 20:03:15 2021 +0200

    [rtl/core/neorv32_cpu] minor code clean-up of sanity checks

commit d27b8c656acdbcc408af5628fe165c9061244983
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 11 19:10:51 2021 +0200

    [sw/lib] delay function no longer needs CYCLE CSRs
    
    instead an ASM loop is used

commit e5794fc40b58df400ffd950db10b73f9532b58aa
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 11 17:00:50 2021 +0200

    [CHANGELOG] added version 1.5.3.9

commit 4e3b88d16bd134939bd84b9e556ee74c5a0f268d
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 11 17:00:33 2021 +0200

    [docs/NEORV32.pdf] added new section (2.11) regarding CPU hardware reset

commit 2777249b654e83506b22c1ac24a5e8f753ed83f3
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 11 16:59:25 2021 +0200

    [rtl/core] reworked reset system
    
    default reset: most register are "initialized" with '-' (don't care) since no real reset is required; however, a "real" reset can be configured using the packages 'def_rst_val_c' constant that defines the reset value for all "uncritical regsiter" (see NEORV32.pdf)

commit 71238e46ea89baa5444b617e8f41c51229c81380
Author: stnolting <stnolting@gmail.com>
Date:   Sun Apr 11 09:35:41 2021 +0200

    [boards/de0-nano-test-setup/README] fixed uart0_rxd_i header pin number

commit def9ed96d77af18668590eb8a16ed013795ddfaf
Author: stnolting <stnolting@gmail.com>
Date:   Sat Apr 10 23:18:38 2021 +0200

    [boards/de0-nano-test-setup/README] minor typo fixes

commit 972a20453f66ccd0164c789f8806d4f6f43fdf3b
Author: stnolting <stnolting@gmail.com>
Date:   Sat Apr 10 18:58:07 2021 +0200

    [READMEs] minor edits / clean-up

commit d069dd2bdb83d8d0fe0f1838e59744e0d1e6f71c
Author: stnolting <stnolting@gmail.com>
Date:   Sat Apr 10 18:00:31 2021 +0200

    [boards/README] added new Terasic DE0-nano setup (Intel Cyclone IV FPGA)

commit 72175d76eb75904bf8fda33b709ad1a8ce2626a6
Author: stnolting <stnolting@gmail.com>
Date:   Sat Apr 10 17:59:49 2021 +0200

    [boards] added new example setup for the Terasic DE0-Nano boards (Intel Cyclone IV)

commit c9c1602c9a51300b9c45e929a86a81adbc20c99b
Author: stnolting <stnolting@gmail.com>
Date:   Sat Apr 10 17:57:12 2021 +0200

    [baords/README] fixed setup links to be repo-local

commit 87df1595c8facad77ba81ca130af061ef48c5bdc
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 9 17:34:08 2021 +0200

    [CHANGELOG] added version 1.5.3.8

commit 9c3a8557ef2fcdbc410711682a028c156e67ce72
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 9 17:33:51 2021 +0200

    [docs/NEORV32.pdf] updated MUL/DIV instruction timings

commit d37c890fcb2563dfca8433b686f266841f610dc4
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 9 17:33:24 2021 +0200

    [rtl/core/MULDIV] optimized processing delay
    
    divisions and multiplications are 2 cycles faster now

commit ffd7d29469815fd01400ba92fef20f8b0708a7f1
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 9 17:32:34 2021 +0200

    [rtl/core/neorv32_cpu_control] minor optimization
    
    register write back during multi-cycle ALU operation only when result is really available (reducing switching activity; avoids possible source operand corruption)

commit f411b7a85618d56c2e1af5c4c979365290947282
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 8 18:45:28 2021 +0200

    [CHANGELOG] added version 1.5.3.7

commit 3e0f3e01a9a859c89001f59aaec620d21debd1b0
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 8 18:44:21 2021 +0200

    [docs/NEORV32.pdf] minor edits
    
    * updated after-reset-value of CSRs
    * typo and layout fixes

commit 5869c26fe57286b1173363a2d16f7741741dc5b7
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 8 18:42:50 2021 +0200

    [rtl/core] updated pre-built application images due to modified crt0
    
    * ...bootloader_image -> made from sw/bootloader
    * ...application_image made from sw/example/blink_led

commit 13ed13c8e06c22e7f14929caa3f63c8709a62f2c
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 8 18:41:20 2021 +0200

    :warning: [sw/common/crt0.S] crt0 now perform an initialization oll all CPU core CSRs
    
    this is required since most core CSR are NOT reset by hardware

commit 8b93501aa61f8899a91705f9bcd79778db0866a0
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 8 18:39:46 2021 +0200

    [sw/example/cpu_test] minor edits
    
    * removed TRAP_RESET mcause code check
    * instret CSR check test: increment between consecutive reads has to be ==1

commit 8c08c1256f609c73681a1d204cb1bda75f16f1b5
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 8 18:38:38 2021 +0200

    [README] removed obsolete TRAP_RESET mcause code

commit e378b2f16b4b59601b204d49176a2440e830cc22
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 8 18:38:14 2021 +0200

    [rtl/core/i-cache] minor edits to allow better FPGA BRAM mapping

commit c014649a21367fc79a5c72c550ef6033ab7d6deb
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 8 18:37:48 2021 +0200

    :bug: [rtl/core/neorv32_cpu_control] bug-fix in HPM event configuration; :warning: code clean-up (:warning:)
    
    * removed TRAP_RESET mcause value (obsolete, was not RISC-V compliant)
    * fixed bug in HPM event configuration via `mhpmevent*` CSRs - there was a CSR address decoding overlap between the HPM event registers and the machine trap setup CSRs (introduced in version 1.5.3.6)
    * :warning: reworked CPU core CSRs: most CSRs are not reset by hardware and need explicit initialization (done by crt0.S start-up code)

commit 09cea0b7f275c4f30a0e536ae07d73cee38a0121
Author: stnolting <stnolting@gmail.com>
Date:   Thu Apr 8 18:34:30 2021 +0200

    [sw/lib/include/neorv32.h] removed TRAP_CODE_RESET (obsolete)

commit e597ec3fbf7dbc717062299bd3b910cff4e14ece
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 5 20:40:29 2021 +0200

    [rtl/core/icache] minor edits

commit fa79ac40dd2c6a50c3e2402ae867af47a222ddc8
Author: stnolting <stnolting@gmail.com>
Date:   Mon Apr 5 20:40:07 2021 +0200

    [sw/lib/source/neorv32_rte] minor edits

commit c701cd65fcb83f463ced2391ce95c194d929dde7
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 2 16:24:14 2021 +0200

    [CHANGELOG] added version 1.5.3.6

commit 0c18d9be3c9637d326ccb0a1f62b3e5b92575f28
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 2 16:23:46 2021 +0200

    :bug: [rtl/core/neorv32_wishbone.vhd] fixed bug in external memory interface
    
    bug caused bus exceptions when using external memories with very high access latencies (race condition in bus timeouts)

commit ce6be78372219690be7c5070265ebadc808dd8e9
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 2 16:22:45 2021 +0200

    [sw/example/cpu_test] RTE setup should be done as early as possible

commit 866fff90a0b7421ae194a0c83aff70061c973890
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 2 16:22:16 2021 +0200

    [sw\lib\source\rte] minor code optimization (print HW info)

commit 407ffd3ff4ff3490dcc3f92c4710830cb885969b
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 2 16:21:47 2021 +0200

    [sim/neorv32_tb.vhd] minor comment edits

commit 9d32bc7b7fafc4b8cdd3040390ad3e09d6567063
Author: stnolting <stnolting@gmail.com>
Date:   Fri Apr 2 16:21:25 2021 +0200

    [sim/ghdl/ghdl_sim.sh] minor edits

commit 3f9f7682130439b60c6196869876efa4bd8183d5
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 31 19:39:56 2021 +0200

    [rtl/core/neorv32_spu_control.vhd] code clean-up

commit 8806df9377d855b0261a32eb7adc023e72a64b07
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 31 19:39:18 2021 +0200

    [rtl/core/package] minor comment edits

commit 715c4b4fe05891623107c05810cd19ada3c322b7
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 31 18:59:42 2021 +0200

    [rtl/core/cpu] minor sanity check edits

commit c70dff6f1ee6310c2d8a9973aa8dd4c125004d92
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 31 18:59:21 2021 +0200

    :lipstick: [README] minor format edits

commit 61fe42d9356d7e55611036b61135917b7e90fe04
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 31 15:55:03 2021 +0200

    [rtl/core] updated pre-built application images due to mofified crt0.S
    
    * botloader_image: from "sw/bootloder"
    * application_image: from "sw/example/blink_led"

commit 2abf90df081701996d3aa73d0c570773fcb5db02
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 31 15:51:05 2021 +0200

    [sw/lib/source/neorv32_cpu] "neorv32_cpu_delay_ms" now makes sure CYCLE CSR is actually running #19

commit 3ab623bb9d17ba80f5eaf0feaf8e9c3d5e5e5da2
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 31 15:50:23 2021 +0200

    [sw/common/crt0.S] now enables cycle and instret counters #19

commit 16a1a99e2c39a772c2130d93c3ddf158a0c3a6de
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 30 18:16:35 2021 +0200

    [CHANGELOG] added version 1.5.3.5

commit e85d3e802051782cf571a8cd12c7e6402767f9a4
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 30 18:12:10 2021 +0200

    [sw/example/cpu_test] minor edits

commit e6b935bd6d1f8885193f8431c2caabf73c871770
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 30 18:11:40 2021 +0200

    [docs/NEORV32.pdf] added new HPM_CNT_WIDTH generic

commit 7eeba45af308b8c5264de70af781beee91bf01d3
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 30 18:08:05 2021 +0200

    [sim/neorv32_tb] added new top generic: HPM_CNT_WIDTH

commit 2ef9e8d2dbdd7a9040c85511544a9ed19377d27d
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 30 18:07:41 2021 +0200

    [rtl/top_templates] added new top generic: HPM_CNT_WIDTH
    
    allows to specify the total HPM counter size (low word CSR + high word CSR), min=1, max=64; default=40

commit 3deccde08f2136673d552f22d9954630f27aacda
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 30 18:06:53 2021 +0200

    sw/lib/include/neorv32.h] added missing <mcounteren> & <mcountinhibit> CSR bit definitions

commit 566356390879ce9315e748593a69282b257934c4
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 30 18:05:42 2021 +0200

    [rtl/core] added new top generic: HPM_CNT_WIDTH
    
    allows to specify the total HPM counter size (low word CSR + high word CSR), min=1, max=64; default=40

commit 25c0a82c8fc7d27772b060c25a856246e839e4c3
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 30 18:04:25 2021 +0200

    [sw/common/crt0.S] after crt0: all counters are stopped, only machine mode can access counters

commit 275c8a41d08e30648dbc676fdf5c8fc4289a38da
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 30 18:03:16 2021 +0200

    [sw/lib/source/rte] HW info now also shows size of HPM counters

commit 4ea1f7dd949116b0195e5c874401d9108c16dc1f
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 30 18:02:50 2021 +0200

    [README] typo fix

commit fa975698af09d2dc975d62efd5c7e9ea3ca8eefc
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 30 18:02:28 2021 +0200

    [sw/lib/*/cpu] added function to get size of HPM counters

commit 085761b2e078931040bfa92cdf2d422a41527618
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 30 13:26:55 2021 +0200

    [boards/README] minor edits (added author links)

commit cbf20e3e29d26a860fde28ae81bdffda01562625
Merge: 0a653199 cfa4384c
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 30 13:18:03 2021 +0200

    Merge branch 'master' of https://github.com/stnolting/neorv32

commit cfa4384ce9c0b40a6851fe45044a62eab882359a
Merge: b7a96d55 8669a2e1
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 30 13:16:19 2021 +0200

    Merge pull request #18 from AWenzel83/nexys_a7_example
    
    added Nexys a7 example

commit 8669a2e1d1eafb993d5e5a0d563e998e8ebabb0c
Author: Andreas Wenzel <Andreas.Wenzel@hs-wismar.de>
Date:   Tue Mar 30 09:08:38 2021 +0200

    Update README.md

commit 8cfd5500fbd3eba94b89b03a3a1b5a8e2de97537
Author: Andreas Wenzel <Andreas.Wenzel@hs-wismar.de>
Date:   Tue Mar 30 09:01:13 2021 +0200

    Update README.md

commit fc09d603881f66f782deb09b9ad6fe08bc7681a3
Author: AWenzel83 <Andreas.Wenzel@hs-wismar.de>
Date:   Tue Mar 30 08:48:25 2021 +0200

    neuer Branch

commit 376dfdd723e0a8a1d594792b5499c12036c60abc
Author: AWenzel83 <Andreas.Wenzel@hs-wismar.de>
Date:   Tue Mar 30 08:41:37 2021 +0200

    renamed folder

commit af211292d5a7a2be560c071e71b51e7cd3ffd4b3
Author: AWenzel83 <Andreas.Wenzel@hs-wismar.de>
Date:   Tue Mar 30 08:39:44 2021 +0200

    Example projects for Digilent Nexys Boards

commit 0a653199c19637bb7f7ba4421d0dec170df48857
Author: stnolting <stnolting@gmail.com>
Date:   Mon Mar 29 11:10:31 2021 +0200

    [sw/example/floating_point_test/README] added some handy online resources

commit b7a96d5578a22c0c68971518948656778c916066
Author: stnolting <stnolting@gmail.com>
Date:   Mon Mar 29 11:01:48 2021 +0200

    [sw/example/floating_point_test] added one instruction of each "class" to execution time test (hw vs. sw)

commit 63096cc8d1f3aeb3b1f0e5cc3af5436a0f6a782b
Author: stnolting <stnolting@gmail.com>
Date:   Mon Mar 29 10:23:42 2021 +0200

    [boards/README] minor edits

commit db6b9a72540815a80e6cdfbe57f3b41e7be194e9
Author: stnolting <stnolting@gmail.com>
Date:   Mon Mar 29 10:23:26 2021 +0200

    [boards/arty-a7] fixed broken link

commit 19521cbfdf011eb216602c0f2755c489f2725e55
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 28 21:22:18 2021 +0200

    [sw/example/floating_point_test] added simple HW vs. SW speedup test

commit 4d0057296f6e5e0b193a33d1488d930b4769cd61
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 28 21:21:52 2021 +0200

    [README] :lipstick:

commit ec25d50e75b1b2310c13b8750df08b0016534ac1
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 28 21:21:35 2021 +0200

    [sw/example/floating_point_test] minor optimization of intrinsic library

commit 892a7fd2fc1b1907b2bbffbce1cebb54f2b793bc
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 28 20:23:16 2021 +0200

    [boards/arty-a7] typo fixes

commit aa097adaed81e396eed3803e067e8163ff1127fd
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 28 20:21:08 2021 +0200

    [boards] fixing typos and broken links - part 2

commit 7218dc1f97e124eeecabf2e27cae5f51c4c7ee91
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 28 20:19:27 2021 +0200

    [boards] fixing typos and broken links

commit 93e8e01e2f69560764e7e43fe8e2b0ddf3b5a019
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 28 20:13:54 2021 +0200

    :sparkles: [boards] added Digilent Arty A7-35 demo project

commit c4a724f4164812545ea5786bd30bfe623b0f39dd
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 28 20:09:16 2021 +0200

    [CHANGELOG] added version 1.5.3.4

commit 75edfac2f5fd0ed0e8c4ea3474339913c9fcfcf1
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 28 20:08:44 2021 +0200

    [doc/NEORV32.pdf] added new "boards" folder

commit 7e5dd6527642f710feb942af1a4f9fca3e73a4bc
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 28 20:08:24 2021 +0200

    [rtl/core/package] updated version number

commit fad92d68723733f313fdc0c67a6d64935e269161
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 28 19:56:18 2021 +0200

    [README] minor edits

commit 2979075f1bb081d89b00bf0af1b1d098c6e464c7
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 28 18:47:35 2021 +0200

    [rtl/top_templates/test_setup] disabled PMP; now implementing 4 HPM counters

commit 0912fc2f103a762f5480a0514a8f0f1216e1f67b
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 28 18:41:08 2021 +0200

    [.github/stale] decreased issue timeout to 30 days

commit b48d29d5952c3fd3fa7523d4f4d8821fb38d062d
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 28 18:39:43 2021 +0200

    [README] added link to exemplary FPGA setups folder (boards)

commit 2ff5e65e94b5387c6a475503353b915dce992ee6
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 28 17:44:49 2021 +0200

    added folder for exemplary FPGA setups - #7
    
    this folder is still work-in-progress :construction:

commit bfeb53dc7376dae6703a0187fa90706c3349fbff
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 28 10:51:34 2021 +0200

    [docs/NEORV32.pdf] minor rework of basic hardware/software setup sections
    
    targeting [discussion #17](https://github.com/stnolting/neorv32/discussions/17)

commit 411cb9db15a8272775d44fb57a3a154668d4caca
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 27 19:41:18 2021 +0100

    [sw/example/floating_point_test] updated intrinsic library
    
    intrinsic library now inlines Zfinx floating-point "instructions" (nearly as fast as "native" zfinx support by the compiler)

commit 9a147543d173ffede14368c59bd09be97e8ae9d2
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 27 19:32:07 2021 +0100

    [sw/example/floating_point_test] typo fix

commit a42aa82e5f51f15a0dfecc6d1264203ad500ab55
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 27 18:46:38 2021 +0100

    [CHANGELOG] added version 1.5.3.3

commit a434fa14d69dfea4db96cca96a48a417af75647f
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 27 18:45:21 2021 +0100

    [rtl/core/package] minor edits, version update

commit 079aba668aa78185daf6d723cae547fedc64371b
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 27 18:40:28 2021 +0100

    [rtl/core/CPU_control] minor optimizations (reducing hardware footprint)

commit 3bd71e65d9de8fddb7f1f09119112e9091871af0
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 27 18:38:39 2021 +0100

    [rtl/core/FPU] FPU now uses comparator results from main ALU (reduces hardware footprint)

commit d1722afbe22bcbef33bbc4cbcd7140fb9dc23c58
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 27 18:36:34 2021 +0100

    [sw/example/floating_point_test] minor edits

commit f7790d0a7847efa1758a995919d176a7abd76e55
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 27 17:18:46 2021 +0100

    [sw/example/floating_point_test/README] added current "FPU limitations"

commit 07a210a23acdc23da574f791dcbaaf197f3c4baf
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 27 17:17:54 2021 +0100

    [README] minor fix in CPU synthesis results

commit afe13d3c731a43eb46ed52bdec9dd1adc5d8e1b2
Author: stnolting <stnolting@gmail.com>
Date:   Fri Mar 26 16:59:54 2021 +0100

    :sparkles: [rtl/core] added Zfinx floating-point unit (stable)

commit b55e8122dfe1c54ccf3ca514d6ede2ebfe4b7758
Author: stnolting <stnolting@gmail.com>
Date:   Fri Mar 26 16:47:48 2021 +0100

    [CHANGELOG] added version 1.5.3.2

commit 3c3a229d7ddbb7cae1ac3b3eb61dccbc2ca47fc5
Author: stnolting <stnolting@gmail.com>
Date:   Fri Mar 26 16:44:29 2021 +0100

    [README] updated synthesis results; FPU is no longer work-in-progress :sparkles:

commit e70fd41435abb7636679b3eb2f5ebaf99295bbac
Author: stnolting <stnolting@gmail.com>
Date:   Fri Mar 26 16:43:04 2021 +0100

    [docs/NEORV32.pdf] added Zfinx FPU; updated synthesis results

commit ed7ec0cf54eab1972d8f393cbc89da39d02a3a32
Author: stnolting <stnolting@gmail.com>
Date:   Fri Mar 26 16:42:38 2021 +0100

    [rtl/core/package] added switch to enable co-processor timeout counter (default=disabled)

commit 2e46e78d0758536b7c9ccbbb0b66048cae5e8621
Author: stnolting <stnolting@gmail.com>
Date:   Fri Mar 26 16:41:52 2021 +0100

    [rtl/core/cpu] updated CPU configuration sanity checks

commit c5eeca897a25e19cb2fcb375ebf20d84f19dd1d0
Author: stnolting <stnolting@gmail.com>
Date:   Fri Mar 26 16:41:19 2021 +0100

    [rtl/core/cpu] added timeout counter to auto-terminate co-proceesor operations (for debugging/simulation only!), default = deactivated

commit 14db698f10c44b8702ff5725a8c64ec91da81204
Author: stnolting <stnolting@gmail.com>
Date:   Fri Mar 26 16:20:34 2021 +0100

    [sw/example/floating_point_test] removed timing test; added compile guard

commit 8325ff33ffd054aea3f1966c5468934acae94377
Author: stnolting <stnolting@gmail.com>
Date:   Fri Mar 26 16:05:28 2021 +0100

    [sw/example/floating_point_test] updated Zfinx README

commit 51ea4ff3b8c5415420c0d42ac12a61fad2c0629f
Author: stnolting <stnolting@gmail.com>
Date:   Fri Mar 26 16:05:06 2021 +0100

    [sw/example/floating_point_test] updated Zfinx verification framework

commit 1f62d253c09042f45963c99905794fab173c6142
Author: stnolting <stnolting@gmail.com>
Date:   Fri Mar 26 16:04:18 2021 +0100

    Revert "[.github/stale] reduced issue timeout to 30 days"
    
    This reverts commit eb6e8e119beb3005704eafe3938b19a8119e08e9.

commit ce66253b74b08f79ed4ba5b28bb0cc1366566063
Author: stnolting <stnolting@gmail.com>
Date:   Fri Mar 26 15:33:28 2021 +0100

    [sw/example/floating_point_test] updated Zfinx intrinsic library
    
    * intrinsics and emulation function now have the same "interface" (arguments and return value)
    * added "flush_to_zero" function so arguments get "de-denormalized" before doing actual computations

commit eb6e8e119beb3005704eafe3938b19a8119e08e9
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 25 17:09:05 2021 +0100

    [.github/stale] reduced issue timeout to 30 days

commit 8de15f6c445e504f0abdfe5b410fbab00285e709
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 25 16:22:24 2021 +0100

    :sparkles: [sw/example/floating_point_test] added Zfinx verification framework

commit 7724da3f8eb4ef4df417d82a5bd770d7b6325a38
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 25 16:22:11 2021 +0100

    :sparkles: [sw/example/floating_point_test] added Zfinx intrinsic library

commit 463992547aac33f46cdb12cf83ca47ff59312567
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 25 16:04:50 2021 +0100

    :sparkles: [sw/example/floating_point_test] added showcase project for the Zfinx floating-point extension

commit 9e561f04afe736d4690a27a3ece334e25b53a1ff
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 25 14:12:12 2021 +0100

    [sw/bootloader] added -mno-fdiv switch to makefile

commit 02e192f13d53ca5fa0a4ead5afe70e414721ef86
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 25 14:06:52 2021 +0100

    [sw/example/*/makefile] added compiler switch to avoid floating-point division/sqrt instructions
    
    these operations will be emulated using gcc builtin functions

commit 0c0585d25479a27561d0eeefd3782502d4e1592b
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 25 10:18:53 2021 +0100

    [CHANGELOG] added version 1.5.3.1

commit f2cb9ad11f84178146a956605171c9305a7cc391
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 25 10:17:23 2021 +0100

    :bug: [rtl/core/cpu_control] fixed in invalid floating-point instruction detection
    
    * caused CPU to stall if executing an invalid floating-point operation

commit 7239a6a23d6a97c92a84d857ebf01e5414ee1fcd
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 25 10:14:17 2021 +0100

    [sw/example/bit_manipulation] clean-up of intrinsic library

commit 04c8db35a250aa6d39d233712fc7ec7224219601
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 25 10:13:39 2021 +0100

    [sw/lib/source/neorv32_uart] minor edits (if using unsupported format specifiers)

commit 355a5641684ab73ae2c5fb5bdb0492331e0e45a9
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 25 10:13:10 2021 +0100

    [sw/lib/include/neorv32_intrinsics] clean-up; added r3 instruction

commit 3ccc350737645baaa0f09ce8a7d868ce7c2f10dc
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 25 10:12:40 2021 +0100

    [README] minor edits

commit c1880353017ab7c4ab77604af80459b030822cf6
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 24 21:13:05 2021 +0100

    [sw/example/cpu_test] minor edits (to reduce executable size)

commit dd07075c79d6667a2e44c49ccdfbc50a3405c802
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 24 21:12:28 2021 +0100

    [README] fixed broken link

commit 925436648c476f7bafbcbcc5cafbc30042a22bfe
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 24 19:31:42 2021 +0100

    [CHANGELOG] added version 1.5.3.0

commit 7623ee06611a02912b1d77b1a945f84eb3db412c
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 24 19:21:16 2021 +0100

    [sw/lib/include/neorv32_intrinsics] removed dummy "nop" operations again

commit c72f0308843f8e24f4e6e0394e201799c3ada34e
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 24 19:20:44 2021 +0100

    [docs/NEORV32.pdf] updated version for next release

commit 14b664264f2dd9f66563e3352f636577c2fc2fd6
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 24 19:20:29 2021 +0100

    [rtl/core/package] updated version for next release

commit dad1c315c18d5b27df88398e8ad76f78763ae734
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 24 18:31:22 2021 +0100

    [rtl/core/cpu_control] fixed bug in floating-point exception flag update logic

commit 98aa0dd2443873ba384f9607724b8a324f046612
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 24 18:30:53 2021 +0100

    [docs/Doxyfile] changed title

commit b2235b5e952d9d4d5ee01f3cc7e5441d2ba371af
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 23 21:37:24 2021 +0100

    [README] minor edit

commit 3818a241bec6f09de47eeb00378ee7372cdc534f
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 23 21:37:13 2021 +0100

    [sw/lib/include/neorv32_intrinsics] added "nop" instruction to prevent GCC ".constprop" optimization

commit 904816c1f6cf0408d9df35404b2b9be6be505f1b
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 23 18:31:47 2021 +0100

    [sw/lib] added function to check if certain Z* extension is available

commit a749f06c102ab29ac378ce4251e07ea8c4333d96
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 23 18:14:26 2021 +0100

    [rtl/core] minor edits (comments)

commit 1149fb6846a67f52a57c3aaadb9254b42cfc6fa4
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 23 18:14:07 2021 +0100

    [README] fixed broken Zfinx link

commit aa6e310ae1291466b668b5a1688ef23033c8060e
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 23 18:10:23 2021 +0100

    [rtl/core] updated pre-built apllication image
    
    due to minor core library changes

commit 55f305dcbf789750027659e37042c1ee08ea8846
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 23 18:09:12 2021 +0100

    [CHANGELOG] added version 1.5.2.9

commit 7d504dcf14ed779d2cca1b149a7826a642fd906e
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 23 17:59:09 2021 +0100

    [docs/NEORV32.pdf] added Zfinx
    
    * added Zfinx instructions
    * added Zfinx enable generic
    * updated CPU and processor figures
    * updated bootloader console example

commit 23497263a9580aebb4483dcc55793bb833d164fa
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 23 17:41:59 2021 +0100

    [README] added current state of to-be-released Zfinx extension
    
    :warning: floating-point extension is NOT operational yet! the actual FPU core will be released soon

commit 933838ce66f5e229850c6cfdac20c5a2fe2b1e2a
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 23 17:40:41 2021 +0100

    [sim/neorv32_tb.vhd] added Zfinx extension
    
    :warning: floating-point extension is NOT operational yet! the actual FPU core will be released soon

commit 5e43d64ce53db13c7885673cc91dc556975c4f95
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 23 17:40:12 2021 +0100

    [rtl/top_templates] added new generic to enable Zfinx floating-point extension
    
    :warning: floating-point extension is NOT operational yet! the actual FPU core will be released soon

commit 1abe98b14b3495e661ee1a958d8089501cd95bca
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 23 17:39:46 2021 +0100

    :sparkles: [rtl/core/neorv32_top] added new configuration generic to enabled Zfinx floating-point extension
    
    :warning: floating-point extension is NOT operational yet! the actual FPU core will be released soon

commit b9c4232a76d7edfcdbe819fbc5be32630c27b176
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 23 17:38:09 2021 +0100

    [docs/figures/neorv32] removed F extension, added Zfinx extension

commit 5a6bc86a0a25cd048dfa2416a0cebb4abd0687aa
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 23 17:36:57 2021 +0100

    [bootloader] now also shows available Z* extension
    
    from mzext CSR

commit 7b447d082e90d49474934dde38e69546c2519555
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 21 17:32:25 2021 +0100

    [README] minor clean-up

commit ac4bd6764e0b77dc07e613a8bfe17869afa7f19e
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 21 17:21:58 2021 +0100

    [CHANGELOG] added version 1.5.2.8

commit 0a9ddd84d9c5f69b11cc661317f801957c6da4dc
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 21 17:20:52 2021 +0100

    [docs/NEORV32.pdf] added new intrinsic core library; added floating-point CSRs

commit 845aad6f6ab76733b28b4340603bb82eed4cc228
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 21 17:20:21 2021 +0100

    [rtl/core/neorv32_package.vhd] added floating-point-related global definitions

commit fc8fc000ad24c0a780ab7144203b875382fad9bd
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 21 17:19:33 2021 +0100

    [sw/example/bit_manipulation] removed intrinsics helper macros; they are located now in a new file in sw/lib/include

commit a7971065a2e7bfcf8ad5cf621cb49fc9f5046de5
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 21 17:16:40 2021 +0100

    [sw/lib/include] added new library file: helper macros for custom intrinsics/instructions
    
    intrinsic support libraries of CPU extensions, which are not yet supported by the upstream GCC, are based on these macros

commit 9bd43e157081ed1b4ba99aad1ed966cc718a4479
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 21 17:15:33 2021 +0100

    [sw/lib/include/neorv32.h] added floating-point CSRs
    
    -> fflags, frm, fcsr

commit 7a4428e56be0f8a34fe610387f6605278d3fc82e
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 21 16:54:54 2021 +0100

    :bug: [sw/*/makefile] fixed problem with linking math.h library

commit 4a406ba24152543dec90283f5baf3b1e364db42d
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 21 15:57:57 2021 +0100

    [README] typo fix

commit 4405fc4efe6d65e35c4d83b6cf2fe2328361fe9d
Author: stnolting <stnolting@gmail.com>
Date:   Fri Mar 19 16:44:16 2021 +0100

    [README] minor layout edit

commit b96f7d2b3232f14eb995b7dff8089f524131b331
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 18 18:19:46 2021 +0100

    [CHANGELOG] added version 1.5.2.7

commit b60fa638192f021932aa85cb649e42ff9e4ff8f5
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 18 18:18:15 2021 +0100

    [docs/NEORV32.pdf] minor edits (moving from F extension to Zfinx extension)

commit 7b046f74568f3338a4fc39acbc4b5e9e9c13c80c
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 18 18:17:49 2021 +0100

    [README] updated floating-point extension text
    
    moving from F to Zfinx

commit 09fcac3473b817244767ba4e1586650324e85e7c
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 18 18:17:02 2021 +0100

    [sw/example/cpu_test] minor edits
    
    to keep application image size below 16kB :wink:

commit 1e8873d5cb2f8b1b7854b021db64ab39190d39e1
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 18 18:16:19 2021 +0100

    [sw/lib/source/neorv32_rte.c] added Zfinx flag to hardware configuration output

commit ebe9b14c3d440c9da9de1c63d203c9827b051d9c
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 18 18:15:48 2021 +0100

    [sw/lib/source/neorv32_cpu.h] added compiler warning when using floating-point ISA string configuration

commit 606ae41f81ae5fde26c29f274568234ffa7009bc
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 18 18:15:09 2021 +0100

    [sw/lib/include/neorv32.h] added Zfinx flag to mzext CSR
    
    to discover if Zfinx floating-point extension is available

commit 19a20739512ff87c3f6c3e1ba5824d203c3138da
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 18 18:14:34 2021 +0100

    [sw/common/crt0.S] removed floating-point register file initialization
    
    Zfinx floating-point extensions uses the integer register file

commit 4c951c7521b7404975f2af088b241fb9f04908ba
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 18 18:13:51 2021 +0100

    [cpu/core] changed upcoming floating-point extension from "F" to "Zfinx"
    
    Zfinx uses the integer register file for floating-point operations; hence, dedicated floating-point load/store and move operations are obsolete
    
    see Zfinx RISC-V spec: https://github.com/riscv/riscv-zfinx

commit 1b273fa700ab99387c5c0a23b878759e549d7061
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 18 18:12:18 2021 +0100

    [rtl/core/neorv32_cpu_decompressor] removed compressed floating-point load/store instructions

commit 5008490caec48ace0a5d8a8dded76231a760adaa
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 18 11:43:13 2021 +0100

    [rtl/core/memory images] updated pre-build application/bootloader images due to bug in crt0.S start-up code

commit d2ce4a7c6b31b159c32ec5e1f291faabbbb4dfc6
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 18 10:00:46 2021 +0100

    :bug: [sw/common/crt0.S] fixed bug in dummy trap handler
    
    -> wrong order of register push/pop

commit 8c9952b7a3f0446a6613e2a05bef87dcde563cf4
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 16 17:31:34 2021 +0100

    [CHANGELOG] added version 1.5.2.6

commit 122328470bf65c5818fa24c0548c35be81b3f8fc
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 16 17:30:54 2021 +0100

    [docs/NEORV32.pdf] updated CPU/top signals; reworked excluisve memory access interface

commit 717ee7838d028f698feba1f3a81b4d51fed162bb
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 16 17:12:04 2021 +0100

    [sim/neorv32_tb] added simple model to test excluisve access reservation
    
    this mechanism is used to test the atomic memory access instructions using the sw7example/cpu_test/main.c ctest program

commit 71aa6f8102eb5e90c3351e2150e9b22bb5f00012
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 16 17:06:31 2021 +0100

    [sw/example_cpu_test] minor edits for new excluisve memory access interface

commit cdb4278d6803406fa179fd550dcedc603793a121
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 16 17:06:02 2021 +0100

    [rtl/top_templkates] added "exclusive" attribute to Wishbone request tag singal; removed obsolete lock signal

commit cc2fc0dfe945b4748009c25c7bb6df32bc0e5e73
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 16 17:05:18 2021 +0100

    [rtl/core/processor] reworked excluisve access interface/protocol of external memory access
    
    * removed obsolete wb_lock_o signal
    * added "exclusive" attribute to acceess request tag
    * added repsonse tag signal (1-bit to indicate if the reservation of an exclusive access was still valid for a store-conditional instruction)

commit 60575871d9388fb44d01c24ca486f94451a93a84
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 16 17:03:22 2021 +0100

    [rtl/core/i-cache] removed obsolete "lock" signal
    
    * instruction fetches cannot have "locked" or excluisve attribute

commit fe26c2106725a31f6d2a4e7ec35c47318f1c0f3e
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 16 17:02:40 2021 +0100

     [rtl/core/cpu] reworked CPU's atomic/excluisve memory access system
    
    * removed "lock-based" excluisve access scheme
    * removed reservation termination via bus exception - there is now a dedicted response channel for that

commit f9919b28f50f6e8d1dd1d2274bf2da0ab01c1dc5
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 9 20:33:10 2021 +0100

    [CHANGELOG] added version 1.5.2.5

commit d7d86f97c9d8637b066467d5c922925e2411fcb3
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 9 20:31:21 2021 +0100

    [docs/NEORV32.pdf] added B.Zba instructions

commit 94a64fcf541c86e521e0752ea64665546bad2018
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 9 20:29:44 2021 +0100

    [README] added B.Zba extension (shifted-add instructions)

commit 25bdeaaccb43609028e85bb321a7ca050ab66cb6
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 9 20:29:17 2021 +0100

    [sw/example/bit_manipulation] added Zba intrinsics, emulation function and tests

commit 240f82929b919ee20d7d96a15915a695e49af234
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 9 20:28:44 2021 +0100

    [sw/lib/source/neorv32_rte] added Zba flag to hardware check; fixed/updated ISA check (compiler's ISA string vs. MISA CSR)

commit 2266d2cec03fa025d588b00eb90e25e19d791cf2
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 9 20:27:44 2021 +0100

    [sw/lib/include/neorv32.h] added Zba flag to mzext CSR

commit a830f89fb837d6599f00828532812c4cf289f510
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 9 20:27:10 2021 +0100

    [rtl/core/bit_manip] added Zba (shifted-add) sub-extension
    
    Bit-manipulation `B`:
    * sub-extension `Zbb` (shifted-add)
    * SH1ADD
    * SH2ADD
    * SH3ADD

commit afc94afeb350e019a42dc17ceace6666b3f2a2e8
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 9 20:04:52 2021 +0100

    [sw/lib/source/neorv32_cpu.c] added warning when compiling for not-yet-supported extensions

commit 33cac05b4973887fe5b737c7f9ec7f2203236d41
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 7 16:03:01 2021 +0100

    [README] added new NEOLED module (NeoPixel(c)-compatible hardware interface)

commit c686d07f174225a9b635625743fb30e526d34e3f
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 7 16:01:52 2021 +0100

    [CHANGELOG] added version 1.5.2.4

commit e4738e06c0bb86430d05a7b3c2fb9055ff3190d5
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 7 16:01:29 2021 +0100

    [docs/NEORV32.pdf] added NEOLED module
    
    * new section for NEOLED IO module
    * updated FIRQ assignment list
    * updated processor top signals
    * updated processor top generics

commit c6076c2313965c8907cf063d6d157c7a922a5fde
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 7 16:00:39 2021 +0100

    [docs/figures] updated processor diagram
    
    added NEOLED module

commit 8ba6405989d66c1240bcb0374daf4d976a0c998b
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 7 16:00:06 2021 +0100

    :sparkles: [sw/example] added NeoPixel demo for new NEOLED module

commit ed84a2e926181fbe11b25b399011c9aa01367ae4
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 7 15:54:31 2021 +0100

    [sw/lib/source/rte] added NEOLED to hardware info check

commit b4d7c315fb432713b50e6f297dda29654781f76f
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 7 15:54:12 2021 +0100

    [sw/lib] added new NEOLED module (register definitions + SW driver files)

commit c181b16161aaac8a7fad35eeb8dad974629a42bf
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 7 15:53:38 2021 +0100

    [sim] added new NEOLED module

commit d15f766fba2c9cd0cd17f7a49b14b649cd91ec1e
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 7 15:53:00 2021 +0100

    [rtl/top_templates] added new NEOLED top generic and signal

commit ee41ef2b077f85740bad7cc81fa242711503792f
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 7 15:52:30 2021 +0100

    [sw/lib/source/spi] typo fix

commit ea70c789675eee3a206b2b231c73d164361b8ef7
Author: stnolting <stnolting@gmail.com>
Date:   Sun Mar 7 15:51:47 2021 +0100

    :sparkles: [rtl/core] added new IO/peripheral module: smart LED interface (NEOLED)
    
    * compatible to WS2812/WS2811 LEDs (used in the awesome Adafruit NeoPixel products1 :wink: )
    * supports 24-bit and 32-bit mode (RGB & RGBW LEDs)
    * hardware TX buffer to relax CPU time constraints
    * new top signal: `neoled_o`
    * new top generic: `IO_NEOLED_EN`

commit 40dc7ae496c33d3c180f38f2c442b0dfe1854155
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 6 22:02:26 2021 +0100

    [.ci] updated to latest pre-build tool chain

commit 36db64b37eab804d33eecf15c0c710c179c71762
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 6 17:01:38 2021 +0100

    [CHANGELOG] added version 1.5.2.3

commit 8c60413d8b7831d3d202002490d21cda5b93c334
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 6 16:58:52 2021 +0100

    [rtl/core] control code clean-up
    
    * fixed minor bug in F-exension's instruction decoding
    * changed coding style for CSR write access (old version might have caused "inferring latch..." warning in Intel Quartus)
    * fixed default values for CSRs when according extensions are disabled

commit dfaa0156a56f2c227a56265fbc2f44bd1a9aad06
Author: stnolting <stnolting@gmail.com>
Date:   Sat Mar 6 15:58:13 2021 +0100

    :bug: [sw/examples/demo_gpio_irq] fixed GPIO pin-change FIRQ chanel (#14)

commit e76906c9f7894979e087672408c808addd18c891
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 4 12:20:21 2021 +0100

    [riscv-arch-test/README] typo fixes

commit 05804c6dac0bce2370621e34c74256f86cebf75e
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 4 12:14:15 2021 +0100

    [README] minor edits; updated riscv-arch-test workflow

commit 27a5fcbe1704665ea3546cc42265a402e127043a
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 4 11:48:28 2021 +0100

    [riscv-arch-test/run_riscv_arch_test.sh] minor edits

commit 8944fc48412da91243a269b93ba3e3a4e3f9fd68
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 4 11:23:51 2021 +0100

    [.github/workflows] renamed and adapted RISC-V architecture test workflow

commit 00efb6e6bfceff83280fa9d2b0bf2a04b341db16
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 4 11:22:31 2021 +0100

    removed riscv-compliance folder; replaced by up-to-date riscv-arch-test folder
    
    Adapted to new name of the RISC-V architecture test repository

commit cf35d19057590aae947443dbdeaf99ed290dcc9e
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 4 10:32:42 2021 +0100

    [CHANGELOG] added version 1.5.2.2
    
    implementing #13

commit 2077b644a1a4791d483ca39ab8626556784c20cd
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 4 10:32:15 2021 +0100

    [docs/NEORV32.pdf] added new CFS IO configuration generics
    
    * added to "processor generics" section
    * added to "custom functions subsystem (CFS)" section

commit 06d49a4e7697447449f82fe8c59586564754a108
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 4 10:30:20 2021 +0100

    [sim/neorv32_tb.vhd] added CFS IO configuration generics

commit 2b00f51a33279cd20df5e89b537ae66f5b2d54e9
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 4 10:29:55 2021 +0100

    [rtl/top_templates] added new CFS IO size configuration generics

commit 302e9da8ece495f911eca950df0b23c93b6cdde0
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 4 10:29:25 2021 +0100

    [rtl/core] added CFS IO configuration generics (implementing #13 )
    
    * IO_CFS_IN_SIZE defines size of cfs_in_i signal
    * IO_CFS_OUT_SIZE defines size of cfs_out_o signal
    * generic type is "positive"
    * default value for both generics = 32

commit 7960ca1f31d62bc02fe7303eb4d6b31251f83da0
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 4 10:23:13 2021 +0100

    [rtl/core] completed implementation of F extension's CSRs
    
    :warning: the F extensions is not yet operational!

commit aadf4ba97fde2f3ce2c2f4f2e050a17e4b2095ed
Author: stnolting <stnolting@gmail.com>
Date:   Thu Mar 4 10:21:16 2021 +0100

    [README] minor edits

commit 3236bfb696048f1496fec9c4c099d6ed22f4de0f
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 3 11:55:21 2021 +0100

    [docs/NEORV32.pdf] added notifier regarding F extension (WORK-IN-PROGRESS)

commit faabf02417d97fb135b4be8b8f858ef4428a5a5e
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 3 11:54:54 2021 +0100

    [README] added current state of F extension-related work

commit edebf5fdb37e1473de89a7a3ba433923446e6e4d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 3 11:53:59 2021 +0100

    [CHANGELOG] added version 1.5.2.1

commit d5b15bfb993e3955c8cd77c57b8d1de8826f42ee
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 3 11:52:06 2021 +0100

    [sim/ghdl] added new FPU (blank) HDL source file
    
    update for **upcoming** F extension; modifications have NO actual impact yet

commit 2cee0dee0681bfa77db293c7dbc45d4847b22798
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 3 11:51:42 2021 +0100

    [rtl/core] added FPU HDL file; **blank template only**
    
    update for **upcoming** F extension; modifications have NO actual impact yet

commit 93da5b0419e4d3bf1e8068746a5de3456a2b5bbc
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 3 11:49:53 2021 +0100

    Update neorv32_cpu_decompressor.vhd
    
    added instructions:
    - C.FLW
    - C.FSW
    - C.FLWSP
    - C.FSWSP
    
    all these instructions will trigger an illegal instruction exception when executed
    
    update for **upcoming** F extension; modifications have NO actual impact yet

commit c4e83332266448c82e2289787bbccaa6c1421ba0
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 3 11:48:49 2021 +0100

    [rtl/core] added CPU core infrastructure for upcoming F extension
    
    update for **upcoming** F extension; modifications have NO actual impact yet

commit 77d862da8bb2ce89a177a0db1d321556d1666a24
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 3 11:47:00 2021 +0100

    [sw/lib/neorv32.h] added alias for misa F flag

commit 57632c162df004269d28affff50e37c9409fdc47
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 3 11:46:38 2021 +0100

    [sw/lib] added WARNING when compiling with F extension
    
    update for **upcoming** F extension; modifications have actual NO impact yet

commit 16547c848d9fbff7898f6055b91c296484dc6996
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 3 11:45:58 2021 +0100

    [sw/common/crt0.S] added FPU register file init
    
    update for **upcoming** F extension; modificytions have NO impact yet

commit 308ebe3fa244c15f2885d631104ce6b98e5ea0ed
Author: stnolting <stnolting@gmail.com>
Date:   Wed Mar 3 10:36:11 2021 +0100

    [sw/example/bit_manipulation/README] minor edits and updates

commit c670d100580e415e4a2c63cff9a30bdb11df1990
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 2 20:46:42 2021 +0100

    [README] minor edits; added note regarding CPU's F extension
    
    :construction:  single-precision floating-point extension is **work-in-progress** :construction:

commit 481e9d71fef622837c902d07102c02dbe6c489e9
Author: stnolting <stnolting@gmail.com>
Date:   Tue Mar 2 20:44:32 2021 +0100

    [.github/stale] changed time for issues becoming stale

commit 8557ae4ef8b44301be7a28074ec3d41c9223fd15
Author: stnolting <stnolting@gmail.com>
Date:   Mon Mar 1 17:54:16 2021 +0100

    [CHANGELOG] added link to latest release

commit 9a2919de8ab307c57c283b2cc1fee56a1bd8980b
Author: stnolting <stnolting@gmail.com>
Date:   Mon Mar 1 16:12:39 2021 +0100

    updated version number for new release

commit 90fbda7243967c0d2b518c659e75287da8664b9b
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 27 18:31:35 2021 +0100

    [README] minor edits

commit 6401f7562351d12f01c7c33b7c72fd5c1bb3a8e8
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 27 18:31:23 2021 +0100

    [CHANGELOG] added version 1.5.1.11

commit 1ab9bf412a3581a1326c2dc7073f46ee42eefb99
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 27 18:30:47 2021 +0100

    :bug: [rtl/core/control] fixed several small bugs in B extension's instruction decoding
    
    not all `B` instructions triggered and *illegal instruction exception* when B-extension = disabled

commit 3954de7a8cd302df943eeb7319c71a6e9bbc0085
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 25 19:48:00 2021 +0100

    [docs/Doxyfile] minor edits

commit 2fb75423d5180663b0419cfded16d60b67c72b0c
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 25 19:23:57 2021 +0100

    [docs/NEORV32.pdf] updated UART section
    
    * added text regarding UART.RX double-buffering
    * added more information regarding RTS/CTS hardware flow control handshake

commit ade56d1864a1d54cc94e6da95175901176305375
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 25 19:23:43 2021 +0100

    [docs/Doxyfile] fixed logo include path

commit 2252a9eb58fe880b07774a1b0e548cf0e92b7bda
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 25 19:07:40 2021 +0100

    [CHANGELOG] added version 1.5.1.10

commit 062f3c7dadd6e94662d0f4a762733969ef733860
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 25 19:07:19 2021 +0100

    :bug: [rtl/core/uart] fixed bugs in RTS/CTS hardware flow control (targeting #11 ); added double-buffering to UART RX engine
    
    RTS/CTS hardware flow control was finally verified on *real* hardware

commit 8bdac989a0c2f2309ab43bc1a96240c99d17c672
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 25 19:05:59 2021 +0100

    [rtl/core/cpu] modified notifier when using B extension

commit 68d3f7dc3e9d76e85c2d658c0045d516b41b9c26
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 25 16:26:06 2021 +0100

    [sw/lib/source/mtime] typo fix (stupib, but not critical)

commit 0f4b3fe7bb795197b15c5c81c8dbd65153d0b33f
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 24 17:03:37 2021 +0100

    [README] instruction mnemonics clean-up

commit e478e837bf29270586fce86443bf03527a233ed2
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 24 16:50:47 2021 +0100

    [CHANGELOG] added version 1.5.1.9

commit 358e01f9f099779a74d67e1f4ba2abef96ecefcd
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 24 16:50:19 2021 +0100

    [sw/example/cpu_test] minor edits

commit 08c22835e05e7363829beb691791ad11d26d6b51
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 24 16:49:51 2021 +0100

    [docs/NEORV32.pdf] added Zbs
    
    * added note: mcounteren CSR is hardwired to zero if user mode is not implemented
    * mpp is read only if u-mode not enabled
    * added Zbs B sub-extension's instructions and instruction timing

commit fb16286d34c04c6971acf80075371fb1bbea3910
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 24 16:48:47 2021 +0100

    [sw/lib/source/rte] added check for Zbs extension

commit 5cd204e1597b4e390314a9995d9c106a5519ce51
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 24 16:48:25 2021 +0100

    [sw/lib/include/neorv32.h] added Zbs flag to mzext CSR

commit e241cc2a28ca99bb15ffd4e44c73ab9d73b7e87b
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 24 16:47:27 2021 +0100

    [sw/example/bit_manipulation] added Zbs tests and "intrinsics"

commit cc5b27c36d3b33bfd838dc6f234487875fd659d0
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 24 16:46:57 2021 +0100

    [rtl/core/package] updated version number

commit 4b689206ae34c278eb39047eb2a3b1e8b509c764
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 24 16:46:12 2021 +0100

    [README] added Zbs (single-bit ops) sub-extension (B extension)

commit af7d365ba911c4aa086d847b0ccd798a11c3777f
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 24 16:00:45 2021 +0100

    [rtl/core/bitmanip_extension] added Zbs sub-extensions (single-bit operations)
    
    * sbset[i]
    * sbclr[i]
    * sbinv[i]
    * sbext[i]

commit 99b1ff5141ecaaa0e4a05b72d9a7c90ca96cd98f
Author: stnolting <stnolting@gmail.com>
Date:   Tue Feb 23 22:36:33 2021 +0100

    [README] typo fixes

commit 1a44aec79049abd241151fe81cf4b427d3a123e8
Author: stnolting <stnolting@gmail.com>
Date:   Tue Feb 23 16:37:36 2021 +0100

    [README] fixed broken "A" extension link

commit cdd03ce633904f3d1760c33fb4993afaad642d64
Author: stnolting <stnolting@gmail.com>
Date:   Tue Feb 23 16:36:13 2021 +0100

    [README] fixed broken links

commit 6f127f124c34b8ed9c89bf55b8520844ac3d7bcd
Author: stnolting <stnolting@gmail.com>
Date:   Tue Feb 23 16:31:48 2021 +0100

    Update README.md

commit f2daff162c71939d915ac8ca5ac39d0dc8e467b5
Author: stnolting <stnolting@gmail.com>
Date:   Tue Feb 23 16:31:21 2021 +0100

    Update README.md

commit d76106e2949bef91162c4d6771b0c40237f6a936
Author: stnolting <stnolting@gmail.com>
Date:   Tue Feb 23 14:34:11 2021 +0100

    [README] minor edits; added link to new project boards

commit f930be6ad233d348f176cd9ef63adb059c66030c
Author: stnolting <stnolting@gmail.com>
Date:   Tue Feb 23 10:59:31 2021 +0100

    [README] minor edits

commit 4da405f2517d89682e22939e69d2597a2a8db2bb
Author: stnolting <stnolting@gmail.com>
Date:   Mon Feb 22 19:26:17 2021 +0100

    [CHANGELOG] added version 1.5.1.8

commit 4d394a1f380425305d2dd53aa47b4bda5edd9cb3
Author: stnolting <stnolting@gmail.com>
Date:   Mon Feb 22 19:25:34 2021 +0100

    [docs/NEORV32.pdf] added UART hardware control flow to UART sections

commit 28b6a698cc1bcb16a06a1a3c253da6725d4b2dfe
Author: stnolting <stnolting@gmail.com>
Date:   Mon Feb 22 19:24:40 2021 +0100

    [README] added UART HW flow control: minor formating edits

commit ec48cd0c80fd8482939c3adc2acb1757a393b319
Author: stnolting <stnolting@gmail.com>
Date:   Mon Feb 22 19:24:11 2021 +0100

    [rtl/core] updated pre-built application images
    
    * neorv32_application_image.vhd was built from sw/example/blink_led
    * neorv32_bootloader_image.vhd was built from sw/bootloader

commit f7d9dc18d6b3dcfe23ec6ec197b941328fc9871e
Author: stnolting <stnolting@gmail.com>
Date:   Mon Feb 22 19:23:14 2021 +0100

    [sw/bootloader] added UART HW flow control configuration

commit 0a00f6a5e0bcdaf1336469fe789bd452c2b46426
Author: stnolting <stnolting@gmail.com>
Date:   Mon Feb 22 19:16:21 2021 +0100

    [sw/example/*] added UART hardware flow control parameter to UART setup functions
    
    * added define to ease parity configuration

commit a6c80778b9d56555a662669103b436dc5b0def85
Author: stnolting <stnolting@gmail.com>
Date:   Mon Feb 22 19:15:20 2021 +0100

    [sw/lib/uart] added hardware flow control parameter to UART setup functions

commit 814fc11552f1a87135c192a49caa4c84a00a29e6
Author: stnolting <stnolting@gmail.com>
Date:   Mon Feb 22 19:14:52 2021 +0100

    [sw/lib/include/neorv32.h] added new UART control register flags for HW RTS/CTS flow control
    
    * added defines to simplify UART's parity and hardware flow control configuration

commit e0bcfdddeb4835c08644eaf2a964551af3184b23
Author: stnolting <stnolting@gmail.com>
Date:   Mon Feb 22 19:13:56 2021 +0100

    [sim/testbench] added UART hw flow control signals (local loop-back)

commit e7347242842ae86985a2aa056246646c71ae3947
Author: stnolting <stnolting@gmail.com>
Date:   Mon Feb 22 19:13:31 2021 +0100

    [rtl/top_templates] added UART hardware flow control signals rts and cts

commit 6e37e564b868ae157c871857be41b49704bc9586
Author: stnolting <stnolting@gmail.com>
Date:   Mon Feb 22 19:12:57 2021 +0100

    [rtl/core] added hardware RTS/CTS UART flow control to both UARTs (targeting issue #11)

commit 6fb04e2395e4e1675c3ddb2545079546ddb8becb
Author: stnolting <stnolting@gmail.com>
Date:   Sun Feb 21 15:18:44 2021 +0100

    [docs/figures/neorv32_processor.png] fixed number of SoC FIRQ channels

commit 815dfbf2b976a7b42a00167684b3c8e07a406f95
Author: stnolting <stnolting@gmail.com>
Date:   Sun Feb 21 11:27:07 2021 +0100

    [README] minor edits

commit 1ca82266333f5f9f7e3dc3139fb9eba7c9506e9c
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 20 20:02:26 2021 +0100

    [CHANGELOG] minor typo fixes

commit 9d64674ecff694abc28980351749b0ff10e1bc8e
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 20 20:02:03 2021 +0100

    [doc/figures] added small transparent logo (for doxygen)

commit 83e35faa1959e7be18e7c820a6664ec0ea1a6a6d
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 20 18:22:44 2021 +0100

    [doc/figures] now using vector fonts for transparent images

commit c4b0fc046b48eca6f0a1345e41375ed225928ff9
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 20 18:06:04 2021 +0100

    [README] minor format edits

commit a33f21652fabe14f65754414b57babd58017929b
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 20 18:05:32 2021 +0100

    [docs/figures] minor scaling and color edits

commit b21582cd0a0bb6b91c95164267076e889f6649f7
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 20 16:44:06 2021 +0100

    [docs/NEORV32.pdf] fixed FIRQ channel numbers in peripheral sections

commit 6d5849cb14042576fff1771644df90868c69b84f
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 20 16:05:26 2021 +0100

    [CHANGELOG] added version 1.5.1.7

commit 1fd861f9fbd23a7bb13899754018bff62d3f1d72
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 20 16:03:59 2021 +0100

    [docs/NEORV32.pdf] modified processor FIRQ assignment
    
    * UART1 now features individual interrupt channels for "TX complete" and "RX complete" conditions
    * changed FIRQ channels for SPI, TWI and GPIO interrupts

commit 0a82b0eba423f4db4faaafd1d7fdc3d6b29b5b12
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 20 15:58:44 2021 +0100

    [sw/example/cpu_test] added UART1 RX & TX IRQ tests; minor edits to keep exe size < 16kB

commit 485eba1688f0d1fe0eca5993c75745b56f45d6ec
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 20 15:42:09 2021 +0100

    [sw/lib/source/uart] minor edits

commit e2f92e9145475661296ade523957a00ee7df04de
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 20 15:41:16 2021 +0100

    [sim/test_bench] constraint "SoC FIRQ" to 6 channels
    
    adapted simulation trigger for SoC FIRQs 0..5 (= FIRQ10 .. FIRQ15)

commit 6536a0358c47dc9674fe8146a82119e21239e196
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 20 15:40:23 2021 +0100

    [rtl/top_templates] constraint "SoC FIRQ" to 6 channels

commit 37476101a8618574d543f680fa8c475429193b3b
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 20 15:39:48 2021 +0100

    [rtl/core/neorv32_top] constaint "soc firq" to 6 channels; reworked FIRQ channel assignments
    
    UART1 now features individual FIRQ channels for "RX complete" and "TX complete" conditions

commit 605d829f3ff32c2995d50d57b9c3672dd31fb00d
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 20 15:38:30 2021 +0100

    [rtl/core/package] removed CFS err_o signal; processor top's SoC FIRQ constraint to 6 channels

commit e8636710156cce7a3184a185b215b5c47bbd3642
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 20 15:09:37 2021 +0100

    [CHANGELOG] typo fix

commit 7a072392ae71527b8c1ca8e3b1999c31451ee160
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 20 15:06:44 2021 +0100

    [rtl/core/CFS] removed CFS's `err_o` signal
    
    If this feature is really REALLY required the implementer can chose to send no ACK for an access also triggering a bus exception after some cycles (-> package's gloabl "bus_timeout_c" constant).

commit d314e6ddf5960724776a41bf58d0fc8996314667
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 20 14:45:09 2021 +0100

    [README] added idea: add RISC-V cryptio (K) extension

commit cd0cf680ee40d9871bf68d6083d83d1f51df5864
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 20 14:44:44 2021 +0100

    [LICENSE] date fix

commit f179fc25e55b4f89601e0a2164ad62006152bb9a
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 18 16:42:37 2021 +0100

    [sim/vivado/wave_config] updated default Xilinx ISIM wave configuration

commit abae883c460bb772bb9fe10df899c239cfc68ec9
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 18 16:42:12 2021 +0100

    [CHANGELOG] added version 1.5.1.6

commit 43d33ba424078a5ff459420cb5af572e16714dbd
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 18 16:41:36 2021 +0100

    [rtl/core/package] updated version number
    
    -> 1.5.1.6

commit 2a5e6eb0636c20f10998bb3e2f6475b8e725f62b
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 18 16:09:11 2021 +0100

    [rtl/core/neorv32_top] added register stage to clock generator enable signals
    
    relaxes FPGA placement constraints and can result in higher f_max in some cases

commit 5edd8334f65964aa2d7cf9a8be0303c1968c0544
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 18 16:07:01 2021 +0100

    :bug: [sw/example/demo_twi] fixed error in TWI speed message
    
    factor 1/4 was missing

commit 04bd3478bbe983f3f16c36456df4f1b10cb20738
Author: stnolting <stnolting@gmail.com>
Date:   Thu Feb 18 16:06:04 2021 +0100

    [rtl/core/SPI,TWI] minor comment edits

commit 22b9182acb77cd64d61afb6512549a9d79bae6e4
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 17 18:27:37 2021 +0100

    [.ci] changed default simulation time to 7ms

commit 94177b948cb336dc60357249ca7e936c7863bd25
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 17 18:21:32 2021 +0100

    [riscv-compliance] updated scripts due to modified UART simulation output file names
    
    compliance test framework uses primary UART (UART0) to dump test results

commit 8c7072a97db1e6a5d1356c70d1df144b98880acc
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 17 18:17:38 2021 +0100

    [rtl/core] updated pre-built application images
    
    bootloader & sw/example/blink_led

commit 94e04b3f48873076931a9447ceca274be204f91f
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 17 18:17:08 2021 +0100

    [sw/bootloader] bootloader uses primary UART (UART0) for user interaction

commit 3c8a26bdcb7ac562933cc211c38a5d59be14e811
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 17 18:07:38 2021 +0100

    [CHANGELOG] added version 1.5.1.5
    
    added secondary UART; reworked UART simulation output files

commit ba31f78c9f7554f483252ab0f38f87f8cf35de16
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 17 18:07:02 2021 +0100

    [doc/NEORV32.pdf] main updated
    
    * added secondary UART (UART1)
    * reworked FIRQ (fast interrupt) assignment/priority list
    * updated UART simulation output file names

commit c50d68f405d8a44c9527e8baa7e6a95afa6cfd8e
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 17 18:03:38 2021 +0100

    [docs/figures/neorv32_processor] added second UART (UART1)

commit 64b83778c9c875e4952588da263e19bf0d4105ed
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 17 18:03:04 2021 +0100

    [docs/figures/test_setup] renamed UART signals
    
    using primary UART (UART0)

commit cacccc389b56341ff1602d8f3ee544f94709a294
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 17 17:56:51 2021 +0100

    [sw/lib/uart] added doxygen warning
    
    UART0 (primary UART) is used as default user console interface by the whole NEORV32 software framework

commit 14e4ba8953376f6dd0400973dbf98f2044de6583
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 17 17:36:44 2021 +0100

    [.ci] modified CI scripts due to renamed UART simulation output files
    
    using new compiler flag for enabling simulaiton mode of UART1: `UART0_SIM_MODE`; however, `UART_SIM_MODE` is still supported (for compatibilits) and maps to `UART0_SIM_MODE`

commit f532481dcc3e6bc9a5714d8f34a8aa43ae49fc3c
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 17 17:35:13 2021 +0100

    [sim/ghdl] updated simulation script
    
    increased default simulation time to 7ms;
    added/renamed UART0/1 simulaton output files

commit 06d9ea5740353ce769d641b180f1de289eeb5b36
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 17 17:34:08 2021 +0100

    [README] minor edits
    
    added secondary UART (UART1)

commit 05bd8c8386e016704c0cc268fd036902c7fa1e9d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 17 17:33:28 2021 +0100

    [sw/example/cpu_test] added UART1 RTX IRQ test
    
    modified FIRQ tests due to modified FIRQ priority list

commit edf92636b3c5fe6e74ab1c9f5974b7fa602319b1
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 17 17:32:40 2021 +0100

    [sim/neorv32_tb.vhd] added secondary UART (UART1)
    
    added testbench UART receiver for secondary UART (UART1); modified simulation UART receiver output file names

commit d7ce1c9125cbb36d3981c3a4686bec55c3778efd
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 17 17:31:30 2021 +0100

    [sw/example/blink_led] minor comment edits (regarding primary UART)

commit c565d8fce7de7851fa8c2714a6322f5c4b18e15f
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 17 17:30:58 2021 +0100

    [sw/lib/uart] added secondary UART (UART1) driver functions
    
    added compatibility wrappers: `neorv32_uart_*` functions map to primary UART (UART0)

commit d1bada57936d8237841773141b368a8f9f754f7b
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 17 17:29:50 2021 +0100

    [sw/lib/include/neorv32.h] added secondary UART (UART1)
    
    renamed register of "old" UART (-> UART0);
    added registers of new UART (UART1)

commit e4a8d9e2f865df7be28edabf24d1b5b8e3ecc910
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 17 17:28:59 2021 +0100

    [sw/lib/rte] added new secondary UART (UART1) to hardware analysis list

commit 629a1463cb444ca25e75ed507d43790624b3eadf
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 17 17:28:06 2021 +0100

    [rtl/top_templates] added secondary UART (UART1)
    
    renamed primary UART interface signals & configuration generic;
    added UART1 (secondary UART) enable generic;
    added UART1 interface signals

commit 54c6ba5954168297199fe327d4d8b545e8c6d8bb
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 17 17:26:12 2021 +0100

    [rtl/core/uart] uart VHDL module now serves as template for UART0 and UART1
    
    updated simulation output file names (see CHANGELOG)

commit 2aa4c5cb118640cee5cf0d97ae6242f1e2a6b370
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 17 17:25:31 2021 +0100

    [rtl/core/sysinfo] added UART1 (secondary UART) available flag

commit 60263b8f853f493e6394837c01dbf5e2d818fd75
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 17 17:24:56 2021 +0100

    [rtl/core] added secondary UART
    
    "old" (primary) UART -> UART0
    new (secondary) UART -> UART1

commit f795afdf81b3ef0f22ce0da13ae9ac03801a2ec3
Merge: e927676b 8e5bf12e
Author: stnolting <stnolting@gmail.com>
Date:   Wed Feb 17 16:22:17 2021 +0100

    Merge pull request #10 from pcotret/patch-1
    
    Fix typo in the Readme

commit 8e5bf12e3d1063abe68e6a7fb480b681229cc313
Author: Pascal Cotret <pascal.cotret@gmail.com>
Date:   Wed Feb 17 16:13:22 2021 +0100

    Fix typo in the Readme

commit e927676bc6e663da77b77c469ce40db8e89e5aaf
Author: stnolting <stnolting@gmail.com>
Date:   Sun Feb 14 16:07:38 2021 +0100

    :bug: [rtl/core/cpu] fixed bug (typo) introduced with last commit

commit c5abef18e8c402c67206f6ef912a24c10423191f
Author: stnolting <stnolting@gmail.com>
Date:   Sun Feb 14 16:07:11 2021 +0100

    [CHANGELOG] minor edits

commit 980df8d0f5f6c658c6597182c466151039dc52b1
Author: stnolting <stnolting@gmail.com>
Date:   Sun Feb 14 15:43:53 2021 +0100

    [rtl/core/cpu] minor edits

commit 0e36521802eb4396087ad1c1c48d4809190916bc
Author: stnolting <stnolting@gmail.com>
Date:   Sun Feb 14 15:43:19 2021 +0100

    [rtl/top_templates] comment edits

commit 1deb4efada8bcb3123b6b80afdcb3533275ef720
Author: stnolting <stnolting@gmail.com>
Date:   Sun Feb 14 14:37:50 2021 +0100

    [README] minor edits

commit eb47728a417b36ae83a7f05adeb23d684d91f9b8
Author: stnolting <stnolting@gmail.com>
Date:   Sun Feb 14 14:37:02 2021 +0100

    [riscv-compliance/README] typo fixes

commit da65a9cb96405f5d0004f3cf57bf43e10f902071
Author: stnolting <stnolting@gmail.com>
Date:   Sun Feb 14 09:51:04 2021 +0100

    Update CONTRIBUTING.md
    
    minor edits

commit 1f0ef5d4d7413c7729ecef66f5651dc35e8420f1
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 13 19:21:01 2021 +0100

    [CHANGELOG] updated to version 1.5.1.4
    
    also targeting #8

commit 2bc8754a20c9ed2e653532438e83e42173c233bc
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 13 18:54:04 2021 +0100

    [docs/NEORV32.pdf] minor updates for version 1.5.14
    
    * mret instruction now requires 5 cycles to complete
    * HW_THREAD_ID generic is now of type natural
    * updated synthesis results

commit 2825ac68e26f3239a1f39c3c9ce8511f934f6010
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 13 18:53:01 2021 +0100

    [rtl/top_templates] removed generic initialization using "others" (targeting #8 )

commit 410a2b483388a392806bb65a52e95a7b784882fa
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 13 18:51:56 2021 +0100

    [sim/testbench] modified HW_TREAD_ID generic
    
    is now of type "natural"

commit c5b105b4b4b800ed5b68583f462970740c960e4b
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 13 18:51:04 2021 +0100

    [rtl/core] modified configuration generics
    
    `HW_THREAD_ID` generic is now of type `natural`;
    removed generic initialization using "others" in top modules

commit f02c4396a44f3260883e6f3c3083b156f50ff35c
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 13 18:49:53 2021 +0100

    [README] updated synthesis results

commit 4220f03f40a7075cc47a769692203f64892391c0
Author: stnolting <stnolting@gmail.com>
Date:   Sat Feb 13 18:49:29 2021 +0100

    [rtl/core/control] logic and timing optimizations
    
    shortened critical path; reduced hardware footprint

commit 97e20dcc887e08e310debbc82f0590ef53a3fb6c
Author: stnolting <stnolting@gmail.com>
Date:   Fri Feb 12 17:51:24 2021 +0100

    [rtl/core] minor edits
    
    added additional four co-processor slots - not used at the moment

commit 66d2cae03fc7836863f3eda251bb2dd9384961e7
Author: Stephan <stnolting@gmail.com>
Date:   Fri Feb 12 17:49:08 2021 +0100

    [rtl/top_templates/test_setup] minor generic config edits

commit 8483e1098e102db94ab42f65b6372bda22019c90
Author: Stephan <stnolting@gmail.com>
Date:   Fri Feb 12 17:48:18 2021 +0100

    [rtl/core] Zifencei extension is diabled by default

commit 2f5066b3e1aa8eba8564e07e9160b707e6c1456a
Author: Stephan <stnolting@gmail.com>
Date:   Tue Feb 9 18:19:13 2021 +0100

    [sw/lib/source/rte] minor layout edits

commit 809af1f9804badaf6248bf0c422c01fb43afc084
Author: Stephan <stnolting@gmail.com>
Date:   Tue Feb 9 16:37:10 2021 +0100

    [CHANGELOG] added version 1.5.1.3
    
    modified CPU architecture:  now using a "pseudo" ALU co-processor to get the result of a CSR read operation into data path, removing one input from register file input mux -> shorter critical path

commit 075eaf95d2904f94bde41ded55ad4d7d92b324ec
Author: Stephan <stnolting@gmail.com>
Date:   Tue Feb 9 16:36:31 2021 +0100

    [docs/NEORV32.pdf] updated CPU data path diagram

commit 62b456a8c3a4fef7ca94b267b13623d8b7711a87
Author: Stephan <stnolting@gmail.com>
Date:   Tue Feb 9 16:36:07 2021 +0100

    [rtl/core/cpu]  modified CPU architecture
    
    now using a "pseudo" ALU co-processor to get the result of a CSR read operation into data path, removing one input from register file input mux -> shorter critical path

commit 4d906e8b65b8c905bee360389ef52b0f81b9a03d
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 8 18:53:05 2021 +0100

    [README] minor edits

commit 6cee2e11b15eb5ff6fb0902638efbb2a3354d592
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 8 18:47:45 2021 +0100

    [rtl/core/nco] minor code layout edit

commit d8247a0db71728059d6b4933a2019f74a978090b
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 8 17:28:39 2021 +0100

    [CHANGELOG] added version 1.5.1.2
    
    added new processor peripheral/IO device: Numerically-Controlled Oscillator (NCO)

commit e47780c309f6baa057ca508c380f92e334bb7b4c
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 8 17:20:55 2021 +0100

    [docs/NEORV32.pdf] added new NCO peripheral
    
    added new section "Numerically-Controlled Oscillator (NCO)"

commit 1f45fa9fc46da52e71ae2e3a7c933b507d3d7591
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 8 17:14:10 2021 +0100

    [rtl/core] updated pre-built application image
    
    made from sw/example/blink_led

commit 71ec56e62acd7ed7ce0c8dd8abf875fea515ea48
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 8 17:12:21 2021 +0100

    [README] added new NCO peripheral
    
    including NCO synthesis results

commit 0e825295ad4bf2ddb88bb9360e57a0e347891b1c
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 8 17:10:54 2021 +0100

    [docs/figures] added new NCO peripheral to processor block diagram

commit 6e725611305505f7e6f3692ea3016319ac7ee971
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 8 17:10:03 2021 +0100

    [sw/example] added new NCO example program
    
    added example program for new NCO (numerically-controlled oscillator) peripheral:
    interactive NCO configuration/evaluation prompt via UART

commit 4b9d54f1dca3eaf8f94b09d113a1d682d2d66ae4
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 8 17:08:17 2021 +0100

    [sw/lib/rte] added NCO available check to hardware info

commit 3afc1770347bf7f11ba06203f085b023b63a94db
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 8 17:06:54 2021 +0100

    [sw/lib] added NCO hardware driver
    
    nerov32_nco.h/.c driver files

commit e2d4e1ffa42a5fce2c0714c7e420eb1acae0b09e
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 8 17:06:17 2021 +0100

    [sw/lib/include/neorv32.h] added new NCO
    
    added new NCO's (numerically-controlled oscillator) register and bit definitions

commit 6e39343148ddc83f1ecb1a44b52af0d11414b53c
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 8 17:05:17 2021 +0100

    [sim] added new NCO
    
    added new NCO (numerically-controlled oscillator) to testbench, GHD simulation script and default Xilinx ISIM waveform configuration

commit 3fc4fbe8a0afd51444a248508c55fe6a230c6130
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 8 17:04:18 2021 +0100

    [rtl/top_tempates] added NCO
    
    added NCO enable generic (IO_NCO_EN) and NCO output signal (nco_o); minor comment fixes

commit 439d9da11b98432d1c5a121e826c160ad83d61eb
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 8 17:03:19 2021 +0100

    [rtl/core/processor] added new perpheral module: NCO
    
    numerically-controller oscillator with 3 independent channels, 20-bit phase accu and tuning words, 8 selectable clock sources (prescalers), fixed 50% duty cycle mode or pulsed-mode

commit d277a8d465ef76044309e5f7a2c998cc1942fbf7
Author: Stephan <stnolting@gmail.com>
Date:   Mon Feb 8 16:53:06 2021 +0100

    [rtl/core/cpu_control] minor edits

commit e99daf59a7ea12b907f9da9ab21f432a83ded8a2
Author: Stephan <stnolting@gmail.com>
Date:   Sun Feb 7 08:56:05 2021 +0100

    [CHANGLOG] added link to latest release (1.5.1.0)

commit 70d26615fba16ab97df4b1441d240d5294080de4
Author: Stephan <stnolting@gmail.com>
Date:   Sun Feb 7 08:55:42 2021 +0100

    [sw/lib] added simple README

commit 0a21b7ca6c0ce0df1d43f5bad7024212141e9594
Author: Stephan <stnolting@gmail.com>
Date:   Sun Feb 7 08:36:34 2021 +0100

    version ID fix (for next release)

commit 7c98c6183b01a69d7474682bc7fe9b2b10cab094
Author: Stephan <stnolting@gmail.com>
Date:   Sun Feb 7 08:35:58 2021 +0100

    [docs/NEORV32] minor typo / layout fixes

commit 78aeda49ef5805a128806045c43a92c658af7672
Author: Stephan <stnolting@gmail.com>
Date:   Fri Feb 5 19:13:17 2021 +0100

    [rtl/core/processor] corrected pre-built application image
    
    default application image should be made from sw/example/blink_led

commit eabb6d922e0fc273e91c8b82e24a61bedee3ef33
Author: Stephan <stnolting@gmail.com>
Date:   Fri Feb 5 19:11:27 2021 +0100

    minor edits

commit 8f2a7b230d3f59b81ccc77a6148af3a7ec6fb469
Author: Stephan <stnolting@gmail.com>
Date:   Fri Feb 5 19:10:46 2021 +0100

    [CHANGELOG] added version 1.5.0.11

commit 9d6fa5a875709e81f22cd50d1ebfe7e471dc261d
Author: Stephan <stnolting@gmail.com>
Date:   Fri Feb 5 19:10:27 2021 +0100

    :bug: [rtl/core/cpu] fixed error in atomic LR.W instruction
    
    error caused a too early release of the locked memory access environment

commit e25378e9ff9fbc1a0cfffb61b37157cd1b88451a
Author: Stephan <stnolting@gmail.com>
Date:   Fri Feb 5 17:53:44 2021 +0100

    [docs/NEORV32.pdf] added new section "Processor Interrupts"
    
    minor typo and layout fixes;
    added more inter-section links/references

commit d807bd94cb0a60b8e0f9f8a6a109454de8750842
Author: Stephan <stnolting@gmail.com>
Date:   Fri Feb 5 17:52:44 2021 +0100

    [CHANGELOG] added version 1.5.0.10

commit 8075d21387ba63e74f485fbb419e2d9ff820ed1f
Author: Stephan <stnolting@gmail.com>
Date:   Fri Feb 5 17:26:56 2021 +0100

    [sw/bootloader] removed obsolete IRQ config
    
    removed device-specific IRQ configuration from
    - UART setup function
    - SPI setup function

commit 3ed3fe3e237241bb20008ab2c60cead7f6d4b0aa
Author: Stephan <stnolting@gmail.com>
Date:   Fri Feb 5 17:26:05 2021 +0100

    [rtl/core] updated pre-built application images
    
    application_image = blink_led example program
    bootloader_image = default bootloader

commit e241127d925d8f82bbe92555a69deadafa4b94b4
Author: Stephan <stnolting@gmail.com>
Date:   Fri Feb 5 16:47:28 2021 +0100

    [sw/lib/include/neorv32.h] added new FIRQ channels; removed device-unique IRQ configuration flags

commit ffcc57b4e752f632ba5e989a73e5cb0e6c6d8632
Author: Stephan <stnolting@gmail.com>
Date:   Fri Feb 5 16:46:20 2021 +0100

    [doc/figures] processor now provides 8 fast interrupt channels
    
    soc_firq_i is now 8 bits wide

commit 55833332d56c0a0185d862f11eb69ed32acc5854
Author: Stephan <stnolting@gmail.com>
Date:   Fri Feb 5 16:45:32 2021 +0100

    [sw/example] removed now-obsolete device-unique interrupt enable flags
    
    removed interrupt enable flags from SPI, TWI and UART modules / setup functons

commit ec6ffdc19e80154d8ebac74668627894bad2b612
Author: Stephan <stnolting@gmail.com>
Date:   Fri Feb 5 16:44:31 2021 +0100

    [sw/lib] removed device-specific IRQ enable flags
    
    SPI, TWI, UART
    Interrupts are now globally/centralized enabled/disabled via the CPU's mie CSR

commit 7d76c37f7402eda75844a15a74becdcb224d5770
Author: Stephan <stnolting@gmail.com>
Date:   Fri Feb 5 16:43:36 2021 +0100

    [sw/lib/source/cpu] added support for new 16 fast interrupt channels

commit a53f46769160a794d790b5ec6ea59ffdeffd0493
Author: Stephan <stnolting@gmail.com>
Date:   Fri Feb 5 16:43:12 2021 +0100

    [sw/lib{rte] added support for new 16 fast interrupt channels

commit 48fa2a12f62cb1da45bd386baece935456a20da9
Author: Stephan <stnolting@gmail.com>
Date:   Fri Feb 5 16:42:33 2021 +0100

    [sim/testbench] added testbench trigger for all new 8 fast interrupts

commit 7d07b5d76d39396665cd61c33604fc5d909b3221
Author: Stephan <stnolting@gmail.com>
Date:   Fri Feb 5 16:42:09 2021 +0100

    [rtl/top_templates] tops now support 8 FIRQs

commit 3ecad4edc07eb727057b4cf6422caf192510167b
Author: Stephan <stnolting@gmail.com>
Date:   Fri Feb 5 16:41:31 2021 +0100

    [rtl/core/processor] processor now features 8 user-defined fast interrupts

commit 6104591085fbb87d22a3af24734d07e97520c120
Author: Stephan <stnolting@gmail.com>
Date:   Fri Feb 5 16:40:34 2021 +0100

    [rtl/core/processor] removed IO device's IRQ enable flags
    
    interrupts are now globally/centrlaized enabled/disabled via the CPU mie CSR

commit 30ff34eafa4ffb43efd90ea95d5862817224fec5
Author: Stephan <stnolting@gmail.com>
Date:   Fri Feb 5 16:39:16 2021 +0100

    [rtl/core{cpu] CPU now provides 16 fast interrupt requests
    
    with according mie/mip CSR bits and mcause CSR trap codes

commit 108b62d6e3ed4e0429f2692099fe8919d58ede90
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 29 22:00:55 2021 +0100

    [README.md] minor edits

commit 2c7d8d536cacdfd7fe6d9e97ed1074cc8756f483
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 29 11:33:31 2021 +0100

    :books: [docs/NEORV32.pdf] removed CFUs, added CFS
    
    removed custom functions units 0 & 1 (CFU0, CFU1)
    added new custom functions subsystem (CFS)
    - updated processor signals & generics
    - removed CFU section
    - added CFS section
    - updated CFU and CFS related configuration flags in SYSINFO module

commit 42c04b6099934b5e766d3fa867e767e135885d71
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 29 11:30:00 2021 +0100

    [README] removed CFUs, added CFS
    
    removed custom function units 0 & 1 (CFU0 & CFU1);
    added new Custom Functions Subsystem (CFS)

commit e7741403fdc952cba41a352ba84d3ec52fadb8d8
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 29 11:29:25 2021 +0100

    [CHANGELOG] added version 1.5.0.9

commit 5fc1e97ec063ae5be41e5fa06676c228a33b6104
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 29 11:29:10 2021 +0100

    [docs/figures] added CFS to processor block diagram

commit 5f5ef3972b84a69dae929e49e4d975dff14fa221
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 29 11:28:11 2021 +0100

    [rtl/core] updated pre-built application images
    
    blink_led example program -> application_image
    bootloader -> bootloader_image

commit 3b72b58538fc04556d672b6a3ba06db28ce15242
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 29 11:26:51 2021 +0100

    [riscv-compliance/README.md] minor text edits

commit 35584537b95f6aba1737e801c3ebe427000186fc
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 29 11:25:56 2021 +0100

    [sw/lib] added CFS hardware driver (stubs)

commit 3fc306cb7baf6d98c4e988828071d006b44e130c
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 29 11:25:39 2021 +0100

    [sw/lib] removed CFUs; added CFS

commit 91c43e23408459f33f3cb937f5a4b8fb39a0d8eb
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 29 11:25:07 2021 +0100

    [sim] removed CFUs, added CFS

commit 334402e415aa7788ce1dae8e1d8ec89e7e57acd1
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 29 11:24:45 2021 +0100

    [sw/common/crt0] increased IO area
    
    was: 128 bytes starting at 0xFFFFFF80
    is: 256 bytes starting at 0xFFFFFF00

commit 9621b78d8f696c8a2098f855455cbf5b557c138c
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 29 11:23:58 2021 +0100

    [rtl/top_templates] removed CFU0 & CFU1, added CFS
    
    removed custom function units;
    added custom functions subsystem

commit d906bf634daf68601e2a9e153e00e0f6888feeee
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 29 11:23:25 2021 +0100

    :sparkles: [rtl/core] added new CFS to processor

commit 1896cc3c45fb3d95053af608392f69ddca8339a5
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 29 11:22:31 2021 +0100

    [rtl/core/cpu] added CPU sleep status signal

commit 7f3b0df2496d5c86838a5692c9d4feee4e10d5e0
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 29 11:21:42 2021 +0100

    :sparkles: [rtl/core/neorv32_cfs.vhd] added new custom functions subsystem (CFS)
    
    provides up to 32x32-bit of memory-mapped device registers + IRQ + custom IO

commit d114f909f40c08e5ab159dd626afb3a0201a191e
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 29 11:20:02 2021 +0100

    [sw/example/cpu_test] minor edits
    
    changed address of "unreachable memory-mapped register" to make sure this is ALWAYS unreachable

commit 8dc4b9e75902388f3c5b016f06e74ecef1a275b6
Author: Stephan <stnolting@gmail.com>
Date:   Thu Jan 28 22:05:01 2021 +0100

    [rtl,sw/lib] removed custom functions units (CFU0 and CFU1)

commit 6c365475363a8e6d1c96708433bb507ba85de4e2
Author: Stephan <stnolting@gmail.com>
Date:   Thu Jan 28 17:59:25 2021 +0100

    [rtl/core/cpu] minor edits

commit 31333eb047e68b3383b767477f9dd42a8be3efb9
Author: Stephan <stnolting@gmail.com>
Date:   Thu Jan 28 17:55:12 2021 +0100

    [rtl/core/cpu] added "critical limit" for number of implemented PMP regions
    
    When implementing more PMP regions that a certain critical limit an additional register stage is automatically inserted into the CPU‚Äôs memory interfaces increasing the latency of instruction fetches and data access by +1 cycle. The critical limit can be adapted for custom use by a constant from the main VHDL package file (rtl/core/neorv32_package.vhd). The default value is 4.

commit 9f4ef8454c9d56fdfb4b38e21b1278164441a382
Author: Stephan <stnolting@gmail.com>
Date:   Thu Jan 28 17:27:38 2021 +0100

    [sim/testbench] increased number of PMP regions 4 -> 8 (for simulation only)

commit afaac5e8a2c9226fac7e17f0defc8df0af4b5066
Author: Stephan <stnolting@gmail.com>
Date:   Thu Jan 28 17:27:00 2021 +0100

    [rtl/core] minor comment fixes

commit 6bb4132db9991bc222516d759eb67f90194f28c0
Author: Stephan <stnolting@gmail.com>
Date:   Thu Jan 28 17:24:58 2021 +0100

    [sw/example/cpu_test] minor edits
    
    - fixed typo in note (misaligned instruction fetches are not possible WITH C-extension enabled)
    - removed AMOSWAP test

commit 3bf5c1a827f769d293710f2db25224853c6e131d
Author: Stephan <stnolting@gmail.com>
Date:   Thu Jan 28 13:38:42 2021 +0100

    [README] layout clean-up

commit 0338625a24ec384cd56a91ae31c29ed85efd3ce6
Author: Stephan <stnolting@gmail.com>
Date:   Thu Jan 28 13:28:42 2021 +0100

    [README] fixed links - again

commit 9b84791066143dc1fb7066c9f168e237c0fd47e3
Author: Stephan <stnolting@gmail.com>
Date:   Thu Jan 28 13:25:37 2021 +0100

    [README] fixed broken links

commit 107dbad2ccfa575c50eea7707bc355314ff4fd65
Author: Stephan <stnolting@gmail.com>
Date:   Thu Jan 28 13:17:19 2021 +0100

    [doc, README] minor layout edits

commit 276f1143221ae8c572baaa33fbf46e725b891df3
Author: Stephan <stnolting@gmail.com>
Date:   Thu Jan 28 10:15:10 2021 +0100

    [CHANGELOG] added minor UART setup function bug fix

commit d4df6d175e016e72ff1f0e26c54d6183b44bb531
Author: Stephan <stnolting@gmail.com>
Date:   Thu Jan 28 10:12:43 2021 +0100

    [rtl/core/processor] updated pre-built application images
    
    bootloader & blink_led
    due to fixed bug in uart configuration function

commit ae9eece63182ce57af30abed01843a757efdf214
Author: Stephan <stnolting@gmail.com>
Date:   Thu Jan 28 10:12:05 2021 +0100

    [docs/NEORV32.pdf] fixed minor bug in baud rate computation equation

commit b57a85bb6525c6cae20ba28298402eb51c6fa334
Author: Stephan <stnolting@gmail.com>
Date:   Thu Jan 28 10:11:40 2021 +0100

    :bug: [sw/lib/source/uart] fixed minor error in baud rate computation
    
    bug caused additional offset for higher baud rates

commit 5e83ee0287e9737e62cfd4839fdf2603bae9078f
Author: Stephan <stnolting@gmail.com>
Date:   Wed Jan 27 20:06:36 2021 +0100

    [docs/NEORV32.pdf] added new "platform fast interrupts"

commit 983217db70f665327f673218bc4fee747bc5087b
Author: Stephan <stnolting@gmail.com>
Date:   Wed Jan 27 20:06:00 2021 +0100

    [README] minor edits and updates

commit b3ac99cd28e22483587ff99ddf7fab96955c39b3
Author: Stephan <stnolting@gmail.com>
Date:   Wed Jan 27 20:05:47 2021 +0100

    [sw/example/cpu_test] added FIRQ4:7 test

commit 1e3faa286883f5d8f81576cd2eb4274649cc8c94
Author: Stephan <stnolting@gmail.com>
Date:   Wed Jan 27 20:05:24 2021 +0100

    [rtl/core/processor] updated pre-built application images
    
    due to modified RTE / software framework

commit 3509aa2a0f59a8b6c90f86d7c41ec695e500d493
Author: Stephan <stnolting@gmail.com>
Date:   Wed Jan 27 20:04:47 2021 +0100

    [doc/figures/processor] added new platform fast interrupt signals

commit 76204683e4b56da0fc44fc013bf22f15d6395eb8
Author: Stephan <stnolting@gmail.com>
Date:   Wed Jan 27 20:04:20 2021 +0100

    [CHANGELOG] added version 1.5.0.7

commit 21d79138f8d4dc1f656183c24a2e509c13354f4c
Author: Stephan <stnolting@gmail.com>
Date:   Wed Jan 27 20:03:54 2021 +0100

    [sw/lib] added the new four additional fast interrupt signals

commit 371f6011a12f5660ddd1a9c94764c8f29c8a16f5
Author: Stephan <stnolting@gmail.com>
Date:   Wed Jan 27 20:03:27 2021 +0100

    [sim/testbench] reqorked testbench IRQ trigger

commit 5a00032c7d4f8a144e79d0de032522fc57e714a6
Author: Stephan <stnolting@gmail.com>
Date:   Wed Jan 27 20:00:49 2021 +0100

    [rtl/top_templates] added new platform fast interrupt signals

commit 26ca0fff124db33fc4b56a555a43ce76b8ebbfbb
Author: Stephan <stnolting@gmail.com>
Date:   Wed Jan 27 20:00:15 2021 +0100

    [rtl/core/cpu] added four additional fast interrupt signals
    
    available for custom platform use via soc_firq_i signal

commit 9885011ade51238f08971f5e505648709a26c452
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 26 20:02:38 2021 +0100

    [README] typo fix

commit d36630e6eef56110ea66a45cfe404b5307be7356
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 26 20:02:28 2021 +0100

    [CHANGELOG] added version 1.5.0.5

commit e43c0f9cb7f3df557b0908b1cdd1723493b5e866
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 26 19:39:55 2021 +0100

    [rtl/core/cpu] fixed minor bug in branch comparator
    
    bug introduced with last commit

commit 8acbb392f7aa3a92e681c164a6e41acae345acdc
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 26 18:24:32 2021 +0100

    [rtl/core/cpu] optimized comparator (for branch condition check)

commit 9118f86e572815fa775856e05d30511b4da89441
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 26 18:23:45 2021 +0100

    [rtl/core/cpu] reworked CPU's co-processor interface

commit 5c62456596ccdad49b9efbf47f4cc83d21c7bd3c
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 26 17:52:33 2021 +0100

    [sw/example/bit_manip] minor output edits

commit 25ac6fab0f85aa2162be7aad4c1c1eeb4ce9149d
Author: Stephan <stnolting@gmail.com>
Date:   Mon Jan 25 17:37:38 2021 +0100

    [rtl/core/cpu] minor logic optimization of HPM trigger logic

commit 105bf0d36714a1a852031808a6495852c1516229
Author: Stephan <stnolting@gmail.com>
Date:   Mon Jan 25 17:37:00 2021 +0100

    [rtl/core/cpu] minor optimization of B extension co-processor

commit fdb629955f65dac8156c4bf975f031a2d8da4868
Author: Stephan <stnolting@gmail.com>
Date:   Sat Jan 23 22:30:33 2021 +0100

    [CHANGELOG] typo fix

commit e7c2d1d053eea8ee78f93353df6a0aca1b4ac4ba
Author: Stephan <stnolting@gmail.com>
Date:   Sat Jan 23 19:16:45 2021 +0100

    [rtl/processor/trng] minor comment edits

commit 303f5865a8fd407a97c0195dde97594562fc7bdf
Author: Stephan <stnolting@gmail.com>
Date:   Sat Jan 23 19:13:28 2021 +0100

    [docs/NEORV32.pdf] reworked TRGN section
    
    updated section "True Random Number Generator" due to reworked TRNG hardware

commit e1c1555e5e26a012f03ad48117325c4c62148037
Author: Stephan <stnolting@gmail.com>
Date:   Sat Jan 23 19:12:31 2021 +0100

    [CHANGELOG] added version 1.5.0.4

commit 86a8d1f1b70c1119258cd7010e7d4e977531e8dc
Author: Stephan <stnolting@gmail.com>
Date:   Sat Jan 23 19:12:05 2021 +0100

    [README] minor edits

commit a9b9f38150e3e3b7031dd3053176d957f7bbb248
Author: Stephan <stnolting@gmail.com>
Date:   Sat Jan 23 19:11:51 2021 +0100

    [sw/example/demo_trng] updated TRNG demo/test program

commit 7e386d92e08726e0a7c7513d4ce4b790e173f7de
Author: Stephan <stnolting@gmail.com>
Date:   Sat Jan 23 19:11:03 2021 +0100

    [sw/lib/trng] updated TRNG driver functions due to reworked hardware

commit 61d8aed2a72f198368f2733977b0720323a5163c
Author: Stephan <stnolting@gmail.com>
Date:   Sat Jan 23 19:10:25 2021 +0100

    [rtl/processor/trng] reworked TRNG hardware
    
    TRNG is now based on several simple ring-osciallators with increasing chain length

commit 0af4a973ccef83c7e3e104203f1763d9a931b623
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 22 18:52:11 2021 +0100

    [rtl] typo fixes (in comments only)

commit 6d02469cad3ef5734b8e3b9c871b5b47bb47a51a
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 22 18:35:14 2021 +0100

    [doc/NEORV32.pdf] reworked section "Watchdog Timer"
    
    due to new/modified watchdog timer hardware

commit 67cb79601254b00e843d94fb371fb094118e7665
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 22 18:34:31 2021 +0100

    updated to version 1.5.0.4
    
    reworked watchdog timer (WDT)

commit d772da95f786d512a74d873e769b7c14070ed45a
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 22 18:33:20 2021 +0100

    [sw/example] updated test programs due to reworked WDT hardware

commit 19befd7799686a1f9319e626ade8d729d9c329c9
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 22 18:32:53 2021 +0100

    [sw/lib] reworked watchdog timer (WDT)
    
    removed watchdog access password, added option to lock configuration until next system reset, changed control register bits; updated driver functions

commit 8d70487763afd2d7de0ab8a3801afed4939a0a96
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 22 18:32:03 2021 +0100

    [rtl] reworked watchdog timer (WDT)
    
    removed watchdog access password, added option to lock configuration until next system reset, changed control register bits

commit 33e78dfb46582e0d410d5987501e0fd5fe7dc39f
Author: Stephan <stnolting@gmail.com>
Date:   Fri Jan 22 18:24:32 2021 +0100

    :bug: [bootloader] fixed bug in IO module configuration
    
    fixed bug that caused bootloader to immediately crash if SPI or MTIME or GPIO peripherals where not implemented

commit 3237cd51d7732f2a3b478ea7dd88b611be994f92
Author: Stephan <stnolting@gmail.com>
Date:   Thu Jan 21 18:03:15 2021 +0100

    [README] minor typo edits

commit 521a41ebf88220405b716aa967205b3561b06d3d
Author: Stephan <stnolting@gmail.com>
Date:   Thu Jan 21 18:02:41 2021 +0100

    [rtl/top_templates] typo fix in comments

commit 8bb204c43667d6022f96b885da4f05c2a168ce04
Author: Stephan <stnolting@gmail.com>
Date:   Wed Jan 20 21:27:07 2021 +0100

    [rtl/processors] added "I" suffix to internal i-cache generics

commit 55f67b4501a3f49bc95a4de25fab34ae1014f4f4
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 19 19:49:30 2021 +0100

    [pre-built toolchain] updated to new repository
    
    old "riscv_gcc_prebuilt" repository is deprecated; new one is "riscv-gcc-prebuilt"

commit c273927b0441691c2a9933b61ef58ae79833b23a
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 19 19:37:58 2021 +0100

    Update CHANGELOG.md
    
    minor edits

commit 28861a05a636ce678ffb5b1b5ead8b5da5823201
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 18 21:29:12 2021 +0100

    [rtl] clean-up

commit 00035b24ce01d9999bbbd60b3e7e17622f96a437
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 17 16:35:18 2021 +0100

    [docS/NEORV32.pdf] updated synthesis results (memory bits for register file); updated 'B' extension's instruction timing; minor formating and typo fixed

commit 52d6679625977ac0c60e078f01f8a70a07ed56a5
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 17 15:50:53 2021 +0100

    [rtl/cpu.control] minor edits

commit 0dd82b276dff2c4dbfc26fa72d57f32a651d4b31
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 17 15:50:20 2021 +0100

    [CHANGELOG] added version 1.5.0.3

commit 17c862e7058dee952950116b5e2d6a50041d9b7a
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 17 14:47:26 2021 +0100

    [README] updated synthesis results: only half of the original version's memory bits are required now for the register file

commit 656967a43ea09f0bb8cb2dc056205d0543c786c5
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 17 14:44:43 2021 +0100

    [rtl/cpu.bitmanip] logic/arithmetic operations of `B` extension only require 3 cycles now, reduced switching activity when co-processor is idle

commit 91da706d31a213d85db181ec236eb7000400e2e9
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 17 14:43:05 2021 +0100

    [rtl/cpu/MULDIV] modified M co-processor (due to register file read access modification), reduced switching activity when co-processor is idle

commit 946b25dfd1fffc8058fd76cbe401537a00307633
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 16 19:31:15 2021 +0100

    [rtl] minor edits

commit d41b8a44d475ce92ce0433dbfc00dce49b630631
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 16 19:30:03 2021 +0100

    :bug: [sim/rtl_modules/imem] fixed typo error

commit be6c5dfac44e4d85647d8712a0bda0cc88b24fea
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 15 18:19:03 2021 +0100

    minor edits

commit 7dffec46ae80e61a4aabd8e2a4b2e41152aa1cf2
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 15 13:15:30 2021 +0100

    [README] minor edits

commit 6ca267da61344d2151fd7c5332e6a7e81e76c45b
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 15 13:15:16 2021 +0100

    [CHANGELOG] added version 1.5.0.2

commit d7f829bcfd94b69750b36e33b2e8b75a98b9ab97
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 15 13:14:44 2021 +0100

    [docs/NEORV32.pdf] added new i-cache associativity configuration options

commit f59c8b0711752fc0aa38d823535c11babdefcd14
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 15 13:14:10 2021 +0100

    [sw/lib/rte] added replacement policy ouput to hardware config info

commit f4fe40417d08d06cd5bc8683c75c062cf74dd89b
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 15 13:13:38 2021 +0100

    [sw\lib] added SYSINFO flags to determine i-cache associativity and replacement policy

commit 20f8a53c3dce9a42f0ff6ef663cbb587425daad2
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 15 13:12:36 2021 +0100

    [sim/testbench] added new i-cache associativity configuration generic

commit 334f80f73fe6419ac6daf8a45cb7c43ed599c048
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 15 13:12:16 2021 +0100

    [rtl/top_templates] added new i-cache associativity configuration generic

commit fca687f065d8a47aa677048e792662f245315a22
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 15 13:11:50 2021 +0100

    [rtl/processor] added instruction cache associativity configuration (via `ICACHE_ASSOCIATIVITY` generic); allowed configurations (yet) 1 = direct-mapped, 2 = 2-way set-associative

commit e789ea34a9870a7e170b24a2d474cab35052508a
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 15 13:03:17 2021 +0100

    [sw/example/cpu_test] re-added FENCE.I test

commit 710da70e9a87620c415e47ce3013e1af506e1904
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 15 13:02:26 2021 +0100

    :bug: [sw/lib/source/neorv32_cpu.c] fixed bugs in PMPCFG configuration function

commit d7b152adcf4f23a60975655d9bff7f3798c32f3d
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 14 20:05:54 2021 +0100

    [README] typo fixes

commit a8fe7cfd5e2dffc28a0d1ac59bd75af2e305fa68
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 14 18:46:49 2021 +0100

    [CHANGELOG] added version 1.5.0.1

commit c1dc66c2591cb769e045a64275970e2e37abc85f
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 14 18:46:31 2021 +0100

    [docs/NEORV32.pdf] renamed instruction cache VHDL source file: `neorv32_cache.vhd` -> `neorv32_icache.vhd`

commit 85180309343c401290aff6f3ab167dbb0d1d8b20
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 14 18:44:06 2021 +0100

    [rtl] remaned `neorv32_cache.vhd` -> `neorv32_icache.vhd`

commit b1e2ed84a4e1c7220348dec369d0013ec3328cac
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 14 18:36:21 2021 +0100

    [sw/example/cpu_test,coremark] added HPM counter for 'multi-cycle ALU operation wait cycle'

commit 78c60e9caaedd0368442b99e345d5bdc79b82153
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 14 18:35:40 2021 +0100

    added new HPM event trigger: multi-cycle ALU operation wait cycle

commit fbb31e008a3e680a08f605749dbdd365e853e624
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 14 18:34:42 2021 +0100

    [rtl/cpu] added new HPM event trigger: multi-cycle ALU operation wait cycle

commit 9ca3e84fe2f558c3c8597a4ea3fc924d4b96a776
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 14 17:32:24 2021 +0100

    [README] minor edits

commit a72b23f7870c32309863a92b626a475aaeed752e
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 14 17:27:01 2021 +0100

    [sw/lib] typo fixes

commit bb82f9c9c50156bb825d3840e93c035e6c417ebd
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 14 17:26:20 2021 +0100

    [README] added SiFive toolchain (can also be used for the NEORV32), require 'imac' extensions

commit 7d8f8bb8980c15097ef8a9a3ea99c5a3aee1664f
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jan 14 17:24:15 2021 +0100

    [docs/NEORV32.pdf] added SiFive toolchain (can also be used for the NEORV32)

commit d8b9a59f938236945adeb2ac98698c6e608d8638
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 13 21:07:29 2021 +0100

    [rtl/cpu/bitmanip] added register to comparator input (improving critical path)

commit 6b6091fb11e5aa9f24b56948bb66c24418bc34ed
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 12 17:08:01 2021 +0100

    [CHANGELOG] added latest release

commit 085fa5391ad11a155a45b0e5106a8ddae89dc539
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 11 16:27:54 2021 +0100

    [docs/NEORV32.pdf] added version number of supported bit manipulation spec

commit 3ee3c69a990c6c282c65ed71c6e037c7c3cec1f4
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 11 16:27:26 2021 +0100

    [rtl/processor] updated pre-built application images (blink_led example & bootloader)

commit 21a289e28f8ee24cb854b3b2ce70003969077be3
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 11 16:26:53 2021 +0100

    [sw/cpu_test] minor text edits - to shrink executable size to 16kB ;)

commit a4bfb74ee9e3f4a50e4582928c437455c4e97368
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jan 11 15:45:45 2021 +0100

    [documentation] added current version of the bit manipulation specs supported by the NEORV32 CPU

commit 3b78dc4a5a43c926a1f3e0f26cfe1e250043e4f7
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 10 18:45:41 2021 +0100

    [CHANGELOG] added version 1.5.0.0 :sparkles:

commit 91e5914419b50700464a2656b57400f3c13017f5
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 10 18:45:20 2021 +0100

    [README] minor edits

commit 808ae3d2854871f3ecb868248c0936a766c0eea9
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 10 18:39:34 2021 +0100

    renamed configuration generics: '*_USE' -> '*_EN'

commit e94f7a5275a4fe47e9c0fafbbb9cba4a5c53a459
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 10 16:40:08 2021 +0100

    [github.actions] minor edits

commit 0943ecf2c2dcf75c5ed45bc31245b1daf7d2b0dd
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 10 16:32:36 2021 +0100

    typo fixes

commit 352e7c5711be87ff9f0fefdfe68b6f922ac2fc7c
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 10 16:24:17 2021 +0100

    typo/broken link fixes

commit 5d193abd838b30f62d46087c0e9e44c782e29583
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 10 16:17:42 2021 +0100

    [sw\bit_manipulation] minor edits

commit e0af067abb36cdd43b057743f71b5ebcd581ab8e
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 10 16:14:17 2021 +0100

    [sw/bit_manipulation] added bit manipulation test program (including pure-software reference implementation off all Zbb instructions; including 'intrinsic' library to use B extension's instruction in C-language code)

commit 7f7806b7898dc3c6e82507fc99ed0a96a334dd39
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 10 16:12:45 2021 +0100

    [README] added B extension

commit 2a48976523c74576f01b83057fadab27b99f8bdd
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 10 16:12:16 2021 +0100

    [CHANGELOG] added v1.4.9.10

commit ffbf06fdf62eb130db71695d5e22ee0c54d18365
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 10 16:09:37 2021 +0100

    [docs/NEORV32.pdf] added B extension (generics, instructions, instruction timing, related CSR flags, synthesis results)

commit 3d5ccad5148640f02011b0e40a7e9b6630dfcf10
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 10 16:02:19 2021 +0100

    [docs/figures] added 'B' extension to processor diagram

commit b4e847c5656932caa90671c99511dd7d70285910
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 10 16:01:23 2021 +0100

    [sim/ghdl] added B extension's co-processor to GHDL simulation script

commit a503e8257b7eb344011ee18266c0685526964cff
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 10 16:00:49 2021 +0100

    [sim] added generic to enable B extension to test bench; enabled for simulation

commit a9ce9e70bc2ea8db6ad85dd06c27e9e3bb7618a8
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 10 16:00:09 2021 +0100

    [rtl/top_templates] added generic to enable B extension

commit e3fb16eeb539e56dae5821e9d216ffab56ef1391
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 10 15:59:45 2021 +0100

    [rtl/processor] added generic to enable B extensions (default = false)

commit d49d20a330b0fe91f800439acf52056be5d4b495
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 10 15:57:24 2021 +0100

    [rtl/cpu] added support for RISC-V bit manipulation ('B') extension - Zbb base subset only (version 0.94-draft, not ratified yet)

commit 321970d63d07b2a3b3dff8b80368f75031cda6eb
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 10 15:55:55 2021 +0100

    [rtl/cpu] minor edits

commit 127b5b724ab11361b8fc67337cb563e996c4da92
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 9 19:46:29 2021 +0100

    [sw/example/cpu_test] minor fixes to reduce size ;)

commit ec05fa71579ac09c41bc552b1ac7d2ba31e9c5c0
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 9 19:38:50 2021 +0100

    [sw/lib] minor updates for upcoming B extension

commit 250e737957712f01096a6282de5a11b8b7980d70
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 9 19:38:23 2021 +0100

    [sw/lib] added sanity check function to compare compiler flags (cpu extensions) with actually available HW extensions

commit 37695e804189fef459b16e85be26524a5ed6ede7
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 9 19:34:58 2021 +0100

    [sw/examples] added sanity checks to compare compiler flags (cpu extensions) with actually available HW extensions

commit 60b55c8e7d1874fe7a1c89c604900d1eb06e5266
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 9 19:33:08 2021 +0100

    [sw/examples] added sanity checks to compare compiler flags (cpu extensions) with actually available HW extensions

commit 76fc1b5eb8d97a9de58bd47a79dd7cf6637155bc
Author: Stephan <stnolting@gmail.com>
Date:   Wed Jan 6 18:13:18 2021 +0100

    Update processor-check.yml
    
    made trigger folder-specific

commit 1d2467f25ebc456d1f5a2b22c49b24c4702f3e32
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 6 18:09:40 2021 +0100

    [README] clean-up

commit f6ed65f4b9f72bb0635eb9ca4dede5d55636200e
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 6 18:08:38 2021 +0100

    [github.actions] added additional triggers

commit 6acd900b5b023e1ee5fa0223a2a4c5c7c1cd5a78
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 6 11:05:29 2021 +0100

    [docs/NEORV32.pdf] minor edits (removed travis ci)

commit acb7faf487b867d4be2bfc2cc6738b9473230eb5
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jan 6 11:05:08 2021 +0100

    [github/workflows] minor edits

commit 151e45b9fe610154e1d65d16d45ca4f3b6cdbbd5
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 5 19:48:13 2021 +0100

    [github.actions] removed test workflow

commit 33c391e08bb830dbf6ac91051921215a8473dae9
Merge: 52ef1be0 9e20f9f3
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 5 19:47:39 2021 +0100

    Merge branch 'master' of https://github.com/stnolting/neorv32

commit 9e20f9f33154b6d30c4782ae86c3305d0ec266a3
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 19:37:14 2021 +0100

    Update test.yml

commit 740b6a5d5142cb75d8b52bd817329e62952c566e
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 19:35:26 2021 +0100

    Update test.yml

commit 930372c99c7e00eb4a5942b4b06456cedc82a668
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 19:34:37 2021 +0100

    Update test.yml

commit b0c06fc4e285524f181ec96891535ed90160c33c
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 19:33:59 2021 +0100

    test

commit 52ef1be06e360c1ba925735c3ac5a56c3934ce72
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 5 18:30:35 2021 +0100

    [github.actions] removed automatic trigger

commit 76ad866706b533e3a1402e7f3beb30379c705cf7
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 5 18:29:17 2021 +0100

    [Readme] deprecated Travis CI; now using GitHub Actions

commit 2802e923e6ca546896f967676ecbcf57c933d7b1
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 5 18:27:26 2021 +0100

    [ci] minor edits

commit 61ebc934535e20b3335accd0d882e4018fd4db76
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 18:09:45 2021 +0100

    clean-up

commit 9287381f2620f8fc46596ed13a43fae439c9173f
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 18:07:53 2021 +0100

    final

commit dcdce77f7c3ab0b4313a9251fd9dfd245225e7c8
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 18:06:56 2021 +0100

    Update gh-pages.yml

commit 7108b6a32766f0e17cc74d77f88bbdb2ba50e2c8
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 18:05:13 2021 +0100

    Update gh-pages.yml

commit 743c4055e50e79c74160bf7d11148accb0225b3e
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 18:01:54 2021 +0100

    Update gh-pages.yml

commit 245adfa95affc8378cfd7c835ee76e649dd8e02e
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 17:58:17 2021 +0100

    Update gh-pages.yml

commit 2ca577b602dd1dbfc34e54a0637f8986d65f52a4
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 17:53:39 2021 +0100

    Update gh-pages.yml

commit 047d09ef639384b6a92ee551baa1be601e602f36
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 17:52:03 2021 +0100

    Update gh-pages.yml

commit 6d70638faf25d67a6640dfea17915ef0eb5e89a8
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 17:50:35 2021 +0100

    Update gh-pages.yml

commit 5d089ab6abbb1ef26e511cfaaf12192873cd1db4
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 17:49:14 2021 +0100

    Update gh-pages.yml

commit b7df45c13bccd66a27c5c88ac89fdba221338e4c
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 17:46:21 2021 +0100

    ...

commit 24173f0b1df4235030131ccc8616e31520fd78d9
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 17:45:01 2021 +0100

    minor edits

commit a3f612ebe2bc169c1bbb89d95fec7ffa0dfdceb1
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 17:42:23 2021 +0100

    Update gh-pages.yml

commit c30998e41bc4a746c0c59d6f82c7fab27fcd7d09
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 17:41:46 2021 +0100

    Update gh-pages.yml

commit f1cd2bfd9aabd3d886067c4ce94ca613f2e490f9
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 17:38:57 2021 +0100

    Update gh-pages.yml

commit 85c60b7d8da135da684e7c6e53bf572601ab9b3f
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 17:36:18 2021 +0100

    Update gh-pages.yml

commit 6ae3f3679b8db1821d828df4a02a2ac97bea559e
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 17:34:55 2021 +0100

    Update gh-pages.yml

commit 99e1db3589b8e8d78729bcc53909f6267fff9d2e
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 17:32:38 2021 +0100

    Update gh-pages.yml

commit 4c37e4b98e4e2c45cfa9c58b3ffdf773465492d3
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 17:31:08 2021 +0100

    Update gh-pages.yml

commit c54b2df9b2fe7b3bd40a081437653ea7d4edfc92
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 17:27:47 2021 +0100

    Create gh-pages.yml

commit 7f59b265a7e6282900ed03f16e717a26be2bafd6
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 17:21:46 2021 +0100

    Delete doxygen-gh-pages.yml

commit 6e37fd0f389f665c97c15debde3498577ecb83de
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 17:13:58 2021 +0100

    Update doxygen-gh-pages.yml

commit edb9a94c00700202d77645688f5ae755530e184c
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 17:10:53 2021 +0100

    Update doxygen-gh-pages.yml

commit fb8930afea8db441d54eb411ab53736f8a32b225
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 17:08:32 2021 +0100

    Update doxygen-gh-pages.yml

commit 09a1740389bee4c60b254ab88f3998828eeb12be
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 5 17:07:32 2021 +0100

    [docs] renamed doygen makefile

commit 0a9124536f4e4d87eba6372d3a62433544ef873e
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 17:01:58 2021 +0100

    Update doxygen-gh-pages.yml

commit 289e238ddf540632c6a3aad72da44ee938ea5bc4
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 16:59:26 2021 +0100

    Create doxygen-gh-pages.yml

commit 51af864d6160b359eaa82c499490fca8ce15b982
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 5 16:45:35 2021 +0100

    [riscv-compliance] minor edits

commit 0f09e49110138413f1e634d77aa6bf8a7186fba5
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 16:35:58 2021 +0100

    Added processor check workflow

commit ad5858e43a81dcd2dc1ddb67d722aa1caef2884e
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 16:32:29 2021 +0100

    Added RISC-V Compliance Test workflow

commit e01d6d32ef54e2f75cce06bb50848d46cff8bf97
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 16:24:57 2021 +0100

    Delete riscv-compliance.yml

commit c6409d8e813cdeeea44fb98b0be22fc40e2e682f
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 16:24:50 2021 +0100

    Delete ci-check.yml

commit dfe45b83e5d6855e540a29898a63015787127be2
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 5 16:22:12 2021 +0100

    [workflow] re-init

commit 55355e0ca5792eac3c1cf13e6de89d37819a78a1
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 5 16:21:22 2021 +0100

    [workflows] clean-up

commit 55019e7ef8dedebf3b6ad04064c345e5a8619ada
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 16:05:04 2021 +0100

    Update sw_hw_check.yml

commit 55dd7eaf77a7540f0769f764623f71ef2fd7cf7d
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 5 16:02:18 2021 +0100

    [sw/makefiles] changed native gcc to g++

commit b6559d6e3d80441d0c8ad3649104e29586ad9773
Merge: dffa2bdf 23df50c3
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jan 5 16:01:50 2021 +0100

    Merge branch 'master' of https://github.com/stnolting/neorv32

commit 23df50c3ccbd04efb797aa92dce8a98f280343a1
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 15:55:11 2021 +0100

    Update sw_hw_check.yml

commit 41e368746ea525e1e7e27303b0d4c1db64c5328b
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 15:52:50 2021 +0100

    Update sw_hw_check.yml

commit 59a27572354b4ab5b78652d01294a57e4e9f3e23
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 15:16:18 2021 +0100

    Update sw_hw_check.yml

commit a3d52311e85741a4097197b6aae1b80a5568fdb9
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 15:13:53 2021 +0100

    Update sw_hw_check.yml

commit 40c14cb22706af4ee394a41518381e5cd54cebaa
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 15:10:47 2021 +0100

    Update sw_hw_check.yml

commit 69c1ff03c61dd03b267f28fdbd704d1a78c569b6
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 15:07:38 2021 +0100

    Update sw_hw_check.yml

commit 0c2c472b5831e53a5215aab0c4c2da4d295079ed
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 14:54:18 2021 +0100

    Update sw_hw_check.yml

commit 1ee3b084f0833b85e028e6cece43166d65278aa9
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 14:46:59 2021 +0100

    Update sw_hw_check.yml

commit 713e3f8cdd12e87e43fbd510050b201214e7e71a
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 14:44:18 2021 +0100

    Update sw_hw_check.yml

commit e76f600567a9448225ab82e9f71622aa33e895d1
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 14:37:39 2021 +0100

    Update sw_hw_check.yml

commit 57029e360622a0044463284a5d8cb48879b2fcc5
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 14:33:11 2021 +0100

    Update sw_hw_check.yml

commit a0cd322d47d4118e9abce24b459119393c4dac48
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 14:24:20 2021 +0100

    Update sw_hw_check.yml

commit 27ba20a3cb9b6b6ebdf0bb6f2b949e5dd4659b5f
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 14:15:17 2021 +0100

    Update sw_hw_check.yml

commit 118c64db1d13391986c63e2ea9a10900b955e226
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 14:12:53 2021 +0100

    Update sw_hw_check.yml

commit 4472cfa1f2e3ed67181e08571960c41d5869a50b
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 14:10:01 2021 +0100

    Update sw_hw_check.yml

commit 2ceee73b604af8a6b892b0f2f9f5dd4e67986b4b
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 14:06:39 2021 +0100

    Update sw_hw_check.yml

commit 7f6d58a98a55232991c8a0c39b6e60f93945712e
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 14:01:52 2021 +0100

    Update sw_hw_check.yml

commit f63d3441ceef94b9064c863e05d21a427ca9d9d4
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 13:45:30 2021 +0100

    Update sw_hw_check.yml

commit ae6af0fdf7250693dff8ac9625d03dfb01f76023
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 13:38:17 2021 +0100

    Update sw_hw_check.yml

commit ba42237a2b77545ab357b7f448839184d50bf5a9
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 13:31:21 2021 +0100

    added new hw&sw workflow

commit 13c527bf4955c7fb58e1462a852bffc29fc7bfb4
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 13:21:56 2021 +0100

    bug fixes..

commit e3076251e1526acc0326009c2e5d989737ecf5a1
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 13:17:11 2021 +0100

    [github-actions/risc-v compliance] bug fixes..

commit 931726d1e4c07c71e8377c179533c7dc3f5bf981
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 13:07:09 2021 +0100

    [github-actions] added risc-v compliance script

commit 52c2dc8d0b24399776854887518323b3b4a4595b
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 13:04:26 2021 +0100

    added test workflow 2

commit 8e19b5592aa73f02631d56b3d83883abacdcb3d5
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jan 5 13:00:57 2021 +0100

    [github-actions] added test workflow

commit dffa2bdfeacbe896a9bc5aaafd0a87b226968777
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 3 13:06:05 2021 +0100

    [sw/lib/rte] minor output format edits

commit c901093f57697a15f169d762ef54db172ce536d4
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 3 12:54:16 2021 +0100

    [CHANGELOG] added version 1.4.9.8

commit 4a647a41d4a30fb55da0ad6c160be508e3b40eb5
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 3 12:53:41 2021 +0100

    [docs/NEORV32.pdf] updated coremark results; added new HPM event trigger

commit 0c0b7d7d4ae369fdd8c666abf951c43d9160dc83
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 3 12:53:14 2021 +0100

    [README] updated CoreMark results; fixed typos

commit 6dc213c8f24ce443384373eab164820152528b5b
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 3 12:50:52 2021 +0100

    [rtl/processor] removed wait states; less load/store bus access wait cycles -> faster execution

commit 09eb721b6506c4f7e2f58fdad5c7b66e14e0980f
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 3 12:50:04 2021 +0100

    [sw/example/cpu_test] added new HPM trigger: instruction issue wait cycle

commit dfa47fa62b2df61c1f5e72fdbe7ec3911e763fb6
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 3 12:49:20 2021 +0100

    [sw/example/coremark] fixed timer overflow problems

commit 3b435a136962f6c55613a8ccbef79d3cedc6b70b
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jan 3 12:48:25 2021 +0100

    [rtl/cpu] added new HPM trigger for instruction issue wait cycle (caused by pipeline flush)

commit b5a80cfde4d54c8950a4d4b43360192e92220f9f
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 2 20:24:30 2021 +0100

    :sparkles: [sw\example\coremark] added performance monitors for detailled profiling (to show number of loads, stores, brnaches, traps, memory wait cycles, ...)

commit 75479185ac5fa40f3dfd93e57e85aa19e777ec5a
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 2 20:20:33 2021 +0100

    [docs/datasheet] CSR section clean-up; CPU generics section clean-up; added hardware performance monitors; updated PMP features

commit 65963645804c9c7f6d1154c2620c4ce2d9d9c6a0
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 2 20:19:54 2021 +0100

    [changelog] added v1.4.9.7

commit a44024a7c0bf23924f16f71f5da0bb266b449076
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 2 20:18:57 2021 +0100

    [README] added hardware performance monitor (HPM); updated PMP features

commit 50137e171a609d148b4ea7d8dd912afcf45b66a3
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 2 20:18:10 2021 +0100

    [docs/figures] added hardware performance monitors option to processor diagram

commit 31b7b929b9724e56db047e3704948169a95acdb8
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 2 20:17:07 2021 +0100

    [sw\example\cpu_test] clean-up; added HPM tests

commit 50a777cd9b4d1bf6dc79b84ec1d077db55e459dc
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 2 20:16:36 2021 +0100

    [sw\lib\rte] typo fixes

commit cc94c761e6c3f108b73bb4e84f53b3bbe39527a2
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 2 19:59:07 2021 +0100

    [sw\lib\rte] clean-up

commit a6cc720df872db0e8960d4e8a6ac6ec5754db314
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 2 19:58:32 2021 +0100

    [sw\lib] added lkow-level functions for new PMP and HPM features

commit e4a9dac68b514b2bd4dcf9b6cd8d8523f6a6d24b
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 2 19:57:25 2021 +0100

    [sim] added new PMP and HPM configuration options

commit 7514018644e6f923d2dfc5f56d58ba2bee61c0ef
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 2 19:56:53 2021 +0100

    [rtl/top_templates] added new generics for PMP and HPM configuration

commit 1a391a4cc08f5fce9faf01b3f9ce6b6a39ce126c
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 2 19:56:29 2021 +0100

    [rtl/top_templates/README] typo fixes

commit a7d02e5ba0c3b3d753ad22c1a6d0953c43e25009
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 2 19:55:45 2021 +0100

    [rtl/cpu] added support for up to 64 PMP regions (configurable via 'NUM_PMP_REGIONS' generic)

commit 8f86adfdee490b69ec3eb63a2e1351c5ae83fa9d
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 2 19:55:07 2021 +0100

    [rtl\cpu] added RISC-V hyrdware performance monitors (HPM); number of HPMs configurable via new top generic 'HPM_NUM_CNTS'

commit 4ba8bc76e06b6ecaceb18df689d44de3b6a552c6
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jan 2 14:26:10 2021 +0100

    [sim/ghdl] removed resolved CPU wrapper

commit 80feb648caa33669223789a635d0594241761983
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jan 1 19:19:02 2021 +0100

    [rtl/top_templates] removed (legacy) resolved CPU wrapper

commit 078a115fbf1646005c904f485cd8f419dd8f8266
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 29 20:00:19 2020 +0100

    [sw/freeRTOS] fixed typo

commit 2df5cbc2af4320f88186057d91987030152417f1
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 29 19:49:00 2020 +0100

    [docs/datasheet] added new functions/register flags to UART

commit fc4da6360a68dbbbfcec12a0b6adf8e5437f2745
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 29 19:47:51 2020 +0100

    [changelog] added version 1.4.9.5 (new UART features)

commit 0098316a2161d2bd7c299d6cc397195720a0bfa2
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 29 19:46:46 2020 +0100

    [rtl] updated pre-built executable images (due to new UART configuration)

commit 81e7bbad53c0b93b966241c7b28607a992feb2e1
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 29 19:45:51 2020 +0100

    [sw] updated UART init function call (added no-parity configuration; all examples + bootloader still use 8N1 uart configuration)

commit cf2aac9452553f6aa71f76f3a391182dabde9413
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 29 19:44:49 2020 +0100

    [sw/lib] added support for UART's new frame check and parity configuration/check features

commit 2dd47d7fac3cf46a2f3b29ca914fd95de566e20f
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 29 19:44:15 2020 +0100

    [rtl/cpu] minor edits

commit 2720c3d437dd9e434ea2c04662b2218f76b299fc
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 29 19:43:47 2020 +0100

    [rtl/processor/uart] added frame check logic and optional parity bit configuration/checks

commit d32eb827dd034cd187476fae503aeec2026b8d5d
Author: stnolting <stnolting@gmail.com>
Date:   Sun Dec 27 18:24:43 2020 +0100

    [README] minor typo fixes

commit b79c5f36fff8e1da917a1ff449338400062a930b
Author: stnolting <stnolting@gmail.com>
Date:   Sun Dec 27 18:24:27 2020 +0100

    [riscv-compliance] now using simulation-optimized DMEM for compliance tests

commit 5527c6d601c896421002c8425af24e5dfa900775
Author: stnolting <stnolting@gmail.com>
Date:   Sun Dec 27 18:23:50 2020 +0100

    [sim/ghdl] minor edits

commit 892281f7e9b88136f1592acacbc01f65ab19884d
Author: stnolting <stnolting@gmail.com>
Date:   Sun Dec 27 18:23:29 2020 +0100

    [sim/rtl_modules] added simulation-only (simulation-optimized) DMEM version

commit 3295fbdd0df5b3a28ebb2b6fc5879dde539f49ab
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 26 16:38:09 2020 +0100

    :warning: renamed (C-alias) CSR bit names: CPU_* -> CSR_*

commit 1478ba8c3fb4cf7bb1bb4ee7a114ac5825aa91ae
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 26 10:46:09 2020 +0100

    [sim/vivado] clean-up of ISIM wave config

commit 98ef5e86f8d29cb38a511a89a0a0d7c39f7fbf26
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 26 10:45:35 2020 +0100

    [changelog] added version 1.4.9.4

commit d7d8e3fdac685f5a8a87ddd951eca2f1402aa924
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 26 10:45:03 2020 +0100

    [neorv32 data sheet] added 'mcounteren' and 'mcountinhibit' CSRs; added processor-internal bus architecture diagram

commit f2942cfc0609acf97de60c27421da5a49780b46d
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 26 10:44:24 2020 +0100

    [docs/figures] added processor-internal bus diagram

commit 6c3669ec9e0e03156f08881393fffac4f5b91c15
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 26 10:43:45 2020 +0100

    [rtl/processor] updated pre-built application images (bootloader and blink_led demo)

commit abb62d91d065db98df42f5975268b524ab1d5ea0
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 26 09:57:01 2020 +0100

    [README] added new 'mcountinhibit' and 'mcounteren' CSRs

commit 5a928ec916e44510ba019a889e258711fd34d16d
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 26 09:56:23 2020 +0100

    [sw/example/cpu_test] added tests for new 'mcountinhibit' and 'mcounteren' CSRs

commit c26b7ba8c7325e0d977391b47ac5cd6d1031d396
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 26 09:55:36 2020 +0100

    [sw/common/crt0] start-up codes enables auto-increment of cycle/instret counters (via mcounterinhibit CSR) and allows user-level code access to time/cycle/instret counters (via mcounteren CSR) before launching main application

commit 738a569e78432161204fbe0ce72ceea11592e74f
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 26 09:54:08 2020 +0100

    [sw/lib] added mcounterer and mcountinhibit CSRs

commit 161149eb565a3a4ab07669ea56598659cf92ca56
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 26 09:53:28 2020 +0100

    [rtl/cpu] added added missing `mcounteren` CSR (to allow read-access from user-level code to `cycle[h]` / `time[h]` / `[m]instret[h]` CSRs); available bits: 0: `CY`, 1: `TM`, 2: `IR`; added missing `mcountinhibit` CSR (to disable auto-increment of `[m]cycle[h]` / `[m]instret[h]` CSRs); available bits: 0: `CY`, 2: `IR`

commit 32d970ae9504e96b989c29653729b82d7934882c
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 26 09:52:10 2020 +0100

    [rtl/cpu] removed 'zicnt_en' option (standard RISC-V performance counter cannot be diabled any more)

commit a503c6bfb30d9dd9ea460a816cb546eed0011fd0
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 26 09:51:01 2020 +0100

    [sw/lib] removed 'zicnt_en' option (standard RISC-V performance counter cannot be diabled any more)

commit 25aba844d63a6f42191386b34a40b169e01f3d0f
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 25 17:35:01 2020 +0100

    added missing 'mstatus.ube' flag (indicates endianness for user-level load/stores, always set -> big-endian, flag is read-only

commit f2d53d075cece58f57b8e62560685b5321e2311d
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 25 17:28:45 2020 +0100

    [rtl/core] minor edits and code clean-ups

commit 3f0455097a5aab19b1d92a58672fb793f872f861
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 25 12:21:10 2020 +0100

    [sw/lib/rte] marked 'zicnt' extension (since it is not a *real* RISC-V *extension*)

commit 88d9fee578fba0064bbe57b87f2ab9e50534ac4d
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 25 12:19:26 2020 +0100

    [sw/example/cpu_test] fixed bus time-out latency estimation

commit 327ee829d2dd339dc97ba6b69d885b6a19d8988b
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 25 08:35:51 2020 +0100

    [rtl] cache configuration now allows having just a single cache block/line/page

commit 8aa79418b4b74634453370d054be8e71f48a42b5
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 25 08:32:50 2020 +0100

    [riscv-compliance] using default (minimal!) simulation time for compliance tests

commit cb3bf516f956a0280e51a33a9f1953d0118e4e78
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 25 08:32:20 2020 +0100

    [riscv-compliance] added variable to define simulation time

commit 8ef3533d6837f377f9a27fec4100e3e05c762fb5
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 23 19:16:54 2020 +0100

    [README] typo fix

commit 3a294d705c60a2443a3f631e003c9054791ab035
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 23 19:16:37 2020 +0100

    [sim/testbench] modified cache block size (to allow external memory test to succeed when accessing 64byte dummy external memory)

commit d8e50f6b1f542c4a2e4b20e7cc8b345daa116c31
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 23 19:00:22 2020 +0100

    [sw/lib/rte] minor edits

commit b2c03e27f57fc30084873005bb61e21da19ca2aa
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 23 19:00:06 2020 +0100

    [sw/example/cpu_test] minor edits

commit c4ccf7865599092931ff7e40bc6d416f9925b80c
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 23 18:55:24 2020 +0100

    [sw/example/cpu_test] minor edits

commit 005b496916f61a913a1da356431bd0ce0e26e12a
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 23 18:55:02 2020 +0100

    [sw/lib/rte] minor edits

commit f5ef941bc9479d1cebff40253cbf65524e28820f
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 23 18:49:36 2020 +0100

    [riscv-compliance] increased simulation time for I tests (to have enough time to even simulate setups with a not-so-optimal i-cache configuration)

commit 46db3a55ecab2817aefd40dae4c717cb0caf1767
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 23 18:22:44 2020 +0100

    [readme] minor updates

commit a6e52cc07d5a1f82f3d48682559adf2077c86542
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 23 18:22:26 2020 +0100

    [changelog] added version 1.4.9.2

commit 1bf99c988e1f9ffe558010beccb92b9c9fa06fe6
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 23 18:18:07 2020 +0100

    :books: [doc/NEORV32.pdf] added section 'Processor-Internal Instruction Cache'

commit 9702b15535b7d81e7049238da50df46703ff000b
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 23 17:52:09 2020 +0100

    [docs/figures] added i-cache to processor block diagram

commit 4eabcb78d6e646a761e649b9f19891450988637d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 23 17:45:47 2020 +0100

    [sw/lib/rte] added cache configuration/layout info to hardware config listing

commit 9b6ed71d243426f6a6ea947ba841fba96a6d36d1
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 23 17:44:30 2020 +0100

    [sim] added i-cache to simulation framework

commit d054ef3964a01c8f420bb0c104cca59df727740e
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 23 17:40:26 2020 +0100

    [rtl/cpu, sw/lib] added CACHE_INFO read-only register to SYSINFO to determine i-cache configuration by software during runtime

commit b62f84682dd6a94a288ef0d3b6bb5f95e95ac8df
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 23 17:39:28 2020 +0100

    [rtl/top_templates] added i-cache configuration generics

commit 74b2b35af41f8049d578146feb44673fa8f5f57b
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 23 17:38:55 2020 +0100

    :sparkles: [rtl/processor] added processor-internal instruction cache

commit d12ba5581c2ae96ff8e825ec54f5c80fe7ed19b7
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 23 17:32:04 2020 +0100

    [rtl/cpu] exposed bus timeout configuration as 'BUS_TIMEOUT' CPU configuration generic

commit 401cfe2022f91131d664fc5e79c2dbfcb3742b84
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 22 14:37:29 2020 +0100

    :bug: [rtl/cpu] fixed bug in instruction fetch misalignment/bus_error ack logic

commit 9a96ee49b2ae66a15449d2367fda431dd3bc5438
Author: stnolting <stnolting@gmail.com>
Date:   Sun Dec 20 07:16:54 2020 +0100

    [CHANGELOG] minor edits

commit 173005c39bc873479120183494c6cff760ee0c3a
Author: stnolting <stnolting@gmail.com>
Date:   Sun Dec 20 07:14:40 2020 +0100

    [READMEs] fixed broken links; minor typo fixes

commit 077e280bd1af5456c344ede721118a4883aeaff9
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 19 20:20:14 2020 +0100

    minor edits

commit 92a69581bf758b7f92323351db86b27e305d4fa0
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 19 18:36:13 2020 +0100

    [riscv-compliance/neorv32-port] increased simulation runtime to deal with nem M-tests (riscv-compliance v2.1)

commit 77d9a727067f052e91529a8161b55e599401f64f
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 19 17:30:09 2020 +0100

    :bulb: [docs/NEORV32.pdf] highly reworked and updated data sheet

commit 599a05c0909111826ed84a6e05c667bfeed1b02b
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 19 17:16:34 2020 +0100

    minor updates

commit abd1122c53b8925d5cfdd63f7da1b7e3d8603e41
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 19 17:05:29 2020 +0100

    [riscv-compliance] minor fixes

commit de95ef201924467c1949e2a7fab123d9ac36f87f
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 19 17:04:59 2020 +0100

    [rtl] updated pre-built appication images (bootloader & blink_led example)

commit a9f7d55cf9a17fcd2a9fd4958f25382b004d58ed
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 19 17:00:23 2020 +0100

    minor edits

commit 67cc9896e5f626392094542dd8e50eb3345321e4
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 19 16:31:43 2020 +0100

    :bulb: added 'RISC-V Compliance Test Framework' to repository

commit 635e652ab6cf5e9341e855fdf76a252ca706fa02
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 19 16:09:39 2020 +0100

    [README] updated FPGA implementation results

commit 696d24f39f754d6027d2eb9d10823f13b2acddcb
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 19 16:08:56 2020 +0100

    :lipstick: [docs/figures] minor logo edits

commit f4ef49e3e56589598376d317278e0e7c34ea2a9a
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 19 16:05:02 2020 +0100

    [sw/example/cpu_test] removed CFU tests; added MEI and MSI tests (via testbench triggers)

commit bcc10fc616410e6c414c516d26e42a67faacd635
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 19 16:03:28 2020 +0100

    [sim/testbench] added memory-mapped registers to trigger core's machine software & external interrupts

commit 3d4bc20d3bd26ba4c81198b2fcb511c4d41f646b
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 18 13:21:37 2020 +0100

    updated version (1.4.8.13)

commit c6b22c6ea4c10fad37efcb1e31507c1a95bdaa76
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 18 13:21:00 2020 +0100

    [sim] Added additional simulation files: simulation-optimized IMEM-ROM (so far, this is only relevant for the *new* NEORV32 RISC-V Compliance test framework v2.0

commit dd1ace2304adf7e4101d944d4d0b39c477d5b1ef
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 16 21:53:54 2020 +0100

    [rtl/cpu] fixed another bug in mtval csr (wrong value for breakpoint trap); fixed bug in load/store control logic

commit 148a6fb01fef9bf73f9d1a0a041cb750dd75d0a3
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 16 20:14:11 2020 +0100

    [changelog] added version 1.4.8.11

commit 8c4dffdd6d3fd4ff6043a5939fefcbbf62038586
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 16 20:13:54 2020 +0100

    [Readme] minor edits

commit 83a4d0afe7c2c59e22e500748271b4413cc31081
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 16 19:44:48 2020 +0100

    minor edits

commit d7ebef302d5bc1b80aba7d39dff53254420132e3
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 16 19:43:21 2020 +0100

    [docs/data sheet] updated mtval value table; added mip info on how to clear pending interrupts; fixed IRQ priority

commit dde1b572efd2575f5ec0959af07c97af8fa93f09
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 16 19:41:22 2020 +0100

    [rtl] fixed version number

commit 58239f29dc18c639f9b557cb37ccf8a8ffdcbf26
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 16 19:34:35 2020 +0100

    :warning: [rtl/cpu] fixed error in IRQ priority encoder (MSI software interrupt comes before MTI timer interrupt)

commit fec029b0e97497e64eebf81076f84879c5d7282c
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 16 19:32:20 2020 +0100

    :warning: [rtl/cpu] fixed error in mtval CSR (wrong values for some traps); fixed bug in mip CSR (writing zero bits to mip now actually clears pending interrupts"

commit 86328f9776f2031cd2c7bf5926dc5e5d671e144a
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 16 14:57:22 2020 +0100

    [rtl] updated pre-built memory images (due to updated sw library sources)

commit b08d60d143c741cfdd027a0fc44f956125860eb9
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 16 14:48:28 2020 +0100

    minor (uncritical) edits; formats/code clean-up

commit 660188752858c3ccd2f2bacea07d8e6cf18c6daf
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 16 14:46:30 2020 +0100

    [sw\lib] added NOPS after modified global interrupt enable flag in mstatus CSR

commit 8bcfa788ed3cc5bf610774fcadf4768f7fca2f3c
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 15 19:13:18 2020 +0100

    [sw/example/cpu_test] added tests for testing/clearing pending IRQs

commit f70c6b7d6ed5c7b6d98d420aeef5f9426e7a27e3
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 12 17:02:18 2020 +0100

    :lipstick: [docs/figures] minor edits

commit 5cc36ab7b854521991d779b503845175b6aef0f9
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 12 16:44:26 2020 +0100

    [docs/NEORV32.pdf] added reset value to mcause CSR

commit 3fb4846d1466a1ad38ef613da5b69e7a90a27570
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 12 16:43:59 2020 +0100

    [sw/example/cpu_test] minor edits

commit 24dea9d38ce466ed8984192db8faed496bd33232
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 12 16:43:39 2020 +0100

    [changelog] added version 1.4.8.10

commit 5e040c849b0298a3781016cbdd3ab9a66bca5178
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 12 16:43:13 2020 +0100

    [sw/common] crt0.S start-up code now sets mcause to trap_reset_c after finishing hardware setup

commit 4ad3dd7e3fe5f479d3a531cac60b3964cd461d5f
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 12 16:42:42 2020 +0100

    :warning: [rtl/cpu] fixed missing reset of mcause hardware register

commit cfd1bc85b54deb8b034493b9f5ccdc5972c50567
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 12 16:42:14 2020 +0100

    :warning: [rtl/cpu] fixed wrong encoding of 'trap_reset_c' (mcause value after reset, should be 0x80000000)

commit e226031495329ed2fb9cc9e1e3bce2da738ed01a
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 11 14:38:24 2020 +0100

    minor edits

commit ad10a1fb6d6e5609e6f8eb74ec24fdba78cee20d
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 11 14:34:20 2020 +0100

    [README] minor fixes and beautifications :lipstick:

commit 09367c473e2d88678327256860feccbebf5d1706
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 11 14:33:38 2020 +0100

    [docs/NEORV32.pdf] added zicnt_en_c description; added nem mtime_i top interface signal; minor edity, fixes and beautifications

commit b518b395881fce6abbe930333515502c44fcd283
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 11 14:22:24 2020 +0100

    [changelog] added version 1.4.8.9

commit 3b5bc991690a76b738758395d873c5540b7ec4ab
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 11 14:16:39 2020 +0100

    [sw/example/hex_viewer] added option to perform atomic compare-and-swap operation

commit 80559900e6664f68f048081d8579c5b5bb9bcc95
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 11 14:15:54 2020 +0100

    [sw/example/cpu_test] added cycle[h] and instret[h] tests

commit c011f1be0ae277d1a033e35b46e4e8ae7b439aa5
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 11 14:10:52 2020 +0100

    [sim/testbench] added new signal to processor top entity: `mtime_i`; this signal is used for updateting the `time[h]` CSRs if the processor-internal MTIME unit is disabled (via `IO_MTIME_USE` = `false`)

commit cabe5ec7e7293c4f1f1ed712399a7d35310b560b
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 11 14:10:14 2020 +0100

    [rtl/processor] added new signal to processor top entity: `mtime_i`; this signal is used for updateting the `time[h]` CSRs if the processor-internal MTIME unit is disabled (via `IO_MTIME_USE` = `false`)

commit ea94711726572f3be7483bf9fd5e460080c3a474
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 11 14:09:07 2020 +0100

    [sw/lib] Software can determine state of zicnt_en_c via mzext CSR's CPU_MZEXT_ZICNT bit

commit d06e7bb5e1ed6cfc3338c7be7684df3bee497aaf
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 11 14:07:54 2020 +0100

    [rtl/cpu] added option to disable standard RISC-V performance counters ([m]cycle[h] and [m]instret[h]) for size-constrained implementations; disabled by setting VHDL package's 'zicnt_en_c' constant to false

commit 8b1d1a1e2699e2c272c6d0efa1ec90cabdaa022f
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 10 21:32:16 2020 +0100

    [docs/NEORV32.pdf] added mstatush CSR and information regarding endianness configuration/status

commit 631e5f430381285597fe86a80c618c65820d189e
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 10 21:31:37 2020 +0100

    [changelog] added new version 1.4.8.8

commit 8249f4d8e749848cc56c0c9ae6a7bb6d0ddc24f3
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 10 21:26:28 2020 +0100

    [sim/testbench] if external memory is used for boot during simulation it now uses the endianness configuration used fo the external memory interface

commit 91109d5f3c7c0f665444706b1e1a4bdc23dc097d
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 10 21:25:46 2020 +0100

    [README] minor fixes

commit 44c08fd3389170564885c92e8d58bf6d080b37c1
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 10 21:25:05 2020 +0100

    [sw/lib/rte] added endianness configuration output to hardware configuration overview

commit d8e7ac0d9ca8b970b69497bdcac32bda0d11d1cd
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 10 21:24:11 2020 +0100

    minor edits

commit abf7101f049aa5f0d865dc6f81a900e746b1279f
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 10 21:23:24 2020 +0100

    [rtl/processor, sw/lib] added flag to SYSINFO to allow software to determine endianness of external bus interface

commit dd2e4eb8c03af8b5fa53e4a1c3abe2f2c5ea7f9d
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 10 21:22:33 2020 +0100

    [rtl/processors] added configuration option (via VHDL package) to configure external bus interface for BIG- or litlle-endian byte-mode

commit 4a38e79cc114d0138446482ace7581b2157fbca4
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 10 21:19:47 2020 +0100

    [rtl/cpu] added missing 'mstatush' CSR; only bit 'MBE' is implemented yet

commit f56c18e3dd81434522c1d347c417387c80f2bb9d
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 10 20:43:24 2020 +0100

    [rtl/cpu] minor edits (layout, comments)

commit f94682e56b265b6cf4f887a2ec13d07903f1f869
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 10 20:23:20 2020 +0100

    :lipstick: [docs/figures] added logo version with transparent background

commit ff81bf605cc9b6c4c9396a007431b3bf9dc4602b
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 9 21:04:10 2020 +0100

    [README] minor format edits

commit 781a989346e7e4b4c74f9072dec6150681dbaf2d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 9 21:01:13 2020 +0100

    [docs/figures] removed pdf icon image

commit 5bee7018a3d46f54130cacd368311178a7456815
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 9 20:48:14 2020 +0100

    [docs/NEORV32.pdf] added new section *Execution Safety*; added 'envrionment call from U-mode' exception

commit 27a4c1fa0cf22d541a37524e70a1c65c9d60ae27
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 9 20:46:39 2020 +0100

    [README] added link to changelog to hw version labels; added environment call from u-mode exception

commit 4078043184345db6f0bdad48f5bd4ceb1a855625
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 9 20:46:01 2020 +0100

    [CHANGELOG] added version 1.4.8.6 and 1.4.8.7

commit 1f4dc6b354e02359beddddd0383a3eded5159ef3
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 9 20:45:21 2020 +0100

    [sw/example/cpu_test] added test for environment call from u-mode

commit 3ab48772f0edeec4ef0047c0fdaa3122b8ceb159
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 9 20:44:51 2020 +0100

    [sw/lib/rte] added 'environment call from u-mode' exception

commit 9ed9c1c6f417d39e554c6dbb80b583d6da601093
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 9 20:44:20 2020 +0100

    [rtl/cpu] added missing *environment call from U-mode* exception (via `ecall` instruction in user-mode)

commit f2adb49467ea66aa9b235136980f175af6511f25
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 9 19:39:04 2020 +0100

    [sw/example/cpu_test] added check to make sure that unprivileged CSR read access does not return any (secure) data

commit 5d09fe138da9c23b71fd20d1466fb0584a1107b2
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 9 18:38:28 2020 +0100

    [rtl/cpu] added mcause ID code for hardware reset; :lock: added security feature: illegal user-level CSR read access will always return zero

commit 5fae214e85ff87f85a6bde04636a9a370911b13a
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 9 17:47:54 2020 +0100

    [sw,rtl/cpu] added mcause trap id code for 'hardware reset': 0x80000000

commit 4b043d71f3fa62bc4b150ac1922321c508435583
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 9 17:05:13 2020 +0100

    :warning: [rtl/cpu] fixed bug in ALU's co-processor interface - CPU might have permanently stalled when executing an instruction from a disabled ISA extension

commit 997efdde5cddb8d5d940ffad352fb2d3db00ffeb
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 9 17:04:43 2020 +0100

    :warning: [rtl/cpu] fixed bug in ALU's co-processor interface - ATOMIC 'A' extension could not be used without MULDIV 'M' extension

commit 5a650d2aeaade99f120953213bee6e1eda414e92
Author: stnolting <stnolting@gmail.com>
Date:   Wed Dec 9 17:01:15 2020 +0100

    :lipstick: [docs/figures] cosmetic updates for logos and figures

commit 510b13d731fd03f7be9628d1165132d4ce701a15
Author: stnolting <stnolting@gmail.com>
Date:   Mon Dec 7 21:42:29 2020 +0100

    [docs/neorv32.pdf] fixed typos & layout

commit ff122007144c745381164dab0e5efa40cbd1c8a5
Author: stnolting <stnolting@gmail.com>
Date:   Mon Dec 7 21:41:49 2020 +0100

    [changelog] added version 1.4.8.5

commit 31c23120c9a68ef81ea3ee3502cbe9b2e6dd7e10
Author: stnolting <stnolting@gmail.com>
Date:   Mon Dec 7 21:41:22 2020 +0100

    [docs/figures] beautified processor block diagram

commit 392500aec7546c5d443e473f1ea60e8cfca653d9
Author: stnolting <stnolting@gmail.com>
Date:   Mon Dec 7 21:40:09 2020 +0100

    [rtl/cpu] :warning: fixed bug in next-PC logic (introduced with version 1.4.8.1) that caused instruction fetch from memories with more than 1 cycle delay to fail

commit 521c7cfbec8654a5e4f29cb490e94f7d602849fb
Author: stnolting <stnolting@gmail.com>
Date:   Mon Dec 7 21:37:56 2020 +0100

    [sim] fixed typos

commit 0f45ed09b478c01388cd73085b11531bf8d96753
Author: stnolting <stnolting@gmail.com>
Date:   Mon Dec 7 18:06:27 2020 +0100

    [docs/risc-v-specs] updated RISC-V base and privileged specification manuals

commit aaa837c82b6760c6e562f51cbb47027cbf921837
Author: stnolting <stnolting@gmail.com>
Date:   Mon Dec 7 17:40:23 2020 +0100

    typo fixes

commit b2e55b424ff97b6af0cc614fe0e8b92f27e4a384
Author: stnolting <stnolting@gmail.com>
Date:   Sun Dec 6 17:35:22 2020 +0100

    [docs/neorv32.pdf] added more information to PMP section; refined 'CPU access' section

commit ebb2856f0be36182e4f7d11869e8657c5e36fd39
Author: stnolting <stnolting@gmail.com>
Date:   Sun Dec 6 17:34:40 2020 +0100

    [README] minor edits

commit 76c77bb67e3ebd295d41d47d2fb3f7e954a43845
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 5 22:50:45 2020 +0100

    minor edits

commit 144a837749b714b26cf3f78bc18bbabd98e6c5da
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 5 22:50:18 2020 +0100

    [changelog] added version 1.4.8.4

commit c23364f44ad3055ad8ca6dbdc6b7501e41a41179
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 5 22:49:11 2020 +0100

    [docs/neorv32.pdf] Reworked section '2.4. Instruction Sets and CPU Extensions'; clean-up of CPU/Processor generics listing

commit afc8436f4cbf5d72560b2d9bf1ebfd05c4aedbd5
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 5 22:48:19 2020 +0100

    [rtl/sw/example/cpu_test] minor edits (now using dedicated PMP configuration functions fro PMP test)

commit 2c516c04eec906089ec7025e4d5ed204a7754a3a
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 5 22:47:37 2020 +0100

    [rtl] removed specific PMP configuration generics (PMP_REGIONS, PMP_GRANULARITY) from top entities; configuration is now done via package constants

commit 0863844efb56cb237c5bfc95026307c55c9238d7
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 5 22:38:15 2020 +0100

    [rtl\cpu] :warning: fixed bug in physical memory protection - region size configuration was incorrect

commit 8543d6289596e12034bb0e25984411ba6b860f83
Author: stnolting <stnolting@gmail.com>
Date:   Sat Dec 5 22:14:51 2020 +0100

    [sw/lib] added functions to configure physical memory configuration (PMP)

commit bcab5521eb754a62a96049ff809e2c15e0819c19
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 4 20:35:18 2020 +0100

    [changelog] added version 1.4.8.2

commit 95aba4f5703e3d8b18d95bb33a320de0ea50d385
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 4 20:34:45 2020 +0100

    [sw/lib/rte] minor code size optimization

commit 9de87dd468e399672bf26f805079ba740e13e218
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 4 17:47:00 2020 +0100

    [rtl/cpu] code clean-up/optimization

commit e5fd09208ecf97699cf599b92532a77c1a948f80
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 4 17:46:10 2020 +0100

    [rtl/processor] Added PMA (physical memory attribute) to processor-internal IO region: NO_EXECUTE

commit c0e7bf312c7206c5982ca326c611c8b9d6f20340
Author: stnolting <stnolting@gmail.com>
Date:   Fri Dec 4 17:45:31 2020 +0100

    [docs/neorv32.pdf] added 3.3.Address Space/Physical Memory Attributes (PMAs) section

commit a1105235502155ed8d2d2c9571e291765a068a98
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 3 20:55:02 2020 +0100

    [neorv32.pdf] updated text regarding customization of bootloder

commit 3dc005142eaf57cda441e126ccecd15e4485170a
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 3 20:54:04 2020 +0100

    updated changelog

commit 51c52b2934745c2650868c7d6a8cb4956cc798c8
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 3 20:53:12 2020 +0100

    [rtl\cpu] optimized CPU PC update logic; shortend critical path

commit 4d184650cba7b3122fe12839ff7a64ad41e2d386
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 3 20:52:38 2020 +0100

    [bootloader] minor edits

commit 2a96c2428ec8a8aa15f1d944a9ccf9980106844f
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 3 20:51:53 2020 +0100

    [rtl\processor] updated pre-built blink_led applicaton image

commit 5e2d417176ab970ab451f83fdad627886d69abd1
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 3 20:41:52 2020 +0100

    [sw\crt0.S] crt0 now resets CPU's cycle and instruction counters

commit 3691df734cc6688e3df77366d3490d3dd9776f16
Author: stnolting <stnolting@gmail.com>
Date:   Thu Dec 3 20:41:03 2020 +0100

    [bootloader] added option for boot-from-spi-flash only (simplified bootloader)

commit 9240306bf581c3fd14c3f0f86911c11b3527aba9
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 1 18:37:07 2020 +0100

    [data sheet] added details regarding (new) atomic 'A' CPU extensions; added infromation about bus lock signal and interconnect requirements for atomic accesses; added example waveforms for pipelined/classic Wishbone transactions; updated implementation results

commit f617c1ab3ea903b94668d15159f99eafd895f498
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 1 18:22:44 2020 +0100

    [CI] using all provided CPU extensions for compiling the CPU test program

commit 195b93afcf270512c7ac5bc8f6ba72d9aa1c0dec
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 1 18:22:09 2020 +0100

    [readme] minor edits

commit 6276e609899ecc7230421ad43d06ff0926c82a60
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 1 18:21:54 2020 +0100

    [sim\tb] A extension is enabled by default now

commit 8af0aee6f4ec745bddc3ca8d0b9d3757c91b01ab
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 1 18:15:10 2020 +0100

    [changelog] added version 1.4.8.0

commit e470694ec3fa1462a54aa218867aa88bdc465b88
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 1 18:13:08 2020 +0100

    [readme] added A extension; updated implementation results

commit 59ac8a01ae607dfb1ebe9a45d38c89cd5edbad31
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 1 18:12:34 2020 +0100

    [sw/example/cpu_test] added tests for atomic memory accesses

commit 9fb7cc8fcd9e5f92ebd98ffb522f919997b70fae
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 1 18:12:04 2020 +0100

    [sw\lib] added atomic compare-and-swap operation (function) to implement semaphores/mutexes using atomic memory accesses

commit d42b1e9c1b93648b07d8a01cd5bb490eb866c725
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 1 18:11:19 2020 +0100

    [sim/vivado] added atomic control signals to defualt waveform configuration

commit 9e042925ca2e9df5be4ed3a96cbb6a9431f84b85
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 1 18:10:51 2020 +0100

    [sim/tb] added mechanism to support simulation/test of successful/failed atomic memory accesses

commit 9e3440869303e30fe5ba4e6f672979b8ed7b2294
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 1 18:09:58 2020 +0100

    [rtl\top_templates] added 'lock' signal to external bus interface to support atomic memory access operations

commit 1b0b8272006a3af365d6336af1a33e1a9b8fdcaa
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 1 18:09:21 2020 +0100

    [rtl\top_templates\AXI4-Lite] AXI4-Lite has no netive support for atomic accesses

commit 374e5987fded9ac5166328bc58991c10559fd260
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 1 18:08:38 2020 +0100

    [rtl\processor] added (Wishbone) bus 'lock' signal to support atomi memory access operations

commit 806e43fece33daca8d5875d3e2fece983920fb6f
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 1 18:08:03 2020 +0100

    [rtl\cpu] added support of RISC-V CPU 'A' extension (atomic memory access instructions); only lr.w and sc.w yet; sufficient to implement semaphores/mutexes and to emulate any other AMO operations

commit 08c58d120e700207b67abb36c7e146bc3f11a008
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 1 18:06:48 2020 +0100

    [rtl\cpu] minor edits

commit 0b5d633e0d953873667057491a4c4021d7425e7f
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 1 18:06:13 2020 +0100

    [rtl\core] updated pre-built blink_led example program image

commit 9a1527e19de5676fb46b34bfc0856386799eb6cb
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 1 16:04:12 2020 +0100

    [sw/lib] added some more default MISA flags

commit 8961343981665e3a3e16db3e2e682cb7988825ac
Author: stnolting <stnolting@gmail.com>
Date:   Tue Dec 1 16:00:34 2020 +0100

    [rtl/cpu] fixed minor issue in CP interface; multiplier is now slightly faster (~1 cycle)

commit ae71678264a90777b037a90267f13abed235d9e9
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 30 16:27:30 2020 +0100

    :warning: [rtl/cpu] fixed bug in CPU internal co-processor interface

commit 7f6d865705e2fd1d6c0777e942ba2ef7d117cdc2
Author: stnolting <stnolting@gmail.com>
Date:   Sat Nov 28 14:08:04 2020 +0100

    [CHANGELOG] updated

commit 88cb5742b258b68d26a34d978e3520bdea0fb1bb
Author: stnolting <stnolting@gmail.com>
Date:   Sat Nov 28 14:07:20 2020 +0100

    [rtl\cpu] split ALU operations and shortened critical path (replaced ALU output 8:1 mux by a 4:1 mux)

commit 4888509c05440ee3daea06116eb7acc180ff84fd
Author: stnolting <stnolting@gmail.com>
Date:   Sat Nov 28 13:36:00 2020 +0100

    [README] minor fix in contributing text

commit b77501cd903a04f83c97636ce149f1ef97f0a920
Author: stnolting <stnolting@gmail.com>
Date:   Sat Nov 28 12:58:36 2020 +0100

    [rtl/cpu] relocated some synthesis warnings (asserts)

commit b25e41bfda5bdcdf29288edea6d83a1be555c532
Author: stnolting <stnolting@gmail.com>
Date:   Sat Nov 28 12:57:51 2020 +0100

    [rtl/cpu] minor comment edits

commit aefbaa3e16c418483dc3580e4f91b849a335c279
Author: stnolting <stnolting@gmail.com>
Date:   Thu Nov 26 19:19:26 2020 +0100

    updated changelog

commit 77ab7ad4511360be5feb8d6251ff8d260161cfe4
Author: stnolting <stnolting@gmail.com>
Date:   Thu Nov 26 18:23:15 2020 +0100

    [rtl/cpu] CSR access instructions are one cycle faster (3 cycles now); system/environemnt instructions (like mret or ecall) need an additional cycle (4 cycles now)

commit d77d5bb7edeb65f336e529619f8750ddb6d442ba
Author: stnolting <stnolting@gmail.com>
Date:   Thu Nov 26 18:22:18 2020 +0100

    [rtl/cpu] minor rtl code clean-up

commit 0575de8254d05a13180b7535d6229244bd694486
Author: stnolting <stnolting@gmail.com>
Date:   Thu Nov 26 18:21:26 2020 +0100

    minor edits

commit 0fd58bc33ed892fc6efed6ffd0c7f24640599e7d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 25 17:04:46 2020 +0100

    [README] small edits

commit 749d4d2b8054c60e26bad46e94e4f2a4780bc883
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 25 17:03:46 2020 +0100

    updated changelog: v1.4.7.4

commit 990138f1da6388d31e9c3ccb37c5349c06cdaa2a
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 25 17:00:32 2020 +0100

    [rtl/top_templates/axi4] minor edit in synthesis sanity check

commit dcd535bf1cc688c4b0c75c8c8088d85ac6deccfa
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 25 16:57:37 2020 +0100

    [rtl/processor] minor resource optimization of external bus interface

commit 2ffab1d1d6af3298771b458bd486a0f612418193
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 25 16:56:55 2020 +0100

    [rtl/cpu] optimized CPU's instruction fetch interface (no more unnecessary request cancelling)

commit 316ae80dabbb989a38c07dfd44eb15832d3ca0b1
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 25 16:56:23 2020 +0100

    [rtl/cpu] optimized CPU's instruction fetch interface (no more unnecessary request cancelling)

commit 3f5078ec43e87708cdbff663683e46e8518c0824
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 25 16:44:04 2020 +0100

    [s/lib/rte] minor format edits

commit 172a11201e4f8d124152c2e12b83e5240e351ea0
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 25 15:30:39 2020 +0100

    [rtl/cpu] :warning: fixed bug in IFENCE.I instruction that caused instruction fetch problems when executing code from processor-external memory

commit e1b03af9edb4e01ffc287d26096f42b2823e6896
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 25 15:24:08 2020 +0100

    [sim] added another external memory to testbench; testbench now features external memories for simulating external IMEM, external DMEM and external IO; programs can now be run using external memory only

commit cd4875d52184e2bc96395787361507671f4ad690
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 25 14:38:47 2020 +0100

    [lib/rte] minor format edits

commit 8410f930f26484aebb526af6169b9e4721eda56d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 25 14:37:19 2020 +0100

    [sw/example] added example program (demo_gpio_irq) showing how to use the GPIO pin-change interrupt

commit 4c0958a477b26cd173435cf32f070b727371aeda
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 25 14:21:02 2020 +0100

    [sw/lib/cpu] 'neorv32_cpu_delay_ms' busy wait function is now precise (using CPU's cycle CSR; Zicsr extension required!)

commit 08dfef69bcb152fb104ea76f01a6bcdc69ed6c24
Author: stnolting <stnolting@gmail.com>
Date:   Fri Nov 20 16:21:56 2020 +0100

    updated changelog

commit 570fc827702d69a317dca2f4b648059fe1f634e6
Author: stnolting <stnolting@gmail.com>
Date:   Fri Nov 20 16:19:18 2020 +0100

    [rtl/processor/external_bus_interface] external bus interface now makes sure that a canceled transfer is really understood by the accessed peripheral

commit 9b8ea983bfa4a8fcc40d130c961cc303cd90d6eb
Author: stnolting <stnolting@gmail.com>
Date:   Fri Nov 20 16:15:50 2020 +0100

    [rtl/core] minor edits

commit 3289c4aa749e116d6175c2e0c5fcbf2a4adef186
Author: stnolting <stnolting@gmail.com>
Date:   Fri Nov 20 16:15:10 2020 +0100

    [rtl/cpu] :warning: fixed bug in bus unit that caused memory exceptions right after reset in some cases

commit 96844f9d0a496375cfebd468a62ec770b3250d7c
Author: stnolting <stnolting@gmail.com>
Date:   Fri Nov 20 16:12:39 2020 +0100

    [sim] added second simulated external Wishbone memory (one for simulating processor-external IMEM, one for simulating processor-external memory-mapped IO)

commit 3b7c15531e59cc9270f0e2ec2480800cef7a34b6
Author: stnolting <stnolting@gmail.com>
Date:   Fri Nov 20 16:09:43 2020 +0100

    [docs/NEORV32.pdf] added more information to GPIO pin-change interrupt configuration; added mcause value after reset (=0)

commit d8b6203087173a87c3f3796a788d849a96781945
Author: stnolting <stnolting@gmail.com>
Date:   Fri Nov 20 13:42:58 2020 +0100

    upadted Changelog

commit 49f7d4ab7e36eb2ecd91fa91f92ac5cbccfe53d2
Author: stnolting <stnolting@gmail.com>
Date:   Fri Nov 20 13:42:14 2020 +0100

    [rtl] removed legacy (and actually unused) IMEM's 'update_enable' signal

commit ca8b4ab65cbe8d74dffc29e66547124c782f2ea6
Author: stnolting <stnolting@gmail.com>
Date:   Thu Nov 19 22:15:48 2020 +0100

    [README] added stuff being 'work-in-progress'

commit b4cb9454525e52ba1bc9aebe1049051e844ee9c0
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 18 18:14:30 2020 +0100

    minor edits

commit 2d5c474f6b81664443efcf5c2d514ad02cd5d34d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 18 18:09:06 2020 +0100

    [sw\example\cpu_test] added 'compile guard'; application has to be compiled with USER_FLAGS+=-DRUN_CPUTEST to be compile actual application

commit 8096d4cbd73b598e11a3138338bec0e30b1f4f45
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 18 18:08:12 2020 +0100

    [.ci] minor edits

commit a97504686a30c76c607c959cd7b426a47b3dc619
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 18 17:41:48 2020 +0100

    [sw/example/coremark] updated CoreMark documentation

commit 49b05917cc826a9e172dea5f9e62aa9d08460867
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 18 17:41:29 2020 +0100

    [sw/example/coremark] updated CoreMark sources (latest version from github); code clean-up

commit c81282c59532a08c90267cb754ad3bdbb25cf77a
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 16 15:45:35 2020 +0100

    [sw/example/cpu_test] bus max timeout latency estimation is now an 'actual' test

commit 04812ca2bd22b8b94f7abe9f2281c8046cdf7161
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 16 15:44:14 2020 +0100

    [rtl/cpu] fixed minor bug in 'is_power_of_two' helper function

commit cc0df761b15813544a7ee5327bfefbcbc039eb46
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 16 15:43:27 2020 +0100

    [rtl/cpu] Added assert - check if number of configured instruction prefetch buffer entries is not a power of two

commit e3249d8f34c970fb06a2e976a760d090dd61ac4f
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 16 15:42:08 2020 +0100

    minor edits

commit 6eafcbbb9f96af61ceee970e8434d05501fca0b7
Author: stnolting <stnolting@gmail.com>
Date:   Thu Nov 12 21:36:23 2020 +0100

    [docs/figures] added fancy logo card

commit dbe2fdbf0ade7a34f715ca980bb1ebdc03c49f57
Author: stnolting <stnolting@gmail.com>
Date:   Thu Nov 12 19:42:36 2020 +0100

    [changelog] added link to latest release

commit d27150cb17330e27394e9f5b97254b35df01f280
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 11 17:14:03 2020 +0100

    [sw/rte] minor ASCII logo font edits

commit 55a831fee90c9990afe46755517ba05da81c6500
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 11 16:58:06 2020 +0100

    updated changelog

commit 811d932270d1c2ab10796020e988bcff4919175b
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 11 16:56:49 2020 +0100

    [sw/example] added fancy 'hello_world' example program

commit ac6ba1a04f85ba6bc468498810c3024b6f8c5360
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 11 16:56:02 2020 +0100

    [sw/example/blink_led] minor edits

commit 24231b8b020bf1b77907de355826b573084b2573
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 11 16:55:33 2020 +0100

    [doc] updated synthesis and performance results

commit 18c4d410d564bd7ebe2aac795a017e8dcc10ddea
Author: stnolting <stnolting@gmail.com>
Date:   Wed Nov 11 16:54:47 2020 +0100

    [rtl/cpu] optimized pipeline front-end; jumps & branches are 1 cycle faster; +5% coremark performance

commit 0d1a5680fb618feb388a2e816e86853c458f4a11
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 10 20:29:10 2020 +0100

    [ci] minor edits

commit ad2ddb7333c38c18e4422c1449a5924953d5e242
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 10 20:28:41 2020 +0100

    [readme] minor edits

commit 1b3b22c7d61df378d969d73df1ecf0f0508a14d2
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 10 20:28:25 2020 +0100

    [logos] minor layout edits

commit 8953101b4d55873521f19c2f2cc07913788df69f
Author: stnolting <stnolting@gmail.com>
Date:   Sun Nov 8 00:40:40 2020 +0100

    [ci] using march=rv32imc for test-compiling all example programs

commit dc10ba1ee370055d66351512c299c6b9e23b7421
Author: stnolting <stnolting@gmail.com>
Date:   Sun Nov 8 00:33:13 2020 +0100

    [sw/cpu_test] minor intro edits

commit 17f195b6cfb8542255794b3de83b253e8e55a30b
Author: stnolting <stnolting@gmail.com>
Date:   Sun Nov 8 00:32:47 2020 +0100

    [sw/rte] added print_logo function; minor clean-ups

commit f5e88711b9a20367c78cb0770eecc9a04538f564
Author: stnolting <stnolting@gmail.com>
Date:   Sat Nov 7 16:59:00 2020 +0100

    [doc/logos] added inverse logos

commit 001fa5e95fc47431dfa5183279855ea9e790fa17
Author: Stephan <stnolting@gmail.com>
Date:   Sat Nov 7 16:23:30 2020 +0100

    added project logo

commit 1e9c35eda076f942804d76a54a3ed92683756fa7
Author: stnolting <stnolting@gmail.com>
Date:   Sat Nov 7 16:20:15 2020 +0100

    [doc] minor edits

commit b4eb702876c6edcb223e0eedbcfdfe08a952205d
Author: stnolting <stnolting@gmail.com>
Date:   Sat Nov 7 16:19:30 2020 +0100

    [doc] added project logo

commit 5a0bf953f558cf054fc86b3a5fbf7a280fd5dcc4
Author: stnolting <stnolting@gmail.com>
Date:   Sat Nov 7 16:16:44 2020 +0100

    [bootloader] minor size optimisations; changed 'processor version' output

commit a4e0fd8ecdad2cbf7da5b985174560e0922420de
Author: stnolting <stnolting@gmail.com>
Date:   Thu Nov 5 21:40:21 2020 +0100

    [sw/freeRTOS] clean-up

commit 684c227fe54d367cff02194f90465528ec2f9914
Author: stnolting <stnolting@gmail.com>
Date:   Thu Nov 5 21:38:58 2020 +0100

    [sw/freeRTOS] added makefile-support for FreeRTOS-Plus

commit 60f164957ab621d2224c6bda3c044084779a4c72
Author: stnolting <stnolting@gmail.com>
Date:   Thu Nov 5 20:57:38 2020 +0100

    [rtl] minor edits

commit 552be84e24c11774b5d3126782cdecb0bb19a772
Author: stnolting <stnolting@gmail.com>
Date:   Thu Nov 5 20:27:19 2020 +0100

    [doc] updated documentation

commit e4a50158d077198f6531dcf0ea5bf26d124f2467
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 3 18:50:26 2020 +0100

    [rtl\processor] added 'HW_THREAD_ID' generic to assign CPU's hartid

commit 7df72ba516736ed75ba9076be7add572c3989535
Author: stnolting <stnolting@gmail.com>
Date:   Tue Nov 3 18:37:32 2020 +0100

    [spi] removed SPI's buggy 'lsb-first' mode

commit 2cd24a773f84746cac3e9e8778f5a68664aeca98
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 2 20:35:45 2020 +0100

    updated changelog

commit d2daa693c93dafffd99e0302532c8cadf825ce5a
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 2 20:34:57 2020 +0100

    [rtl/cpu] further rtl code optimizations to reduce hardware footprint; rtl code clean-ups

commit 3ff679895a8db24c4481696c30e064edf53187aa
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 2 20:33:51 2020 +0100

    [rtl/cpu] :warning: fixed in bug CPU's illegal instruction detection logic; further rtl optimizations to reduce HW footprint

commit 391237a31f90fab574e8d2285ec4ec2024c5bdab
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 2 18:21:13 2020 +0100

    [rtl/processors] minor edits (assigned static values for uninitialized and UNUSED signals)

commit 022ff0254d3988db7c713a39ef3fabc0c2647d71
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 2 18:18:40 2020 +0100

    [ci] changed output text for successful cpu test run

commit 7e4f15365f18d2431c9b9cc1d567508a6c15f677
Author: stnolting <stnolting@gmail.com>
Date:   Mon Nov 2 18:18:08 2020 +0100

    [rtl/cpu] fixed bug in compressed instructions decoder (introduced with last commit :( )

commit 20a55dd19c82165bab09cbd7dd9939c6d50d9ae0
Author: stnolting <stnolting@gmail.com>
Date:   Sun Nov 1 00:38:54 2020 +0100

    updated changelog

commit 25fa693b2b46f560676300e31b26e5361115ac4f
Author: stnolting <stnolting@gmail.com>
Date:   Sun Nov 1 00:28:56 2020 +0100

    [rtl/cpu] hardware optimization; reduced hardware footprint, shortend critical path

commit 56c9d3e150b7b224fed754135c0924e3a26f5517
Author: stnolting <stnolting@gmail.com>
Date:   Sun Nov 1 00:27:53 2020 +0100

    fixed bug in instret/cycle carry logic

commit 44e720ec69f2a533899357aca8a5fe05a54a04b9
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 29 21:28:43 2020 +0100

    [changelog] update

commit 8f0b1e6562e5d7fa7cae0db05206941ab91e0d31
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 29 21:27:55 2020 +0100

    [rtl] clean-up; modified co-processors system for future extensions (looking at you bitmanip)

commit 381044745b0b22c689de106961d4c2be16a5e00e
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 29 14:04:25 2020 +0100

    minor edits, optimizations and clean-ups

commit 3904793c5f0ca5d384f9e1f13267f2aec970a650
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 25 22:12:50 2020 +0100

    [sw/FreeRTOS] Added a more sophisticated demo application ('full_demo')

commit c7991b544a950b37b91ffdaa8d6f1ca79980dd26
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 25 22:05:05 2020 +0100

    [doc] updated documentation

commit 0cc1c683b0620a33f9b7183e8ef27e7bbc6cca59
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 25 22:03:24 2020 +0100

    [rtl\processor] removed processor's >priv_o< signal; added >tag< signal to Wishbone bus (wb_tag_o)

commit 275da1cd16cd03a5282f53525f5594e4b904e735
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 25 22:02:03 2020 +0100

    [sw/linkerscript] minor edits

commit 1ccfc037a7afdb1e9735877bce208130747f2d87
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 25 21:09:33 2020 +0100

    [sw/makefiles] 'main.asm' debugging file now only uses .text section for disassembly

commit 7c63304c6e0e85f7f9ca9ddc4f374512065c457e
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 24 16:41:30 2020 +0200

    minor edits

commit 9e35d4adadd667c56f43bbf992ea6ee884861b51
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 24 16:37:30 2020 +0200

    minor edits

commit c9d213bf94e05be7c691dac1e74f75da66ab875b
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 24 15:57:12 2020 +0200

    [doc] updated documentation

commit 0a3b269e20731c8ec9e3d940add36be3bb46ef3e
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 24 14:55:55 2020 +0200

    [doc] updated online documentation

commit 919d733b67fcdc8241cef58e083ec6795bf043e2
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 24 14:55:26 2020 +0200

    [doc/figurs] added exemplary axi SoC setup figure

commit c554f5d218aafacdbf01639aae357e9e0e1da26d
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 24 13:49:19 2020 +0200

    [readmes] updates; added links

commit e5472534e38601abf6049553bce3b052d24208d0
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 24 13:47:49 2020 +0200

    [sim/ghdl] added AXI4-Lite wrapper to simulation source list

commit 797985a151d6c2060b1fc48bc4ef3bb0f2b4d18f
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 24 13:47:01 2020 +0200

    [rtl/top_templates] added AXI4-Lite Master Interface wrapper for processor

commit 2c686f9bd23be8845e46e950c86288aa7d34e04c
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 24 10:23:40 2020 +0200

    [rtl/processor] updated pre-built blink_led example image

commit 50bc6b12918c04dc484601bd9c633b4a88465f61
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 24 10:22:36 2020 +0200

    [sw/cpu_test] some code optimizations

commit 4903248ba9685bb18dc468f38b69559696f8146c
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 23 23:31:20 2020 +0200

    [changelog] updated changelog

commit 53a73e0b0c7e1c660e5016be3ca591cc4eec49bb
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 23 23:30:02 2020 +0200

    [test_bench] removed obsolete 'MEM_EXT_REG_STAGES' generic

commit 4d68f7fe204fb038941c5b4c1410c0161935d968
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 23 23:24:11 2020 +0200

    [rtl/external_memory_interface] completely reworked external memory interface (WISHBONE)

commit c951849d61cb41c013ae82fb18968d62b16b8057
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 23 23:23:17 2020 +0200

    [rtl/processor] removed obsolete 'MEM_EXT_REG_STAGES' generic

commit f6cb43bcf8fd5f9cc40e9355a49bfd9a17deeb87
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 23 17:21:52 2020 +0200

    minor edits/updates

commit 8bf58a3c831af644d8a2181676ede69ef5dff0f4
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 23 17:20:26 2020 +0200

    [sw/cpu_test] fixed broken CPU test program

commit ae84d57d96bc0cb6025be315a5c7d58fa41ce079
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 23 17:18:00 2020 +0200

    [sw/example] added new example program: hex viewer / memory inspector (read/write/dump memory locations by hand)

commit 387f412f78d55d934363de7eee0efea5bc43b8b0
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 23 17:14:55 2020 +0200

    [bootloader] fixed minor bug that prevented executable storing to external memory (when no IMEM is implemented)

commit e1212d81d4e96c02cc7870bcf563121c5619b436
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 22 22:37:03 2020 +0200

    [twi] added control register bit to enable/allow or disabled/not_allow SCL clock stretching by peripherals

commit 3f3f79046969876a55b24677ab76d7604329ef69
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 22 20:29:25 2020 +0200

    [doc] updated documentation

commit eb6609ef31c9f07f4e404ff5cd0f1f4d5e90ae16
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 22 20:26:18 2020 +0200

    [rtl] added 'i/d_bus_priv_o' signals to CPU.top and 'priv_o' signal to CPU.top to show privilege level of bus access

commit 6eb0ad83ef7ff08fa36f53e57d7af927b09e336a
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 22 20:21:32 2020 +0200

    [rtl] updated pre-built bootloader image (due to RTE modifications)

commit 54c203f023c8f6968cc395f2578507bbb05f328f
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 22 20:20:45 2020 +0200

    [sw/rte] fixed print_version function

commit 1e000fe06cf1bca1683306724ed8f241f58ac5c0
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 22 20:11:39 2020 +0200

    [rtl] updated pre-built blink_led image (due to RTE edits)

commit 7965404a035f0a6b95bc5681e02b21bcac560154
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 22 16:47:29 2020 +0200

    modified some source code comments

commit 4f6c90dcb480c469e7943f98daee7ed88f491a3c
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 22 16:45:57 2020 +0200

    [sw/cpu_test] improved PMP tests

commit ea03d9714873753d48fe111f8aceefd72a085ed2
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 22 16:43:26 2020 +0200

    [sw/lib] fixed bug in goto_user_mode function (that might have caused stack corruption)

commit 38fcd8d197912495a603dadbda5359c852877f93
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 22 16:42:51 2020 +0200

    [sw/lib] minor edits (comments and console output formats); minor performance optimizations

commit b77fd782c102948266dd4f97cb48716f80c96c94
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 20 21:42:37 2020 +0200

    [sw/cpu_test] added FIRQ1 test (via GPIO; GPIO.out is connected to GPIO.in in testbench)

commit 71d33ef65386837faa05fe2c5e825bf3180719c9
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 20 21:22:58 2020 +0200

    [changelog] update to v1.4.5.9

commit 8c755ca3af964ecbfe60aa35a48ce053b8c2d985
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 20 21:21:20 2020 +0200

    [sim] increased default GHDL simulation time to 6ms

commit 040d3dd422950582c6f90abfef2428baa0288429
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 20 21:20:44 2020 +0200

    [sw/cpu_test] minor layout fixes

commit 65ef1027e24d4777081c76858d5f0c020d4c5b0c
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 20 21:20:12 2020 +0200

    [rtl/cpu] fixed bug in WFI instruction

commit 2669e3c02d9dfda76a5a851e9d101b64afc3d304
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 20 20:11:13 2020 +0200

    [sw/cpu_test] clean-up; more specific console outputs

commit 8171ff2875db165700dcb1099b7c8732c567cba7
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 20 19:53:51 2020 +0200

    [sw/rte] rte's hardware info function now also shows PMP functionality

commit 32385e543e4f84731afa0331b54e8a9917d8e477
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 20 19:53:15 2020 +0200

    [sw/lib] minor comment edits

commit 586ab79c1c70130c165fc1e103cabfc777d3b4da
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 20 19:52:25 2020 +0200

    [rtl/cpu] code clean-up

commit 6509cce14b3dafdd76d32a8e76e4a8d04badc67a
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 20 19:51:55 2020 +0200

    [doc] updadted documentation

commit f3ece25e50502bfd694b0cda90eb6eaa69ec144e
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 20 19:51:32 2020 +0200

    [rtl] machine timer interrupt is now available as top signal (mtime_irq_i) if processor-internal MTIME unit is not implemented

commit 9316d11cc0d0515848e099852c783c9fff0485de
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 18 18:44:45 2020 +0200

    [sw] minor doxygen clean-up

commit bd741f12477dc6a2ec7cb78f21a103a1d44bc42b
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 18 18:43:39 2020 +0200

    [doc] updated documentation

commit 7bb25b6410906b4983441dbc97abc154c6880fbc
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 18 18:43:02 2020 +0200

    [rtl] minor edits

commit 61bc9dfc05006610b62af9c5bd1ec07f9cde6ada
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 18 18:42:38 2020 +0200

    [sw/cpu_test] added tests for (DEFAULT!) CFUs

commit 8293d40e0add93a4bb7f8ebecf2015264cc61f0c
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 18 17:43:42 2020 +0200

    [sw/rte] added CFU1 available check

commit 96d33ae583670dde939ec6b452dcc5d798e14322
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 18 17:43:10 2020 +0200

    [docs] updated documentation (for new second CFU)

commit 4f77375c4ac240c032456b0462fea0b4c27da600
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 18 17:40:56 2020 +0200

    [sim] added new cfu1 VHDL file to ghdl simulation script

commit 6cabf0c0930c01755987f184e462fab42938fb28
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 18 17:40:22 2020 +0200

    [rtl] updated HW version; added cfu1 component

commit b783a7140c1258f6996d15aa8e94328b021e1348
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 18 17:39:49 2020 +0200

    [rtl/processor] added CFU1 available flag

commit ee072131084696730591a93ff43cb4bee5e11a62
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 18 17:11:55 2020 +0200

    [sw/cfu] added software framework for second cfu slot

commit 6b19fc0ccae6ad251b9c67c158f697ddbb76095e
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 18 17:11:06 2020 +0200

    [rtl/cpu] minor edits

commit c93272355b30b48205794c919695b71545963785
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 18 17:10:35 2020 +0200

    [rtl] added new IO_CFU1_EN generic to enabled new second CFU slot

commit 0227cc651694450b4305de93760ab578a2014283
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 18 17:09:11 2020 +0200

    [rtl/processor] added second CFU slot

commit 5db2acaa5495dac5b3f02502598d3b10e6603c10
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 17 22:58:40 2020 +0200

    minor edits2

commit d0c5385d8a12b77d2ca2616aa28efa962e53568a
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 17 22:58:17 2020 +0200

    [sw/cpu_test] added test to estimate bus timeout latency

commit 326444380a4d438eb6452e2d70390fbe6e99271f
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 17 21:32:43 2020 +0200

    [rtl/cpu] minor code edits

commit 3f89ff9b25e452eab11bd61f8260820d346f707f
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 17 21:21:54 2020 +0200

    [sw\image_gen/uart_upload] increased delay for bootloader response check

commit 3d6bbb1f328a73c1ce693a6938958c1bd1a5e029
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 17 21:21:00 2020 +0200

    [bootloader] fixed missing newline in console output

commit 8a3027e30a4a7fc6ce3093c067e26a353c009c32
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 17 19:20:02 2020 +0200

    [rtl/cpu] fixed version number

commit 70840485514a8c9daff4dc878b7532794993d2c9
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 17 19:18:04 2020 +0200

    [docs] updated documentation

commit 3de295379f93ed42c6769f3eaa1c0ecbfe01f5ea
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 17 19:16:46 2020 +0200

    [sw/bootloader] added 'fast_upload' command to bootloader (used by makefile's new upload target)

commit 56a6089980c66a7dc6bfca928014f6f7f93231eb
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 17 19:15:09 2020 +0200

    [sw/makefile] added new target ('upload') to directly upload an executable from the command line

commit c31cf18680c965f2f6ffe070dd8204b3a533f34b
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 17 19:14:17 2020 +0200

    [sw/image_gen] added script to directly upload an executable to the bootloader from the console

commit c18d564c6c49d65b946809e4effc6251db5a44f5
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 17 11:24:57 2020 +0200

    [docs] updated change log

commit 1e7bd7bb9bdc8b8e01546e0d61579647cc8740f6
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 17 11:24:11 2020 +0200

    [doc] updated coremark performance results (when using FAST_SHIFT_EN option)

commit d4842a01465395ea430b20c1be72420e1928368f
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 17 11:22:10 2020 +0200

    [rtl/cpu] minor edits

commit 78bee91b1375ff0035e44fe2be9aa32ff07e6422
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 17 11:07:54 2020 +0200

    [rtl] added new generic FAST_SHIFT_EN to enable fast (but large) barrel shifter for shift operations (default = false)

commit 99c94460e15b0e6f52f82d0b2c0c4b0db676d752
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 17 11:06:27 2020 +0200

    [rtl/cpu] added option to implement fast (but large) barrel shifter for CPU shift instructions

commit f90464ae8174000bb51342c52aded868677be0e1
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 16 21:24:25 2020 +0200

    [rtl] updated pre-built blink_example image

commit 077186e141aeee0ba164228112c6f2e624e8dfcd
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 16 21:20:22 2020 +0200

    [doc/changelog] updated to v1.4.5.2

commit 8a54c7bdd9db0aa2843f389638ecbe076933f90d
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 16 21:19:56 2020 +0200

    [doc] updated data sheet (mzext csr bits)

commit bc6b2e89b57d7876f6486b087235af7b83fdcec3
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 16 20:14:05 2020 +0200

    [sw/rte] added PMP available check

commit f91779b74b13086f8ec9dd9768418a685e6d1ec8
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 16 20:12:08 2020 +0200

    [sw] added C definitions for mzext csr

commit cfd0b7bcef6d2d3d004bf08ae3698832f1989473
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 16 20:11:33 2020 +0200

    [rtl/cpu] added flag to mzext csr to check if physical memory protection is implemented

commit ca4b9200f59c809fa70b60e898ffa18839113d88
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 15 19:29:17 2020 +0200

    minor edits

commit 05d06d31069f83eb3dfd7005029a54efc09bdc28
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 15 19:19:16 2020 +0200

    updated change log

commit 9d38b493d64c1818d49225ad4928e3f4176cd942
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 15 19:16:51 2020 +0200

    minor edits

commit 908f5d55a33ff610778d6f74c43ee8715fa36e83
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 15 19:16:35 2020 +0200

    [sw/cpu_test] refined illegal_instruction test (now also testing mtval value)

commit f4239a7858cf8c996c5b880e38a64d4dff463e63
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 15 19:15:44 2020 +0200

    [rtl/image] updated blink_example VHDL image (due to modified RTE)

commit df7ad1793eda211e5bd5049d89940388172f3957
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 15 19:15:01 2020 +0200

    [sw/bootloader] updated bootloader

commit 963ecbc5a426b36e74a31f8557f1cdcee1eeac91
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 15 19:12:12 2020 +0200

    [sw/rte] fixed bug in RTE: debug handler was not always showing the correct MEPC value

commit 423eaaf88b14ffbb124d81d5cd70a6d88b1d9ba8
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 15 19:10:21 2020 +0200

    fixed _unprecise exceptions_ (mepc and mtval did not always show the correct values according to the instruction that caused the exception)

commit 9f5b2a57e85bcec97c2f8f0e63d722621e2985ed
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 15 17:02:42 2020 +0200

    [rtl/processor] added assert.warning to show selected Wishbone protocol when using the external memory interface

commit b45c76731b0c7ed8c0f2de9ea6a3d328bf3a2a54
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 14 20:30:19 2020 +0200

    minor edits

commit d367142855c530c0170b6d54978fb96bdb9cf9b4
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 14 20:29:57 2020 +0200

    fixed broken freeRTOS makefile

commit e83f0f8bf909aa2ff8cd72632bde4f5d6e1df5f8
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 13 18:24:35 2020 +0200

    linked latest release!

commit cd48d5a7fb2ed4554ef48dacbf49f8b8f8a862f9
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 13 18:04:07 2020 +0200

    updated pre-built blink_example image

commit 3ddbcfaf02fce0ca75e311d6042411289d898b0f
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 13 17:51:48 2020 +0200

    updated to v1.4.5.0

commit 8e6234ec8d0a40e2d5807b63657fb986219396c0
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 13 17:50:56 2020 +0200

    removed strange character...

commit 1a5105f0b58abe3e2b00e248f2298d1620d679cf
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 13 17:50:34 2020 +0200

    added official architecture ID

commit 10dd5314341715d2dea554a556de8e21fa4c44cb
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 13 17:48:30 2020 +0200

    the project has received an official open-source architecture ID (id = 19)

commit 53780dd4216358e287a0eedc31549cafa12b5e0d
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 13 17:46:03 2020 +0200

    minor layout edits

commit 16f9e6bf8afa98918578f98defece99e083972ec
Author: stnolting <stnolting@gmail.com>
Date:   Tue Oct 13 17:45:31 2020 +0200

    minor edits

commit a0fd277ab70e3115545cf3c9f2a926af7d8d3958
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 12 18:05:48 2020 +0200

    added bit reversal function (for later)

commit 68d2987d02c14883c630121a0c6e554b64412386
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 12 13:13:22 2020 +0200

    updated changelog

commit ea7272e2804b6932a3061d9260d71ef86aa81d99
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 12 12:24:34 2020 +0200

    updated performance results; added section regarding default makefile flags (gcc switches)

commit 0b0e479f68b4d99d1c2caaa4332aa302f4ff6dc3
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 12 12:22:33 2020 +0200

    updated version number

commit e0124269b042be97e35632cad85eb203ac284059
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 12 12:22:17 2020 +0200

    updated pre-built blink_led VHDL image

commit a5e281c32805286a840a7f55e64fc61645e25097
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 12 12:20:35 2020 +0200

    no init of ALL registers in crt0 when compiling bootloader (saves some precious BOOTROM space)

commit 45d5590931ff2565e67adfba1c13c0c50066c44e
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 12 12:07:11 2020 +0200

    minor edits

commit 4ecb96f8a417a10f8ba98b51ce0b7e0068b40476
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 12 11:34:27 2020 +0200

    updated performance results

commit d55a16a8064eae2f8c1f43f7baf27db6feba52a6
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 12 11:32:24 2020 +0200

    added notifier (assert warning) when using external memory interface: shows actual bus timeout latency

commit d83d8bb6093f94471864a2387ed742c3e74568e8
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 12 11:31:23 2020 +0200

    makefile now enforces 32-bit alignment of branch target (only relevant when using C extension) -> faster instruction fetch

commit 5fd59c83fa0f49c234ae07c706d7f337d3d3be9d
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 12 11:30:22 2020 +0200

    crt0 now clears ALL registers if not using E extension

commit 2e4894933c4921502a7b0c0698ed4bc7f6b0f539
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 11 20:55:09 2020 +0200

    updated to v1.4.4.8

commit 0b58c6edf10bad913ff7bf74398c1b4c994f5d44
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 11 20:53:21 2020 +0200

    updated synthesis and performance results

commit 28073c37eefae24d28a09a3aaca0a9a12bbe2b80
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 11 20:53:03 2020 +0200

    added issue engine

commit aff80a8fced98af4f6d09469861a5d95e06241e0
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 11 20:52:42 2020 +0200

    added new pipeline frontend signals (optimized IF engine, issue engine)

commit 9c738251fda97ae9660326618a1c1e5332c66d33
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 11 20:52:13 2020 +0200

    optimized pipeline frontend: simplified IF engine, added issue engine; less hardware utilization, faster instruction fetch after taken branches and jumps

commit 92798d0674a00fe4e7dfadca5e2f7ca504719984
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 11 19:42:31 2020 +0200

    whitespace removal

commit e07f69d3d9a38aced96b3a9d531945e2020a311a
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 11 19:11:55 2020 +0200

    minor optimization in access logic

commit 488338d9580fd266794157b8e7d93097e49e9f3e
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 11 16:46:01 2020 +0200

    updated changelog

commit c2bbdff23ff51b9a31725f11179885716edc0c5d
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 11 16:45:50 2020 +0200

    added more details regarding wishbone protocol modes to section '3.4.4. Processor-External Memory Interface (WISHBONE)'

commit 7a9d89fadedeece933ea30370afbb05387298985
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 11 16:44:52 2020 +0200

    added wishbone ram support for classic wishbone transactions

commit 1de7f5d3b82864fb6aaf5ba59d28c749ebadfa1a
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 11 16:44:25 2020 +0200

    external memory / wishbone interface operates in standard/classic wishbone mode by default now; pipelined mode can enabled via packages's wb_pipe_mode_c constant

commit e5dbabab9f3bc38a1ddfeb2ab2402faca243f12c
Author: stnolting <stnolting@gmail.com>
Date:   Sun Oct 11 11:06:45 2020 +0200

    added PMP cfg-lock test

commit 23806cfe693a64914d93b3d288e28d186834fb41
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 10 19:47:21 2020 +0200

    instruction fetch address output is always 32-bit aligned (even for compressed instructions)

commit 84fb5c700f10301d96f63a2ba8fbb99698a89d40
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 10 19:43:06 2020 +0200

    minor edits

commit c8275554f965ccc391bd0468a0baaf59a5432120
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 10 19:40:58 2020 +0200

    minor format edits

commit c358ffe831bfda01cb94ba8fcd1fd574e87b065d
Author: stnolting <stnolting@gmail.com>
Date:   Sat Oct 10 18:34:23 2020 +0200

    fixed typo in UART sim_mode flag; minor text edit

commit 80d2e4aa01b093c304be69011af8f122fda55886
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 9 18:29:08 2020 +0200

    added change log link; minor edits; fixed internal links

commit 1ed12fa22a225e9cb38070b29a56eda2cf02c32f
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 9 18:28:28 2020 +0200

    moved project change log from NEORV32.pdf to CHANGELOG.md

commit 1dcfe287a32d0385578549c6357c3190d0804477
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 8 20:42:47 2020 +0200

    added new global bus_timeout_c constant to configure bus access timeout

commit 9a5a3f3017b84a3de80e3b097b3d0a137b041c8e
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 8 20:42:19 2020 +0200

    removed CPU's BUS_TIMEOUT and processors's EXT_MEM_TIMEOUT generics; bus timeout is now configured via bus_timeout_c in VHDL package file

commit 8b790ca0eafe39f38faa89219f3dad29f5836bff
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 8 20:06:58 2020 +0200

    extended diff in time test

commit 7070abe1d3f657032aef1fed4eb7f7856c6acd24
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 8 19:34:06 2020 +0200

    updated documentation

commit 6f772c3d201f1c3950a001290202c6ecaa699ff1
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 8 18:48:20 2020 +0200

    added CSR pseudo-write access test, where rs1=r0 (no actual write access performed)

commit b11103666b6e229c95c766268b7067221fa13d8b
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 8 18:47:08 2020 +0200

    removed DEVNULL unit

commit d06fa845b8ec56b23027de7dee6a6bf13b31ab62
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 8 18:42:43 2020 +0200

    mcause CSR can now also be written

commit e696c70ec95c274f21ab459f10194cf18d749e9a
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 8 18:42:01 2020 +0200

    fixed: trying to write to a read-only CSR will correctly cause an illegal instruction exception

commit a3e90ef73b41e719a44ec44c960db601ecaba8d3
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 8 17:52:17 2020 +0200

    minor edits; removed DEVNULL stuff

commit ee03d192adbc1dae1a36a841023e418525d36a98
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 8 17:50:50 2020 +0200

    edited default UART simulation output file names

commit 10eaa14543701ffccf1979aa0511ea808f706598
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 8 17:50:08 2020 +0200

    edited HW analysis output formats

commit 11ba18e4928afa2a872ccbef803f835526a09fee
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 8 17:49:19 2020 +0200

    minor edits

commit dcf993f423600ff4e002a0b056d9ea0df5e34c9c
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 8 17:48:41 2020 +0200

    relocated TRNG base address (is now 0xFFFFFF88)

commit ea39d9dec73a76eb88ad89c939c20b68f83261fe
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 8 17:46:19 2020 +0200

    added console, text and data simulation output features

commit da3481f027c892543071aa78f52d5c973ac59519
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 8 17:45:26 2020 +0200

    removed obsolete DENULL vhd file

commit bc36cc252891dd56d8bbbc3cbc9f8198e4ac1785
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 8 17:44:24 2020 +0200

    removed DEVNULL available flag

commit ccb4a26ca23c56183cc070e608f7a435fed57ab4
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 8 17:41:28 2020 +0200

    removed DEVNULL and DEVNULL enable generic

commit 2d896711016f648bbd09c1a456ee39eac71d004c
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 8 17:39:58 2020 +0200

    removed DEVNULL peripheral device

commit 97d87659d5922ce8e23ecba85229896464682138
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 7 21:04:20 2020 +0200

    writing illegal values to mstatus.mpp will always set machine mode

commit ad481b9cd03f1590c26398c856c1e5f35d8a218c
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 7 20:59:36 2020 +0200

    updated data sheet

commit 3077aefc0b8670d700895a4654614fbc6677334b
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 7 20:58:09 2020 +0200

    simplified imem/dmem access logic

commit 2b5858fbbe0668ef13b5a593c50814e3db0f2332
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 7 20:54:54 2020 +0200

    updadted pre-built application image

commit b732c503e8b7239982108ad9c411af6610e02be7
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 7 20:49:06 2020 +0200

    simplified ALU core function set; removed cp-mux in critical path; control code clean-up

commit ec3880f7fedf92b6110f4eeace97e828fb928dca
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 7 20:48:25 2020 +0200

    code clean-up; added CSR address list

commit 5ddaf4569c04f49bf896968c6db183a07ff73a56
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 7 20:46:09 2020 +0200

    added imem/dmem alignment check

commit f45694c237cd9b6ecb08389a2212407dda1d2a2e
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 7 20:45:17 2020 +0200

    minor fix

commit 6603a0c513785e28dcb5b53c5702d686a8ddff26
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 7 18:53:24 2020 +0200

    added build time output

commit 85856710a59d1edd88151950b32a1c723aa119c8
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 7 17:11:07 2020 +0200

    updated ALU input operands

commit 5deaa342a7330941efb245141ea60e2563b2b39d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Oct 7 17:00:43 2020 +0200

    minor edits

commit e203f1ffb48ec8b7293ccca2dad2c72e350f2a31
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 5 19:36:37 2020 +0200

    minor updates

commit 06c9fa81ba1e2609563d00e2c5be4de6aad3fe4b
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 5 19:36:20 2020 +0200

    added external memory interface test

commit 3492ed77ab0baa0de339cbb6352a1f601242052f
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 5 19:35:55 2020 +0200

    ACK signal has to be zero if there is not valid CYC signal

commit 43785fc05b8e5543d85c65858823da4568bf9a28
Author: stnolting <stnolting@gmail.com>
Date:   Mon Oct 5 19:35:29 2020 +0200

    fixed error in external memory interface (error during instruction fetch)

commit b25e152b13228861152629506760d414f566c9f9
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 2 18:51:01 2020 +0200

    updated documentation

commit b06f10fd4f9040846d5848aae6c997455ca6ada2
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 2 18:50:31 2020 +0200

    [m]cycleh and [m]instret CSR are finally 32-bit wide (and RISC-V complaint)

commit 64077cb4ebf5e478425469128a6ae90772b29810
Author: stnolting <stnolting@gmail.com>
Date:   Fri Oct 2 14:15:37 2020 +0200

    minor edits

commit b908c7f76c9c189005cb9daa577632eedc7be908
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 1 17:39:54 2020 +0200

    updated documentary

commit 785e049e21438b1361967cf2dc7ed51f7c4dd934
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 1 17:30:36 2020 +0200

    added missing ALU input signals

commit 4878e647299546e963fdfb2284121d7e36d45cec
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 1 16:29:34 2020 +0200

    ALU optimization

commit e55d4003c40e0770a1b7321f28a235d329ddfe6d
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 1 16:29:01 2020 +0200

    minor edits

commit bd6d0d02439aae1f0cb13630e2060a63a051524b
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 1 16:28:20 2020 +0200

    minor bootloader edits

commit 04761d69884e01596bca215fef5a64215d8fb29c
Author: stnolting <stnolting@gmail.com>
Date:   Thu Oct 1 16:17:22 2020 +0200

    added write to read-only CSR test

commit 9f39be4508114d220ebbd044d44a2bd2166fa74f
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 30 23:50:18 2020 +0200

    added CPU wrapper with resolved signals to syntax check

commit 40bb7867bf1e296d3a9755f7eec594ffdc62c0c5
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 30 23:49:38 2020 +0200

    added CPU wrapper with resolved port signals

commit 05bbeea43980ba9210e849dcf30dd63cc601771d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 30 22:42:01 2020 +0200

    minor layout edits

commit e523024643f19c36ae629cff033d7f1f5dacc040
Author: stnolting <stnolting@gmail.com>
Date:   Sun Sep 27 21:11:04 2020 +0200

    added CFU interrupt capability

commit da2f300e7b13b2f85daec15100e25e78c8f06905
Author: stnolting <stnolting@gmail.com>
Date:   Sun Sep 27 20:53:06 2020 +0200

    added CFU hw driver dummy

commit 0862b2a739cd79102810ac02b95ee36d37afffa5
Author: stnolting <stnolting@gmail.com>
Date:   Sun Sep 27 20:43:09 2020 +0200

    added (dummy) CFU hardware driver source files

commit 5135e93aa3eb6fc032f72078eb38035f51662147
Author: stnolting <stnolting@gmail.com>
Date:   Sun Sep 27 20:40:10 2020 +0200

    doxygen comment fix

commit 95254a28f3a99a4e803ecca3c49cebdec7333eca
Author: stnolting <stnolting@gmail.com>
Date:   Sun Sep 27 19:48:59 2020 +0200

    updated data sheet

commit 9f6f0400bb912e8baf8e9f3d9cb28016981edcc1
Author: stnolting <stnolting@gmail.com>
Date:   Sun Sep 27 19:40:14 2020 +0200

    minor edits; code clean-up

commit 7eeaff8468ff8896e4c868d634ac77471473a884
Author: stnolting <stnolting@gmail.com>
Date:   Sun Sep 27 19:38:14 2020 +0200

    updated synthesis results

commit ff1b233fb83eb5534eaaf106dddb94fa9a6d1e45
Author: stnolting <stnolting@gmail.com>
Date:   Sun Sep 27 18:55:51 2020 +0200

    control optimizations; CSR access instruction take one cycle longer to let side effects kick in

commit c49507e674d90ea2c25a0a35c5c8094413fd6d62
Author: stnolting <stnolting@gmail.com>
Date:   Sun Sep 27 18:55:14 2020 +0200

    further logic optimizations

commit af105fdfed454880db1f93bb8e31386c70c11e9c
Author: stnolting <stnolting@gmail.com>
Date:   Sat Sep 26 15:37:12 2020 +0200

    updated data sheet (changelog)

commit 7d21f1201a2fc816306118657e4fc453bae41ca5
Author: stnolting <stnolting@gmail.com>
Date:   Sat Sep 26 15:36:58 2020 +0200

    removed 0 input for ALU input mux A

commit 622222a99d407c30581adcbc24c856405557dfbf
Author: stnolting <stnolting@gmail.com>
Date:   Sat Sep 26 15:32:31 2020 +0200

    further ALU operand mux optimizations

commit 3d67970a7dae1cc2116c30f35e88f0512e2ebf5c
Author: stnolting <stnolting@gmail.com>
Date:   Sat Sep 26 14:13:05 2020 +0200

    updated new ALU operand logic; added more details (operand C mux added)

commit 7c8956deb156333a3ff8b74a00c10fc21df01292
Author: stnolting <stnolting@gmail.com>
Date:   Sat Sep 26 12:18:09 2020 +0200

    improved ALU operand logic

commit aa631f44bc642cfd4ca5f5e1a3821d20f7546ba7
Author: stnolting <stnolting@gmail.com>
Date:   Sat Sep 26 12:05:18 2020 +0200

    fixed error in CSRRWI instruction (introduced with version 1.4.3.1)

commit 7a819a45f7b9ccca59e6c7c0fcfa89ed28f9b751
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 25 21:28:15 2020 +0200

    minor layout edits

commit 5ea21027f186e6ab13c655019ab3c2c43d6129b9
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 25 21:21:04 2020 +0200

    updated data sheet

commit 5643c2927ac9be2621f7fba94c03b03f5d80b177
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 25 21:18:31 2020 +0200

    removed zero-insertion logic

commit f5f8c3b7534fb06f1a0d2c540ea71518cb720b3a
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 25 21:17:53 2020 +0200

    r0 is now a physical register; no more zero-insetions logic required: smaller hardware footprint and shorter critical path

commit a22c1baa2def28503f49d8f56d6cef0db0ac432a
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 25 21:16:04 2020 +0200

    added processor top wrapper with resolved port signals

commit 06234ab597428189f1c06ad813cb5da6c3473561
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 25 21:14:02 2020 +0200

    added rtl/top_templates HDL source folder to simulation check

commit 4ba218dab99c598ee6a5bd5273b355b8eb7381fd
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 24 22:35:38 2020 +0200

    minor edits

commit 83e5bde937ea896fe5ec84189d94931250d026ec
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 24 22:35:12 2020 +0200

    fixed GPIO labels: in and out ports are 32-bit wide

commit e82e6358dd58958cf0af6254680b9d55fb169e4a
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 24 21:46:57 2020 +0200

    minor edits

commit ac98989e19547b936563305264195a9feaded4a3
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 23 20:53:10 2020 +0200

    minor size optimizations

commit ce119fc0f6314fefa305eabf69b42dc6225f7124
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 21 20:05:08 2020 +0200

    minor edits

commit 284c5a9c91da0bdced7532bae35028832961ae92
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 17 20:52:14 2020 +0200

    minor control optimization

commit f3db918d05ed9040990470e5ba925aeeb7df51f4
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 17 20:30:53 2020 +0200

    clean-up of CPU's cp interface and bit clear operation

commit a959149336be4bbfe1476f84fd49501da09a48c7
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 17 19:17:03 2020 +0200

    updated default application image

commit 9b465c801f6d4390ee101b3ad920fe962872f8e4
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 17 19:16:54 2020 +0200

    minor edits

commit 21aec8e06fe28a2acc52d724f32c1673987879dd
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 17 19:10:37 2020 +0200

    updated default application image

commit f88d0af88a7c7b304e04015c3255c8f1f8c8c7d8
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 17 19:08:27 2020 +0200

    added note to unimplemented FIRQ1(gpio) test

commit e2df91f0fa35f8fa572c12d52c8ef62398c461bd
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 17 19:04:48 2020 +0200

    RTE.setup: added warning if CSR system is not implemented

commit ab55d54882dc6e3d85243ba1e26dc483008b8689
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 17 18:59:33 2020 +0200

    added option to disable auto-boot sequence

commit 8e468756ea77dbdef50d23d7bb25ba36b132beac
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 17 18:59:05 2020 +0200

    minor edits

commit 4e0166a04cae93371aaf57a8f24069588cadf82d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 16 20:34:01 2020 +0200

    removed obsolete memory configuration stuff from bootloader

commit b8dc3a258ea7260c56820786c3f195a47e9be56f
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 16 20:33:24 2020 +0200

    updated pre-built exectuable images

commit 172cd3465a972a5422dd445d125f2e4299340bd9
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 16 20:32:58 2020 +0200

    updated data sheet

commit 90b456772e2192c41d85497256fd93b353b10edd
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 16 20:32:41 2020 +0200

    clean-up

commit ceb12dbed27575104773ecabd6b416e705655756
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 16 20:31:42 2020 +0200

    clean-up

commit 14a922fe1233affb947cfcd2226ed6dbe691260f
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 15 20:40:25 2020 +0200

    fixed HW version number

commit 424217acb82a6e51a4625013591e1915d7637a30
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 15 19:26:42 2020 +0200

    minor edits

commit 15d45e7458a2b3ee21e70eae0c4553468aee81ba
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 15 18:53:00 2020 +0200

    minor optimization

commit 121e9e58c1ded854f4db1e92609921682645eafc
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 15 13:48:25 2020 +0200

    added CFU

commit b33ecde17d2f2e75eee622df366a5816b6993871
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 14 22:44:47 2020 +0200

    removed obsolete memory configuration generics in processor entity

commit d26e5d4eeb4de3ba127a386c655949b8e1193324
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 14 22:12:40 2020 +0200

    updated external memory interface (wishbone gateway) for new memory configuration options

commit a4e2ab889b073d4f0132f0bbafd5ccea9779fd32
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 14 22:04:51 2020 +0200

    minor updates

commit 57f007ed8df8184d3376b22ce82445b3a618ee57
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 14 22:04:27 2020 +0200

    updated SYSINFO regs

commit 3ecc240a6245efcc91b946347fe8e6bf2fe8e262
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 14 22:03:58 2020 +0200

    crt0 now uses stack configuration from linker script

commit cd848850d82055289163a03a3d284634f1032d6b
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 14 22:03:29 2020 +0200

    minor edits

commit 8bb47577696dad1925d5f39c906677649486e772
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 14 22:03:09 2020 +0200

    added default CFU signals

commit dc0cbecb4f1c68458db7d8db626bff1ed90b5797
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 14 22:02:52 2020 +0200

    package update for simplified memory configuration

commit ec549ece4f4b150b8f1c5e0cbab6581a673ff667
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 14 22:02:25 2020 +0200

    sysinfo now provides info about IMEM/DMEM size instead of I/D space size

commit fa5112a4e260c6ef3a8b713202df168936cf9496
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 14 22:01:02 2020 +0200

    simplified memory configuration (removed I/D space_base/space_size generics)

commit 2ca0507410c0780aa96507313ee4b6f116e8d226
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 14 22:00:43 2020 +0200

    simplified memory configuration (removed I/D space_base/space_size generics)

commit fd321e33b726c0547aeee0ac8d0b92f4148b8048
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 14 21:59:55 2020 +0200

    added CFU interrupt (cia fast IRQ channel 1, shared with GPIO)

commit 64407d40825a4f0d3832b1852b2a0a0c33bac691
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 14 21:57:40 2020 +0200

    linker script now provides stack init

commit ae340b31984079e2fb2347ebe0e06e5f51931fe6
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 14 10:03:56 2020 +0200

    updated docs

commit 8386169176379d8d7f9a55adc5ad2a31dab24f06
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 14 09:39:52 2020 +0200

    minor edits

commit dfcb4a8a4ebba8e64af5b119c8a75ae4f55e5564
Author: stnolting <stnolting@gmail.com>
Date:   Mon Sep 14 09:39:18 2020 +0200

    output format edits

commit 91fa2cbe71afc7e888f9f2e9595ad203e59387e5
Author: stnolting <stnolting@gmail.com>
Date:   Sun Sep 13 21:22:58 2020 +0200

    added CFU interrupt option

commit da0c35f18ac6a0787c879ffd6881ffbec83959af
Author: stnolting <stnolting@gmail.com>
Date:   Sun Sep 13 20:47:12 2020 +0200

    bug fix

commit 4674aab2dc8d76f80c86bad3537efd8c8b33c1ee
Author: stnolting <stnolting@gmail.com>
Date:   Sun Sep 13 18:33:21 2020 +0200

    added CFU regs and made GPIO_INPUT writable (for pin-change IRQ enable mask)

commit 0ea028ea19df00650b3e0b46ad44d253a9eb3a08
Author: stnolting <stnolting@gmail.com>
Date:   Sun Sep 13 18:24:58 2020 +0200

    added function to configure GPIO.pin_change_irq_en_mask

commit 42706d2261477ad93944e7ec64f7541787eaddc5
Author: stnolting <stnolting@gmail.com>
Date:   Sun Sep 13 18:24:21 2020 +0200

    added mask register to select which input pins can cause a pin-change IRQ

commit bbc824a2234ff31392f4c9c0a2e6c4a4881bdbfb
Author: stnolting <stnolting@gmail.com>
Date:   Sat Sep 12 20:17:21 2020 +0200

    added CFU available flag

commit 25a7bcb47f96151b56ce3a4686d8750c876c8632
Author: stnolting <stnolting@gmail.com>
Date:   Sat Sep 12 20:16:28 2020 +0200

    added CFU; optimized timing of processor-internal clock generator

commit d311f177cc92af20e7a3815f95218ec52451bdac
Author: stnolting <stnolting@gmail.com>
Date:   Sat Sep 12 20:15:44 2020 +0200

    added CFU enable generic

commit c5d31f2b903bf18fa1e0fd869720da2d69618ccd
Author: stnolting <stnolting@gmail.com>
Date:   Sat Sep 12 19:51:48 2020 +0200

    added cfu to sim sources

commit 6adb3ae325becfb437176555fbe09e07ae31bd58
Author: stnolting <stnolting@gmail.com>
Date:   Sat Sep 12 19:51:10 2020 +0200

    added new IO module: custom functions unit (CFU)

commit a5a20e0efef3ac352f80cdaa67fe5c8b75d8c344
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 11 22:55:32 2020 +0200

    removed CSR_COUNTERS_USE generic

commit cfa3413d03aa99b4ebf91ef8aa31b42a8dd5f38c
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 11 22:54:12 2020 +0200

    removed option (CSR_COUNTER_USE) to disable CSR counter since they are mandatory according to RISC-V spec

commit 1d2058e91d9986a9b9292788b6147af6e779a645
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 11 21:37:04 2020 +0200

    updated pre-built images

commit 622d58f8582634fccd39cede713526aeb710b72d
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 11 21:36:06 2020 +0200

    minor edits

commit 77191df181d777442dda97e1ca8ebdb94b140c94
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 11 21:35:32 2020 +0200

    updated data sheet

commit 6940ea3caa112409da5df3fb4c68a3b2ae10f9bd
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 11 19:22:11 2020 +0200

    minor optimization

commit d991ae8b84ad9da9540f65186a37f5b3bdf63db8
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 11 19:09:06 2020 +0200

    minor edits

commit 310c0247cd6f7e1bf0bf29d99b43e77abd3b97e9
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 11 18:18:42 2020 +0200

    added sources (module) to the fast IRQ display of the NEORV32 RTE

commit 6ded2853b3982a3efceae6c1b0ff274a638d9b07
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 11 18:00:37 2020 +0200

    modified GARO tap masks

commit 863036a81ffd945f9fbb615377dc9e83aa45a55a
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 11 18:00:12 2020 +0200

    updated TRNG-related example programs

commit ecb803079bfc61d04f975635012bf5679497ccc1
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 11 17:59:26 2020 +0200

    updated software components for new TRNG setup

commit 89f64c956935b3b5f90679da30d56fbc5bdd58cd
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 11 15:03:38 2020 +0200

    reworked TRNG architecture and interface

commit c0cc9f269b827f2e232494cd02ad76851011f93d
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 11 14:48:39 2020 +0200

    made sanity checks concurrent

commit 414b9d5024d8d954f20e7421ac6e6d7a43652eef
Author: stnolting <stnolting@gmail.com>
Date:   Fri Sep 11 13:24:24 2020 +0200

    minor edits to prepare CPU for B extension

commit 4560c4d72c86fff9c05f4ef5251a07f79e8f9492
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 10 16:55:02 2020 +0200

    added simple example for mixing C & ASM (assembly version of blink_led)

commit 6644b0fa091ba2eb0e67d7295d121d5ef8929ebf
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 3 23:36:57 2020 +0200

    minor optimizations

commit 7c41aff32c8a88f90263cadbfaccc6566f15fce0
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 3 22:42:59 2020 +0200

    minor edits

commit 00e81bdbf4b8a2b2e43badff94b55881ea97bd2f
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 3 22:42:37 2020 +0200

    changed external memory interface register stages configuration to default value (=2)

commit 957ce7c82c0a002566b220ed95e9b1ea5f4f86a9
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 3 22:42:02 2020 +0200

    added more details to section regarding processor address space and external memory interface

commit 08ba82e08d1d3534a5b1041d2141fb5dc05693dc
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 3 13:22:32 2020 +0200

    minor edits

commit be2b588cb5a9685823a16d9e496c8f35240d9a7c
Author: stnolting <stnolting@gmail.com>
Date:   Thu Sep 3 11:13:02 2020 +0200

    typo fixes

commit ae096559cb82da1e5a4503e281430f0755ee125d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 2 21:06:00 2020 +0200

    added external memory interface signals

commit 652a63a2039fe6fa8e02aaca6f8e9e05a2d27f00
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 2 21:05:10 2020 +0200

    added more details to section 'processor address space'; fixed memory space configuration generic names

commit bcd23c1234de5aa9a90d3c4aa7d50e6ef688408d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 2 21:04:27 2020 +0200

    fixed bugs in external memory interface

commit a9ba93eed6a876957b8e1ec7147f12e08a1fa97d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 2 20:05:33 2020 +0200

    minor edits

commit 6845509b3d458e3e1542ee61591770c6141ac11b
Author: stnolting <stnolting@gmail.com>
Date:   Wed Sep 2 20:05:01 2020 +0200

    added option to configure latency of simulated external memory

commit 4851eaabd64ece7793d5f77c5d423e75daa36f51
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 1 23:24:46 2020 +0200

    updated bootloader image

commit d601e560dee7ed5e8a36118ac9f7f448f0c501ed
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 1 23:20:50 2020 +0200

    fixed error in GPIO access functions (they were still based on 16-bit GPIO ports; ports are now 32-bit wide)

commit 04d7f25d4368a39f90336968bbff86020fe16089
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 1 23:15:50 2020 +0200

    minor edits

commit 10485e628ee261294a7dbe8f2fbf2cb8cffac8c1
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 1 23:15:27 2020 +0200

    added FIRQ tests for UART, SPI and TWI

commit 7c530d6c1d81f335acdd329df48c63bb35c54ce2
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 1 23:14:53 2020 +0200

    code clean-up

commit 4e1868a7bb0ffefb7100099ec9b92c6c7e76d2d2
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 1 23:14:31 2020 +0200

    added test-if-busy functions for SPI, UART and TWI

commit 46005681e622e41833ffcbd6a45f52b4c7d92c32
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 1 22:03:55 2020 +0200

    updated documentation

commit e057b213ffc5ed16a56baf433cc309dfadd4c828
Author: stnolting <stnolting@gmail.com>
Date:   Tue Sep 1 22:03:30 2020 +0200

    fixed issue: using regs above x15 when E extensions is enabled will now correctly trigger an illegal instruction exception

commit 92df5839a74e83c577f71dc17451d3ade1ad8af4
Merge: 2044eb08 c5d86669
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 31 21:08:31 2020 +0200

    Merge branch 'master' of https://github.com/stnolting/neorv32

commit 2044eb08d5f8d8f7d5701f385bce32af038f7cfd
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 31 20:41:37 2020 +0200

    added README for SW folder

commit 446532c0848e53e073aec1641439148036999c09
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 31 20:41:12 2020 +0200

    minor edits

commit c5d86669c817b663a895b13324b915104e8b4187
Author: Stephan <stnolting@gmail.com>
Date:   Mon Aug 31 20:39:15 2020 +0200

    Added CONTRIBUTING.md

commit d6f1ea4bb7d78f108a56153470f3d0b091265fb0
Author: Stephan <stnolting@gmail.com>
Date:   Sat Aug 29 19:03:00 2020 +0200

    Minor edits

commit 1f85fe47721ce347ec77866e47c1c504bc36dddc
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 29 16:47:00 2020 +0200

    updated documentation for new version

commit 4671e35559426e62a2de6c47e9280651fff8036f
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 29 16:46:41 2020 +0200

    updated pre-built bootloader/app executable images

commit f826692b2b46e86e27c4fb937d8104fbca81934a
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 29 01:44:27 2020 +0200

    added note on conditional rom section assignment

commit da34a6714180d7eca54aef8fb45557806ad5d82a
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 27 19:00:01 2020 +0200

    minor edits

commit a76566f647859e777e603ba655221222c776bf0d
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 27 18:59:36 2020 +0200

    added README for rtl folder

commit 916bae5aebf2ff70291245b986648c8990f75554
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 27 16:54:31 2020 +0200

    minor edits

commit 9935c7943620acf4d9d317be47c1ef6c9645125c
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 27 09:18:35 2020 +0200

    GPIO ports are now 32-bit wide

commit 34ea286c06ec7dbdaf0190d86d3c62a95eb7206a
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 27 08:32:11 2020 +0200

    peripheral/IO devices can only be written in full word mode (=32-bit)

commit 9d70f5017af6a7a4ee40a9b68d7acd3e2f2864f0
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 27 02:12:21 2020 +0200

    minor edits

commit faecb6c31a0d4abb54f8565975415169febe4923
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 27 01:08:30 2020 +0200

    added readme file to explain ci scripts

commit 92c4aa40d6c34ab7dbb71df684a5614fe379fbd5
Author: stnolting <stnolting@gmail.com>
Date:   Wed Aug 26 20:17:18 2020 +0200

    added option to disable status LED

commit 57dbd602e7e6fd6853f6de64315b03be7e881fc5
Author: stnolting <stnolting@gmail.com>
Date:   Wed Aug 26 11:46:05 2020 +0200

    updated pre-built executable images for default application (blink_led) and bootloader)

commit 7d03260a1e16b4ed4ed70d2b64269b239acd4019
Author: stnolting <stnolting@gmail.com>
Date:   Wed Aug 26 01:13:50 2020 +0200

    faste synthesis due to less copy iterations during memory initialization

commit e6b372f8a3f588ddf116b31ef079fbbf0c4c8644
Author: stnolting <stnolting@gmail.com>
Date:   Wed Aug 26 01:12:41 2020 +0200

    updates; generated image arrays are now constrained to actual executable size

commit 87ffb2e148a5ac083ff73a0b911f47e7bd0b3a72
Author: stnolting <stnolting@gmail.com>
Date:   Wed Aug 26 01:11:50 2020 +0200

    fixed broken freeRTOS makefile

commit ec693bd3afe0789b6a853b2b9becdce057cefab7
Author: stnolting <stnolting@gmail.com>
Date:   Tue Aug 25 22:29:14 2020 +0200

    minor edits

commit 1d16beabc60883f45bf1bfafd27b78bfa98e74f4
Author: stnolting <stnolting@gmail.com>
Date:   Tue Aug 25 22:25:55 2020 +0200

    minor edits

commit 83af444eb8992b4c3bac4e4c8597b6c5f8a3a816
Author: stnolting <stnolting@gmail.com>
Date:   Tue Aug 25 22:24:59 2020 +0200

    bootloader can now have .data and .bss sections; replaced pseudo global variables by actual global variables

commit 09f8942a59a28c2403624d8ba46c402f4570851d
Author: stnolting <stnolting@gmail.com>
Date:   Tue Aug 25 22:15:15 2020 +0200

    cpu now also shows project license

commit beacc708b1bae7faaf1c40c16b2356a0ee46f8a6
Author: stnolting <stnolting@gmail.com>
Date:   Tue Aug 25 22:13:06 2020 +0200

    removed bootloader-specific exclusions

commit 434e7c1d2b87ce2fba83b7fa7dcadec8cb5ce10b
Author: stnolting <stnolting@gmail.com>
Date:   Tue Aug 25 22:01:43 2020 +0200

    added function to print the project's license

commit 3823536d3bcc213ee746be89e2ef001fb962197d
Author: stnolting <stnolting@gmail.com>
Date:   Tue Aug 25 21:49:50 2020 +0200

    updated makefiles; compile flow only uses one linker script (neorv32.ld)

commit 158fa66069878956743a4a2aefab832fabf2070e
Author: stnolting <stnolting@gmail.com>
Date:   Tue Aug 25 21:48:50 2020 +0200

    removed bootloader-specific linker script; neorv32.ld is used now for bootloader and application

commit 3ba2101757171fb755da78c03a82da03148bda35
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 24 19:25:20 2020 +0200

    minor edits

commit 976b5581446e0919626c649d41872c14268bde60
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 24 18:53:52 2020 +0200

    added simple FreeRTOS demo

commit eafc186fc611068ca60583eb4dfcddc615d7bc71
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 24 18:41:38 2020 +0200

    minor edits

commit 76ed568ab54ba21be94f2481965383522b2509a9
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 24 17:58:30 2020 +0200

    minor edits

commit c5c34abd9e29a0b819f706bd700299b7d22a27fc
Author: stnolting <stnolting@gmail.com>
Date:   Sun Aug 23 21:15:40 2020 +0200

    minor edits

commit 31826d3cfa2fd44c477cccb53be13ca9b7c6b867
Author: stnolting <stnolting@gmail.com>
Date:   Sun Aug 23 19:57:30 2020 +0200

    updated documentation

commit 583bbf59da71b949a3fd42d39094d0c02fd65257
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 22 21:24:52 2020 +0200

    updated pre-built bootloader image

commit e3ba2cf4dc1cb24f2e5d6f19db302c1266f24335
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 22 21:24:33 2020 +0200

    minor edits

commit 68cf5571b8127d8c52e49f1ceb455a4743ea6887
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 22 20:38:11 2020 +0200

    multiplier's FAST_MUL mode is one cycle faster now

commit 4ef40de246c0ec096266f2bca24640586bc91e64
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 22 16:32:34 2020 +0200

    updated bootloader (minor edits)

commit d42b83b294cd2f79a189b23c2e1b58788530a0ff
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 22 16:31:42 2020 +0200

    RTE hardware info now also shows Z* extensions

commit 66c9fe3d8dd5624232ce387fd8cd25540bc3bf11
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 22 16:31:18 2020 +0200

    added mzext custom CSR to sw lib

commit 78d1ea8b7d7180195c7cd51c70c75d1a5b9e5f26
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 22 16:30:27 2020 +0200

    added custom 'mzext' CSR to check for available Z* CPU extensions

commit 02b88757680befd7f76e789e9c50e084d4ca045f
Author: stnolting <stnolting@gmail.com>
Date:   Sat Aug 22 16:29:41 2020 +0200

    added warning when using the bootloader with a read-only IMEM

commit 335585c3c91e609251c1a60eae8bc7b85d664c1e
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 20 20:55:11 2020 +0200

    minor updates

commit d710a8247c4e345b2ec4cd859af4c8c6ed4c1341
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 20 20:52:25 2020 +0200

    updated version number

commit d0e553e9147f031eb1b1f8c4c1987222857b820e
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 20 20:52:07 2020 +0200

    minor edits

commit 76457ba43d3ec85306b78bc82005f31d16e96ae4
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 20 20:51:34 2020 +0200

    replaced 'compile' target by 'exe' target; 'compile' is still available for compatibility

commit aad727f36f40fbe4565ca4cfca167ca9f821a3c4
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 20 12:10:45 2020 +0200

    minor edits

commit c0ed792b93699fddcf7f82dd4a27b4294714d3d3
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 20 12:09:47 2020 +0200

    updated pre-built bootloader image

commit 9ed7b84d1a579b9c921b9dd062f5ceec44eea95e
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 20 12:07:18 2020 +0200

    added runtime note to show CoreMark has not been actually compiled

commit 69df88a4ce38845b027180ee909d045db61665e8
Author: stnolting <stnolting@gmail.com>
Date:   Wed Aug 19 22:22:54 2020 +0200

    updated due to new makefile options

commit 60ecd3a89e0758d78e52faf413dd9b19b2b5defa
Author: stnolting <stnolting@gmail.com>
Date:   Wed Aug 19 22:22:35 2020 +0200

    minor edits

commit 498e7799d1ae260078781ed192f567f928ac865b
Author: stnolting <stnolting@gmail.com>
Date:   Wed Aug 19 21:18:14 2020 +0200

    no more clearing of IO devices - done by std crt0.S

commit 5fef7c3567085cf225fd1c0c0ecb512f44ce5b64
Author: stnolting <stnolting@gmail.com>
Date:   Wed Aug 19 21:17:45 2020 +0200

    typo fix

commit fb6ba170489a7032b9410d19c54c0bead81e37fe
Author: stnolting <stnolting@gmail.com>
Date:   Wed Aug 19 21:17:07 2020 +0200

    minor clean-ups

commit 1c4adc5108160ea7e98e7a2e58fc524080a6485b
Author: stnolting <stnolting@gmail.com>
Date:   Wed Aug 19 21:14:53 2020 +0200

    updated makefiles; now also supports assembly and *.cpp source files

commit d1ebd62d88386066840430d77d1306a8173c6ea2
Author: stnolting <stnolting@gmail.com>
Date:   Wed Aug 19 21:14:03 2020 +0200

    made linker scripts more general

commit fed3c5770a3b7cdda3b08ebeaef24a558cbe5f65
Author: stnolting <stnolting@gmail.com>
Date:   Wed Aug 19 21:13:41 2020 +0200

    crt0 now provides option to skip normal application preparation (for bootloader)

commit 36130292498f04ad1b227af3174a8b85d26fece1
Author: stnolting <stnolting@gmail.com>
Date:   Wed Aug 19 21:12:57 2020 +0200

    removed bootloader-specific; bootloader now also uses std crt0.S

commit 9bb75774f8b808273d611b870c1b1518f9de9c76
Author: Stephan <stnolting@gmail.com>
Date:   Mon Aug 17 14:38:12 2020 +0200

    added probot-stale config

commit 54283c13cddfe518aa7f67d2702ba1bb2db777b5
Author: stnolting <stnolting@gmail.com>
Date:   Fri Aug 14 18:05:00 2020 +0200

    minor updates and fixes

commit 5ddac31247a963ea89e1ad3975fe425371b1e42e
Author: stnolting <stnolting@gmail.com>
Date:   Fri Aug 14 17:44:10 2020 +0200

    updated performance reports for newest hardware version

commit 0b8067ec761d202fd7699c566081f8b022454d70
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 13 21:14:47 2020 +0200

    further optimized CPU's fetch and execute engines; instruction prefetch buffer (ipb) is now a true FIFO with (default) 2 entries

commit af2de3ca4837089db140ec8cfcadb7395db13a08
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 13 20:14:40 2020 +0200

    minor edits

commit 3d9be6173b25e9089651dbc31a6d99dddcac4836
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 13 20:13:23 2020 +0200

    fixed init of lowest 16 registers

commit 636b5a2f409725690269b0f1a09036e37ffe3343
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 13 20:12:58 2020 +0200

    made CPU arch output a one-liner

commit a436a47ced8a83b1581dd1fd75f624085c2d9341
Author: stnolting <stnolting@gmail.com>
Date:   Wed Aug 12 21:17:53 2020 +0200

    minor edits

commit 968eb68c2cce4024ad538fce9177e7047a93dbd9
Author: stnolting <stnolting@gmail.com>
Date:   Fri Aug 7 20:46:42 2020 +0200

    minor edits

commit f2e76176d86a4c129847df41a9c3cf921ba2fa0b
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 6 20:41:07 2020 +0200

    updated documentation

commit d931430dd5251205b42ffa14f957de6839efbf60
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 6 20:32:47 2020 +0200

    removed cycle/instret CSR tests; added output to show number of executed instructions and cycles to final report

commit c5806dad9e6cb29695a03aeb704f21349d617d4d
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 6 20:32:03 2020 +0200

    new HW version 1.3.6.5

commit e502bf3bb7b63269377244c2386ef0d52cf29d24
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 6 20:31:35 2020 +0200

    clean-up and minor size optimization

commit 3dc65a91aa9dc5174d6955db5be18fa1a111a9fa
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 6 20:30:51 2020 +0200

    added fast_mul generic to testbench

commit b91056de34fcc43db35fe7d49dbbf9c8d192027a
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 6 20:30:15 2020 +0200

    minor edits and updates

commit 8d3c57d1909c84b800f2063bc84f580652703c6a
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 6 20:28:50 2020 +0200

    crt0 only initializes lowest 16 registers

commit 99afdd3123a24dfe28aff1aa991471671166298d
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 6 19:09:21 2020 +0200

    shift operations are 1 cycle faster

commit c0b55f2d901af3a0b37aede1abb24e20c95a42b8
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 6 19:07:07 2020 +0200

    removed check if E CPU (only initializing lowest 16 registers now)

commit 4f604e3a236862eefd8c067c813e640f905e0629
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 6 19:06:39 2020 +0200

    simplified makefiles (using implicit definition of libc)

commit b88f7a2d96ada4ab3e3938743bc26c81546c35b8
Author: stnolting <stnolting@gmail.com>
Date:   Thu Aug 6 14:53:24 2020 +0200

    added option to add another DSP register stage for timing closure

commit e79b64265b288eb7b3ce4faf8122e45f84bae1ea
Author: stnolting <stnolting@gmail.com>
Date:   Wed Aug 5 20:21:09 2020 +0200

    added option to use DSPs dor M extension; fixed problem with shifter and multiplier parallel operation

commit 4708465e8a8fd6f07c60564c6522d503e841fb06
Author: stnolting <stnolting@gmail.com>
Date:   Tue Aug 4 22:38:04 2020 +0200

    minor edits

commit 7a760cc097f968f6b63e20f48e991f0684e88c77
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 3 21:45:05 2020 +0200

    minor edits and updates

commit e1fac4d0700e02318a9335bb536866cb15838e79
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 3 21:42:30 2020 +0200

    fixed error in goto_user_mode function

commit b034d734ddafb67c58356c8557f0d74278b86620
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 3 18:15:15 2020 +0200

    added RISC-V logo; minor edits

commit 4bbe7c3ecd6ea02f66065b68f18bf0aca52008a9
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 3 18:09:00 2020 +0200

    minor edits

commit c2dc3be0b2e8739110f000bcd1d8b38a4d5599cf
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 3 18:08:38 2020 +0200

    enabled C extension by default for test setup

commit 7f865a8faad9960299e7840b1506f5eee314d4af
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 3 18:08:14 2020 +0200

    minor edits & clean-up

commit 26607fb69749c18b70667b00c8459bc8de00001c
Author: stnolting <stnolting@gmail.com>
Date:   Mon Aug 3 18:07:35 2020 +0200

    relocated DEVNULL

commit eb1fc5d3126b5d0ff79f175edffb63b61f671932
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 30 21:25:30 2020 +0200

    minor edits and clean-ups

commit f2537df43ed4fcae442f938422dfd2de745a8aa4
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 30 21:25:04 2020 +0200

    using explicit IRQ enable

commit 575c77900d80b2e05433d2aa183bfb0ebbf7fddf
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 30 21:18:59 2020 +0200

    removed automatic IRQ enable/disable functions from RTE install/uninstall functions

commit aab978a6254bff4ad9d13c7e06aeb6a52669b0a8
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 30 21:06:39 2020 +0200

    added register stage to PMP mask computation to shorten PMP's critical path

commit 8f0cd29b2c2ec6028f16e4a6cfb83554f63982d5
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 30 18:44:33 2020 +0200

    minor edits and updates

commit dc4aebded46dc88f4993aa8f544c539d2f2f0504
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 30 18:43:10 2020 +0200

    fixed bug(s) in PMP mask generation

commit 55d60c4e7c92f7e2c7486f5652dbb44bbc0038de
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 30 18:42:34 2020 +0200

    misa.Z is not yet defined by risc-v specs: Z bit is read-only and read as zero

commit b37ac5196cfccf3b515268b650176610454b7a12
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 29 19:09:30 2020 +0200

    updated documentation for HW version 1.3.5.0

commit 10545eb447e828a7fe1202e276f0a999f95dfaaa
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 29 19:05:42 2020 +0200

    minor edits

commit ed85da5589d4cdee41fc529866362c0e79b5eef2
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 29 19:03:51 2020 +0200

    added PMP test; minor edits and fixes

commit 4e561519b4f51b7c4d7c800163c1da46d3d3df21
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 29 17:25:24 2020 +0200

    fixed dynamic generation of pmpcfg CSRs

commit 6e5eba8d43245abe74bd36372dc3d7b9b698796c
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 29 17:24:42 2020 +0200

    added null-range check for *_all_f functions

commit 1fe6d5a87344005ae7b24e723bcb464d0ed58a4d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 29 17:24:15 2020 +0200

    added PMP granularity configuration check

commit dfa53daa5ab935d5d6bda17c7cc78ae2701136fc
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 29 17:23:24 2020 +0200

    added missing sensitivity signals

commit bdc54e8c5ad6889d38e7c74e607c4c0c1c5a4eb3
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 29 16:43:08 2020 +0200

    added PMP signals

commit be1ca4ff5a7ee86fdd22e0a2636287a79a0726fb
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 29 16:42:47 2020 +0200

    added U and PMP options

commit 5bf93f6174ce8e5adb86c87b96ec60da74352643
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 29 16:42:32 2020 +0200

    added U and PMP options

commit 725ffb28948483e2f349b9f09366774567fc65c6
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 29 16:41:40 2020 +0200

    added CSRs and bits for user mode and physical memory protection

commit 167fceeccc48b1295da9e7bb4843e057d4eb840b
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 29 16:41:10 2020 +0200

    added generics for PMP configuration

commit 03f1d2daa4423d29be09ab216d2730abf55c326e
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 29 16:40:39 2020 +0200

    added user mode (U extensions) and risc-v physical memory protection (PMP)

commit 49f547f139ee8572331adc5bead3a6360d7feca7
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 29 16:37:58 2020 +0200

    simplified NEORV32 RTE debug handler output to a one-liner

commit e5cc7098b58cbbcb2b74e3d970ecee78de349008
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 29 16:37:18 2020 +0200

    added (test) function to switch to user mode

commit 819136bd4f54bc6889eef0e459d6d1869547bc31
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 25 14:37:38 2020 +0200

    fixed typo

commit 855c7436ca1ca142db3fd9c035e9a27a37777842
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 25 13:55:44 2020 +0200

    updated documentation (HW v1.3.0.0)

commit 50b5f61a8f8b8f4787c6bc465ef3792f46d9c342
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 25 13:54:32 2020 +0200

    minor edits

commit adf3d959572f8aa612a144d5dcd6cdb3659a9a61
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 25 13:54:08 2020 +0200

    fixed resolution & crappy rendering

commit ac93563ba305848cb5bb0f1dcb3f064e4015e0a6
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 25 11:03:51 2020 +0200

    updated for new gcc-10.1.0

commit 17ad7731554ff144d441868e0343266b1d9404b7
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 25 11:03:14 2020 +0200

    minor edits

commit 4f6cffff5b62efad30f2e7063e36073c4753a92b
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 25 10:12:26 2020 +0200

    upgraded to newest gcc-10.1.0 rv32i(m)(c) toolchain

commit f7a8226e5636c6b6ce018a26e2db3fd191055b7d
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 25 10:11:41 2020 +0200

    added IRQ signal, some clean-up

commit ac58a2b4a7c34e035ada49b68d64f83fc0915754
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 25 10:11:02 2020 +0200

    updated bootloader using newest toolchain (gcc-10.1.0)

commit c1c4e47e7e08d5fa21c167c5aba1b3215f781be2
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 25 10:10:03 2020 +0200

    fixed bug in crt0.S dummy trap handler

commit 491ea7fcc107b5736da113f9e38270c58268fd10
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 23 21:45:23 2020 +0200

    minor updates

commit 651510bf0255e26e1213a2043fc50d3291ae7897
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 23 21:44:45 2020 +0200

    updated for new CPU fast IRQ channels

commit 8eb2b07e9e649a44d0d8c3abb6951eade5656b5d
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 23 21:44:13 2020 +0200

    updated for new RTE

commit 2f196e31352846026188cacb22da83c716c132ab
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 23 21:43:30 2020 +0200

    mcause is read-only; added 4 custom FAST INTERRUPT lines to CPU

commit 11f30c788561240e4b2b3fdc0f9c3230580ffc9e
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 23 21:41:55 2020 +0200

    updated and optimized RTE - smaller, faster, better ;)

commit 8ade8ad17029dea06a077702e6614ff198c6a878
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 23 21:40:52 2020 +0200

    updated bootloader

commit 2f04d774949024e22d3514e6ec4b99263b8e87bb
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 23 21:38:29 2020 +0200

    removed CLIC module

commit 17bc12a1ea26f738aca300c7a3233b6f2b267c9d
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 23 21:13:24 2020 +0200

    update to use most recent pre-built toolchain

commit b0e94fcebff2c96548072fe90eb1c55d619d9a56
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 21 21:37:03 2020 +0200

    updated documentation

commit 4266091267267d6b153d93cb344f3c0bddcbfc0e
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 21 21:36:43 2020 +0200

    minor edits

commit 90c698c76a0e787587b0637f7c92a0cd49b3ec96
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 21 21:36:22 2020 +0200

    fixed bug in bootloader autoboot timer

commit b0d0287773ab289d320388e56a74db8c04fe444d
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 21 20:46:28 2020 +0200

    minor edits and optimizations

commit 0338f9f00ef24d83db41efc0422bf742184abbc8
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 21 19:42:16 2020 +0200

    optimized fetch unit; faster instruction issuing for compressed instructions

commit ceb5009b60b27b93491d6e29b1709c05938ca93f
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 21 19:41:00 2020 +0200

    minor edits

commit 581535009ae5768a4545d2f7d7bfafb0158598b0
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 21 19:39:45 2020 +0200

    minor formatting edits

commit 3786bfe06fce6d34acb9a621a76e208353426dba
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 21 19:39:21 2020 +0200

    no more writes to dummy register x0 - not really relevant, but maybe saves some energy

commit 819f0488c304b0b52d0e369d6224309b6c332b57
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 21 19:38:12 2020 +0200

    added Zifencei extension option

commit cc336101be3ab2e7bd22eeac7fdb17fc7170d51c
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 20 22:34:56 2020 +0200

    removed std libs stdlib, string and stdbool

commit a8e6ad0546bf2a3acbcbea7deb67b90325d65e82
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 20 22:32:54 2020 +0200

    added test for illegal compressed instruction exception

commit b665c2876b20feb66ed19f4fc72ea36108bd9f09
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 20 22:32:30 2020 +0200

    cpu goes to power-down mode if bootloader's boot attempt fails

commit 4a2f859e0769da6a398253129e75a56eb4467637
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 20 15:03:19 2020 +0200

    updated documentation

commit 2f04af6af8d2645d43d2bc2bb9c684dbb52cc6e9
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 20 14:49:03 2020 +0200

    less cycles required fro filling the instruction prefetch buffer(s)

commit 40f8ad1b5ba4a73895dbf6b4a48132e265f7b041
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 20 14:21:50 2020 +0200

    minor updates

commit 09fe942d9c3304c630cb23df3d6a299d10aaa104
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 20 14:21:35 2020 +0200

    bootloader now shows user code instead of hart id

commit a2a3bd54932aec0c25855857162cd27ed8695254
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 20 13:43:55 2020 +0200

    minor edits

commit 72a49f94a019930f482c4dd571aca2303f91ca48
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 20 13:43:33 2020 +0200

    added SYSINFO module

commit 407be9856db0395c4bf86df26e058eb978477214
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 20 13:42:59 2020 +0200

    minor edits

commit 24331f874331c60d4e8d99012c81331c2772f805
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 20 13:42:40 2020 +0200

    minor edits

commit c55e3d18fb7a8819a223e2ea66be7ee25dfb5a7e
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 20 13:42:10 2020 +0200

    added custom USER_CODE generic; can be checked by software via SYSINFO

commit 03b1bb1a9e936181451272c946c4e494ef8d352e
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 18 14:10:01 2020 +0200

    minor edits

commit c6896830e490a9feb6171a4cfc5afbdb4ec5cae9
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 18 14:09:09 2020 +0200

    fixed bug in bootloader 'r' command

commit 804dd97015f027841c382f593be51727cf2ca8b5
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 17 23:41:04 2020 +0200

    added SYSINFO module

commit 8430617464a5982f2eaf02a1c252a604c2858f8d
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 17 23:40:50 2020 +0200

    crt0 now takes HW info from SYSINFO module

commit d098e1d6b1d33570092bb840ebf36e835874cbc9
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 17 23:40:10 2020 +0200

    updates

commit 33d74f46043c6542539e8609a33f089056ffa25b
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 17 23:39:54 2020 +0200

    minor updates due to new SYSINFO component

commit 24aaad85f596f67078019dedf871e54707df6f46
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 17 23:39:11 2020 +0200

    minor updates

commit da5b86463c51eb7779beffb44e3110ab44a9beab
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 17 23:38:40 2020 +0200

    processor-specific information is now obtained from the SYSINFO IO module

commit 8ae891352a9506089dc0977f94d4c43a196cdb21
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 17 23:37:52 2020 +0200

    removed custom CSRs - all processor-related information can now be obtained from SYSINFO IO device

commit 5895df0f03fdcd7535c294c0594742479be94179
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 17 23:36:42 2020 +0200

    fixed bug in bootloader trap handler

commit 4c491d9326d143406d4e5aed7b511ed9b0557bb0
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 17 17:23:09 2020 +0200

    updated cpu overview - CPU now has separate I and D interface busses

commit 92397b1e8b5558f12f6c1cd3921683a1129ee0cb
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 17 17:22:24 2020 +0200

    added busswitch; CPU I and D interface ports can both access the procesor bus; data accesses have priority

commit 9859878aab4821fa5e0e1f17f7dd5b1f34d00a06
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 17 17:21:35 2020 +0200

    CPU now uses separate instruction and data busses; [m]cycleh and [m]instreth are contrained to 20-bit

commit ceeffb3587a2bd43de838692135e2110aab5692f
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 17 17:19:37 2020 +0200

    doubled speed of ALU.shifter unit (again)

commit 9510f52d1caabb66eea4f2688d7044c4e31bc438
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 17 17:19:04 2020 +0200

    added experimental switch to enable DSP based multiplication

commit ee790a973d5956488b8c16c1462109842d3769c0
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 17 17:17:56 2020 +0200

    coremark now only uses performance data from the timed core to compute the average CPI

commit 42901e2f16118e8476817899219c51d36ba806e4
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 16 19:40:18 2020 +0200

    bootloader now resets mcycle[h] and minstret[h] right before booting the actual application

commit 5db0155c064693ff0be1af1bf2f261af57ae6109
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 16 16:14:48 2020 +0200

    fixed wrong argument types

commit 192b9a3b1ada575fdd6711b8921ed3a2cc7cc603
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 14 13:54:48 2020 +0200

    updated doc for new hardware version

commit 0080bf17e262543a3d7403b2d8e7e009a0b44426
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 14 13:54:27 2020 +0200

    hardware optimization

commit 66308d77a010d8942294bbe78a74369dfc580ca1
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 13 20:19:47 2020 +0200

    removed HART_ID generic

commit 6f68b6461b4d0274b5ce0ec0d479cc632a2dc1eb
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 13 20:05:02 2020 +0200

    removed software interrupt function

commit 9792a59a04cace034c6398609b30fff1bb3776a0
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 13 20:04:27 2020 +0200

    updated for new hw version

commit 3be3ff2f2288dc73761f5aea9953799f514f4315
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 13 20:02:44 2020 +0200

    removed software interrupt test

commit eeb10b882d3de0fa89092c9ccbef0aeecd14e482
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 13 20:02:13 2020 +0200

    added alignment for trap root

commit 77b7666614c8651713a4a35c6a5e2c18592d3b07
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 13 20:01:10 2020 +0200

    removed HARDWARE_THREAD_ID generic

commit 4f5fc1af9facc695b1995555ec8ec76e6fea6272
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 13 20:00:39 2020 +0200

    updated bootloader

commit 2f592c18ccd4cdde778c7d1887e62a762921b619
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 12 22:42:57 2020 +0200

    added trap (mcause CSR) code defines

commit 1413865ced21b5076aaa9ca11078af11d517155f
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 12 22:42:16 2020 +0200

    minor edits (added comments; clean-up)

commit b37c0646d77322c42ef94f1768a6b5d3125314de
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 12 22:40:33 2020 +0200

    minor updates

commit a1aeb68464c0778ca9ac18a61d3ff0df250e0f3b
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 12 22:40:00 2020 +0200

    added function to read system time (MTIME) via time[h] CSRs

commit 13f0c7f034bf70554f8fb6731de07a90af0fd726
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 12 20:10:22 2020 +0200

    added *optional* attributes for improved timing

commit efb6e68d463756447de9bf67310676323b228292
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 12 19:35:06 2020 +0200

    doubled the processing speed of the alu shift unit

commit 160007ee6b2032813ca731b33130170958175ea6
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 11 14:02:45 2020 +0200

    added fence[i] status output to external memory interface

commit 273efb91596206a138c48457b036fa263f76b866
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 11 14:01:46 2020 +0200

    typo fix

commit b3655e5afb795aca3bd38ff1f9d10146f1b3639d
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 11 13:07:30 2020 +0200

    added [m]instret[h] and [m]cycle[h] access functions; make mtime read access roll-over safe

commit 16fd74de3f5e8845aa8a245dc881383cb9a72c79
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jul 11 13:06:52 2020 +0200

    using only instret[h] and cycle[h] for performance evaluation

commit 48ae50154a2a92f5c3f8578c62d945a25b784d6a
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 10 19:50:33 2020 +0200

    added further tests

commit a50816b71fbd5a16273e457deb4932c7930ab2ba
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 10 19:48:52 2020 +0200

    updated documentary

commit 1504d16b28048871aa5789d42d3cfbc29de18f23
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 10 19:13:37 2020 +0200

    updates

commit d1720c51a58e930c78bfc2117f4412070b43a07b
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 10 19:10:51 2020 +0200

    minstret[h] and mcycle[h] now can be written; faster non-taken branches; WFI bug fix

commit 16501cdc93c192fb967979430de802253bcf22a9
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jul 10 19:09:35 2020 +0200

    time[h] csr now correctly reflects system time from MTIME

commit 6125732b33e7bf1f5fc5d7643b0fba1a3b6decab
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 9 16:53:28 2020 +0200

    updated documentation

commit 54489ae6c0e5b14f6e58c04d14b9a898776264ae
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 9 16:53:06 2020 +0200

    minor updates

commit d2799f7e2e5cb9d2e2ecef06dd361cffee243eda
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 9 16:52:43 2020 +0200

    updated bootloader

commit aada5202c4c662a2a2b54fc45a7ee5cac0351ed7
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 9 15:53:55 2020 +0200

    MTIME.time is now r/w (again); MTIME regs only allow full-word writes (to reduce hardware footprint)

commit 227516009b3a81f6b0ae4692dab7406bd2fca830
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 9 14:21:13 2020 +0200

    misa CSR is read-only! mtval and mcause CSRs can now also be written by user; fixed error in bus unit - controller can now force bus unit reset and bus transaction termination

commit 338bde36d824905ab160bab836d079fbc3363cb3
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 9 14:15:36 2020 +0200

    fixed bug in wishbone gateway: outgoing signals are now stable until ack (for at least 1 reg stage)

commit 662a3ce7d26b35678f7da8dc09bcc4cf57043deb
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 9 14:14:28 2020 +0200

    new default bootloader spi flash boot address is 0x0080_0000

commit 674e8bef9ef6b20eea133fd8768c78b79c4c67b3
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 9 14:13:36 2020 +0200

    added README to introduce the different top templates

commit 4406132c5a12c930ecfa5f8bb8fea4c559d1fdac
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 9 14:13:16 2020 +0200

    minor edits

commit 05cd40830108ee927276aa985ae77cf8e85db820
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 8 16:18:12 2020 +0200

    csr.misa.x (non-std extension flag) is now zero

commit 9dbea7b544a18024045663705e1793c098d89d2f
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 8 16:17:23 2020 +0200

    removed pointless version number

commit 2ff653f600f7d2a4d9583006b2929377ff2a190f
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 8 16:16:51 2020 +0200

    cpu test now also prints project credits

commit dfdb1544edd66a431610cd71ba8664bc825e2ed4
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 8 16:15:52 2020 +0200

    added function to print project credits

commit f8dd93f849a7d45a8757cdc21ade5bf9b1df2492
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 8 16:10:48 2020 +0200

    added simplified cpu diagram

commit a8c8c5bd7d88530259abc3b69afe79c33ea35b53
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 8 16:10:32 2020 +0200

    renamed processor overview figure

commit c925e926ae71f633a82e64181bd06670e65bf5c6
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 7 22:22:31 2020 +0200

    pretty project status ;)

commit a3aaca62ccf1eb25916c8cd50414d49881d17750
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 7 22:22:10 2020 +0200

    text re-formatting

commit 4d3ed4c26a12f818a8f81ceeca9ec5657852b720
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 7 22:07:23 2020 +0200

    changed doxygen build folder name

commit 9c79dc268a50efe2c9abf150f7846e4602177023
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 7 22:06:33 2020 +0200

    added link to deployed doxygen-based SW-documentary

commit 9356ed9cf5166222a0d562cc6b0396c4870aed8b
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 7 22:05:27 2020 +0200

    removed debugging output

commit aaf88b92b1656db969e2da7271740bc02f14f35a
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 7 22:05:10 2020 +0200

    changed default doxygen build folder

commit 86f55fa74524ab04a00d34b0f76a80423a86f0e0
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 7 21:55:54 2020 +0200

    testing travis ci: automatic doxygen doc deployment- part 5

commit 1d53c334f0051cffee2d015823ba98860e3056f7
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 7 21:44:34 2020 +0200

    testing travis ci: automatic doxygen doc deployment- part 4

commit c8dbc9738056d804304eac6512e16f0e7b878ec4
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 7 21:39:40 2020 +0200

    testing travis ci: automatic doxygen doc deployment - part 3

commit 349c7db54808b416437b8e2db3cb2a34450b4427
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 7 21:23:49 2020 +0200

    testing travis ci: automatic doxygen doc deployment- part 2

commit 960770c8d81566234cc68e6e03db5ebabf8e12ac
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 7 21:17:04 2020 +0200

    testing travis ci: automatic doxygen doc deployment

commit aec70507d6c2f1da4068c9b3f78390035dbdf252
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 7 20:40:41 2020 +0200

    updates and clean-ups

commit 4c7f49bfdc45046d78793a8b320cabc8770dc7c3
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 7 20:40:28 2020 +0200

    added some comments

commit c2edb1c885860a5b79e1c10fb4c435293d94d1ba
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 7 20:39:35 2020 +0200

    fix in auto boot timeout output

commit e6437512446107e81da8314da8b2a6304e799270
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 7 19:14:00 2020 +0200

    added function for enabling/disabling CPU extensions (experimental!); optimized some functions to be always inlined

commit 5e8b2429110dd082cc50f7c7d09f4529de76517a
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 7 19:13:13 2020 +0200

    minor edits

commit abeb1200d10411619d5e0f997b55dc527eb0b98b
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jul 7 13:02:09 2020 +0200

    doc layout and typo fixes; minor updates

commit d4e18558ace79cc58a5e81421d094af51905190a
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 6 21:46:10 2020 +0200

    added simple fence/fence.i test

commit 4e09225558c8b2616320da552906ddb888938b4d
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 6 21:45:42 2020 +0200

    added missing FENCE instruction; added new generic to implement Zifencei CPU extension for instruction stream snc. (FENCE.I)

commit 783dd11467bc1345f5551680e5756bfab80b6d89
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 6 19:32:51 2020 +0200

    minor edits

commit d38509fc92cfd3520f2ce8c71126f4421c2edd22
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 6 19:32:20 2020 +0200

    removed mtinst CSR since it is not ratified by the official RISC-V specs yet

commit 16636c4353af9eddbff92976de2f1b3bb28b8409
Author: stnolting <stnolting@gmail.com>
Date:   Mon Jul 6 13:30:00 2020 +0200

    minor edits and layout modifications

commit d99ea599c5768b0b7c2ecbf562c103b611797dd8
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 5 23:34:09 2020 +0200

    updated documentary for new processor version 1.0.0.0

commit 28d4d3f6ef3e9529f40fea764a3391af4b8b6b68
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 5 23:33:33 2020 +0200

    updated bootloader image

commit f57e780bd54e2e2616924485f408b556961b9b12
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 5 23:15:12 2020 +0200

    now also using default ghdl sim script for ci

commit a3cb008f8ac2af3d4d7792c132a64d4f2d7e139f
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 5 23:14:46 2020 +0200

    bug fixes

commit 3fb83fa8c5ac9e8f3a5ded002b8aaddb27c3922f
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 5 22:39:08 2020 +0200

    minor edits

commit 940a5d80baa9d973bf93268502cab6c8a9466db0
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 5 22:31:06 2020 +0200

    added misa csr bits

commit e77b150600871a4116ac182f8c0fdf6b15669f2f
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 5 22:30:32 2020 +0200

    added new generic to turn on/off implementation of performance counter CSRs; changed SPI signal names

commit 602f82ea2f6eb3f7fe074afecc0588e98e6dae50
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 5 22:29:31 2020 +0200

    signal renamings

commit 85546e853ccf282a6f056acdd81f76f1ea0bd321
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 5 22:29:18 2020 +0200

    new cpu architecture: 2-stages multi-cycle pipeline; improved execution speed

commit 241192a357e4626ce747224eee2de7a887d50a47
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 5 22:24:57 2020 +0200

    minor comment fixes

commit fa01809f60363df1cf42a56aa678f3e26441d6c9
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 5 22:24:26 2020 +0200

    updates due to new rte functions

commit b31a77ecad4df48f643bb7f55e5cdda968e23277
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 5 22:24:08 2020 +0200

    updated neorv32 rte

commit fd16f64704a6213ebabe01049116dee5c8e2bd97
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 5 22:22:59 2020 +0200

    using csr pseudo-instruction for easier csr access

commit 75d71a036c894d5bcea19b7896479d265d101704
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 5 22:22:21 2020 +0200

    updated makefiles

commit eba90c7aa1bd36db82d1059082cc6fde3f25e304
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jul 5 22:20:01 2020 +0200

    added option to pass simulation time as first argument

commit 6177a8b895326f661e846e68dc14de5e9132cee4
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 2 21:19:48 2020 +0200

    removed legacy stuff from doxygen makefile

commit b66dd3fefd1da7f8e9e55935859a0f8412e3db17
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 2 20:59:05 2020 +0200

    added new generic to core sw library

commit dc507a089391321c67a4fff780f249987329a973
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 2 20:58:30 2020 +0200

    added new generic to enable/disable performance and counter CSRs

commit 6f11761648a69d5188e6de4da4ad943fd57b3d91
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 2 20:55:35 2020 +0200

    modified ci framework to use new cpu_test project for verification

commit d7cff7622a27963de62f1d506d6a2e97cbbc7da8
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 2 20:55:00 2020 +0200

    removed hw_analysis and exception_test projects; they are replaced by the cpu_test project

commit dbf1d47b01d25ff98fdda7abf5cba1f3432039d2
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 2 20:54:17 2020 +0200

    added simple xilinx vivado simulator waveform configuration file

commit b0d72b8e372bcc3e25f5b52fb793364be24103df
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 2 20:49:43 2020 +0200

    added 'show hardware config' function to RTE; removed mscratch as return address buffer in crt0.S

commit 4b8d10938875949dfa1b22357184fcca930dd9ee
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jul 2 20:48:08 2020 +0200

    bootloader now also shows mhartid

commit 73444ac2bcdbf3e7a92c837c2e3be5a24879049b
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 1 21:47:39 2020 +0200

    minor edits

commit d16d45321d3a32f1724a1efe5cffcda784cb821d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 1 21:45:20 2020 +0200

    minor edits

commit a220448f82683f586b63bcf378aae10f521a31db
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 1 21:44:51 2020 +0200

    minor edits

commit f69ec5db3c406db3c8167f01b73b05445123369f
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jul 1 21:42:58 2020 +0200

    fixed error in MTIME.time high word incremenet

commit e43f6f06549a8c99333f8e3b84252be2e66a6c79
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 28 22:16:18 2020 +0200

    minor edits

commit 462a91b384ec8a6a958bd16ffcc502ec990b3f48
Author: stnolting <stnolting@gmail.com>
Date:   Sun Jun 28 22:15:55 2020 +0200

    DEVNULL simulation output now also dumps full 32-bit written data in hex form

commit b781c9d4f520fa3351751686a2605174bde2e50e
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 27 14:07:47 2020 +0200

    fixed bootloader bug introduced with last commit

commit 0567703e773530cb42b2c7c47025b14f0635c52a
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 27 13:56:25 2020 +0200

    updated documentary!

commit b5c8420e66a38e3ee3029c072b769ed4f3645c04
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 27 13:54:58 2020 +0200

    minor edits

commit 8d52e445e7056c28dadab0f363b70fd03addf157
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 27 13:54:41 2020 +0200

    hardware optimization

commit b99f9cbfe559a02b502da667a0de5f80677b84c9
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 27 13:54:13 2020 +0200

    minor edits

commit 480ad78a84a7cf9948893f107a029fa974c7a996
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 27 13:53:29 2020 +0200

    MTIME.time register is now read-only

commit 6954df489db24e990452f64e906ba6458f8282bd
Author: stnolting <stnolting@gmail.com>
Date:   Sat Jun 27 13:52:20 2020 +0200

    updated bootloader

commit ed40bdf0b72d7d2f44c1e7d2f05feae535c7984b
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 26 23:59:02 2020 +0200

    minor edits

commit b032855ecaf3d6bf839a14501ee21ec71c62be52
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 26 23:56:39 2020 +0200

    added missing signals to sensitivity list

commit ba991f4b095f3404df70835e71505c3bbf136b9d
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 26 23:56:01 2020 +0200

    minor edits

commit ec74f2a753c3489a7bc9c73f3c0e0e281d8b5521
Author: stnolting <stnolting@gmail.com>
Date:   Fri Jun 26 23:55:12 2020 +0200

    minor edits

commit bc4e00b9a4a9f205c732a63c552bf32429ce4545
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 25 20:17:22 2020 +0200

    improved CI hardware test

commit 35e0f622b935b793f72fb5aafa7c539506689ad0
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 25 20:16:52 2020 +0200

    updated documentary

commit 8751207d652c799c170726d3e7aaacee6cf1935b
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 25 20:16:35 2020 +0200

    added GHDL simulation script

commit def3cb5ee80b4a4f4152b6cec466ad8f4481dd89
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 25 20:16:17 2020 +0200

    minor edits and updates

commit ea0acbe2c7ab0fd0dc2a7f1ea8de55c0aeccdfe6
Author: stnolting <stnolting@gmail.com>
Date:   Thu Jun 25 20:15:37 2020 +0200

    added DEVNULL io device for testing and faster simulation console output

commit ddaa93b787597331c5c099ebe85b66c73bc17cb6
Author: Stephan <stnolting@gmail.com>
Date:   Thu Jun 25 19:13:55 2020 +0200

    Added code of conduct

commit d8cec1f8109657a5ea2d8c5528491c1c9c0f4123
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 24 17:23:15 2020 +0200

    minor edits

commit ead0be3645fff865bb7792f1c24352cc17d934b6
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 24 17:12:45 2020 +0200

    minor edits

commit 624193de0041e3e53aee31692d44429cc7e4f75a
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 24 17:11:18 2020 +0200

    moved (travis) CI files to .ci folder

commit 3c2819f4002e7ed2a8aeb0266e8ba17c6389f1f6
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 24 17:10:37 2020 +0200

    minor edits and typo/layout fixes

commit 0da666512629567c0eb090796da7036e79dd1102
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 24 11:30:07 2020 +0200

    added example program for showing hardware configuration

commit 3085db47b9bfc9f9d55921de9e22bf394f70271e
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 24 11:29:35 2020 +0200

    fixed travis ci bugs

commit 558e5e6f144df9357897fba2343678c2c56801b4
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 24 11:22:46 2020 +0200

    debugging travis scripts v3

commit 2e5cfa7fa542623bc0e08124110a9aaf9172325f
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 24 11:15:54 2020 +0200

    debugging travis scripts v2

commit b15d58b39fb04a5f123744b0f6ec057daf497f5e
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 24 10:55:38 2020 +0200

    debugging travis scripts

commit 781c6320be467df042b054a5276d08fc5b14f60d
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 24 10:35:10 2020 +0200

    fixed typos

commit 6334ca1902d21d1f11375f3eead3fa3ccf2ef60f
Author: stnolting <stnolting@gmail.com>
Date:   Wed Jun 24 10:34:56 2020 +0200

    fixed travis ci scripts

commit ea2948cdf9225fc0391a7b4e7cf7bd5b2fd23e4b
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 23 22:43:59 2020 +0200

    modified travis CI test scripts

commit c6a37fcd5a46058ba9864616daaa008504b9b5a7
Merge: 5276e1f4 e98e61dc
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 23 22:03:48 2020 +0200

    Merge branch 'master' of https://github.com/stnolting/neorv32

commit e98e61dc6cb17d09f8f8a924bcb5b6a253b54e8e
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jun 23 22:03:35 2020 +0200

    Update issue templates

commit 5276e1f471d8f69a1066678b689ae7e525d931ca
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 23 21:50:13 2020 +0200

    added *.tmp files to gitignore

commit fac878d6ce207529da43fa9eef9be6a8fdf8f69e
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 23 21:49:54 2020 +0200

    typo fixes

commit b2861ede6764eaa778c2500f2e9108574e0e6006
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 23 21:00:25 2020 +0200

    fixed commit error

commit 7166dc97622a1bf7e1b8bf6145cc6b100f1e4d76
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 23 20:52:09 2020 +0200

    minor edits

commit 1ae6f47a97c850fb1499e23ee0f599313866ab1f
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 23 19:49:50 2020 +0200

    minor edits

commit fdebde63d659594801544893ec709e9735556ee5
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 23 19:49:39 2020 +0200

    fixed links; added PDF icon

commit 417479a18bdf3ed63f2f34b187883219c4baacee
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 23 19:38:35 2020 +0200

    added exceptions/interrupts test program

commit 89101cf3350d80447b203308a6e2432d821140c2
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 23 19:38:01 2020 +0200

    minor edits

commit 5a80bb9a99688a1726be79cfc3b3edc661e203a2
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 23 17:55:38 2020 +0200

    minor edits

commit 420fe525cb94eac39cbf92d7927f2cf2c779089e
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 23 17:44:28 2020 +0200

    minor edits

commit bee421876ae20f0f702098db6eab9a957a784233
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 23 17:43:03 2020 +0200

    initial commit

commit c1ef76709118f9611df0f5ff07ddba309284203a
Author: stnolting <stnolting@gmail.com>
Date:   Tue Jun 23 17:36:40 2020 +0200

    initial commit

commit 45d64ba6fe99e33c619efc06f5bfe706c44c3add
Author: Stephan <stnolting@gmail.com>
Date:   Tue Jun 23 17:29:42 2020 +0200

    Initial commit
