<root><simulation><result_generated_time />2023-05-16 18:32:56<layer><layer_spec />{'B': 1, 'K': 546, 'C': 1024, 'OY': 10, 'OX': 10, 'IY': 10, 'IX': 10, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />55910400<total_data_size_element />{'W': 559104, 'I': 102400, 'O': 54600}<total_data_reuse />{'W': 100, 'I': 546.0, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />14/61</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [336, 1, 1], 'I': [16, 1, 1], 'O': [84, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 2)]], [[('K', 21)], [('C', 8), ('K', 2)]], [], []]<I />[[[('K', 21)], [('K', 2)]], [[], [('OY', 2), ('C', 8)]], [], []]<O />[[[], [('C', 8)]], [[('K', 21)], [('OY', 2), ('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 10), ('OY', 5)], [('K', 13), ('C', 128)], []]<I />[[('OX', 10), ('OY', 5), ('K', 13)], [('C', 128)], []]<O />[[], [('OX', 10), ('OY', 5), ('K', 13), ('C', 128)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [2.0, 50, 1, 1], 'I': [42.0, 13.0, 1.0, 1.0], 'O': [8.0, 1, 128, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 4472832, 4472832], 'I': [400, 819200, 819200], 'O': [8, 436800, 436800], 'O_partial': [8, 436800, 0], 'O_final': [0, 0, 436800]}<actual_mem_utilization_individual />{'W': [0.02, 0.13, 0.0], 'I': [0.78, 0.02, 0.0], 'O': [0.02, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.17, 0.0], 'I': [0.78, 0.17, 0.0], 'O': [0.02, 0.17, 0.0]}<effective_mem_size_bit />{'W': [8, 344064, 4472832], 'I': [400, 6400, 819200], 'O': [8, 436800, 436800], 'O_partial': [8, 436800, 0], 'O_final': [0, 0, 436800]}<total_unit_count />{'W': [672, 336, 1, 1], 'I': [672, 16, 1, 1], 'O': [672, 84, 1, 1]}<unique_unit_count />{'W': [336, 336, 1, 1], 'I': [16, 16, 1, 1], 'O': [84, 84, 1, 1]}<duplicate_unit_count />{'W': [2.0, 1.0, 1.0, 1.0], 'I': [42.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[559104, 559104], [559104, 559104], [559104, 0]]<I />[[1331200, 102400], [102400, 102400], [102400, 0]]<O />[[(6934200, 6988800), (6988800, 6934200)], [(6934200, 6988800), (54600, 0)], [(0, 54600), (0, 0)]]<O_partial />[[(6934200, 6988800), (6988800, 6934200)], [(6934200, 6988800), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (54600, 0)], [(0, 54600), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[69888, 69888], [8736, 8736], [2184, 0]]<I />[[166400, 12800], [1600, 1600], [400, 0]]<O />[[(866775, 873600), (873600, 866775)], [(108347, 109200), (853, 0)], [(0, 213), (0, 0)]]<O_partial />[([866775, 873600], [873600, 866775]), ([108347, 109200], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [853, 0]), ([0, 213], [0, 0])]</mem_access_count_word><mac_count><active />55910400<idle />29286400</mac_count></basic_info><energy><total_energy />123713199.3<mem_energy_breakdown><W />[49.0, 1731.4, 2908.8]<I />[60.6, 317.1, 532.7]<O />[1219.3, 21642.1, 284.1]</mem_energy_breakdown><MAC_energy><active_MAC />122220134.4<idle_MAC />1464320.0<total />123684454.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5281<utilization_without_data_loading />0.5869<utilization_spatial />0.6562<utilization_temporal_with_data_loading />0.8048<mac_utilize_temporal_without_data_loading />0.8942</mac_array_utilization><latency><latency_cycle_with_data_loading />103381<latency_cycle_without_data_loading />93039<ideal_computing_cycle />83200<data_loading><load_cycle_total />10342<load_cycle_individual />{'W': [6, 8736, 0], 'I': [13, 1600, 0]}<load_cycle_combined />{'W': 8736, 'I': 1600}</data_loading><mem_stalling><mem_stall_cycle_total />9839<mem_stall_cycle_individual />{'W': [[-83199], [-83150, -74835], [-83200, -83200]], 'I': [[-83199], [-5588, -4826], [-83200, -83200]], 'O': [[-83200], [-83200, 0], [-82347, -82987]]}<mem_stall_cycle_shared />{'W': [[-83199], [-83150, 9839], [0, 0]], 'I': [[-83199], [-5588, 9839], [0, 0]], 'O': [[-83200], [-83200, 0], [-82347, -82987]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 4472832, 4472832], 'I': [400, 819200, 819200], 'O': [8, 436800, 436800], 'O_partial': [8, 436800, 0], 'O_final': [0, 0, 436800]}<data_size_each_level_total />{'W': [2688, 4472832, 4472832], 'I': [6400, 819200, 819200], 'O': [672, 436800, 436800]}<loop_cycles_each_level />{'W': [50, 83200, 83200], 'I': [650, 83200, 83200], 'O': [1, 83200, 83200]}<top_ir_loop_size />{'W': [50, 1, 1], 'I': [13, 1, 1], 'O': [1, 128, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [53.8, 53.8], [53.8, 53.8]], 'I': [[8.0, 0.6], [9.8, 9.8], [9.8, 9.8]], 'O': [[8.0, 8.0], [672.0, 5.2], [5.2, 5.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [2688.0, 53.8], [53.8, 53.8]], 'I': [[8.0, 8.0], [128.0, 9.8], [9.8, 9.8]], 'O': [[8.0, 8.0], [672.0, 672.0], [672.0, 5.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [53.8, 53.8], [53.8, 0]], 'I': [[8.0, 8.0], [128.0, 9.8], [9.8, 0]], 'O': [[8.0, 8.0], [672.0, 5.2], [5.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [859.0, 735.6], [63.6, 5.2]], 'I': [[8.0, 8.0], [859.0, 735.6], [63.6, 5.2]], 'O': [[8.0, 8.0], [859.0, 735.6], [63.6, 5.2]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 83200], [50, 50, 1664], [83200, 83200, 1]], 'I': [[1, 1, 83200], [50, 650, 128], [83200, 83200, 1]], 'O': [[1, 1, 83200], [1, 1, 83200], [83200, 83200, 1]]}<trans_time_real />{'W': [[0, 1, 83200], [[0, 50, 1664], [5, 50, 1664]], [[8736, 83200, 1], [2184, 83200, 1]]], 'I': [[0, 1, 83200], [[6, 650, 128], [12, 650, 128]], [[1600, 83200, 1], [400, 83200, 1]]], 'O': [[0, 1, 83200], [[0, 1, 83200], [1, 1, 83200]], [[853, 83200, 1], [213, 83200, 1]]]}<single_stall_cycle />{'W': [[-1], [-50, -45], [-74464, -81016]], 'I': [[-1], [-44, -38], [-81600, -82800]], 'O': [[-1], [-1, 0], [-82347, -82987]]}<single_stall_count />{'W': [83199, 1663, 0], 'I': [83199, 127, 0], 'O': [83200, 83200, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [853, 0]}, 1: {'W': [8315, 0], 'I': [1524, 0], 'O': [83200, 853]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-83200, -83200], [-82347, -83200]], 1: [[9839, -83200], [0, -82347]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.6<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>