design_1_clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v,incdir="$ref_dir/../../../../WhiteScreenGen.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../WhiteScreenGen.gen/sources_1/bd/design_1/ipshared/30ef"
design_1_clk_wiz_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v,incdir="$ref_dir/../../../../WhiteScreenGen.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../WhiteScreenGen.gen/sources_1/bd/design_1/ipshared/30ef"
design_1_WhiteScreenGen_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_WhiteScreenGen_0_0/sim/design_1_WhiteScreenGen_0_0.vhd,incdir="$ref_dir/../../../../WhiteScreenGen.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../WhiteScreenGen.gen/sources_1/bd/design_1/ipshared/30ef"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../WhiteScreenGen.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../WhiteScreenGen.gen/sources_1/bd/design_1/ipshared/30ef"
glbl.v,Verilog,xil_defaultlib,glbl.v
