Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,474
design__inferred_latch__count,0
design__instance__count,29879
design__instance__area,240373
design__instance_unmapped__count,0
synthesis__check_error__count,4
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,598
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.012462567538022995
power__switching__total,0.004685170948505402
power__leakage__total,3.21942792425034E-7
power__total,0.017148060724139214
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.702183886466814
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.33151482497500057
timing__hold__ws__corner:nom_tt_025C_1v80,0.34088532961245777
timing__setup__ws__corner:nom_tt_025C_1v80,2.8060097262201045
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.340885
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,14.833628
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,598
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.7862504203582046
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.48230376613195736
timing__hold__ws__corner:nom_ss_100C_1v60,0.8227756486783516
timing__setup__ws__corner:nom_ss_100C_1v60,-1.4669119667501518
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-4.094213084445009
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-1.4669119667501518
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.822776
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,4
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,10.077581
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,598
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.6967144836036153
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2669506913303459
timing__hold__ws__corner:nom_ff_n40C_1v95,0.17575008612555357
timing__setup__ws__corner:nom_ff_n40C_1v95,4.580826958525064
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.175750
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,16.772308
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,10
design__max_fanout_violation__count,598
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.6781360109841028
clock__skew__worst_setup,0.2529232450620887
timing__hold__ws,0.1743956139972038
timing__setup__ws,-1.6715731494330257
timing__hold__tns,0.0
timing__setup__tns,-5.122731717152025
timing__hold__wns,0
timing__setup__wns,-1.6715731494330257
timing__hold_vio__count,0
timing__hold_r2r__ws,0.174396
timing__hold_r2r_vio__count,0
timing__setup_vio__count,11
timing__setup_r2r__ws,9.764543
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 550.0
design__core__bbox,5.52 10.88 794.42 538.56
design__io,88
design__die__area,440000
design__core__area,416287
design__instance__count__stdcell,29879
design__instance__area__stdcell,240373
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.577422
design__instance__utilization__stdcell,0.577422
design__instance__count__class:buffer,6
design__instance__count__class:inverter,63
design__instance__count__class:sequential_cell,4718
design__instance__count__class:multi_input_combinational_cell,7556
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,52181
design__instance__count__class:tap_cell,5978
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,6774.8
design__instance__displacement__mean,0.223
design__instance__displacement__max,32.2
route__wirelength__estimated,479796
design__violations,0
design__instance__count__class:timing_repair_buffer,1218
design__instance__count__class:clock_buffer,165
design__instance__count__class:clock_inverter,1
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,1
antenna__violating__pins,2
route__antenna_violation__count,1
design__instance__count__class:antenna_cell,10174
antenna_diodes_count,9
route__net,13747
route__net__special,2
route__drc_errors__iter:1,18086
route__wirelength__iter:1,690463
route__drc_errors__iter:2,7387
route__wirelength__iter:2,684089
route__drc_errors__iter:3,7014
route__wirelength__iter:3,682547
route__drc_errors__iter:4,1067
route__wirelength__iter:4,678857
route__drc_errors__iter:5,618
route__wirelength__iter:5,678717
route__drc_errors__iter:6,380
route__wirelength__iter:6,678745
route__drc_errors__iter:7,306
route__wirelength__iter:7,678863
route__drc_errors__iter:8,163
route__wirelength__iter:8,678877
route__drc_errors__iter:9,90
route__wirelength__iter:9,678864
route__drc_errors__iter:10,85
route__wirelength__iter:10,678837
route__drc_errors__iter:11,13
route__wirelength__iter:11,678830
route__drc_errors__iter:12,0
route__wirelength__iter:12,678838
route__drc_errors,0
route__wirelength,678838
route__vias,145167
route__vias__singlecut,145167
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,1066.75
timing__unannotated_net__count__corner:nom_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,598
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.6781360109841028
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.313459711504098
timing__hold__ws__corner:min_tt_025C_1v80,0.33703107925116343
timing__setup__ws__corner:min_tt_025C_1v80,2.9756642436788616
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.337031
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,14.999991
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,598
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.7544329818848234
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.4548659355699813
timing__hold__ws__corner:min_ss_100C_1v60,0.814825563418772
timing__setup__ws__corner:min_ss_100C_1v60,-1.2826957636885785
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-3.0962486784182297
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-1.2826957636885785
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.814826
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,3
timing__setup_r2r__ws__corner:min_ss_100C_1v60,10.359989
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,598
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.6782752329553283
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2529232450620887
timing__hold__ws__corner:min_ff_n40C_1v95,0.1743956139972038
timing__setup__ws__corner:min_ff_n40C_1v95,4.707943501636858
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.174396
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,16.890987
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,598
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.7328928782410603
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.3535722925628711
timing__hold__ws__corner:max_tt_025C_1v80,0.34234838155568675
timing__setup__ws__corner:max_tt_025C_1v80,2.63424933766868
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.342348
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,14.638516
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,10
design__max_fanout_violation__count__corner:max_ss_100C_1v60,598
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.8243741478344155
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.5142404425615554
timing__hold__ws__corner:max_ss_100C_1v60,0.8273981733944148
timing__setup__ws__corner:max_ss_100C_1v60,-1.6715731494330257
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-5.122731717152025
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-1.6715731494330257
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.827398
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,4
timing__setup_r2r__ws__corner:max_ss_100C_1v60,9.764543
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,598
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.721454472139452
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2868283469700181
timing__hold__ws__corner:max_ff_n40C_1v95,0.17505908329548397
timing__setup__ws__corner:max_ff_n40C_1v95,4.453296080168763
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.175059
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,16.622713
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,35
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79973
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000269083
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000262352
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000399188
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000262352
design_powergrid__voltage__worst,0.000262352
design_powergrid__voltage__worst__net:VPWR,1.79973
design_powergrid__drop__worst,0.000269083
design_powergrid__drop__worst__net:VPWR,0.000269083
design_powergrid__voltage__worst__net:VGND,0.000262352
design_powergrid__drop__worst__net:VGND,0.000262352
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000399000000000000008414276220225502811445039696991443634033203125
ir__drop__worst,0.0002689999999999999791451543718068251109798438847064971923828125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
