
Bai7_TouchScreen.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a08  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000031c8  08009b98  08009b98  0000ab98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cd60  0800cd60  0000e0a8  2**0
                  CONTENTS
  4 .ARM          00000008  0800cd60  0800cd60  0000dd60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cd68  0800cd68  0000e0a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cd68  0800cd68  0000dd68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cd6c  0800cd6c  0000dd6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  0800cd70  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e0a8  2**0
                  CONTENTS
 10 .bss          0000075c  200000a8  200000a8  0000e0a8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000804  20000804  0000e0a8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e0a8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015ddb  00000000  00000000  0000e0d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000040b9  00000000  00000000  00023eb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001598  00000000  00000000  00027f70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010aa  00000000  00000000  00029508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026e82  00000000  00000000  0002a5b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001df2b  00000000  00000000  00051434  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dfa80  00000000  00000000  0006f35f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014eddf  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006564  00000000  00000000  0014ee24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000009d  00000000  00000000  00155388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000a8 	.word	0x200000a8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009b80 	.word	0x08009b80

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000ac 	.word	0x200000ac
 80001cc:	08009b80 	.word	0x08009b80

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2uiz>:
 8000b48:	004a      	lsls	r2, r1, #1
 8000b4a:	d211      	bcs.n	8000b70 <__aeabi_d2uiz+0x28>
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b50:	d211      	bcs.n	8000b76 <__aeabi_d2uiz+0x2e>
 8000b52:	d50d      	bpl.n	8000b70 <__aeabi_d2uiz+0x28>
 8000b54:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d40e      	bmi.n	8000b7c <__aeabi_d2uiz+0x34>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b6e:	4770      	bx	lr
 8000b70:	f04f 0000 	mov.w	r0, #0
 8000b74:	4770      	bx	lr
 8000b76:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_d2uiz+0x3a>
 8000b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0000 	mov.w	r0, #0
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_uldivmod>:
 8000b88:	b953      	cbnz	r3, 8000ba0 <__aeabi_uldivmod+0x18>
 8000b8a:	b94a      	cbnz	r2, 8000ba0 <__aeabi_uldivmod+0x18>
 8000b8c:	2900      	cmp	r1, #0
 8000b8e:	bf08      	it	eq
 8000b90:	2800      	cmpeq	r0, #0
 8000b92:	bf1c      	itt	ne
 8000b94:	f04f 31ff 	movne.w	r1, #4294967295
 8000b98:	f04f 30ff 	movne.w	r0, #4294967295
 8000b9c:	f000 b988 	b.w	8000eb0 <__aeabi_idiv0>
 8000ba0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ba4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ba8:	f000 f806 	bl	8000bb8 <__udivmoddi4>
 8000bac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb4:	b004      	add	sp, #16
 8000bb6:	4770      	bx	lr

08000bb8 <__udivmoddi4>:
 8000bb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bbc:	9d08      	ldr	r5, [sp, #32]
 8000bbe:	468e      	mov	lr, r1
 8000bc0:	4604      	mov	r4, r0
 8000bc2:	4688      	mov	r8, r1
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d14a      	bne.n	8000c5e <__udivmoddi4+0xa6>
 8000bc8:	428a      	cmp	r2, r1
 8000bca:	4617      	mov	r7, r2
 8000bcc:	d962      	bls.n	8000c94 <__udivmoddi4+0xdc>
 8000bce:	fab2 f682 	clz	r6, r2
 8000bd2:	b14e      	cbz	r6, 8000be8 <__udivmoddi4+0x30>
 8000bd4:	f1c6 0320 	rsb	r3, r6, #32
 8000bd8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bdc:	fa20 f303 	lsr.w	r3, r0, r3
 8000be0:	40b7      	lsls	r7, r6
 8000be2:	ea43 0808 	orr.w	r8, r3, r8
 8000be6:	40b4      	lsls	r4, r6
 8000be8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bec:	fa1f fc87 	uxth.w	ip, r7
 8000bf0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000bf4:	0c23      	lsrs	r3, r4, #16
 8000bf6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bfa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bfe:	fb01 f20c 	mul.w	r2, r1, ip
 8000c02:	429a      	cmp	r2, r3
 8000c04:	d909      	bls.n	8000c1a <__udivmoddi4+0x62>
 8000c06:	18fb      	adds	r3, r7, r3
 8000c08:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c0c:	f080 80ea 	bcs.w	8000de4 <__udivmoddi4+0x22c>
 8000c10:	429a      	cmp	r2, r3
 8000c12:	f240 80e7 	bls.w	8000de4 <__udivmoddi4+0x22c>
 8000c16:	3902      	subs	r1, #2
 8000c18:	443b      	add	r3, r7
 8000c1a:	1a9a      	subs	r2, r3, r2
 8000c1c:	b2a3      	uxth	r3, r4
 8000c1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c2a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c2e:	459c      	cmp	ip, r3
 8000c30:	d909      	bls.n	8000c46 <__udivmoddi4+0x8e>
 8000c32:	18fb      	adds	r3, r7, r3
 8000c34:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c38:	f080 80d6 	bcs.w	8000de8 <__udivmoddi4+0x230>
 8000c3c:	459c      	cmp	ip, r3
 8000c3e:	f240 80d3 	bls.w	8000de8 <__udivmoddi4+0x230>
 8000c42:	443b      	add	r3, r7
 8000c44:	3802      	subs	r0, #2
 8000c46:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c4a:	eba3 030c 	sub.w	r3, r3, ip
 8000c4e:	2100      	movs	r1, #0
 8000c50:	b11d      	cbz	r5, 8000c5a <__udivmoddi4+0xa2>
 8000c52:	40f3      	lsrs	r3, r6
 8000c54:	2200      	movs	r2, #0
 8000c56:	e9c5 3200 	strd	r3, r2, [r5]
 8000c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5e:	428b      	cmp	r3, r1
 8000c60:	d905      	bls.n	8000c6e <__udivmoddi4+0xb6>
 8000c62:	b10d      	cbz	r5, 8000c68 <__udivmoddi4+0xb0>
 8000c64:	e9c5 0100 	strd	r0, r1, [r5]
 8000c68:	2100      	movs	r1, #0
 8000c6a:	4608      	mov	r0, r1
 8000c6c:	e7f5      	b.n	8000c5a <__udivmoddi4+0xa2>
 8000c6e:	fab3 f183 	clz	r1, r3
 8000c72:	2900      	cmp	r1, #0
 8000c74:	d146      	bne.n	8000d04 <__udivmoddi4+0x14c>
 8000c76:	4573      	cmp	r3, lr
 8000c78:	d302      	bcc.n	8000c80 <__udivmoddi4+0xc8>
 8000c7a:	4282      	cmp	r2, r0
 8000c7c:	f200 8105 	bhi.w	8000e8a <__udivmoddi4+0x2d2>
 8000c80:	1a84      	subs	r4, r0, r2
 8000c82:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c86:	2001      	movs	r0, #1
 8000c88:	4690      	mov	r8, r2
 8000c8a:	2d00      	cmp	r5, #0
 8000c8c:	d0e5      	beq.n	8000c5a <__udivmoddi4+0xa2>
 8000c8e:	e9c5 4800 	strd	r4, r8, [r5]
 8000c92:	e7e2      	b.n	8000c5a <__udivmoddi4+0xa2>
 8000c94:	2a00      	cmp	r2, #0
 8000c96:	f000 8090 	beq.w	8000dba <__udivmoddi4+0x202>
 8000c9a:	fab2 f682 	clz	r6, r2
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	f040 80a4 	bne.w	8000dec <__udivmoddi4+0x234>
 8000ca4:	1a8a      	subs	r2, r1, r2
 8000ca6:	0c03      	lsrs	r3, r0, #16
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	b280      	uxth	r0, r0
 8000cae:	b2bc      	uxth	r4, r7
 8000cb0:	2101      	movs	r1, #1
 8000cb2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cb6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cbe:	fb04 f20c 	mul.w	r2, r4, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d907      	bls.n	8000cd6 <__udivmoddi4+0x11e>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ccc:	d202      	bcs.n	8000cd4 <__udivmoddi4+0x11c>
 8000cce:	429a      	cmp	r2, r3
 8000cd0:	f200 80e0 	bhi.w	8000e94 <__udivmoddi4+0x2dc>
 8000cd4:	46c4      	mov	ip, r8
 8000cd6:	1a9b      	subs	r3, r3, r2
 8000cd8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cdc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000ce0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ce4:	fb02 f404 	mul.w	r4, r2, r4
 8000ce8:	429c      	cmp	r4, r3
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x144>
 8000cec:	18fb      	adds	r3, r7, r3
 8000cee:	f102 30ff 	add.w	r0, r2, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x142>
 8000cf4:	429c      	cmp	r4, r3
 8000cf6:	f200 80ca 	bhi.w	8000e8e <__udivmoddi4+0x2d6>
 8000cfa:	4602      	mov	r2, r0
 8000cfc:	1b1b      	subs	r3, r3, r4
 8000cfe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d02:	e7a5      	b.n	8000c50 <__udivmoddi4+0x98>
 8000d04:	f1c1 0620 	rsb	r6, r1, #32
 8000d08:	408b      	lsls	r3, r1
 8000d0a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d0e:	431f      	orrs	r7, r3
 8000d10:	fa0e f401 	lsl.w	r4, lr, r1
 8000d14:	fa20 f306 	lsr.w	r3, r0, r6
 8000d18:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d1c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d20:	4323      	orrs	r3, r4
 8000d22:	fa00 f801 	lsl.w	r8, r0, r1
 8000d26:	fa1f fc87 	uxth.w	ip, r7
 8000d2a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d2e:	0c1c      	lsrs	r4, r3, #16
 8000d30:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d34:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d38:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d3c:	45a6      	cmp	lr, r4
 8000d3e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d42:	d909      	bls.n	8000d58 <__udivmoddi4+0x1a0>
 8000d44:	193c      	adds	r4, r7, r4
 8000d46:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d4a:	f080 809c 	bcs.w	8000e86 <__udivmoddi4+0x2ce>
 8000d4e:	45a6      	cmp	lr, r4
 8000d50:	f240 8099 	bls.w	8000e86 <__udivmoddi4+0x2ce>
 8000d54:	3802      	subs	r0, #2
 8000d56:	443c      	add	r4, r7
 8000d58:	eba4 040e 	sub.w	r4, r4, lr
 8000d5c:	fa1f fe83 	uxth.w	lr, r3
 8000d60:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d64:	fb09 4413 	mls	r4, r9, r3, r4
 8000d68:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d6c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d70:	45a4      	cmp	ip, r4
 8000d72:	d908      	bls.n	8000d86 <__udivmoddi4+0x1ce>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d7a:	f080 8082 	bcs.w	8000e82 <__udivmoddi4+0x2ca>
 8000d7e:	45a4      	cmp	ip, r4
 8000d80:	d97f      	bls.n	8000e82 <__udivmoddi4+0x2ca>
 8000d82:	3b02      	subs	r3, #2
 8000d84:	443c      	add	r4, r7
 8000d86:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d8a:	eba4 040c 	sub.w	r4, r4, ip
 8000d8e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d92:	4564      	cmp	r4, ip
 8000d94:	4673      	mov	r3, lr
 8000d96:	46e1      	mov	r9, ip
 8000d98:	d362      	bcc.n	8000e60 <__udivmoddi4+0x2a8>
 8000d9a:	d05f      	beq.n	8000e5c <__udivmoddi4+0x2a4>
 8000d9c:	b15d      	cbz	r5, 8000db6 <__udivmoddi4+0x1fe>
 8000d9e:	ebb8 0203 	subs.w	r2, r8, r3
 8000da2:	eb64 0409 	sbc.w	r4, r4, r9
 8000da6:	fa04 f606 	lsl.w	r6, r4, r6
 8000daa:	fa22 f301 	lsr.w	r3, r2, r1
 8000dae:	431e      	orrs	r6, r3
 8000db0:	40cc      	lsrs	r4, r1
 8000db2:	e9c5 6400 	strd	r6, r4, [r5]
 8000db6:	2100      	movs	r1, #0
 8000db8:	e74f      	b.n	8000c5a <__udivmoddi4+0xa2>
 8000dba:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dbe:	0c01      	lsrs	r1, r0, #16
 8000dc0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000dc4:	b280      	uxth	r0, r0
 8000dc6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dca:	463b      	mov	r3, r7
 8000dcc:	4638      	mov	r0, r7
 8000dce:	463c      	mov	r4, r7
 8000dd0:	46b8      	mov	r8, r7
 8000dd2:	46be      	mov	lr, r7
 8000dd4:	2620      	movs	r6, #32
 8000dd6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dda:	eba2 0208 	sub.w	r2, r2, r8
 8000dde:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000de2:	e766      	b.n	8000cb2 <__udivmoddi4+0xfa>
 8000de4:	4601      	mov	r1, r0
 8000de6:	e718      	b.n	8000c1a <__udivmoddi4+0x62>
 8000de8:	4610      	mov	r0, r2
 8000dea:	e72c      	b.n	8000c46 <__udivmoddi4+0x8e>
 8000dec:	f1c6 0220 	rsb	r2, r6, #32
 8000df0:	fa2e f302 	lsr.w	r3, lr, r2
 8000df4:	40b7      	lsls	r7, r6
 8000df6:	40b1      	lsls	r1, r6
 8000df8:	fa20 f202 	lsr.w	r2, r0, r2
 8000dfc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e00:	430a      	orrs	r2, r1
 8000e02:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e06:	b2bc      	uxth	r4, r7
 8000e08:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e12:	fb08 f904 	mul.w	r9, r8, r4
 8000e16:	40b0      	lsls	r0, r6
 8000e18:	4589      	cmp	r9, r1
 8000e1a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e1e:	b280      	uxth	r0, r0
 8000e20:	d93e      	bls.n	8000ea0 <__udivmoddi4+0x2e8>
 8000e22:	1879      	adds	r1, r7, r1
 8000e24:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e28:	d201      	bcs.n	8000e2e <__udivmoddi4+0x276>
 8000e2a:	4589      	cmp	r9, r1
 8000e2c:	d81f      	bhi.n	8000e6e <__udivmoddi4+0x2b6>
 8000e2e:	eba1 0109 	sub.w	r1, r1, r9
 8000e32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e36:	fb09 f804 	mul.w	r8, r9, r4
 8000e3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e3e:	b292      	uxth	r2, r2
 8000e40:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e44:	4542      	cmp	r2, r8
 8000e46:	d229      	bcs.n	8000e9c <__udivmoddi4+0x2e4>
 8000e48:	18ba      	adds	r2, r7, r2
 8000e4a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e4e:	d2c4      	bcs.n	8000dda <__udivmoddi4+0x222>
 8000e50:	4542      	cmp	r2, r8
 8000e52:	d2c2      	bcs.n	8000dda <__udivmoddi4+0x222>
 8000e54:	f1a9 0102 	sub.w	r1, r9, #2
 8000e58:	443a      	add	r2, r7
 8000e5a:	e7be      	b.n	8000dda <__udivmoddi4+0x222>
 8000e5c:	45f0      	cmp	r8, lr
 8000e5e:	d29d      	bcs.n	8000d9c <__udivmoddi4+0x1e4>
 8000e60:	ebbe 0302 	subs.w	r3, lr, r2
 8000e64:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e68:	3801      	subs	r0, #1
 8000e6a:	46e1      	mov	r9, ip
 8000e6c:	e796      	b.n	8000d9c <__udivmoddi4+0x1e4>
 8000e6e:	eba7 0909 	sub.w	r9, r7, r9
 8000e72:	4449      	add	r1, r9
 8000e74:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e78:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e7c:	fb09 f804 	mul.w	r8, r9, r4
 8000e80:	e7db      	b.n	8000e3a <__udivmoddi4+0x282>
 8000e82:	4673      	mov	r3, lr
 8000e84:	e77f      	b.n	8000d86 <__udivmoddi4+0x1ce>
 8000e86:	4650      	mov	r0, sl
 8000e88:	e766      	b.n	8000d58 <__udivmoddi4+0x1a0>
 8000e8a:	4608      	mov	r0, r1
 8000e8c:	e6fd      	b.n	8000c8a <__udivmoddi4+0xd2>
 8000e8e:	443b      	add	r3, r7
 8000e90:	3a02      	subs	r2, #2
 8000e92:	e733      	b.n	8000cfc <__udivmoddi4+0x144>
 8000e94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e98:	443b      	add	r3, r7
 8000e9a:	e71c      	b.n	8000cd6 <__udivmoddi4+0x11e>
 8000e9c:	4649      	mov	r1, r9
 8000e9e:	e79c      	b.n	8000dda <__udivmoddi4+0x222>
 8000ea0:	eba1 0109 	sub.w	r1, r1, r9
 8000ea4:	46c4      	mov	ip, r8
 8000ea6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eaa:	fb09 f804 	mul.w	r8, r9, r4
 8000eae:	e7c4      	b.n	8000e3a <__udivmoddi4+0x282>

08000eb0 <__aeabi_idiv0>:
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop

08000eb4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b084      	sub	sp, #16
 8000eb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000eba:	463b      	mov	r3, r7
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	601a      	str	r2, [r3, #0]
 8000ec0:	605a      	str	r2, [r3, #4]
 8000ec2:	609a      	str	r2, [r3, #8]
 8000ec4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000ec6:	4b3d      	ldr	r3, [pc, #244]	@ (8000fbc <MX_ADC1_Init+0x108>)
 8000ec8:	4a3d      	ldr	r2, [pc, #244]	@ (8000fc0 <MX_ADC1_Init+0x10c>)
 8000eca:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000ecc:	4b3b      	ldr	r3, [pc, #236]	@ (8000fbc <MX_ADC1_Init+0x108>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ed2:	4b3a      	ldr	r3, [pc, #232]	@ (8000fbc <MX_ADC1_Init+0x108>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000ed8:	4b38      	ldr	r3, [pc, #224]	@ (8000fbc <MX_ADC1_Init+0x108>)
 8000eda:	2201      	movs	r2, #1
 8000edc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ede:	4b37      	ldr	r3, [pc, #220]	@ (8000fbc <MX_ADC1_Init+0x108>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ee4:	4b35      	ldr	r3, [pc, #212]	@ (8000fbc <MX_ADC1_Init+0x108>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000eec:	4b33      	ldr	r3, [pc, #204]	@ (8000fbc <MX_ADC1_Init+0x108>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ef2:	4b32      	ldr	r3, [pc, #200]	@ (8000fbc <MX_ADC1_Init+0x108>)
 8000ef4:	4a33      	ldr	r2, [pc, #204]	@ (8000fc4 <MX_ADC1_Init+0x110>)
 8000ef6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ef8:	4b30      	ldr	r3, [pc, #192]	@ (8000fbc <MX_ADC1_Init+0x108>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8000efe:	4b2f      	ldr	r3, [pc, #188]	@ (8000fbc <MX_ADC1_Init+0x108>)
 8000f00:	2205      	movs	r2, #5
 8000f02:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f04:	4b2d      	ldr	r3, [pc, #180]	@ (8000fbc <MX_ADC1_Init+0x108>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f0c:	4b2b      	ldr	r3, [pc, #172]	@ (8000fbc <MX_ADC1_Init+0x108>)
 8000f0e:	2201      	movs	r2, #1
 8000f10:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f12:	482a      	ldr	r0, [pc, #168]	@ (8000fbc <MX_ADC1_Init+0x108>)
 8000f14:	f003 fb9a 	bl	800464c <HAL_ADC_Init>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000f1e:	f001 fe8d 	bl	8002c3c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000f22:	2308      	movs	r3, #8
 8000f24:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f26:	2301      	movs	r3, #1
 8000f28:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f2e:	463b      	mov	r3, r7
 8000f30:	4619      	mov	r1, r3
 8000f32:	4822      	ldr	r0, [pc, #136]	@ (8000fbc <MX_ADC1_Init+0x108>)
 8000f34:	f003 fbce 	bl	80046d4 <HAL_ADC_ConfigChannel>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000f3e:	f001 fe7d 	bl	8002c3c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000f42:	2309      	movs	r3, #9
 8000f44:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000f46:	2302      	movs	r3, #2
 8000f48:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f4a:	463b      	mov	r3, r7
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	481b      	ldr	r0, [pc, #108]	@ (8000fbc <MX_ADC1_Init+0x108>)
 8000f50:	f003 fbc0 	bl	80046d4 <HAL_ADC_ConfigChannel>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000f5a:	f001 fe6f 	bl	8002c3c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000f5e:	230a      	movs	r3, #10
 8000f60:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000f62:	2303      	movs	r3, #3
 8000f64:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f66:	463b      	mov	r3, r7
 8000f68:	4619      	mov	r1, r3
 8000f6a:	4814      	ldr	r0, [pc, #80]	@ (8000fbc <MX_ADC1_Init+0x108>)
 8000f6c:	f003 fbb2 	bl	80046d4 <HAL_ADC_ConfigChannel>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d001      	beq.n	8000f7a <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8000f76:	f001 fe61 	bl	8002c3c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000f7a:	230b      	movs	r3, #11
 8000f7c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000f7e:	2304      	movs	r3, #4
 8000f80:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f82:	463b      	mov	r3, r7
 8000f84:	4619      	mov	r1, r3
 8000f86:	480d      	ldr	r0, [pc, #52]	@ (8000fbc <MX_ADC1_Init+0x108>)
 8000f88:	f003 fba4 	bl	80046d4 <HAL_ADC_ConfigChannel>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000f92:	f001 fe53 	bl	8002c3c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000f96:	230c      	movs	r3, #12
 8000f98:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000f9a:	2305      	movs	r3, #5
 8000f9c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f9e:	463b      	mov	r3, r7
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	4806      	ldr	r0, [pc, #24]	@ (8000fbc <MX_ADC1_Init+0x108>)
 8000fa4:	f003 fb96 	bl	80046d4 <HAL_ADC_ConfigChannel>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000fae:	f001 fe45 	bl	8002c3c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fb2:	bf00      	nop
 8000fb4:	3710      	adds	r7, #16
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	200000c4 	.word	0x200000c4
 8000fc0:	40012000 	.word	0x40012000
 8000fc4:	0f000001 	.word	0x0f000001

08000fc8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b08a      	sub	sp, #40	@ 0x28
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd0:	f107 0314 	add.w	r3, r7, #20
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	601a      	str	r2, [r3, #0]
 8000fd8:	605a      	str	r2, [r3, #4]
 8000fda:	609a      	str	r2, [r3, #8]
 8000fdc:	60da      	str	r2, [r3, #12]
 8000fde:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a3c      	ldr	r2, [pc, #240]	@ (80010d8 <HAL_ADC_MspInit+0x110>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d171      	bne.n	80010ce <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fea:	2300      	movs	r3, #0
 8000fec:	613b      	str	r3, [r7, #16]
 8000fee:	4b3b      	ldr	r3, [pc, #236]	@ (80010dc <HAL_ADC_MspInit+0x114>)
 8000ff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ff2:	4a3a      	ldr	r2, [pc, #232]	@ (80010dc <HAL_ADC_MspInit+0x114>)
 8000ff4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ff8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ffa:	4b38      	ldr	r3, [pc, #224]	@ (80010dc <HAL_ADC_MspInit+0x114>)
 8000ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ffe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001002:	613b      	str	r3, [r7, #16]
 8001004:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001006:	2300      	movs	r3, #0
 8001008:	60fb      	str	r3, [r7, #12]
 800100a:	4b34      	ldr	r3, [pc, #208]	@ (80010dc <HAL_ADC_MspInit+0x114>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100e:	4a33      	ldr	r2, [pc, #204]	@ (80010dc <HAL_ADC_MspInit+0x114>)
 8001010:	f043 0304 	orr.w	r3, r3, #4
 8001014:	6313      	str	r3, [r2, #48]	@ 0x30
 8001016:	4b31      	ldr	r3, [pc, #196]	@ (80010dc <HAL_ADC_MspInit+0x114>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101a:	f003 0304 	and.w	r3, r3, #4
 800101e:	60fb      	str	r3, [r7, #12]
 8001020:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001022:	2300      	movs	r3, #0
 8001024:	60bb      	str	r3, [r7, #8]
 8001026:	4b2d      	ldr	r3, [pc, #180]	@ (80010dc <HAL_ADC_MspInit+0x114>)
 8001028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102a:	4a2c      	ldr	r2, [pc, #176]	@ (80010dc <HAL_ADC_MspInit+0x114>)
 800102c:	f043 0302 	orr.w	r3, r3, #2
 8001030:	6313      	str	r3, [r2, #48]	@ 0x30
 8001032:	4b2a      	ldr	r3, [pc, #168]	@ (80010dc <HAL_ADC_MspInit+0x114>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001036:	f003 0302 	and.w	r3, r3, #2
 800103a:	60bb      	str	r3, [r7, #8]
 800103c:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800103e:	2307      	movs	r3, #7
 8001040:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001042:	2303      	movs	r3, #3
 8001044:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001046:	2300      	movs	r3, #0
 8001048:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800104a:	f107 0314 	add.w	r3, r7, #20
 800104e:	4619      	mov	r1, r3
 8001050:	4823      	ldr	r0, [pc, #140]	@ (80010e0 <HAL_ADC_MspInit+0x118>)
 8001052:	f004 f959 	bl	8005308 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001056:	2303      	movs	r3, #3
 8001058:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800105a:	2303      	movs	r3, #3
 800105c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105e:	2300      	movs	r3, #0
 8001060:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001062:	f107 0314 	add.w	r3, r7, #20
 8001066:	4619      	mov	r1, r3
 8001068:	481e      	ldr	r0, [pc, #120]	@ (80010e4 <HAL_ADC_MspInit+0x11c>)
 800106a:	f004 f94d 	bl	8005308 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800106e:	4b1e      	ldr	r3, [pc, #120]	@ (80010e8 <HAL_ADC_MspInit+0x120>)
 8001070:	4a1e      	ldr	r2, [pc, #120]	@ (80010ec <HAL_ADC_MspInit+0x124>)
 8001072:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001074:	4b1c      	ldr	r3, [pc, #112]	@ (80010e8 <HAL_ADC_MspInit+0x120>)
 8001076:	2200      	movs	r2, #0
 8001078:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800107a:	4b1b      	ldr	r3, [pc, #108]	@ (80010e8 <HAL_ADC_MspInit+0x120>)
 800107c:	2200      	movs	r2, #0
 800107e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001080:	4b19      	ldr	r3, [pc, #100]	@ (80010e8 <HAL_ADC_MspInit+0x120>)
 8001082:	2200      	movs	r2, #0
 8001084:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001086:	4b18      	ldr	r3, [pc, #96]	@ (80010e8 <HAL_ADC_MspInit+0x120>)
 8001088:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800108c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800108e:	4b16      	ldr	r3, [pc, #88]	@ (80010e8 <HAL_ADC_MspInit+0x120>)
 8001090:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001094:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001096:	4b14      	ldr	r3, [pc, #80]	@ (80010e8 <HAL_ADC_MspInit+0x120>)
 8001098:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800109c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800109e:	4b12      	ldr	r3, [pc, #72]	@ (80010e8 <HAL_ADC_MspInit+0x120>)
 80010a0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80010a4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80010a6:	4b10      	ldr	r3, [pc, #64]	@ (80010e8 <HAL_ADC_MspInit+0x120>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010ac:	4b0e      	ldr	r3, [pc, #56]	@ (80010e8 <HAL_ADC_MspInit+0x120>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80010b2:	480d      	ldr	r0, [pc, #52]	@ (80010e8 <HAL_ADC_MspInit+0x120>)
 80010b4:	f003 fe3e 	bl	8004d34 <HAL_DMA_Init>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 80010be:	f001 fdbd 	bl	8002c3c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4a08      	ldr	r2, [pc, #32]	@ (80010e8 <HAL_ADC_MspInit+0x120>)
 80010c6:	639a      	str	r2, [r3, #56]	@ 0x38
 80010c8:	4a07      	ldr	r2, [pc, #28]	@ (80010e8 <HAL_ADC_MspInit+0x120>)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010ce:	bf00      	nop
 80010d0:	3728      	adds	r7, #40	@ 0x28
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	40012000 	.word	0x40012000
 80010dc:	40023800 	.word	0x40023800
 80010e0:	40020800 	.word	0x40020800
 80010e4:	40020400 	.word	0x40020400
 80010e8:	2000010c 	.word	0x2000010c
 80010ec:	40026410 	.word	0x40026410

080010f0 <at24c_init>:


static uint8_t at24c_Check(void);

void at24c_init(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
	at24c_Check();
 80010f4:	f000 f83c 	bl	8001170 <at24c_Check>
}
 80010f8:	bf00      	nop
 80010fa:	bd80      	pop	{r7, pc}

080010fc <at24c_ReadOneByte>:

uint8_t at24c_ReadOneByte(uint16_t ReadAddr)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b088      	sub	sp, #32
 8001100:	af04      	add	r7, sp, #16
 8001102:	4603      	mov	r3, r0
 8001104:	80fb      	strh	r3, [r7, #6]
	uint8_t temp=0;
 8001106:	2300      	movs	r3, #0
 8001108:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Read(&hi2c1, 0xA0, ReadAddr, I2C_MEMADD_SIZE_16BIT, &temp, 1, 10);
 800110a:	88fa      	ldrh	r2, [r7, #6]
 800110c:	230a      	movs	r3, #10
 800110e:	9302      	str	r3, [sp, #8]
 8001110:	2301      	movs	r3, #1
 8001112:	9301      	str	r3, [sp, #4]
 8001114:	f107 030f 	add.w	r3, r7, #15
 8001118:	9300      	str	r3, [sp, #0]
 800111a:	2310      	movs	r3, #16
 800111c:	21a0      	movs	r1, #160	@ 0xa0
 800111e:	4804      	ldr	r0, [pc, #16]	@ (8001130 <at24c_ReadOneByte+0x34>)
 8001120:	f004 fd18 	bl	8005b54 <HAL_I2C_Mem_Read>
	return temp;
 8001124:	7bfb      	ldrb	r3, [r7, #15]
}
 8001126:	4618      	mov	r0, r3
 8001128:	3710      	adds	r7, #16
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	200001c0 	.word	0x200001c0

08001134 <at24c_WriteOneByte>:

void at24c_WriteOneByte(uint16_t WriteAddr,uint8_t DataToWrite)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b086      	sub	sp, #24
 8001138:	af04      	add	r7, sp, #16
 800113a:	4603      	mov	r3, r0
 800113c:	460a      	mov	r2, r1
 800113e:	80fb      	strh	r3, [r7, #6]
 8001140:	4613      	mov	r3, r2
 8001142:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write(&hi2c1, 0xA0, WriteAddr, I2C_MEMADD_SIZE_16BIT, &DataToWrite, 1, 10);
 8001144:	88fa      	ldrh	r2, [r7, #6]
 8001146:	230a      	movs	r3, #10
 8001148:	9302      	str	r3, [sp, #8]
 800114a:	2301      	movs	r3, #1
 800114c:	9301      	str	r3, [sp, #4]
 800114e:	1d7b      	adds	r3, r7, #5
 8001150:	9300      	str	r3, [sp, #0]
 8001152:	2310      	movs	r3, #16
 8001154:	21a0      	movs	r1, #160	@ 0xa0
 8001156:	4805      	ldr	r0, [pc, #20]	@ (800116c <at24c_WriteOneByte+0x38>)
 8001158:	f004 fc02 	bl	8005960 <HAL_I2C_Mem_Write>
	HAL_Delay(5);
 800115c:	2005      	movs	r0, #5
 800115e:	f003 fa51 	bl	8004604 <HAL_Delay>
}
 8001162:	bf00      	nop
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	200001c0 	.word	0x200001c0

08001170 <at24c_Check>:

uint8_t at24c_Check(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
	uint8_t temp;
	temp=at24c_ReadOneByte(65535);
 8001176:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800117a:	f7ff ffbf 	bl	80010fc <at24c_ReadOneByte>
 800117e:	4603      	mov	r3, r0
 8001180:	71fb      	strb	r3, [r7, #7]
	if(temp==0X55)return 0;
 8001182:	79fb      	ldrb	r3, [r7, #7]
 8001184:	2b55      	cmp	r3, #85	@ 0x55
 8001186:	d101      	bne.n	800118c <at24c_Check+0x1c>
 8001188:	2300      	movs	r3, #0
 800118a:	e010      	b.n	80011ae <at24c_Check+0x3e>
	else
	{
		at24c_WriteOneByte(65535,0X55);
 800118c:	2155      	movs	r1, #85	@ 0x55
 800118e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001192:	f7ff ffcf 	bl	8001134 <at24c_WriteOneByte>
	    temp=at24c_ReadOneByte(65535);
 8001196:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800119a:	f7ff ffaf 	bl	80010fc <at24c_ReadOneByte>
 800119e:	4603      	mov	r3, r0
 80011a0:	71fb      	strb	r3, [r7, #7]
		if(temp==0X55)return 0;
 80011a2:	79fb      	ldrb	r3, [r7, #7]
 80011a4:	2b55      	cmp	r3, #85	@ 0x55
 80011a6:	d101      	bne.n	80011ac <at24c_Check+0x3c>
 80011a8:	2300      	movs	r3, #0
 80011aa:	e000      	b.n	80011ae <at24c_Check+0x3e>
	}
	return 1;
 80011ac:	2301      	movs	r3, #1
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <at24c_Read>:


void at24c_Read(uint16_t ReadAddr,uint8_t *pBuffer,uint16_t NumToRead)
{
 80011b6:	b590      	push	{r4, r7, lr}
 80011b8:	b083      	sub	sp, #12
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	4603      	mov	r3, r0
 80011be:	6039      	str	r1, [r7, #0]
 80011c0:	80fb      	strh	r3, [r7, #6]
 80011c2:	4613      	mov	r3, r2
 80011c4:	80bb      	strh	r3, [r7, #4]
	while(NumToRead)
 80011c6:	e00d      	b.n	80011e4 <at24c_Read+0x2e>
	{
		*pBuffer++=at24c_ReadOneByte(ReadAddr++);
 80011c8:	88fb      	ldrh	r3, [r7, #6]
 80011ca:	1c5a      	adds	r2, r3, #1
 80011cc:	80fa      	strh	r2, [r7, #6]
 80011ce:	683c      	ldr	r4, [r7, #0]
 80011d0:	1c62      	adds	r2, r4, #1
 80011d2:	603a      	str	r2, [r7, #0]
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff ff91 	bl	80010fc <at24c_ReadOneByte>
 80011da:	4603      	mov	r3, r0
 80011dc:	7023      	strb	r3, [r4, #0]
		NumToRead--;
 80011de:	88bb      	ldrh	r3, [r7, #4]
 80011e0:	3b01      	subs	r3, #1
 80011e2:	80bb      	strh	r3, [r7, #4]
	while(NumToRead)
 80011e4:	88bb      	ldrh	r3, [r7, #4]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d1ee      	bne.n	80011c8 <at24c_Read+0x12>
	}
}
 80011ea:	bf00      	nop
 80011ec:	bf00      	nop
 80011ee:	370c      	adds	r7, #12
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd90      	pop	{r4, r7, pc}

080011f4 <at24c_Write>:

void at24c_Write(uint16_t WriteAddr,uint8_t *pBuffer,uint16_t NumToWrite)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	4603      	mov	r3, r0
 80011fc:	6039      	str	r1, [r7, #0]
 80011fe:	80fb      	strh	r3, [r7, #6]
 8001200:	4613      	mov	r3, r2
 8001202:	80bb      	strh	r3, [r7, #4]
	while(NumToWrite--)
 8001204:	e00c      	b.n	8001220 <at24c_Write+0x2c>
	{
		at24c_WriteOneByte(WriteAddr,*pBuffer);
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	781a      	ldrb	r2, [r3, #0]
 800120a:	88fb      	ldrh	r3, [r7, #6]
 800120c:	4611      	mov	r1, r2
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff ff90 	bl	8001134 <at24c_WriteOneByte>
		WriteAddr++;
 8001214:	88fb      	ldrh	r3, [r7, #6]
 8001216:	3301      	adds	r3, #1
 8001218:	80fb      	strh	r3, [r7, #6]
		pBuffer++;
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	3301      	adds	r3, #1
 800121e:	603b      	str	r3, [r7, #0]
	while(NumToWrite--)
 8001220:	88bb      	ldrh	r3, [r7, #4]
 8001222:	1e5a      	subs	r2, r3, #1
 8001224:	80ba      	strh	r2, [r7, #4]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d1ed      	bne.n	8001206 <at24c_Write+0x12>
	}
}
 800122a:	bf00      	nop
 800122c:	bf00      	nop
 800122e:	3708      	adds	r7, #8
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8001238:	2201      	movs	r2, #1
 800123a:	2108      	movs	r1, #8
 800123c:	4802      	ldr	r0, [pc, #8]	@ (8001248 <button_init+0x14>)
 800123e:	f004 fa17 	bl	8005670 <HAL_GPIO_WritePin>
}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	40020c00 	.word	0x40020c00

0800124c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001252:	2300      	movs	r3, #0
 8001254:	607b      	str	r3, [r7, #4]
 8001256:	4b0c      	ldr	r3, [pc, #48]	@ (8001288 <MX_DMA_Init+0x3c>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125a:	4a0b      	ldr	r2, [pc, #44]	@ (8001288 <MX_DMA_Init+0x3c>)
 800125c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001260:	6313      	str	r3, [r2, #48]	@ 0x30
 8001262:	4b09      	ldr	r3, [pc, #36]	@ (8001288 <MX_DMA_Init+0x3c>)
 8001264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001266:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800126a:	607b      	str	r3, [r7, #4]
 800126c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800126e:	2200      	movs	r2, #0
 8001270:	2100      	movs	r1, #0
 8001272:	2038      	movs	r0, #56	@ 0x38
 8001274:	f003 fd27 	bl	8004cc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001278:	2038      	movs	r0, #56	@ 0x38
 800127a:	f003 fd40 	bl	8004cfe <HAL_NVIC_EnableIRQ>

}
 800127e:	bf00      	nop
 8001280:	3708      	adds	r7, #8
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40023800 	.word	0x40023800

0800128c <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b08e      	sub	sp, #56	@ 0x38
 8001290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001292:	f107 031c 	add.w	r3, r7, #28
 8001296:	2200      	movs	r2, #0
 8001298:	601a      	str	r2, [r3, #0]
 800129a:	605a      	str	r2, [r3, #4]
 800129c:	609a      	str	r2, [r3, #8]
 800129e:	60da      	str	r2, [r3, #12]
 80012a0:	611a      	str	r2, [r3, #16]
 80012a2:	615a      	str	r2, [r3, #20]
 80012a4:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80012a6:	463b      	mov	r3, r7
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	605a      	str	r2, [r3, #4]
 80012ae:	609a      	str	r2, [r3, #8]
 80012b0:	60da      	str	r2, [r3, #12]
 80012b2:	611a      	str	r2, [r3, #16]
 80012b4:	615a      	str	r2, [r3, #20]
 80012b6:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80012b8:	4b2f      	ldr	r3, [pc, #188]	@ (8001378 <MX_FSMC_Init+0xec>)
 80012ba:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 80012be:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80012c0:	4b2d      	ldr	r3, [pc, #180]	@ (8001378 <MX_FSMC_Init+0xec>)
 80012c2:	4a2e      	ldr	r2, [pc, #184]	@ (800137c <MX_FSMC_Init+0xf0>)
 80012c4:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80012c6:	4b2c      	ldr	r3, [pc, #176]	@ (8001378 <MX_FSMC_Init+0xec>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80012cc:	4b2a      	ldr	r3, [pc, #168]	@ (8001378 <MX_FSMC_Init+0xec>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80012d2:	4b29      	ldr	r3, [pc, #164]	@ (8001378 <MX_FSMC_Init+0xec>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80012d8:	4b27      	ldr	r3, [pc, #156]	@ (8001378 <MX_FSMC_Init+0xec>)
 80012da:	2210      	movs	r2, #16
 80012dc:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80012de:	4b26      	ldr	r3, [pc, #152]	@ (8001378 <MX_FSMC_Init+0xec>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80012e4:	4b24      	ldr	r3, [pc, #144]	@ (8001378 <MX_FSMC_Init+0xec>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80012ea:	4b23      	ldr	r3, [pc, #140]	@ (8001378 <MX_FSMC_Init+0xec>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80012f0:	4b21      	ldr	r3, [pc, #132]	@ (8001378 <MX_FSMC_Init+0xec>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80012f6:	4b20      	ldr	r3, [pc, #128]	@ (8001378 <MX_FSMC_Init+0xec>)
 80012f8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80012fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80012fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001378 <MX_FSMC_Init+0xec>)
 8001300:	2200      	movs	r2, #0
 8001302:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8001304:	4b1c      	ldr	r3, [pc, #112]	@ (8001378 <MX_FSMC_Init+0xec>)
 8001306:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800130a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800130c:	4b1a      	ldr	r3, [pc, #104]	@ (8001378 <MX_FSMC_Init+0xec>)
 800130e:	2200      	movs	r2, #0
 8001310:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001312:	4b19      	ldr	r3, [pc, #100]	@ (8001378 <MX_FSMC_Init+0xec>)
 8001314:	2200      	movs	r2, #0
 8001316:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001318:	4b17      	ldr	r3, [pc, #92]	@ (8001378 <MX_FSMC_Init+0xec>)
 800131a:	2200      	movs	r2, #0
 800131c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 800131e:	230f      	movs	r3, #15
 8001320:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8001322:	230f      	movs	r3, #15
 8001324:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8001326:	233c      	movs	r3, #60	@ 0x3c
 8001328:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 800132a:	2300      	movs	r3, #0
 800132c:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 800132e:	2310      	movs	r3, #16
 8001330:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 8001332:	2311      	movs	r3, #17
 8001334:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001336:	2300      	movs	r3, #0
 8001338:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 800133a:	2308      	movs	r3, #8
 800133c:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 800133e:	230f      	movs	r3, #15
 8001340:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8001342:	2309      	movs	r3, #9
 8001344:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8001346:	2300      	movs	r3, #0
 8001348:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 800134a:	2310      	movs	r3, #16
 800134c:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 800134e:	2311      	movs	r3, #17
 8001350:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8001352:	2300      	movs	r3, #0
 8001354:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8001356:	463a      	mov	r2, r7
 8001358:	f107 031c 	add.w	r3, r7, #28
 800135c:	4619      	mov	r1, r3
 800135e:	4806      	ldr	r0, [pc, #24]	@ (8001378 <MX_FSMC_Init+0xec>)
 8001360:	f006 f88e 	bl	8007480 <HAL_SRAM_Init>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 800136a:	f001 fc67 	bl	8002c3c <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800136e:	bf00      	nop
 8001370:	3738      	adds	r7, #56	@ 0x38
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	2000016c 	.word	0x2000016c
 800137c:	a0000104 	.word	0xa0000104

08001380 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001380:	b580      	push	{r7, lr}
 8001382:	b086      	sub	sp, #24
 8001384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001386:	1d3b      	adds	r3, r7, #4
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]
 800138c:	605a      	str	r2, [r3, #4]
 800138e:	609a      	str	r2, [r3, #8]
 8001390:	60da      	str	r2, [r3, #12]
 8001392:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001394:	4b1c      	ldr	r3, [pc, #112]	@ (8001408 <HAL_FSMC_MspInit+0x88>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d131      	bne.n	8001400 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 800139c:	4b1a      	ldr	r3, [pc, #104]	@ (8001408 <HAL_FSMC_MspInit+0x88>)
 800139e:	2201      	movs	r2, #1
 80013a0:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80013a2:	2300      	movs	r3, #0
 80013a4:	603b      	str	r3, [r7, #0]
 80013a6:	4b19      	ldr	r3, [pc, #100]	@ (800140c <HAL_FSMC_MspInit+0x8c>)
 80013a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013aa:	4a18      	ldr	r2, [pc, #96]	@ (800140c <HAL_FSMC_MspInit+0x8c>)
 80013ac:	f043 0301 	orr.w	r3, r3, #1
 80013b0:	6393      	str	r3, [r2, #56]	@ 0x38
 80013b2:	4b16      	ldr	r3, [pc, #88]	@ (800140c <HAL_FSMC_MspInit+0x8c>)
 80013b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013b6:	f003 0301 	and.w	r3, r3, #1
 80013ba:	603b      	str	r3, [r7, #0]
 80013bc:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80013be:	f64f 7388 	movw	r3, #65416	@ 0xff88
 80013c2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c4:	2302      	movs	r3, #2
 80013c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c8:	2300      	movs	r3, #0
 80013ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013cc:	2303      	movs	r3, #3
 80013ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80013d0:	230c      	movs	r3, #12
 80013d2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013d4:	1d3b      	adds	r3, r7, #4
 80013d6:	4619      	mov	r1, r3
 80013d8:	480d      	ldr	r0, [pc, #52]	@ (8001410 <HAL_FSMC_MspInit+0x90>)
 80013da:	f003 ff95 	bl	8005308 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80013de:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 80013e2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e4:	2302      	movs	r3, #2
 80013e6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e8:	2300      	movs	r3, #0
 80013ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ec:	2303      	movs	r3, #3
 80013ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80013f0:	230c      	movs	r3, #12
 80013f2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013f4:	1d3b      	adds	r3, r7, #4
 80013f6:	4619      	mov	r1, r3
 80013f8:	4806      	ldr	r0, [pc, #24]	@ (8001414 <HAL_FSMC_MspInit+0x94>)
 80013fa:	f003 ff85 	bl	8005308 <HAL_GPIO_Init>
 80013fe:	e000      	b.n	8001402 <HAL_FSMC_MspInit+0x82>
    return;
 8001400:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001402:	3718      	adds	r7, #24
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	200001bc 	.word	0x200001bc
 800140c:	40023800 	.word	0x40023800
 8001410:	40021000 	.word	0x40021000
 8001414:	40020c00 	.word	0x40020c00

08001418 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001420:	f7ff ffae 	bl	8001380 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001424:	bf00      	nop
 8001426:	3708      	adds	r7, #8
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}

0800142c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b08e      	sub	sp, #56	@ 0x38
 8001430:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001432:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001436:	2200      	movs	r2, #0
 8001438:	601a      	str	r2, [r3, #0]
 800143a:	605a      	str	r2, [r3, #4]
 800143c:	609a      	str	r2, [r3, #8]
 800143e:	60da      	str	r2, [r3, #12]
 8001440:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	623b      	str	r3, [r7, #32]
 8001446:	4b7e      	ldr	r3, [pc, #504]	@ (8001640 <MX_GPIO_Init+0x214>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144a:	4a7d      	ldr	r2, [pc, #500]	@ (8001640 <MX_GPIO_Init+0x214>)
 800144c:	f043 0310 	orr.w	r3, r3, #16
 8001450:	6313      	str	r3, [r2, #48]	@ 0x30
 8001452:	4b7b      	ldr	r3, [pc, #492]	@ (8001640 <MX_GPIO_Init+0x214>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001456:	f003 0310 	and.w	r3, r3, #16
 800145a:	623b      	str	r3, [r7, #32]
 800145c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800145e:	2300      	movs	r3, #0
 8001460:	61fb      	str	r3, [r7, #28]
 8001462:	4b77      	ldr	r3, [pc, #476]	@ (8001640 <MX_GPIO_Init+0x214>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001466:	4a76      	ldr	r2, [pc, #472]	@ (8001640 <MX_GPIO_Init+0x214>)
 8001468:	f043 0304 	orr.w	r3, r3, #4
 800146c:	6313      	str	r3, [r2, #48]	@ 0x30
 800146e:	4b74      	ldr	r3, [pc, #464]	@ (8001640 <MX_GPIO_Init+0x214>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001472:	f003 0304 	and.w	r3, r3, #4
 8001476:	61fb      	str	r3, [r7, #28]
 8001478:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800147a:	2300      	movs	r3, #0
 800147c:	61bb      	str	r3, [r7, #24]
 800147e:	4b70      	ldr	r3, [pc, #448]	@ (8001640 <MX_GPIO_Init+0x214>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001482:	4a6f      	ldr	r2, [pc, #444]	@ (8001640 <MX_GPIO_Init+0x214>)
 8001484:	f043 0320 	orr.w	r3, r3, #32
 8001488:	6313      	str	r3, [r2, #48]	@ 0x30
 800148a:	4b6d      	ldr	r3, [pc, #436]	@ (8001640 <MX_GPIO_Init+0x214>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148e:	f003 0320 	and.w	r3, r3, #32
 8001492:	61bb      	str	r3, [r7, #24]
 8001494:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001496:	2300      	movs	r3, #0
 8001498:	617b      	str	r3, [r7, #20]
 800149a:	4b69      	ldr	r3, [pc, #420]	@ (8001640 <MX_GPIO_Init+0x214>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149e:	4a68      	ldr	r2, [pc, #416]	@ (8001640 <MX_GPIO_Init+0x214>)
 80014a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014a6:	4b66      	ldr	r3, [pc, #408]	@ (8001640 <MX_GPIO_Init+0x214>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014ae:	617b      	str	r3, [r7, #20]
 80014b0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014b2:	2300      	movs	r3, #0
 80014b4:	613b      	str	r3, [r7, #16]
 80014b6:	4b62      	ldr	r3, [pc, #392]	@ (8001640 <MX_GPIO_Init+0x214>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ba:	4a61      	ldr	r2, [pc, #388]	@ (8001640 <MX_GPIO_Init+0x214>)
 80014bc:	f043 0301 	orr.w	r3, r3, #1
 80014c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014c2:	4b5f      	ldr	r3, [pc, #380]	@ (8001640 <MX_GPIO_Init+0x214>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c6:	f003 0301 	and.w	r3, r3, #1
 80014ca:	613b      	str	r3, [r7, #16]
 80014cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ce:	2300      	movs	r3, #0
 80014d0:	60fb      	str	r3, [r7, #12]
 80014d2:	4b5b      	ldr	r3, [pc, #364]	@ (8001640 <MX_GPIO_Init+0x214>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d6:	4a5a      	ldr	r2, [pc, #360]	@ (8001640 <MX_GPIO_Init+0x214>)
 80014d8:	f043 0302 	orr.w	r3, r3, #2
 80014dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014de:	4b58      	ldr	r3, [pc, #352]	@ (8001640 <MX_GPIO_Init+0x214>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e2:	f003 0302 	and.w	r3, r3, #2
 80014e6:	60fb      	str	r3, [r7, #12]
 80014e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014ea:	2300      	movs	r3, #0
 80014ec:	60bb      	str	r3, [r7, #8]
 80014ee:	4b54      	ldr	r3, [pc, #336]	@ (8001640 <MX_GPIO_Init+0x214>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f2:	4a53      	ldr	r2, [pc, #332]	@ (8001640 <MX_GPIO_Init+0x214>)
 80014f4:	f043 0308 	orr.w	r3, r3, #8
 80014f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014fa:	4b51      	ldr	r3, [pc, #324]	@ (8001640 <MX_GPIO_Init+0x214>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fe:	f003 0308 	and.w	r3, r3, #8
 8001502:	60bb      	str	r3, [r7, #8]
 8001504:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	607b      	str	r3, [r7, #4]
 800150a:	4b4d      	ldr	r3, [pc, #308]	@ (8001640 <MX_GPIO_Init+0x214>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150e:	4a4c      	ldr	r2, [pc, #304]	@ (8001640 <MX_GPIO_Init+0x214>)
 8001510:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001514:	6313      	str	r3, [r2, #48]	@ 0x30
 8001516:	4b4a      	ldr	r3, [pc, #296]	@ (8001640 <MX_GPIO_Init+0x214>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800151e:	607b      	str	r3, [r7, #4]
 8001520:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 8001522:	2200      	movs	r2, #0
 8001524:	2170      	movs	r1, #112	@ 0x70
 8001526:	4847      	ldr	r0, [pc, #284]	@ (8001644 <MX_GPIO_Init+0x218>)
 8001528:	f004 f8a2 	bl	8005670 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FSMC_RES_Pin|T_MOSI_Pin, GPIO_PIN_RESET);
 800152c:	2200      	movs	r2, #0
 800152e:	f44f 5108 	mov.w	r1, #8704	@ 0x2200
 8001532:	4845      	ldr	r0, [pc, #276]	@ (8001648 <MX_GPIO_Init+0x21c>)
 8001534:	f004 f89c 	bl	8005670 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD_LATCH_Pin|T_CS_Pin|T_CLK_Pin, GPIO_PIN_RESET);
 8001538:	2200      	movs	r2, #0
 800153a:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 800153e:	4843      	ldr	r0, [pc, #268]	@ (800164c <MX_GPIO_Init+0x220>)
 8001540:	f004 f896 	bl	8005670 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8001544:	2200      	movs	r2, #0
 8001546:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800154a:	4841      	ldr	r0, [pc, #260]	@ (8001650 <MX_GPIO_Init+0x224>)
 800154c:	f004 f890 	bl	8005670 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8001550:	2200      	movs	r2, #0
 8001552:	2108      	movs	r1, #8
 8001554:	483f      	ldr	r0, [pc, #252]	@ (8001654 <MX_GPIO_Init+0x228>)
 8001556:	f004 f88b 	bl	8005670 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 800155a:	2370      	movs	r3, #112	@ 0x70
 800155c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800155e:	2301      	movs	r3, #1
 8001560:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001562:	2300      	movs	r3, #0
 8001564:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001566:	2300      	movs	r3, #0
 8001568:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800156a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800156e:	4619      	mov	r1, r3
 8001570:	4834      	ldr	r0, [pc, #208]	@ (8001644 <MX_GPIO_Init+0x218>)
 8001572:	f003 fec9 	bl	8005308 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin|T_MOSI_Pin;
 8001576:	f44f 5308 	mov.w	r3, #8704	@ 0x2200
 800157a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800157c:	2301      	movs	r3, #1
 800157e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001580:	2300      	movs	r3, #0
 8001582:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001584:	2300      	movs	r3, #0
 8001586:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001588:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800158c:	4619      	mov	r1, r3
 800158e:	482e      	ldr	r0, [pc, #184]	@ (8001648 <MX_GPIO_Init+0x21c>)
 8001590:	f003 feba 	bl	8005308 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8001594:	23c0      	movs	r3, #192	@ 0xc0
 8001596:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001598:	2300      	movs	r3, #0
 800159a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159c:	2300      	movs	r3, #0
 800159e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015a4:	4619      	mov	r1, r3
 80015a6:	482a      	ldr	r0, [pc, #168]	@ (8001650 <MX_GPIO_Init+0x224>)
 80015a8:	f003 feae 	bl	8005308 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 80015ac:	2330      	movs	r3, #48	@ 0x30
 80015ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015b0:	2300      	movs	r3, #0
 80015b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b4:	2300      	movs	r3, #0
 80015b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015bc:	4619      	mov	r1, r3
 80015be:	4822      	ldr	r0, [pc, #136]	@ (8001648 <MX_GPIO_Init+0x21c>)
 80015c0:	f003 fea2 	bl	8005308 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin|T_CS_Pin|T_CLK_Pin;
 80015c4:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 80015c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ca:	2301      	movs	r3, #1
 80015cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ce:	2300      	movs	r3, #0
 80015d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d2:	2300      	movs	r3, #0
 80015d4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80015d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015da:	4619      	mov	r1, r3
 80015dc:	481b      	ldr	r0, [pc, #108]	@ (800164c <MX_GPIO_Init+0x220>)
 80015de:	f003 fe93 	bl	8005308 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = T_PEN_Pin|T_MISO_Pin;
 80015e2:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 80015e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015e8:	2300      	movs	r3, #0
 80015ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015ec:	2301      	movs	r3, #1
 80015ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015f4:	4619      	mov	r1, r3
 80015f6:	4814      	ldr	r0, [pc, #80]	@ (8001648 <MX_GPIO_Init+0x21c>)
 80015f8:	f003 fe86 	bl	8005308 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 80015fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001600:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001602:	2301      	movs	r3, #1
 8001604:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001606:	2300      	movs	r3, #0
 8001608:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800160a:	2300      	movs	r3, #0
 800160c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 800160e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001612:	4619      	mov	r1, r3
 8001614:	480e      	ldr	r0, [pc, #56]	@ (8001650 <MX_GPIO_Init+0x224>)
 8001616:	f003 fe77 	bl	8005308 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 800161a:	2308      	movs	r3, #8
 800161c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800161e:	2301      	movs	r3, #1
 8001620:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001622:	2300      	movs	r3, #0
 8001624:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001626:	2300      	movs	r3, #0
 8001628:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 800162a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800162e:	4619      	mov	r1, r3
 8001630:	4808      	ldr	r0, [pc, #32]	@ (8001654 <MX_GPIO_Init+0x228>)
 8001632:	f003 fe69 	bl	8005308 <HAL_GPIO_Init>

}
 8001636:	bf00      	nop
 8001638:	3738      	adds	r7, #56	@ 0x38
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	40023800 	.word	0x40023800
 8001644:	40021000 	.word	0x40021000
 8001648:	40020800 	.word	0x40020800
 800164c:	40021800 	.word	0x40021800
 8001650:	40020000 	.word	0x40020000
 8001654:	40020c00 	.word	0x40020c00

08001658 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800165c:	4b12      	ldr	r3, [pc, #72]	@ (80016a8 <MX_I2C1_Init+0x50>)
 800165e:	4a13      	ldr	r2, [pc, #76]	@ (80016ac <MX_I2C1_Init+0x54>)
 8001660:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001662:	4b11      	ldr	r3, [pc, #68]	@ (80016a8 <MX_I2C1_Init+0x50>)
 8001664:	4a12      	ldr	r2, [pc, #72]	@ (80016b0 <MX_I2C1_Init+0x58>)
 8001666:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001668:	4b0f      	ldr	r3, [pc, #60]	@ (80016a8 <MX_I2C1_Init+0x50>)
 800166a:	2200      	movs	r2, #0
 800166c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800166e:	4b0e      	ldr	r3, [pc, #56]	@ (80016a8 <MX_I2C1_Init+0x50>)
 8001670:	2200      	movs	r2, #0
 8001672:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001674:	4b0c      	ldr	r3, [pc, #48]	@ (80016a8 <MX_I2C1_Init+0x50>)
 8001676:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800167a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800167c:	4b0a      	ldr	r3, [pc, #40]	@ (80016a8 <MX_I2C1_Init+0x50>)
 800167e:	2200      	movs	r2, #0
 8001680:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001682:	4b09      	ldr	r3, [pc, #36]	@ (80016a8 <MX_I2C1_Init+0x50>)
 8001684:	2200      	movs	r2, #0
 8001686:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001688:	4b07      	ldr	r3, [pc, #28]	@ (80016a8 <MX_I2C1_Init+0x50>)
 800168a:	2200      	movs	r2, #0
 800168c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800168e:	4b06      	ldr	r3, [pc, #24]	@ (80016a8 <MX_I2C1_Init+0x50>)
 8001690:	2200      	movs	r2, #0
 8001692:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001694:	4804      	ldr	r0, [pc, #16]	@ (80016a8 <MX_I2C1_Init+0x50>)
 8001696:	f004 f81f 	bl	80056d8 <HAL_I2C_Init>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80016a0:	f001 facc 	bl	8002c3c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016a4:	bf00      	nop
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	200001c0 	.word	0x200001c0
 80016ac:	40005400 	.word	0x40005400
 80016b0:	000186a0 	.word	0x000186a0

080016b4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b08a      	sub	sp, #40	@ 0x28
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016bc:	f107 0314 	add.w	r3, r7, #20
 80016c0:	2200      	movs	r2, #0
 80016c2:	601a      	str	r2, [r3, #0]
 80016c4:	605a      	str	r2, [r3, #4]
 80016c6:	609a      	str	r2, [r3, #8]
 80016c8:	60da      	str	r2, [r3, #12]
 80016ca:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a19      	ldr	r2, [pc, #100]	@ (8001738 <HAL_I2C_MspInit+0x84>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d12b      	bne.n	800172e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016d6:	2300      	movs	r3, #0
 80016d8:	613b      	str	r3, [r7, #16]
 80016da:	4b18      	ldr	r3, [pc, #96]	@ (800173c <HAL_I2C_MspInit+0x88>)
 80016dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016de:	4a17      	ldr	r2, [pc, #92]	@ (800173c <HAL_I2C_MspInit+0x88>)
 80016e0:	f043 0302 	orr.w	r3, r3, #2
 80016e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016e6:	4b15      	ldr	r3, [pc, #84]	@ (800173c <HAL_I2C_MspInit+0x88>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ea:	f003 0302 	and.w	r3, r3, #2
 80016ee:	613b      	str	r3, [r7, #16]
 80016f0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016f2:	23c0      	movs	r3, #192	@ 0xc0
 80016f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016f6:	2312      	movs	r3, #18
 80016f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fa:	2300      	movs	r3, #0
 80016fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016fe:	2303      	movs	r3, #3
 8001700:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001702:	2304      	movs	r3, #4
 8001704:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001706:	f107 0314 	add.w	r3, r7, #20
 800170a:	4619      	mov	r1, r3
 800170c:	480c      	ldr	r0, [pc, #48]	@ (8001740 <HAL_I2C_MspInit+0x8c>)
 800170e:	f003 fdfb 	bl	8005308 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001712:	2300      	movs	r3, #0
 8001714:	60fb      	str	r3, [r7, #12]
 8001716:	4b09      	ldr	r3, [pc, #36]	@ (800173c <HAL_I2C_MspInit+0x88>)
 8001718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800171a:	4a08      	ldr	r2, [pc, #32]	@ (800173c <HAL_I2C_MspInit+0x88>)
 800171c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001720:	6413      	str	r3, [r2, #64]	@ 0x40
 8001722:	4b06      	ldr	r3, [pc, #24]	@ (800173c <HAL_I2C_MspInit+0x88>)
 8001724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001726:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800172a:	60fb      	str	r3, [r7, #12]
 800172c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800172e:	bf00      	nop
 8001730:	3728      	adds	r7, #40	@ 0x28
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	40005400 	.word	0x40005400
 800173c:	40023800 	.word	0x40023800
 8001740:	40020400 	.word	0x40020400

08001744 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	4603      	mov	r3, r0
 800174c:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 800174e:	4a04      	ldr	r2, [pc, #16]	@ (8001760 <LCD_WR_REG+0x1c>)
 8001750:	88fb      	ldrh	r3, [r7, #6]
 8001752:	8013      	strh	r3, [r2, #0]
}
 8001754:	bf00      	nop
 8001756:	370c      	adds	r7, #12
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr
 8001760:	600ffffe 	.word	0x600ffffe

08001764 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	4603      	mov	r3, r0
 800176c:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 800176e:	4a04      	ldr	r2, [pc, #16]	@ (8001780 <LCD_WR_DATA+0x1c>)
 8001770:	88fb      	ldrh	r3, [r7, #6]
 8001772:	8053      	strh	r3, [r2, #2]
}
 8001774:	bf00      	nop
 8001776:	370c      	adds	r7, #12
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr
 8001780:	600ffffe 	.word	0x600ffffe

08001784 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 800178a:	4b06      	ldr	r3, [pc, #24]	@ (80017a4 <LCD_RD_DATA+0x20>)
 800178c:	885b      	ldrh	r3, [r3, #2]
 800178e:	b29b      	uxth	r3, r3
 8001790:	80fb      	strh	r3, [r7, #6]
	return ram;
 8001792:	88fb      	ldrh	r3, [r7, #6]
 8001794:	b29b      	uxth	r3, r3
}
 8001796:	4618      	mov	r0, r3
 8001798:	370c      	adds	r7, #12
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr
 80017a2:	bf00      	nop
 80017a4:	600ffffe 	.word	0x600ffffe

080017a8 <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 80017a8:	b590      	push	{r4, r7, lr}
 80017aa:	b083      	sub	sp, #12
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	4604      	mov	r4, r0
 80017b0:	4608      	mov	r0, r1
 80017b2:	4611      	mov	r1, r2
 80017b4:	461a      	mov	r2, r3
 80017b6:	4623      	mov	r3, r4
 80017b8:	80fb      	strh	r3, [r7, #6]
 80017ba:	4603      	mov	r3, r0
 80017bc:	80bb      	strh	r3, [r7, #4]
 80017be:	460b      	mov	r3, r1
 80017c0:	807b      	strh	r3, [r7, #2]
 80017c2:	4613      	mov	r3, r2
 80017c4:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 80017c6:	202a      	movs	r0, #42	@ 0x2a
 80017c8:	f7ff ffbc 	bl	8001744 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 80017cc:	88fb      	ldrh	r3, [r7, #6]
 80017ce:	0a1b      	lsrs	r3, r3, #8
 80017d0:	b29b      	uxth	r3, r3
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7ff ffc6 	bl	8001764 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 80017d8:	88fb      	ldrh	r3, [r7, #6]
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	b29b      	uxth	r3, r3
 80017de:	4618      	mov	r0, r3
 80017e0:	f7ff ffc0 	bl	8001764 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 80017e4:	887b      	ldrh	r3, [r7, #2]
 80017e6:	0a1b      	lsrs	r3, r3, #8
 80017e8:	b29b      	uxth	r3, r3
 80017ea:	4618      	mov	r0, r3
 80017ec:	f7ff ffba 	bl	8001764 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 80017f0:	887b      	ldrh	r3, [r7, #2]
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	b29b      	uxth	r3, r3
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7ff ffb4 	bl	8001764 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 80017fc:	202b      	movs	r0, #43	@ 0x2b
 80017fe:	f7ff ffa1 	bl	8001744 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 8001802:	88bb      	ldrh	r3, [r7, #4]
 8001804:	0a1b      	lsrs	r3, r3, #8
 8001806:	b29b      	uxth	r3, r3
 8001808:	4618      	mov	r0, r3
 800180a:	f7ff ffab 	bl	8001764 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 800180e:	88bb      	ldrh	r3, [r7, #4]
 8001810:	b2db      	uxtb	r3, r3
 8001812:	b29b      	uxth	r3, r3
 8001814:	4618      	mov	r0, r3
 8001816:	f7ff ffa5 	bl	8001764 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 800181a:	883b      	ldrh	r3, [r7, #0]
 800181c:	0a1b      	lsrs	r3, r3, #8
 800181e:	b29b      	uxth	r3, r3
 8001820:	4618      	mov	r0, r3
 8001822:	f7ff ff9f 	bl	8001764 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 8001826:	883b      	ldrh	r3, [r7, #0]
 8001828:	b2db      	uxtb	r3, r3
 800182a:	b29b      	uxth	r3, r3
 800182c:	4618      	mov	r0, r3
 800182e:	f7ff ff99 	bl	8001764 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8001832:	202c      	movs	r0, #44	@ 0x2c
 8001834:	f7ff ff86 	bl	8001744 <LCD_WR_REG>
}
 8001838:	bf00      	nop
 800183a:	370c      	adds	r7, #12
 800183c:	46bd      	mov	sp, r7
 800183e:	bd90      	pop	{r4, r7, pc}

08001840 <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b084      	sub	sp, #16
 8001844:	af00      	add	r7, sp, #0
 8001846:	4603      	mov	r3, r0
 8001848:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 800184a:	4b15      	ldr	r3, [pc, #84]	@ (80018a0 <lcd_Clear+0x60>)
 800184c:	881b      	ldrh	r3, [r3, #0]
 800184e:	3b01      	subs	r3, #1
 8001850:	b29a      	uxth	r2, r3
 8001852:	4b13      	ldr	r3, [pc, #76]	@ (80018a0 <lcd_Clear+0x60>)
 8001854:	885b      	ldrh	r3, [r3, #2]
 8001856:	3b01      	subs	r3, #1
 8001858:	b29b      	uxth	r3, r3
 800185a:	2100      	movs	r1, #0
 800185c:	2000      	movs	r0, #0
 800185e:	f7ff ffa3 	bl	80017a8 <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8001862:	2300      	movs	r3, #0
 8001864:	81fb      	strh	r3, [r7, #14]
 8001866:	e011      	b.n	800188c <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 8001868:	2300      	movs	r3, #0
 800186a:	81bb      	strh	r3, [r7, #12]
 800186c:	e006      	b.n	800187c <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 800186e:	88fb      	ldrh	r3, [r7, #6]
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff ff77 	bl	8001764 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 8001876:	89bb      	ldrh	r3, [r7, #12]
 8001878:	3301      	adds	r3, #1
 800187a:	81bb      	strh	r3, [r7, #12]
 800187c:	4b08      	ldr	r3, [pc, #32]	@ (80018a0 <lcd_Clear+0x60>)
 800187e:	885b      	ldrh	r3, [r3, #2]
 8001880:	89ba      	ldrh	r2, [r7, #12]
 8001882:	429a      	cmp	r2, r3
 8001884:	d3f3      	bcc.n	800186e <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 8001886:	89fb      	ldrh	r3, [r7, #14]
 8001888:	3301      	adds	r3, #1
 800188a:	81fb      	strh	r3, [r7, #14]
 800188c:	4b04      	ldr	r3, [pc, #16]	@ (80018a0 <lcd_Clear+0x60>)
 800188e:	881b      	ldrh	r3, [r3, #0]
 8001890:	89fa      	ldrh	r2, [r7, #14]
 8001892:	429a      	cmp	r2, r3
 8001894:	d3e8      	bcc.n	8001868 <lcd_Clear+0x28>
		}
	}
}
 8001896:	bf00      	nop
 8001898:	bf00      	nop
 800189a:	3710      	adds	r7, #16
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	20000214 	.word	0x20000214

080018a4 <lcd_Fill>:
  * @param  yend	End row
  * @param  color Color to fill
  * @retval None
  */
void lcd_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color) //add a hcn = 1 mau car been trogn
{
 80018a4:	b590      	push	{r4, r7, lr}
 80018a6:	b085      	sub	sp, #20
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	4604      	mov	r4, r0
 80018ac:	4608      	mov	r0, r1
 80018ae:	4611      	mov	r1, r2
 80018b0:	461a      	mov	r2, r3
 80018b2:	4623      	mov	r3, r4
 80018b4:	80fb      	strh	r3, [r7, #6]
 80018b6:	4603      	mov	r3, r0
 80018b8:	80bb      	strh	r3, [r7, #4]
 80018ba:	460b      	mov	r3, r1
 80018bc:	807b      	strh	r3, [r7, #2]
 80018be:	4613      	mov	r3, r2
 80018c0:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	lcd_AddressSet(xsta,ysta,xend-1,yend-1);
 80018c2:	887b      	ldrh	r3, [r7, #2]
 80018c4:	3b01      	subs	r3, #1
 80018c6:	b29a      	uxth	r2, r3
 80018c8:	883b      	ldrh	r3, [r7, #0]
 80018ca:	3b01      	subs	r3, #1
 80018cc:	b29b      	uxth	r3, r3
 80018ce:	88b9      	ldrh	r1, [r7, #4]
 80018d0:	88f8      	ldrh	r0, [r7, #6]
 80018d2:	f7ff ff69 	bl	80017a8 <lcd_AddressSet>
	for(i=ysta;i<yend;i++)
 80018d6:	88bb      	ldrh	r3, [r7, #4]
 80018d8:	81fb      	strh	r3, [r7, #14]
 80018da:	e010      	b.n	80018fe <lcd_Fill+0x5a>
	{
		for(j=xsta;j<xend;j++)
 80018dc:	88fb      	ldrh	r3, [r7, #6]
 80018de:	81bb      	strh	r3, [r7, #12]
 80018e0:	e006      	b.n	80018f0 <lcd_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 80018e2:	8c3b      	ldrh	r3, [r7, #32]
 80018e4:	4618      	mov	r0, r3
 80018e6:	f7ff ff3d 	bl	8001764 <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 80018ea:	89bb      	ldrh	r3, [r7, #12]
 80018ec:	3301      	adds	r3, #1
 80018ee:	81bb      	strh	r3, [r7, #12]
 80018f0:	89ba      	ldrh	r2, [r7, #12]
 80018f2:	887b      	ldrh	r3, [r7, #2]
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d3f4      	bcc.n	80018e2 <lcd_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 80018f8:	89fb      	ldrh	r3, [r7, #14]
 80018fa:	3301      	adds	r3, #1
 80018fc:	81fb      	strh	r3, [r7, #14]
 80018fe:	89fa      	ldrh	r2, [r7, #14]
 8001900:	883b      	ldrh	r3, [r7, #0]
 8001902:	429a      	cmp	r2, r3
 8001904:	d3ea      	bcc.n	80018dc <lcd_Fill+0x38>
		}
	}
}
 8001906:	bf00      	nop
 8001908:	bf00      	nop
 800190a:	3714      	adds	r7, #20
 800190c:	46bd      	mov	sp, r7
 800190e:	bd90      	pop	{r4, r7, pc}

08001910 <lcd_DrawPoint>:
  * @param  y Y coordinate
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	4603      	mov	r3, r0
 8001918:	80fb      	strh	r3, [r7, #6]
 800191a:	460b      	mov	r3, r1
 800191c:	80bb      	strh	r3, [r7, #4]
 800191e:	4613      	mov	r3, r2
 8001920:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//
 8001922:	88bb      	ldrh	r3, [r7, #4]
 8001924:	88fa      	ldrh	r2, [r7, #6]
 8001926:	88b9      	ldrh	r1, [r7, #4]
 8001928:	88f8      	ldrh	r0, [r7, #6]
 800192a:	f7ff ff3d 	bl	80017a8 <lcd_AddressSet>
	LCD_WR_DATA(color);
 800192e:	887b      	ldrh	r3, [r7, #2]
 8001930:	4618      	mov	r0, r3
 8001932:	f7ff ff17 	bl	8001764 <LCD_WR_DATA>
}
 8001936:	bf00      	nop
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}

0800193e <lcd_DrawLine>:
  * @param  y2 Y coordinate of end point
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawLine(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2,uint16_t color) // ve duong
{
 800193e:	b590      	push	{r4, r7, lr}
 8001940:	b08d      	sub	sp, #52	@ 0x34
 8001942:	af00      	add	r7, sp, #0
 8001944:	4604      	mov	r4, r0
 8001946:	4608      	mov	r0, r1
 8001948:	4611      	mov	r1, r2
 800194a:	461a      	mov	r2, r3
 800194c:	4623      	mov	r3, r4
 800194e:	80fb      	strh	r3, [r7, #6]
 8001950:	4603      	mov	r3, r0
 8001952:	80bb      	strh	r3, [r7, #4]
 8001954:	460b      	mov	r3, r1
 8001956:	807b      	strh	r3, [r7, #2]
 8001958:	4613      	mov	r3, r2
 800195a:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int xerr=0,yerr=0,delta_x,delta_y,distance;
 800195c:	2300      	movs	r3, #0
 800195e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001960:	2300      	movs	r3, #0
 8001962:	627b      	str	r3, [r7, #36]	@ 0x24
	int incx,incy,uRow,uCol;
	delta_x=x2-x1;
 8001964:	887a      	ldrh	r2, [r7, #2]
 8001966:	88fb      	ldrh	r3, [r7, #6]
 8001968:	1ad3      	subs	r3, r2, r3
 800196a:	623b      	str	r3, [r7, #32]
	delta_y=y2-y1;
 800196c:	883a      	ldrh	r2, [r7, #0]
 800196e:	88bb      	ldrh	r3, [r7, #4]
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	61fb      	str	r3, [r7, #28]
	uRow=x1;
 8001974:	88fb      	ldrh	r3, [r7, #6]
 8001976:	60fb      	str	r3, [r7, #12]
	uCol=y1;
 8001978:	88bb      	ldrh	r3, [r7, #4]
 800197a:	60bb      	str	r3, [r7, #8]
	if(delta_x>0)incx=1;
 800197c:	6a3b      	ldr	r3, [r7, #32]
 800197e:	2b00      	cmp	r3, #0
 8001980:	dd02      	ble.n	8001988 <lcd_DrawLine+0x4a>
 8001982:	2301      	movs	r3, #1
 8001984:	617b      	str	r3, [r7, #20]
 8001986:	e00b      	b.n	80019a0 <lcd_DrawLine+0x62>
	else if (delta_x==0)incx=0;
 8001988:	6a3b      	ldr	r3, [r7, #32]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d102      	bne.n	8001994 <lcd_DrawLine+0x56>
 800198e:	2300      	movs	r3, #0
 8001990:	617b      	str	r3, [r7, #20]
 8001992:	e005      	b.n	80019a0 <lcd_DrawLine+0x62>
	else {incx=-1;delta_x=-delta_x;}
 8001994:	f04f 33ff 	mov.w	r3, #4294967295
 8001998:	617b      	str	r3, [r7, #20]
 800199a:	6a3b      	ldr	r3, [r7, #32]
 800199c:	425b      	negs	r3, r3
 800199e:	623b      	str	r3, [r7, #32]
	if(delta_y>0)incy=1;
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	dd02      	ble.n	80019ac <lcd_DrawLine+0x6e>
 80019a6:	2301      	movs	r3, #1
 80019a8:	613b      	str	r3, [r7, #16]
 80019aa:	e00b      	b.n	80019c4 <lcd_DrawLine+0x86>
	else if (delta_y==0)incy=0;
 80019ac:	69fb      	ldr	r3, [r7, #28]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d102      	bne.n	80019b8 <lcd_DrawLine+0x7a>
 80019b2:	2300      	movs	r3, #0
 80019b4:	613b      	str	r3, [r7, #16]
 80019b6:	e005      	b.n	80019c4 <lcd_DrawLine+0x86>
	else {incy=-1;delta_y=-delta_y;}
 80019b8:	f04f 33ff 	mov.w	r3, #4294967295
 80019bc:	613b      	str	r3, [r7, #16]
 80019be:	69fb      	ldr	r3, [r7, #28]
 80019c0:	425b      	negs	r3, r3
 80019c2:	61fb      	str	r3, [r7, #28]
	if(delta_x>delta_y)distance=delta_x;
 80019c4:	6a3a      	ldr	r2, [r7, #32]
 80019c6:	69fb      	ldr	r3, [r7, #28]
 80019c8:	429a      	cmp	r2, r3
 80019ca:	dd02      	ble.n	80019d2 <lcd_DrawLine+0x94>
 80019cc:	6a3b      	ldr	r3, [r7, #32]
 80019ce:	61bb      	str	r3, [r7, #24]
 80019d0:	e001      	b.n	80019d6 <lcd_DrawLine+0x98>
	else distance=delta_y;
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	61bb      	str	r3, [r7, #24]
	for(t=0;t<distance+1;t++)
 80019d6:	2300      	movs	r3, #0
 80019d8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80019da:	e02b      	b.n	8001a34 <lcd_DrawLine+0xf6>
	{
		lcd_DrawPoint(uRow,uCol,color);
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	b29b      	uxth	r3, r3
 80019e0:	68ba      	ldr	r2, [r7, #8]
 80019e2:	b291      	uxth	r1, r2
 80019e4:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80019e8:	4618      	mov	r0, r3
 80019ea:	f7ff ff91 	bl	8001910 <lcd_DrawPoint>
		xerr+=delta_x;
 80019ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80019f0:	6a3b      	ldr	r3, [r7, #32]
 80019f2:	4413      	add	r3, r2
 80019f4:	62bb      	str	r3, [r7, #40]	@ 0x28
		yerr+=delta_y;
 80019f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019f8:	69fb      	ldr	r3, [r7, #28]
 80019fa:	4413      	add	r3, r2
 80019fc:	627b      	str	r3, [r7, #36]	@ 0x24
		if(xerr>distance)
 80019fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001a00:	69bb      	ldr	r3, [r7, #24]
 8001a02:	429a      	cmp	r2, r3
 8001a04:	dd07      	ble.n	8001a16 <lcd_DrawLine+0xd8>
		{
			xerr-=distance;
 8001a06:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001a08:	69bb      	ldr	r3, [r7, #24]
 8001a0a:	1ad3      	subs	r3, r2, r3
 8001a0c:	62bb      	str	r3, [r7, #40]	@ 0x28
			uRow+=incx;
 8001a0e:	68fa      	ldr	r2, [r7, #12]
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	4413      	add	r3, r2
 8001a14:	60fb      	str	r3, [r7, #12]
		}
		if(yerr>distance)
 8001a16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a18:	69bb      	ldr	r3, [r7, #24]
 8001a1a:	429a      	cmp	r2, r3
 8001a1c:	dd07      	ble.n	8001a2e <lcd_DrawLine+0xf0>
		{
			yerr-=distance;
 8001a1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a20:	69bb      	ldr	r3, [r7, #24]
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	627b      	str	r3, [r7, #36]	@ 0x24
			uCol+=incy;
 8001a26:	68ba      	ldr	r2, [r7, #8]
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	60bb      	str	r3, [r7, #8]
	for(t=0;t<distance+1;t++)
 8001a2e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001a30:	3301      	adds	r3, #1
 8001a32:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001a34:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001a36:	69ba      	ldr	r2, [r7, #24]
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	dacf      	bge.n	80019dc <lcd_DrawLine+0x9e>
		}
	}
}
 8001a3c:	bf00      	nop
 8001a3e:	bf00      	nop
 8001a40:	3734      	adds	r7, #52	@ 0x34
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd90      	pop	{r4, r7, pc}
	...

08001a48 <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t character,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8001a48:	b590      	push	{r4, r7, lr}
 8001a4a:	b087      	sub	sp, #28
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	4604      	mov	r4, r0
 8001a50:	4608      	mov	r0, r1
 8001a52:	4611      	mov	r1, r2
 8001a54:	461a      	mov	r2, r3
 8001a56:	4623      	mov	r3, r4
 8001a58:	80fb      	strh	r3, [r7, #6]
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	80bb      	strh	r3, [r7, #4]
 8001a5e:	460b      	mov	r3, r1
 8001a60:	70fb      	strb	r3, [r7, #3]
 8001a62:	4613      	mov	r3, r2
 8001a64:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8001a66:	2300      	movs	r3, #0
 8001a68:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 8001a6a:	88fb      	ldrh	r3, [r7, #6]
 8001a6c:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 8001a6e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001a72:	085b      	lsrs	r3, r3, #1
 8001a74:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8001a76:	7bfb      	ldrb	r3, [r7, #15]
 8001a78:	08db      	lsrs	r3, r3, #3
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	7bfb      	ldrb	r3, [r7, #15]
 8001a80:	f003 0307 	and.w	r3, r3, #7
 8001a84:	b2db      	uxtb	r3, r3
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	bf14      	ite	ne
 8001a8a:	2301      	movne	r3, #1
 8001a8c:	2300      	moveq	r3, #0
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	4413      	add	r3, r2
 8001a92:	b29a      	uxth	r2, r3
 8001a94:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001a98:	b29b      	uxth	r3, r3
 8001a9a:	fb12 f303 	smulbb	r3, r2, r3
 8001a9e:	81bb      	strh	r3, [r7, #12]
	character=character-' ';
 8001aa0:	78fb      	ldrb	r3, [r7, #3]
 8001aa2:	3b20      	subs	r3, #32
 8001aa4:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 8001aa6:	7bfb      	ldrb	r3, [r7, #15]
 8001aa8:	b29a      	uxth	r2, r3
 8001aaa:	88fb      	ldrh	r3, [r7, #6]
 8001aac:	4413      	add	r3, r2
 8001aae:	b29b      	uxth	r3, r3
 8001ab0:	3b01      	subs	r3, #1
 8001ab2:	b29c      	uxth	r4, r3
 8001ab4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001ab8:	b29a      	uxth	r2, r3
 8001aba:	88bb      	ldrh	r3, [r7, #4]
 8001abc:	4413      	add	r3, r2
 8001abe:	b29b      	uxth	r3, r3
 8001ac0:	3b01      	subs	r3, #1
 8001ac2:	b29b      	uxth	r3, r3
 8001ac4:	88b9      	ldrh	r1, [r7, #4]
 8001ac6:	88f8      	ldrh	r0, [r7, #6]
 8001ac8:	4622      	mov	r2, r4
 8001aca:	f7ff fe6d 	bl	80017a8 <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 8001ace:	2300      	movs	r3, #0
 8001ad0:	827b      	strh	r3, [r7, #18]
 8001ad2:	e07a      	b.n	8001bca <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 8001ad4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001ad8:	2b0c      	cmp	r3, #12
 8001ada:	d028      	beq.n	8001b2e <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[character][i];
 8001adc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001ae0:	2b10      	cmp	r3, #16
 8001ae2:	d108      	bne.n	8001af6 <lcd_ShowChar+0xae>
 8001ae4:	78fa      	ldrb	r2, [r7, #3]
 8001ae6:	8a7b      	ldrh	r3, [r7, #18]
 8001ae8:	493c      	ldr	r1, [pc, #240]	@ (8001bdc <lcd_ShowChar+0x194>)
 8001aea:	0112      	lsls	r2, r2, #4
 8001aec:	440a      	add	r2, r1
 8001aee:	4413      	add	r3, r2
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	75fb      	strb	r3, [r7, #23]
 8001af4:	e01b      	b.n	8001b2e <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[character][i];
 8001af6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001afa:	2b18      	cmp	r3, #24
 8001afc:	d10b      	bne.n	8001b16 <lcd_ShowChar+0xce>
 8001afe:	78fa      	ldrb	r2, [r7, #3]
 8001b00:	8a79      	ldrh	r1, [r7, #18]
 8001b02:	4837      	ldr	r0, [pc, #220]	@ (8001be0 <lcd_ShowChar+0x198>)
 8001b04:	4613      	mov	r3, r2
 8001b06:	005b      	lsls	r3, r3, #1
 8001b08:	4413      	add	r3, r2
 8001b0a:	011b      	lsls	r3, r3, #4
 8001b0c:	4403      	add	r3, r0
 8001b0e:	440b      	add	r3, r1
 8001b10:	781b      	ldrb	r3, [r3, #0]
 8001b12:	75fb      	strb	r3, [r7, #23]
 8001b14:	e00b      	b.n	8001b2e <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[character][i];
 8001b16:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001b1a:	2b20      	cmp	r3, #32
 8001b1c:	d15a      	bne.n	8001bd4 <lcd_ShowChar+0x18c>
 8001b1e:	78fa      	ldrb	r2, [r7, #3]
 8001b20:	8a7b      	ldrh	r3, [r7, #18]
 8001b22:	4930      	ldr	r1, [pc, #192]	@ (8001be4 <lcd_ShowChar+0x19c>)
 8001b24:	0192      	lsls	r2, r2, #6
 8001b26:	440a      	add	r2, r1
 8001b28:	4413      	add	r3, r2
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8001b2e:	2300      	movs	r3, #0
 8001b30:	75bb      	strb	r3, [r7, #22]
 8001b32:	e044      	b.n	8001bbe <lcd_ShowChar+0x176>
		{
			if(!mode)
 8001b34:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d120      	bne.n	8001b7e <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8001b3c:	7dfa      	ldrb	r2, [r7, #23]
 8001b3e:	7dbb      	ldrb	r3, [r7, #22]
 8001b40:	fa42 f303 	asr.w	r3, r2, r3
 8001b44:	f003 0301 	and.w	r3, r3, #1
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d004      	beq.n	8001b56 <lcd_ShowChar+0x10e>
 8001b4c:	883b      	ldrh	r3, [r7, #0]
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7ff fe08 	bl	8001764 <LCD_WR_DATA>
 8001b54:	e003      	b.n	8001b5e <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8001b56:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f7ff fe03 	bl	8001764 <LCD_WR_DATA>
				m++;
 8001b5e:	7d7b      	ldrb	r3, [r7, #21]
 8001b60:	3301      	adds	r3, #1
 8001b62:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8001b64:	7d7b      	ldrb	r3, [r7, #21]
 8001b66:	7bfa      	ldrb	r2, [r7, #15]
 8001b68:	fbb3 f1f2 	udiv	r1, r3, r2
 8001b6c:	fb01 f202 	mul.w	r2, r1, r2
 8001b70:	1a9b      	subs	r3, r3, r2
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d11f      	bne.n	8001bb8 <lcd_ShowChar+0x170>
				{
					m=0;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	757b      	strb	r3, [r7, #21]
					break;
 8001b7c:	e022      	b.n	8001bc4 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8001b7e:	7dfa      	ldrb	r2, [r7, #23]
 8001b80:	7dbb      	ldrb	r3, [r7, #22]
 8001b82:	fa42 f303 	asr.w	r3, r2, r3
 8001b86:	f003 0301 	and.w	r3, r3, #1
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d005      	beq.n	8001b9a <lcd_ShowChar+0x152>
 8001b8e:	883a      	ldrh	r2, [r7, #0]
 8001b90:	88b9      	ldrh	r1, [r7, #4]
 8001b92:	88fb      	ldrh	r3, [r7, #6]
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7ff febb 	bl	8001910 <lcd_DrawPoint>
				x++;
 8001b9a:	88fb      	ldrh	r3, [r7, #6]
 8001b9c:	3301      	adds	r3, #1
 8001b9e:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8001ba0:	88fa      	ldrh	r2, [r7, #6]
 8001ba2:	8a3b      	ldrh	r3, [r7, #16]
 8001ba4:	1ad2      	subs	r2, r2, r3
 8001ba6:	7bfb      	ldrb	r3, [r7, #15]
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d105      	bne.n	8001bb8 <lcd_ShowChar+0x170>
				{
					x=x0;
 8001bac:	8a3b      	ldrh	r3, [r7, #16]
 8001bae:	80fb      	strh	r3, [r7, #6]
					y++;
 8001bb0:	88bb      	ldrh	r3, [r7, #4]
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	80bb      	strh	r3, [r7, #4]
					break;
 8001bb6:	e005      	b.n	8001bc4 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8001bb8:	7dbb      	ldrb	r3, [r7, #22]
 8001bba:	3301      	adds	r3, #1
 8001bbc:	75bb      	strb	r3, [r7, #22]
 8001bbe:	7dbb      	ldrb	r3, [r7, #22]
 8001bc0:	2b07      	cmp	r3, #7
 8001bc2:	d9b7      	bls.n	8001b34 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8001bc4:	8a7b      	ldrh	r3, [r7, #18]
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	827b      	strh	r3, [r7, #18]
 8001bca:	8a7a      	ldrh	r2, [r7, #18]
 8001bcc:	89bb      	ldrh	r3, [r7, #12]
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d380      	bcc.n	8001ad4 <lcd_ShowChar+0x8c>
 8001bd2:	e000      	b.n	8001bd6 <lcd_ShowChar+0x18e>
		else return;
 8001bd4:	bf00      	nop
				}
			}
		}
	}
}
 8001bd6:	371c      	adds	r7, #28
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd90      	pop	{r4, r7, pc}
 8001bdc:	08009cd0 	.word	0x08009cd0
 8001be0:	0800a2c0 	.word	0x0800a2c0
 8001be4:	0800b490 	.word	0x0800b490

08001be8 <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	4603      	mov	r3, r0
 8001bf0:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8001bf2:	79fb      	ldrb	r3, [r7, #7]
 8001bf4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d007      	beq.n	8001c0e <lcd_SetDir+0x26>
	{
		lcddev.width=320;
 8001bfe:	4b0a      	ldr	r3, [pc, #40]	@ (8001c28 <lcd_SetDir+0x40>)
 8001c00:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001c04:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8001c06:	4b08      	ldr	r3, [pc, #32]	@ (8001c28 <lcd_SetDir+0x40>)
 8001c08:	22f0      	movs	r2, #240	@ 0xf0
 8001c0a:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8001c0c:	e006      	b.n	8001c1c <lcd_SetDir+0x34>
		lcddev.width=240;
 8001c0e:	4b06      	ldr	r3, [pc, #24]	@ (8001c28 <lcd_SetDir+0x40>)
 8001c10:	22f0      	movs	r2, #240	@ 0xf0
 8001c12:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8001c14:	4b04      	ldr	r3, [pc, #16]	@ (8001c28 <lcd_SetDir+0x40>)
 8001c16:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001c1a:	805a      	strh	r2, [r3, #2]
}
 8001c1c:	bf00      	nop
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr
 8001c28:	20000214 	.word	0x20000214

08001c2c <lcd_init>:


void lcd_init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001c30:	2200      	movs	r2, #0
 8001c32:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c36:	48aa      	ldr	r0, [pc, #680]	@ (8001ee0 <lcd_init+0x2b4>)
 8001c38:	f003 fd1a 	bl	8005670 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001c3c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001c40:	f002 fce0 	bl	8004604 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8001c44:	2201      	movs	r2, #1
 8001c46:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c4a:	48a5      	ldr	r0, [pc, #660]	@ (8001ee0 <lcd_init+0x2b4>)
 8001c4c:	f003 fd10 	bl	8005670 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001c50:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001c54:	f002 fcd6 	bl	8004604 <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 8001c58:	2000      	movs	r0, #0
 8001c5a:	f7ff ffc5 	bl	8001be8 <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8001c5e:	20d3      	movs	r0, #211	@ 0xd3
 8001c60:	f7ff fd70 	bl	8001744 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 8001c64:	f7ff fd8e 	bl	8001784 <LCD_RD_DATA>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	461a      	mov	r2, r3
 8001c6c:	4b9d      	ldr	r3, [pc, #628]	@ (8001ee4 <lcd_init+0x2b8>)
 8001c6e:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001c70:	f7ff fd88 	bl	8001784 <LCD_RD_DATA>
 8001c74:	4603      	mov	r3, r0
 8001c76:	461a      	mov	r2, r3
 8001c78:	4b9a      	ldr	r3, [pc, #616]	@ (8001ee4 <lcd_init+0x2b8>)
 8001c7a:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001c7c:	f7ff fd82 	bl	8001784 <LCD_RD_DATA>
 8001c80:	4603      	mov	r3, r0
 8001c82:	461a      	mov	r2, r3
 8001c84:	4b97      	ldr	r3, [pc, #604]	@ (8001ee4 <lcd_init+0x2b8>)
 8001c86:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8001c88:	4b96      	ldr	r3, [pc, #600]	@ (8001ee4 <lcd_init+0x2b8>)
 8001c8a:	889b      	ldrh	r3, [r3, #4]
 8001c8c:	021b      	lsls	r3, r3, #8
 8001c8e:	b29a      	uxth	r2, r3
 8001c90:	4b94      	ldr	r3, [pc, #592]	@ (8001ee4 <lcd_init+0x2b8>)
 8001c92:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 8001c94:	f7ff fd76 	bl	8001784 <LCD_RD_DATA>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	4b91      	ldr	r3, [pc, #580]	@ (8001ee4 <lcd_init+0x2b8>)
 8001c9e:	889b      	ldrh	r3, [r3, #4]
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	b29a      	uxth	r2, r3
 8001ca4:	4b8f      	ldr	r3, [pc, #572]	@ (8001ee4 <lcd_init+0x2b8>)
 8001ca6:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001ca8:	20cf      	movs	r0, #207	@ 0xcf
 8001caa:	f7ff fd4b 	bl	8001744 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001cae:	2000      	movs	r0, #0
 8001cb0:	f7ff fd58 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001cb4:	20c1      	movs	r0, #193	@ 0xc1
 8001cb6:	f7ff fd55 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001cba:	2030      	movs	r0, #48	@ 0x30
 8001cbc:	f7ff fd52 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001cc0:	20ed      	movs	r0, #237	@ 0xed
 8001cc2:	f7ff fd3f 	bl	8001744 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8001cc6:	2064      	movs	r0, #100	@ 0x64
 8001cc8:	f7ff fd4c 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001ccc:	2003      	movs	r0, #3
 8001cce:	f7ff fd49 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8001cd2:	2012      	movs	r0, #18
 8001cd4:	f7ff fd46 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001cd8:	2081      	movs	r0, #129	@ 0x81
 8001cda:	f7ff fd43 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8001cde:	20e8      	movs	r0, #232	@ 0xe8
 8001ce0:	f7ff fd30 	bl	8001744 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8001ce4:	2085      	movs	r0, #133	@ 0x85
 8001ce6:	f7ff fd3d 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001cea:	2010      	movs	r0, #16
 8001cec:	f7ff fd3a 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8001cf0:	207a      	movs	r0, #122	@ 0x7a
 8001cf2:	f7ff fd37 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8001cf6:	20cb      	movs	r0, #203	@ 0xcb
 8001cf8:	f7ff fd24 	bl	8001744 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8001cfc:	2039      	movs	r0, #57	@ 0x39
 8001cfe:	f7ff fd31 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8001d02:	202c      	movs	r0, #44	@ 0x2c
 8001d04:	f7ff fd2e 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001d08:	2000      	movs	r0, #0
 8001d0a:	f7ff fd2b 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8001d0e:	2034      	movs	r0, #52	@ 0x34
 8001d10:	f7ff fd28 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8001d14:	2002      	movs	r0, #2
 8001d16:	f7ff fd25 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8001d1a:	20f7      	movs	r0, #247	@ 0xf7
 8001d1c:	f7ff fd12 	bl	8001744 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8001d20:	2020      	movs	r0, #32
 8001d22:	f7ff fd1f 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8001d26:	20ea      	movs	r0, #234	@ 0xea
 8001d28:	f7ff fd0c 	bl	8001744 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001d2c:	2000      	movs	r0, #0
 8001d2e:	f7ff fd19 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001d32:	2000      	movs	r0, #0
 8001d34:	f7ff fd16 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001d38:	20c0      	movs	r0, #192	@ 0xc0
 8001d3a:	f7ff fd03 	bl	8001744 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8001d3e:	201b      	movs	r0, #27
 8001d40:	f7ff fd10 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8001d44:	20c1      	movs	r0, #193	@ 0xc1
 8001d46:	f7ff fcfd 	bl	8001744 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001d4a:	2001      	movs	r0, #1
 8001d4c:	f7ff fd0a 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001d50:	20c5      	movs	r0, #197	@ 0xc5
 8001d52:	f7ff fcf7 	bl	8001744 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8001d56:	2030      	movs	r0, #48	@ 0x30
 8001d58:	f7ff fd04 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001d5c:	2030      	movs	r0, #48	@ 0x30
 8001d5e:	f7ff fd01 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8001d62:	20c7      	movs	r0, #199	@ 0xc7
 8001d64:	f7ff fcee 	bl	8001744 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001d68:	20b7      	movs	r0, #183	@ 0xb7
 8001d6a:	f7ff fcfb 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8001d6e:	2036      	movs	r0, #54	@ 0x36
 8001d70:	f7ff fce8 	bl	8001744 <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 8001d74:	2008      	movs	r0, #8
 8001d76:	f7ff fcf5 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8001d7a:	203a      	movs	r0, #58	@ 0x3a
 8001d7c:	f7ff fce2 	bl	8001744 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8001d80:	2055      	movs	r0, #85	@ 0x55
 8001d82:	f7ff fcef 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8001d86:	20b1      	movs	r0, #177	@ 0xb1
 8001d88:	f7ff fcdc 	bl	8001744 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001d8c:	2000      	movs	r0, #0
 8001d8e:	f7ff fce9 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8001d92:	201a      	movs	r0, #26
 8001d94:	f7ff fce6 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001d98:	20b6      	movs	r0, #182	@ 0xb6
 8001d9a:	f7ff fcd3 	bl	8001744 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8001d9e:	200a      	movs	r0, #10
 8001da0:	f7ff fce0 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8001da4:	20a2      	movs	r0, #162	@ 0xa2
 8001da6:	f7ff fcdd 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8001daa:	20f2      	movs	r0, #242	@ 0xf2
 8001dac:	f7ff fcca 	bl	8001744 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001db0:	2000      	movs	r0, #0
 8001db2:	f7ff fcd7 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8001db6:	2026      	movs	r0, #38	@ 0x26
 8001db8:	f7ff fcc4 	bl	8001744 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8001dbc:	2001      	movs	r0, #1
 8001dbe:	f7ff fcd1 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8001dc2:	20e0      	movs	r0, #224	@ 0xe0
 8001dc4:	f7ff fcbe 	bl	8001744 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001dc8:	200f      	movs	r0, #15
 8001dca:	f7ff fccb 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8001dce:	202a      	movs	r0, #42	@ 0x2a
 8001dd0:	f7ff fcc8 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8001dd4:	2028      	movs	r0, #40	@ 0x28
 8001dd6:	f7ff fcc5 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001dda:	2008      	movs	r0, #8
 8001ddc:	f7ff fcc2 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001de0:	200e      	movs	r0, #14
 8001de2:	f7ff fcbf 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001de6:	2008      	movs	r0, #8
 8001de8:	f7ff fcbc 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8001dec:	2054      	movs	r0, #84	@ 0x54
 8001dee:	f7ff fcb9 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8001df2:	20a9      	movs	r0, #169	@ 0xa9
 8001df4:	f7ff fcb6 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8001df8:	2043      	movs	r0, #67	@ 0x43
 8001dfa:	f7ff fcb3 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8001dfe:	200a      	movs	r0, #10
 8001e00:	f7ff fcb0 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001e04:	200f      	movs	r0, #15
 8001e06:	f7ff fcad 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e0a:	2000      	movs	r0, #0
 8001e0c:	f7ff fcaa 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e10:	2000      	movs	r0, #0
 8001e12:	f7ff fca7 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e16:	2000      	movs	r0, #0
 8001e18:	f7ff fca4 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e1c:	2000      	movs	r0, #0
 8001e1e:	f7ff fca1 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8001e22:	20e1      	movs	r0, #225	@ 0xe1
 8001e24:	f7ff fc8e 	bl	8001744 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001e28:	2000      	movs	r0, #0
 8001e2a:	f7ff fc9b 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8001e2e:	2015      	movs	r0, #21
 8001e30:	f7ff fc98 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8001e34:	2017      	movs	r0, #23
 8001e36:	f7ff fc95 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001e3a:	2007      	movs	r0, #7
 8001e3c:	f7ff fc92 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001e40:	2011      	movs	r0, #17
 8001e42:	f7ff fc8f 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8001e46:	2006      	movs	r0, #6
 8001e48:	f7ff fc8c 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001e4c:	202b      	movs	r0, #43	@ 0x2b
 8001e4e:	f7ff fc89 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8001e52:	2056      	movs	r0, #86	@ 0x56
 8001e54:	f7ff fc86 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001e58:	203c      	movs	r0, #60	@ 0x3c
 8001e5a:	f7ff fc83 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8001e5e:	2005      	movs	r0, #5
 8001e60:	f7ff fc80 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001e64:	2010      	movs	r0, #16
 8001e66:	f7ff fc7d 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001e6a:	200f      	movs	r0, #15
 8001e6c:	f7ff fc7a 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001e70:	203f      	movs	r0, #63	@ 0x3f
 8001e72:	f7ff fc77 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001e76:	203f      	movs	r0, #63	@ 0x3f
 8001e78:	f7ff fc74 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001e7c:	200f      	movs	r0, #15
 8001e7e:	f7ff fc71 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 8001e82:	202b      	movs	r0, #43	@ 0x2b
 8001e84:	f7ff fc5e 	bl	8001744 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001e88:	2000      	movs	r0, #0
 8001e8a:	f7ff fc6b 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e8e:	2000      	movs	r0, #0
 8001e90:	f7ff fc68 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8001e94:	2001      	movs	r0, #1
 8001e96:	f7ff fc65 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8001e9a:	203f      	movs	r0, #63	@ 0x3f
 8001e9c:	f7ff fc62 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8001ea0:	202a      	movs	r0, #42	@ 0x2a
 8001ea2:	f7ff fc4f 	bl	8001744 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001ea6:	2000      	movs	r0, #0
 8001ea8:	f7ff fc5c 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001eac:	2000      	movs	r0, #0
 8001eae:	f7ff fc59 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001eb2:	2000      	movs	r0, #0
 8001eb4:	f7ff fc56 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8001eb8:	20ef      	movs	r0, #239	@ 0xef
 8001eba:	f7ff fc53 	bl	8001764 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8001ebe:	2011      	movs	r0, #17
 8001ec0:	f7ff fc40 	bl	8001744 <LCD_WR_REG>
	HAL_Delay(120);
 8001ec4:	2078      	movs	r0, #120	@ 0x78
 8001ec6:	f002 fb9d 	bl	8004604 <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 8001eca:	2029      	movs	r0, #41	@ 0x29
 8001ecc:	f7ff fc3a 	bl	8001744 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ed6:	4804      	ldr	r0, [pc, #16]	@ (8001ee8 <lcd_init+0x2bc>)
 8001ed8:	f003 fbca 	bl	8005670 <HAL_GPIO_WritePin>
}
 8001edc:	bf00      	nop
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	40020800 	.word	0x40020800
 8001ee4:	20000214 	.word	0x20000214
 8001ee8:	40020000 	.word	0x40020000

08001eec <_draw_circle_8>:

static void _draw_circle_8(int xc, int yc, int x, int y, uint16_t c)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	60f8      	str	r0, [r7, #12]
 8001ef4:	60b9      	str	r1, [r7, #8]
 8001ef6:	607a      	str	r2, [r7, #4]
 8001ef8:	603b      	str	r3, [r7, #0]
	lcd_DrawPoint(xc + x, yc + y, c);
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	b29a      	uxth	r2, r3
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	b29b      	uxth	r3, r3
 8001f02:	4413      	add	r3, r2
 8001f04:	b298      	uxth	r0, r3
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	b29a      	uxth	r2, r3
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	b29b      	uxth	r3, r3
 8001f0e:	4413      	add	r3, r2
 8001f10:	b29b      	uxth	r3, r3
 8001f12:	8b3a      	ldrh	r2, [r7, #24]
 8001f14:	4619      	mov	r1, r3
 8001f16:	f7ff fcfb 	bl	8001910 <lcd_DrawPoint>

	lcd_DrawPoint(xc - x, yc + y, c);
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	b29a      	uxth	r2, r3
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	b29b      	uxth	r3, r3
 8001f22:	1ad3      	subs	r3, r2, r3
 8001f24:	b298      	uxth	r0, r3
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	b29a      	uxth	r2, r3
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	b29b      	uxth	r3, r3
 8001f2e:	4413      	add	r3, r2
 8001f30:	b29b      	uxth	r3, r3
 8001f32:	8b3a      	ldrh	r2, [r7, #24]
 8001f34:	4619      	mov	r1, r3
 8001f36:	f7ff fceb 	bl	8001910 <lcd_DrawPoint>

	lcd_DrawPoint(xc + x, yc - y, c);
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	b29a      	uxth	r2, r3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	b29b      	uxth	r3, r3
 8001f42:	4413      	add	r3, r2
 8001f44:	b298      	uxth	r0, r3
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	b29a      	uxth	r2, r3
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	b29b      	uxth	r3, r3
 8001f4e:	1ad3      	subs	r3, r2, r3
 8001f50:	b29b      	uxth	r3, r3
 8001f52:	8b3a      	ldrh	r2, [r7, #24]
 8001f54:	4619      	mov	r1, r3
 8001f56:	f7ff fcdb 	bl	8001910 <lcd_DrawPoint>

	lcd_DrawPoint(xc - x, yc - y, c);
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	b29a      	uxth	r2, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	b29b      	uxth	r3, r3
 8001f62:	1ad3      	subs	r3, r2, r3
 8001f64:	b298      	uxth	r0, r3
 8001f66:	68bb      	ldr	r3, [r7, #8]
 8001f68:	b29a      	uxth	r2, r3
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	b29b      	uxth	r3, r3
 8001f6e:	1ad3      	subs	r3, r2, r3
 8001f70:	b29b      	uxth	r3, r3
 8001f72:	8b3a      	ldrh	r2, [r7, #24]
 8001f74:	4619      	mov	r1, r3
 8001f76:	f7ff fccb 	bl	8001910 <lcd_DrawPoint>

	lcd_DrawPoint(xc + y, yc + x, c);
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	b29a      	uxth	r2, r3
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	b29b      	uxth	r3, r3
 8001f82:	4413      	add	r3, r2
 8001f84:	b298      	uxth	r0, r3
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	b29a      	uxth	r2, r3
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	b29b      	uxth	r3, r3
 8001f8e:	4413      	add	r3, r2
 8001f90:	b29b      	uxth	r3, r3
 8001f92:	8b3a      	ldrh	r2, [r7, #24]
 8001f94:	4619      	mov	r1, r3
 8001f96:	f7ff fcbb 	bl	8001910 <lcd_DrawPoint>

	lcd_DrawPoint(xc - y, yc + x, c);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	b29a      	uxth	r2, r3
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	b29b      	uxth	r3, r3
 8001fa2:	1ad3      	subs	r3, r2, r3
 8001fa4:	b298      	uxth	r0, r3
 8001fa6:	68bb      	ldr	r3, [r7, #8]
 8001fa8:	b29a      	uxth	r2, r3
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	b29b      	uxth	r3, r3
 8001fae:	4413      	add	r3, r2
 8001fb0:	b29b      	uxth	r3, r3
 8001fb2:	8b3a      	ldrh	r2, [r7, #24]
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	f7ff fcab 	bl	8001910 <lcd_DrawPoint>

	lcd_DrawPoint(xc + y, yc - x, c);
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	b29a      	uxth	r2, r3
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	b29b      	uxth	r3, r3
 8001fc2:	4413      	add	r3, r2
 8001fc4:	b298      	uxth	r0, r3
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	b29a      	uxth	r2, r3
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	b29b      	uxth	r3, r3
 8001fce:	1ad3      	subs	r3, r2, r3
 8001fd0:	b29b      	uxth	r3, r3
 8001fd2:	8b3a      	ldrh	r2, [r7, #24]
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	f7ff fc9b 	bl	8001910 <lcd_DrawPoint>

	lcd_DrawPoint(xc - y, yc - x, c);
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	b29a      	uxth	r2, r3
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	b29b      	uxth	r3, r3
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	b298      	uxth	r0, r3
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	b29a      	uxth	r2, r3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	b29b      	uxth	r3, r3
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	b29b      	uxth	r3, r3
 8001ff2:	8b3a      	ldrh	r2, [r7, #24]
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	f7ff fc8b 	bl	8001910 <lcd_DrawPoint>
}
 8001ffa:	bf00      	nop
 8001ffc:	3710      	adds	r7, #16
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <lcd_DrawCircle>:

void lcd_DrawCircle(int xc, int yc,uint16_t c,int r, int fill) //ve duong or hinh, c: color
{
 8002002:	b580      	push	{r7, lr}
 8002004:	b08a      	sub	sp, #40	@ 0x28
 8002006:	af02      	add	r7, sp, #8
 8002008:	60f8      	str	r0, [r7, #12]
 800200a:	60b9      	str	r1, [r7, #8]
 800200c:	603b      	str	r3, [r7, #0]
 800200e:	4613      	mov	r3, r2
 8002010:	80fb      	strh	r3, [r7, #6]
	int x = 0, y = r, yi, d;
 8002012:	2300      	movs	r3, #0
 8002014:	61fb      	str	r3, [r7, #28]
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	61bb      	str	r3, [r7, #24]

	d = 3 - 2 * r;
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	f1c3 0303 	rsb	r3, r3, #3
 8002022:	613b      	str	r3, [r7, #16]


	if (fill)
 8002024:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002026:	2b00      	cmp	r3, #0
 8002028:	d04f      	beq.n	80020ca <lcd_DrawCircle+0xc8>
	{
		while (x <= y) {
 800202a:	e029      	b.n	8002080 <lcd_DrawCircle+0x7e>
			for (yi = x; yi <= y; yi++)
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	617b      	str	r3, [r7, #20]
 8002030:	e00a      	b.n	8002048 <lcd_DrawCircle+0x46>
				_draw_circle_8(xc, yc, x, yi, c);
 8002032:	88fb      	ldrh	r3, [r7, #6]
 8002034:	9300      	str	r3, [sp, #0]
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	69fa      	ldr	r2, [r7, #28]
 800203a:	68b9      	ldr	r1, [r7, #8]
 800203c:	68f8      	ldr	r0, [r7, #12]
 800203e:	f7ff ff55 	bl	8001eec <_draw_circle_8>
			for (yi = x; yi <= y; yi++)
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	3301      	adds	r3, #1
 8002046:	617b      	str	r3, [r7, #20]
 8002048:	697a      	ldr	r2, [r7, #20]
 800204a:	69bb      	ldr	r3, [r7, #24]
 800204c:	429a      	cmp	r2, r3
 800204e:	ddf0      	ble.n	8002032 <lcd_DrawCircle+0x30>

			if (d < 0) {
 8002050:	693b      	ldr	r3, [r7, #16]
 8002052:	2b00      	cmp	r3, #0
 8002054:	da06      	bge.n	8002064 <lcd_DrawCircle+0x62>
				d = d + 4 * x + 6;
 8002056:	69fb      	ldr	r3, [r7, #28]
 8002058:	009a      	lsls	r2, r3, #2
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	4413      	add	r3, r2
 800205e:	3306      	adds	r3, #6
 8002060:	613b      	str	r3, [r7, #16]
 8002062:	e00a      	b.n	800207a <lcd_DrawCircle+0x78>
			} else {
				d = d + 4 * (x - y) + 10;
 8002064:	69fa      	ldr	r2, [r7, #28]
 8002066:	69bb      	ldr	r3, [r7, #24]
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	009a      	lsls	r2, r3, #2
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	4413      	add	r3, r2
 8002070:	330a      	adds	r3, #10
 8002072:	613b      	str	r3, [r7, #16]
				y--;
 8002074:	69bb      	ldr	r3, [r7, #24]
 8002076:	3b01      	subs	r3, #1
 8002078:	61bb      	str	r3, [r7, #24]
			}
			x++;
 800207a:	69fb      	ldr	r3, [r7, #28]
 800207c:	3301      	adds	r3, #1
 800207e:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 8002080:	69fa      	ldr	r2, [r7, #28]
 8002082:	69bb      	ldr	r3, [r7, #24]
 8002084:	429a      	cmp	r2, r3
 8002086:	ddd1      	ble.n	800202c <lcd_DrawCircle+0x2a>
				y--;
			}
			x++;
		}
	}
}
 8002088:	e023      	b.n	80020d2 <lcd_DrawCircle+0xd0>
			_draw_circle_8(xc, yc, x, y, c);
 800208a:	88fb      	ldrh	r3, [r7, #6]
 800208c:	9300      	str	r3, [sp, #0]
 800208e:	69bb      	ldr	r3, [r7, #24]
 8002090:	69fa      	ldr	r2, [r7, #28]
 8002092:	68b9      	ldr	r1, [r7, #8]
 8002094:	68f8      	ldr	r0, [r7, #12]
 8002096:	f7ff ff29 	bl	8001eec <_draw_circle_8>
			if (d < 0) {
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	2b00      	cmp	r3, #0
 800209e:	da06      	bge.n	80020ae <lcd_DrawCircle+0xac>
				d = d + 4 * x + 6;
 80020a0:	69fb      	ldr	r3, [r7, #28]
 80020a2:	009a      	lsls	r2, r3, #2
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	4413      	add	r3, r2
 80020a8:	3306      	adds	r3, #6
 80020aa:	613b      	str	r3, [r7, #16]
 80020ac:	e00a      	b.n	80020c4 <lcd_DrawCircle+0xc2>
				d = d + 4 * (x - y) + 10;
 80020ae:	69fa      	ldr	r2, [r7, #28]
 80020b0:	69bb      	ldr	r3, [r7, #24]
 80020b2:	1ad3      	subs	r3, r2, r3
 80020b4:	009a      	lsls	r2, r3, #2
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	4413      	add	r3, r2
 80020ba:	330a      	adds	r3, #10
 80020bc:	613b      	str	r3, [r7, #16]
				y--;
 80020be:	69bb      	ldr	r3, [r7, #24]
 80020c0:	3b01      	subs	r3, #1
 80020c2:	61bb      	str	r3, [r7, #24]
			x++;
 80020c4:	69fb      	ldr	r3, [r7, #28]
 80020c6:	3301      	adds	r3, #1
 80020c8:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 80020ca:	69fa      	ldr	r2, [r7, #28]
 80020cc:	69bb      	ldr	r3, [r7, #24]
 80020ce:	429a      	cmp	r2, r3
 80020d0:	dddb      	ble.n	800208a <lcd_DrawCircle+0x88>
}
 80020d2:	bf00      	nop
 80020d4:	3720      	adds	r7, #32
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
	...

080020dc <lcd_ShowStr>:

void lcd_ShowStr(uint16_t x, uint16_t y,char *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 80020dc:	b590      	push	{r4, r7, lr}
 80020de:	b08b      	sub	sp, #44	@ 0x2c
 80020e0:	af04      	add	r7, sp, #16
 80020e2:	60ba      	str	r2, [r7, #8]
 80020e4:	461a      	mov	r2, r3
 80020e6:	4603      	mov	r3, r0
 80020e8:	81fb      	strh	r3, [r7, #14]
 80020ea:	460b      	mov	r3, r1
 80020ec:	81bb      	strh	r3, [r7, #12]
 80020ee:	4613      	mov	r3, r2
 80020f0:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 80020f2:	89fb      	ldrh	r3, [r7, #14]
 80020f4:	82bb      	strh	r3, [r7, #20]
    uint8_t bHz=0;
 80020f6:	2300      	movs	r3, #0
 80020f8:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 80020fa:	e048      	b.n	800218e <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 80020fc:	7dfb      	ldrb	r3, [r7, #23]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d145      	bne.n	800218e <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8002102:	89fa      	ldrh	r2, [r7, #14]
 8002104:	4b26      	ldr	r3, [pc, #152]	@ (80021a0 <lcd_ShowStr+0xc4>)
 8002106:	881b      	ldrh	r3, [r3, #0]
 8002108:	4619      	mov	r1, r3
 800210a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800210e:	085b      	lsrs	r3, r3, #1
 8002110:	b2db      	uxtb	r3, r3
 8002112:	1acb      	subs	r3, r1, r3
 8002114:	429a      	cmp	r2, r3
 8002116:	dc3f      	bgt.n	8002198 <lcd_ShowStr+0xbc>
 8002118:	89ba      	ldrh	r2, [r7, #12]
 800211a:	4b21      	ldr	r3, [pc, #132]	@ (80021a0 <lcd_ShowStr+0xc4>)
 800211c:	885b      	ldrh	r3, [r3, #2]
 800211e:	4619      	mov	r1, r3
 8002120:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002124:	1acb      	subs	r3, r1, r3
 8002126:	429a      	cmp	r2, r3
 8002128:	dc36      	bgt.n	8002198 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	781b      	ldrb	r3, [r3, #0]
 800212e:	2b80      	cmp	r3, #128	@ 0x80
 8002130:	d902      	bls.n	8002138 <lcd_ShowStr+0x5c>
 8002132:	2301      	movs	r3, #1
 8002134:	75fb      	strb	r3, [r7, #23]
 8002136:	e02a      	b.n	800218e <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	2b0d      	cmp	r3, #13
 800213e:	d10b      	bne.n	8002158 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 8002140:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002144:	b29a      	uxth	r2, r3
 8002146:	89bb      	ldrh	r3, [r7, #12]
 8002148:	4413      	add	r3, r2
 800214a:	81bb      	strh	r3, [r7, #12]
					x=x0;
 800214c:	8abb      	ldrh	r3, [r7, #20]
 800214e:	81fb      	strh	r3, [r7, #14]
					str++;
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	3301      	adds	r3, #1
 8002154:	60bb      	str	r3, [r7, #8]
 8002156:	e017      	b.n	8002188 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	781a      	ldrb	r2, [r3, #0]
 800215c:	88fc      	ldrh	r4, [r7, #6]
 800215e:	89b9      	ldrh	r1, [r7, #12]
 8002160:	89f8      	ldrh	r0, [r7, #14]
 8002162:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002166:	9302      	str	r3, [sp, #8]
 8002168:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800216c:	9301      	str	r3, [sp, #4]
 800216e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002170:	9300      	str	r3, [sp, #0]
 8002172:	4623      	mov	r3, r4
 8002174:	f7ff fc68 	bl	8001a48 <lcd_ShowChar>
					x+=sizey/2;
 8002178:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800217c:	085b      	lsrs	r3, r3, #1
 800217e:	b2db      	uxtb	r3, r3
 8002180:	461a      	mov	r2, r3
 8002182:	89fb      	ldrh	r3, [r7, #14]
 8002184:	4413      	add	r3, r2
 8002186:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	3301      	adds	r3, #1
 800218c:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	781b      	ldrb	r3, [r3, #0]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d1b2      	bne.n	80020fc <lcd_ShowStr+0x20>
 8002196:	e000      	b.n	800219a <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8002198:	bf00      	nop
			}
		}
	}
}
 800219a:	371c      	adds	r7, #28
 800219c:	46bd      	mov	sp, r7
 800219e:	bd90      	pop	{r4, r7, pc}
 80021a0:	20000214 	.word	0x20000214

080021a4 <led7_Scan>:

void led7_init(){
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
}

void led7_Scan(){
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 80021a8:	4b3f      	ldr	r3, [pc, #252]	@ (80022a8 <led7_Scan+0x104>)
 80021aa:	881b      	ldrh	r3, [r3, #0]
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	b29a      	uxth	r2, r3
 80021b0:	4b3d      	ldr	r3, [pc, #244]	@ (80022a8 <led7_Scan+0x104>)
 80021b2:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 80021b4:	4b3d      	ldr	r3, [pc, #244]	@ (80022ac <led7_Scan+0x108>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a3d      	ldr	r2, [pc, #244]	@ (80022b0 <led7_Scan+0x10c>)
 80021ba:	5cd3      	ldrb	r3, [r2, r3]
 80021bc:	b21b      	sxth	r3, r3
 80021be:	021b      	lsls	r3, r3, #8
 80021c0:	b21a      	sxth	r2, r3
 80021c2:	4b39      	ldr	r3, [pc, #228]	@ (80022a8 <led7_Scan+0x104>)
 80021c4:	881b      	ldrh	r3, [r3, #0]
 80021c6:	b21b      	sxth	r3, r3
 80021c8:	4313      	orrs	r3, r2
 80021ca:	b21b      	sxth	r3, r3
 80021cc:	b29a      	uxth	r2, r3
 80021ce:	4b36      	ldr	r3, [pc, #216]	@ (80022a8 <led7_Scan+0x104>)
 80021d0:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 80021d2:	4b36      	ldr	r3, [pc, #216]	@ (80022ac <led7_Scan+0x108>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	2b03      	cmp	r3, #3
 80021d8:	d846      	bhi.n	8002268 <led7_Scan+0xc4>
 80021da:	a201      	add	r2, pc, #4	@ (adr r2, 80021e0 <led7_Scan+0x3c>)
 80021dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021e0:	080021f1 	.word	0x080021f1
 80021e4:	0800220f 	.word	0x0800220f
 80021e8:	0800222d 	.word	0x0800222d
 80021ec:	0800224b 	.word	0x0800224b
	case 0:
		spi_buffer |= 0x00b0;
 80021f0:	4b2d      	ldr	r3, [pc, #180]	@ (80022a8 <led7_Scan+0x104>)
 80021f2:	881b      	ldrh	r3, [r3, #0]
 80021f4:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 80021f8:	b29a      	uxth	r2, r3
 80021fa:	4b2b      	ldr	r3, [pc, #172]	@ (80022a8 <led7_Scan+0x104>)
 80021fc:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 80021fe:	4b2a      	ldr	r3, [pc, #168]	@ (80022a8 <led7_Scan+0x104>)
 8002200:	881b      	ldrh	r3, [r3, #0]
 8002202:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002206:	b29a      	uxth	r2, r3
 8002208:	4b27      	ldr	r3, [pc, #156]	@ (80022a8 <led7_Scan+0x104>)
 800220a:	801a      	strh	r2, [r3, #0]
		break;
 800220c:	e02d      	b.n	800226a <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 800220e:	4b26      	ldr	r3, [pc, #152]	@ (80022a8 <led7_Scan+0x104>)
 8002210:	881b      	ldrh	r3, [r3, #0]
 8002212:	f043 03d0 	orr.w	r3, r3, #208	@ 0xd0
 8002216:	b29a      	uxth	r2, r3
 8002218:	4b23      	ldr	r3, [pc, #140]	@ (80022a8 <led7_Scan+0x104>)
 800221a:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 800221c:	4b22      	ldr	r3, [pc, #136]	@ (80022a8 <led7_Scan+0x104>)
 800221e:	881b      	ldrh	r3, [r3, #0]
 8002220:	f023 0320 	bic.w	r3, r3, #32
 8002224:	b29a      	uxth	r2, r3
 8002226:	4b20      	ldr	r3, [pc, #128]	@ (80022a8 <led7_Scan+0x104>)
 8002228:	801a      	strh	r2, [r3, #0]
		break;
 800222a:	e01e      	b.n	800226a <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 800222c:	4b1e      	ldr	r3, [pc, #120]	@ (80022a8 <led7_Scan+0x104>)
 800222e:	881b      	ldrh	r3, [r3, #0]
 8002230:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 8002234:	b29a      	uxth	r2, r3
 8002236:	4b1c      	ldr	r3, [pc, #112]	@ (80022a8 <led7_Scan+0x104>)
 8002238:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 800223a:	4b1b      	ldr	r3, [pc, #108]	@ (80022a8 <led7_Scan+0x104>)
 800223c:	881b      	ldrh	r3, [r3, #0]
 800223e:	f023 0310 	bic.w	r3, r3, #16
 8002242:	b29a      	uxth	r2, r3
 8002244:	4b18      	ldr	r3, [pc, #96]	@ (80022a8 <led7_Scan+0x104>)
 8002246:	801a      	strh	r2, [r3, #0]
		break;
 8002248:	e00f      	b.n	800226a <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 800224a:	4b17      	ldr	r3, [pc, #92]	@ (80022a8 <led7_Scan+0x104>)
 800224c:	881b      	ldrh	r3, [r3, #0]
 800224e:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8002252:	b29a      	uxth	r2, r3
 8002254:	4b14      	ldr	r3, [pc, #80]	@ (80022a8 <led7_Scan+0x104>)
 8002256:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 8002258:	4b13      	ldr	r3, [pc, #76]	@ (80022a8 <led7_Scan+0x104>)
 800225a:	881b      	ldrh	r3, [r3, #0]
 800225c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002260:	b29a      	uxth	r2, r3
 8002262:	4b11      	ldr	r3, [pc, #68]	@ (80022a8 <led7_Scan+0x104>)
 8002264:	801a      	strh	r2, [r3, #0]
		break;
 8002266:	e000      	b.n	800226a <led7_Scan+0xc6>
	default:
		break;
 8002268:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 800226a:	4b10      	ldr	r3, [pc, #64]	@ (80022ac <led7_Scan+0x108>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	3301      	adds	r3, #1
 8002270:	425a      	negs	r2, r3
 8002272:	f003 0303 	and.w	r3, r3, #3
 8002276:	f002 0203 	and.w	r2, r2, #3
 800227a:	bf58      	it	pl
 800227c:	4253      	negpl	r3, r2
 800227e:	4a0b      	ldr	r2, [pc, #44]	@ (80022ac <led7_Scan+0x108>)
 8002280:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 8002282:	2200      	movs	r2, #0
 8002284:	2140      	movs	r1, #64	@ 0x40
 8002286:	480b      	ldr	r0, [pc, #44]	@ (80022b4 <led7_Scan+0x110>)
 8002288:	f003 f9f2 	bl	8005670 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 800228c:	2301      	movs	r3, #1
 800228e:	2202      	movs	r2, #2
 8002290:	4905      	ldr	r1, [pc, #20]	@ (80022a8 <led7_Scan+0x104>)
 8002292:	4809      	ldr	r0, [pc, #36]	@ (80022b8 <led7_Scan+0x114>)
 8002294:	f004 feed 	bl	8007072 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8002298:	2201      	movs	r2, #1
 800229a:	2140      	movs	r1, #64	@ 0x40
 800229c:	4805      	ldr	r0, [pc, #20]	@ (80022b4 <led7_Scan+0x110>)
 800229e:	f003 f9e7 	bl	8005670 <HAL_GPIO_WritePin>
}
 80022a2:	bf00      	nop
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	20000004 	.word	0x20000004
 80022ac:	2000021c 	.word	0x2000021c
 80022b0:	20000000 	.word	0x20000000
 80022b4:	40021800 	.word	0x40021800
 80022b8:	20000580 	.word	0x20000580

080022bc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80022bc:	b598      	push	{r3, r4, r7, lr}
 80022be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022c0:	f002 f92e 	bl	8004520 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022c4:	f000 f844 	bl	8002350 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022c8:	f7ff f8b0 	bl	800142c <MX_GPIO_Init>
  MX_TIM2_Init();
 80022cc:	f001 f8fe 	bl	80034cc <MX_TIM2_Init>
  MX_SPI1_Init();
 80022d0:	f000 feea 	bl	80030a8 <MX_SPI1_Init>
  MX_FSMC_Init();
 80022d4:	f7fe ffda 	bl	800128c <MX_FSMC_Init>
  MX_I2C1_Init();
 80022d8:	f7ff f9be 	bl	8001658 <MX_I2C1_Init>
  MX_TIM13_Init();
 80022dc:	f001 f942 	bl	8003564 <MX_TIM13_Init>
  MX_DMA_Init();
 80022e0:	f7fe ffb4 	bl	800124c <MX_DMA_Init>
  MX_ADC1_Init();
 80022e4:	f7fe fde6 	bl	8000eb4 <MX_ADC1_Init>
  MX_TIM1_Init();
 80022e8:	f001 f8a0 	bl	800342c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  system_init();
 80022ec:	f000 f8e4 	bl	80024b8 <system_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  touch_Adjust();
 80022f0:	f001 fcd6 	bl	8003ca0 <touch_Adjust>

  lcd_Clear(BLACK);
 80022f4:	2000      	movs	r0, #0
 80022f6:	f7ff faa3 	bl	8001840 <lcd_Clear>

  while (1)
  {
    // scan touch screen

    draw_Game_Border();
 80022fa:	f000 f893 	bl	8002424 <draw_Game_Border>
    touch_Scan();
 80022fe:	f002 f8b1 	bl	8004464 <touch_Scan>
    // check if touch screen is touched
    if (touch_IsTouched() && draw_Status == DRAW)
 8002302:	f002 f8b9 	bl	8004478 <touch_IsTouched>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d010      	beq.n	800232e <main+0x72>
 800230c:	4b0e      	ldr	r3, [pc, #56]	@ (8002348 <main+0x8c>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	2b01      	cmp	r3, #1
 8002312:	d10c      	bne.n	800232e <main+0x72>
    {
      // draw a point at the touch position
      lcd_DrawPoint(touch_GetX(), touch_GetY(), RED);
 8002314:	f002 f8c2 	bl	800449c <touch_GetX>
 8002318:	4603      	mov	r3, r0
 800231a:	461c      	mov	r4, r3
 800231c:	f002 f8ca 	bl	80044b4 <touch_GetY>
 8002320:	4603      	mov	r3, r0
 8002322:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002326:	4619      	mov	r1, r3
 8002328:	4620      	mov	r0, r4
 800232a:	f7ff faf1 	bl	8001910 <lcd_DrawPoint>
    }
    // 50ms task
    if (flag_timer2 == 1)
 800232e:	4b07      	ldr	r3, [pc, #28]	@ (800234c <main+0x90>)
 8002330:	881b      	ldrh	r3, [r3, #0]
 8002332:	2b01      	cmp	r3, #1
 8002334:	d1e1      	bne.n	80022fa <main+0x3e>
    {
      flag_timer2 = 0;
 8002336:	4b05      	ldr	r3, [pc, #20]	@ (800234c <main+0x90>)
 8002338:	2200      	movs	r2, #0
 800233a:	801a      	strh	r2, [r3, #0]
      touchProcess();
 800233c:	f000 fa54 	bl	80027e8 <touchProcess>
      test_LedDebug();
 8002340:	f000 f8ca 	bl	80024d8 <test_LedDebug>
    draw_Game_Border();
 8002344:	e7d9      	b.n	80022fa <main+0x3e>
 8002346:	bf00      	nop
 8002348:	20000220 	.word	0x20000220
 800234c:	20000578 	.word	0x20000578

08002350 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b094      	sub	sp, #80	@ 0x50
 8002354:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002356:	f107 0320 	add.w	r3, r7, #32
 800235a:	2230      	movs	r2, #48	@ 0x30
 800235c:	2100      	movs	r1, #0
 800235e:	4618      	mov	r0, r3
 8002360:	f006 fabd 	bl	80088de <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002364:	f107 030c 	add.w	r3, r7, #12
 8002368:	2200      	movs	r2, #0
 800236a:	601a      	str	r2, [r3, #0]
 800236c:	605a      	str	r2, [r3, #4]
 800236e:	609a      	str	r2, [r3, #8]
 8002370:	60da      	str	r2, [r3, #12]
 8002372:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002374:	2300      	movs	r3, #0
 8002376:	60bb      	str	r3, [r7, #8]
 8002378:	4b28      	ldr	r3, [pc, #160]	@ (800241c <SystemClock_Config+0xcc>)
 800237a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237c:	4a27      	ldr	r2, [pc, #156]	@ (800241c <SystemClock_Config+0xcc>)
 800237e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002382:	6413      	str	r3, [r2, #64]	@ 0x40
 8002384:	4b25      	ldr	r3, [pc, #148]	@ (800241c <SystemClock_Config+0xcc>)
 8002386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002388:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800238c:	60bb      	str	r3, [r7, #8]
 800238e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002390:	2300      	movs	r3, #0
 8002392:	607b      	str	r3, [r7, #4]
 8002394:	4b22      	ldr	r3, [pc, #136]	@ (8002420 <SystemClock_Config+0xd0>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a21      	ldr	r2, [pc, #132]	@ (8002420 <SystemClock_Config+0xd0>)
 800239a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800239e:	6013      	str	r3, [r2, #0]
 80023a0:	4b1f      	ldr	r3, [pc, #124]	@ (8002420 <SystemClock_Config+0xd0>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023a8:	607b      	str	r3, [r7, #4]
 80023aa:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80023ac:	2302      	movs	r3, #2
 80023ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80023b0:	2301      	movs	r3, #1
 80023b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80023b4:	2310      	movs	r3, #16
 80023b6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023b8:	2302      	movs	r3, #2
 80023ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80023bc:	2300      	movs	r3, #0
 80023be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80023c0:	2308      	movs	r3, #8
 80023c2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80023c4:	23a8      	movs	r3, #168	@ 0xa8
 80023c6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80023c8:	2302      	movs	r3, #2
 80023ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80023cc:	2304      	movs	r3, #4
 80023ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023d0:	f107 0320 	add.w	r3, r7, #32
 80023d4:	4618      	mov	r0, r3
 80023d6:	f004 f93f 	bl	8006658 <HAL_RCC_OscConfig>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d001      	beq.n	80023e4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80023e0:	f000 fc2c 	bl	8002c3c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80023e4:	230f      	movs	r3, #15
 80023e6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023e8:	2302      	movs	r3, #2
 80023ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023ec:	2300      	movs	r3, #0
 80023ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80023f0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80023f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80023f6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80023fa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80023fc:	f107 030c 	add.w	r3, r7, #12
 8002400:	2105      	movs	r1, #5
 8002402:	4618      	mov	r0, r3
 8002404:	f004 fba0 	bl	8006b48 <HAL_RCC_ClockConfig>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800240e:	f000 fc15 	bl	8002c3c <Error_Handler>
  }
}
 8002412:	bf00      	nop
 8002414:	3750      	adds	r7, #80	@ 0x50
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	40023800 	.word	0x40023800
 8002420:	40007000 	.word	0x40007000

08002424 <draw_Game_Border>:
#define GAME_BLOCK_SIZE 10
#define GAME_AREA_WIDTH 240
#define GAME_AREA_HEIGHT 200 // Cha 120px bn di cho nt bm

void draw_Game_Border()
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b084      	sub	sp, #16
 8002428:	af02      	add	r7, sp, #8
  int x, y;
  // V vin trn v di
  for (x = 0; x < GAME_AREA_WIDTH; x += GAME_BLOCK_SIZE)
 800242a:	2300      	movs	r3, #0
 800242c:	607b      	str	r3, [r7, #4]
 800242e:	e01a      	b.n	8002466 <draw_Game_Border+0x42>
  {
    // Vin trn (Y=0)
    lcd_Fill(x, 0, x + GAME_BLOCK_SIZE - 1, GAME_BLOCK_SIZE - 1, BLUE);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	b298      	uxth	r0, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	b29b      	uxth	r3, r3
 8002438:	3309      	adds	r3, #9
 800243a:	b29a      	uxth	r2, r3
 800243c:	231f      	movs	r3, #31
 800243e:	9300      	str	r3, [sp, #0]
 8002440:	2309      	movs	r3, #9
 8002442:	2100      	movs	r1, #0
 8002444:	f7ff fa2e 	bl	80018a4 <lcd_Fill>
    // Vin di (Y = 190)
    lcd_Fill(x, GAME_AREA_HEIGHT - GAME_BLOCK_SIZE, x + GAME_BLOCK_SIZE - 1, GAME_AREA_HEIGHT - 1, BLUE);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	b298      	uxth	r0, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	b29b      	uxth	r3, r3
 8002450:	3309      	adds	r3, #9
 8002452:	b29a      	uxth	r2, r3
 8002454:	231f      	movs	r3, #31
 8002456:	9300      	str	r3, [sp, #0]
 8002458:	23c7      	movs	r3, #199	@ 0xc7
 800245a:	21be      	movs	r1, #190	@ 0xbe
 800245c:	f7ff fa22 	bl	80018a4 <lcd_Fill>
  for (x = 0; x < GAME_AREA_WIDTH; x += GAME_BLOCK_SIZE)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	330a      	adds	r3, #10
 8002464:	607b      	str	r3, [r7, #4]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2bef      	cmp	r3, #239	@ 0xef
 800246a:	dde1      	ble.n	8002430 <draw_Game_Border+0xc>
  }

  // V vin tri v phi (trnh v  ln cc gc)
  for (y = GAME_BLOCK_SIZE; y < (GAME_AREA_HEIGHT - GAME_BLOCK_SIZE); y += GAME_BLOCK_SIZE)
 800246c:	230a      	movs	r3, #10
 800246e:	603b      	str	r3, [r7, #0]
 8002470:	e01a      	b.n	80024a8 <draw_Game_Border+0x84>
  {
    // Vin tri (X=0)
    lcd_Fill(0, y, GAME_BLOCK_SIZE - 1, y + GAME_BLOCK_SIZE - 1, BLUE);
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	b299      	uxth	r1, r3
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	b29b      	uxth	r3, r3
 800247a:	3309      	adds	r3, #9
 800247c:	b29b      	uxth	r3, r3
 800247e:	221f      	movs	r2, #31
 8002480:	9200      	str	r2, [sp, #0]
 8002482:	2209      	movs	r2, #9
 8002484:	2000      	movs	r0, #0
 8002486:	f7ff fa0d 	bl	80018a4 <lcd_Fill>
    // Vin phi (X = 230)
    lcd_Fill(GAME_AREA_WIDTH - GAME_BLOCK_SIZE, y, GAME_AREA_WIDTH - 1, y + GAME_BLOCK_SIZE - 1, BLUE);
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	b299      	uxth	r1, r3
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	b29b      	uxth	r3, r3
 8002492:	3309      	adds	r3, #9
 8002494:	b29b      	uxth	r3, r3
 8002496:	221f      	movs	r2, #31
 8002498:	9200      	str	r2, [sp, #0]
 800249a:	22ef      	movs	r2, #239	@ 0xef
 800249c:	20e6      	movs	r0, #230	@ 0xe6
 800249e:	f7ff fa01 	bl	80018a4 <lcd_Fill>
  for (y = GAME_BLOCK_SIZE; y < (GAME_AREA_HEIGHT - GAME_BLOCK_SIZE); y += GAME_BLOCK_SIZE)
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	330a      	adds	r3, #10
 80024a6:	603b      	str	r3, [r7, #0]
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	2bbd      	cmp	r3, #189	@ 0xbd
 80024ac:	dde1      	ble.n	8002472 <draw_Game_Border+0x4e>
  }
}
 80024ae:	bf00      	nop
 80024b0:	bf00      	nop
 80024b2:	3708      	adds	r7, #8
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}

080024b8 <system_init>:
void system_init()
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  timer_init();
 80024bc:	f000 fd86 	bl	8002fcc <timer_init>
  button_init();
 80024c0:	f7fe feb8 	bl	8001234 <button_init>
  lcd_init();
 80024c4:	f7ff fbb2 	bl	8001c2c <lcd_init>
  touch_init();
 80024c8:	f001 ffbc 	bl	8004444 <touch_init>
  setTimer2(50);
 80024cc:	2032      	movs	r0, #50	@ 0x32
 80024ce:	f000 fd8b 	bl	8002fe8 <setTimer2>
}
 80024d2:	bf00      	nop
 80024d4:	bd80      	pop	{r7, pc}
	...

080024d8 <test_LedDebug>:

uint8_t count_led_debug = 0;

void test_LedDebug()
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
  count_led_debug = (count_led_debug + 1) % 20;
 80024dc:	4b0d      	ldr	r3, [pc, #52]	@ (8002514 <test_LedDebug+0x3c>)
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	1c5a      	adds	r2, r3, #1
 80024e2:	4b0d      	ldr	r3, [pc, #52]	@ (8002518 <test_LedDebug+0x40>)
 80024e4:	fb83 1302 	smull	r1, r3, r3, r2
 80024e8:	10d9      	asrs	r1, r3, #3
 80024ea:	17d3      	asrs	r3, r2, #31
 80024ec:	1ac9      	subs	r1, r1, r3
 80024ee:	460b      	mov	r3, r1
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	440b      	add	r3, r1
 80024f4:	009b      	lsls	r3, r3, #2
 80024f6:	1ad1      	subs	r1, r2, r3
 80024f8:	b2ca      	uxtb	r2, r1
 80024fa:	4b06      	ldr	r3, [pc, #24]	@ (8002514 <test_LedDebug+0x3c>)
 80024fc:	701a      	strb	r2, [r3, #0]
  if (count_led_debug == 0)
 80024fe:	4b05      	ldr	r3, [pc, #20]	@ (8002514 <test_LedDebug+0x3c>)
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d103      	bne.n	800250e <test_LedDebug+0x36>
  {
    HAL_GPIO_TogglePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
 8002506:	2110      	movs	r1, #16
 8002508:	4804      	ldr	r0, [pc, #16]	@ (800251c <test_LedDebug+0x44>)
 800250a:	f003 f8ca 	bl	80056a2 <HAL_GPIO_TogglePin>
  }
}
 800250e:	bf00      	nop
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	20000238 	.word	0x20000238
 8002518:	66666667 	.word	0x66666667
 800251c:	40021000 	.word	0x40021000

08002520 <isButtonSpeedEasy>:
// ... (Ngay sau hm isButtonRight()) ...

uint8_t isButtonSpeedEasy()
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
  if (!touch_IsTouched())
 8002524:	f001 ffa8 	bl	8004478 <touch_IsTouched>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d101      	bne.n	8002532 <isButtonSpeedEasy+0x12>
    return 0;
 800252e:	2300      	movs	r3, #0
 8002530:	e017      	b.n	8002562 <isButtonSpeedEasy+0x42>
  // Ta  X: 20-220, Y: 50-100
  return touch_GetX() > 20 && touch_GetX() < 220 && touch_GetY() > 50 && touch_GetY() < 100;
 8002532:	f001 ffb3 	bl	800449c <touch_GetX>
 8002536:	4603      	mov	r3, r0
 8002538:	2b14      	cmp	r3, #20
 800253a:	d910      	bls.n	800255e <isButtonSpeedEasy+0x3e>
 800253c:	f001 ffae 	bl	800449c <touch_GetX>
 8002540:	4603      	mov	r3, r0
 8002542:	2bdb      	cmp	r3, #219	@ 0xdb
 8002544:	d80b      	bhi.n	800255e <isButtonSpeedEasy+0x3e>
 8002546:	f001 ffb5 	bl	80044b4 <touch_GetY>
 800254a:	4603      	mov	r3, r0
 800254c:	2b32      	cmp	r3, #50	@ 0x32
 800254e:	d906      	bls.n	800255e <isButtonSpeedEasy+0x3e>
 8002550:	f001 ffb0 	bl	80044b4 <touch_GetY>
 8002554:	4603      	mov	r3, r0
 8002556:	2b63      	cmp	r3, #99	@ 0x63
 8002558:	d801      	bhi.n	800255e <isButtonSpeedEasy+0x3e>
 800255a:	2301      	movs	r3, #1
 800255c:	e000      	b.n	8002560 <isButtonSpeedEasy+0x40>
 800255e:	2300      	movs	r3, #0
 8002560:	b2db      	uxtb	r3, r3
}
 8002562:	4618      	mov	r0, r3
 8002564:	bd80      	pop	{r7, pc}

08002566 <isButtonSpeedMedium>:
uint8_t isButtonSpeedMedium()
{
 8002566:	b580      	push	{r7, lr}
 8002568:	af00      	add	r7, sp, #0
  if (!touch_IsTouched())
 800256a:	f001 ff85 	bl	8004478 <touch_IsTouched>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d101      	bne.n	8002578 <isButtonSpeedMedium+0x12>
    return 0;
 8002574:	2300      	movs	r3, #0
 8002576:	e017      	b.n	80025a8 <isButtonSpeedMedium+0x42>
  // Ta  X: 20-220, Y: 120-170
  return touch_GetX() > 20 && touch_GetX() < 220 && touch_GetY() > 120 && touch_GetY() < 170;
 8002578:	f001 ff90 	bl	800449c <touch_GetX>
 800257c:	4603      	mov	r3, r0
 800257e:	2b14      	cmp	r3, #20
 8002580:	d910      	bls.n	80025a4 <isButtonSpeedMedium+0x3e>
 8002582:	f001 ff8b 	bl	800449c <touch_GetX>
 8002586:	4603      	mov	r3, r0
 8002588:	2bdb      	cmp	r3, #219	@ 0xdb
 800258a:	d80b      	bhi.n	80025a4 <isButtonSpeedMedium+0x3e>
 800258c:	f001 ff92 	bl	80044b4 <touch_GetY>
 8002590:	4603      	mov	r3, r0
 8002592:	2b78      	cmp	r3, #120	@ 0x78
 8002594:	d906      	bls.n	80025a4 <isButtonSpeedMedium+0x3e>
 8002596:	f001 ff8d 	bl	80044b4 <touch_GetY>
 800259a:	4603      	mov	r3, r0
 800259c:	2ba9      	cmp	r3, #169	@ 0xa9
 800259e:	d801      	bhi.n	80025a4 <isButtonSpeedMedium+0x3e>
 80025a0:	2301      	movs	r3, #1
 80025a2:	e000      	b.n	80025a6 <isButtonSpeedMedium+0x40>
 80025a4:	2300      	movs	r3, #0
 80025a6:	b2db      	uxtb	r3, r3
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	bd80      	pop	{r7, pc}

080025ac <isButtonSpeedHard>:
uint8_t isButtonSpeedHard()
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
  if (!touch_IsTouched())
 80025b0:	f001 ff62 	bl	8004478 <touch_IsTouched>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d101      	bne.n	80025be <isButtonSpeedHard+0x12>
    return 0;
 80025ba:	2300      	movs	r3, #0
 80025bc:	e017      	b.n	80025ee <isButtonSpeedHard+0x42>
  // Ta  X: 20-220, Y: 190-240
  return touch_GetX() > 20 && touch_GetX() < 220 && touch_GetY() > 190 && touch_GetY() < 240;
 80025be:	f001 ff6d 	bl	800449c <touch_GetX>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b14      	cmp	r3, #20
 80025c6:	d910      	bls.n	80025ea <isButtonSpeedHard+0x3e>
 80025c8:	f001 ff68 	bl	800449c <touch_GetX>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2bdb      	cmp	r3, #219	@ 0xdb
 80025d0:	d80b      	bhi.n	80025ea <isButtonSpeedHard+0x3e>
 80025d2:	f001 ff6f 	bl	80044b4 <touch_GetY>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2bbe      	cmp	r3, #190	@ 0xbe
 80025da:	d906      	bls.n	80025ea <isButtonSpeedHard+0x3e>
 80025dc:	f001 ff6a 	bl	80044b4 <touch_GetY>
 80025e0:	4603      	mov	r3, r0
 80025e2:	2bef      	cmp	r3, #239	@ 0xef
 80025e4:	d801      	bhi.n	80025ea <isButtonSpeedHard+0x3e>
 80025e6:	2301      	movs	r3, #1
 80025e8:	e000      	b.n	80025ec <isButtonSpeedHard+0x40>
 80025ea:	2300      	movs	r3, #0
 80025ec:	b2db      	uxtb	r3, r3
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <isButtonSpeedExpert>:
uint8_t isButtonSpeedExpert()
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	af00      	add	r7, sp, #0
  if (!touch_IsTouched())
 80025f6:	f001 ff3f 	bl	8004478 <touch_IsTouched>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d101      	bne.n	8002604 <isButtonSpeedExpert+0x12>
    return 0;
 8002600:	2300      	movs	r3, #0
 8002602:	e019      	b.n	8002638 <isButtonSpeedExpert+0x46>
  // Ta  X: 20-220, Y: 260-310
  return touch_GetX() > 20 && touch_GetX() < 220 && touch_GetY() > 260 && touch_GetY() < 310;
 8002604:	f001 ff4a 	bl	800449c <touch_GetX>
 8002608:	4603      	mov	r3, r0
 800260a:	2b14      	cmp	r3, #20
 800260c:	d912      	bls.n	8002634 <isButtonSpeedExpert+0x42>
 800260e:	f001 ff45 	bl	800449c <touch_GetX>
 8002612:	4603      	mov	r3, r0
 8002614:	2bdb      	cmp	r3, #219	@ 0xdb
 8002616:	d80d      	bhi.n	8002634 <isButtonSpeedExpert+0x42>
 8002618:	f001 ff4c 	bl	80044b4 <touch_GetY>
 800261c:	4603      	mov	r3, r0
 800261e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002622:	d907      	bls.n	8002634 <isButtonSpeedExpert+0x42>
 8002624:	f001 ff46 	bl	80044b4 <touch_GetY>
 8002628:	4603      	mov	r3, r0
 800262a:	f5b3 7f9b 	cmp.w	r3, #310	@ 0x136
 800262e:	d201      	bcs.n	8002634 <isButtonSpeedExpert+0x42>
 8002630:	2301      	movs	r3, #1
 8002632:	e000      	b.n	8002636 <isButtonSpeedExpert+0x44>
 8002634:	2300      	movs	r3, #0
 8002636:	b2db      	uxtb	r3, r3
}
 8002638:	4618      	mov	r0, r3
 800263a:	bd80      	pop	{r7, pc}

0800263c <isButtonClear>:
uint8_t isButtonClear()
{
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0
  if (!touch_IsTouched())
 8002640:	f001 ff1a 	bl	8004478 <touch_IsTouched>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d101      	bne.n	800264e <isButtonClear+0x12>
    return 0;
 800264a:	2300      	movs	r3, #0
 800264c:	e017      	b.n	800267e <isButtonClear+0x42>
  return touch_GetX() > 60 && touch_GetX() < 180 && touch_GetY() > 80 && touch_GetY() < 130;
 800264e:	f001 ff25 	bl	800449c <touch_GetX>
 8002652:	4603      	mov	r3, r0
 8002654:	2b3c      	cmp	r3, #60	@ 0x3c
 8002656:	d910      	bls.n	800267a <isButtonClear+0x3e>
 8002658:	f001 ff20 	bl	800449c <touch_GetX>
 800265c:	4603      	mov	r3, r0
 800265e:	2bb3      	cmp	r3, #179	@ 0xb3
 8002660:	d80b      	bhi.n	800267a <isButtonClear+0x3e>
 8002662:	f001 ff27 	bl	80044b4 <touch_GetY>
 8002666:	4603      	mov	r3, r0
 8002668:	2b50      	cmp	r3, #80	@ 0x50
 800266a:	d906      	bls.n	800267a <isButtonClear+0x3e>
 800266c:	f001 ff22 	bl	80044b4 <touch_GetY>
 8002670:	4603      	mov	r3, r0
 8002672:	2b81      	cmp	r3, #129	@ 0x81
 8002674:	d801      	bhi.n	800267a <isButtonClear+0x3e>
 8002676:	2301      	movs	r3, #1
 8002678:	e000      	b.n	800267c <isButtonClear+0x40>
 800267a:	2300      	movs	r3, #0
 800267c:	b2db      	uxtb	r3, r3
}
 800267e:	4618      	mov	r0, r3
 8002680:	bd80      	pop	{r7, pc}

08002682 <isButtonStart>:
uint8_t isButtonStart()
{
 8002682:	b580      	push	{r7, lr}
 8002684:	af00      	add	r7, sp, #0
  if (!touch_IsTouched())
 8002686:	f001 fef7 	bl	8004478 <touch_IsTouched>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d101      	bne.n	8002694 <isButtonStart+0x12>
    return 0;
 8002690:	2300      	movs	r3, #0
 8002692:	e017      	b.n	80026c4 <isButtonStart+0x42>
  return touch_GetX() > 60 && touch_GetX() < 180 && touch_GetY() > 10 && touch_GetY() < 60;
 8002694:	f001 ff02 	bl	800449c <touch_GetX>
 8002698:	4603      	mov	r3, r0
 800269a:	2b3c      	cmp	r3, #60	@ 0x3c
 800269c:	d910      	bls.n	80026c0 <isButtonStart+0x3e>
 800269e:	f001 fefd 	bl	800449c <touch_GetX>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2bb3      	cmp	r3, #179	@ 0xb3
 80026a6:	d80b      	bhi.n	80026c0 <isButtonStart+0x3e>
 80026a8:	f001 ff04 	bl	80044b4 <touch_GetY>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b0a      	cmp	r3, #10
 80026b0:	d906      	bls.n	80026c0 <isButtonStart+0x3e>
 80026b2:	f001 feff 	bl	80044b4 <touch_GetY>
 80026b6:	4603      	mov	r3, r0
 80026b8:	2b3b      	cmp	r3, #59	@ 0x3b
 80026ba:	d801      	bhi.n	80026c0 <isButtonStart+0x3e>
 80026bc:	2301      	movs	r3, #1
 80026be:	e000      	b.n	80026c2 <isButtonStart+0x40>
 80026c0:	2300      	movs	r3, #0
 80026c2:	b2db      	uxtb	r3, r3
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	bd80      	pop	{r7, pc}

080026c8 <isButtonUp>:
uint8_t isButtonUp()
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	af00      	add	r7, sp, #0
  if (!touch_IsTouched())
 80026cc:	f001 fed4 	bl	8004478 <touch_IsTouched>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d101      	bne.n	80026da <isButtonUp+0x12>
    return 0;
 80026d6:	2300      	movs	r3, #0
 80026d8:	e017      	b.n	800270a <isButtonUp+0x42>

  return touch_GetX() > 105 && touch_GetX() < 135 && touch_GetY() > 210 && touch_GetY() < 240; // Nt mi: 105-135, 210-240 (30x30)
 80026da:	f001 fedf 	bl	800449c <touch_GetX>
 80026de:	4603      	mov	r3, r0
 80026e0:	2b69      	cmp	r3, #105	@ 0x69
 80026e2:	d910      	bls.n	8002706 <isButtonUp+0x3e>
 80026e4:	f001 feda 	bl	800449c <touch_GetX>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b86      	cmp	r3, #134	@ 0x86
 80026ec:	d80b      	bhi.n	8002706 <isButtonUp+0x3e>
 80026ee:	f001 fee1 	bl	80044b4 <touch_GetY>
 80026f2:	4603      	mov	r3, r0
 80026f4:	2bd2      	cmp	r3, #210	@ 0xd2
 80026f6:	d906      	bls.n	8002706 <isButtonUp+0x3e>
 80026f8:	f001 fedc 	bl	80044b4 <touch_GetY>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2bef      	cmp	r3, #239	@ 0xef
 8002700:	d801      	bhi.n	8002706 <isButtonUp+0x3e>
 8002702:	2301      	movs	r3, #1
 8002704:	e000      	b.n	8002708 <isButtonUp+0x40>
 8002706:	2300      	movs	r3, #0
 8002708:	b2db      	uxtb	r3, r3
}
 800270a:	4618      	mov	r0, r3
 800270c:	bd80      	pop	{r7, pc}

0800270e <isButtonDown>:
uint8_t isButtonDown()
{
 800270e:	b580      	push	{r7, lr}
 8002710:	af00      	add	r7, sp, #0
  if (!touch_IsTouched())
 8002712:	f001 feb1 	bl	8004478 <touch_IsTouched>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d101      	bne.n	8002720 <isButtonDown+0x12>
    return 0;
 800271c:	2300      	movs	r3, #0
 800271e:	e019      	b.n	8002754 <isButtonDown+0x46>
  return touch_GetX() > 105 && touch_GetX() < 135 && touch_GetY() > 280 && touch_GetY() < 310; // Nt mi: 105-135, 280-310 (30x30)
 8002720:	f001 febc 	bl	800449c <touch_GetX>
 8002724:	4603      	mov	r3, r0
 8002726:	2b69      	cmp	r3, #105	@ 0x69
 8002728:	d912      	bls.n	8002750 <isButtonDown+0x42>
 800272a:	f001 feb7 	bl	800449c <touch_GetX>
 800272e:	4603      	mov	r3, r0
 8002730:	2b86      	cmp	r3, #134	@ 0x86
 8002732:	d80d      	bhi.n	8002750 <isButtonDown+0x42>
 8002734:	f001 febe 	bl	80044b4 <touch_GetY>
 8002738:	4603      	mov	r3, r0
 800273a:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 800273e:	d907      	bls.n	8002750 <isButtonDown+0x42>
 8002740:	f001 feb8 	bl	80044b4 <touch_GetY>
 8002744:	4603      	mov	r3, r0
 8002746:	f5b3 7f9b 	cmp.w	r3, #310	@ 0x136
 800274a:	d201      	bcs.n	8002750 <isButtonDown+0x42>
 800274c:	2301      	movs	r3, #1
 800274e:	e000      	b.n	8002752 <isButtonDown+0x44>
 8002750:	2300      	movs	r3, #0
 8002752:	b2db      	uxtb	r3, r3
}
 8002754:	4618      	mov	r0, r3
 8002756:	bd80      	pop	{r7, pc}

08002758 <isButtonLeft>:
uint8_t isButtonLeft()
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
  if (!touch_IsTouched())
 800275c:	f001 fe8c 	bl	8004478 <touch_IsTouched>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d101      	bne.n	800276a <isButtonLeft+0x12>
    return 0;
 8002766:	2300      	movs	r3, #0
 8002768:	e018      	b.n	800279c <isButtonLeft+0x44>
  return touch_GetX() > 20 && touch_GetX() < 50 && touch_GetY() > 245 && touch_GetY() < 275; // Nt mi: 20-50, 245-275 (30x30) - di qua tri
 800276a:	f001 fe97 	bl	800449c <touch_GetX>
 800276e:	4603      	mov	r3, r0
 8002770:	2b14      	cmp	r3, #20
 8002772:	d911      	bls.n	8002798 <isButtonLeft+0x40>
 8002774:	f001 fe92 	bl	800449c <touch_GetX>
 8002778:	4603      	mov	r3, r0
 800277a:	2b31      	cmp	r3, #49	@ 0x31
 800277c:	d80c      	bhi.n	8002798 <isButtonLeft+0x40>
 800277e:	f001 fe99 	bl	80044b4 <touch_GetY>
 8002782:	4603      	mov	r3, r0
 8002784:	2bf5      	cmp	r3, #245	@ 0xf5
 8002786:	d907      	bls.n	8002798 <isButtonLeft+0x40>
 8002788:	f001 fe94 	bl	80044b4 <touch_GetY>
 800278c:	4603      	mov	r3, r0
 800278e:	f5b3 7f89 	cmp.w	r3, #274	@ 0x112
 8002792:	d801      	bhi.n	8002798 <isButtonLeft+0x40>
 8002794:	2301      	movs	r3, #1
 8002796:	e000      	b.n	800279a <isButtonLeft+0x42>
 8002798:	2300      	movs	r3, #0
 800279a:	b2db      	uxtb	r3, r3
}
 800279c:	4618      	mov	r0, r3
 800279e:	bd80      	pop	{r7, pc}

080027a0 <isButtonRight>:
uint8_t isButtonRight()
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	af00      	add	r7, sp, #0
  if (!touch_IsTouched())
 80027a4:	f001 fe68 	bl	8004478 <touch_IsTouched>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d101      	bne.n	80027b2 <isButtonRight+0x12>
    return 0;
 80027ae:	2300      	movs	r3, #0
 80027b0:	e018      	b.n	80027e4 <isButtonRight+0x44>
  return touch_GetX() > 190 && touch_GetX() < 220 && touch_GetY() > 245 && touch_GetY() < 275; // Nt mi: 190-220, 245-275 (30x30) - di qua phi
 80027b2:	f001 fe73 	bl	800449c <touch_GetX>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2bbe      	cmp	r3, #190	@ 0xbe
 80027ba:	d911      	bls.n	80027e0 <isButtonRight+0x40>
 80027bc:	f001 fe6e 	bl	800449c <touch_GetX>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2bdb      	cmp	r3, #219	@ 0xdb
 80027c4:	d80c      	bhi.n	80027e0 <isButtonRight+0x40>
 80027c6:	f001 fe75 	bl	80044b4 <touch_GetY>
 80027ca:	4603      	mov	r3, r0
 80027cc:	2bf5      	cmp	r3, #245	@ 0xf5
 80027ce:	d907      	bls.n	80027e0 <isButtonRight+0x40>
 80027d0:	f001 fe70 	bl	80044b4 <touch_GetY>
 80027d4:	4603      	mov	r3, r0
 80027d6:	f5b3 7f89 	cmp.w	r3, #274	@ 0x112
 80027da:	d801      	bhi.n	80027e0 <isButtonRight+0x40>
 80027dc:	2301      	movs	r3, #1
 80027de:	e000      	b.n	80027e2 <isButtonRight+0x42>
 80027e0:	2300      	movs	r3, #0
 80027e2:	b2db      	uxtb	r3, r3
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	bd80      	pop	{r7, pc}

080027e8 <touchProcess>:
void touchProcess()
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b086      	sub	sp, #24
 80027ec:	af04      	add	r7, sp, #16
  switch (draw_Status)
 80027ee:	4bc2      	ldr	r3, [pc, #776]	@ (8002af8 <touchProcess+0x310>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	2b04      	cmp	r3, #4
 80027f4:	f200 8203 	bhi.w	8002bfe <touchProcess+0x416>
 80027f8:	a201      	add	r2, pc, #4	@ (adr r2, 8002800 <touchProcess+0x18>)
 80027fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027fe:	bf00      	nop
 8002800:	08002815 	.word	0x08002815
 8002804:	08002875 	.word	0x08002875
 8002808:	08002bed 	.word	0x08002bed
 800280c:	080029b5 	.word	0x080029b5
 8002810:	08002a67 	.word	0x08002a67
  {
  case INIT:
    lcd_Fill(60, 10, 180, 60, GBLUE);
 8002814:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8002818:	9300      	str	r3, [sp, #0]
 800281a:	233c      	movs	r3, #60	@ 0x3c
 800281c:	22b4      	movs	r2, #180	@ 0xb4
 800281e:	210a      	movs	r1, #10
 8002820:	203c      	movs	r0, #60	@ 0x3c
 8002822:	f7ff f83f 	bl	80018a4 <lcd_Fill>
    lcd_ShowStr(90, 20, "START", RED, BLACK, 24, 1);
 8002826:	2301      	movs	r3, #1
 8002828:	9302      	str	r3, [sp, #8]
 800282a:	2318      	movs	r3, #24
 800282c:	9301      	str	r3, [sp, #4]
 800282e:	2300      	movs	r3, #0
 8002830:	9300      	str	r3, [sp, #0]
 8002832:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002836:	4ab1      	ldr	r2, [pc, #708]	@ (8002afc <touchProcess+0x314>)
 8002838:	2114      	movs	r1, #20
 800283a:	205a      	movs	r0, #90	@ 0x5a
 800283c:	f7ff fc4e 	bl	80020dc <lcd_ShowStr>

    lcd_Fill(60, 80, 180, 130, GBLUE);
 8002840:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8002844:	9300      	str	r3, [sp, #0]
 8002846:	2382      	movs	r3, #130	@ 0x82
 8002848:	22b4      	movs	r2, #180	@ 0xb4
 800284a:	2150      	movs	r1, #80	@ 0x50
 800284c:	203c      	movs	r0, #60	@ 0x3c
 800284e:	f7ff f829 	bl	80018a4 <lcd_Fill>
    lcd_ShowStr(90, 90, "RESET", RED, BLACK, 24, 1);
 8002852:	2301      	movs	r3, #1
 8002854:	9302      	str	r3, [sp, #8]
 8002856:	2318      	movs	r3, #24
 8002858:	9301      	str	r3, [sp, #4]
 800285a:	2300      	movs	r3, #0
 800285c:	9300      	str	r3, [sp, #0]
 800285e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002862:	4aa7      	ldr	r2, [pc, #668]	@ (8002b00 <touchProcess+0x318>)
 8002864:	215a      	movs	r1, #90	@ 0x5a
 8002866:	205a      	movs	r0, #90	@ 0x5a
 8002868:	f7ff fc38 	bl	80020dc <lcd_ShowStr>

    draw_Status = DRAW;
 800286c:	4ba2      	ldr	r3, [pc, #648]	@ (8002af8 <touchProcess+0x310>)
 800286e:	2201      	movs	r2, #1
 8002870:	601a      	str	r2, [r3, #0]
    break;
 8002872:	e1cf      	b.n	8002c14 <touchProcess+0x42c>

  case DRAW:
    if (isButtonClear())
 8002874:	f7ff fee2 	bl	800263c <isButtonClear>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d021      	beq.n	80028c2 <touchProcess+0xda>
    {
      draw_Status = CLEAR;
 800287e:	4b9e      	ldr	r3, [pc, #632]	@ (8002af8 <touchProcess+0x310>)
 8002880:	2202      	movs	r2, #2
 8002882:	601a      	str	r2, [r3, #0]
      lcd_Fill(0, 0, 240, 320, BLACK);
 8002884:	2300      	movs	r3, #0
 8002886:	9300      	str	r3, [sp, #0]
 8002888:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800288c:	22f0      	movs	r2, #240	@ 0xf0
 800288e:	2100      	movs	r1, #0
 8002890:	2000      	movs	r0, #0
 8002892:	f7ff f807 	bl	80018a4 <lcd_Fill>
      lcd_Fill(60, 10, 180, 60, GREEN);
 8002896:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800289a:	9300      	str	r3, [sp, #0]
 800289c:	233c      	movs	r3, #60	@ 0x3c
 800289e:	22b4      	movs	r2, #180	@ 0xb4
 80028a0:	210a      	movs	r1, #10
 80028a2:	203c      	movs	r0, #60	@ 0x3c
 80028a4:	f7fe fffe 	bl	80018a4 <lcd_Fill>
      lcd_ShowStr(90, 20, "RESET", RED, BLACK, 24, 1);
 80028a8:	2301      	movs	r3, #1
 80028aa:	9302      	str	r3, [sp, #8]
 80028ac:	2318      	movs	r3, #24
 80028ae:	9301      	str	r3, [sp, #4]
 80028b0:	2300      	movs	r3, #0
 80028b2:	9300      	str	r3, [sp, #0]
 80028b4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80028b8:	4a91      	ldr	r2, [pc, #580]	@ (8002b00 <touchProcess+0x318>)
 80028ba:	2114      	movs	r1, #20
 80028bc:	205a      	movs	r0, #90	@ 0x5a
 80028be:	f7ff fc0d 	bl	80020dc <lcd_ShowStr>
    }

    if (isButtonStart())
 80028c2:	f7ff fede 	bl	8002682 <isButtonStart>
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	f000 819a 	beq.w	8002c02 <touchProcess+0x41a>
    {
      draw_Status = SELECT_SPEED;
 80028ce:	4b8a      	ldr	r3, [pc, #552]	@ (8002af8 <touchProcess+0x310>)
 80028d0:	2203      	movs	r2, #3
 80028d2:	601a      	str	r2, [r3, #0]
      lcd_Fill(0, 0, 240, 320, BLACK);
 80028d4:	2300      	movs	r3, #0
 80028d6:	9300      	str	r3, [sp, #0]
 80028d8:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80028dc:	22f0      	movs	r2, #240	@ 0xf0
 80028de:	2100      	movs	r1, #0
 80028e0:	2000      	movs	r0, #0
 80028e2:	f7fe ffdf 	bl	80018a4 <lcd_Fill>

      lcd_ShowStr(40, 20, "SELECT SPEED", WHITE, BLACK, 24, 0);
 80028e6:	2300      	movs	r3, #0
 80028e8:	9302      	str	r3, [sp, #8]
 80028ea:	2318      	movs	r3, #24
 80028ec:	9301      	str	r3, [sp, #4]
 80028ee:	2300      	movs	r3, #0
 80028f0:	9300      	str	r3, [sp, #0]
 80028f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80028f6:	4a83      	ldr	r2, [pc, #524]	@ (8002b04 <touchProcess+0x31c>)
 80028f8:	2114      	movs	r1, #20
 80028fa:	2028      	movs	r0, #40	@ 0x28
 80028fc:	f7ff fbee 	bl	80020dc <lcd_ShowStr>
      lcd_Fill(20, 50, 220, 100, GREEN);
 8002900:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8002904:	9300      	str	r3, [sp, #0]
 8002906:	2364      	movs	r3, #100	@ 0x64
 8002908:	22dc      	movs	r2, #220	@ 0xdc
 800290a:	2132      	movs	r1, #50	@ 0x32
 800290c:	2014      	movs	r0, #20
 800290e:	f7fe ffc9 	bl	80018a4 <lcd_Fill>
      lcd_ShowStr(90, 65, "EASY", BLACK, GREEN, 24, 1);
 8002912:	2301      	movs	r3, #1
 8002914:	9302      	str	r3, [sp, #8]
 8002916:	2318      	movs	r3, #24
 8002918:	9301      	str	r3, [sp, #4]
 800291a:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800291e:	9300      	str	r3, [sp, #0]
 8002920:	2300      	movs	r3, #0
 8002922:	4a79      	ldr	r2, [pc, #484]	@ (8002b08 <touchProcess+0x320>)
 8002924:	2141      	movs	r1, #65	@ 0x41
 8002926:	205a      	movs	r0, #90	@ 0x5a
 8002928:	f7ff fbd8 	bl	80020dc <lcd_ShowStr>
      lcd_Fill(20, 120, 220, 170, YELLOW);
 800292c:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8002930:	9300      	str	r3, [sp, #0]
 8002932:	23aa      	movs	r3, #170	@ 0xaa
 8002934:	22dc      	movs	r2, #220	@ 0xdc
 8002936:	2178      	movs	r1, #120	@ 0x78
 8002938:	2014      	movs	r0, #20
 800293a:	f7fe ffb3 	bl	80018a4 <lcd_Fill>
      lcd_ShowStr(75, 135, "MEDIUM", BLACK, YELLOW, 24, 1);
 800293e:	2301      	movs	r3, #1
 8002940:	9302      	str	r3, [sp, #8]
 8002942:	2318      	movs	r3, #24
 8002944:	9301      	str	r3, [sp, #4]
 8002946:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800294a:	9300      	str	r3, [sp, #0]
 800294c:	2300      	movs	r3, #0
 800294e:	4a6f      	ldr	r2, [pc, #444]	@ (8002b0c <touchProcess+0x324>)
 8002950:	2187      	movs	r1, #135	@ 0x87
 8002952:	204b      	movs	r0, #75	@ 0x4b
 8002954:	f7ff fbc2 	bl	80020dc <lcd_ShowStr>
      lcd_Fill(20, 190, 220, 240, BLUE);
 8002958:	231f      	movs	r3, #31
 800295a:	9300      	str	r3, [sp, #0]
 800295c:	23f0      	movs	r3, #240	@ 0xf0
 800295e:	22dc      	movs	r2, #220	@ 0xdc
 8002960:	21be      	movs	r1, #190	@ 0xbe
 8002962:	2014      	movs	r0, #20
 8002964:	f7fe ff9e 	bl	80018a4 <lcd_Fill>
      lcd_ShowStr(90, 205, "HARD", BLACK, BLUE, 24, 1);
 8002968:	2301      	movs	r3, #1
 800296a:	9302      	str	r3, [sp, #8]
 800296c:	2318      	movs	r3, #24
 800296e:	9301      	str	r3, [sp, #4]
 8002970:	231f      	movs	r3, #31
 8002972:	9300      	str	r3, [sp, #0]
 8002974:	2300      	movs	r3, #0
 8002976:	4a66      	ldr	r2, [pc, #408]	@ (8002b10 <touchProcess+0x328>)
 8002978:	21cd      	movs	r1, #205	@ 0xcd
 800297a:	205a      	movs	r0, #90	@ 0x5a
 800297c:	f7ff fbae 	bl	80020dc <lcd_ShowStr>
      lcd_Fill(20, 260, 220, 310, RED);
 8002980:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002984:	9300      	str	r3, [sp, #0]
 8002986:	f44f 739b 	mov.w	r3, #310	@ 0x136
 800298a:	22dc      	movs	r2, #220	@ 0xdc
 800298c:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8002990:	2014      	movs	r0, #20
 8002992:	f7fe ff87 	bl	80018a4 <lcd_Fill>
      lcd_ShowStr(75, 275, "EXPERT", BLACK, RED, 24, 1);
 8002996:	2301      	movs	r3, #1
 8002998:	9302      	str	r3, [sp, #8]
 800299a:	2318      	movs	r3, #24
 800299c:	9301      	str	r3, [sp, #4]
 800299e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80029a2:	9300      	str	r3, [sp, #0]
 80029a4:	2300      	movs	r3, #0
 80029a6:	4a5b      	ldr	r2, [pc, #364]	@ (8002b14 <touchProcess+0x32c>)
 80029a8:	f240 1113 	movw	r1, #275	@ 0x113
 80029ac:	204b      	movs	r0, #75	@ 0x4b
 80029ae:	f7ff fb95 	bl	80020dc <lcd_ShowStr>
    }
    break;
 80029b2:	e126      	b.n	8002c02 <touchProcess+0x41a>

  case SELECT_SPEED:
    uint8_t speed_was_selected = 0;
 80029b4:	2300      	movs	r3, #0
 80029b6:	71fb      	strb	r3, [r7, #7]

    if (isButtonSpeedEasy())
 80029b8:	f7ff fdb2 	bl	8002520 <isButtonSpeedEasy>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d005      	beq.n	80029ce <touchProcess+0x1e6>
    {
      selected_Speed = SPEED_EASY;
 80029c2:	4b55      	ldr	r3, [pc, #340]	@ (8002b18 <touchProcess+0x330>)
 80029c4:	220a      	movs	r2, #10
 80029c6:	701a      	strb	r2, [r3, #0]
      speed_was_selected = 1;
 80029c8:	2301      	movs	r3, #1
 80029ca:	71fb      	strb	r3, [r7, #7]
 80029cc:	e01f      	b.n	8002a0e <touchProcess+0x226>
    }
    else if (isButtonSpeedMedium())
 80029ce:	f7ff fdca 	bl	8002566 <isButtonSpeedMedium>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d005      	beq.n	80029e4 <touchProcess+0x1fc>
    {
      selected_Speed = SPEED_MEDIUM;
 80029d8:	4b4f      	ldr	r3, [pc, #316]	@ (8002b18 <touchProcess+0x330>)
 80029da:	2205      	movs	r2, #5
 80029dc:	701a      	strb	r2, [r3, #0]
      speed_was_selected = 1;
 80029de:	2301      	movs	r3, #1
 80029e0:	71fb      	strb	r3, [r7, #7]
 80029e2:	e014      	b.n	8002a0e <touchProcess+0x226>
    }
    else if (isButtonSpeedHard())
 80029e4:	f7ff fde2 	bl	80025ac <isButtonSpeedHard>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d005      	beq.n	80029fa <touchProcess+0x212>
    {
      selected_Speed = SPEED_HARD;
 80029ee:	4b4a      	ldr	r3, [pc, #296]	@ (8002b18 <touchProcess+0x330>)
 80029f0:	2203      	movs	r2, #3
 80029f2:	701a      	strb	r2, [r3, #0]
      speed_was_selected = 1;
 80029f4:	2301      	movs	r3, #1
 80029f6:	71fb      	strb	r3, [r7, #7]
 80029f8:	e009      	b.n	8002a0e <touchProcess+0x226>
    }
    else if (isButtonSpeedExpert())
 80029fa:	f7ff fdfa 	bl	80025f2 <isButtonSpeedExpert>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d004      	beq.n	8002a0e <touchProcess+0x226>
    {
      selected_Speed = SPEED_EXPERT;
 8002a04:	4b44      	ldr	r3, [pc, #272]	@ (8002b18 <touchProcess+0x330>)
 8002a06:	2201      	movs	r2, #1
 8002a08:	701a      	strb	r2, [r3, #0]
      speed_was_selected = 1;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	71fb      	strb	r3, [r7, #7]
    }

    if (speed_was_selected)
 8002a0e:	79fb      	ldrb	r3, [r7, #7]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	f000 80f8 	beq.w	8002c06 <touchProcess+0x41e>
    {
      draw_Status = START;
 8002a16:	4b38      	ldr	r3, [pc, #224]	@ (8002af8 <touchProcess+0x310>)
 8002a18:	2204      	movs	r2, #4
 8002a1a:	601a      	str	r2, [r3, #0]
      lcd_Fill(0, 0, 240, 320, BLACK);
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	9300      	str	r3, [sp, #0]
 8002a20:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8002a24:	22f0      	movs	r2, #240	@ 0xf0
 8002a26:	2100      	movs	r1, #0
 8002a28:	2000      	movs	r0, #0
 8002a2a:	f7fe ff3b 	bl	80018a4 <lcd_Fill>
      draw_Game_Border();
 8002a2e:	f7ff fcf9 	bl	8002424 <draw_Game_Border>
      game_Init();
 8002a32:	f000 f9a9 	bl	8002d88 <game_Init>

      // --- THM HIN TH IM BAN U ---
      score = 0;
 8002a36:	4b39      	ldr	r3, [pc, #228]	@ (8002b1c <touchProcess+0x334>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	601a      	str	r2, [r3, #0]
      sprintf(score_str, "SCORE: %d", score);
 8002a3c:	4b37      	ldr	r3, [pc, #220]	@ (8002b1c <touchProcess+0x334>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	461a      	mov	r2, r3
 8002a42:	4937      	ldr	r1, [pc, #220]	@ (8002b20 <touchProcess+0x338>)
 8002a44:	4837      	ldr	r0, [pc, #220]	@ (8002b24 <touchProcess+0x33c>)
 8002a46:	f005 fee5 	bl	8008814 <siprintf>
      // Hin th  gia cc nt, Y=255, X=70, ch trng, nn en, font 16, khng 
      lcd_ShowStr(70, 255, score_str, WHITE, BLACK, 16, 0);
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	9302      	str	r3, [sp, #8]
 8002a4e:	2310      	movs	r3, #16
 8002a50:	9301      	str	r3, [sp, #4]
 8002a52:	2300      	movs	r3, #0
 8002a54:	9300      	str	r3, [sp, #0]
 8002a56:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002a5a:	4a32      	ldr	r2, [pc, #200]	@ (8002b24 <touchProcess+0x33c>)
 8002a5c:	21ff      	movs	r1, #255	@ 0xff
 8002a5e:	2046      	movs	r0, #70	@ 0x46
 8002a60:	f7ff fb3c 	bl	80020dc <lcd_ShowStr>
    }
    break;
 8002a64:	e0cf      	b.n	8002c06 <touchProcess+0x41e>

  case START:
    // V cc nt iu khin
    lcd_Fill(105, 210, 135, 240, RED); // UP
 8002a66:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002a6a:	9300      	str	r3, [sp, #0]
 8002a6c:	23f0      	movs	r3, #240	@ 0xf0
 8002a6e:	2287      	movs	r2, #135	@ 0x87
 8002a70:	21d2      	movs	r1, #210	@ 0xd2
 8002a72:	2069      	movs	r0, #105	@ 0x69
 8002a74:	f7fe ff16 	bl	80018a4 <lcd_Fill>
    lcd_Fill(105, 280, 135, 310, RED); // DOWN
 8002a78:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002a7c:	9300      	str	r3, [sp, #0]
 8002a7e:	f44f 739b 	mov.w	r3, #310	@ 0x136
 8002a82:	2287      	movs	r2, #135	@ 0x87
 8002a84:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8002a88:	2069      	movs	r0, #105	@ 0x69
 8002a8a:	f7fe ff0b 	bl	80018a4 <lcd_Fill>
    lcd_Fill(20, 245, 50, 275, RED);   // LEFT
 8002a8e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002a92:	9300      	str	r3, [sp, #0]
 8002a94:	f240 1313 	movw	r3, #275	@ 0x113
 8002a98:	2232      	movs	r2, #50	@ 0x32
 8002a9a:	21f5      	movs	r1, #245	@ 0xf5
 8002a9c:	2014      	movs	r0, #20
 8002a9e:	f7fe ff01 	bl	80018a4 <lcd_Fill>
    lcd_Fill(190, 245, 220, 275, RED); // RIGHT
 8002aa2:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002aa6:	9300      	str	r3, [sp, #0]
 8002aa8:	f240 1313 	movw	r3, #275	@ 0x113
 8002aac:	22dc      	movs	r2, #220	@ 0xdc
 8002aae:	21f5      	movs	r1, #245	@ 0xf5
 8002ab0:	20be      	movs	r0, #190	@ 0xbe
 8002ab2:	f7fe fef7 	bl	80018a4 <lcd_Fill>

    if (is_game_over)
 8002ab6:	4b1c      	ldr	r3, [pc, #112]	@ (8002b28 <touchProcess+0x340>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d038      	beq.n	8002b30 <touchProcess+0x348>
    {
      lcd_ShowStr(60, 100, "GAME OVER", RED, BLACK, 24, 1);
 8002abe:	2301      	movs	r3, #1
 8002ac0:	9302      	str	r3, [sp, #8]
 8002ac2:	2318      	movs	r3, #24
 8002ac4:	9301      	str	r3, [sp, #4]
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	9300      	str	r3, [sp, #0]
 8002aca:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002ace:	4a17      	ldr	r2, [pc, #92]	@ (8002b2c <touchProcess+0x344>)
 8002ad0:	2164      	movs	r1, #100	@ 0x64
 8002ad2:	203c      	movs	r0, #60	@ 0x3c
 8002ad4:	f7ff fb02 	bl	80020dc <lcd_ShowStr>
      if (isButtonClear() || isButtonStart())
 8002ad8:	f7ff fdb0 	bl	800263c <isButtonClear>
 8002adc:	4603      	mov	r3, r0
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d105      	bne.n	8002aee <touchProcess+0x306>
 8002ae2:	f7ff fdce 	bl	8002682 <isButtonStart>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	f000 808e 	beq.w	8002c0a <touchProcess+0x422>
      {
        draw_Status = CLEAR;
 8002aee:	4b02      	ldr	r3, [pc, #8]	@ (8002af8 <touchProcess+0x310>)
 8002af0:	2202      	movs	r2, #2
 8002af2:	601a      	str	r2, [r3, #0]
      }
      break;
 8002af4:	e089      	b.n	8002c0a <touchProcess+0x422>
 8002af6:	bf00      	nop
 8002af8:	20000220 	.word	0x20000220
 8002afc:	08009b98 	.word	0x08009b98
 8002b00:	08009ba0 	.word	0x08009ba0
 8002b04:	08009ba8 	.word	0x08009ba8
 8002b08:	08009bb8 	.word	0x08009bb8
 8002b0c:	08009bc0 	.word	0x08009bc0
 8002b10:	08009bc8 	.word	0x08009bc8
 8002b14:	08009bd0 	.word	0x08009bd0
 8002b18:	20000006 	.word	0x20000006
 8002b1c:	2000056c 	.word	0x2000056c
 8002b20:	08009bd8 	.word	0x08009bd8
 8002b24:	20000224 	.word	0x20000224
 8002b28:	20000570 	.word	0x20000570
 8002b2c:	08009be4 	.word	0x08009be4
    }

    // X l iu khin
    if (isButtonUp() && direction != 1)
 8002b30:	f7ff fdca 	bl	80026c8 <isButtonUp>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d007      	beq.n	8002b4a <touchProcess+0x362>
 8002b3a:	4b38      	ldr	r3, [pc, #224]	@ (8002c1c <touchProcess+0x434>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	2b01      	cmp	r3, #1
 8002b40:	d003      	beq.n	8002b4a <touchProcess+0x362>
    {
      direction = 0;
 8002b42:	4b36      	ldr	r3, [pc, #216]	@ (8002c1c <touchProcess+0x434>)
 8002b44:	2200      	movs	r2, #0
 8002b46:	601a      	str	r2, [r3, #0]
 8002b48:	e025      	b.n	8002b96 <touchProcess+0x3ae>
    }
    else if (isButtonDown() && direction != 0)
 8002b4a:	f7ff fde0 	bl	800270e <isButtonDown>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d007      	beq.n	8002b64 <touchProcess+0x37c>
 8002b54:	4b31      	ldr	r3, [pc, #196]	@ (8002c1c <touchProcess+0x434>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d003      	beq.n	8002b64 <touchProcess+0x37c>
    {
      direction = 1;
 8002b5c:	4b2f      	ldr	r3, [pc, #188]	@ (8002c1c <touchProcess+0x434>)
 8002b5e:	2201      	movs	r2, #1
 8002b60:	601a      	str	r2, [r3, #0]
 8002b62:	e018      	b.n	8002b96 <touchProcess+0x3ae>
    }
    else if (isButtonLeft() && direction != 3)
 8002b64:	f7ff fdf8 	bl	8002758 <isButtonLeft>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d007      	beq.n	8002b7e <touchProcess+0x396>
 8002b6e:	4b2b      	ldr	r3, [pc, #172]	@ (8002c1c <touchProcess+0x434>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2b03      	cmp	r3, #3
 8002b74:	d003      	beq.n	8002b7e <touchProcess+0x396>
    {
      direction = 2;
 8002b76:	4b29      	ldr	r3, [pc, #164]	@ (8002c1c <touchProcess+0x434>)
 8002b78:	2202      	movs	r2, #2
 8002b7a:	601a      	str	r2, [r3, #0]
 8002b7c:	e00b      	b.n	8002b96 <touchProcess+0x3ae>
    }
    else if (isButtonRight() && direction != 2)
 8002b7e:	f7ff fe0f 	bl	80027a0 <isButtonRight>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d006      	beq.n	8002b96 <touchProcess+0x3ae>
 8002b88:	4b24      	ldr	r3, [pc, #144]	@ (8002c1c <touchProcess+0x434>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	2b02      	cmp	r3, #2
 8002b8e:	d002      	beq.n	8002b96 <touchProcess+0x3ae>
    {
      direction = 3;
 8002b90:	4b22      	ldr	r3, [pc, #136]	@ (8002c1c <touchProcess+0x434>)
 8002b92:	2203      	movs	r2, #3
 8002b94:	601a      	str	r2, [r3, #0]
    }

    game_tick_counter++;
 8002b96:	4b22      	ldr	r3, [pc, #136]	@ (8002c20 <touchProcess+0x438>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	3301      	adds	r3, #1
 8002b9c:	4a20      	ldr	r2, [pc, #128]	@ (8002c20 <touchProcess+0x438>)
 8002b9e:	6013      	str	r3, [r2, #0]
    if (game_tick_counter >= selected_Speed)
 8002ba0:	4b20      	ldr	r3, [pc, #128]	@ (8002c24 <touchProcess+0x43c>)
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	461a      	mov	r2, r3
 8002ba6:	4b1e      	ldr	r3, [pc, #120]	@ (8002c20 <touchProcess+0x438>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	429a      	cmp	r2, r3
 8002bac:	dc2f      	bgt.n	8002c0e <touchProcess+0x426>
    {
      game_tick_counter = 0;
 8002bae:	4b1c      	ldr	r3, [pc, #112]	@ (8002c20 <touchProcess+0x438>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	601a      	str	r2, [r3, #0]

      // --- CP NHT LOGIC IM S ---
      // 1. Gi update_Game() v ly  di mi
      update_Game();
 8002bb4:	f000 f940 	bl	8002e38 <update_Game>
      // 2. Tnh im
      score = snake_length - INITIAL_SNAKE_LENGTH;
 8002bb8:	4b1b      	ldr	r3, [pc, #108]	@ (8002c28 <touchProcess+0x440>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	3b03      	subs	r3, #3
 8002bbe:	4a1b      	ldr	r2, [pc, #108]	@ (8002c2c <touchProcess+0x444>)
 8002bc0:	6013      	str	r3, [r2, #0]
      // 3. Chuyn im thnh chui
      sprintf(score_str, "SCORE: %d", score);
 8002bc2:	4b1a      	ldr	r3, [pc, #104]	@ (8002c2c <touchProcess+0x444>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	4919      	ldr	r1, [pc, #100]	@ (8002c30 <touchProcess+0x448>)
 8002bca:	481a      	ldr	r0, [pc, #104]	@ (8002c34 <touchProcess+0x44c>)
 8002bcc:	f005 fe22 	bl	8008814 <siprintf>
      // 4. Hin th chui (v tr X=70, Y=255)
      lcd_ShowStr(70, 255, score_str, WHITE, BLACK, 16, 0);
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	9302      	str	r3, [sp, #8]
 8002bd4:	2310      	movs	r3, #16
 8002bd6:	9301      	str	r3, [sp, #4]
 8002bd8:	2300      	movs	r3, #0
 8002bda:	9300      	str	r3, [sp, #0]
 8002bdc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002be0:	4a14      	ldr	r2, [pc, #80]	@ (8002c34 <touchProcess+0x44c>)
 8002be2:	21ff      	movs	r1, #255	@ 0xff
 8002be4:	2046      	movs	r0, #70	@ 0x46
 8002be6:	f7ff fa79 	bl	80020dc <lcd_ShowStr>
    }
    break;
 8002bea:	e010      	b.n	8002c0e <touchProcess+0x426>

  case CLEAR:
    if (!touch_IsTouched())
 8002bec:	f001 fc44 	bl	8004478 <touch_IsTouched>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d10d      	bne.n	8002c12 <touchProcess+0x42a>
      draw_Status = INIT;
 8002bf6:	4b10      	ldr	r3, [pc, #64]	@ (8002c38 <touchProcess+0x450>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	601a      	str	r2, [r3, #0]
    break;
 8002bfc:	e009      	b.n	8002c12 <touchProcess+0x42a>

  default:
    break;
 8002bfe:	bf00      	nop
 8002c00:	e008      	b.n	8002c14 <touchProcess+0x42c>
    break;
 8002c02:	bf00      	nop
 8002c04:	e006      	b.n	8002c14 <touchProcess+0x42c>
    break;
 8002c06:	bf00      	nop
 8002c08:	e004      	b.n	8002c14 <touchProcess+0x42c>
      break;
 8002c0a:	bf00      	nop
 8002c0c:	e002      	b.n	8002c14 <touchProcess+0x42c>
    break;
 8002c0e:	bf00      	nop
 8002c10:	e000      	b.n	8002c14 <touchProcess+0x42c>
    break;
 8002c12:	bf00      	nop
  }
}
 8002c14:	bf00      	nop
 8002c16:	3708      	adds	r7, #8
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	20000568 	.word	0x20000568
 8002c20:	20000574 	.word	0x20000574
 8002c24:	20000006 	.word	0x20000006
 8002c28:	2000055c 	.word	0x2000055c
 8002c2c:	2000056c 	.word	0x2000056c
 8002c30:	08009bd8 	.word	0x08009bd8
 8002c34:	20000224 	.word	0x20000224
 8002c38:	20000220 	.word	0x20000220

08002c3c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c40:	b672      	cpsid	i
}
 8002c42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c44:	bf00      	nop
 8002c46:	e7fd      	b.n	8002c44 <Error_Handler+0x8>

08002c48 <draw_GridSquare>:
int score;
int is_game_over;
int game_tick_counter;
int game_tick_counter = 0;
void draw_GridSquare(int x, int y, uint16_t color)
{
 8002c48:	b590      	push	{r4, r7, lr}
 8002c4a:	b087      	sub	sp, #28
 8002c4c:	af02      	add	r7, sp, #8
 8002c4e:	60f8      	str	r0, [r7, #12]
 8002c50:	60b9      	str	r1, [r7, #8]
 8002c52:	4613      	mov	r3, r2
 8002c54:	80fb      	strh	r3, [r7, #6]
    lcd_Fill(x * GRID_SIZE, y * GRID_SIZE,
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	461a      	mov	r2, r3
 8002c5c:	0092      	lsls	r2, r2, #2
 8002c5e:	4413      	add	r3, r2
 8002c60:	005b      	lsls	r3, r3, #1
 8002c62:	b298      	uxth	r0, r3
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	461a      	mov	r2, r3
 8002c6a:	0092      	lsls	r2, r2, #2
 8002c6c:	4413      	add	r3, r2
 8002c6e:	005b      	lsls	r3, r3, #1
 8002c70:	b299      	uxth	r1, r3
             (x + 1) * GRID_SIZE - 1, (y + 1) * GRID_SIZE - 1,
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	3301      	adds	r3, #1
    lcd_Fill(x * GRID_SIZE, y * GRID_SIZE,
 8002c76:	b29b      	uxth	r3, r3
 8002c78:	461a      	mov	r2, r3
 8002c7a:	0092      	lsls	r2, r2, #2
 8002c7c:	4413      	add	r3, r2
 8002c7e:	005b      	lsls	r3, r3, #1
 8002c80:	b29b      	uxth	r3, r3
 8002c82:	3b01      	subs	r3, #1
 8002c84:	b29a      	uxth	r2, r3
             (x + 1) * GRID_SIZE - 1, (y + 1) * GRID_SIZE - 1,
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	3301      	adds	r3, #1
    lcd_Fill(x * GRID_SIZE, y * GRID_SIZE,
 8002c8a:	b29b      	uxth	r3, r3
 8002c8c:	461c      	mov	r4, r3
 8002c8e:	00a4      	lsls	r4, r4, #2
 8002c90:	4423      	add	r3, r4
 8002c92:	005b      	lsls	r3, r3, #1
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	3b01      	subs	r3, #1
 8002c98:	b29c      	uxth	r4, r3
 8002c9a:	88fb      	ldrh	r3, [r7, #6]
 8002c9c:	9300      	str	r3, [sp, #0]
 8002c9e:	4623      	mov	r3, r4
 8002ca0:	f7fe fe00 	bl	80018a4 <lcd_Fill>
             color);
}
 8002ca4:	bf00      	nop
 8002ca6:	3714      	adds	r7, #20
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd90      	pop	{r4, r7, pc}

08002cac <spawn_Food>:

void spawn_Food()
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b082      	sub	sp, #8
 8002cb0:	af00      	add	r7, sp, #0
    while (1)
    {
        food.x = rand() % GRID_WIDTH;
 8002cb2:	f005 fcaf 	bl	8008614 <rand>
 8002cb6:	4601      	mov	r1, r0
 8002cb8:	4b2e      	ldr	r3, [pc, #184]	@ (8002d74 <spawn_Food+0xc8>)
 8002cba:	fb83 2301 	smull	r2, r3, r3, r1
 8002cbe:	109a      	asrs	r2, r3, #2
 8002cc0:	17cb      	asrs	r3, r1, #31
 8002cc2:	1ad2      	subs	r2, r2, r3
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	005b      	lsls	r3, r3, #1
 8002cc8:	4413      	add	r3, r2
 8002cca:	00db      	lsls	r3, r3, #3
 8002ccc:	1aca      	subs	r2, r1, r3
 8002cce:	4b2a      	ldr	r3, [pc, #168]	@ (8002d78 <spawn_Food+0xcc>)
 8002cd0:	601a      	str	r2, [r3, #0]
        food.y = rand() % GRID_HEIGHT;
 8002cd2:	f005 fc9f 	bl	8008614 <rand>
 8002cd6:	4601      	mov	r1, r0
 8002cd8:	4b28      	ldr	r3, [pc, #160]	@ (8002d7c <spawn_Food+0xd0>)
 8002cda:	fb83 2301 	smull	r2, r3, r3, r1
 8002cde:	10da      	asrs	r2, r3, #3
 8002ce0:	17cb      	asrs	r3, r1, #31
 8002ce2:	1ad2      	subs	r2, r2, r3
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	4413      	add	r3, r2
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	1aca      	subs	r2, r1, r3
 8002cee:	4b22      	ldr	r3, [pc, #136]	@ (8002d78 <spawn_Food+0xcc>)
 8002cf0:	605a      	str	r2, [r3, #4]
        if (food.x == 0)
 8002cf2:	4b21      	ldr	r3, [pc, #132]	@ (8002d78 <spawn_Food+0xcc>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d102      	bne.n	8002d00 <spawn_Food+0x54>
            food.x = 1;
 8002cfa:	4b1f      	ldr	r3, [pc, #124]	@ (8002d78 <spawn_Food+0xcc>)
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	601a      	str	r2, [r3, #0]
        if (food.y == 0)
 8002d00:	4b1d      	ldr	r3, [pc, #116]	@ (8002d78 <spawn_Food+0xcc>)
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d102      	bne.n	8002d0e <spawn_Food+0x62>
            food.y = 1;
 8002d08:	4b1b      	ldr	r3, [pc, #108]	@ (8002d78 <spawn_Food+0xcc>)
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	605a      	str	r2, [r3, #4]

        int on_snake = 0;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	607b      	str	r3, [r7, #4]
        for (int i = 0; i < snake_length; i++)
 8002d12:	2300      	movs	r3, #0
 8002d14:	603b      	str	r3, [r7, #0]
 8002d16:	e016      	b.n	8002d46 <spawn_Food+0x9a>
        {
            if (snake[i].x == food.x && snake[i].y == food.y)
 8002d18:	4a19      	ldr	r2, [pc, #100]	@ (8002d80 <spawn_Food+0xd4>)
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002d20:	4b15      	ldr	r3, [pc, #84]	@ (8002d78 <spawn_Food+0xcc>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	429a      	cmp	r2, r3
 8002d26:	d10b      	bne.n	8002d40 <spawn_Food+0x94>
 8002d28:	4a15      	ldr	r2, [pc, #84]	@ (8002d80 <spawn_Food+0xd4>)
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	00db      	lsls	r3, r3, #3
 8002d2e:	4413      	add	r3, r2
 8002d30:	685a      	ldr	r2, [r3, #4]
 8002d32:	4b11      	ldr	r3, [pc, #68]	@ (8002d78 <spawn_Food+0xcc>)
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d102      	bne.n	8002d40 <spawn_Food+0x94>
            {
                on_snake = 1;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	607b      	str	r3, [r7, #4]
                break;
 8002d3e:	e007      	b.n	8002d50 <spawn_Food+0xa4>
        for (int i = 0; i < snake_length; i++)
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	3301      	adds	r3, #1
 8002d44:	603b      	str	r3, [r7, #0]
 8002d46:	4b0f      	ldr	r3, [pc, #60]	@ (8002d84 <spawn_Food+0xd8>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	683a      	ldr	r2, [r7, #0]
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	dbe3      	blt.n	8002d18 <spawn_Food+0x6c>
            }
        }
        if (!on_snake)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d000      	beq.n	8002d58 <spawn_Food+0xac>
    {
 8002d56:	e7ac      	b.n	8002cb2 <spawn_Food+0x6>
            break;
 8002d58:	bf00      	nop
    }
    draw_GridSquare(food.x, food.y, GREEN);
 8002d5a:	4b07      	ldr	r3, [pc, #28]	@ (8002d78 <spawn_Food+0xcc>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a06      	ldr	r2, [pc, #24]	@ (8002d78 <spawn_Food+0xcc>)
 8002d60:	6851      	ldr	r1, [r2, #4]
 8002d62:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8002d66:	4618      	mov	r0, r3
 8002d68:	f7ff ff6e 	bl	8002c48 <draw_GridSquare>
}
 8002d6c:	bf00      	nop
 8002d6e:	3708      	adds	r7, #8
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	2aaaaaab 	.word	0x2aaaaaab
 8002d78:	20000560 	.word	0x20000560
 8002d7c:	66666667 	.word	0x66666667
 8002d80:	2000023c 	.word	0x2000023c
 8002d84:	2000055c 	.word	0x2000055c

08002d88 <game_Init>:

void game_Init()
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b084      	sub	sp, #16
 8002d8c:	af02      	add	r7, sp, #8
    lcd_Fill(0, 0, 240, 220, BLACK);
 8002d8e:	2300      	movs	r3, #0
 8002d90:	9300      	str	r3, [sp, #0]
 8002d92:	23dc      	movs	r3, #220	@ 0xdc
 8002d94:	22f0      	movs	r2, #240	@ 0xf0
 8002d96:	2100      	movs	r1, #0
 8002d98:	2000      	movs	r0, #0
 8002d9a:	f7fe fd83 	bl	80018a4 <lcd_Fill>

    snake_length = 3;
 8002d9e:	4b20      	ldr	r3, [pc, #128]	@ (8002e20 <game_Init+0x98>)
 8002da0:	2203      	movs	r2, #3
 8002da2:	601a      	str	r2, [r3, #0]
    snake[0].x = GRID_WIDTH / 2;
 8002da4:	4b1f      	ldr	r3, [pc, #124]	@ (8002e24 <game_Init+0x9c>)
 8002da6:	220c      	movs	r2, #12
 8002da8:	601a      	str	r2, [r3, #0]
    snake[0].y = GRID_HEIGHT / 2;
 8002daa:	4b1e      	ldr	r3, [pc, #120]	@ (8002e24 <game_Init+0x9c>)
 8002dac:	220a      	movs	r2, #10
 8002dae:	605a      	str	r2, [r3, #4]
    snake[1].x = GRID_WIDTH / 2 - 1;
 8002db0:	4b1c      	ldr	r3, [pc, #112]	@ (8002e24 <game_Init+0x9c>)
 8002db2:	220b      	movs	r2, #11
 8002db4:	609a      	str	r2, [r3, #8]
    snake[1].y = GRID_HEIGHT / 2;
 8002db6:	4b1b      	ldr	r3, [pc, #108]	@ (8002e24 <game_Init+0x9c>)
 8002db8:	220a      	movs	r2, #10
 8002dba:	60da      	str	r2, [r3, #12]
    snake[2].x = GRID_WIDTH / 2 - 2;
 8002dbc:	4b19      	ldr	r3, [pc, #100]	@ (8002e24 <game_Init+0x9c>)
 8002dbe:	220a      	movs	r2, #10
 8002dc0:	611a      	str	r2, [r3, #16]
    snake[2].y = GRID_HEIGHT / 2;
 8002dc2:	4b18      	ldr	r3, [pc, #96]	@ (8002e24 <game_Init+0x9c>)
 8002dc4:	220a      	movs	r2, #10
 8002dc6:	615a      	str	r2, [r3, #20]

    direction = 3;
 8002dc8:	4b17      	ldr	r3, [pc, #92]	@ (8002e28 <game_Init+0xa0>)
 8002dca:	2203      	movs	r2, #3
 8002dcc:	601a      	str	r2, [r3, #0]
    score = 0;
 8002dce:	4b17      	ldr	r3, [pc, #92]	@ (8002e2c <game_Init+0xa4>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	601a      	str	r2, [r3, #0]
    is_game_over = 0;
 8002dd4:	4b16      	ldr	r3, [pc, #88]	@ (8002e30 <game_Init+0xa8>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	601a      	str	r2, [r3, #0]
    game_tick_counter = 0;
 8002dda:	4b16      	ldr	r3, [pc, #88]	@ (8002e34 <game_Init+0xac>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	601a      	str	r2, [r3, #0]

    for (int i = 0; i < snake_length; i++)
 8002de0:	2300      	movs	r3, #0
 8002de2:	607b      	str	r3, [r7, #4]
 8002de4:	e010      	b.n	8002e08 <game_Init+0x80>
    {
        draw_GridSquare(snake[i].x, snake[i].y, SNAKE_COLOR);
 8002de6:	4a0f      	ldr	r2, [pc, #60]	@ (8002e24 <game_Init+0x9c>)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8002dee:	4a0d      	ldr	r2, [pc, #52]	@ (8002e24 <game_Init+0x9c>)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	00db      	lsls	r3, r3, #3
 8002df4:	4413      	add	r3, r2
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	f7ff ff23 	bl	8002c48 <draw_GridSquare>
    for (int i = 0; i < snake_length; i++)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	3301      	adds	r3, #1
 8002e06:	607b      	str	r3, [r7, #4]
 8002e08:	4b05      	ldr	r3, [pc, #20]	@ (8002e20 <game_Init+0x98>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	dbe9      	blt.n	8002de6 <game_Init+0x5e>
    }

    spawn_Food();
 8002e12:	f7ff ff4b 	bl	8002cac <spawn_Food>
}
 8002e16:	bf00      	nop
 8002e18:	3708      	adds	r7, #8
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	2000055c 	.word	0x2000055c
 8002e24:	2000023c 	.word	0x2000023c
 8002e28:	20000568 	.word	0x20000568
 8002e2c:	2000056c 	.word	0x2000056c
 8002e30:	20000570 	.word	0x20000570
 8002e34:	20000574 	.word	0x20000574

08002e38 <update_Game>:

void update_Game()
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b086      	sub	sp, #24
 8002e3c:	af00      	add	r7, sp, #0
    if (is_game_over)
 8002e3e:	4b5d      	ldr	r3, [pc, #372]	@ (8002fb4 <update_Game+0x17c>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	f040 80b1 	bne.w	8002faa <update_Game+0x172>
        return;

    Point new_head = snake[0];
 8002e48:	4a5b      	ldr	r2, [pc, #364]	@ (8002fb8 <update_Game+0x180>)
 8002e4a:	1d3b      	adds	r3, r7, #4
 8002e4c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002e50:	e883 0003 	stmia.w	r3, {r0, r1}
    if (direction == 0)
 8002e54:	4b59      	ldr	r3, [pc, #356]	@ (8002fbc <update_Game+0x184>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d102      	bne.n	8002e62 <update_Game+0x2a>
        new_head.y--;
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	3b01      	subs	r3, #1
 8002e60:	60bb      	str	r3, [r7, #8]
    if (direction == 1)
 8002e62:	4b56      	ldr	r3, [pc, #344]	@ (8002fbc <update_Game+0x184>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d102      	bne.n	8002e70 <update_Game+0x38>
        new_head.y++;
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	3301      	adds	r3, #1
 8002e6e:	60bb      	str	r3, [r7, #8]
    if (direction == 2)
 8002e70:	4b52      	ldr	r3, [pc, #328]	@ (8002fbc <update_Game+0x184>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2b02      	cmp	r3, #2
 8002e76:	d102      	bne.n	8002e7e <update_Game+0x46>
        new_head.x--;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	3b01      	subs	r3, #1
 8002e7c:	607b      	str	r3, [r7, #4]
    if (direction == 3)
 8002e7e:	4b4f      	ldr	r3, [pc, #316]	@ (8002fbc <update_Game+0x184>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	2b03      	cmp	r3, #3
 8002e84:	d102      	bne.n	8002e8c <update_Game+0x54>
        new_head.x++;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	3301      	adds	r3, #1
 8002e8a:	607b      	str	r3, [r7, #4]

    if (new_head.x < 0 || new_head.x >= GRID_WIDTH ||
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	db08      	blt.n	8002ea4 <update_Game+0x6c>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2b17      	cmp	r3, #23
 8002e96:	dc05      	bgt.n	8002ea4 <update_Game+0x6c>
        new_head.y < 0 || new_head.y >= GRID_HEIGHT)
 8002e98:	68bb      	ldr	r3, [r7, #8]
    if (new_head.x < 0 || new_head.x >= GRID_WIDTH ||
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	db02      	blt.n	8002ea4 <update_Game+0x6c>
        new_head.y < 0 || new_head.y >= GRID_HEIGHT)
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	2b13      	cmp	r3, #19
 8002ea2:	dd03      	ble.n	8002eac <update_Game+0x74>
    {
        is_game_over = 1;
 8002ea4:	4b43      	ldr	r3, [pc, #268]	@ (8002fb4 <update_Game+0x17c>)
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	601a      	str	r2, [r3, #0]
        return;
 8002eaa:	e07f      	b.n	8002fac <update_Game+0x174>
    }

    for (int i = 1; i < snake_length; i++)
 8002eac:	2301      	movs	r3, #1
 8002eae:	617b      	str	r3, [r7, #20]
 8002eb0:	e015      	b.n	8002ede <update_Game+0xa6>
    {
        if (snake[i].x == new_head.x && snake[i].y == new_head.y)
 8002eb2:	4a41      	ldr	r2, [pc, #260]	@ (8002fb8 <update_Game+0x180>)
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d10b      	bne.n	8002ed8 <update_Game+0xa0>
 8002ec0:	4a3d      	ldr	r2, [pc, #244]	@ (8002fb8 <update_Game+0x180>)
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	00db      	lsls	r3, r3, #3
 8002ec6:	4413      	add	r3, r2
 8002ec8:	685a      	ldr	r2, [r3, #4]
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d103      	bne.n	8002ed8 <update_Game+0xa0>
        {
            is_game_over = 1;
 8002ed0:	4b38      	ldr	r3, [pc, #224]	@ (8002fb4 <update_Game+0x17c>)
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	601a      	str	r2, [r3, #0]
            return;
 8002ed6:	e069      	b.n	8002fac <update_Game+0x174>
    for (int i = 1; i < snake_length; i++)
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	3301      	adds	r3, #1
 8002edc:	617b      	str	r3, [r7, #20]
 8002ede:	4b38      	ldr	r3, [pc, #224]	@ (8002fc0 <update_Game+0x188>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	697a      	ldr	r2, [r7, #20]
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	dbe4      	blt.n	8002eb2 <update_Game+0x7a>
        }
    }

    int ate_food = 0;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	613b      	str	r3, [r7, #16]
    if (new_head.x == food.x && new_head.y == food.y)
 8002eec:	687a      	ldr	r2, [r7, #4]
 8002eee:	4b35      	ldr	r3, [pc, #212]	@ (8002fc4 <update_Game+0x18c>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d117      	bne.n	8002f26 <update_Game+0xee>
 8002ef6:	68ba      	ldr	r2, [r7, #8]
 8002ef8:	4b32      	ldr	r3, [pc, #200]	@ (8002fc4 <update_Game+0x18c>)
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d112      	bne.n	8002f26 <update_Game+0xee>
    {
        ate_food = 1;
 8002f00:	2301      	movs	r3, #1
 8002f02:	613b      	str	r3, [r7, #16]
        score++;
 8002f04:	4b30      	ldr	r3, [pc, #192]	@ (8002fc8 <update_Game+0x190>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	3301      	adds	r3, #1
 8002f0a:	4a2f      	ldr	r2, [pc, #188]	@ (8002fc8 <update_Game+0x190>)
 8002f0c:	6013      	str	r3, [r2, #0]
        snake_length++;
 8002f0e:	4b2c      	ldr	r3, [pc, #176]	@ (8002fc0 <update_Game+0x188>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	3301      	adds	r3, #1
 8002f14:	4a2a      	ldr	r2, [pc, #168]	@ (8002fc0 <update_Game+0x188>)
 8002f16:	6013      	str	r3, [r2, #0]
        if (snake_length > MAX_SNAKE_LEN)
 8002f18:	4b29      	ldr	r3, [pc, #164]	@ (8002fc0 <update_Game+0x188>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	2b64      	cmp	r3, #100	@ 0x64
 8002f1e:	dd02      	ble.n	8002f26 <update_Game+0xee>
            snake_length = MAX_SNAKE_LEN;
 8002f20:	4b27      	ldr	r3, [pc, #156]	@ (8002fc0 <update_Game+0x188>)
 8002f22:	2264      	movs	r2, #100	@ 0x64
 8002f24:	601a      	str	r2, [r3, #0]
    }

    if (!ate_food)
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d110      	bne.n	8002f4e <update_Game+0x116>
    {
        draw_GridSquare(snake[snake_length - 1].x, snake[snake_length - 1].y, BLACK);
 8002f2c:	4b24      	ldr	r3, [pc, #144]	@ (8002fc0 <update_Game+0x188>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	3b01      	subs	r3, #1
 8002f32:	4a21      	ldr	r2, [pc, #132]	@ (8002fb8 <update_Game+0x180>)
 8002f34:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8002f38:	4b21      	ldr	r3, [pc, #132]	@ (8002fc0 <update_Game+0x188>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	3b01      	subs	r3, #1
 8002f3e:	4a1e      	ldr	r2, [pc, #120]	@ (8002fb8 <update_Game+0x180>)
 8002f40:	00db      	lsls	r3, r3, #3
 8002f42:	4413      	add	r3, r2
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	4619      	mov	r1, r3
 8002f4a:	f7ff fe7d 	bl	8002c48 <draw_GridSquare>
    }

    for (int i = snake_length - 1; i > 0; i--)
 8002f4e:	4b1c      	ldr	r3, [pc, #112]	@ (8002fc0 <update_Game+0x188>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	3b01      	subs	r3, #1
 8002f54:	60fb      	str	r3, [r7, #12]
 8002f56:	e00f      	b.n	8002f78 <update_Game+0x140>
    {
        snake[i] = snake[i - 1];
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	1e5a      	subs	r2, r3, #1
 8002f5c:	4816      	ldr	r0, [pc, #88]	@ (8002fb8 <update_Game+0x180>)
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	4915      	ldr	r1, [pc, #84]	@ (8002fb8 <update_Game+0x180>)
 8002f62:	00db      	lsls	r3, r3, #3
 8002f64:	4403      	add	r3, r0
 8002f66:	00d2      	lsls	r2, r2, #3
 8002f68:	440a      	add	r2, r1
 8002f6a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002f6e:	e883 0003 	stmia.w	r3, {r0, r1}
    for (int i = snake_length - 1; i > 0; i--)
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	3b01      	subs	r3, #1
 8002f76:	60fb      	str	r3, [r7, #12]
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	dcec      	bgt.n	8002f58 <update_Game+0x120>
    }

    snake[0] = new_head;
 8002f7e:	4b0e      	ldr	r3, [pc, #56]	@ (8002fb8 <update_Game+0x180>)
 8002f80:	461a      	mov	r2, r3
 8002f82:	1d3b      	adds	r3, r7, #4
 8002f84:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002f88:	e882 0003 	stmia.w	r2, {r0, r1}
    draw_GridSquare(snake[0].x, snake[0].y, SNAKE_COLOR);
 8002f8c:	4b0a      	ldr	r3, [pc, #40]	@ (8002fb8 <update_Game+0x180>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a09      	ldr	r2, [pc, #36]	@ (8002fb8 <update_Game+0x180>)
 8002f92:	6851      	ldr	r1, [r2, #4]
 8002f94:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7ff fe55 	bl	8002c48 <draw_GridSquare>

    if (ate_food)
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d003      	beq.n	8002fac <update_Game+0x174>
    {
        spawn_Food();
 8002fa4:	f7ff fe82 	bl	8002cac <spawn_Food>
 8002fa8:	e000      	b.n	8002fac <update_Game+0x174>
        return;
 8002faa:	bf00      	nop
    }
}
 8002fac:	3718      	adds	r7, #24
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	20000570 	.word	0x20000570
 8002fb8:	2000023c 	.word	0x2000023c
 8002fbc:	20000568 	.word	0x20000568
 8002fc0:	2000055c 	.word	0x2000055c
 8002fc4:	20000560 	.word	0x20000560
 8002fc8:	2000056c 	.word	0x2000056c

08002fcc <timer_init>:

uint16_t flag_timer2 = 0;
uint16_t timer2_counter = 0;
uint16_t timer2_MUL = 0;

void timer_init(){
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8002fd0:	4803      	ldr	r0, [pc, #12]	@ (8002fe0 <timer_init+0x14>)
 8002fd2:	f004 fb51 	bl	8007678 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim1);
 8002fd6:	4803      	ldr	r0, [pc, #12]	@ (8002fe4 <timer_init+0x18>)
 8002fd8:	f004 fae6 	bl	80075a8 <HAL_TIM_Base_Start>
}
 8002fdc:	bf00      	nop
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	20000624 	.word	0x20000624
 8002fe4:	200005dc 	.word	0x200005dc

08002fe8 <setTimer2>:

void timer_EnableDelayUs(){
	HAL_TIM_Base_Start(&htim1);
}

void setTimer2(uint16_t duration){
 8002fe8:	b480      	push	{r7}
 8002fea:	b083      	sub	sp, #12
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	4603      	mov	r3, r0
 8002ff0:	80fb      	strh	r3, [r7, #6]
	timer2_MUL = duration/TIMER_CYCLE_2;
 8002ff2:	4a08      	ldr	r2, [pc, #32]	@ (8003014 <setTimer2+0x2c>)
 8002ff4:	88fb      	ldrh	r3, [r7, #6]
 8002ff6:	8013      	strh	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 8002ff8:	4b06      	ldr	r3, [pc, #24]	@ (8003014 <setTimer2+0x2c>)
 8002ffa:	881a      	ldrh	r2, [r3, #0]
 8002ffc:	4b06      	ldr	r3, [pc, #24]	@ (8003018 <setTimer2+0x30>)
 8002ffe:	801a      	strh	r2, [r3, #0]
	flag_timer2 = 0;
 8003000:	4b06      	ldr	r3, [pc, #24]	@ (800301c <setTimer2+0x34>)
 8003002:	2200      	movs	r2, #0
 8003004:	801a      	strh	r2, [r3, #0]
}
 8003006:	bf00      	nop
 8003008:	370c      	adds	r7, #12
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr
 8003012:	bf00      	nop
 8003014:	2000057c 	.word	0x2000057c
 8003018:	2000057a 	.word	0x2000057a
 800301c:	20000578 	.word	0x20000578

08003020 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8003020:	b580      	push	{r7, lr}
 8003022:	b082      	sub	sp, #8
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003030:	d116      	bne.n	8003060 <HAL_TIM_PeriodElapsedCallback+0x40>
		if(timer2_counter > 0){
 8003032:	4b0d      	ldr	r3, [pc, #52]	@ (8003068 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8003034:	881b      	ldrh	r3, [r3, #0]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d010      	beq.n	800305c <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 800303a:	4b0b      	ldr	r3, [pc, #44]	@ (8003068 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800303c:	881b      	ldrh	r3, [r3, #0]
 800303e:	3b01      	subs	r3, #1
 8003040:	b29a      	uxth	r2, r3
 8003042:	4b09      	ldr	r3, [pc, #36]	@ (8003068 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8003044:	801a      	strh	r2, [r3, #0]
			if(timer2_counter == 0) {
 8003046:	4b08      	ldr	r3, [pc, #32]	@ (8003068 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8003048:	881b      	ldrh	r3, [r3, #0]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d106      	bne.n	800305c <HAL_TIM_PeriodElapsedCallback+0x3c>
				flag_timer2 = 1;
 800304e:	4b07      	ldr	r3, [pc, #28]	@ (800306c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8003050:	2201      	movs	r2, #1
 8003052:	801a      	strh	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 8003054:	4b06      	ldr	r3, [pc, #24]	@ (8003070 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8003056:	881a      	ldrh	r2, [r3, #0]
 8003058:	4b03      	ldr	r3, [pc, #12]	@ (8003068 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800305a:	801a      	strh	r2, [r3, #0]
			}
		}
		led7_Scan();
 800305c:	f7ff f8a2 	bl	80021a4 <led7_Scan>
	}
}
 8003060:	bf00      	nop
 8003062:	3708      	adds	r7, #8
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}
 8003068:	2000057a 	.word	0x2000057a
 800306c:	20000578 	.word	0x20000578
 8003070:	2000057c 	.word	0x2000057c

08003074 <delay_us>:

void delay_us (uint16_t us)
{
 8003074:	b480      	push	{r7}
 8003076:	b083      	sub	sp, #12
 8003078:	af00      	add	r7, sp, #0
 800307a:	4603      	mov	r3, r0
 800307c:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
 800307e:	4b09      	ldr	r3, [pc, #36]	@ (80030a4 <delay_us+0x30>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	2200      	movs	r2, #0
 8003084:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the parameter
 8003086:	bf00      	nop
 8003088:	4b06      	ldr	r3, [pc, #24]	@ (80030a4 <delay_us+0x30>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800308e:	88fb      	ldrh	r3, [r7, #6]
 8003090:	429a      	cmp	r2, r3
 8003092:	d3f9      	bcc.n	8003088 <delay_us+0x14>
}
 8003094:	bf00      	nop
 8003096:	bf00      	nop
 8003098:	370c      	adds	r7, #12
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
 80030a2:	bf00      	nop
 80030a4:	200005dc 	.word	0x200005dc

080030a8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80030ac:	4b17      	ldr	r3, [pc, #92]	@ (800310c <MX_SPI1_Init+0x64>)
 80030ae:	4a18      	ldr	r2, [pc, #96]	@ (8003110 <MX_SPI1_Init+0x68>)
 80030b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80030b2:	4b16      	ldr	r3, [pc, #88]	@ (800310c <MX_SPI1_Init+0x64>)
 80030b4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80030b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80030ba:	4b14      	ldr	r3, [pc, #80]	@ (800310c <MX_SPI1_Init+0x64>)
 80030bc:	2200      	movs	r2, #0
 80030be:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80030c0:	4b12      	ldr	r3, [pc, #72]	@ (800310c <MX_SPI1_Init+0x64>)
 80030c2:	2200      	movs	r2, #0
 80030c4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80030c6:	4b11      	ldr	r3, [pc, #68]	@ (800310c <MX_SPI1_Init+0x64>)
 80030c8:	2200      	movs	r2, #0
 80030ca:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80030cc:	4b0f      	ldr	r3, [pc, #60]	@ (800310c <MX_SPI1_Init+0x64>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80030d2:	4b0e      	ldr	r3, [pc, #56]	@ (800310c <MX_SPI1_Init+0x64>)
 80030d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030d8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80030da:	4b0c      	ldr	r3, [pc, #48]	@ (800310c <MX_SPI1_Init+0x64>)
 80030dc:	2200      	movs	r2, #0
 80030de:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80030e0:	4b0a      	ldr	r3, [pc, #40]	@ (800310c <MX_SPI1_Init+0x64>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80030e6:	4b09      	ldr	r3, [pc, #36]	@ (800310c <MX_SPI1_Init+0x64>)
 80030e8:	2200      	movs	r2, #0
 80030ea:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030ec:	4b07      	ldr	r3, [pc, #28]	@ (800310c <MX_SPI1_Init+0x64>)
 80030ee:	2200      	movs	r2, #0
 80030f0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80030f2:	4b06      	ldr	r3, [pc, #24]	@ (800310c <MX_SPI1_Init+0x64>)
 80030f4:	220a      	movs	r2, #10
 80030f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80030f8:	4804      	ldr	r0, [pc, #16]	@ (800310c <MX_SPI1_Init+0x64>)
 80030fa:	f003 ff31 	bl	8006f60 <HAL_SPI_Init>
 80030fe:	4603      	mov	r3, r0
 8003100:	2b00      	cmp	r3, #0
 8003102:	d001      	beq.n	8003108 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003104:	f7ff fd9a 	bl	8002c3c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003108:	bf00      	nop
 800310a:	bd80      	pop	{r7, pc}
 800310c:	20000580 	.word	0x20000580
 8003110:	40013000 	.word	0x40013000

08003114 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b08a      	sub	sp, #40	@ 0x28
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800311c:	f107 0314 	add.w	r3, r7, #20
 8003120:	2200      	movs	r2, #0
 8003122:	601a      	str	r2, [r3, #0]
 8003124:	605a      	str	r2, [r3, #4]
 8003126:	609a      	str	r2, [r3, #8]
 8003128:	60da      	str	r2, [r3, #12]
 800312a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a19      	ldr	r2, [pc, #100]	@ (8003198 <HAL_SPI_MspInit+0x84>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d12b      	bne.n	800318e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003136:	2300      	movs	r3, #0
 8003138:	613b      	str	r3, [r7, #16]
 800313a:	4b18      	ldr	r3, [pc, #96]	@ (800319c <HAL_SPI_MspInit+0x88>)
 800313c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800313e:	4a17      	ldr	r2, [pc, #92]	@ (800319c <HAL_SPI_MspInit+0x88>)
 8003140:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003144:	6453      	str	r3, [r2, #68]	@ 0x44
 8003146:	4b15      	ldr	r3, [pc, #84]	@ (800319c <HAL_SPI_MspInit+0x88>)
 8003148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800314a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800314e:	613b      	str	r3, [r7, #16]
 8003150:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003152:	2300      	movs	r3, #0
 8003154:	60fb      	str	r3, [r7, #12]
 8003156:	4b11      	ldr	r3, [pc, #68]	@ (800319c <HAL_SPI_MspInit+0x88>)
 8003158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800315a:	4a10      	ldr	r2, [pc, #64]	@ (800319c <HAL_SPI_MspInit+0x88>)
 800315c:	f043 0302 	orr.w	r3, r3, #2
 8003160:	6313      	str	r3, [r2, #48]	@ 0x30
 8003162:	4b0e      	ldr	r3, [pc, #56]	@ (800319c <HAL_SPI_MspInit+0x88>)
 8003164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003166:	f003 0302 	and.w	r3, r3, #2
 800316a:	60fb      	str	r3, [r7, #12]
 800316c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800316e:	2338      	movs	r3, #56	@ 0x38
 8003170:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003172:	2302      	movs	r3, #2
 8003174:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003176:	2300      	movs	r3, #0
 8003178:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800317a:	2303      	movs	r3, #3
 800317c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800317e:	2305      	movs	r3, #5
 8003180:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003182:	f107 0314 	add.w	r3, r7, #20
 8003186:	4619      	mov	r1, r3
 8003188:	4805      	ldr	r0, [pc, #20]	@ (80031a0 <HAL_SPI_MspInit+0x8c>)
 800318a:	f002 f8bd 	bl	8005308 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800318e:	bf00      	nop
 8003190:	3728      	adds	r7, #40	@ 0x28
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	40013000 	.word	0x40013000
 800319c:	40023800 	.word	0x40023800
 80031a0:	40020400 	.word	0x40020400

080031a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031aa:	2300      	movs	r3, #0
 80031ac:	607b      	str	r3, [r7, #4]
 80031ae:	4b10      	ldr	r3, [pc, #64]	@ (80031f0 <HAL_MspInit+0x4c>)
 80031b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031b2:	4a0f      	ldr	r2, [pc, #60]	@ (80031f0 <HAL_MspInit+0x4c>)
 80031b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80031ba:	4b0d      	ldr	r3, [pc, #52]	@ (80031f0 <HAL_MspInit+0x4c>)
 80031bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031c2:	607b      	str	r3, [r7, #4]
 80031c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80031c6:	2300      	movs	r3, #0
 80031c8:	603b      	str	r3, [r7, #0]
 80031ca:	4b09      	ldr	r3, [pc, #36]	@ (80031f0 <HAL_MspInit+0x4c>)
 80031cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ce:	4a08      	ldr	r2, [pc, #32]	@ (80031f0 <HAL_MspInit+0x4c>)
 80031d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80031d6:	4b06      	ldr	r3, [pc, #24]	@ (80031f0 <HAL_MspInit+0x4c>)
 80031d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031de:	603b      	str	r3, [r7, #0]
 80031e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80031e2:	bf00      	nop
 80031e4:	370c      	adds	r7, #12
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr
 80031ee:	bf00      	nop
 80031f0:	40023800 	.word	0x40023800

080031f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80031f4:	b480      	push	{r7}
 80031f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80031f8:	bf00      	nop
 80031fa:	e7fd      	b.n	80031f8 <NMI_Handler+0x4>

080031fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80031fc:	b480      	push	{r7}
 80031fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003200:	bf00      	nop
 8003202:	e7fd      	b.n	8003200 <HardFault_Handler+0x4>

08003204 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003204:	b480      	push	{r7}
 8003206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003208:	bf00      	nop
 800320a:	e7fd      	b.n	8003208 <MemManage_Handler+0x4>

0800320c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800320c:	b480      	push	{r7}
 800320e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003210:	bf00      	nop
 8003212:	e7fd      	b.n	8003210 <BusFault_Handler+0x4>

08003214 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003214:	b480      	push	{r7}
 8003216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003218:	bf00      	nop
 800321a:	e7fd      	b.n	8003218 <UsageFault_Handler+0x4>

0800321c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800321c:	b480      	push	{r7}
 800321e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003220:	bf00      	nop
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr

0800322a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800322a:	b480      	push	{r7}
 800322c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800322e:	bf00      	nop
 8003230:	46bd      	mov	sp, r7
 8003232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003236:	4770      	bx	lr

08003238 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003238:	b480      	push	{r7}
 800323a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800323c:	bf00      	nop
 800323e:	46bd      	mov	sp, r7
 8003240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003244:	4770      	bx	lr

08003246 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003246:	b580      	push	{r7, lr}
 8003248:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800324a:	f001 f9bb 	bl	80045c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800324e:	bf00      	nop
 8003250:	bd80      	pop	{r7, pc}
	...

08003254 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003258:	4802      	ldr	r0, [pc, #8]	@ (8003264 <TIM2_IRQHandler+0x10>)
 800325a:	f004 fad6 	bl	800780a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800325e:	bf00      	nop
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	20000624 	.word	0x20000624

08003268 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800326c:	4802      	ldr	r0, [pc, #8]	@ (8003278 <DMA2_Stream0_IRQHandler+0x10>)
 800326e:	f001 fe0f 	bl	8004e90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003272:	bf00      	nop
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	2000010c 	.word	0x2000010c

0800327c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800327c:	b480      	push	{r7}
 800327e:	af00      	add	r7, sp, #0
	return 1;
 8003280:	2301      	movs	r3, #1
}
 8003282:	4618      	mov	r0, r3
 8003284:	46bd      	mov	sp, r7
 8003286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328a:	4770      	bx	lr

0800328c <_kill>:

int _kill(int pid, int sig)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b082      	sub	sp, #8
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003296:	f005 fb71 	bl	800897c <__errno>
 800329a:	4603      	mov	r3, r0
 800329c:	2216      	movs	r2, #22
 800329e:	601a      	str	r2, [r3, #0]
	return -1;
 80032a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	3708      	adds	r7, #8
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}

080032ac <_exit>:

void _exit (int status)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b082      	sub	sp, #8
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80032b4:	f04f 31ff 	mov.w	r1, #4294967295
 80032b8:	6878      	ldr	r0, [r7, #4]
 80032ba:	f7ff ffe7 	bl	800328c <_kill>
	while (1) {}		/* Make sure we hang here */
 80032be:	bf00      	nop
 80032c0:	e7fd      	b.n	80032be <_exit+0x12>

080032c2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80032c2:	b580      	push	{r7, lr}
 80032c4:	b086      	sub	sp, #24
 80032c6:	af00      	add	r7, sp, #0
 80032c8:	60f8      	str	r0, [r7, #12]
 80032ca:	60b9      	str	r1, [r7, #8]
 80032cc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032ce:	2300      	movs	r3, #0
 80032d0:	617b      	str	r3, [r7, #20]
 80032d2:	e00a      	b.n	80032ea <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80032d4:	f3af 8000 	nop.w
 80032d8:	4601      	mov	r1, r0
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	1c5a      	adds	r2, r3, #1
 80032de:	60ba      	str	r2, [r7, #8]
 80032e0:	b2ca      	uxtb	r2, r1
 80032e2:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	3301      	adds	r3, #1
 80032e8:	617b      	str	r3, [r7, #20]
 80032ea:	697a      	ldr	r2, [r7, #20]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	429a      	cmp	r2, r3
 80032f0:	dbf0      	blt.n	80032d4 <_read+0x12>
	}

return len;
 80032f2:	687b      	ldr	r3, [r7, #4]
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3718      	adds	r7, #24
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}

080032fc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b086      	sub	sp, #24
 8003300:	af00      	add	r7, sp, #0
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	60b9      	str	r1, [r7, #8]
 8003306:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003308:	2300      	movs	r3, #0
 800330a:	617b      	str	r3, [r7, #20]
 800330c:	e009      	b.n	8003322 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	1c5a      	adds	r2, r3, #1
 8003312:	60ba      	str	r2, [r7, #8]
 8003314:	781b      	ldrb	r3, [r3, #0]
 8003316:	4618      	mov	r0, r3
 8003318:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	3301      	adds	r3, #1
 8003320:	617b      	str	r3, [r7, #20]
 8003322:	697a      	ldr	r2, [r7, #20]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	429a      	cmp	r2, r3
 8003328:	dbf1      	blt.n	800330e <_write+0x12>
	}
	return len;
 800332a:	687b      	ldr	r3, [r7, #4]
}
 800332c:	4618      	mov	r0, r3
 800332e:	3718      	adds	r7, #24
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}

08003334 <_close>:

int _close(int file)
{
 8003334:	b480      	push	{r7}
 8003336:	b083      	sub	sp, #12
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
	return -1;
 800333c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003340:	4618      	mov	r0, r3
 8003342:	370c      	adds	r7, #12
 8003344:	46bd      	mov	sp, r7
 8003346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334a:	4770      	bx	lr

0800334c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800334c:	b480      	push	{r7}
 800334e:	b083      	sub	sp, #12
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800335c:	605a      	str	r2, [r3, #4]
	return 0;
 800335e:	2300      	movs	r3, #0
}
 8003360:	4618      	mov	r0, r3
 8003362:	370c      	adds	r7, #12
 8003364:	46bd      	mov	sp, r7
 8003366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336a:	4770      	bx	lr

0800336c <_isatty>:

int _isatty(int file)
{
 800336c:	b480      	push	{r7}
 800336e:	b083      	sub	sp, #12
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
	return 1;
 8003374:	2301      	movs	r3, #1
}
 8003376:	4618      	mov	r0, r3
 8003378:	370c      	adds	r7, #12
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr

08003382 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003382:	b480      	push	{r7}
 8003384:	b085      	sub	sp, #20
 8003386:	af00      	add	r7, sp, #0
 8003388:	60f8      	str	r0, [r7, #12]
 800338a:	60b9      	str	r1, [r7, #8]
 800338c:	607a      	str	r2, [r7, #4]
	return 0;
 800338e:	2300      	movs	r3, #0
}
 8003390:	4618      	mov	r0, r3
 8003392:	3714      	adds	r7, #20
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr

0800339c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b086      	sub	sp, #24
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80033a4:	4a14      	ldr	r2, [pc, #80]	@ (80033f8 <_sbrk+0x5c>)
 80033a6:	4b15      	ldr	r3, [pc, #84]	@ (80033fc <_sbrk+0x60>)
 80033a8:	1ad3      	subs	r3, r2, r3
 80033aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80033b0:	4b13      	ldr	r3, [pc, #76]	@ (8003400 <_sbrk+0x64>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d102      	bne.n	80033be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80033b8:	4b11      	ldr	r3, [pc, #68]	@ (8003400 <_sbrk+0x64>)
 80033ba:	4a12      	ldr	r2, [pc, #72]	@ (8003404 <_sbrk+0x68>)
 80033bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80033be:	4b10      	ldr	r3, [pc, #64]	@ (8003400 <_sbrk+0x64>)
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4413      	add	r3, r2
 80033c6:	693a      	ldr	r2, [r7, #16]
 80033c8:	429a      	cmp	r2, r3
 80033ca:	d207      	bcs.n	80033dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80033cc:	f005 fad6 	bl	800897c <__errno>
 80033d0:	4603      	mov	r3, r0
 80033d2:	220c      	movs	r2, #12
 80033d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80033d6:	f04f 33ff 	mov.w	r3, #4294967295
 80033da:	e009      	b.n	80033f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80033dc:	4b08      	ldr	r3, [pc, #32]	@ (8003400 <_sbrk+0x64>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80033e2:	4b07      	ldr	r3, [pc, #28]	@ (8003400 <_sbrk+0x64>)
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	4413      	add	r3, r2
 80033ea:	4a05      	ldr	r2, [pc, #20]	@ (8003400 <_sbrk+0x64>)
 80033ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80033ee:	68fb      	ldr	r3, [r7, #12]
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3718      	adds	r7, #24
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	20020000 	.word	0x20020000
 80033fc:	00000400 	.word	0x00000400
 8003400:	200005d8 	.word	0x200005d8
 8003404:	20000808 	.word	0x20000808

08003408 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003408:	b480      	push	{r7}
 800340a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800340c:	4b06      	ldr	r3, [pc, #24]	@ (8003428 <SystemInit+0x20>)
 800340e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003412:	4a05      	ldr	r2, [pc, #20]	@ (8003428 <SystemInit+0x20>)
 8003414:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003418:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800341c:	bf00      	nop
 800341e:	46bd      	mov	sp, r7
 8003420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003424:	4770      	bx	lr
 8003426:	bf00      	nop
 8003428:	e000ed00 	.word	0xe000ed00

0800342c <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim13;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b086      	sub	sp, #24
 8003430:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003432:	f107 0308 	add.w	r3, r7, #8
 8003436:	2200      	movs	r2, #0
 8003438:	601a      	str	r2, [r3, #0]
 800343a:	605a      	str	r2, [r3, #4]
 800343c:	609a      	str	r2, [r3, #8]
 800343e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003440:	463b      	mov	r3, r7
 8003442:	2200      	movs	r2, #0
 8003444:	601a      	str	r2, [r3, #0]
 8003446:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003448:	4b1e      	ldr	r3, [pc, #120]	@ (80034c4 <MX_TIM1_Init+0x98>)
 800344a:	4a1f      	ldr	r2, [pc, #124]	@ (80034c8 <MX_TIM1_Init+0x9c>)
 800344c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 800344e:	4b1d      	ldr	r3, [pc, #116]	@ (80034c4 <MX_TIM1_Init+0x98>)
 8003450:	2253      	movs	r2, #83	@ 0x53
 8003452:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003454:	4b1b      	ldr	r3, [pc, #108]	@ (80034c4 <MX_TIM1_Init+0x98>)
 8003456:	2200      	movs	r2, #0
 8003458:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800345a:	4b1a      	ldr	r3, [pc, #104]	@ (80034c4 <MX_TIM1_Init+0x98>)
 800345c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003460:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003462:	4b18      	ldr	r3, [pc, #96]	@ (80034c4 <MX_TIM1_Init+0x98>)
 8003464:	2200      	movs	r2, #0
 8003466:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003468:	4b16      	ldr	r3, [pc, #88]	@ (80034c4 <MX_TIM1_Init+0x98>)
 800346a:	2200      	movs	r2, #0
 800346c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800346e:	4b15      	ldr	r3, [pc, #84]	@ (80034c4 <MX_TIM1_Init+0x98>)
 8003470:	2200      	movs	r2, #0
 8003472:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003474:	4813      	ldr	r0, [pc, #76]	@ (80034c4 <MX_TIM1_Init+0x98>)
 8003476:	f004 f847 	bl	8007508 <HAL_TIM_Base_Init>
 800347a:	4603      	mov	r3, r0
 800347c:	2b00      	cmp	r3, #0
 800347e:	d001      	beq.n	8003484 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8003480:	f7ff fbdc 	bl	8002c3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003484:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003488:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800348a:	f107 0308 	add.w	r3, r7, #8
 800348e:	4619      	mov	r1, r3
 8003490:	480c      	ldr	r0, [pc, #48]	@ (80034c4 <MX_TIM1_Init+0x98>)
 8003492:	f004 fb85 	bl	8007ba0 <HAL_TIM_ConfigClockSource>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d001      	beq.n	80034a0 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800349c:	f7ff fbce 	bl	8002c3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034a0:	2300      	movs	r3, #0
 80034a2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034a4:	2300      	movs	r3, #0
 80034a6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80034a8:	463b      	mov	r3, r7
 80034aa:	4619      	mov	r1, r3
 80034ac:	4805      	ldr	r0, [pc, #20]	@ (80034c4 <MX_TIM1_Init+0x98>)
 80034ae:	f004 ff51 	bl	8008354 <HAL_TIMEx_MasterConfigSynchronization>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d001      	beq.n	80034bc <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80034b8:	f7ff fbc0 	bl	8002c3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80034bc:	bf00      	nop
 80034be:	3718      	adds	r7, #24
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	200005dc 	.word	0x200005dc
 80034c8:	40010000 	.word	0x40010000

080034cc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b086      	sub	sp, #24
 80034d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80034d2:	f107 0308 	add.w	r3, r7, #8
 80034d6:	2200      	movs	r2, #0
 80034d8:	601a      	str	r2, [r3, #0]
 80034da:	605a      	str	r2, [r3, #4]
 80034dc:	609a      	str	r2, [r3, #8]
 80034de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034e0:	463b      	mov	r3, r7
 80034e2:	2200      	movs	r2, #0
 80034e4:	601a      	str	r2, [r3, #0]
 80034e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80034e8:	4b1d      	ldr	r3, [pc, #116]	@ (8003560 <MX_TIM2_Init+0x94>)
 80034ea:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80034ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 80034f0:	4b1b      	ldr	r3, [pc, #108]	@ (8003560 <MX_TIM2_Init+0x94>)
 80034f2:	f240 3247 	movw	r2, #839	@ 0x347
 80034f6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034f8:	4b19      	ldr	r3, [pc, #100]	@ (8003560 <MX_TIM2_Init+0x94>)
 80034fa:	2200      	movs	r2, #0
 80034fc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80034fe:	4b18      	ldr	r3, [pc, #96]	@ (8003560 <MX_TIM2_Init+0x94>)
 8003500:	2263      	movs	r2, #99	@ 0x63
 8003502:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003504:	4b16      	ldr	r3, [pc, #88]	@ (8003560 <MX_TIM2_Init+0x94>)
 8003506:	2200      	movs	r2, #0
 8003508:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800350a:	4b15      	ldr	r3, [pc, #84]	@ (8003560 <MX_TIM2_Init+0x94>)
 800350c:	2200      	movs	r2, #0
 800350e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003510:	4813      	ldr	r0, [pc, #76]	@ (8003560 <MX_TIM2_Init+0x94>)
 8003512:	f003 fff9 	bl	8007508 <HAL_TIM_Base_Init>
 8003516:	4603      	mov	r3, r0
 8003518:	2b00      	cmp	r3, #0
 800351a:	d001      	beq.n	8003520 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800351c:	f7ff fb8e 	bl	8002c3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003520:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003524:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003526:	f107 0308 	add.w	r3, r7, #8
 800352a:	4619      	mov	r1, r3
 800352c:	480c      	ldr	r0, [pc, #48]	@ (8003560 <MX_TIM2_Init+0x94>)
 800352e:	f004 fb37 	bl	8007ba0 <HAL_TIM_ConfigClockSource>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	d001      	beq.n	800353c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8003538:	f7ff fb80 	bl	8002c3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800353c:	2300      	movs	r3, #0
 800353e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003540:	2300      	movs	r3, #0
 8003542:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003544:	463b      	mov	r3, r7
 8003546:	4619      	mov	r1, r3
 8003548:	4805      	ldr	r0, [pc, #20]	@ (8003560 <MX_TIM2_Init+0x94>)
 800354a:	f004 ff03 	bl	8008354 <HAL_TIMEx_MasterConfigSynchronization>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d001      	beq.n	8003558 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8003554:	f7ff fb72 	bl	8002c3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003558:	bf00      	nop
 800355a:	3718      	adds	r7, #24
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}
 8003560:	20000624 	.word	0x20000624

08003564 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b088      	sub	sp, #32
 8003568:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800356a:	1d3b      	adds	r3, r7, #4
 800356c:	2200      	movs	r2, #0
 800356e:	601a      	str	r2, [r3, #0]
 8003570:	605a      	str	r2, [r3, #4]
 8003572:	609a      	str	r2, [r3, #8]
 8003574:	60da      	str	r2, [r3, #12]
 8003576:	611a      	str	r2, [r3, #16]
 8003578:	615a      	str	r2, [r3, #20]
 800357a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 800357c:	4b1e      	ldr	r3, [pc, #120]	@ (80035f8 <MX_TIM13_Init+0x94>)
 800357e:	4a1f      	ldr	r2, [pc, #124]	@ (80035fc <MX_TIM13_Init+0x98>)
 8003580:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 840-1;
 8003582:	4b1d      	ldr	r3, [pc, #116]	@ (80035f8 <MX_TIM13_Init+0x94>)
 8003584:	f240 3247 	movw	r2, #839	@ 0x347
 8003588:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 800358a:	4b1b      	ldr	r3, [pc, #108]	@ (80035f8 <MX_TIM13_Init+0x94>)
 800358c:	2200      	movs	r2, #0
 800358e:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 100-1;
 8003590:	4b19      	ldr	r3, [pc, #100]	@ (80035f8 <MX_TIM13_Init+0x94>)
 8003592:	2263      	movs	r2, #99	@ 0x63
 8003594:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003596:	4b18      	ldr	r3, [pc, #96]	@ (80035f8 <MX_TIM13_Init+0x94>)
 8003598:	2200      	movs	r2, #0
 800359a:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800359c:	4b16      	ldr	r3, [pc, #88]	@ (80035f8 <MX_TIM13_Init+0x94>)
 800359e:	2200      	movs	r2, #0
 80035a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80035a2:	4815      	ldr	r0, [pc, #84]	@ (80035f8 <MX_TIM13_Init+0x94>)
 80035a4:	f003 ffb0 	bl	8007508 <HAL_TIM_Base_Init>
 80035a8:	4603      	mov	r3, r0
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d001      	beq.n	80035b2 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 80035ae:	f7ff fb45 	bl	8002c3c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 80035b2:	4811      	ldr	r0, [pc, #68]	@ (80035f8 <MX_TIM13_Init+0x94>)
 80035b4:	f004 f8d0 	bl	8007758 <HAL_TIM_PWM_Init>
 80035b8:	4603      	mov	r3, r0
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d001      	beq.n	80035c2 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 80035be:	f7ff fb3d 	bl	8002c3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80035c2:	2360      	movs	r3, #96	@ 0x60
 80035c4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80035c6:	2300      	movs	r3, #0
 80035c8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80035ca:	2300      	movs	r3, #0
 80035cc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80035ce:	2300      	movs	r3, #0
 80035d0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80035d2:	1d3b      	adds	r3, r7, #4
 80035d4:	2200      	movs	r2, #0
 80035d6:	4619      	mov	r1, r3
 80035d8:	4807      	ldr	r0, [pc, #28]	@ (80035f8 <MX_TIM13_Init+0x94>)
 80035da:	f004 fa1f 	bl	8007a1c <HAL_TIM_PWM_ConfigChannel>
 80035de:	4603      	mov	r3, r0
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d001      	beq.n	80035e8 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 80035e4:	f7ff fb2a 	bl	8002c3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 80035e8:	4803      	ldr	r0, [pc, #12]	@ (80035f8 <MX_TIM13_Init+0x94>)
 80035ea:	f000 f85b 	bl	80036a4 <HAL_TIM_MspPostInit>

}
 80035ee:	bf00      	nop
 80035f0:	3720      	adds	r7, #32
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	bf00      	nop
 80035f8:	2000066c 	.word	0x2000066c
 80035fc:	40001c00 	.word	0x40001c00

08003600 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b086      	sub	sp, #24
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a22      	ldr	r2, [pc, #136]	@ (8003698 <HAL_TIM_Base_MspInit+0x98>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d10e      	bne.n	8003630 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003612:	2300      	movs	r3, #0
 8003614:	617b      	str	r3, [r7, #20]
 8003616:	4b21      	ldr	r3, [pc, #132]	@ (800369c <HAL_TIM_Base_MspInit+0x9c>)
 8003618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800361a:	4a20      	ldr	r2, [pc, #128]	@ (800369c <HAL_TIM_Base_MspInit+0x9c>)
 800361c:	f043 0301 	orr.w	r3, r3, #1
 8003620:	6453      	str	r3, [r2, #68]	@ 0x44
 8003622:	4b1e      	ldr	r3, [pc, #120]	@ (800369c <HAL_TIM_Base_MspInit+0x9c>)
 8003624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003626:	f003 0301 	and.w	r3, r3, #1
 800362a:	617b      	str	r3, [r7, #20]
 800362c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM13_CLK_ENABLE();
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 800362e:	e02e      	b.n	800368e <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM2)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003638:	d116      	bne.n	8003668 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800363a:	2300      	movs	r3, #0
 800363c:	613b      	str	r3, [r7, #16]
 800363e:	4b17      	ldr	r3, [pc, #92]	@ (800369c <HAL_TIM_Base_MspInit+0x9c>)
 8003640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003642:	4a16      	ldr	r2, [pc, #88]	@ (800369c <HAL_TIM_Base_MspInit+0x9c>)
 8003644:	f043 0301 	orr.w	r3, r3, #1
 8003648:	6413      	str	r3, [r2, #64]	@ 0x40
 800364a:	4b14      	ldr	r3, [pc, #80]	@ (800369c <HAL_TIM_Base_MspInit+0x9c>)
 800364c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800364e:	f003 0301 	and.w	r3, r3, #1
 8003652:	613b      	str	r3, [r7, #16]
 8003654:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003656:	2200      	movs	r2, #0
 8003658:	2100      	movs	r1, #0
 800365a:	201c      	movs	r0, #28
 800365c:	f001 fb33 	bl	8004cc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003660:	201c      	movs	r0, #28
 8003662:	f001 fb4c 	bl	8004cfe <HAL_NVIC_EnableIRQ>
}
 8003666:	e012      	b.n	800368e <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM13)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a0c      	ldr	r2, [pc, #48]	@ (80036a0 <HAL_TIM_Base_MspInit+0xa0>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d10d      	bne.n	800368e <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8003672:	2300      	movs	r3, #0
 8003674:	60fb      	str	r3, [r7, #12]
 8003676:	4b09      	ldr	r3, [pc, #36]	@ (800369c <HAL_TIM_Base_MspInit+0x9c>)
 8003678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800367a:	4a08      	ldr	r2, [pc, #32]	@ (800369c <HAL_TIM_Base_MspInit+0x9c>)
 800367c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003680:	6413      	str	r3, [r2, #64]	@ 0x40
 8003682:	4b06      	ldr	r3, [pc, #24]	@ (800369c <HAL_TIM_Base_MspInit+0x9c>)
 8003684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003686:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800368a:	60fb      	str	r3, [r7, #12]
 800368c:	68fb      	ldr	r3, [r7, #12]
}
 800368e:	bf00      	nop
 8003690:	3718      	adds	r7, #24
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	40010000 	.word	0x40010000
 800369c:	40023800 	.word	0x40023800
 80036a0:	40001c00 	.word	0x40001c00

080036a4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b088      	sub	sp, #32
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036ac:	f107 030c 	add.w	r3, r7, #12
 80036b0:	2200      	movs	r2, #0
 80036b2:	601a      	str	r2, [r3, #0]
 80036b4:	605a      	str	r2, [r3, #4]
 80036b6:	609a      	str	r2, [r3, #8]
 80036b8:	60da      	str	r2, [r3, #12]
 80036ba:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM13)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a12      	ldr	r2, [pc, #72]	@ (800370c <HAL_TIM_MspPostInit+0x68>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d11e      	bne.n	8003704 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80036c6:	2300      	movs	r3, #0
 80036c8:	60bb      	str	r3, [r7, #8]
 80036ca:	4b11      	ldr	r3, [pc, #68]	@ (8003710 <HAL_TIM_MspPostInit+0x6c>)
 80036cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ce:	4a10      	ldr	r2, [pc, #64]	@ (8003710 <HAL_TIM_MspPostInit+0x6c>)
 80036d0:	f043 0320 	orr.w	r3, r3, #32
 80036d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80036d6:	4b0e      	ldr	r3, [pc, #56]	@ (8003710 <HAL_TIM_MspPostInit+0x6c>)
 80036d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036da:	f003 0320 	and.w	r3, r3, #32
 80036de:	60bb      	str	r3, [r7, #8]
 80036e0:	68bb      	ldr	r3, [r7, #8]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80036e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80036e6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036e8:	2302      	movs	r3, #2
 80036ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ec:	2300      	movs	r3, #0
 80036ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036f0:	2300      	movs	r3, #0
 80036f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 80036f4:	2309      	movs	r3, #9
 80036f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80036f8:	f107 030c 	add.w	r3, r7, #12
 80036fc:	4619      	mov	r1, r3
 80036fe:	4805      	ldr	r0, [pc, #20]	@ (8003714 <HAL_TIM_MspPostInit+0x70>)
 8003700:	f001 fe02 	bl	8005308 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 8003704:	bf00      	nop
 8003706:	3720      	adds	r7, #32
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}
 800370c:	40001c00 	.word	0x40001c00
 8003710:	40023800 	.word	0x40023800
 8003714:	40021400 	.word	0x40021400

08003718 <TP_Write_Byte>:
uint8_t CMD_RDX=0XD0;
uint8_t CMD_RDY=0X90;
#endif

static void TP_Write_Byte(uint8_t num)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	4603      	mov	r3, r0
 8003720:	71fb      	strb	r3, [r7, #7]
	uint8_t count=0;
 8003722:	2300      	movs	r3, #0
 8003724:	73fb      	strb	r3, [r7, #15]
	for(count=0;count<8;count++)
 8003726:	2300      	movs	r3, #0
 8003728:	73fb      	strb	r3, [r7, #15]
 800372a:	e025      	b.n	8003778 <TP_Write_Byte+0x60>
	{
		if(num&0x80) HAL_GPIO_WritePin(T_MOSI_GPIO_Port, T_MOSI_Pin, 1);
 800372c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003730:	2b00      	cmp	r3, #0
 8003732:	da06      	bge.n	8003742 <TP_Write_Byte+0x2a>
 8003734:	2201      	movs	r2, #1
 8003736:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800373a:	4813      	ldr	r0, [pc, #76]	@ (8003788 <TP_Write_Byte+0x70>)
 800373c:	f001 ff98 	bl	8005670 <HAL_GPIO_WritePin>
 8003740:	e005      	b.n	800374e <TP_Write_Byte+0x36>
		else HAL_GPIO_WritePin(T_MOSI_GPIO_Port, T_MOSI_Pin, 0);
 8003742:	2200      	movs	r2, #0
 8003744:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003748:	480f      	ldr	r0, [pc, #60]	@ (8003788 <TP_Write_Byte+0x70>)
 800374a:	f001 ff91 	bl	8005670 <HAL_GPIO_WritePin>
		num<<=1;
 800374e:	79fb      	ldrb	r3, [r7, #7]
 8003750:	005b      	lsls	r3, r3, #1
 8003752:	71fb      	strb	r3, [r7, #7]
		HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 8003754:	2200      	movs	r2, #0
 8003756:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800375a:	480c      	ldr	r0, [pc, #48]	@ (800378c <TP_Write_Byte+0x74>)
 800375c:	f001 ff88 	bl	8005670 <HAL_GPIO_WritePin>
		delay_us(1);
 8003760:	2001      	movs	r0, #1
 8003762:	f7ff fc87 	bl	8003074 <delay_us>
		HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 1);
 8003766:	2201      	movs	r2, #1
 8003768:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800376c:	4807      	ldr	r0, [pc, #28]	@ (800378c <TP_Write_Byte+0x74>)
 800376e:	f001 ff7f 	bl	8005670 <HAL_GPIO_WritePin>
	for(count=0;count<8;count++)
 8003772:	7bfb      	ldrb	r3, [r7, #15]
 8003774:	3301      	adds	r3, #1
 8003776:	73fb      	strb	r3, [r7, #15]
 8003778:	7bfb      	ldrb	r3, [r7, #15]
 800377a:	2b07      	cmp	r3, #7
 800377c:	d9d6      	bls.n	800372c <TP_Write_Byte+0x14>
	}
}
 800377e:	bf00      	nop
 8003780:	bf00      	nop
 8003782:	3710      	adds	r7, #16
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}
 8003788:	40020800 	.word	0x40020800
 800378c:	40021800 	.word	0x40021800

08003790 <TP_Read_AD>:

static uint16_t TP_Read_AD(uint8_t CMD)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b084      	sub	sp, #16
 8003794:	af00      	add	r7, sp, #0
 8003796:	4603      	mov	r3, r0
 8003798:	71fb      	strb	r3, [r7, #7]
	uint8_t count=0;
 800379a:	2300      	movs	r3, #0
 800379c:	73fb      	strb	r3, [r7, #15]
	uint16_t Num=0;
 800379e:	2300      	movs	r3, #0
 80037a0:	81bb      	strh	r3, [r7, #12]
	HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 80037a2:	2200      	movs	r2, #0
 80037a4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80037a8:	482f      	ldr	r0, [pc, #188]	@ (8003868 <TP_Read_AD+0xd8>)
 80037aa:	f001 ff61 	bl	8005670 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(T_MOSI_GPIO_Port, T_MOSI_Pin, 0);
 80037ae:	2200      	movs	r2, #0
 80037b0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80037b4:	482d      	ldr	r0, [pc, #180]	@ (800386c <TP_Read_AD+0xdc>)
 80037b6:	f001 ff5b 	bl	8005670 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(T_CS_GPIO_Port, T_CS_Pin, 0);
 80037ba:	2200      	movs	r2, #0
 80037bc:	2180      	movs	r1, #128	@ 0x80
 80037be:	482a      	ldr	r0, [pc, #168]	@ (8003868 <TP_Read_AD+0xd8>)
 80037c0:	f001 ff56 	bl	8005670 <HAL_GPIO_WritePin>
	TP_Write_Byte(CMD);
 80037c4:	79fb      	ldrb	r3, [r7, #7]
 80037c6:	4618      	mov	r0, r3
 80037c8:	f7ff ffa6 	bl	8003718 <TP_Write_Byte>
	delay_us(6);
 80037cc:	2006      	movs	r0, #6
 80037ce:	f7ff fc51 	bl	8003074 <delay_us>
	HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 80037d2:	2200      	movs	r2, #0
 80037d4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80037d8:	4823      	ldr	r0, [pc, #140]	@ (8003868 <TP_Read_AD+0xd8>)
 80037da:	f001 ff49 	bl	8005670 <HAL_GPIO_WritePin>
	delay_us(1);
 80037de:	2001      	movs	r0, #1
 80037e0:	f7ff fc48 	bl	8003074 <delay_us>
	HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 1);
 80037e4:	2201      	movs	r2, #1
 80037e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80037ea:	481f      	ldr	r0, [pc, #124]	@ (8003868 <TP_Read_AD+0xd8>)
 80037ec:	f001 ff40 	bl	8005670 <HAL_GPIO_WritePin>
	delay_us(1);
 80037f0:	2001      	movs	r0, #1
 80037f2:	f7ff fc3f 	bl	8003074 <delay_us>
	HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 80037f6:	2200      	movs	r2, #0
 80037f8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80037fc:	481a      	ldr	r0, [pc, #104]	@ (8003868 <TP_Read_AD+0xd8>)
 80037fe:	f001 ff37 	bl	8005670 <HAL_GPIO_WritePin>
	for(count=0;count<16;count++)
 8003802:	2300      	movs	r3, #0
 8003804:	73fb      	strb	r3, [r7, #15]
 8003806:	e01f      	b.n	8003848 <TP_Read_AD+0xb8>
	{
		Num<<=1;
 8003808:	89bb      	ldrh	r3, [r7, #12]
 800380a:	005b      	lsls	r3, r3, #1
 800380c:	81bb      	strh	r3, [r7, #12]
		HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 800380e:	2200      	movs	r2, #0
 8003810:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003814:	4814      	ldr	r0, [pc, #80]	@ (8003868 <TP_Read_AD+0xd8>)
 8003816:	f001 ff2b 	bl	8005670 <HAL_GPIO_WritePin>
		delay_us(1);
 800381a:	2001      	movs	r0, #1
 800381c:	f7ff fc2a 	bl	8003074 <delay_us>
		HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 1);
 8003820:	2201      	movs	r2, #1
 8003822:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003826:	4810      	ldr	r0, [pc, #64]	@ (8003868 <TP_Read_AD+0xd8>)
 8003828:	f001 ff22 	bl	8005670 <HAL_GPIO_WritePin>
 		if(HAL_GPIO_ReadPin(T_MISO_GPIO_Port, T_MISO_Pin) != 0)Num++;
 800382c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003830:	480e      	ldr	r0, [pc, #56]	@ (800386c <TP_Read_AD+0xdc>)
 8003832:	f001 ff05 	bl	8005640 <HAL_GPIO_ReadPin>
 8003836:	4603      	mov	r3, r0
 8003838:	2b00      	cmp	r3, #0
 800383a:	d002      	beq.n	8003842 <TP_Read_AD+0xb2>
 800383c:	89bb      	ldrh	r3, [r7, #12]
 800383e:	3301      	adds	r3, #1
 8003840:	81bb      	strh	r3, [r7, #12]
	for(count=0;count<16;count++)
 8003842:	7bfb      	ldrb	r3, [r7, #15]
 8003844:	3301      	adds	r3, #1
 8003846:	73fb      	strb	r3, [r7, #15]
 8003848:	7bfb      	ldrb	r3, [r7, #15]
 800384a:	2b0f      	cmp	r3, #15
 800384c:	d9dc      	bls.n	8003808 <TP_Read_AD+0x78>
	}
	Num>>=4;
 800384e:	89bb      	ldrh	r3, [r7, #12]
 8003850:	091b      	lsrs	r3, r3, #4
 8003852:	81bb      	strh	r3, [r7, #12]
	HAL_GPIO_WritePin(T_CS_GPIO_Port, T_CS_Pin, 1);
 8003854:	2201      	movs	r2, #1
 8003856:	2180      	movs	r1, #128	@ 0x80
 8003858:	4803      	ldr	r0, [pc, #12]	@ (8003868 <TP_Read_AD+0xd8>)
 800385a:	f001 ff09 	bl	8005670 <HAL_GPIO_WritePin>
	return(Num);
 800385e:	89bb      	ldrh	r3, [r7, #12]
}
 8003860:	4618      	mov	r0, r3
 8003862:	3710      	adds	r7, #16
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}
 8003868:	40021800 	.word	0x40021800
 800386c:	40020800 	.word	0x40020800

08003870 <TP_Read_XOY>:

#define READ_TIMES 5
#define LOST_VAL 1
static uint16_t TP_Read_XOY(uint8_t xy)
{
 8003870:	b590      	push	{r4, r7, lr}
 8003872:	b089      	sub	sp, #36	@ 0x24
 8003874:	af00      	add	r7, sp, #0
 8003876:	4603      	mov	r3, r0
 8003878:	71fb      	strb	r3, [r7, #7]
	uint16_t i, j;
	uint16_t buf[READ_TIMES];
	uint16_t sum=0;
 800387a:	2300      	movs	r3, #0
 800387c:	837b      	strh	r3, [r7, #26]
	uint16_t temp;
	for(i=0;i<READ_TIMES;i++)buf[i]=TP_Read_AD(xy);
 800387e:	2300      	movs	r3, #0
 8003880:	83fb      	strh	r3, [r7, #30]
 8003882:	e00e      	b.n	80038a2 <TP_Read_XOY+0x32>
 8003884:	8bfc      	ldrh	r4, [r7, #30]
 8003886:	79fb      	ldrb	r3, [r7, #7]
 8003888:	4618      	mov	r0, r3
 800388a:	f7ff ff81 	bl	8003790 <TP_Read_AD>
 800388e:	4603      	mov	r3, r0
 8003890:	461a      	mov	r2, r3
 8003892:	0063      	lsls	r3, r4, #1
 8003894:	3320      	adds	r3, #32
 8003896:	443b      	add	r3, r7
 8003898:	f823 2c14 	strh.w	r2, [r3, #-20]
 800389c:	8bfb      	ldrh	r3, [r7, #30]
 800389e:	3301      	adds	r3, #1
 80038a0:	83fb      	strh	r3, [r7, #30]
 80038a2:	8bfb      	ldrh	r3, [r7, #30]
 80038a4:	2b04      	cmp	r3, #4
 80038a6:	d9ed      	bls.n	8003884 <TP_Read_XOY+0x14>
	for(i=0;i<READ_TIMES-1; i++)
 80038a8:	2300      	movs	r3, #0
 80038aa:	83fb      	strh	r3, [r7, #30]
 80038ac:	e035      	b.n	800391a <TP_Read_XOY+0xaa>
	{
		for(j=i+1;j<READ_TIMES;j++)
 80038ae:	8bfb      	ldrh	r3, [r7, #30]
 80038b0:	3301      	adds	r3, #1
 80038b2:	83bb      	strh	r3, [r7, #28]
 80038b4:	e02b      	b.n	800390e <TP_Read_XOY+0x9e>
		{
			if(buf[i]>buf[j])
 80038b6:	8bfb      	ldrh	r3, [r7, #30]
 80038b8:	005b      	lsls	r3, r3, #1
 80038ba:	3320      	adds	r3, #32
 80038bc:	443b      	add	r3, r7
 80038be:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 80038c2:	8bbb      	ldrh	r3, [r7, #28]
 80038c4:	005b      	lsls	r3, r3, #1
 80038c6:	3320      	adds	r3, #32
 80038c8:	443b      	add	r3, r7
 80038ca:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 80038ce:	429a      	cmp	r2, r3
 80038d0:	d91a      	bls.n	8003908 <TP_Read_XOY+0x98>
			{
				temp=buf[i];
 80038d2:	8bfb      	ldrh	r3, [r7, #30]
 80038d4:	005b      	lsls	r3, r3, #1
 80038d6:	3320      	adds	r3, #32
 80038d8:	443b      	add	r3, r7
 80038da:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 80038de:	833b      	strh	r3, [r7, #24]
				buf[i]=buf[j];
 80038e0:	8bbb      	ldrh	r3, [r7, #28]
 80038e2:	8bfa      	ldrh	r2, [r7, #30]
 80038e4:	005b      	lsls	r3, r3, #1
 80038e6:	3320      	adds	r3, #32
 80038e8:	443b      	add	r3, r7
 80038ea:	f833 1c14 	ldrh.w	r1, [r3, #-20]
 80038ee:	0053      	lsls	r3, r2, #1
 80038f0:	3320      	adds	r3, #32
 80038f2:	443b      	add	r3, r7
 80038f4:	460a      	mov	r2, r1
 80038f6:	f823 2c14 	strh.w	r2, [r3, #-20]
				buf[j]=temp;
 80038fa:	8bbb      	ldrh	r3, [r7, #28]
 80038fc:	005b      	lsls	r3, r3, #1
 80038fe:	3320      	adds	r3, #32
 8003900:	443b      	add	r3, r7
 8003902:	8b3a      	ldrh	r2, [r7, #24]
 8003904:	f823 2c14 	strh.w	r2, [r3, #-20]
		for(j=i+1;j<READ_TIMES;j++)
 8003908:	8bbb      	ldrh	r3, [r7, #28]
 800390a:	3301      	adds	r3, #1
 800390c:	83bb      	strh	r3, [r7, #28]
 800390e:	8bbb      	ldrh	r3, [r7, #28]
 8003910:	2b04      	cmp	r3, #4
 8003912:	d9d0      	bls.n	80038b6 <TP_Read_XOY+0x46>
	for(i=0;i<READ_TIMES-1; i++)
 8003914:	8bfb      	ldrh	r3, [r7, #30]
 8003916:	3301      	adds	r3, #1
 8003918:	83fb      	strh	r3, [r7, #30]
 800391a:	8bfb      	ldrh	r3, [r7, #30]
 800391c:	2b03      	cmp	r3, #3
 800391e:	d9c6      	bls.n	80038ae <TP_Read_XOY+0x3e>
			}
		}
	}
	sum=0;
 8003920:	2300      	movs	r3, #0
 8003922:	837b      	strh	r3, [r7, #26]
	for(i=LOST_VAL;i<READ_TIMES-LOST_VAL;i++)sum+=buf[i];
 8003924:	2301      	movs	r3, #1
 8003926:	83fb      	strh	r3, [r7, #30]
 8003928:	e00b      	b.n	8003942 <TP_Read_XOY+0xd2>
 800392a:	8bfb      	ldrh	r3, [r7, #30]
 800392c:	005b      	lsls	r3, r3, #1
 800392e:	3320      	adds	r3, #32
 8003930:	443b      	add	r3, r7
 8003932:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 8003936:	8b7b      	ldrh	r3, [r7, #26]
 8003938:	4413      	add	r3, r2
 800393a:	837b      	strh	r3, [r7, #26]
 800393c:	8bfb      	ldrh	r3, [r7, #30]
 800393e:	3301      	adds	r3, #1
 8003940:	83fb      	strh	r3, [r7, #30]
 8003942:	8bfb      	ldrh	r3, [r7, #30]
 8003944:	2b03      	cmp	r3, #3
 8003946:	d9f0      	bls.n	800392a <TP_Read_XOY+0xba>
	temp=sum/(READ_TIMES-2*LOST_VAL);
 8003948:	8b7b      	ldrh	r3, [r7, #26]
 800394a:	4a05      	ldr	r2, [pc, #20]	@ (8003960 <TP_Read_XOY+0xf0>)
 800394c:	fba2 2303 	umull	r2, r3, r2, r3
 8003950:	085b      	lsrs	r3, r3, #1
 8003952:	833b      	strh	r3, [r7, #24]
	return temp;
 8003954:	8b3b      	ldrh	r3, [r7, #24]
}
 8003956:	4618      	mov	r0, r3
 8003958:	3724      	adds	r7, #36	@ 0x24
 800395a:	46bd      	mov	sp, r7
 800395c:	bd90      	pop	{r4, r7, pc}
 800395e:	bf00      	nop
 8003960:	aaaaaaab 	.word	0xaaaaaaab

08003964 <TP_Read_XY>:

static uint8_t TP_Read_XY(uint16_t *x,uint16_t *y)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b084      	sub	sp, #16
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
 800396c:	6039      	str	r1, [r7, #0]
	uint16_t xtemp,ytemp;
	xtemp=TP_Read_XOY(CMD_RDX);
 800396e:	4b0c      	ldr	r3, [pc, #48]	@ (80039a0 <TP_Read_XY+0x3c>)
 8003970:	781b      	ldrb	r3, [r3, #0]
 8003972:	4618      	mov	r0, r3
 8003974:	f7ff ff7c 	bl	8003870 <TP_Read_XOY>
 8003978:	4603      	mov	r3, r0
 800397a:	81fb      	strh	r3, [r7, #14]
	ytemp=TP_Read_XOY(CMD_RDY);
 800397c:	4b09      	ldr	r3, [pc, #36]	@ (80039a4 <TP_Read_XY+0x40>)
 800397e:	781b      	ldrb	r3, [r3, #0]
 8003980:	4618      	mov	r0, r3
 8003982:	f7ff ff75 	bl	8003870 <TP_Read_XOY>
 8003986:	4603      	mov	r3, r0
 8003988:	81bb      	strh	r3, [r7, #12]
	*x=xtemp;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	89fa      	ldrh	r2, [r7, #14]
 800398e:	801a      	strh	r2, [r3, #0]
	*y=ytemp;
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	89ba      	ldrh	r2, [r7, #12]
 8003994:	801a      	strh	r2, [r3, #0]
	return 1;
 8003996:	2301      	movs	r3, #1
}
 8003998:	4618      	mov	r0, r3
 800399a:	3710      	adds	r7, #16
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}
 80039a0:	20000040 	.word	0x20000040
 80039a4:	20000041 	.word	0x20000041

080039a8 <TP_Read_XY2>:

#define ERR_RANGE 100
static uint8_t TP_Read_XY2(uint16_t *x,uint16_t *y)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b086      	sub	sp, #24
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
	uint16_t x1,y1;
 	uint16_t x2,y2;
 	uint8_t flag;
	flag=TP_Read_XY(&x1,&y1);
 80039b2:	f107 0212 	add.w	r2, r7, #18
 80039b6:	f107 0314 	add.w	r3, r7, #20
 80039ba:	4611      	mov	r1, r2
 80039bc:	4618      	mov	r0, r3
 80039be:	f7ff ffd1 	bl	8003964 <TP_Read_XY>
 80039c2:	4603      	mov	r3, r0
 80039c4:	75fb      	strb	r3, [r7, #23]
	if(flag==0)return(0);
 80039c6:	7dfb      	ldrb	r3, [r7, #23]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d101      	bne.n	80039d0 <TP_Read_XY2+0x28>
 80039cc:	2300      	movs	r3, #0
 80039ce:	e049      	b.n	8003a64 <TP_Read_XY2+0xbc>
	flag=TP_Read_XY(&x2,&y2);
 80039d0:	f107 020e 	add.w	r2, r7, #14
 80039d4:	f107 0310 	add.w	r3, r7, #16
 80039d8:	4611      	mov	r1, r2
 80039da:	4618      	mov	r0, r3
 80039dc:	f7ff ffc2 	bl	8003964 <TP_Read_XY>
 80039e0:	4603      	mov	r3, r0
 80039e2:	75fb      	strb	r3, [r7, #23]
	if(flag==0)return(0);
 80039e4:	7dfb      	ldrb	r3, [r7, #23]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d101      	bne.n	80039ee <TP_Read_XY2+0x46>
 80039ea:	2300      	movs	r3, #0
 80039ec:	e03a      	b.n	8003a64 <TP_Read_XY2+0xbc>
	if(((x2<=x1&&x1<x2+ERR_RANGE)||(x1<=x2&&x2<x1+ERR_RANGE))//+-50
 80039ee:	8a3a      	ldrh	r2, [r7, #16]
 80039f0:	8abb      	ldrh	r3, [r7, #20]
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d804      	bhi.n	8003a00 <TP_Read_XY2+0x58>
 80039f6:	8a3b      	ldrh	r3, [r7, #16]
 80039f8:	3363      	adds	r3, #99	@ 0x63
 80039fa:	8aba      	ldrh	r2, [r7, #20]
 80039fc:	4293      	cmp	r3, r2
 80039fe:	da08      	bge.n	8003a12 <TP_Read_XY2+0x6a>
 8003a00:	8aba      	ldrh	r2, [r7, #20]
 8003a02:	8a3b      	ldrh	r3, [r7, #16]
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d82c      	bhi.n	8003a62 <TP_Read_XY2+0xba>
 8003a08:	8abb      	ldrh	r3, [r7, #20]
 8003a0a:	3363      	adds	r3, #99	@ 0x63
 8003a0c:	8a3a      	ldrh	r2, [r7, #16]
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	db27      	blt.n	8003a62 <TP_Read_XY2+0xba>
	&&((y2<=y1&&y1<y2+ERR_RANGE)||(y1<=y2&&y2<y1+ERR_RANGE)))
 8003a12:	89fa      	ldrh	r2, [r7, #14]
 8003a14:	8a7b      	ldrh	r3, [r7, #18]
 8003a16:	429a      	cmp	r2, r3
 8003a18:	d804      	bhi.n	8003a24 <TP_Read_XY2+0x7c>
 8003a1a:	89fb      	ldrh	r3, [r7, #14]
 8003a1c:	3363      	adds	r3, #99	@ 0x63
 8003a1e:	8a7a      	ldrh	r2, [r7, #18]
 8003a20:	4293      	cmp	r3, r2
 8003a22:	da08      	bge.n	8003a36 <TP_Read_XY2+0x8e>
 8003a24:	8a7a      	ldrh	r2, [r7, #18]
 8003a26:	89fb      	ldrh	r3, [r7, #14]
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d81a      	bhi.n	8003a62 <TP_Read_XY2+0xba>
 8003a2c:	8a7b      	ldrh	r3, [r7, #18]
 8003a2e:	3363      	adds	r3, #99	@ 0x63
 8003a30:	89fa      	ldrh	r2, [r7, #14]
 8003a32:	4293      	cmp	r3, r2
 8003a34:	db15      	blt.n	8003a62 <TP_Read_XY2+0xba>
	{
		*x=(x1+x2)/2;
 8003a36:	8abb      	ldrh	r3, [r7, #20]
 8003a38:	461a      	mov	r2, r3
 8003a3a:	8a3b      	ldrh	r3, [r7, #16]
 8003a3c:	4413      	add	r3, r2
 8003a3e:	0fda      	lsrs	r2, r3, #31
 8003a40:	4413      	add	r3, r2
 8003a42:	105b      	asrs	r3, r3, #1
 8003a44:	b29a      	uxth	r2, r3
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	801a      	strh	r2, [r3, #0]
		*y=(y1+y2)/2;
 8003a4a:	8a7b      	ldrh	r3, [r7, #18]
 8003a4c:	461a      	mov	r2, r3
 8003a4e:	89fb      	ldrh	r3, [r7, #14]
 8003a50:	4413      	add	r3, r2
 8003a52:	0fda      	lsrs	r2, r3, #31
 8003a54:	4413      	add	r3, r2
 8003a56:	105b      	asrs	r3, r3, #1
 8003a58:	b29a      	uxth	r2, r3
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	801a      	strh	r2, [r3, #0]
		return 1;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e000      	b.n	8003a64 <TP_Read_XY2+0xbc>
	}else return 0;
 8003a62:	2300      	movs	r3, #0
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	3718      	adds	r7, #24
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}

08003a6c <TP_Drow_Touch_Point>:

static void TP_Drow_Touch_Point(uint16_t x,uint16_t y,uint16_t color)
{
 8003a6c:	b590      	push	{r4, r7, lr}
 8003a6e:	b085      	sub	sp, #20
 8003a70:	af02      	add	r7, sp, #8
 8003a72:	4603      	mov	r3, r0
 8003a74:	80fb      	strh	r3, [r7, #6]
 8003a76:	460b      	mov	r3, r1
 8003a78:	80bb      	strh	r3, [r7, #4]
 8003a7a:	4613      	mov	r3, r2
 8003a7c:	807b      	strh	r3, [r7, #2]
	lcd_DrawLine(x-12,y,x+13,y,color);
 8003a7e:	88fb      	ldrh	r3, [r7, #6]
 8003a80:	3b0c      	subs	r3, #12
 8003a82:	b298      	uxth	r0, r3
 8003a84:	88fb      	ldrh	r3, [r7, #6]
 8003a86:	330d      	adds	r3, #13
 8003a88:	b29a      	uxth	r2, r3
 8003a8a:	88bc      	ldrh	r4, [r7, #4]
 8003a8c:	88b9      	ldrh	r1, [r7, #4]
 8003a8e:	887b      	ldrh	r3, [r7, #2]
 8003a90:	9300      	str	r3, [sp, #0]
 8003a92:	4623      	mov	r3, r4
 8003a94:	f7fd ff53 	bl	800193e <lcd_DrawLine>
	lcd_DrawLine(x,y-12,x,y+13,color);
 8003a98:	88bb      	ldrh	r3, [r7, #4]
 8003a9a:	3b0c      	subs	r3, #12
 8003a9c:	b299      	uxth	r1, r3
 8003a9e:	88bb      	ldrh	r3, [r7, #4]
 8003aa0:	330d      	adds	r3, #13
 8003aa2:	b29c      	uxth	r4, r3
 8003aa4:	88fa      	ldrh	r2, [r7, #6]
 8003aa6:	88f8      	ldrh	r0, [r7, #6]
 8003aa8:	887b      	ldrh	r3, [r7, #2]
 8003aaa:	9300      	str	r3, [sp, #0]
 8003aac:	4623      	mov	r3, r4
 8003aae:	f7fd ff46 	bl	800193e <lcd_DrawLine>
	lcd_DrawPoint(x+1,y+1,color);
 8003ab2:	88fb      	ldrh	r3, [r7, #6]
 8003ab4:	3301      	adds	r3, #1
 8003ab6:	b298      	uxth	r0, r3
 8003ab8:	88bb      	ldrh	r3, [r7, #4]
 8003aba:	3301      	adds	r3, #1
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	887a      	ldrh	r2, [r7, #2]
 8003ac0:	4619      	mov	r1, r3
 8003ac2:	f7fd ff25 	bl	8001910 <lcd_DrawPoint>
	lcd_DrawPoint(x-1,y+1,color);
 8003ac6:	88fb      	ldrh	r3, [r7, #6]
 8003ac8:	3b01      	subs	r3, #1
 8003aca:	b298      	uxth	r0, r3
 8003acc:	88bb      	ldrh	r3, [r7, #4]
 8003ace:	3301      	adds	r3, #1
 8003ad0:	b29b      	uxth	r3, r3
 8003ad2:	887a      	ldrh	r2, [r7, #2]
 8003ad4:	4619      	mov	r1, r3
 8003ad6:	f7fd ff1b 	bl	8001910 <lcd_DrawPoint>
	lcd_DrawPoint(x+1,y-1,color);
 8003ada:	88fb      	ldrh	r3, [r7, #6]
 8003adc:	3301      	adds	r3, #1
 8003ade:	b298      	uxth	r0, r3
 8003ae0:	88bb      	ldrh	r3, [r7, #4]
 8003ae2:	3b01      	subs	r3, #1
 8003ae4:	b29b      	uxth	r3, r3
 8003ae6:	887a      	ldrh	r2, [r7, #2]
 8003ae8:	4619      	mov	r1, r3
 8003aea:	f7fd ff11 	bl	8001910 <lcd_DrawPoint>
	lcd_DrawPoint(x-1,y-1,color);
 8003aee:	88fb      	ldrh	r3, [r7, #6]
 8003af0:	3b01      	subs	r3, #1
 8003af2:	b298      	uxth	r0, r3
 8003af4:	88bb      	ldrh	r3, [r7, #4]
 8003af6:	3b01      	subs	r3, #1
 8003af8:	b29b      	uxth	r3, r3
 8003afa:	887a      	ldrh	r2, [r7, #2]
 8003afc:	4619      	mov	r1, r3
 8003afe:	f7fd ff07 	bl	8001910 <lcd_DrawPoint>
	lcd_DrawCircle(x,y,color,6, 0);
 8003b02:	88f8      	ldrh	r0, [r7, #6]
 8003b04:	88b9      	ldrh	r1, [r7, #4]
 8003b06:	887a      	ldrh	r2, [r7, #2]
 8003b08:	2300      	movs	r3, #0
 8003b0a:	9300      	str	r3, [sp, #0]
 8003b0c:	2306      	movs	r3, #6
 8003b0e:	f7fe fa78 	bl	8002002 <lcd_DrawCircle>
}
 8003b12:	bf00      	nop
 8003b14:	370c      	adds	r7, #12
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd90      	pop	{r4, r7, pc}
	...

08003b1c <TP_Scan>:
		}
	}
}

static uint8_t TP_Scan(uint8_t tp)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b082      	sub	sp, #8
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	4603      	mov	r3, r0
 8003b24:	71fb      	strb	r3, [r7, #7]
	if(HAL_GPIO_ReadPin(T_PEN_GPIO_Port, T_PEN_Pin) == GPIO_PIN_RESET)
 8003b26:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003b2a:	4843      	ldr	r0, [pc, #268]	@ (8003c38 <TP_Scan+0x11c>)
 8003b2c:	f001 fd88 	bl	8005640 <HAL_GPIO_ReadPin>
 8003b30:	4603      	mov	r3, r0
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d157      	bne.n	8003be6 <TP_Scan+0xca>
	{
		if(tp)TP_Read_XY2(&tp_dev.x[0],&tp_dev.y[0]);
 8003b36:	79fb      	ldrb	r3, [r7, #7]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d004      	beq.n	8003b46 <TP_Scan+0x2a>
 8003b3c:	493f      	ldr	r1, [pc, #252]	@ (8003c3c <TP_Scan+0x120>)
 8003b3e:	4840      	ldr	r0, [pc, #256]	@ (8003c40 <TP_Scan+0x124>)
 8003b40:	f7ff ff32 	bl	80039a8 <TP_Read_XY2>
 8003b44:	e03c      	b.n	8003bc0 <TP_Scan+0xa4>
		else if(TP_Read_XY2(&tp_dev.x[0],&tp_dev.y[0]))
 8003b46:	493d      	ldr	r1, [pc, #244]	@ (8003c3c <TP_Scan+0x120>)
 8003b48:	483d      	ldr	r0, [pc, #244]	@ (8003c40 <TP_Scan+0x124>)
 8003b4a:	f7ff ff2d 	bl	80039a8 <TP_Read_XY2>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d035      	beq.n	8003bc0 <TP_Scan+0xa4>
		{
	 		tp_dev.x[0]=tp_dev.xfac*tp_dev.x[0]+tp_dev.xoff;
 8003b54:	4b3b      	ldr	r3, [pc, #236]	@ (8003c44 <TP_Scan+0x128>)
 8003b56:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8003b5a:	4b3a      	ldr	r3, [pc, #232]	@ (8003c44 <TP_Scan+0x128>)
 8003b5c:	899b      	ldrh	r3, [r3, #12]
 8003b5e:	ee07 3a90 	vmov	s15, r3
 8003b62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b66:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003b6a:	4b36      	ldr	r3, [pc, #216]	@ (8003c44 <TP_Scan+0x128>)
 8003b6c:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 8003b70:	ee07 3a90 	vmov	s15, r3
 8003b74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b7c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b80:	ee17 3a90 	vmov	r3, s15
 8003b84:	b29a      	uxth	r2, r3
 8003b86:	4b2f      	ldr	r3, [pc, #188]	@ (8003c44 <TP_Scan+0x128>)
 8003b88:	819a      	strh	r2, [r3, #12]
			tp_dev.y[0]=tp_dev.yfac*tp_dev.y[0]+tp_dev.yoff;
 8003b8a:	4b2e      	ldr	r3, [pc, #184]	@ (8003c44 <TP_Scan+0x128>)
 8003b8c:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8003b90:	4b2c      	ldr	r3, [pc, #176]	@ (8003c44 <TP_Scan+0x128>)
 8003b92:	8adb      	ldrh	r3, [r3, #22]
 8003b94:	ee07 3a90 	vmov	s15, r3
 8003b98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b9c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ba0:	4b28      	ldr	r3, [pc, #160]	@ (8003c44 <TP_Scan+0x128>)
 8003ba2:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 8003ba6:	ee07 3a90 	vmov	s15, r3
 8003baa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003bae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bb2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bb6:	ee17 3a90 	vmov	r3, s15
 8003bba:	b29a      	uxth	r2, r3
 8003bbc:	4b21      	ldr	r3, [pc, #132]	@ (8003c44 <TP_Scan+0x128>)
 8003bbe:	82da      	strh	r2, [r3, #22]
	 	}
		if((tp_dev.sta&TP_PRES_DOWN)==0)
 8003bc0:	4b20      	ldr	r3, [pc, #128]	@ (8003c44 <TP_Scan+0x128>)
 8003bc2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003bc6:	b25b      	sxtb	r3, r3
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	db2a      	blt.n	8003c22 <TP_Scan+0x106>
		{
			tp_dev.sta=TP_PRES_DOWN|TP_CATH_PRES;
 8003bcc:	4b1d      	ldr	r3, [pc, #116]	@ (8003c44 <TP_Scan+0x128>)
 8003bce:	22c0      	movs	r2, #192	@ 0xc0
 8003bd0:	f883 2020 	strb.w	r2, [r3, #32]
			tp_dev.x[4]=tp_dev.x[0];
 8003bd4:	4b1b      	ldr	r3, [pc, #108]	@ (8003c44 <TP_Scan+0x128>)
 8003bd6:	899a      	ldrh	r2, [r3, #12]
 8003bd8:	4b1a      	ldr	r3, [pc, #104]	@ (8003c44 <TP_Scan+0x128>)
 8003bda:	829a      	strh	r2, [r3, #20]
			tp_dev.y[4]=tp_dev.y[0];
 8003bdc:	4b19      	ldr	r3, [pc, #100]	@ (8003c44 <TP_Scan+0x128>)
 8003bde:	8ada      	ldrh	r2, [r3, #22]
 8003be0:	4b18      	ldr	r3, [pc, #96]	@ (8003c44 <TP_Scan+0x128>)
 8003be2:	83da      	strh	r2, [r3, #30]
 8003be4:	e01d      	b.n	8003c22 <TP_Scan+0x106>
		}
	}else
	{
		if(tp_dev.sta&TP_PRES_DOWN)
 8003be6:	4b17      	ldr	r3, [pc, #92]	@ (8003c44 <TP_Scan+0x128>)
 8003be8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003bec:	b25b      	sxtb	r3, r3
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	da09      	bge.n	8003c06 <TP_Scan+0xea>
		{
			tp_dev.sta&=~(1<<7);
 8003bf2:	4b14      	ldr	r3, [pc, #80]	@ (8003c44 <TP_Scan+0x128>)
 8003bf4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003bf8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003bfc:	b2da      	uxtb	r2, r3
 8003bfe:	4b11      	ldr	r3, [pc, #68]	@ (8003c44 <TP_Scan+0x128>)
 8003c00:	f883 2020 	strb.w	r2, [r3, #32]
 8003c04:	e00d      	b.n	8003c22 <TP_Scan+0x106>
		}else
		{
			tp_dev.x[4]=0;
 8003c06:	4b0f      	ldr	r3, [pc, #60]	@ (8003c44 <TP_Scan+0x128>)
 8003c08:	2200      	movs	r2, #0
 8003c0a:	829a      	strh	r2, [r3, #20]
			tp_dev.y[4]=0;
 8003c0c:	4b0d      	ldr	r3, [pc, #52]	@ (8003c44 <TP_Scan+0x128>)
 8003c0e:	2200      	movs	r2, #0
 8003c10:	83da      	strh	r2, [r3, #30]
			tp_dev.x[0]=0xffff;
 8003c12:	4b0c      	ldr	r3, [pc, #48]	@ (8003c44 <TP_Scan+0x128>)
 8003c14:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003c18:	819a      	strh	r2, [r3, #12]
			tp_dev.y[0]=0xffff;
 8003c1a:	4b0a      	ldr	r3, [pc, #40]	@ (8003c44 <TP_Scan+0x128>)
 8003c1c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003c20:	82da      	strh	r2, [r3, #22]
		}
	}
	return tp_dev.sta&TP_PRES_DOWN;
 8003c22:	4b08      	ldr	r3, [pc, #32]	@ (8003c44 <TP_Scan+0x128>)
 8003c24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c28:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8003c2c:	b2db      	uxtb	r3, r3
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3708      	adds	r7, #8
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	40020800 	.word	0x40020800
 8003c3c:	20000022 	.word	0x20000022
 8003c40:	20000018 	.word	0x20000018
 8003c44:	2000000c 	.word	0x2000000c

08003c48 <TP_Save_Adjdata>:


#define SAVE_ADDR_BASE 0

static void TP_Save_Adjdata(void)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	af00      	add	r7, sp, #0
	at24c_Write(SAVE_ADDR_BASE,(uint8_t*)&tp_dev.xfac,14);
 8003c4c:	220e      	movs	r2, #14
 8003c4e:	4905      	ldr	r1, [pc, #20]	@ (8003c64 <TP_Save_Adjdata+0x1c>)
 8003c50:	2000      	movs	r0, #0
 8003c52:	f7fd facf 	bl	80011f4 <at24c_Write>
	at24c_WriteOneByte(SAVE_ADDR_BASE+14,DFT_SCAN_DIR);
 8003c56:	2100      	movs	r1, #0
 8003c58:	200e      	movs	r0, #14
 8003c5a:	f7fd fa6b 	bl	8001134 <at24c_WriteOneByte>
}
 8003c5e:	bf00      	nop
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	bf00      	nop
 8003c64:	20000030 	.word	0x20000030

08003c68 <TP_Get_Adjdata>:

static uint8_t TP_Get_Adjdata(void)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b082      	sub	sp, #8
 8003c6c:	af00      	add	r7, sp, #0
	uint8_t temp = 0;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	71fb      	strb	r3, [r7, #7]
	temp=at24c_ReadOneByte(SAVE_ADDR_BASE+14);
 8003c72:	200e      	movs	r0, #14
 8003c74:	f7fd fa42 	bl	80010fc <at24c_ReadOneByte>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	71fb      	strb	r3, [r7, #7]

	if(temp==DFT_SCAN_DIR)
 8003c7c:	79fb      	ldrb	r3, [r7, #7]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d106      	bne.n	8003c90 <TP_Get_Adjdata+0x28>
 	{
		at24c_Read(SAVE_ADDR_BASE,(uint8_t*)&tp_dev.xfac,14);
 8003c82:	220e      	movs	r2, #14
 8003c84:	4905      	ldr	r1, [pc, #20]	@ (8003c9c <TP_Get_Adjdata+0x34>)
 8003c86:	2000      	movs	r0, #0
 8003c88:	f7fd fa95 	bl	80011b6 <at24c_Read>
		return 1;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e000      	b.n	8003c92 <TP_Get_Adjdata+0x2a>
	}
	return 0;
 8003c90:	2300      	movs	r3, #0
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	3708      	adds	r7, #8
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}
 8003c9a:	bf00      	nop
 8003c9c:	20000030 	.word	0x20000030

08003ca0 <touch_Adjust>:


void touch_Adjust(void)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b08e      	sub	sp, #56	@ 0x38
 8003ca4:	af04      	add	r7, sp, #16
	uint16_t pos_temp[4][2];
	uint8_t  cnt=0;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint16_t d1,d2;
	uint32_t tem1,tem2;
	double fac;
 	cnt=0;
 8003cac:	2300      	movs	r3, #0
 8003cae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 	lcd_Fill(0,0,lcddev.width,lcddev.height,WHITE);
 8003cb2:	4b5f      	ldr	r3, [pc, #380]	@ (8003e30 <touch_Adjust+0x190>)
 8003cb4:	881a      	ldrh	r2, [r3, #0]
 8003cb6:	4b5e      	ldr	r3, [pc, #376]	@ (8003e30 <touch_Adjust+0x190>)
 8003cb8:	885b      	ldrh	r3, [r3, #2]
 8003cba:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003cbe:	9100      	str	r1, [sp, #0]
 8003cc0:	2100      	movs	r1, #0
 8003cc2:	2000      	movs	r0, #0
 8003cc4:	f7fd fdee 	bl	80018a4 <lcd_Fill>
 	lcd_ShowStr(5,40,"Please adjust the screen",RED,WHITE,16,0);
 8003cc8:	2300      	movs	r3, #0
 8003cca:	9302      	str	r3, [sp, #8]
 8003ccc:	2310      	movs	r3, #16
 8003cce:	9301      	str	r3, [sp, #4]
 8003cd0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003cd4:	9300      	str	r3, [sp, #0]
 8003cd6:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8003cda:	4a56      	ldr	r2, [pc, #344]	@ (8003e34 <touch_Adjust+0x194>)
 8003cdc:	2128      	movs	r1, #40	@ 0x28
 8003cde:	2005      	movs	r0, #5
 8003ce0:	f7fe f9fc 	bl	80020dc <lcd_ShowStr>
 	lcd_ShowStr(5,65,"by touching the marked",RED,WHITE,16,0);
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	9302      	str	r3, [sp, #8]
 8003ce8:	2310      	movs	r3, #16
 8003cea:	9301      	str	r3, [sp, #4]
 8003cec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003cf0:	9300      	str	r3, [sp, #0]
 8003cf2:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8003cf6:	4a50      	ldr	r2, [pc, #320]	@ (8003e38 <touch_Adjust+0x198>)
 8003cf8:	2141      	movs	r1, #65	@ 0x41
 8003cfa:	2005      	movs	r0, #5
 8003cfc:	f7fe f9ee 	bl	80020dc <lcd_ShowStr>
 	lcd_ShowStr(5,90,"points one by one",RED,WHITE,16,0);
 8003d00:	2300      	movs	r3, #0
 8003d02:	9302      	str	r3, [sp, #8]
 8003d04:	2310      	movs	r3, #16
 8003d06:	9301      	str	r3, [sp, #4]
 8003d08:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003d0c:	9300      	str	r3, [sp, #0]
 8003d0e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8003d12:	4a4a      	ldr	r2, [pc, #296]	@ (8003e3c <touch_Adjust+0x19c>)
 8003d14:	215a      	movs	r1, #90	@ 0x5a
 8003d16:	2005      	movs	r0, #5
 8003d18:	f7fe f9e0 	bl	80020dc <lcd_ShowStr>
	TP_Drow_Touch_Point(20,20,RED);
 8003d1c:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8003d20:	2114      	movs	r1, #20
 8003d22:	2014      	movs	r0, #20
 8003d24:	f7ff fea2 	bl	8003a6c <TP_Drow_Touch_Point>
	tp_dev.sta=0;
 8003d28:	4b45      	ldr	r3, [pc, #276]	@ (8003e40 <touch_Adjust+0x1a0>)
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	f883 2020 	strb.w	r2, [r3, #32]
	tp_dev.xfac=0;
 8003d30:	4b43      	ldr	r3, [pc, #268]	@ (8003e40 <touch_Adjust+0x1a0>)
 8003d32:	f04f 0200 	mov.w	r2, #0
 8003d36:	625a      	str	r2, [r3, #36]	@ 0x24
	while(1)
	{
		HAL_Delay(50);
 8003d38:	2032      	movs	r0, #50	@ 0x32
 8003d3a:	f000 fc63 	bl	8004604 <HAL_Delay>
		tp_dev.scan(1);
 8003d3e:	4b40      	ldr	r3, [pc, #256]	@ (8003e40 <touch_Adjust+0x1a0>)
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	2001      	movs	r0, #1
 8003d44:	4798      	blx	r3
		if((tp_dev.sta&0xc0)==TP_CATH_PRES)
 8003d46:	4b3e      	ldr	r3, [pc, #248]	@ (8003e40 <touch_Adjust+0x1a0>)
 8003d48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d4c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003d50:	2b40      	cmp	r3, #64	@ 0x40
 8003d52:	d1f1      	bne.n	8003d38 <touch_Adjust+0x98>
		{
			tp_dev.sta&=~(1<<6);
 8003d54:	4b3a      	ldr	r3, [pc, #232]	@ (8003e40 <touch_Adjust+0x1a0>)
 8003d56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d5e:	b2da      	uxtb	r2, r3
 8003d60:	4b37      	ldr	r3, [pc, #220]	@ (8003e40 <touch_Adjust+0x1a0>)
 8003d62:	f883 2020 	strb.w	r2, [r3, #32]

			pos_temp[cnt][0]=tp_dev.x[0];
 8003d66:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003d6a:	4a35      	ldr	r2, [pc, #212]	@ (8003e40 <touch_Adjust+0x1a0>)
 8003d6c:	8992      	ldrh	r2, [r2, #12]
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	3328      	adds	r3, #40	@ 0x28
 8003d72:	443b      	add	r3, r7
 8003d74:	f823 2c28 	strh.w	r2, [r3, #-40]
			pos_temp[cnt][1]=tp_dev.y[0];
 8003d78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003d7c:	4a30      	ldr	r2, [pc, #192]	@ (8003e40 <touch_Adjust+0x1a0>)
 8003d7e:	8ad2      	ldrh	r2, [r2, #22]
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	3328      	adds	r3, #40	@ 0x28
 8003d84:	443b      	add	r3, r7
 8003d86:	f823 2c26 	strh.w	r2, [r3, #-38]
			cnt++;
 8003d8a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003d8e:	3301      	adds	r3, #1
 8003d90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			switch(cnt)
 8003d94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003d98:	3b01      	subs	r3, #1
 8003d9a:	2b03      	cmp	r3, #3
 8003d9c:	d8cc      	bhi.n	8003d38 <touch_Adjust+0x98>
 8003d9e:	a201      	add	r2, pc, #4	@ (adr r2, 8003da4 <touch_Adjust+0x104>)
 8003da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003da4:	08003db5 	.word	0x08003db5
 8003da8:	08003dd7 	.word	0x08003dd7
 8003dac:	08003e01 	.word	0x08003e01
 8003db0:	08003e45 	.word	0x08003e45
			{
				case 1:
					TP_Drow_Touch_Point(20,20,WHITE);
 8003db4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003db8:	2114      	movs	r1, #20
 8003dba:	2014      	movs	r0, #20
 8003dbc:	f7ff fe56 	bl	8003a6c <TP_Drow_Touch_Point>
					TP_Drow_Touch_Point(lcddev.width-20,20,RED);
 8003dc0:	4b1b      	ldr	r3, [pc, #108]	@ (8003e30 <touch_Adjust+0x190>)
 8003dc2:	881b      	ldrh	r3, [r3, #0]
 8003dc4:	3b14      	subs	r3, #20
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8003dcc:	2114      	movs	r1, #20
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f7ff fe4c 	bl	8003a6c <TP_Drow_Touch_Point>
					break;
 8003dd4:	e319      	b.n	800440a <touch_Adjust+0x76a>
				case 2:
 					TP_Drow_Touch_Point(lcddev.width-20,20,WHITE);
 8003dd6:	4b16      	ldr	r3, [pc, #88]	@ (8003e30 <touch_Adjust+0x190>)
 8003dd8:	881b      	ldrh	r3, [r3, #0]
 8003dda:	3b14      	subs	r3, #20
 8003ddc:	b29b      	uxth	r3, r3
 8003dde:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003de2:	2114      	movs	r1, #20
 8003de4:	4618      	mov	r0, r3
 8003de6:	f7ff fe41 	bl	8003a6c <TP_Drow_Touch_Point>
					TP_Drow_Touch_Point(20,lcddev.height-20,RED);
 8003dea:	4b11      	ldr	r3, [pc, #68]	@ (8003e30 <touch_Adjust+0x190>)
 8003dec:	885b      	ldrh	r3, [r3, #2]
 8003dee:	3b14      	subs	r3, #20
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8003df6:	4619      	mov	r1, r3
 8003df8:	2014      	movs	r0, #20
 8003dfa:	f7ff fe37 	bl	8003a6c <TP_Drow_Touch_Point>
					break;
 8003dfe:	e304      	b.n	800440a <touch_Adjust+0x76a>
				case 3:
 					TP_Drow_Touch_Point(20,lcddev.height-20,WHITE);
 8003e00:	4b0b      	ldr	r3, [pc, #44]	@ (8003e30 <touch_Adjust+0x190>)
 8003e02:	885b      	ldrh	r3, [r3, #2]
 8003e04:	3b14      	subs	r3, #20
 8003e06:	b29b      	uxth	r3, r3
 8003e08:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003e0c:	4619      	mov	r1, r3
 8003e0e:	2014      	movs	r0, #20
 8003e10:	f7ff fe2c 	bl	8003a6c <TP_Drow_Touch_Point>
 					TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,RED);
 8003e14:	4b06      	ldr	r3, [pc, #24]	@ (8003e30 <touch_Adjust+0x190>)
 8003e16:	881b      	ldrh	r3, [r3, #0]
 8003e18:	3b14      	subs	r3, #20
 8003e1a:	b298      	uxth	r0, r3
 8003e1c:	4b04      	ldr	r3, [pc, #16]	@ (8003e30 <touch_Adjust+0x190>)
 8003e1e:	885b      	ldrh	r3, [r3, #2]
 8003e20:	3b14      	subs	r3, #20
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8003e28:	4619      	mov	r1, r3
 8003e2a:	f7ff fe1f 	bl	8003a6c <TP_Drow_Touch_Point>
					break;
 8003e2e:	e2ec      	b.n	800440a <touch_Adjust+0x76a>
 8003e30:	20000214 	.word	0x20000214
 8003e34:	08009bf0 	.word	0x08009bf0
 8003e38:	08009c0c 	.word	0x08009c0c
 8003e3c:	08009c24 	.word	0x08009c24
 8003e40:	2000000c 	.word	0x2000000c
				case 4:
					tem1=abs(pos_temp[0][0]-pos_temp[1][0]);
 8003e44:	883b      	ldrh	r3, [r7, #0]
 8003e46:	461a      	mov	r2, r3
 8003e48:	88bb      	ldrh	r3, [r7, #4]
 8003e4a:	1ad3      	subs	r3, r2, r3
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	bfb8      	it	lt
 8003e50:	425b      	neglt	r3, r3
 8003e52:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[0][1]-pos_temp[1][1]);
 8003e54:	887b      	ldrh	r3, [r7, #2]
 8003e56:	461a      	mov	r2, r3
 8003e58:	88fb      	ldrh	r3, [r7, #6]
 8003e5a:	1ad3      	subs	r3, r2, r3
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	bfb8      	it	lt
 8003e60:	425b      	neglt	r3, r3
 8003e62:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 8003e64:	6a3b      	ldr	r3, [r7, #32]
 8003e66:	fb03 f303 	mul.w	r3, r3, r3
 8003e6a:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 8003e6c:	69fb      	ldr	r3, [r7, #28]
 8003e6e:	fb03 f303 	mul.w	r3, r3, r3
 8003e72:	61fb      	str	r3, [r7, #28]
					d1=sqrt(tem1+tem2);
 8003e74:	6a3a      	ldr	r2, [r7, #32]
 8003e76:	69fb      	ldr	r3, [r7, #28]
 8003e78:	4413      	add	r3, r2
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f7fc fb3a 	bl	80004f4 <__aeabi_ui2d>
 8003e80:	4602      	mov	r2, r0
 8003e82:	460b      	mov	r3, r1
 8003e84:	ec43 2b10 	vmov	d0, r2, r3
 8003e88:	f005 fd78 	bl	800997c <sqrt>
 8003e8c:	ec53 2b10 	vmov	r2, r3, d0
 8003e90:	4610      	mov	r0, r2
 8003e92:	4619      	mov	r1, r3
 8003e94:	f7fc fe58 	bl	8000b48 <__aeabi_d2uiz>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	837b      	strh	r3, [r7, #26]

					tem1=abs(pos_temp[2][0]-pos_temp[3][0]);
 8003e9c:	893b      	ldrh	r3, [r7, #8]
 8003e9e:	461a      	mov	r2, r3
 8003ea0:	89bb      	ldrh	r3, [r7, #12]
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	bfb8      	it	lt
 8003ea8:	425b      	neglt	r3, r3
 8003eaa:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[2][1]-pos_temp[3][1]);
 8003eac:	897b      	ldrh	r3, [r7, #10]
 8003eae:	461a      	mov	r2, r3
 8003eb0:	89fb      	ldrh	r3, [r7, #14]
 8003eb2:	1ad3      	subs	r3, r2, r3
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	bfb8      	it	lt
 8003eb8:	425b      	neglt	r3, r3
 8003eba:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 8003ebc:	6a3b      	ldr	r3, [r7, #32]
 8003ebe:	fb03 f303 	mul.w	r3, r3, r3
 8003ec2:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	fb03 f303 	mul.w	r3, r3, r3
 8003eca:	61fb      	str	r3, [r7, #28]
					d2=sqrt(tem1+tem2);
 8003ecc:	6a3a      	ldr	r2, [r7, #32]
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	4413      	add	r3, r2
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f7fc fb0e 	bl	80004f4 <__aeabi_ui2d>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	460b      	mov	r3, r1
 8003edc:	ec43 2b10 	vmov	d0, r2, r3
 8003ee0:	f005 fd4c 	bl	800997c <sqrt>
 8003ee4:	ec53 2b10 	vmov	r2, r3, d0
 8003ee8:	4610      	mov	r0, r2
 8003eea:	4619      	mov	r1, r3
 8003eec:	f7fc fe2c 	bl	8000b48 <__aeabi_d2uiz>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	833b      	strh	r3, [r7, #24]
					fac=(float)d1/d2;
 8003ef4:	8b7b      	ldrh	r3, [r7, #26]
 8003ef6:	ee07 3a90 	vmov	s15, r3
 8003efa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003efe:	8b3b      	ldrh	r3, [r7, #24]
 8003f00:	ee07 3a90 	vmov	s15, r3
 8003f04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f08:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003f0c:	ee16 0a90 	vmov	r0, s13
 8003f10:	f7fc fb12 	bl	8000538 <__aeabi_f2d>
 8003f14:	4602      	mov	r2, r0
 8003f16:	460b      	mov	r3, r1
 8003f18:	e9c7 2304 	strd	r2, r3, [r7, #16]
					if(fac<0.95||fac>1.05||d1==0||d2==0)
 8003f1c:	a384      	add	r3, pc, #528	@ (adr r3, 8004130 <touch_Adjust+0x490>)
 8003f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f22:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003f26:	f7fc fdd1 	bl	8000acc <__aeabi_dcmplt>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d10f      	bne.n	8003f50 <touch_Adjust+0x2b0>
 8003f30:	a381      	add	r3, pc, #516	@ (adr r3, 8004138 <touch_Adjust+0x498>)
 8003f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f36:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003f3a:	f7fc fde5 	bl	8000b08 <__aeabi_dcmpgt>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d105      	bne.n	8003f50 <touch_Adjust+0x2b0>
 8003f44:	8b7b      	ldrh	r3, [r7, #26]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d002      	beq.n	8003f50 <touch_Adjust+0x2b0>
 8003f4a:	8b3b      	ldrh	r3, [r7, #24]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d136      	bne.n	8003fbe <touch_Adjust+0x31e>
					{
						cnt=0;
 8003f50:	2300      	movs	r3, #0
 8003f52:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 				    TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,WHITE);
 8003f56:	4b7a      	ldr	r3, [pc, #488]	@ (8004140 <touch_Adjust+0x4a0>)
 8003f58:	881b      	ldrh	r3, [r3, #0]
 8003f5a:	3b14      	subs	r3, #20
 8003f5c:	b298      	uxth	r0, r3
 8003f5e:	4b78      	ldr	r3, [pc, #480]	@ (8004140 <touch_Adjust+0x4a0>)
 8003f60:	885b      	ldrh	r3, [r3, #2]
 8003f62:	3b14      	subs	r3, #20
 8003f64:	b29b      	uxth	r3, r3
 8003f66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003f6a:	4619      	mov	r1, r3
 8003f6c:	f7ff fd7e 	bl	8003a6c <TP_Drow_Touch_Point>
   	 				TP_Drow_Touch_Point(20,20,RED);
 8003f70:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8003f74:	2114      	movs	r1, #20
 8003f76:	2014      	movs	r0, #20
 8003f78:	f7ff fd78 	bl	8003a6c <TP_Drow_Touch_Point>
						lcd_ShowStr(5,40,"Touch Adjust Failed!          ",RED,WHITE,16,0);
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	9302      	str	r3, [sp, #8]
 8003f80:	2310      	movs	r3, #16
 8003f82:	9301      	str	r3, [sp, #4]
 8003f84:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003f88:	9300      	str	r3, [sp, #0]
 8003f8a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8003f8e:	4a6d      	ldr	r2, [pc, #436]	@ (8004144 <touch_Adjust+0x4a4>)
 8003f90:	2128      	movs	r1, #40	@ 0x28
 8003f92:	2005      	movs	r0, #5
 8003f94:	f7fe f8a2 	bl	80020dc <lcd_ShowStr>
						lcd_ShowStr(5,60,"Please Adjust Again!         ",RED,WHITE,16,0);
 8003f98:	2300      	movs	r3, #0
 8003f9a:	9302      	str	r3, [sp, #8]
 8003f9c:	2310      	movs	r3, #16
 8003f9e:	9301      	str	r3, [sp, #4]
 8003fa0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003fa4:	9300      	str	r3, [sp, #0]
 8003fa6:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8003faa:	4a67      	ldr	r2, [pc, #412]	@ (8004148 <touch_Adjust+0x4a8>)
 8003fac:	213c      	movs	r1, #60	@ 0x3c
 8003fae:	2005      	movs	r0, #5
 8003fb0:	f7fe f894 	bl	80020dc <lcd_ShowStr>
						HAL_Delay(1000);
 8003fb4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003fb8:	f000 fb24 	bl	8004604 <HAL_Delay>
 						continue;
 8003fbc:	e225      	b.n	800440a <touch_Adjust+0x76a>
					}
					tem1=abs(pos_temp[0][0]-pos_temp[2][0]);
 8003fbe:	883b      	ldrh	r3, [r7, #0]
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	893b      	ldrh	r3, [r7, #8]
 8003fc4:	1ad3      	subs	r3, r2, r3
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	bfb8      	it	lt
 8003fca:	425b      	neglt	r3, r3
 8003fcc:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[0][1]-pos_temp[2][1]);
 8003fce:	887b      	ldrh	r3, [r7, #2]
 8003fd0:	461a      	mov	r2, r3
 8003fd2:	897b      	ldrh	r3, [r7, #10]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	bfb8      	it	lt
 8003fda:	425b      	neglt	r3, r3
 8003fdc:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 8003fde:	6a3b      	ldr	r3, [r7, #32]
 8003fe0:	fb03 f303 	mul.w	r3, r3, r3
 8003fe4:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 8003fe6:	69fb      	ldr	r3, [r7, #28]
 8003fe8:	fb03 f303 	mul.w	r3, r3, r3
 8003fec:	61fb      	str	r3, [r7, #28]
					d1=sqrt(tem1+tem2);
 8003fee:	6a3a      	ldr	r2, [r7, #32]
 8003ff0:	69fb      	ldr	r3, [r7, #28]
 8003ff2:	4413      	add	r3, r2
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f7fc fa7d 	bl	80004f4 <__aeabi_ui2d>
 8003ffa:	4602      	mov	r2, r0
 8003ffc:	460b      	mov	r3, r1
 8003ffe:	ec43 2b10 	vmov	d0, r2, r3
 8004002:	f005 fcbb 	bl	800997c <sqrt>
 8004006:	ec53 2b10 	vmov	r2, r3, d0
 800400a:	4610      	mov	r0, r2
 800400c:	4619      	mov	r1, r3
 800400e:	f7fc fd9b 	bl	8000b48 <__aeabi_d2uiz>
 8004012:	4603      	mov	r3, r0
 8004014:	837b      	strh	r3, [r7, #26]

					tem1=abs(pos_temp[1][0]-pos_temp[3][0]);
 8004016:	88bb      	ldrh	r3, [r7, #4]
 8004018:	461a      	mov	r2, r3
 800401a:	89bb      	ldrh	r3, [r7, #12]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	2b00      	cmp	r3, #0
 8004020:	bfb8      	it	lt
 8004022:	425b      	neglt	r3, r3
 8004024:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[1][1]-pos_temp[3][1]);
 8004026:	88fb      	ldrh	r3, [r7, #6]
 8004028:	461a      	mov	r2, r3
 800402a:	89fb      	ldrh	r3, [r7, #14]
 800402c:	1ad3      	subs	r3, r2, r3
 800402e:	2b00      	cmp	r3, #0
 8004030:	bfb8      	it	lt
 8004032:	425b      	neglt	r3, r3
 8004034:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 8004036:	6a3b      	ldr	r3, [r7, #32]
 8004038:	fb03 f303 	mul.w	r3, r3, r3
 800403c:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 800403e:	69fb      	ldr	r3, [r7, #28]
 8004040:	fb03 f303 	mul.w	r3, r3, r3
 8004044:	61fb      	str	r3, [r7, #28]
					d2=sqrt(tem1+tem2);
 8004046:	6a3a      	ldr	r2, [r7, #32]
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	4413      	add	r3, r2
 800404c:	4618      	mov	r0, r3
 800404e:	f7fc fa51 	bl	80004f4 <__aeabi_ui2d>
 8004052:	4602      	mov	r2, r0
 8004054:	460b      	mov	r3, r1
 8004056:	ec43 2b10 	vmov	d0, r2, r3
 800405a:	f005 fc8f 	bl	800997c <sqrt>
 800405e:	ec53 2b10 	vmov	r2, r3, d0
 8004062:	4610      	mov	r0, r2
 8004064:	4619      	mov	r1, r3
 8004066:	f7fc fd6f 	bl	8000b48 <__aeabi_d2uiz>
 800406a:	4603      	mov	r3, r0
 800406c:	833b      	strh	r3, [r7, #24]
					fac=(float)d1/d2;
 800406e:	8b7b      	ldrh	r3, [r7, #26]
 8004070:	ee07 3a90 	vmov	s15, r3
 8004074:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004078:	8b3b      	ldrh	r3, [r7, #24]
 800407a:	ee07 3a90 	vmov	s15, r3
 800407e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004082:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004086:	ee16 0a90 	vmov	r0, s13
 800408a:	f7fc fa55 	bl	8000538 <__aeabi_f2d>
 800408e:	4602      	mov	r2, r0
 8004090:	460b      	mov	r3, r1
 8004092:	e9c7 2304 	strd	r2, r3, [r7, #16]
					if(fac<0.95||fac>1.05)
 8004096:	a326      	add	r3, pc, #152	@ (adr r3, 8004130 <touch_Adjust+0x490>)
 8004098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800409c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80040a0:	f7fc fd14 	bl	8000acc <__aeabi_dcmplt>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d109      	bne.n	80040be <touch_Adjust+0x41e>
 80040aa:	a323      	add	r3, pc, #140	@ (adr r3, 8004138 <touch_Adjust+0x498>)
 80040ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040b0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80040b4:	f7fc fd28 	bl	8000b08 <__aeabi_dcmpgt>
 80040b8:	4603      	mov	r3, r0
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d046      	beq.n	800414c <touch_Adjust+0x4ac>
					{
						cnt=0;
 80040be:	2300      	movs	r3, #0
 80040c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 				    TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,WHITE);
 80040c4:	4b1e      	ldr	r3, [pc, #120]	@ (8004140 <touch_Adjust+0x4a0>)
 80040c6:	881b      	ldrh	r3, [r3, #0]
 80040c8:	3b14      	subs	r3, #20
 80040ca:	b298      	uxth	r0, r3
 80040cc:	4b1c      	ldr	r3, [pc, #112]	@ (8004140 <touch_Adjust+0x4a0>)
 80040ce:	885b      	ldrh	r3, [r3, #2]
 80040d0:	3b14      	subs	r3, #20
 80040d2:	b29b      	uxth	r3, r3
 80040d4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80040d8:	4619      	mov	r1, r3
 80040da:	f7ff fcc7 	bl	8003a6c <TP_Drow_Touch_Point>
   	 				TP_Drow_Touch_Point(20,20,RED);
 80040de:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80040e2:	2114      	movs	r1, #20
 80040e4:	2014      	movs	r0, #20
 80040e6:	f7ff fcc1 	bl	8003a6c <TP_Drow_Touch_Point>
						lcd_ShowStr(5,40,"Touch Adjust Failed!          ",RED,WHITE,16,0);
 80040ea:	2300      	movs	r3, #0
 80040ec:	9302      	str	r3, [sp, #8]
 80040ee:	2310      	movs	r3, #16
 80040f0:	9301      	str	r3, [sp, #4]
 80040f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80040f6:	9300      	str	r3, [sp, #0]
 80040f8:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80040fc:	4a11      	ldr	r2, [pc, #68]	@ (8004144 <touch_Adjust+0x4a4>)
 80040fe:	2128      	movs	r1, #40	@ 0x28
 8004100:	2005      	movs	r0, #5
 8004102:	f7fd ffeb 	bl	80020dc <lcd_ShowStr>
						lcd_ShowStr(5,60,"Please Adjust Again!         ",RED,WHITE,16,0);
 8004106:	2300      	movs	r3, #0
 8004108:	9302      	str	r3, [sp, #8]
 800410a:	2310      	movs	r3, #16
 800410c:	9301      	str	r3, [sp, #4]
 800410e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004112:	9300      	str	r3, [sp, #0]
 8004114:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8004118:	4a0b      	ldr	r2, [pc, #44]	@ (8004148 <touch_Adjust+0x4a8>)
 800411a:	213c      	movs	r1, #60	@ 0x3c
 800411c:	2005      	movs	r0, #5
 800411e:	f7fd ffdd 	bl	80020dc <lcd_ShowStr>
						HAL_Delay(1000);
 8004122:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004126:	f000 fa6d 	bl	8004604 <HAL_Delay>
						continue;
 800412a:	e16e      	b.n	800440a <touch_Adjust+0x76a>
 800412c:	f3af 8000 	nop.w
 8004130:	66666666 	.word	0x66666666
 8004134:	3fee6666 	.word	0x3fee6666
 8004138:	cccccccd 	.word	0xcccccccd
 800413c:	3ff0cccc 	.word	0x3ff0cccc
 8004140:	20000214 	.word	0x20000214
 8004144:	08009c38 	.word	0x08009c38
 8004148:	08009c58 	.word	0x08009c58
					}

					tem1=abs(pos_temp[1][0]-pos_temp[2][0]);
 800414c:	88bb      	ldrh	r3, [r7, #4]
 800414e:	461a      	mov	r2, r3
 8004150:	893b      	ldrh	r3, [r7, #8]
 8004152:	1ad3      	subs	r3, r2, r3
 8004154:	2b00      	cmp	r3, #0
 8004156:	bfb8      	it	lt
 8004158:	425b      	neglt	r3, r3
 800415a:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[1][1]-pos_temp[2][1]);
 800415c:	88fb      	ldrh	r3, [r7, #6]
 800415e:	461a      	mov	r2, r3
 8004160:	897b      	ldrh	r3, [r7, #10]
 8004162:	1ad3      	subs	r3, r2, r3
 8004164:	2b00      	cmp	r3, #0
 8004166:	bfb8      	it	lt
 8004168:	425b      	neglt	r3, r3
 800416a:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 800416c:	6a3b      	ldr	r3, [r7, #32]
 800416e:	fb03 f303 	mul.w	r3, r3, r3
 8004172:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 8004174:	69fb      	ldr	r3, [r7, #28]
 8004176:	fb03 f303 	mul.w	r3, r3, r3
 800417a:	61fb      	str	r3, [r7, #28]
					d1=sqrt(tem1+tem2);
 800417c:	6a3a      	ldr	r2, [r7, #32]
 800417e:	69fb      	ldr	r3, [r7, #28]
 8004180:	4413      	add	r3, r2
 8004182:	4618      	mov	r0, r3
 8004184:	f7fc f9b6 	bl	80004f4 <__aeabi_ui2d>
 8004188:	4602      	mov	r2, r0
 800418a:	460b      	mov	r3, r1
 800418c:	ec43 2b10 	vmov	d0, r2, r3
 8004190:	f005 fbf4 	bl	800997c <sqrt>
 8004194:	ec53 2b10 	vmov	r2, r3, d0
 8004198:	4610      	mov	r0, r2
 800419a:	4619      	mov	r1, r3
 800419c:	f7fc fcd4 	bl	8000b48 <__aeabi_d2uiz>
 80041a0:	4603      	mov	r3, r0
 80041a2:	837b      	strh	r3, [r7, #26]

					tem1=abs(pos_temp[0][0]-pos_temp[3][0]);
 80041a4:	883b      	ldrh	r3, [r7, #0]
 80041a6:	461a      	mov	r2, r3
 80041a8:	89bb      	ldrh	r3, [r7, #12]
 80041aa:	1ad3      	subs	r3, r2, r3
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	bfb8      	it	lt
 80041b0:	425b      	neglt	r3, r3
 80041b2:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[0][1]-pos_temp[3][1]);
 80041b4:	887b      	ldrh	r3, [r7, #2]
 80041b6:	461a      	mov	r2, r3
 80041b8:	89fb      	ldrh	r3, [r7, #14]
 80041ba:	1ad3      	subs	r3, r2, r3
 80041bc:	2b00      	cmp	r3, #0
 80041be:	bfb8      	it	lt
 80041c0:	425b      	neglt	r3, r3
 80041c2:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 80041c4:	6a3b      	ldr	r3, [r7, #32]
 80041c6:	fb03 f303 	mul.w	r3, r3, r3
 80041ca:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 80041cc:	69fb      	ldr	r3, [r7, #28]
 80041ce:	fb03 f303 	mul.w	r3, r3, r3
 80041d2:	61fb      	str	r3, [r7, #28]
					d2=sqrt(tem1+tem2);
 80041d4:	6a3a      	ldr	r2, [r7, #32]
 80041d6:	69fb      	ldr	r3, [r7, #28]
 80041d8:	4413      	add	r3, r2
 80041da:	4618      	mov	r0, r3
 80041dc:	f7fc f98a 	bl	80004f4 <__aeabi_ui2d>
 80041e0:	4602      	mov	r2, r0
 80041e2:	460b      	mov	r3, r1
 80041e4:	ec43 2b10 	vmov	d0, r2, r3
 80041e8:	f005 fbc8 	bl	800997c <sqrt>
 80041ec:	ec53 2b10 	vmov	r2, r3, d0
 80041f0:	4610      	mov	r0, r2
 80041f2:	4619      	mov	r1, r3
 80041f4:	f7fc fca8 	bl	8000b48 <__aeabi_d2uiz>
 80041f8:	4603      	mov	r3, r0
 80041fa:	833b      	strh	r3, [r7, #24]
					fac=(float)d1/d2;
 80041fc:	8b7b      	ldrh	r3, [r7, #26]
 80041fe:	ee07 3a90 	vmov	s15, r3
 8004202:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004206:	8b3b      	ldrh	r3, [r7, #24]
 8004208:	ee07 3a90 	vmov	s15, r3
 800420c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004210:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004214:	ee16 0a90 	vmov	r0, s13
 8004218:	f7fc f98e 	bl	8000538 <__aeabi_f2d>
 800421c:	4602      	mov	r2, r0
 800421e:	460b      	mov	r3, r1
 8004220:	e9c7 2304 	strd	r2, r3, [r7, #16]
					if(fac<0.95||fac>1.05)
 8004224:	a383      	add	r3, pc, #524	@ (adr r3, 8004434 <touch_Adjust+0x794>)
 8004226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800422a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800422e:	f7fc fc4d 	bl	8000acc <__aeabi_dcmplt>
 8004232:	4603      	mov	r3, r0
 8004234:	2b00      	cmp	r3, #0
 8004236:	d109      	bne.n	800424c <touch_Adjust+0x5ac>
 8004238:	a380      	add	r3, pc, #512	@ (adr r3, 800443c <touch_Adjust+0x79c>)
 800423a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800423e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004242:	f7fc fc61 	bl	8000b08 <__aeabi_dcmpgt>
 8004246:	4603      	mov	r3, r0
 8004248:	2b00      	cmp	r3, #0
 800424a:	d036      	beq.n	80042ba <touch_Adjust+0x61a>
					{
						cnt=0;
 800424c:	2300      	movs	r3, #0
 800424e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 				    TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,WHITE);
 8004252:	4b71      	ldr	r3, [pc, #452]	@ (8004418 <touch_Adjust+0x778>)
 8004254:	881b      	ldrh	r3, [r3, #0]
 8004256:	3b14      	subs	r3, #20
 8004258:	b298      	uxth	r0, r3
 800425a:	4b6f      	ldr	r3, [pc, #444]	@ (8004418 <touch_Adjust+0x778>)
 800425c:	885b      	ldrh	r3, [r3, #2]
 800425e:	3b14      	subs	r3, #20
 8004260:	b29b      	uxth	r3, r3
 8004262:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004266:	4619      	mov	r1, r3
 8004268:	f7ff fc00 	bl	8003a6c <TP_Drow_Touch_Point>
   	 				TP_Drow_Touch_Point(20,20,RED);
 800426c:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8004270:	2114      	movs	r1, #20
 8004272:	2014      	movs	r0, #20
 8004274:	f7ff fbfa 	bl	8003a6c <TP_Drow_Touch_Point>
						lcd_ShowStr(5,40,"Touch Adjust Failed!          ",RED,WHITE,16,0);
 8004278:	2300      	movs	r3, #0
 800427a:	9302      	str	r3, [sp, #8]
 800427c:	2310      	movs	r3, #16
 800427e:	9301      	str	r3, [sp, #4]
 8004280:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004284:	9300      	str	r3, [sp, #0]
 8004286:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800428a:	4a64      	ldr	r2, [pc, #400]	@ (800441c <touch_Adjust+0x77c>)
 800428c:	2128      	movs	r1, #40	@ 0x28
 800428e:	2005      	movs	r0, #5
 8004290:	f7fd ff24 	bl	80020dc <lcd_ShowStr>
						lcd_ShowStr(5,60,"Please Adjust Again!         ",RED,WHITE,16,0);
 8004294:	2300      	movs	r3, #0
 8004296:	9302      	str	r3, [sp, #8]
 8004298:	2310      	movs	r3, #16
 800429a:	9301      	str	r3, [sp, #4]
 800429c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80042a0:	9300      	str	r3, [sp, #0]
 80042a2:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80042a6:	4a5e      	ldr	r2, [pc, #376]	@ (8004420 <touch_Adjust+0x780>)
 80042a8:	213c      	movs	r1, #60	@ 0x3c
 80042aa:	2005      	movs	r0, #5
 80042ac:	f7fd ff16 	bl	80020dc <lcd_ShowStr>

						HAL_Delay(1000);
 80042b0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80042b4:	f000 f9a6 	bl	8004604 <HAL_Delay>
 							continue;
 80042b8:	e0a7      	b.n	800440a <touch_Adjust+0x76a>
					}
					tp_dev.xfac=(float)(lcddev.width-40)/(pos_temp[1][0]-pos_temp[0][0]);
 80042ba:	4b57      	ldr	r3, [pc, #348]	@ (8004418 <touch_Adjust+0x778>)
 80042bc:	881b      	ldrh	r3, [r3, #0]
 80042be:	3b28      	subs	r3, #40	@ 0x28
 80042c0:	ee07 3a90 	vmov	s15, r3
 80042c4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80042c8:	88bb      	ldrh	r3, [r7, #4]
 80042ca:	461a      	mov	r2, r3
 80042cc:	883b      	ldrh	r3, [r7, #0]
 80042ce:	1ad3      	subs	r3, r2, r3
 80042d0:	ee07 3a90 	vmov	s15, r3
 80042d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80042d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80042dc:	4b51      	ldr	r3, [pc, #324]	@ (8004424 <touch_Adjust+0x784>)
 80042de:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
					tp_dev.xoff=(lcddev.width-tp_dev.xfac*(pos_temp[1][0]+pos_temp[0][0]))/2;
 80042e2:	4b4d      	ldr	r3, [pc, #308]	@ (8004418 <touch_Adjust+0x778>)
 80042e4:	881b      	ldrh	r3, [r3, #0]
 80042e6:	ee07 3a90 	vmov	s15, r3
 80042ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80042ee:	4b4d      	ldr	r3, [pc, #308]	@ (8004424 <touch_Adjust+0x784>)
 80042f0:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 80042f4:	88bb      	ldrh	r3, [r7, #4]
 80042f6:	461a      	mov	r2, r3
 80042f8:	883b      	ldrh	r3, [r7, #0]
 80042fa:	4413      	add	r3, r2
 80042fc:	ee07 3a90 	vmov	s15, r3
 8004300:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004304:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004308:	ee37 7a67 	vsub.f32	s14, s14, s15
 800430c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8004310:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004314:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004318:	ee17 3a90 	vmov	r3, s15
 800431c:	b21a      	sxth	r2, r3
 800431e:	4b41      	ldr	r3, [pc, #260]	@ (8004424 <touch_Adjust+0x784>)
 8004320:	859a      	strh	r2, [r3, #44]	@ 0x2c

					tp_dev.yfac=(float)(lcddev.height-40)/(pos_temp[2][1]-pos_temp[0][1]);
 8004322:	4b3d      	ldr	r3, [pc, #244]	@ (8004418 <touch_Adjust+0x778>)
 8004324:	885b      	ldrh	r3, [r3, #2]
 8004326:	3b28      	subs	r3, #40	@ 0x28
 8004328:	ee07 3a90 	vmov	s15, r3
 800432c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004330:	897b      	ldrh	r3, [r7, #10]
 8004332:	461a      	mov	r2, r3
 8004334:	887b      	ldrh	r3, [r7, #2]
 8004336:	1ad3      	subs	r3, r2, r3
 8004338:	ee07 3a90 	vmov	s15, r3
 800433c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004340:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004344:	4b37      	ldr	r3, [pc, #220]	@ (8004424 <touch_Adjust+0x784>)
 8004346:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
					tp_dev.yoff=(lcddev.height-tp_dev.yfac*(pos_temp[2][1]+pos_temp[0][1]))/2;
 800434a:	4b33      	ldr	r3, [pc, #204]	@ (8004418 <touch_Adjust+0x778>)
 800434c:	885b      	ldrh	r3, [r3, #2]
 800434e:	ee07 3a90 	vmov	s15, r3
 8004352:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004356:	4b33      	ldr	r3, [pc, #204]	@ (8004424 <touch_Adjust+0x784>)
 8004358:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 800435c:	897b      	ldrh	r3, [r7, #10]
 800435e:	461a      	mov	r2, r3
 8004360:	887b      	ldrh	r3, [r7, #2]
 8004362:	4413      	add	r3, r2
 8004364:	ee07 3a90 	vmov	s15, r3
 8004368:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800436c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004370:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004374:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8004378:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800437c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004380:	ee17 3a90 	vmov	r3, s15
 8004384:	b21a      	sxth	r2, r3
 8004386:	4b27      	ldr	r3, [pc, #156]	@ (8004424 <touch_Adjust+0x784>)
 8004388:	85da      	strh	r2, [r3, #46]	@ 0x2e

					TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,WHITE);
 800438a:	4b23      	ldr	r3, [pc, #140]	@ (8004418 <touch_Adjust+0x778>)
 800438c:	881b      	ldrh	r3, [r3, #0]
 800438e:	3b14      	subs	r3, #20
 8004390:	b298      	uxth	r0, r3
 8004392:	4b21      	ldr	r3, [pc, #132]	@ (8004418 <touch_Adjust+0x778>)
 8004394:	885b      	ldrh	r3, [r3, #2]
 8004396:	3b14      	subs	r3, #20
 8004398:	b29b      	uxth	r3, r3
 800439a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800439e:	4619      	mov	r1, r3
 80043a0:	f7ff fb64 	bl	8003a6c <TP_Drow_Touch_Point>
					lcd_ShowStr(5,40,"Touch Screen Adjust OK!      ",RED,WHITE,16,0);
 80043a4:	2300      	movs	r3, #0
 80043a6:	9302      	str	r3, [sp, #8]
 80043a8:	2310      	movs	r3, #16
 80043aa:	9301      	str	r3, [sp, #4]
 80043ac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80043b0:	9300      	str	r3, [sp, #0]
 80043b2:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80043b6:	4a1c      	ldr	r2, [pc, #112]	@ (8004428 <touch_Adjust+0x788>)
 80043b8:	2128      	movs	r1, #40	@ 0x28
 80043ba:	2005      	movs	r0, #5
 80043bc:	f7fd fe8e 	bl	80020dc <lcd_ShowStr>
					lcd_ShowStr(5,60,"                             ",RED,WHITE,16,0);
 80043c0:	2300      	movs	r3, #0
 80043c2:	9302      	str	r3, [sp, #8]
 80043c4:	2310      	movs	r3, #16
 80043c6:	9301      	str	r3, [sp, #4]
 80043c8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80043cc:	9300      	str	r3, [sp, #0]
 80043ce:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80043d2:	4a16      	ldr	r2, [pc, #88]	@ (800442c <touch_Adjust+0x78c>)
 80043d4:	213c      	movs	r1, #60	@ 0x3c
 80043d6:	2005      	movs	r0, #5
 80043d8:	f7fd fe80 	bl	80020dc <lcd_ShowStr>
					HAL_Delay(1000);
 80043dc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80043e0:	f000 f910 	bl	8004604 <HAL_Delay>
 					lcd_ShowStr(5,40,"                       ",RED,WHITE,16,0);
 80043e4:	2300      	movs	r3, #0
 80043e6:	9302      	str	r3, [sp, #8]
 80043e8:	2310      	movs	r3, #16
 80043ea:	9301      	str	r3, [sp, #4]
 80043ec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80043f0:	9300      	str	r3, [sp, #0]
 80043f2:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80043f6:	4a0e      	ldr	r2, [pc, #56]	@ (8004430 <touch_Adjust+0x790>)
 80043f8:	2128      	movs	r1, #40	@ 0x28
 80043fa:	2005      	movs	r0, #5
 80043fc:	f7fd fe6e 	bl	80020dc <lcd_ShowStr>
					TP_Save_Adjdata();
 8004400:	f7ff fc22 	bl	8003c48 <TP_Save_Adjdata>
					TP_Get_Adjdata();
 8004404:	f7ff fc30 	bl	8003c68 <TP_Get_Adjdata>
					return;
 8004408:	e000      	b.n	800440c <touch_Adjust+0x76c>
		HAL_Delay(50);
 800440a:	e495      	b.n	8003d38 <touch_Adjust+0x98>
			}
		}
 	}
}
 800440c:	3728      	adds	r7, #40	@ 0x28
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}
 8004412:	bf00      	nop
 8004414:	f3af 8000 	nop.w
 8004418:	20000214 	.word	0x20000214
 800441c:	08009c38 	.word	0x08009c38
 8004420:	08009c58 	.word	0x08009c58
 8004424:	2000000c 	.word	0x2000000c
 8004428:	08009c78 	.word	0x08009c78
 800442c:	08009c98 	.word	0x08009c98
 8004430:	08009cb8 	.word	0x08009cb8
 8004434:	66666666 	.word	0x66666666
 8004438:	3fee6666 	.word	0x3fee6666
 800443c:	cccccccd 	.word	0xcccccccd
 8004440:	3ff0cccc 	.word	0x3ff0cccc

08004444 <touch_init>:

void touch_init(void)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	af00      	add	r7, sp, #0
	TP_Read_XY(&tp_dev.x[0],&tp_dev.y[0]);
 8004448:	4904      	ldr	r1, [pc, #16]	@ (800445c <touch_init+0x18>)
 800444a:	4805      	ldr	r0, [pc, #20]	@ (8004460 <touch_init+0x1c>)
 800444c:	f7ff fa8a 	bl	8003964 <TP_Read_XY>
	at24c_init();
 8004450:	f7fc fe4e 	bl	80010f0 <at24c_init>
	TP_Get_Adjdata();
 8004454:	f7ff fc08 	bl	8003c68 <TP_Get_Adjdata>
}
 8004458:	bf00      	nop
 800445a:	bd80      	pop	{r7, pc}
 800445c:	20000022 	.word	0x20000022
 8004460:	20000018 	.word	0x20000018

08004464 <touch_Scan>:

void touch_Scan(){
 8004464:	b580      	push	{r7, lr}
 8004466:	af00      	add	r7, sp, #0
	  tp_dev.scan(0);
 8004468:	4b02      	ldr	r3, [pc, #8]	@ (8004474 <touch_Scan+0x10>)
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	2000      	movs	r0, #0
 800446e:	4798      	blx	r3
}
 8004470:	bf00      	nop
 8004472:	bd80      	pop	{r7, pc}
 8004474:	2000000c 	.word	0x2000000c

08004478 <touch_IsTouched>:

uint8_t touch_IsTouched(){
 8004478:	b580      	push	{r7, lr}
 800447a:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(T_PEN_GPIO_Port, T_PEN_Pin) == 0;
 800447c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004480:	4805      	ldr	r0, [pc, #20]	@ (8004498 <touch_IsTouched+0x20>)
 8004482:	f001 f8dd 	bl	8005640 <HAL_GPIO_ReadPin>
 8004486:	4603      	mov	r3, r0
 8004488:	2b00      	cmp	r3, #0
 800448a:	bf0c      	ite	eq
 800448c:	2301      	moveq	r3, #1
 800448e:	2300      	movne	r3, #0
 8004490:	b2db      	uxtb	r3, r3
}
 8004492:	4618      	mov	r0, r3
 8004494:	bd80      	pop	{r7, pc}
 8004496:	bf00      	nop
 8004498:	40020800 	.word	0x40020800

0800449c <touch_GetX>:

uint16_t touch_GetX(){
 800449c:	b480      	push	{r7}
 800449e:	af00      	add	r7, sp, #0
	return tp_dev.x[0];
 80044a0:	4b03      	ldr	r3, [pc, #12]	@ (80044b0 <touch_GetX+0x14>)
 80044a2:	899b      	ldrh	r3, [r3, #12]
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr
 80044ae:	bf00      	nop
 80044b0:	2000000c 	.word	0x2000000c

080044b4 <touch_GetY>:

uint16_t touch_GetY(){
 80044b4:	b480      	push	{r7}
 80044b6:	af00      	add	r7, sp, #0
	return tp_dev.y[0];
 80044b8:	4b03      	ldr	r3, [pc, #12]	@ (80044c8 <touch_GetY+0x14>)
 80044ba:	8adb      	ldrh	r3, [r3, #22]
}
 80044bc:	4618      	mov	r0, r3
 80044be:	46bd      	mov	sp, r7
 80044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c4:	4770      	bx	lr
 80044c6:	bf00      	nop
 80044c8:	2000000c 	.word	0x2000000c

080044cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80044cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004504 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80044d0:	480d      	ldr	r0, [pc, #52]	@ (8004508 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80044d2:	490e      	ldr	r1, [pc, #56]	@ (800450c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80044d4:	4a0e      	ldr	r2, [pc, #56]	@ (8004510 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80044d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80044d8:	e002      	b.n	80044e0 <LoopCopyDataInit>

080044da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80044da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80044dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80044de:	3304      	adds	r3, #4

080044e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80044e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80044e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80044e4:	d3f9      	bcc.n	80044da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80044e6:	4a0b      	ldr	r2, [pc, #44]	@ (8004514 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80044e8:	4c0b      	ldr	r4, [pc, #44]	@ (8004518 <LoopFillZerobss+0x26>)
  movs r3, #0
 80044ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80044ec:	e001      	b.n	80044f2 <LoopFillZerobss>

080044ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80044ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80044f0:	3204      	adds	r2, #4

080044f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80044f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80044f4:	d3fb      	bcc.n	80044ee <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80044f6:	f7fe ff87 	bl	8003408 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80044fa:	f004 fa45 	bl	8008988 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80044fe:	f7fd fedd 	bl	80022bc <main>
  bx  lr    
 8004502:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004504:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004508:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800450c:	200000a8 	.word	0x200000a8
  ldr r2, =_sidata
 8004510:	0800cd70 	.word	0x0800cd70
  ldr r2, =_sbss
 8004514:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 8004518:	20000804 	.word	0x20000804

0800451c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800451c:	e7fe      	b.n	800451c <ADC_IRQHandler>
	...

08004520 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004524:	4b0e      	ldr	r3, [pc, #56]	@ (8004560 <HAL_Init+0x40>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a0d      	ldr	r2, [pc, #52]	@ (8004560 <HAL_Init+0x40>)
 800452a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800452e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004530:	4b0b      	ldr	r3, [pc, #44]	@ (8004560 <HAL_Init+0x40>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a0a      	ldr	r2, [pc, #40]	@ (8004560 <HAL_Init+0x40>)
 8004536:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800453a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800453c:	4b08      	ldr	r3, [pc, #32]	@ (8004560 <HAL_Init+0x40>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a07      	ldr	r2, [pc, #28]	@ (8004560 <HAL_Init+0x40>)
 8004542:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004546:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004548:	2003      	movs	r0, #3
 800454a:	f000 fbb1 	bl	8004cb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800454e:	200f      	movs	r0, #15
 8004550:	f000 f808 	bl	8004564 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004554:	f7fe fe26 	bl	80031a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004558:	2300      	movs	r3, #0
}
 800455a:	4618      	mov	r0, r3
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	40023c00 	.word	0x40023c00

08004564 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800456c:	4b12      	ldr	r3, [pc, #72]	@ (80045b8 <HAL_InitTick+0x54>)
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	4b12      	ldr	r3, [pc, #72]	@ (80045bc <HAL_InitTick+0x58>)
 8004572:	781b      	ldrb	r3, [r3, #0]
 8004574:	4619      	mov	r1, r3
 8004576:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800457a:	fbb3 f3f1 	udiv	r3, r3, r1
 800457e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004582:	4618      	mov	r0, r3
 8004584:	f000 fbc9 	bl	8004d1a <HAL_SYSTICK_Config>
 8004588:	4603      	mov	r3, r0
 800458a:	2b00      	cmp	r3, #0
 800458c:	d001      	beq.n	8004592 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	e00e      	b.n	80045b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2b0f      	cmp	r3, #15
 8004596:	d80a      	bhi.n	80045ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004598:	2200      	movs	r2, #0
 800459a:	6879      	ldr	r1, [r7, #4]
 800459c:	f04f 30ff 	mov.w	r0, #4294967295
 80045a0:	f000 fb91 	bl	8004cc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80045a4:	4a06      	ldr	r2, [pc, #24]	@ (80045c0 <HAL_InitTick+0x5c>)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80045aa:	2300      	movs	r3, #0
 80045ac:	e000      	b.n	80045b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	3708      	adds	r7, #8
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}
 80045b8:	20000008 	.word	0x20000008
 80045bc:	20000048 	.word	0x20000048
 80045c0:	20000044 	.word	0x20000044

080045c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80045c4:	b480      	push	{r7}
 80045c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80045c8:	4b06      	ldr	r3, [pc, #24]	@ (80045e4 <HAL_IncTick+0x20>)
 80045ca:	781b      	ldrb	r3, [r3, #0]
 80045cc:	461a      	mov	r2, r3
 80045ce:	4b06      	ldr	r3, [pc, #24]	@ (80045e8 <HAL_IncTick+0x24>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4413      	add	r3, r2
 80045d4:	4a04      	ldr	r2, [pc, #16]	@ (80045e8 <HAL_IncTick+0x24>)
 80045d6:	6013      	str	r3, [r2, #0]
}
 80045d8:	bf00      	nop
 80045da:	46bd      	mov	sp, r7
 80045dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e0:	4770      	bx	lr
 80045e2:	bf00      	nop
 80045e4:	20000048 	.word	0x20000048
 80045e8:	200006b4 	.word	0x200006b4

080045ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80045ec:	b480      	push	{r7}
 80045ee:	af00      	add	r7, sp, #0
  return uwTick;
 80045f0:	4b03      	ldr	r3, [pc, #12]	@ (8004600 <HAL_GetTick+0x14>)
 80045f2:	681b      	ldr	r3, [r3, #0]
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	46bd      	mov	sp, r7
 80045f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fc:	4770      	bx	lr
 80045fe:	bf00      	nop
 8004600:	200006b4 	.word	0x200006b4

08004604 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b084      	sub	sp, #16
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800460c:	f7ff ffee 	bl	80045ec <HAL_GetTick>
 8004610:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800461c:	d005      	beq.n	800462a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800461e:	4b0a      	ldr	r3, [pc, #40]	@ (8004648 <HAL_Delay+0x44>)
 8004620:	781b      	ldrb	r3, [r3, #0]
 8004622:	461a      	mov	r2, r3
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	4413      	add	r3, r2
 8004628:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800462a:	bf00      	nop
 800462c:	f7ff ffde 	bl	80045ec <HAL_GetTick>
 8004630:	4602      	mov	r2, r0
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	1ad3      	subs	r3, r2, r3
 8004636:	68fa      	ldr	r2, [r7, #12]
 8004638:	429a      	cmp	r2, r3
 800463a:	d8f7      	bhi.n	800462c <HAL_Delay+0x28>
  {
  }
}
 800463c:	bf00      	nop
 800463e:	bf00      	nop
 8004640:	3710      	adds	r7, #16
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}
 8004646:	bf00      	nop
 8004648:	20000048 	.word	0x20000048

0800464c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b084      	sub	sp, #16
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004654:	2300      	movs	r3, #0
 8004656:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d101      	bne.n	8004662 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e033      	b.n	80046ca <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004666:	2b00      	cmp	r3, #0
 8004668:	d109      	bne.n	800467e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f7fc fcac 	bl	8000fc8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2200      	movs	r2, #0
 8004674:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2200      	movs	r2, #0
 800467a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004682:	f003 0310 	and.w	r3, r3, #16
 8004686:	2b00      	cmp	r3, #0
 8004688:	d118      	bne.n	80046bc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800468e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004692:	f023 0302 	bic.w	r3, r3, #2
 8004696:	f043 0202 	orr.w	r2, r3, #2
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f000 f93a 	bl	8004918 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2200      	movs	r2, #0
 80046a8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ae:	f023 0303 	bic.w	r3, r3, #3
 80046b2:	f043 0201 	orr.w	r2, r3, #1
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	641a      	str	r2, [r3, #64]	@ 0x40
 80046ba:	e001      	b.n	80046c0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80046c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	3710      	adds	r7, #16
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}
	...

080046d4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b085      	sub	sp, #20
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80046de:	2300      	movs	r3, #0
 80046e0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046e8:	2b01      	cmp	r3, #1
 80046ea:	d101      	bne.n	80046f0 <HAL_ADC_ConfigChannel+0x1c>
 80046ec:	2302      	movs	r3, #2
 80046ee:	e105      	b.n	80048fc <HAL_ADC_ConfigChannel+0x228>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	2b09      	cmp	r3, #9
 80046fe:	d925      	bls.n	800474c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	68d9      	ldr	r1, [r3, #12]
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	b29b      	uxth	r3, r3
 800470c:	461a      	mov	r2, r3
 800470e:	4613      	mov	r3, r2
 8004710:	005b      	lsls	r3, r3, #1
 8004712:	4413      	add	r3, r2
 8004714:	3b1e      	subs	r3, #30
 8004716:	2207      	movs	r2, #7
 8004718:	fa02 f303 	lsl.w	r3, r2, r3
 800471c:	43da      	mvns	r2, r3
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	400a      	ands	r2, r1
 8004724:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	68d9      	ldr	r1, [r3, #12]
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	689a      	ldr	r2, [r3, #8]
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	b29b      	uxth	r3, r3
 8004736:	4618      	mov	r0, r3
 8004738:	4603      	mov	r3, r0
 800473a:	005b      	lsls	r3, r3, #1
 800473c:	4403      	add	r3, r0
 800473e:	3b1e      	subs	r3, #30
 8004740:	409a      	lsls	r2, r3
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	430a      	orrs	r2, r1
 8004748:	60da      	str	r2, [r3, #12]
 800474a:	e022      	b.n	8004792 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	6919      	ldr	r1, [r3, #16]
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	b29b      	uxth	r3, r3
 8004758:	461a      	mov	r2, r3
 800475a:	4613      	mov	r3, r2
 800475c:	005b      	lsls	r3, r3, #1
 800475e:	4413      	add	r3, r2
 8004760:	2207      	movs	r2, #7
 8004762:	fa02 f303 	lsl.w	r3, r2, r3
 8004766:	43da      	mvns	r2, r3
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	400a      	ands	r2, r1
 800476e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	6919      	ldr	r1, [r3, #16]
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	689a      	ldr	r2, [r3, #8]
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	b29b      	uxth	r3, r3
 8004780:	4618      	mov	r0, r3
 8004782:	4603      	mov	r3, r0
 8004784:	005b      	lsls	r3, r3, #1
 8004786:	4403      	add	r3, r0
 8004788:	409a      	lsls	r2, r3
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	430a      	orrs	r2, r1
 8004790:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	2b06      	cmp	r3, #6
 8004798:	d824      	bhi.n	80047e4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	685a      	ldr	r2, [r3, #4]
 80047a4:	4613      	mov	r3, r2
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	4413      	add	r3, r2
 80047aa:	3b05      	subs	r3, #5
 80047ac:	221f      	movs	r2, #31
 80047ae:	fa02 f303 	lsl.w	r3, r2, r3
 80047b2:	43da      	mvns	r2, r3
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	400a      	ands	r2, r1
 80047ba:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	b29b      	uxth	r3, r3
 80047c8:	4618      	mov	r0, r3
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	685a      	ldr	r2, [r3, #4]
 80047ce:	4613      	mov	r3, r2
 80047d0:	009b      	lsls	r3, r3, #2
 80047d2:	4413      	add	r3, r2
 80047d4:	3b05      	subs	r3, #5
 80047d6:	fa00 f203 	lsl.w	r2, r0, r3
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	430a      	orrs	r2, r1
 80047e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80047e2:	e04c      	b.n	800487e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	2b0c      	cmp	r3, #12
 80047ea:	d824      	bhi.n	8004836 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	685a      	ldr	r2, [r3, #4]
 80047f6:	4613      	mov	r3, r2
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	4413      	add	r3, r2
 80047fc:	3b23      	subs	r3, #35	@ 0x23
 80047fe:	221f      	movs	r2, #31
 8004800:	fa02 f303 	lsl.w	r3, r2, r3
 8004804:	43da      	mvns	r2, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	400a      	ands	r2, r1
 800480c:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	b29b      	uxth	r3, r3
 800481a:	4618      	mov	r0, r3
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	685a      	ldr	r2, [r3, #4]
 8004820:	4613      	mov	r3, r2
 8004822:	009b      	lsls	r3, r3, #2
 8004824:	4413      	add	r3, r2
 8004826:	3b23      	subs	r3, #35	@ 0x23
 8004828:	fa00 f203 	lsl.w	r2, r0, r3
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	430a      	orrs	r2, r1
 8004832:	631a      	str	r2, [r3, #48]	@ 0x30
 8004834:	e023      	b.n	800487e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	685a      	ldr	r2, [r3, #4]
 8004840:	4613      	mov	r3, r2
 8004842:	009b      	lsls	r3, r3, #2
 8004844:	4413      	add	r3, r2
 8004846:	3b41      	subs	r3, #65	@ 0x41
 8004848:	221f      	movs	r2, #31
 800484a:	fa02 f303 	lsl.w	r3, r2, r3
 800484e:	43da      	mvns	r2, r3
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	400a      	ands	r2, r1
 8004856:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	b29b      	uxth	r3, r3
 8004864:	4618      	mov	r0, r3
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	685a      	ldr	r2, [r3, #4]
 800486a:	4613      	mov	r3, r2
 800486c:	009b      	lsls	r3, r3, #2
 800486e:	4413      	add	r3, r2
 8004870:	3b41      	subs	r3, #65	@ 0x41
 8004872:	fa00 f203 	lsl.w	r2, r0, r3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	430a      	orrs	r2, r1
 800487c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800487e:	4b22      	ldr	r3, [pc, #136]	@ (8004908 <HAL_ADC_ConfigChannel+0x234>)
 8004880:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4a21      	ldr	r2, [pc, #132]	@ (800490c <HAL_ADC_ConfigChannel+0x238>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d109      	bne.n	80048a0 <HAL_ADC_ConfigChannel+0x1cc>
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	2b12      	cmp	r3, #18
 8004892:	d105      	bne.n	80048a0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a19      	ldr	r2, [pc, #100]	@ (800490c <HAL_ADC_ConfigChannel+0x238>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d123      	bne.n	80048f2 <HAL_ADC_ConfigChannel+0x21e>
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	2b10      	cmp	r3, #16
 80048b0:	d003      	beq.n	80048ba <HAL_ADC_ConfigChannel+0x1e6>
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	2b11      	cmp	r3, #17
 80048b8:	d11b      	bne.n	80048f2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	2b10      	cmp	r3, #16
 80048cc:	d111      	bne.n	80048f2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80048ce:	4b10      	ldr	r3, [pc, #64]	@ (8004910 <HAL_ADC_ConfigChannel+0x23c>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a10      	ldr	r2, [pc, #64]	@ (8004914 <HAL_ADC_ConfigChannel+0x240>)
 80048d4:	fba2 2303 	umull	r2, r3, r2, r3
 80048d8:	0c9a      	lsrs	r2, r3, #18
 80048da:	4613      	mov	r3, r2
 80048dc:	009b      	lsls	r3, r3, #2
 80048de:	4413      	add	r3, r2
 80048e0:	005b      	lsls	r3, r3, #1
 80048e2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80048e4:	e002      	b.n	80048ec <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	3b01      	subs	r3, #1
 80048ea:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d1f9      	bne.n	80048e6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80048fa:	2300      	movs	r3, #0
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	3714      	adds	r7, #20
 8004900:	46bd      	mov	sp, r7
 8004902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004906:	4770      	bx	lr
 8004908:	40012300 	.word	0x40012300
 800490c:	40012000 	.word	0x40012000
 8004910:	20000008 	.word	0x20000008
 8004914:	431bde83 	.word	0x431bde83

08004918 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004918:	b480      	push	{r7}
 800491a:	b085      	sub	sp, #20
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004920:	4b79      	ldr	r3, [pc, #484]	@ (8004b08 <ADC_Init+0x1f0>)
 8004922:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	685a      	ldr	r2, [r3, #4]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	431a      	orrs	r2, r3
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	685a      	ldr	r2, [r3, #4]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800494c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	6859      	ldr	r1, [r3, #4]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	691b      	ldr	r3, [r3, #16]
 8004958:	021a      	lsls	r2, r3, #8
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	430a      	orrs	r2, r1
 8004960:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	685a      	ldr	r2, [r3, #4]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004970:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	6859      	ldr	r1, [r3, #4]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	689a      	ldr	r2, [r3, #8]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	430a      	orrs	r2, r1
 8004982:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	689a      	ldr	r2, [r3, #8]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004992:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	6899      	ldr	r1, [r3, #8]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	68da      	ldr	r2, [r3, #12]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	430a      	orrs	r2, r1
 80049a4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049aa:	4a58      	ldr	r2, [pc, #352]	@ (8004b0c <ADC_Init+0x1f4>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d022      	beq.n	80049f6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	689a      	ldr	r2, [r3, #8]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80049be:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	6899      	ldr	r1, [r3, #8]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	430a      	orrs	r2, r1
 80049d0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	689a      	ldr	r2, [r3, #8]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80049e0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	6899      	ldr	r1, [r3, #8]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	430a      	orrs	r2, r1
 80049f2:	609a      	str	r2, [r3, #8]
 80049f4:	e00f      	b.n	8004a16 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	689a      	ldr	r2, [r3, #8]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004a04:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	689a      	ldr	r2, [r3, #8]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004a14:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	689a      	ldr	r2, [r3, #8]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f022 0202 	bic.w	r2, r2, #2
 8004a24:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	6899      	ldr	r1, [r3, #8]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	7e1b      	ldrb	r3, [r3, #24]
 8004a30:	005a      	lsls	r2, r3, #1
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	430a      	orrs	r2, r1
 8004a38:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d01b      	beq.n	8004a7c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	685a      	ldr	r2, [r3, #4]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a52:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	685a      	ldr	r2, [r3, #4]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004a62:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	6859      	ldr	r1, [r3, #4]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a6e:	3b01      	subs	r3, #1
 8004a70:	035a      	lsls	r2, r3, #13
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	430a      	orrs	r2, r1
 8004a78:	605a      	str	r2, [r3, #4]
 8004a7a:	e007      	b.n	8004a8c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	685a      	ldr	r2, [r3, #4]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a8a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8004a9a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	69db      	ldr	r3, [r3, #28]
 8004aa6:	3b01      	subs	r3, #1
 8004aa8:	051a      	lsls	r2, r3, #20
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	430a      	orrs	r2, r1
 8004ab0:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	689a      	ldr	r2, [r3, #8]
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004ac0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	6899      	ldr	r1, [r3, #8]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004ace:	025a      	lsls	r2, r3, #9
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	430a      	orrs	r2, r1
 8004ad6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	689a      	ldr	r2, [r3, #8]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ae6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	6899      	ldr	r1, [r3, #8]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	695b      	ldr	r3, [r3, #20]
 8004af2:	029a      	lsls	r2, r3, #10
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	430a      	orrs	r2, r1
 8004afa:	609a      	str	r2, [r3, #8]
}
 8004afc:	bf00      	nop
 8004afe:	3714      	adds	r7, #20
 8004b00:	46bd      	mov	sp, r7
 8004b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b06:	4770      	bx	lr
 8004b08:	40012300 	.word	0x40012300
 8004b0c:	0f000001 	.word	0x0f000001

08004b10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b085      	sub	sp, #20
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	f003 0307 	and.w	r3, r3, #7
 8004b1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004b20:	4b0c      	ldr	r3, [pc, #48]	@ (8004b54 <__NVIC_SetPriorityGrouping+0x44>)
 8004b22:	68db      	ldr	r3, [r3, #12]
 8004b24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004b26:	68ba      	ldr	r2, [r7, #8]
 8004b28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004b38:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004b3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004b42:	4a04      	ldr	r2, [pc, #16]	@ (8004b54 <__NVIC_SetPriorityGrouping+0x44>)
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	60d3      	str	r3, [r2, #12]
}
 8004b48:	bf00      	nop
 8004b4a:	3714      	adds	r7, #20
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr
 8004b54:	e000ed00 	.word	0xe000ed00

08004b58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004b5c:	4b04      	ldr	r3, [pc, #16]	@ (8004b70 <__NVIC_GetPriorityGrouping+0x18>)
 8004b5e:	68db      	ldr	r3, [r3, #12]
 8004b60:	0a1b      	lsrs	r3, r3, #8
 8004b62:	f003 0307 	and.w	r3, r3, #7
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6e:	4770      	bx	lr
 8004b70:	e000ed00 	.word	0xe000ed00

08004b74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b083      	sub	sp, #12
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	db0b      	blt.n	8004b9e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004b86:	79fb      	ldrb	r3, [r7, #7]
 8004b88:	f003 021f 	and.w	r2, r3, #31
 8004b8c:	4907      	ldr	r1, [pc, #28]	@ (8004bac <__NVIC_EnableIRQ+0x38>)
 8004b8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b92:	095b      	lsrs	r3, r3, #5
 8004b94:	2001      	movs	r0, #1
 8004b96:	fa00 f202 	lsl.w	r2, r0, r2
 8004b9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004b9e:	bf00      	nop
 8004ba0:	370c      	adds	r7, #12
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba8:	4770      	bx	lr
 8004baa:	bf00      	nop
 8004bac:	e000e100 	.word	0xe000e100

08004bb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b083      	sub	sp, #12
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	6039      	str	r1, [r7, #0]
 8004bba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004bbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	db0a      	blt.n	8004bda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	b2da      	uxtb	r2, r3
 8004bc8:	490c      	ldr	r1, [pc, #48]	@ (8004bfc <__NVIC_SetPriority+0x4c>)
 8004bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bce:	0112      	lsls	r2, r2, #4
 8004bd0:	b2d2      	uxtb	r2, r2
 8004bd2:	440b      	add	r3, r1
 8004bd4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004bd8:	e00a      	b.n	8004bf0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	b2da      	uxtb	r2, r3
 8004bde:	4908      	ldr	r1, [pc, #32]	@ (8004c00 <__NVIC_SetPriority+0x50>)
 8004be0:	79fb      	ldrb	r3, [r7, #7]
 8004be2:	f003 030f 	and.w	r3, r3, #15
 8004be6:	3b04      	subs	r3, #4
 8004be8:	0112      	lsls	r2, r2, #4
 8004bea:	b2d2      	uxtb	r2, r2
 8004bec:	440b      	add	r3, r1
 8004bee:	761a      	strb	r2, [r3, #24]
}
 8004bf0:	bf00      	nop
 8004bf2:	370c      	adds	r7, #12
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfa:	4770      	bx	lr
 8004bfc:	e000e100 	.word	0xe000e100
 8004c00:	e000ed00 	.word	0xe000ed00

08004c04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c04:	b480      	push	{r7}
 8004c06:	b089      	sub	sp, #36	@ 0x24
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	60f8      	str	r0, [r7, #12]
 8004c0c:	60b9      	str	r1, [r7, #8]
 8004c0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	f003 0307 	and.w	r3, r3, #7
 8004c16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004c18:	69fb      	ldr	r3, [r7, #28]
 8004c1a:	f1c3 0307 	rsb	r3, r3, #7
 8004c1e:	2b04      	cmp	r3, #4
 8004c20:	bf28      	it	cs
 8004c22:	2304      	movcs	r3, #4
 8004c24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004c26:	69fb      	ldr	r3, [r7, #28]
 8004c28:	3304      	adds	r3, #4
 8004c2a:	2b06      	cmp	r3, #6
 8004c2c:	d902      	bls.n	8004c34 <NVIC_EncodePriority+0x30>
 8004c2e:	69fb      	ldr	r3, [r7, #28]
 8004c30:	3b03      	subs	r3, #3
 8004c32:	e000      	b.n	8004c36 <NVIC_EncodePriority+0x32>
 8004c34:	2300      	movs	r3, #0
 8004c36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c38:	f04f 32ff 	mov.w	r2, #4294967295
 8004c3c:	69bb      	ldr	r3, [r7, #24]
 8004c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c42:	43da      	mvns	r2, r3
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	401a      	ands	r2, r3
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004c4c:	f04f 31ff 	mov.w	r1, #4294967295
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	fa01 f303 	lsl.w	r3, r1, r3
 8004c56:	43d9      	mvns	r1, r3
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c5c:	4313      	orrs	r3, r2
         );
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	3724      	adds	r7, #36	@ 0x24
 8004c62:	46bd      	mov	sp, r7
 8004c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c68:	4770      	bx	lr
	...

08004c6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b082      	sub	sp, #8
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	3b01      	subs	r3, #1
 8004c78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004c7c:	d301      	bcc.n	8004c82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004c7e:	2301      	movs	r3, #1
 8004c80:	e00f      	b.n	8004ca2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004c82:	4a0a      	ldr	r2, [pc, #40]	@ (8004cac <SysTick_Config+0x40>)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	3b01      	subs	r3, #1
 8004c88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004c8a:	210f      	movs	r1, #15
 8004c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8004c90:	f7ff ff8e 	bl	8004bb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004c94:	4b05      	ldr	r3, [pc, #20]	@ (8004cac <SysTick_Config+0x40>)
 8004c96:	2200      	movs	r2, #0
 8004c98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004c9a:	4b04      	ldr	r3, [pc, #16]	@ (8004cac <SysTick_Config+0x40>)
 8004c9c:	2207      	movs	r2, #7
 8004c9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004ca0:	2300      	movs	r3, #0
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3708      	adds	r7, #8
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}
 8004caa:	bf00      	nop
 8004cac:	e000e010 	.word	0xe000e010

08004cb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b082      	sub	sp, #8
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004cb8:	6878      	ldr	r0, [r7, #4]
 8004cba:	f7ff ff29 	bl	8004b10 <__NVIC_SetPriorityGrouping>
}
 8004cbe:	bf00      	nop
 8004cc0:	3708      	adds	r7, #8
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}

08004cc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004cc6:	b580      	push	{r7, lr}
 8004cc8:	b086      	sub	sp, #24
 8004cca:	af00      	add	r7, sp, #0
 8004ccc:	4603      	mov	r3, r0
 8004cce:	60b9      	str	r1, [r7, #8]
 8004cd0:	607a      	str	r2, [r7, #4]
 8004cd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004cd8:	f7ff ff3e 	bl	8004b58 <__NVIC_GetPriorityGrouping>
 8004cdc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004cde:	687a      	ldr	r2, [r7, #4]
 8004ce0:	68b9      	ldr	r1, [r7, #8]
 8004ce2:	6978      	ldr	r0, [r7, #20]
 8004ce4:	f7ff ff8e 	bl	8004c04 <NVIC_EncodePriority>
 8004ce8:	4602      	mov	r2, r0
 8004cea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004cee:	4611      	mov	r1, r2
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f7ff ff5d 	bl	8004bb0 <__NVIC_SetPriority>
}
 8004cf6:	bf00      	nop
 8004cf8:	3718      	adds	r7, #24
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}

08004cfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004cfe:	b580      	push	{r7, lr}
 8004d00:	b082      	sub	sp, #8
 8004d02:	af00      	add	r7, sp, #0
 8004d04:	4603      	mov	r3, r0
 8004d06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f7ff ff31 	bl	8004b74 <__NVIC_EnableIRQ>
}
 8004d12:	bf00      	nop
 8004d14:	3708      	adds	r7, #8
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd80      	pop	{r7, pc}

08004d1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004d1a:	b580      	push	{r7, lr}
 8004d1c:	b082      	sub	sp, #8
 8004d1e:	af00      	add	r7, sp, #0
 8004d20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f7ff ffa2 	bl	8004c6c <SysTick_Config>
 8004d28:	4603      	mov	r3, r0
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	3708      	adds	r7, #8
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}
	...

08004d34 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b086      	sub	sp, #24
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004d40:	f7ff fc54 	bl	80045ec <HAL_GetTick>
 8004d44:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d101      	bne.n	8004d50 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	e099      	b.n	8004e84 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2202      	movs	r2, #2
 8004d54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f022 0201 	bic.w	r2, r2, #1
 8004d6e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d70:	e00f      	b.n	8004d92 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004d72:	f7ff fc3b 	bl	80045ec <HAL_GetTick>
 8004d76:	4602      	mov	r2, r0
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	1ad3      	subs	r3, r2, r3
 8004d7c:	2b05      	cmp	r3, #5
 8004d7e:	d908      	bls.n	8004d92 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2220      	movs	r2, #32
 8004d84:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2203      	movs	r2, #3
 8004d8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004d8e:	2303      	movs	r3, #3
 8004d90:	e078      	b.n	8004e84 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f003 0301 	and.w	r3, r3, #1
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d1e8      	bne.n	8004d72 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004da8:	697a      	ldr	r2, [r7, #20]
 8004daa:	4b38      	ldr	r3, [pc, #224]	@ (8004e8c <HAL_DMA_Init+0x158>)
 8004dac:	4013      	ands	r3, r2
 8004dae:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	685a      	ldr	r2, [r3, #4]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004dbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	691b      	ldr	r3, [r3, #16]
 8004dc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004dca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	699b      	ldr	r3, [r3, #24]
 8004dd0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004dd6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6a1b      	ldr	r3, [r3, #32]
 8004ddc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004dde:	697a      	ldr	r2, [r7, #20]
 8004de0:	4313      	orrs	r3, r2
 8004de2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004de8:	2b04      	cmp	r3, #4
 8004dea:	d107      	bne.n	8004dfc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004df4:	4313      	orrs	r3, r2
 8004df6:	697a      	ldr	r2, [r7, #20]
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	697a      	ldr	r2, [r7, #20]
 8004e02:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	695b      	ldr	r3, [r3, #20]
 8004e0a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	f023 0307 	bic.w	r3, r3, #7
 8004e12:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e18:	697a      	ldr	r2, [r7, #20]
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e22:	2b04      	cmp	r3, #4
 8004e24:	d117      	bne.n	8004e56 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e2a:	697a      	ldr	r2, [r7, #20]
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d00e      	beq.n	8004e56 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004e38:	6878      	ldr	r0, [r7, #4]
 8004e3a:	f000 f9e9 	bl	8005210 <DMA_CheckFifoParam>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d008      	beq.n	8004e56 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2240      	movs	r2, #64	@ 0x40
 8004e48:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2201      	movs	r2, #1
 8004e4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004e52:	2301      	movs	r3, #1
 8004e54:	e016      	b.n	8004e84 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	697a      	ldr	r2, [r7, #20]
 8004e5c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f000 f9a0 	bl	80051a4 <DMA_CalcBaseAndBitshift>
 8004e64:	4603      	mov	r3, r0
 8004e66:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e6c:	223f      	movs	r2, #63	@ 0x3f
 8004e6e:	409a      	lsls	r2, r3
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2200      	movs	r2, #0
 8004e78:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004e82:	2300      	movs	r3, #0
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	3718      	adds	r7, #24
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}
 8004e8c:	f010803f 	.word	0xf010803f

08004e90 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b086      	sub	sp, #24
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004e98:	2300      	movs	r3, #0
 8004e9a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004e9c:	4b8e      	ldr	r3, [pc, #568]	@ (80050d8 <HAL_DMA_IRQHandler+0x248>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a8e      	ldr	r2, [pc, #568]	@ (80050dc <HAL_DMA_IRQHandler+0x24c>)
 8004ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ea6:	0a9b      	lsrs	r3, r3, #10
 8004ea8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004eae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004eb0:	693b      	ldr	r3, [r7, #16]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004eba:	2208      	movs	r2, #8
 8004ebc:	409a      	lsls	r2, r3
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d01a      	beq.n	8004efc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 0304 	and.w	r3, r3, #4
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d013      	beq.n	8004efc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f022 0204 	bic.w	r2, r2, #4
 8004ee2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ee8:	2208      	movs	r2, #8
 8004eea:	409a      	lsls	r2, r3
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ef4:	f043 0201 	orr.w	r2, r3, #1
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f00:	2201      	movs	r2, #1
 8004f02:	409a      	lsls	r2, r3
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	4013      	ands	r3, r2
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d012      	beq.n	8004f32 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	695b      	ldr	r3, [r3, #20]
 8004f12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d00b      	beq.n	8004f32 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f1e:	2201      	movs	r2, #1
 8004f20:	409a      	lsls	r2, r3
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f2a:	f043 0202 	orr.w	r2, r3, #2
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f36:	2204      	movs	r2, #4
 8004f38:	409a      	lsls	r2, r3
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	4013      	ands	r3, r2
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d012      	beq.n	8004f68 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f003 0302 	and.w	r3, r3, #2
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d00b      	beq.n	8004f68 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f54:	2204      	movs	r2, #4
 8004f56:	409a      	lsls	r2, r3
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f60:	f043 0204 	orr.w	r2, r3, #4
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f6c:	2210      	movs	r2, #16
 8004f6e:	409a      	lsls	r2, r3
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	4013      	ands	r3, r2
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d043      	beq.n	8005000 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f003 0308 	and.w	r3, r3, #8
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d03c      	beq.n	8005000 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f8a:	2210      	movs	r2, #16
 8004f8c:	409a      	lsls	r2, r3
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d018      	beq.n	8004fd2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d108      	bne.n	8004fc0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d024      	beq.n	8005000 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fba:	6878      	ldr	r0, [r7, #4]
 8004fbc:	4798      	blx	r3
 8004fbe:	e01f      	b.n	8005000 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d01b      	beq.n	8005000 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fcc:	6878      	ldr	r0, [r7, #4]
 8004fce:	4798      	blx	r3
 8004fd0:	e016      	b.n	8005000 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d107      	bne.n	8004ff0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f022 0208 	bic.w	r2, r2, #8
 8004fee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d003      	beq.n	8005000 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ffc:	6878      	ldr	r0, [r7, #4]
 8004ffe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005004:	2220      	movs	r2, #32
 8005006:	409a      	lsls	r2, r3
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	4013      	ands	r3, r2
 800500c:	2b00      	cmp	r3, #0
 800500e:	f000 808f 	beq.w	8005130 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f003 0310 	and.w	r3, r3, #16
 800501c:	2b00      	cmp	r3, #0
 800501e:	f000 8087 	beq.w	8005130 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005026:	2220      	movs	r2, #32
 8005028:	409a      	lsls	r2, r3
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005034:	b2db      	uxtb	r3, r3
 8005036:	2b05      	cmp	r3, #5
 8005038:	d136      	bne.n	80050a8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f022 0216 	bic.w	r2, r2, #22
 8005048:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	695a      	ldr	r2, [r3, #20]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005058:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800505e:	2b00      	cmp	r3, #0
 8005060:	d103      	bne.n	800506a <HAL_DMA_IRQHandler+0x1da>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005066:	2b00      	cmp	r3, #0
 8005068:	d007      	beq.n	800507a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f022 0208 	bic.w	r2, r2, #8
 8005078:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800507e:	223f      	movs	r2, #63	@ 0x3f
 8005080:	409a      	lsls	r2, r3
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2201      	movs	r2, #1
 800508a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2200      	movs	r2, #0
 8005092:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800509a:	2b00      	cmp	r3, #0
 800509c:	d07e      	beq.n	800519c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	4798      	blx	r3
        }
        return;
 80050a6:	e079      	b.n	800519c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d01d      	beq.n	80050f2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d10d      	bne.n	80050e0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d031      	beq.n	8005130 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	4798      	blx	r3
 80050d4:	e02c      	b.n	8005130 <HAL_DMA_IRQHandler+0x2a0>
 80050d6:	bf00      	nop
 80050d8:	20000008 	.word	0x20000008
 80050dc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d023      	beq.n	8005130 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	4798      	blx	r3
 80050f0:	e01e      	b.n	8005130 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d10f      	bne.n	8005120 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f022 0210 	bic.w	r2, r2, #16
 800510e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2200      	movs	r2, #0
 800511c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005124:	2b00      	cmp	r3, #0
 8005126:	d003      	beq.n	8005130 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800512c:	6878      	ldr	r0, [r7, #4]
 800512e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005134:	2b00      	cmp	r3, #0
 8005136:	d032      	beq.n	800519e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800513c:	f003 0301 	and.w	r3, r3, #1
 8005140:	2b00      	cmp	r3, #0
 8005142:	d022      	beq.n	800518a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2205      	movs	r2, #5
 8005148:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f022 0201 	bic.w	r2, r2, #1
 800515a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	3301      	adds	r3, #1
 8005160:	60bb      	str	r3, [r7, #8]
 8005162:	697a      	ldr	r2, [r7, #20]
 8005164:	429a      	cmp	r2, r3
 8005166:	d307      	bcc.n	8005178 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f003 0301 	and.w	r3, r3, #1
 8005172:	2b00      	cmp	r3, #0
 8005174:	d1f2      	bne.n	800515c <HAL_DMA_IRQHandler+0x2cc>
 8005176:	e000      	b.n	800517a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005178:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2201      	movs	r2, #1
 800517e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2200      	movs	r2, #0
 8005186:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800518e:	2b00      	cmp	r3, #0
 8005190:	d005      	beq.n	800519e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005196:	6878      	ldr	r0, [r7, #4]
 8005198:	4798      	blx	r3
 800519a:	e000      	b.n	800519e <HAL_DMA_IRQHandler+0x30e>
        return;
 800519c:	bf00      	nop
    }
  }
}
 800519e:	3718      	adds	r7, #24
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}

080051a4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80051a4:	b480      	push	{r7}
 80051a6:	b085      	sub	sp, #20
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	3b10      	subs	r3, #16
 80051b4:	4a14      	ldr	r2, [pc, #80]	@ (8005208 <DMA_CalcBaseAndBitshift+0x64>)
 80051b6:	fba2 2303 	umull	r2, r3, r2, r3
 80051ba:	091b      	lsrs	r3, r3, #4
 80051bc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80051be:	4a13      	ldr	r2, [pc, #76]	@ (800520c <DMA_CalcBaseAndBitshift+0x68>)
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	4413      	add	r3, r2
 80051c4:	781b      	ldrb	r3, [r3, #0]
 80051c6:	461a      	mov	r2, r3
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2b03      	cmp	r3, #3
 80051d0:	d909      	bls.n	80051e6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80051da:	f023 0303 	bic.w	r3, r3, #3
 80051de:	1d1a      	adds	r2, r3, #4
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	659a      	str	r2, [r3, #88]	@ 0x58
 80051e4:	e007      	b.n	80051f6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80051ee:	f023 0303 	bic.w	r3, r3, #3
 80051f2:	687a      	ldr	r2, [r7, #4]
 80051f4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80051fa:	4618      	mov	r0, r3
 80051fc:	3714      	adds	r7, #20
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr
 8005206:	bf00      	nop
 8005208:	aaaaaaab 	.word	0xaaaaaaab
 800520c:	0800cc68 	.word	0x0800cc68

08005210 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005210:	b480      	push	{r7}
 8005212:	b085      	sub	sp, #20
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005218:	2300      	movs	r3, #0
 800521a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005220:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	699b      	ldr	r3, [r3, #24]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d11f      	bne.n	800526a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	2b03      	cmp	r3, #3
 800522e:	d856      	bhi.n	80052de <DMA_CheckFifoParam+0xce>
 8005230:	a201      	add	r2, pc, #4	@ (adr r2, 8005238 <DMA_CheckFifoParam+0x28>)
 8005232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005236:	bf00      	nop
 8005238:	08005249 	.word	0x08005249
 800523c:	0800525b 	.word	0x0800525b
 8005240:	08005249 	.word	0x08005249
 8005244:	080052df 	.word	0x080052df
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800524c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005250:	2b00      	cmp	r3, #0
 8005252:	d046      	beq.n	80052e2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005254:	2301      	movs	r3, #1
 8005256:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005258:	e043      	b.n	80052e2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800525e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005262:	d140      	bne.n	80052e6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005264:	2301      	movs	r3, #1
 8005266:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005268:	e03d      	b.n	80052e6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	699b      	ldr	r3, [r3, #24]
 800526e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005272:	d121      	bne.n	80052b8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	2b03      	cmp	r3, #3
 8005278:	d837      	bhi.n	80052ea <DMA_CheckFifoParam+0xda>
 800527a:	a201      	add	r2, pc, #4	@ (adr r2, 8005280 <DMA_CheckFifoParam+0x70>)
 800527c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005280:	08005291 	.word	0x08005291
 8005284:	08005297 	.word	0x08005297
 8005288:	08005291 	.word	0x08005291
 800528c:	080052a9 	.word	0x080052a9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	73fb      	strb	r3, [r7, #15]
      break;
 8005294:	e030      	b.n	80052f8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800529a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d025      	beq.n	80052ee <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80052a6:	e022      	b.n	80052ee <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ac:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80052b0:	d11f      	bne.n	80052f2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80052b6:	e01c      	b.n	80052f2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	2b02      	cmp	r3, #2
 80052bc:	d903      	bls.n	80052c6 <DMA_CheckFifoParam+0xb6>
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	2b03      	cmp	r3, #3
 80052c2:	d003      	beq.n	80052cc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80052c4:	e018      	b.n	80052f8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	73fb      	strb	r3, [r7, #15]
      break;
 80052ca:	e015      	b.n	80052f8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d00e      	beq.n	80052f6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	73fb      	strb	r3, [r7, #15]
      break;
 80052dc:	e00b      	b.n	80052f6 <DMA_CheckFifoParam+0xe6>
      break;
 80052de:	bf00      	nop
 80052e0:	e00a      	b.n	80052f8 <DMA_CheckFifoParam+0xe8>
      break;
 80052e2:	bf00      	nop
 80052e4:	e008      	b.n	80052f8 <DMA_CheckFifoParam+0xe8>
      break;
 80052e6:	bf00      	nop
 80052e8:	e006      	b.n	80052f8 <DMA_CheckFifoParam+0xe8>
      break;
 80052ea:	bf00      	nop
 80052ec:	e004      	b.n	80052f8 <DMA_CheckFifoParam+0xe8>
      break;
 80052ee:	bf00      	nop
 80052f0:	e002      	b.n	80052f8 <DMA_CheckFifoParam+0xe8>
      break;   
 80052f2:	bf00      	nop
 80052f4:	e000      	b.n	80052f8 <DMA_CheckFifoParam+0xe8>
      break;
 80052f6:	bf00      	nop
    }
  } 
  
  return status; 
 80052f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3714      	adds	r7, #20
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr
 8005306:	bf00      	nop

08005308 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005308:	b480      	push	{r7}
 800530a:	b089      	sub	sp, #36	@ 0x24
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
 8005310:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005312:	2300      	movs	r3, #0
 8005314:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005316:	2300      	movs	r3, #0
 8005318:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800531a:	2300      	movs	r3, #0
 800531c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800531e:	2300      	movs	r3, #0
 8005320:	61fb      	str	r3, [r7, #28]
 8005322:	e16b      	b.n	80055fc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005324:	2201      	movs	r2, #1
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	fa02 f303 	lsl.w	r3, r2, r3
 800532c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	697a      	ldr	r2, [r7, #20]
 8005334:	4013      	ands	r3, r2
 8005336:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005338:	693a      	ldr	r2, [r7, #16]
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	429a      	cmp	r2, r3
 800533e:	f040 815a 	bne.w	80055f6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	f003 0303 	and.w	r3, r3, #3
 800534a:	2b01      	cmp	r3, #1
 800534c:	d005      	beq.n	800535a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	685b      	ldr	r3, [r3, #4]
 8005352:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005356:	2b02      	cmp	r3, #2
 8005358:	d130      	bne.n	80053bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	689b      	ldr	r3, [r3, #8]
 800535e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005360:	69fb      	ldr	r3, [r7, #28]
 8005362:	005b      	lsls	r3, r3, #1
 8005364:	2203      	movs	r2, #3
 8005366:	fa02 f303 	lsl.w	r3, r2, r3
 800536a:	43db      	mvns	r3, r3
 800536c:	69ba      	ldr	r2, [r7, #24]
 800536e:	4013      	ands	r3, r2
 8005370:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	68da      	ldr	r2, [r3, #12]
 8005376:	69fb      	ldr	r3, [r7, #28]
 8005378:	005b      	lsls	r3, r3, #1
 800537a:	fa02 f303 	lsl.w	r3, r2, r3
 800537e:	69ba      	ldr	r2, [r7, #24]
 8005380:	4313      	orrs	r3, r2
 8005382:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	69ba      	ldr	r2, [r7, #24]
 8005388:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005390:	2201      	movs	r2, #1
 8005392:	69fb      	ldr	r3, [r7, #28]
 8005394:	fa02 f303 	lsl.w	r3, r2, r3
 8005398:	43db      	mvns	r3, r3
 800539a:	69ba      	ldr	r2, [r7, #24]
 800539c:	4013      	ands	r3, r2
 800539e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	091b      	lsrs	r3, r3, #4
 80053a6:	f003 0201 	and.w	r2, r3, #1
 80053aa:	69fb      	ldr	r3, [r7, #28]
 80053ac:	fa02 f303 	lsl.w	r3, r2, r3
 80053b0:	69ba      	ldr	r2, [r7, #24]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	69ba      	ldr	r2, [r7, #24]
 80053ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	f003 0303 	and.w	r3, r3, #3
 80053c4:	2b03      	cmp	r3, #3
 80053c6:	d017      	beq.n	80053f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	68db      	ldr	r3, [r3, #12]
 80053cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80053ce:	69fb      	ldr	r3, [r7, #28]
 80053d0:	005b      	lsls	r3, r3, #1
 80053d2:	2203      	movs	r2, #3
 80053d4:	fa02 f303 	lsl.w	r3, r2, r3
 80053d8:	43db      	mvns	r3, r3
 80053da:	69ba      	ldr	r2, [r7, #24]
 80053dc:	4013      	ands	r3, r2
 80053de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	689a      	ldr	r2, [r3, #8]
 80053e4:	69fb      	ldr	r3, [r7, #28]
 80053e6:	005b      	lsls	r3, r3, #1
 80053e8:	fa02 f303 	lsl.w	r3, r2, r3
 80053ec:	69ba      	ldr	r2, [r7, #24]
 80053ee:	4313      	orrs	r3, r2
 80053f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	69ba      	ldr	r2, [r7, #24]
 80053f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	f003 0303 	and.w	r3, r3, #3
 8005400:	2b02      	cmp	r3, #2
 8005402:	d123      	bne.n	800544c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005404:	69fb      	ldr	r3, [r7, #28]
 8005406:	08da      	lsrs	r2, r3, #3
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	3208      	adds	r2, #8
 800540c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005410:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005412:	69fb      	ldr	r3, [r7, #28]
 8005414:	f003 0307 	and.w	r3, r3, #7
 8005418:	009b      	lsls	r3, r3, #2
 800541a:	220f      	movs	r2, #15
 800541c:	fa02 f303 	lsl.w	r3, r2, r3
 8005420:	43db      	mvns	r3, r3
 8005422:	69ba      	ldr	r2, [r7, #24]
 8005424:	4013      	ands	r3, r2
 8005426:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	691a      	ldr	r2, [r3, #16]
 800542c:	69fb      	ldr	r3, [r7, #28]
 800542e:	f003 0307 	and.w	r3, r3, #7
 8005432:	009b      	lsls	r3, r3, #2
 8005434:	fa02 f303 	lsl.w	r3, r2, r3
 8005438:	69ba      	ldr	r2, [r7, #24]
 800543a:	4313      	orrs	r3, r2
 800543c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800543e:	69fb      	ldr	r3, [r7, #28]
 8005440:	08da      	lsrs	r2, r3, #3
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	3208      	adds	r2, #8
 8005446:	69b9      	ldr	r1, [r7, #24]
 8005448:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005452:	69fb      	ldr	r3, [r7, #28]
 8005454:	005b      	lsls	r3, r3, #1
 8005456:	2203      	movs	r2, #3
 8005458:	fa02 f303 	lsl.w	r3, r2, r3
 800545c:	43db      	mvns	r3, r3
 800545e:	69ba      	ldr	r2, [r7, #24]
 8005460:	4013      	ands	r3, r2
 8005462:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	f003 0203 	and.w	r2, r3, #3
 800546c:	69fb      	ldr	r3, [r7, #28]
 800546e:	005b      	lsls	r3, r3, #1
 8005470:	fa02 f303 	lsl.w	r3, r2, r3
 8005474:	69ba      	ldr	r2, [r7, #24]
 8005476:	4313      	orrs	r3, r2
 8005478:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	69ba      	ldr	r2, [r7, #24]
 800547e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005488:	2b00      	cmp	r3, #0
 800548a:	f000 80b4 	beq.w	80055f6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800548e:	2300      	movs	r3, #0
 8005490:	60fb      	str	r3, [r7, #12]
 8005492:	4b60      	ldr	r3, [pc, #384]	@ (8005614 <HAL_GPIO_Init+0x30c>)
 8005494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005496:	4a5f      	ldr	r2, [pc, #380]	@ (8005614 <HAL_GPIO_Init+0x30c>)
 8005498:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800549c:	6453      	str	r3, [r2, #68]	@ 0x44
 800549e:	4b5d      	ldr	r3, [pc, #372]	@ (8005614 <HAL_GPIO_Init+0x30c>)
 80054a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80054a6:	60fb      	str	r3, [r7, #12]
 80054a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80054aa:	4a5b      	ldr	r2, [pc, #364]	@ (8005618 <HAL_GPIO_Init+0x310>)
 80054ac:	69fb      	ldr	r3, [r7, #28]
 80054ae:	089b      	lsrs	r3, r3, #2
 80054b0:	3302      	adds	r3, #2
 80054b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80054b8:	69fb      	ldr	r3, [r7, #28]
 80054ba:	f003 0303 	and.w	r3, r3, #3
 80054be:	009b      	lsls	r3, r3, #2
 80054c0:	220f      	movs	r2, #15
 80054c2:	fa02 f303 	lsl.w	r3, r2, r3
 80054c6:	43db      	mvns	r3, r3
 80054c8:	69ba      	ldr	r2, [r7, #24]
 80054ca:	4013      	ands	r3, r2
 80054cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	4a52      	ldr	r2, [pc, #328]	@ (800561c <HAL_GPIO_Init+0x314>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d02b      	beq.n	800552e <HAL_GPIO_Init+0x226>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	4a51      	ldr	r2, [pc, #324]	@ (8005620 <HAL_GPIO_Init+0x318>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d025      	beq.n	800552a <HAL_GPIO_Init+0x222>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	4a50      	ldr	r2, [pc, #320]	@ (8005624 <HAL_GPIO_Init+0x31c>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d01f      	beq.n	8005526 <HAL_GPIO_Init+0x21e>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	4a4f      	ldr	r2, [pc, #316]	@ (8005628 <HAL_GPIO_Init+0x320>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d019      	beq.n	8005522 <HAL_GPIO_Init+0x21a>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	4a4e      	ldr	r2, [pc, #312]	@ (800562c <HAL_GPIO_Init+0x324>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d013      	beq.n	800551e <HAL_GPIO_Init+0x216>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	4a4d      	ldr	r2, [pc, #308]	@ (8005630 <HAL_GPIO_Init+0x328>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d00d      	beq.n	800551a <HAL_GPIO_Init+0x212>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	4a4c      	ldr	r2, [pc, #304]	@ (8005634 <HAL_GPIO_Init+0x32c>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d007      	beq.n	8005516 <HAL_GPIO_Init+0x20e>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	4a4b      	ldr	r2, [pc, #300]	@ (8005638 <HAL_GPIO_Init+0x330>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d101      	bne.n	8005512 <HAL_GPIO_Init+0x20a>
 800550e:	2307      	movs	r3, #7
 8005510:	e00e      	b.n	8005530 <HAL_GPIO_Init+0x228>
 8005512:	2308      	movs	r3, #8
 8005514:	e00c      	b.n	8005530 <HAL_GPIO_Init+0x228>
 8005516:	2306      	movs	r3, #6
 8005518:	e00a      	b.n	8005530 <HAL_GPIO_Init+0x228>
 800551a:	2305      	movs	r3, #5
 800551c:	e008      	b.n	8005530 <HAL_GPIO_Init+0x228>
 800551e:	2304      	movs	r3, #4
 8005520:	e006      	b.n	8005530 <HAL_GPIO_Init+0x228>
 8005522:	2303      	movs	r3, #3
 8005524:	e004      	b.n	8005530 <HAL_GPIO_Init+0x228>
 8005526:	2302      	movs	r3, #2
 8005528:	e002      	b.n	8005530 <HAL_GPIO_Init+0x228>
 800552a:	2301      	movs	r3, #1
 800552c:	e000      	b.n	8005530 <HAL_GPIO_Init+0x228>
 800552e:	2300      	movs	r3, #0
 8005530:	69fa      	ldr	r2, [r7, #28]
 8005532:	f002 0203 	and.w	r2, r2, #3
 8005536:	0092      	lsls	r2, r2, #2
 8005538:	4093      	lsls	r3, r2
 800553a:	69ba      	ldr	r2, [r7, #24]
 800553c:	4313      	orrs	r3, r2
 800553e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005540:	4935      	ldr	r1, [pc, #212]	@ (8005618 <HAL_GPIO_Init+0x310>)
 8005542:	69fb      	ldr	r3, [r7, #28]
 8005544:	089b      	lsrs	r3, r3, #2
 8005546:	3302      	adds	r3, #2
 8005548:	69ba      	ldr	r2, [r7, #24]
 800554a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800554e:	4b3b      	ldr	r3, [pc, #236]	@ (800563c <HAL_GPIO_Init+0x334>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005554:	693b      	ldr	r3, [r7, #16]
 8005556:	43db      	mvns	r3, r3
 8005558:	69ba      	ldr	r2, [r7, #24]
 800555a:	4013      	ands	r3, r2
 800555c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005566:	2b00      	cmp	r3, #0
 8005568:	d003      	beq.n	8005572 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800556a:	69ba      	ldr	r2, [r7, #24]
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	4313      	orrs	r3, r2
 8005570:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005572:	4a32      	ldr	r2, [pc, #200]	@ (800563c <HAL_GPIO_Init+0x334>)
 8005574:	69bb      	ldr	r3, [r7, #24]
 8005576:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005578:	4b30      	ldr	r3, [pc, #192]	@ (800563c <HAL_GPIO_Init+0x334>)
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800557e:	693b      	ldr	r3, [r7, #16]
 8005580:	43db      	mvns	r3, r3
 8005582:	69ba      	ldr	r2, [r7, #24]
 8005584:	4013      	ands	r3, r2
 8005586:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005590:	2b00      	cmp	r3, #0
 8005592:	d003      	beq.n	800559c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005594:	69ba      	ldr	r2, [r7, #24]
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	4313      	orrs	r3, r2
 800559a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800559c:	4a27      	ldr	r2, [pc, #156]	@ (800563c <HAL_GPIO_Init+0x334>)
 800559e:	69bb      	ldr	r3, [r7, #24]
 80055a0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80055a2:	4b26      	ldr	r3, [pc, #152]	@ (800563c <HAL_GPIO_Init+0x334>)
 80055a4:	689b      	ldr	r3, [r3, #8]
 80055a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80055a8:	693b      	ldr	r3, [r7, #16]
 80055aa:	43db      	mvns	r3, r3
 80055ac:	69ba      	ldr	r2, [r7, #24]
 80055ae:	4013      	ands	r3, r2
 80055b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d003      	beq.n	80055c6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80055be:	69ba      	ldr	r2, [r7, #24]
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	4313      	orrs	r3, r2
 80055c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80055c6:	4a1d      	ldr	r2, [pc, #116]	@ (800563c <HAL_GPIO_Init+0x334>)
 80055c8:	69bb      	ldr	r3, [r7, #24]
 80055ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80055cc:	4b1b      	ldr	r3, [pc, #108]	@ (800563c <HAL_GPIO_Init+0x334>)
 80055ce:	68db      	ldr	r3, [r3, #12]
 80055d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	43db      	mvns	r3, r3
 80055d6:	69ba      	ldr	r2, [r7, #24]
 80055d8:	4013      	ands	r3, r2
 80055da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d003      	beq.n	80055f0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80055e8:	69ba      	ldr	r2, [r7, #24]
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	4313      	orrs	r3, r2
 80055ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80055f0:	4a12      	ldr	r2, [pc, #72]	@ (800563c <HAL_GPIO_Init+0x334>)
 80055f2:	69bb      	ldr	r3, [r7, #24]
 80055f4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80055f6:	69fb      	ldr	r3, [r7, #28]
 80055f8:	3301      	adds	r3, #1
 80055fa:	61fb      	str	r3, [r7, #28]
 80055fc:	69fb      	ldr	r3, [r7, #28]
 80055fe:	2b0f      	cmp	r3, #15
 8005600:	f67f ae90 	bls.w	8005324 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005604:	bf00      	nop
 8005606:	bf00      	nop
 8005608:	3724      	adds	r7, #36	@ 0x24
 800560a:	46bd      	mov	sp, r7
 800560c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005610:	4770      	bx	lr
 8005612:	bf00      	nop
 8005614:	40023800 	.word	0x40023800
 8005618:	40013800 	.word	0x40013800
 800561c:	40020000 	.word	0x40020000
 8005620:	40020400 	.word	0x40020400
 8005624:	40020800 	.word	0x40020800
 8005628:	40020c00 	.word	0x40020c00
 800562c:	40021000 	.word	0x40021000
 8005630:	40021400 	.word	0x40021400
 8005634:	40021800 	.word	0x40021800
 8005638:	40021c00 	.word	0x40021c00
 800563c:	40013c00 	.word	0x40013c00

08005640 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005640:	b480      	push	{r7}
 8005642:	b085      	sub	sp, #20
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
 8005648:	460b      	mov	r3, r1
 800564a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	691a      	ldr	r2, [r3, #16]
 8005650:	887b      	ldrh	r3, [r7, #2]
 8005652:	4013      	ands	r3, r2
 8005654:	2b00      	cmp	r3, #0
 8005656:	d002      	beq.n	800565e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005658:	2301      	movs	r3, #1
 800565a:	73fb      	strb	r3, [r7, #15]
 800565c:	e001      	b.n	8005662 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800565e:	2300      	movs	r3, #0
 8005660:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005662:	7bfb      	ldrb	r3, [r7, #15]
}
 8005664:	4618      	mov	r0, r3
 8005666:	3714      	adds	r7, #20
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr

08005670 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005670:	b480      	push	{r7}
 8005672:	b083      	sub	sp, #12
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
 8005678:	460b      	mov	r3, r1
 800567a:	807b      	strh	r3, [r7, #2]
 800567c:	4613      	mov	r3, r2
 800567e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005680:	787b      	ldrb	r3, [r7, #1]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d003      	beq.n	800568e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005686:	887a      	ldrh	r2, [r7, #2]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800568c:	e003      	b.n	8005696 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800568e:	887b      	ldrh	r3, [r7, #2]
 8005690:	041a      	lsls	r2, r3, #16
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	619a      	str	r2, [r3, #24]
}
 8005696:	bf00      	nop
 8005698:	370c      	adds	r7, #12
 800569a:	46bd      	mov	sp, r7
 800569c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a0:	4770      	bx	lr

080056a2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80056a2:	b480      	push	{r7}
 80056a4:	b085      	sub	sp, #20
 80056a6:	af00      	add	r7, sp, #0
 80056a8:	6078      	str	r0, [r7, #4]
 80056aa:	460b      	mov	r3, r1
 80056ac:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	695b      	ldr	r3, [r3, #20]
 80056b2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80056b4:	887a      	ldrh	r2, [r7, #2]
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	4013      	ands	r3, r2
 80056ba:	041a      	lsls	r2, r3, #16
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	43d9      	mvns	r1, r3
 80056c0:	887b      	ldrh	r3, [r7, #2]
 80056c2:	400b      	ands	r3, r1
 80056c4:	431a      	orrs	r2, r3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	619a      	str	r2, [r3, #24]
}
 80056ca:	bf00      	nop
 80056cc:	3714      	adds	r7, #20
 80056ce:	46bd      	mov	sp, r7
 80056d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d4:	4770      	bx	lr
	...

080056d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b084      	sub	sp, #16
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d101      	bne.n	80056ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
 80056e8:	e12b      	b.n	8005942 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056f0:	b2db      	uxtb	r3, r3
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d106      	bne.n	8005704 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2200      	movs	r2, #0
 80056fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f7fb ffd8 	bl	80016b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2224      	movs	r2, #36	@ 0x24
 8005708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	681a      	ldr	r2, [r3, #0]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f022 0201 	bic.w	r2, r2, #1
 800571a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	681a      	ldr	r2, [r3, #0]
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800572a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800573a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800573c:	f001 fbfc 	bl	8006f38 <HAL_RCC_GetPCLK1Freq>
 8005740:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	4a81      	ldr	r2, [pc, #516]	@ (800594c <HAL_I2C_Init+0x274>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d807      	bhi.n	800575c <HAL_I2C_Init+0x84>
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	4a80      	ldr	r2, [pc, #512]	@ (8005950 <HAL_I2C_Init+0x278>)
 8005750:	4293      	cmp	r3, r2
 8005752:	bf94      	ite	ls
 8005754:	2301      	movls	r3, #1
 8005756:	2300      	movhi	r3, #0
 8005758:	b2db      	uxtb	r3, r3
 800575a:	e006      	b.n	800576a <HAL_I2C_Init+0x92>
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	4a7d      	ldr	r2, [pc, #500]	@ (8005954 <HAL_I2C_Init+0x27c>)
 8005760:	4293      	cmp	r3, r2
 8005762:	bf94      	ite	ls
 8005764:	2301      	movls	r3, #1
 8005766:	2300      	movhi	r3, #0
 8005768:	b2db      	uxtb	r3, r3
 800576a:	2b00      	cmp	r3, #0
 800576c:	d001      	beq.n	8005772 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	e0e7      	b.n	8005942 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	4a78      	ldr	r2, [pc, #480]	@ (8005958 <HAL_I2C_Init+0x280>)
 8005776:	fba2 2303 	umull	r2, r3, r2, r3
 800577a:	0c9b      	lsrs	r3, r3, #18
 800577c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	68ba      	ldr	r2, [r7, #8]
 800578e:	430a      	orrs	r2, r1
 8005790:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	6a1b      	ldr	r3, [r3, #32]
 8005798:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	4a6a      	ldr	r2, [pc, #424]	@ (800594c <HAL_I2C_Init+0x274>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d802      	bhi.n	80057ac <HAL_I2C_Init+0xd4>
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	3301      	adds	r3, #1
 80057aa:	e009      	b.n	80057c0 <HAL_I2C_Init+0xe8>
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80057b2:	fb02 f303 	mul.w	r3, r2, r3
 80057b6:	4a69      	ldr	r2, [pc, #420]	@ (800595c <HAL_I2C_Init+0x284>)
 80057b8:	fba2 2303 	umull	r2, r3, r2, r3
 80057bc:	099b      	lsrs	r3, r3, #6
 80057be:	3301      	adds	r3, #1
 80057c0:	687a      	ldr	r2, [r7, #4]
 80057c2:	6812      	ldr	r2, [r2, #0]
 80057c4:	430b      	orrs	r3, r1
 80057c6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	69db      	ldr	r3, [r3, #28]
 80057ce:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80057d2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	495c      	ldr	r1, [pc, #368]	@ (800594c <HAL_I2C_Init+0x274>)
 80057dc:	428b      	cmp	r3, r1
 80057de:	d819      	bhi.n	8005814 <HAL_I2C_Init+0x13c>
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	1e59      	subs	r1, r3, #1
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	685b      	ldr	r3, [r3, #4]
 80057e8:	005b      	lsls	r3, r3, #1
 80057ea:	fbb1 f3f3 	udiv	r3, r1, r3
 80057ee:	1c59      	adds	r1, r3, #1
 80057f0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80057f4:	400b      	ands	r3, r1
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d00a      	beq.n	8005810 <HAL_I2C_Init+0x138>
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	1e59      	subs	r1, r3, #1
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	005b      	lsls	r3, r3, #1
 8005804:	fbb1 f3f3 	udiv	r3, r1, r3
 8005808:	3301      	adds	r3, #1
 800580a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800580e:	e051      	b.n	80058b4 <HAL_I2C_Init+0x1dc>
 8005810:	2304      	movs	r3, #4
 8005812:	e04f      	b.n	80058b4 <HAL_I2C_Init+0x1dc>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	689b      	ldr	r3, [r3, #8]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d111      	bne.n	8005840 <HAL_I2C_Init+0x168>
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	1e58      	subs	r0, r3, #1
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6859      	ldr	r1, [r3, #4]
 8005824:	460b      	mov	r3, r1
 8005826:	005b      	lsls	r3, r3, #1
 8005828:	440b      	add	r3, r1
 800582a:	fbb0 f3f3 	udiv	r3, r0, r3
 800582e:	3301      	adds	r3, #1
 8005830:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005834:	2b00      	cmp	r3, #0
 8005836:	bf0c      	ite	eq
 8005838:	2301      	moveq	r3, #1
 800583a:	2300      	movne	r3, #0
 800583c:	b2db      	uxtb	r3, r3
 800583e:	e012      	b.n	8005866 <HAL_I2C_Init+0x18e>
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	1e58      	subs	r0, r3, #1
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6859      	ldr	r1, [r3, #4]
 8005848:	460b      	mov	r3, r1
 800584a:	009b      	lsls	r3, r3, #2
 800584c:	440b      	add	r3, r1
 800584e:	0099      	lsls	r1, r3, #2
 8005850:	440b      	add	r3, r1
 8005852:	fbb0 f3f3 	udiv	r3, r0, r3
 8005856:	3301      	adds	r3, #1
 8005858:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800585c:	2b00      	cmp	r3, #0
 800585e:	bf0c      	ite	eq
 8005860:	2301      	moveq	r3, #1
 8005862:	2300      	movne	r3, #0
 8005864:	b2db      	uxtb	r3, r3
 8005866:	2b00      	cmp	r3, #0
 8005868:	d001      	beq.n	800586e <HAL_I2C_Init+0x196>
 800586a:	2301      	movs	r3, #1
 800586c:	e022      	b.n	80058b4 <HAL_I2C_Init+0x1dc>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	689b      	ldr	r3, [r3, #8]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d10e      	bne.n	8005894 <HAL_I2C_Init+0x1bc>
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	1e58      	subs	r0, r3, #1
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6859      	ldr	r1, [r3, #4]
 800587e:	460b      	mov	r3, r1
 8005880:	005b      	lsls	r3, r3, #1
 8005882:	440b      	add	r3, r1
 8005884:	fbb0 f3f3 	udiv	r3, r0, r3
 8005888:	3301      	adds	r3, #1
 800588a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800588e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005892:	e00f      	b.n	80058b4 <HAL_I2C_Init+0x1dc>
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	1e58      	subs	r0, r3, #1
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6859      	ldr	r1, [r3, #4]
 800589c:	460b      	mov	r3, r1
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	440b      	add	r3, r1
 80058a2:	0099      	lsls	r1, r3, #2
 80058a4:	440b      	add	r3, r1
 80058a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80058aa:	3301      	adds	r3, #1
 80058ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058b0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80058b4:	6879      	ldr	r1, [r7, #4]
 80058b6:	6809      	ldr	r1, [r1, #0]
 80058b8:	4313      	orrs	r3, r2
 80058ba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	69da      	ldr	r2, [r3, #28]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6a1b      	ldr	r3, [r3, #32]
 80058ce:	431a      	orrs	r2, r3
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	430a      	orrs	r2, r1
 80058d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80058e2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80058e6:	687a      	ldr	r2, [r7, #4]
 80058e8:	6911      	ldr	r1, [r2, #16]
 80058ea:	687a      	ldr	r2, [r7, #4]
 80058ec:	68d2      	ldr	r2, [r2, #12]
 80058ee:	4311      	orrs	r1, r2
 80058f0:	687a      	ldr	r2, [r7, #4]
 80058f2:	6812      	ldr	r2, [r2, #0]
 80058f4:	430b      	orrs	r3, r1
 80058f6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	68db      	ldr	r3, [r3, #12]
 80058fe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	695a      	ldr	r2, [r3, #20]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	699b      	ldr	r3, [r3, #24]
 800590a:	431a      	orrs	r2, r3
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	430a      	orrs	r2, r1
 8005912:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	681a      	ldr	r2, [r3, #0]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f042 0201 	orr.w	r2, r2, #1
 8005922:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2200      	movs	r2, #0
 8005928:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2220      	movs	r2, #32
 800592e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2200      	movs	r2, #0
 8005936:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2200      	movs	r2, #0
 800593c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005940:	2300      	movs	r3, #0
}
 8005942:	4618      	mov	r0, r3
 8005944:	3710      	adds	r7, #16
 8005946:	46bd      	mov	sp, r7
 8005948:	bd80      	pop	{r7, pc}
 800594a:	bf00      	nop
 800594c:	000186a0 	.word	0x000186a0
 8005950:	001e847f 	.word	0x001e847f
 8005954:	003d08ff 	.word	0x003d08ff
 8005958:	431bde83 	.word	0x431bde83
 800595c:	10624dd3 	.word	0x10624dd3

08005960 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b088      	sub	sp, #32
 8005964:	af02      	add	r7, sp, #8
 8005966:	60f8      	str	r0, [r7, #12]
 8005968:	4608      	mov	r0, r1
 800596a:	4611      	mov	r1, r2
 800596c:	461a      	mov	r2, r3
 800596e:	4603      	mov	r3, r0
 8005970:	817b      	strh	r3, [r7, #10]
 8005972:	460b      	mov	r3, r1
 8005974:	813b      	strh	r3, [r7, #8]
 8005976:	4613      	mov	r3, r2
 8005978:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800597a:	f7fe fe37 	bl	80045ec <HAL_GetTick>
 800597e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005986:	b2db      	uxtb	r3, r3
 8005988:	2b20      	cmp	r3, #32
 800598a:	f040 80d9 	bne.w	8005b40 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	9300      	str	r3, [sp, #0]
 8005992:	2319      	movs	r3, #25
 8005994:	2201      	movs	r2, #1
 8005996:	496d      	ldr	r1, [pc, #436]	@ (8005b4c <HAL_I2C_Mem_Write+0x1ec>)
 8005998:	68f8      	ldr	r0, [r7, #12]
 800599a:	f000 fc7f 	bl	800629c <I2C_WaitOnFlagUntilTimeout>
 800599e:	4603      	mov	r3, r0
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d001      	beq.n	80059a8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80059a4:	2302      	movs	r3, #2
 80059a6:	e0cc      	b.n	8005b42 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	d101      	bne.n	80059b6 <HAL_I2C_Mem_Write+0x56>
 80059b2:	2302      	movs	r3, #2
 80059b4:	e0c5      	b.n	8005b42 <HAL_I2C_Mem_Write+0x1e2>
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2201      	movs	r2, #1
 80059ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f003 0301 	and.w	r3, r3, #1
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d007      	beq.n	80059dc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	681a      	ldr	r2, [r3, #0]
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f042 0201 	orr.w	r2, r2, #1
 80059da:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	681a      	ldr	r2, [r3, #0]
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80059ea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2221      	movs	r2, #33	@ 0x21
 80059f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2240      	movs	r2, #64	@ 0x40
 80059f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2200      	movs	r2, #0
 8005a00:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	6a3a      	ldr	r2, [r7, #32]
 8005a06:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005a0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a12:	b29a      	uxth	r2, r3
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	4a4d      	ldr	r2, [pc, #308]	@ (8005b50 <HAL_I2C_Mem_Write+0x1f0>)
 8005a1c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005a1e:	88f8      	ldrh	r0, [r7, #6]
 8005a20:	893a      	ldrh	r2, [r7, #8]
 8005a22:	8979      	ldrh	r1, [r7, #10]
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	9301      	str	r3, [sp, #4]
 8005a28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a2a:	9300      	str	r3, [sp, #0]
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	68f8      	ldr	r0, [r7, #12]
 8005a30:	f000 fab6 	bl	8005fa0 <I2C_RequestMemoryWrite>
 8005a34:	4603      	mov	r3, r0
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d052      	beq.n	8005ae0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	e081      	b.n	8005b42 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a3e:	697a      	ldr	r2, [r7, #20]
 8005a40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a42:	68f8      	ldr	r0, [r7, #12]
 8005a44:	f000 fd00 	bl	8006448 <I2C_WaitOnTXEFlagUntilTimeout>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d00d      	beq.n	8005a6a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a52:	2b04      	cmp	r3, #4
 8005a54:	d107      	bne.n	8005a66 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a64:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	e06b      	b.n	8005b42 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a6e:	781a      	ldrb	r2, [r3, #0]
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a7a:	1c5a      	adds	r2, r3, #1
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a84:	3b01      	subs	r3, #1
 8005a86:	b29a      	uxth	r2, r3
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a90:	b29b      	uxth	r3, r3
 8005a92:	3b01      	subs	r3, #1
 8005a94:	b29a      	uxth	r2, r3
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	695b      	ldr	r3, [r3, #20]
 8005aa0:	f003 0304 	and.w	r3, r3, #4
 8005aa4:	2b04      	cmp	r3, #4
 8005aa6:	d11b      	bne.n	8005ae0 <HAL_I2C_Mem_Write+0x180>
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d017      	beq.n	8005ae0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ab4:	781a      	ldrb	r2, [r3, #0]
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ac0:	1c5a      	adds	r2, r3, #1
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005aca:	3b01      	subs	r3, #1
 8005acc:	b29a      	uxth	r2, r3
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ad6:	b29b      	uxth	r3, r3
 8005ad8:	3b01      	subs	r3, #1
 8005ada:	b29a      	uxth	r2, r3
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d1aa      	bne.n	8005a3e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ae8:	697a      	ldr	r2, [r7, #20]
 8005aea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005aec:	68f8      	ldr	r0, [r7, #12]
 8005aee:	f000 fcec 	bl	80064ca <I2C_WaitOnBTFFlagUntilTimeout>
 8005af2:	4603      	mov	r3, r0
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d00d      	beq.n	8005b14 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005afc:	2b04      	cmp	r3, #4
 8005afe:	d107      	bne.n	8005b10 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	681a      	ldr	r2, [r3, #0]
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b0e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005b10:	2301      	movs	r3, #1
 8005b12:	e016      	b.n	8005b42 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b22:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2220      	movs	r2, #32
 8005b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2200      	movs	r2, #0
 8005b38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	e000      	b.n	8005b42 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005b40:	2302      	movs	r3, #2
  }
}
 8005b42:	4618      	mov	r0, r3
 8005b44:	3718      	adds	r7, #24
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}
 8005b4a:	bf00      	nop
 8005b4c:	00100002 	.word	0x00100002
 8005b50:	ffff0000 	.word	0xffff0000

08005b54 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b08c      	sub	sp, #48	@ 0x30
 8005b58:	af02      	add	r7, sp, #8
 8005b5a:	60f8      	str	r0, [r7, #12]
 8005b5c:	4608      	mov	r0, r1
 8005b5e:	4611      	mov	r1, r2
 8005b60:	461a      	mov	r2, r3
 8005b62:	4603      	mov	r3, r0
 8005b64:	817b      	strh	r3, [r7, #10]
 8005b66:	460b      	mov	r3, r1
 8005b68:	813b      	strh	r3, [r7, #8]
 8005b6a:	4613      	mov	r3, r2
 8005b6c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005b6e:	f7fe fd3d 	bl	80045ec <HAL_GetTick>
 8005b72:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b7a:	b2db      	uxtb	r3, r3
 8005b7c:	2b20      	cmp	r3, #32
 8005b7e:	f040 8208 	bne.w	8005f92 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b84:	9300      	str	r3, [sp, #0]
 8005b86:	2319      	movs	r3, #25
 8005b88:	2201      	movs	r2, #1
 8005b8a:	497b      	ldr	r1, [pc, #492]	@ (8005d78 <HAL_I2C_Mem_Read+0x224>)
 8005b8c:	68f8      	ldr	r0, [r7, #12]
 8005b8e:	f000 fb85 	bl	800629c <I2C_WaitOnFlagUntilTimeout>
 8005b92:	4603      	mov	r3, r0
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d001      	beq.n	8005b9c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005b98:	2302      	movs	r3, #2
 8005b9a:	e1fb      	b.n	8005f94 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d101      	bne.n	8005baa <HAL_I2C_Mem_Read+0x56>
 8005ba6:	2302      	movs	r3, #2
 8005ba8:	e1f4      	b.n	8005f94 <HAL_I2C_Mem_Read+0x440>
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	2201      	movs	r2, #1
 8005bae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f003 0301 	and.w	r3, r3, #1
 8005bbc:	2b01      	cmp	r3, #1
 8005bbe:	d007      	beq.n	8005bd0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	681a      	ldr	r2, [r3, #0]
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f042 0201 	orr.w	r2, r2, #1
 8005bce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	681a      	ldr	r2, [r3, #0]
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005bde:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	2222      	movs	r2, #34	@ 0x22
 8005be4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	2240      	movs	r2, #64	@ 0x40
 8005bec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bfa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005c00:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c06:	b29a      	uxth	r2, r3
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	4a5b      	ldr	r2, [pc, #364]	@ (8005d7c <HAL_I2C_Mem_Read+0x228>)
 8005c10:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005c12:	88f8      	ldrh	r0, [r7, #6]
 8005c14:	893a      	ldrh	r2, [r7, #8]
 8005c16:	8979      	ldrh	r1, [r7, #10]
 8005c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c1a:	9301      	str	r3, [sp, #4]
 8005c1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c1e:	9300      	str	r3, [sp, #0]
 8005c20:	4603      	mov	r3, r0
 8005c22:	68f8      	ldr	r0, [r7, #12]
 8005c24:	f000 fa52 	bl	80060cc <I2C_RequestMemoryRead>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d001      	beq.n	8005c32 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	e1b0      	b.n	8005f94 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d113      	bne.n	8005c62 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	623b      	str	r3, [r7, #32]
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	695b      	ldr	r3, [r3, #20]
 8005c44:	623b      	str	r3, [r7, #32]
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	699b      	ldr	r3, [r3, #24]
 8005c4c:	623b      	str	r3, [r7, #32]
 8005c4e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	681a      	ldr	r2, [r3, #0]
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c5e:	601a      	str	r2, [r3, #0]
 8005c60:	e184      	b.n	8005f6c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	d11b      	bne.n	8005ca2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	681a      	ldr	r2, [r3, #0]
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c78:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	61fb      	str	r3, [r7, #28]
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	695b      	ldr	r3, [r3, #20]
 8005c84:	61fb      	str	r3, [r7, #28]
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	699b      	ldr	r3, [r3, #24]
 8005c8c:	61fb      	str	r3, [r7, #28]
 8005c8e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c9e:	601a      	str	r2, [r3, #0]
 8005ca0:	e164      	b.n	8005f6c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ca6:	2b02      	cmp	r3, #2
 8005ca8:	d11b      	bne.n	8005ce2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	681a      	ldr	r2, [r3, #0]
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cb8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	681a      	ldr	r2, [r3, #0]
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005cc8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cca:	2300      	movs	r3, #0
 8005ccc:	61bb      	str	r3, [r7, #24]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	695b      	ldr	r3, [r3, #20]
 8005cd4:	61bb      	str	r3, [r7, #24]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	699b      	ldr	r3, [r3, #24]
 8005cdc:	61bb      	str	r3, [r7, #24]
 8005cde:	69bb      	ldr	r3, [r7, #24]
 8005ce0:	e144      	b.n	8005f6c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	617b      	str	r3, [r7, #20]
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	695b      	ldr	r3, [r3, #20]
 8005cec:	617b      	str	r3, [r7, #20]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	699b      	ldr	r3, [r3, #24]
 8005cf4:	617b      	str	r3, [r7, #20]
 8005cf6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005cf8:	e138      	b.n	8005f6c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cfe:	2b03      	cmp	r3, #3
 8005d00:	f200 80f1 	bhi.w	8005ee6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d08:	2b01      	cmp	r3, #1
 8005d0a:	d123      	bne.n	8005d54 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d0e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005d10:	68f8      	ldr	r0, [r7, #12]
 8005d12:	f000 fc1b 	bl	800654c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005d16:	4603      	mov	r3, r0
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d001      	beq.n	8005d20 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	e139      	b.n	8005f94 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	691a      	ldr	r2, [r3, #16]
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d2a:	b2d2      	uxtb	r2, r2
 8005d2c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d32:	1c5a      	adds	r2, r3, #1
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d3c:	3b01      	subs	r3, #1
 8005d3e:	b29a      	uxth	r2, r3
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	3b01      	subs	r3, #1
 8005d4c:	b29a      	uxth	r2, r3
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005d52:	e10b      	b.n	8005f6c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d58:	2b02      	cmp	r3, #2
 8005d5a:	d14e      	bne.n	8005dfa <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d5e:	9300      	str	r3, [sp, #0]
 8005d60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d62:	2200      	movs	r2, #0
 8005d64:	4906      	ldr	r1, [pc, #24]	@ (8005d80 <HAL_I2C_Mem_Read+0x22c>)
 8005d66:	68f8      	ldr	r0, [r7, #12]
 8005d68:	f000 fa98 	bl	800629c <I2C_WaitOnFlagUntilTimeout>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d008      	beq.n	8005d84 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	e10e      	b.n	8005f94 <HAL_I2C_Mem_Read+0x440>
 8005d76:	bf00      	nop
 8005d78:	00100002 	.word	0x00100002
 8005d7c:	ffff0000 	.word	0xffff0000
 8005d80:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	681a      	ldr	r2, [r3, #0]
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	691a      	ldr	r2, [r3, #16]
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d9e:	b2d2      	uxtb	r2, r2
 8005da0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005da6:	1c5a      	adds	r2, r3, #1
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005db0:	3b01      	subs	r3, #1
 8005db2:	b29a      	uxth	r2, r3
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dbc:	b29b      	uxth	r3, r3
 8005dbe:	3b01      	subs	r3, #1
 8005dc0:	b29a      	uxth	r2, r3
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	691a      	ldr	r2, [r3, #16]
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dd0:	b2d2      	uxtb	r2, r2
 8005dd2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dd8:	1c5a      	adds	r2, r3, #1
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005de2:	3b01      	subs	r3, #1
 8005de4:	b29a      	uxth	r2, r3
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dee:	b29b      	uxth	r3, r3
 8005df0:	3b01      	subs	r3, #1
 8005df2:	b29a      	uxth	r2, r3
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005df8:	e0b8      	b.n	8005f6c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dfc:	9300      	str	r3, [sp, #0]
 8005dfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e00:	2200      	movs	r2, #0
 8005e02:	4966      	ldr	r1, [pc, #408]	@ (8005f9c <HAL_I2C_Mem_Read+0x448>)
 8005e04:	68f8      	ldr	r0, [r7, #12]
 8005e06:	f000 fa49 	bl	800629c <I2C_WaitOnFlagUntilTimeout>
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d001      	beq.n	8005e14 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005e10:	2301      	movs	r3, #1
 8005e12:	e0bf      	b.n	8005f94 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	681a      	ldr	r2, [r3, #0]
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e22:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	691a      	ldr	r2, [r3, #16]
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e2e:	b2d2      	uxtb	r2, r2
 8005e30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e36:	1c5a      	adds	r2, r3, #1
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e40:	3b01      	subs	r3, #1
 8005e42:	b29a      	uxth	r2, r3
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e4c:	b29b      	uxth	r3, r3
 8005e4e:	3b01      	subs	r3, #1
 8005e50:	b29a      	uxth	r2, r3
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e58:	9300      	str	r3, [sp, #0]
 8005e5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	494f      	ldr	r1, [pc, #316]	@ (8005f9c <HAL_I2C_Mem_Read+0x448>)
 8005e60:	68f8      	ldr	r0, [r7, #12]
 8005e62:	f000 fa1b 	bl	800629c <I2C_WaitOnFlagUntilTimeout>
 8005e66:	4603      	mov	r3, r0
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d001      	beq.n	8005e70 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	e091      	b.n	8005f94 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	681a      	ldr	r2, [r3, #0]
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e7e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	691a      	ldr	r2, [r3, #16]
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e8a:	b2d2      	uxtb	r2, r2
 8005e8c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e92:	1c5a      	adds	r2, r3, #1
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e9c:	3b01      	subs	r3, #1
 8005e9e:	b29a      	uxth	r2, r3
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ea8:	b29b      	uxth	r3, r3
 8005eaa:	3b01      	subs	r3, #1
 8005eac:	b29a      	uxth	r2, r3
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	691a      	ldr	r2, [r3, #16]
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ebc:	b2d2      	uxtb	r2, r2
 8005ebe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ec4:	1c5a      	adds	r2, r3, #1
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ece:	3b01      	subs	r3, #1
 8005ed0:	b29a      	uxth	r2, r3
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005eda:	b29b      	uxth	r3, r3
 8005edc:	3b01      	subs	r3, #1
 8005ede:	b29a      	uxth	r2, r3
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005ee4:	e042      	b.n	8005f6c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ee6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ee8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005eea:	68f8      	ldr	r0, [r7, #12]
 8005eec:	f000 fb2e 	bl	800654c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d001      	beq.n	8005efa <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	e04c      	b.n	8005f94 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	691a      	ldr	r2, [r3, #16]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f04:	b2d2      	uxtb	r2, r2
 8005f06:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f0c:	1c5a      	adds	r2, r3, #1
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f16:	3b01      	subs	r3, #1
 8005f18:	b29a      	uxth	r2, r3
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f22:	b29b      	uxth	r3, r3
 8005f24:	3b01      	subs	r3, #1
 8005f26:	b29a      	uxth	r2, r3
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	695b      	ldr	r3, [r3, #20]
 8005f32:	f003 0304 	and.w	r3, r3, #4
 8005f36:	2b04      	cmp	r3, #4
 8005f38:	d118      	bne.n	8005f6c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	691a      	ldr	r2, [r3, #16]
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f44:	b2d2      	uxtb	r2, r2
 8005f46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f4c:	1c5a      	adds	r2, r3, #1
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f56:	3b01      	subs	r3, #1
 8005f58:	b29a      	uxth	r2, r3
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f62:	b29b      	uxth	r3, r3
 8005f64:	3b01      	subs	r3, #1
 8005f66:	b29a      	uxth	r2, r3
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	f47f aec2 	bne.w	8005cfa <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2220      	movs	r2, #32
 8005f7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2200      	movs	r2, #0
 8005f82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	e000      	b.n	8005f94 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005f92:	2302      	movs	r3, #2
  }
}
 8005f94:	4618      	mov	r0, r3
 8005f96:	3728      	adds	r7, #40	@ 0x28
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bd80      	pop	{r7, pc}
 8005f9c:	00010004 	.word	0x00010004

08005fa0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b088      	sub	sp, #32
 8005fa4:	af02      	add	r7, sp, #8
 8005fa6:	60f8      	str	r0, [r7, #12]
 8005fa8:	4608      	mov	r0, r1
 8005faa:	4611      	mov	r1, r2
 8005fac:	461a      	mov	r2, r3
 8005fae:	4603      	mov	r3, r0
 8005fb0:	817b      	strh	r3, [r7, #10]
 8005fb2:	460b      	mov	r3, r1
 8005fb4:	813b      	strh	r3, [r7, #8]
 8005fb6:	4613      	mov	r3, r2
 8005fb8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	681a      	ldr	r2, [r3, #0]
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005fc8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fcc:	9300      	str	r3, [sp, #0]
 8005fce:	6a3b      	ldr	r3, [r7, #32]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005fd6:	68f8      	ldr	r0, [r7, #12]
 8005fd8:	f000 f960 	bl	800629c <I2C_WaitOnFlagUntilTimeout>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d00d      	beq.n	8005ffe <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ff0:	d103      	bne.n	8005ffa <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ff8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005ffa:	2303      	movs	r3, #3
 8005ffc:	e05f      	b.n	80060be <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005ffe:	897b      	ldrh	r3, [r7, #10]
 8006000:	b2db      	uxtb	r3, r3
 8006002:	461a      	mov	r2, r3
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800600c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800600e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006010:	6a3a      	ldr	r2, [r7, #32]
 8006012:	492d      	ldr	r1, [pc, #180]	@ (80060c8 <I2C_RequestMemoryWrite+0x128>)
 8006014:	68f8      	ldr	r0, [r7, #12]
 8006016:	f000 f998 	bl	800634a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800601a:	4603      	mov	r3, r0
 800601c:	2b00      	cmp	r3, #0
 800601e:	d001      	beq.n	8006024 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006020:	2301      	movs	r3, #1
 8006022:	e04c      	b.n	80060be <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006024:	2300      	movs	r3, #0
 8006026:	617b      	str	r3, [r7, #20]
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	695b      	ldr	r3, [r3, #20]
 800602e:	617b      	str	r3, [r7, #20]
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	699b      	ldr	r3, [r3, #24]
 8006036:	617b      	str	r3, [r7, #20]
 8006038:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800603a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800603c:	6a39      	ldr	r1, [r7, #32]
 800603e:	68f8      	ldr	r0, [r7, #12]
 8006040:	f000 fa02 	bl	8006448 <I2C_WaitOnTXEFlagUntilTimeout>
 8006044:	4603      	mov	r3, r0
 8006046:	2b00      	cmp	r3, #0
 8006048:	d00d      	beq.n	8006066 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800604e:	2b04      	cmp	r3, #4
 8006050:	d107      	bne.n	8006062 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	681a      	ldr	r2, [r3, #0]
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006060:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006062:	2301      	movs	r3, #1
 8006064:	e02b      	b.n	80060be <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006066:	88fb      	ldrh	r3, [r7, #6]
 8006068:	2b01      	cmp	r3, #1
 800606a:	d105      	bne.n	8006078 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800606c:	893b      	ldrh	r3, [r7, #8]
 800606e:	b2da      	uxtb	r2, r3
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	611a      	str	r2, [r3, #16]
 8006076:	e021      	b.n	80060bc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006078:	893b      	ldrh	r3, [r7, #8]
 800607a:	0a1b      	lsrs	r3, r3, #8
 800607c:	b29b      	uxth	r3, r3
 800607e:	b2da      	uxtb	r2, r3
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006086:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006088:	6a39      	ldr	r1, [r7, #32]
 800608a:	68f8      	ldr	r0, [r7, #12]
 800608c:	f000 f9dc 	bl	8006448 <I2C_WaitOnTXEFlagUntilTimeout>
 8006090:	4603      	mov	r3, r0
 8006092:	2b00      	cmp	r3, #0
 8006094:	d00d      	beq.n	80060b2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800609a:	2b04      	cmp	r3, #4
 800609c:	d107      	bne.n	80060ae <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	681a      	ldr	r2, [r3, #0]
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80060ac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80060ae:	2301      	movs	r3, #1
 80060b0:	e005      	b.n	80060be <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80060b2:	893b      	ldrh	r3, [r7, #8]
 80060b4:	b2da      	uxtb	r2, r3
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80060bc:	2300      	movs	r3, #0
}
 80060be:	4618      	mov	r0, r3
 80060c0:	3718      	adds	r7, #24
 80060c2:	46bd      	mov	sp, r7
 80060c4:	bd80      	pop	{r7, pc}
 80060c6:	bf00      	nop
 80060c8:	00010002 	.word	0x00010002

080060cc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b088      	sub	sp, #32
 80060d0:	af02      	add	r7, sp, #8
 80060d2:	60f8      	str	r0, [r7, #12]
 80060d4:	4608      	mov	r0, r1
 80060d6:	4611      	mov	r1, r2
 80060d8:	461a      	mov	r2, r3
 80060da:	4603      	mov	r3, r0
 80060dc:	817b      	strh	r3, [r7, #10]
 80060de:	460b      	mov	r3, r1
 80060e0:	813b      	strh	r3, [r7, #8]
 80060e2:	4613      	mov	r3, r2
 80060e4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	681a      	ldr	r2, [r3, #0]
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80060f4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	681a      	ldr	r2, [r3, #0]
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006104:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006108:	9300      	str	r3, [sp, #0]
 800610a:	6a3b      	ldr	r3, [r7, #32]
 800610c:	2200      	movs	r2, #0
 800610e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006112:	68f8      	ldr	r0, [r7, #12]
 8006114:	f000 f8c2 	bl	800629c <I2C_WaitOnFlagUntilTimeout>
 8006118:	4603      	mov	r3, r0
 800611a:	2b00      	cmp	r3, #0
 800611c:	d00d      	beq.n	800613a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006128:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800612c:	d103      	bne.n	8006136 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006134:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006136:	2303      	movs	r3, #3
 8006138:	e0aa      	b.n	8006290 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800613a:	897b      	ldrh	r3, [r7, #10]
 800613c:	b2db      	uxtb	r3, r3
 800613e:	461a      	mov	r2, r3
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006148:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800614a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800614c:	6a3a      	ldr	r2, [r7, #32]
 800614e:	4952      	ldr	r1, [pc, #328]	@ (8006298 <I2C_RequestMemoryRead+0x1cc>)
 8006150:	68f8      	ldr	r0, [r7, #12]
 8006152:	f000 f8fa 	bl	800634a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006156:	4603      	mov	r3, r0
 8006158:	2b00      	cmp	r3, #0
 800615a:	d001      	beq.n	8006160 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800615c:	2301      	movs	r3, #1
 800615e:	e097      	b.n	8006290 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006160:	2300      	movs	r3, #0
 8006162:	617b      	str	r3, [r7, #20]
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	695b      	ldr	r3, [r3, #20]
 800616a:	617b      	str	r3, [r7, #20]
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	699b      	ldr	r3, [r3, #24]
 8006172:	617b      	str	r3, [r7, #20]
 8006174:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006176:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006178:	6a39      	ldr	r1, [r7, #32]
 800617a:	68f8      	ldr	r0, [r7, #12]
 800617c:	f000 f964 	bl	8006448 <I2C_WaitOnTXEFlagUntilTimeout>
 8006180:	4603      	mov	r3, r0
 8006182:	2b00      	cmp	r3, #0
 8006184:	d00d      	beq.n	80061a2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800618a:	2b04      	cmp	r3, #4
 800618c:	d107      	bne.n	800619e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	681a      	ldr	r2, [r3, #0]
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800619c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	e076      	b.n	8006290 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80061a2:	88fb      	ldrh	r3, [r7, #6]
 80061a4:	2b01      	cmp	r3, #1
 80061a6:	d105      	bne.n	80061b4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80061a8:	893b      	ldrh	r3, [r7, #8]
 80061aa:	b2da      	uxtb	r2, r3
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	611a      	str	r2, [r3, #16]
 80061b2:	e021      	b.n	80061f8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80061b4:	893b      	ldrh	r3, [r7, #8]
 80061b6:	0a1b      	lsrs	r3, r3, #8
 80061b8:	b29b      	uxth	r3, r3
 80061ba:	b2da      	uxtb	r2, r3
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80061c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061c4:	6a39      	ldr	r1, [r7, #32]
 80061c6:	68f8      	ldr	r0, [r7, #12]
 80061c8:	f000 f93e 	bl	8006448 <I2C_WaitOnTXEFlagUntilTimeout>
 80061cc:	4603      	mov	r3, r0
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d00d      	beq.n	80061ee <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061d6:	2b04      	cmp	r3, #4
 80061d8:	d107      	bne.n	80061ea <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	681a      	ldr	r2, [r3, #0]
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061e8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80061ea:	2301      	movs	r3, #1
 80061ec:	e050      	b.n	8006290 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80061ee:	893b      	ldrh	r3, [r7, #8]
 80061f0:	b2da      	uxtb	r2, r3
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80061f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061fa:	6a39      	ldr	r1, [r7, #32]
 80061fc:	68f8      	ldr	r0, [r7, #12]
 80061fe:	f000 f923 	bl	8006448 <I2C_WaitOnTXEFlagUntilTimeout>
 8006202:	4603      	mov	r3, r0
 8006204:	2b00      	cmp	r3, #0
 8006206:	d00d      	beq.n	8006224 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800620c:	2b04      	cmp	r3, #4
 800620e:	d107      	bne.n	8006220 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	681a      	ldr	r2, [r3, #0]
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800621e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006220:	2301      	movs	r3, #1
 8006222:	e035      	b.n	8006290 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	681a      	ldr	r2, [r3, #0]
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006232:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006236:	9300      	str	r3, [sp, #0]
 8006238:	6a3b      	ldr	r3, [r7, #32]
 800623a:	2200      	movs	r2, #0
 800623c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006240:	68f8      	ldr	r0, [r7, #12]
 8006242:	f000 f82b 	bl	800629c <I2C_WaitOnFlagUntilTimeout>
 8006246:	4603      	mov	r3, r0
 8006248:	2b00      	cmp	r3, #0
 800624a:	d00d      	beq.n	8006268 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006256:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800625a:	d103      	bne.n	8006264 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006262:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006264:	2303      	movs	r3, #3
 8006266:	e013      	b.n	8006290 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006268:	897b      	ldrh	r3, [r7, #10]
 800626a:	b2db      	uxtb	r3, r3
 800626c:	f043 0301 	orr.w	r3, r3, #1
 8006270:	b2da      	uxtb	r2, r3
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800627a:	6a3a      	ldr	r2, [r7, #32]
 800627c:	4906      	ldr	r1, [pc, #24]	@ (8006298 <I2C_RequestMemoryRead+0x1cc>)
 800627e:	68f8      	ldr	r0, [r7, #12]
 8006280:	f000 f863 	bl	800634a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006284:	4603      	mov	r3, r0
 8006286:	2b00      	cmp	r3, #0
 8006288:	d001      	beq.n	800628e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800628a:	2301      	movs	r3, #1
 800628c:	e000      	b.n	8006290 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800628e:	2300      	movs	r3, #0
}
 8006290:	4618      	mov	r0, r3
 8006292:	3718      	adds	r7, #24
 8006294:	46bd      	mov	sp, r7
 8006296:	bd80      	pop	{r7, pc}
 8006298:	00010002 	.word	0x00010002

0800629c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b084      	sub	sp, #16
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	60f8      	str	r0, [r7, #12]
 80062a4:	60b9      	str	r1, [r7, #8]
 80062a6:	603b      	str	r3, [r7, #0]
 80062a8:	4613      	mov	r3, r2
 80062aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80062ac:	e025      	b.n	80062fa <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062b4:	d021      	beq.n	80062fa <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062b6:	f7fe f999 	bl	80045ec <HAL_GetTick>
 80062ba:	4602      	mov	r2, r0
 80062bc:	69bb      	ldr	r3, [r7, #24]
 80062be:	1ad3      	subs	r3, r2, r3
 80062c0:	683a      	ldr	r2, [r7, #0]
 80062c2:	429a      	cmp	r2, r3
 80062c4:	d302      	bcc.n	80062cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d116      	bne.n	80062fa <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2200      	movs	r2, #0
 80062d0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	2220      	movs	r2, #32
 80062d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2200      	movs	r2, #0
 80062de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062e6:	f043 0220 	orr.w	r2, r3, #32
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2200      	movs	r2, #0
 80062f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80062f6:	2301      	movs	r3, #1
 80062f8:	e023      	b.n	8006342 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	0c1b      	lsrs	r3, r3, #16
 80062fe:	b2db      	uxtb	r3, r3
 8006300:	2b01      	cmp	r3, #1
 8006302:	d10d      	bne.n	8006320 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	695b      	ldr	r3, [r3, #20]
 800630a:	43da      	mvns	r2, r3
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	4013      	ands	r3, r2
 8006310:	b29b      	uxth	r3, r3
 8006312:	2b00      	cmp	r3, #0
 8006314:	bf0c      	ite	eq
 8006316:	2301      	moveq	r3, #1
 8006318:	2300      	movne	r3, #0
 800631a:	b2db      	uxtb	r3, r3
 800631c:	461a      	mov	r2, r3
 800631e:	e00c      	b.n	800633a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	699b      	ldr	r3, [r3, #24]
 8006326:	43da      	mvns	r2, r3
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	4013      	ands	r3, r2
 800632c:	b29b      	uxth	r3, r3
 800632e:	2b00      	cmp	r3, #0
 8006330:	bf0c      	ite	eq
 8006332:	2301      	moveq	r3, #1
 8006334:	2300      	movne	r3, #0
 8006336:	b2db      	uxtb	r3, r3
 8006338:	461a      	mov	r2, r3
 800633a:	79fb      	ldrb	r3, [r7, #7]
 800633c:	429a      	cmp	r2, r3
 800633e:	d0b6      	beq.n	80062ae <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006340:	2300      	movs	r3, #0
}
 8006342:	4618      	mov	r0, r3
 8006344:	3710      	adds	r7, #16
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}

0800634a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800634a:	b580      	push	{r7, lr}
 800634c:	b084      	sub	sp, #16
 800634e:	af00      	add	r7, sp, #0
 8006350:	60f8      	str	r0, [r7, #12]
 8006352:	60b9      	str	r1, [r7, #8]
 8006354:	607a      	str	r2, [r7, #4]
 8006356:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006358:	e051      	b.n	80063fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	695b      	ldr	r3, [r3, #20]
 8006360:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006364:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006368:	d123      	bne.n	80063b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	681a      	ldr	r2, [r3, #0]
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006378:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006382:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2200      	movs	r2, #0
 8006388:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2220      	movs	r2, #32
 800638e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2200      	movs	r2, #0
 8006396:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800639e:	f043 0204 	orr.w	r2, r3, #4
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2200      	movs	r2, #0
 80063aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80063ae:	2301      	movs	r3, #1
 80063b0:	e046      	b.n	8006440 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063b8:	d021      	beq.n	80063fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063ba:	f7fe f917 	bl	80045ec <HAL_GetTick>
 80063be:	4602      	mov	r2, r0
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	1ad3      	subs	r3, r2, r3
 80063c4:	687a      	ldr	r2, [r7, #4]
 80063c6:	429a      	cmp	r2, r3
 80063c8:	d302      	bcc.n	80063d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d116      	bne.n	80063fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	2200      	movs	r2, #0
 80063d4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2220      	movs	r2, #32
 80063da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2200      	movs	r2, #0
 80063e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063ea:	f043 0220 	orr.w	r2, r3, #32
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	2200      	movs	r2, #0
 80063f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80063fa:	2301      	movs	r3, #1
 80063fc:	e020      	b.n	8006440 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	0c1b      	lsrs	r3, r3, #16
 8006402:	b2db      	uxtb	r3, r3
 8006404:	2b01      	cmp	r3, #1
 8006406:	d10c      	bne.n	8006422 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	695b      	ldr	r3, [r3, #20]
 800640e:	43da      	mvns	r2, r3
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	4013      	ands	r3, r2
 8006414:	b29b      	uxth	r3, r3
 8006416:	2b00      	cmp	r3, #0
 8006418:	bf14      	ite	ne
 800641a:	2301      	movne	r3, #1
 800641c:	2300      	moveq	r3, #0
 800641e:	b2db      	uxtb	r3, r3
 8006420:	e00b      	b.n	800643a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	699b      	ldr	r3, [r3, #24]
 8006428:	43da      	mvns	r2, r3
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	4013      	ands	r3, r2
 800642e:	b29b      	uxth	r3, r3
 8006430:	2b00      	cmp	r3, #0
 8006432:	bf14      	ite	ne
 8006434:	2301      	movne	r3, #1
 8006436:	2300      	moveq	r3, #0
 8006438:	b2db      	uxtb	r3, r3
 800643a:	2b00      	cmp	r3, #0
 800643c:	d18d      	bne.n	800635a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800643e:	2300      	movs	r3, #0
}
 8006440:	4618      	mov	r0, r3
 8006442:	3710      	adds	r7, #16
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}

08006448 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b084      	sub	sp, #16
 800644c:	af00      	add	r7, sp, #0
 800644e:	60f8      	str	r0, [r7, #12]
 8006450:	60b9      	str	r1, [r7, #8]
 8006452:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006454:	e02d      	b.n	80064b2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006456:	68f8      	ldr	r0, [r7, #12]
 8006458:	f000 f8ce 	bl	80065f8 <I2C_IsAcknowledgeFailed>
 800645c:	4603      	mov	r3, r0
 800645e:	2b00      	cmp	r3, #0
 8006460:	d001      	beq.n	8006466 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006462:	2301      	movs	r3, #1
 8006464:	e02d      	b.n	80064c2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006466:	68bb      	ldr	r3, [r7, #8]
 8006468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800646c:	d021      	beq.n	80064b2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800646e:	f7fe f8bd 	bl	80045ec <HAL_GetTick>
 8006472:	4602      	mov	r2, r0
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	1ad3      	subs	r3, r2, r3
 8006478:	68ba      	ldr	r2, [r7, #8]
 800647a:	429a      	cmp	r2, r3
 800647c:	d302      	bcc.n	8006484 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d116      	bne.n	80064b2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	2200      	movs	r2, #0
 8006488:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	2220      	movs	r2, #32
 800648e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2200      	movs	r2, #0
 8006496:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800649e:	f043 0220 	orr.w	r2, r3, #32
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	2200      	movs	r2, #0
 80064aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80064ae:	2301      	movs	r3, #1
 80064b0:	e007      	b.n	80064c2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	695b      	ldr	r3, [r3, #20]
 80064b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064bc:	2b80      	cmp	r3, #128	@ 0x80
 80064be:	d1ca      	bne.n	8006456 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80064c0:	2300      	movs	r3, #0
}
 80064c2:	4618      	mov	r0, r3
 80064c4:	3710      	adds	r7, #16
 80064c6:	46bd      	mov	sp, r7
 80064c8:	bd80      	pop	{r7, pc}

080064ca <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80064ca:	b580      	push	{r7, lr}
 80064cc:	b084      	sub	sp, #16
 80064ce:	af00      	add	r7, sp, #0
 80064d0:	60f8      	str	r0, [r7, #12]
 80064d2:	60b9      	str	r1, [r7, #8]
 80064d4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80064d6:	e02d      	b.n	8006534 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80064d8:	68f8      	ldr	r0, [r7, #12]
 80064da:	f000 f88d 	bl	80065f8 <I2C_IsAcknowledgeFailed>
 80064de:	4603      	mov	r3, r0
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d001      	beq.n	80064e8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80064e4:	2301      	movs	r3, #1
 80064e6:	e02d      	b.n	8006544 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064ee:	d021      	beq.n	8006534 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064f0:	f7fe f87c 	bl	80045ec <HAL_GetTick>
 80064f4:	4602      	mov	r2, r0
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	1ad3      	subs	r3, r2, r3
 80064fa:	68ba      	ldr	r2, [r7, #8]
 80064fc:	429a      	cmp	r2, r3
 80064fe:	d302      	bcc.n	8006506 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d116      	bne.n	8006534 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2200      	movs	r2, #0
 800650a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	2220      	movs	r2, #32
 8006510:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	2200      	movs	r2, #0
 8006518:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006520:	f043 0220 	orr.w	r2, r3, #32
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	2200      	movs	r2, #0
 800652c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006530:	2301      	movs	r3, #1
 8006532:	e007      	b.n	8006544 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	695b      	ldr	r3, [r3, #20]
 800653a:	f003 0304 	and.w	r3, r3, #4
 800653e:	2b04      	cmp	r3, #4
 8006540:	d1ca      	bne.n	80064d8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006542:	2300      	movs	r3, #0
}
 8006544:	4618      	mov	r0, r3
 8006546:	3710      	adds	r7, #16
 8006548:	46bd      	mov	sp, r7
 800654a:	bd80      	pop	{r7, pc}

0800654c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b084      	sub	sp, #16
 8006550:	af00      	add	r7, sp, #0
 8006552:	60f8      	str	r0, [r7, #12]
 8006554:	60b9      	str	r1, [r7, #8]
 8006556:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006558:	e042      	b.n	80065e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	695b      	ldr	r3, [r3, #20]
 8006560:	f003 0310 	and.w	r3, r3, #16
 8006564:	2b10      	cmp	r3, #16
 8006566:	d119      	bne.n	800659c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f06f 0210 	mvn.w	r2, #16
 8006570:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	2200      	movs	r2, #0
 8006576:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	2220      	movs	r2, #32
 800657c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	2200      	movs	r2, #0
 8006584:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2200      	movs	r2, #0
 8006594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006598:	2301      	movs	r3, #1
 800659a:	e029      	b.n	80065f0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800659c:	f7fe f826 	bl	80045ec <HAL_GetTick>
 80065a0:	4602      	mov	r2, r0
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	1ad3      	subs	r3, r2, r3
 80065a6:	68ba      	ldr	r2, [r7, #8]
 80065a8:	429a      	cmp	r2, r3
 80065aa:	d302      	bcc.n	80065b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d116      	bne.n	80065e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	2200      	movs	r2, #0
 80065b6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	2220      	movs	r2, #32
 80065bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	2200      	movs	r2, #0
 80065c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065cc:	f043 0220 	orr.w	r2, r3, #32
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2200      	movs	r2, #0
 80065d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80065dc:	2301      	movs	r3, #1
 80065de:	e007      	b.n	80065f0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	695b      	ldr	r3, [r3, #20]
 80065e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065ea:	2b40      	cmp	r3, #64	@ 0x40
 80065ec:	d1b5      	bne.n	800655a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80065ee:	2300      	movs	r3, #0
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3710      	adds	r7, #16
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd80      	pop	{r7, pc}

080065f8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80065f8:	b480      	push	{r7}
 80065fa:	b083      	sub	sp, #12
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	695b      	ldr	r3, [r3, #20]
 8006606:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800660a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800660e:	d11b      	bne.n	8006648 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006618:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2200      	movs	r2, #0
 800661e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2220      	movs	r2, #32
 8006624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2200      	movs	r2, #0
 800662c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006634:	f043 0204 	orr.w	r2, r3, #4
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2200      	movs	r2, #0
 8006640:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006644:	2301      	movs	r3, #1
 8006646:	e000      	b.n	800664a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006648:	2300      	movs	r3, #0
}
 800664a:	4618      	mov	r0, r3
 800664c:	370c      	adds	r7, #12
 800664e:	46bd      	mov	sp, r7
 8006650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006654:	4770      	bx	lr
	...

08006658 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b086      	sub	sp, #24
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d101      	bne.n	800666a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006666:	2301      	movs	r3, #1
 8006668:	e267      	b.n	8006b3a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f003 0301 	and.w	r3, r3, #1
 8006672:	2b00      	cmp	r3, #0
 8006674:	d075      	beq.n	8006762 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006676:	4b88      	ldr	r3, [pc, #544]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	f003 030c 	and.w	r3, r3, #12
 800667e:	2b04      	cmp	r3, #4
 8006680:	d00c      	beq.n	800669c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006682:	4b85      	ldr	r3, [pc, #532]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 8006684:	689b      	ldr	r3, [r3, #8]
 8006686:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800668a:	2b08      	cmp	r3, #8
 800668c:	d112      	bne.n	80066b4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800668e:	4b82      	ldr	r3, [pc, #520]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 8006690:	685b      	ldr	r3, [r3, #4]
 8006692:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006696:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800669a:	d10b      	bne.n	80066b4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800669c:	4b7e      	ldr	r3, [pc, #504]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d05b      	beq.n	8006760 <HAL_RCC_OscConfig+0x108>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d157      	bne.n	8006760 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80066b0:	2301      	movs	r3, #1
 80066b2:	e242      	b.n	8006b3a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066bc:	d106      	bne.n	80066cc <HAL_RCC_OscConfig+0x74>
 80066be:	4b76      	ldr	r3, [pc, #472]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4a75      	ldr	r2, [pc, #468]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 80066c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80066c8:	6013      	str	r3, [r2, #0]
 80066ca:	e01d      	b.n	8006708 <HAL_RCC_OscConfig+0xb0>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80066d4:	d10c      	bne.n	80066f0 <HAL_RCC_OscConfig+0x98>
 80066d6:	4b70      	ldr	r3, [pc, #448]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4a6f      	ldr	r2, [pc, #444]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 80066dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80066e0:	6013      	str	r3, [r2, #0]
 80066e2:	4b6d      	ldr	r3, [pc, #436]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a6c      	ldr	r2, [pc, #432]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 80066e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80066ec:	6013      	str	r3, [r2, #0]
 80066ee:	e00b      	b.n	8006708 <HAL_RCC_OscConfig+0xb0>
 80066f0:	4b69      	ldr	r3, [pc, #420]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a68      	ldr	r2, [pc, #416]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 80066f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80066fa:	6013      	str	r3, [r2, #0]
 80066fc:	4b66      	ldr	r3, [pc, #408]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4a65      	ldr	r2, [pc, #404]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 8006702:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006706:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	685b      	ldr	r3, [r3, #4]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d013      	beq.n	8006738 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006710:	f7fd ff6c 	bl	80045ec <HAL_GetTick>
 8006714:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006716:	e008      	b.n	800672a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006718:	f7fd ff68 	bl	80045ec <HAL_GetTick>
 800671c:	4602      	mov	r2, r0
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	1ad3      	subs	r3, r2, r3
 8006722:	2b64      	cmp	r3, #100	@ 0x64
 8006724:	d901      	bls.n	800672a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006726:	2303      	movs	r3, #3
 8006728:	e207      	b.n	8006b3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800672a:	4b5b      	ldr	r3, [pc, #364]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006732:	2b00      	cmp	r3, #0
 8006734:	d0f0      	beq.n	8006718 <HAL_RCC_OscConfig+0xc0>
 8006736:	e014      	b.n	8006762 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006738:	f7fd ff58 	bl	80045ec <HAL_GetTick>
 800673c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800673e:	e008      	b.n	8006752 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006740:	f7fd ff54 	bl	80045ec <HAL_GetTick>
 8006744:	4602      	mov	r2, r0
 8006746:	693b      	ldr	r3, [r7, #16]
 8006748:	1ad3      	subs	r3, r2, r3
 800674a:	2b64      	cmp	r3, #100	@ 0x64
 800674c:	d901      	bls.n	8006752 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800674e:	2303      	movs	r3, #3
 8006750:	e1f3      	b.n	8006b3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006752:	4b51      	ldr	r3, [pc, #324]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800675a:	2b00      	cmp	r3, #0
 800675c:	d1f0      	bne.n	8006740 <HAL_RCC_OscConfig+0xe8>
 800675e:	e000      	b.n	8006762 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006760:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f003 0302 	and.w	r3, r3, #2
 800676a:	2b00      	cmp	r3, #0
 800676c:	d063      	beq.n	8006836 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800676e:	4b4a      	ldr	r3, [pc, #296]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 8006770:	689b      	ldr	r3, [r3, #8]
 8006772:	f003 030c 	and.w	r3, r3, #12
 8006776:	2b00      	cmp	r3, #0
 8006778:	d00b      	beq.n	8006792 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800677a:	4b47      	ldr	r3, [pc, #284]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 800677c:	689b      	ldr	r3, [r3, #8]
 800677e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006782:	2b08      	cmp	r3, #8
 8006784:	d11c      	bne.n	80067c0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006786:	4b44      	ldr	r3, [pc, #272]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 8006788:	685b      	ldr	r3, [r3, #4]
 800678a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800678e:	2b00      	cmp	r3, #0
 8006790:	d116      	bne.n	80067c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006792:	4b41      	ldr	r3, [pc, #260]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f003 0302 	and.w	r3, r3, #2
 800679a:	2b00      	cmp	r3, #0
 800679c:	d005      	beq.n	80067aa <HAL_RCC_OscConfig+0x152>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	68db      	ldr	r3, [r3, #12]
 80067a2:	2b01      	cmp	r3, #1
 80067a4:	d001      	beq.n	80067aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	e1c7      	b.n	8006b3a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067aa:	4b3b      	ldr	r3, [pc, #236]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	691b      	ldr	r3, [r3, #16]
 80067b6:	00db      	lsls	r3, r3, #3
 80067b8:	4937      	ldr	r1, [pc, #220]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 80067ba:	4313      	orrs	r3, r2
 80067bc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80067be:	e03a      	b.n	8006836 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	68db      	ldr	r3, [r3, #12]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d020      	beq.n	800680a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80067c8:	4b34      	ldr	r3, [pc, #208]	@ (800689c <HAL_RCC_OscConfig+0x244>)
 80067ca:	2201      	movs	r2, #1
 80067cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067ce:	f7fd ff0d 	bl	80045ec <HAL_GetTick>
 80067d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067d4:	e008      	b.n	80067e8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80067d6:	f7fd ff09 	bl	80045ec <HAL_GetTick>
 80067da:	4602      	mov	r2, r0
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	1ad3      	subs	r3, r2, r3
 80067e0:	2b02      	cmp	r3, #2
 80067e2:	d901      	bls.n	80067e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80067e4:	2303      	movs	r3, #3
 80067e6:	e1a8      	b.n	8006b3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067e8:	4b2b      	ldr	r3, [pc, #172]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f003 0302 	and.w	r3, r3, #2
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d0f0      	beq.n	80067d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067f4:	4b28      	ldr	r3, [pc, #160]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	691b      	ldr	r3, [r3, #16]
 8006800:	00db      	lsls	r3, r3, #3
 8006802:	4925      	ldr	r1, [pc, #148]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 8006804:	4313      	orrs	r3, r2
 8006806:	600b      	str	r3, [r1, #0]
 8006808:	e015      	b.n	8006836 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800680a:	4b24      	ldr	r3, [pc, #144]	@ (800689c <HAL_RCC_OscConfig+0x244>)
 800680c:	2200      	movs	r2, #0
 800680e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006810:	f7fd feec 	bl	80045ec <HAL_GetTick>
 8006814:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006816:	e008      	b.n	800682a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006818:	f7fd fee8 	bl	80045ec <HAL_GetTick>
 800681c:	4602      	mov	r2, r0
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	1ad3      	subs	r3, r2, r3
 8006822:	2b02      	cmp	r3, #2
 8006824:	d901      	bls.n	800682a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006826:	2303      	movs	r3, #3
 8006828:	e187      	b.n	8006b3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800682a:	4b1b      	ldr	r3, [pc, #108]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f003 0302 	and.w	r3, r3, #2
 8006832:	2b00      	cmp	r3, #0
 8006834:	d1f0      	bne.n	8006818 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f003 0308 	and.w	r3, r3, #8
 800683e:	2b00      	cmp	r3, #0
 8006840:	d036      	beq.n	80068b0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	695b      	ldr	r3, [r3, #20]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d016      	beq.n	8006878 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800684a:	4b15      	ldr	r3, [pc, #84]	@ (80068a0 <HAL_RCC_OscConfig+0x248>)
 800684c:	2201      	movs	r2, #1
 800684e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006850:	f7fd fecc 	bl	80045ec <HAL_GetTick>
 8006854:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006856:	e008      	b.n	800686a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006858:	f7fd fec8 	bl	80045ec <HAL_GetTick>
 800685c:	4602      	mov	r2, r0
 800685e:	693b      	ldr	r3, [r7, #16]
 8006860:	1ad3      	subs	r3, r2, r3
 8006862:	2b02      	cmp	r3, #2
 8006864:	d901      	bls.n	800686a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006866:	2303      	movs	r3, #3
 8006868:	e167      	b.n	8006b3a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800686a:	4b0b      	ldr	r3, [pc, #44]	@ (8006898 <HAL_RCC_OscConfig+0x240>)
 800686c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800686e:	f003 0302 	and.w	r3, r3, #2
 8006872:	2b00      	cmp	r3, #0
 8006874:	d0f0      	beq.n	8006858 <HAL_RCC_OscConfig+0x200>
 8006876:	e01b      	b.n	80068b0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006878:	4b09      	ldr	r3, [pc, #36]	@ (80068a0 <HAL_RCC_OscConfig+0x248>)
 800687a:	2200      	movs	r2, #0
 800687c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800687e:	f7fd feb5 	bl	80045ec <HAL_GetTick>
 8006882:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006884:	e00e      	b.n	80068a4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006886:	f7fd feb1 	bl	80045ec <HAL_GetTick>
 800688a:	4602      	mov	r2, r0
 800688c:	693b      	ldr	r3, [r7, #16]
 800688e:	1ad3      	subs	r3, r2, r3
 8006890:	2b02      	cmp	r3, #2
 8006892:	d907      	bls.n	80068a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006894:	2303      	movs	r3, #3
 8006896:	e150      	b.n	8006b3a <HAL_RCC_OscConfig+0x4e2>
 8006898:	40023800 	.word	0x40023800
 800689c:	42470000 	.word	0x42470000
 80068a0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80068a4:	4b88      	ldr	r3, [pc, #544]	@ (8006ac8 <HAL_RCC_OscConfig+0x470>)
 80068a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068a8:	f003 0302 	and.w	r3, r3, #2
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d1ea      	bne.n	8006886 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f003 0304 	and.w	r3, r3, #4
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	f000 8097 	beq.w	80069ec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80068be:	2300      	movs	r3, #0
 80068c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80068c2:	4b81      	ldr	r3, [pc, #516]	@ (8006ac8 <HAL_RCC_OscConfig+0x470>)
 80068c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d10f      	bne.n	80068ee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80068ce:	2300      	movs	r3, #0
 80068d0:	60bb      	str	r3, [r7, #8]
 80068d2:	4b7d      	ldr	r3, [pc, #500]	@ (8006ac8 <HAL_RCC_OscConfig+0x470>)
 80068d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068d6:	4a7c      	ldr	r2, [pc, #496]	@ (8006ac8 <HAL_RCC_OscConfig+0x470>)
 80068d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80068dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80068de:	4b7a      	ldr	r3, [pc, #488]	@ (8006ac8 <HAL_RCC_OscConfig+0x470>)
 80068e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068e6:	60bb      	str	r3, [r7, #8]
 80068e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80068ea:	2301      	movs	r3, #1
 80068ec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068ee:	4b77      	ldr	r3, [pc, #476]	@ (8006acc <HAL_RCC_OscConfig+0x474>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d118      	bne.n	800692c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80068fa:	4b74      	ldr	r3, [pc, #464]	@ (8006acc <HAL_RCC_OscConfig+0x474>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	4a73      	ldr	r2, [pc, #460]	@ (8006acc <HAL_RCC_OscConfig+0x474>)
 8006900:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006904:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006906:	f7fd fe71 	bl	80045ec <HAL_GetTick>
 800690a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800690c:	e008      	b.n	8006920 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800690e:	f7fd fe6d 	bl	80045ec <HAL_GetTick>
 8006912:	4602      	mov	r2, r0
 8006914:	693b      	ldr	r3, [r7, #16]
 8006916:	1ad3      	subs	r3, r2, r3
 8006918:	2b02      	cmp	r3, #2
 800691a:	d901      	bls.n	8006920 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800691c:	2303      	movs	r3, #3
 800691e:	e10c      	b.n	8006b3a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006920:	4b6a      	ldr	r3, [pc, #424]	@ (8006acc <HAL_RCC_OscConfig+0x474>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006928:	2b00      	cmp	r3, #0
 800692a:	d0f0      	beq.n	800690e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	689b      	ldr	r3, [r3, #8]
 8006930:	2b01      	cmp	r3, #1
 8006932:	d106      	bne.n	8006942 <HAL_RCC_OscConfig+0x2ea>
 8006934:	4b64      	ldr	r3, [pc, #400]	@ (8006ac8 <HAL_RCC_OscConfig+0x470>)
 8006936:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006938:	4a63      	ldr	r2, [pc, #396]	@ (8006ac8 <HAL_RCC_OscConfig+0x470>)
 800693a:	f043 0301 	orr.w	r3, r3, #1
 800693e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006940:	e01c      	b.n	800697c <HAL_RCC_OscConfig+0x324>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	689b      	ldr	r3, [r3, #8]
 8006946:	2b05      	cmp	r3, #5
 8006948:	d10c      	bne.n	8006964 <HAL_RCC_OscConfig+0x30c>
 800694a:	4b5f      	ldr	r3, [pc, #380]	@ (8006ac8 <HAL_RCC_OscConfig+0x470>)
 800694c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800694e:	4a5e      	ldr	r2, [pc, #376]	@ (8006ac8 <HAL_RCC_OscConfig+0x470>)
 8006950:	f043 0304 	orr.w	r3, r3, #4
 8006954:	6713      	str	r3, [r2, #112]	@ 0x70
 8006956:	4b5c      	ldr	r3, [pc, #368]	@ (8006ac8 <HAL_RCC_OscConfig+0x470>)
 8006958:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800695a:	4a5b      	ldr	r2, [pc, #364]	@ (8006ac8 <HAL_RCC_OscConfig+0x470>)
 800695c:	f043 0301 	orr.w	r3, r3, #1
 8006960:	6713      	str	r3, [r2, #112]	@ 0x70
 8006962:	e00b      	b.n	800697c <HAL_RCC_OscConfig+0x324>
 8006964:	4b58      	ldr	r3, [pc, #352]	@ (8006ac8 <HAL_RCC_OscConfig+0x470>)
 8006966:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006968:	4a57      	ldr	r2, [pc, #348]	@ (8006ac8 <HAL_RCC_OscConfig+0x470>)
 800696a:	f023 0301 	bic.w	r3, r3, #1
 800696e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006970:	4b55      	ldr	r3, [pc, #340]	@ (8006ac8 <HAL_RCC_OscConfig+0x470>)
 8006972:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006974:	4a54      	ldr	r2, [pc, #336]	@ (8006ac8 <HAL_RCC_OscConfig+0x470>)
 8006976:	f023 0304 	bic.w	r3, r3, #4
 800697a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	689b      	ldr	r3, [r3, #8]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d015      	beq.n	80069b0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006984:	f7fd fe32 	bl	80045ec <HAL_GetTick>
 8006988:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800698a:	e00a      	b.n	80069a2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800698c:	f7fd fe2e 	bl	80045ec <HAL_GetTick>
 8006990:	4602      	mov	r2, r0
 8006992:	693b      	ldr	r3, [r7, #16]
 8006994:	1ad3      	subs	r3, r2, r3
 8006996:	f241 3288 	movw	r2, #5000	@ 0x1388
 800699a:	4293      	cmp	r3, r2
 800699c:	d901      	bls.n	80069a2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800699e:	2303      	movs	r3, #3
 80069a0:	e0cb      	b.n	8006b3a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069a2:	4b49      	ldr	r3, [pc, #292]	@ (8006ac8 <HAL_RCC_OscConfig+0x470>)
 80069a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069a6:	f003 0302 	and.w	r3, r3, #2
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d0ee      	beq.n	800698c <HAL_RCC_OscConfig+0x334>
 80069ae:	e014      	b.n	80069da <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80069b0:	f7fd fe1c 	bl	80045ec <HAL_GetTick>
 80069b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80069b6:	e00a      	b.n	80069ce <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80069b8:	f7fd fe18 	bl	80045ec <HAL_GetTick>
 80069bc:	4602      	mov	r2, r0
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	1ad3      	subs	r3, r2, r3
 80069c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d901      	bls.n	80069ce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80069ca:	2303      	movs	r3, #3
 80069cc:	e0b5      	b.n	8006b3a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80069ce:	4b3e      	ldr	r3, [pc, #248]	@ (8006ac8 <HAL_RCC_OscConfig+0x470>)
 80069d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069d2:	f003 0302 	and.w	r3, r3, #2
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d1ee      	bne.n	80069b8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80069da:	7dfb      	ldrb	r3, [r7, #23]
 80069dc:	2b01      	cmp	r3, #1
 80069de:	d105      	bne.n	80069ec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80069e0:	4b39      	ldr	r3, [pc, #228]	@ (8006ac8 <HAL_RCC_OscConfig+0x470>)
 80069e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069e4:	4a38      	ldr	r2, [pc, #224]	@ (8006ac8 <HAL_RCC_OscConfig+0x470>)
 80069e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80069ea:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	699b      	ldr	r3, [r3, #24]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	f000 80a1 	beq.w	8006b38 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80069f6:	4b34      	ldr	r3, [pc, #208]	@ (8006ac8 <HAL_RCC_OscConfig+0x470>)
 80069f8:	689b      	ldr	r3, [r3, #8]
 80069fa:	f003 030c 	and.w	r3, r3, #12
 80069fe:	2b08      	cmp	r3, #8
 8006a00:	d05c      	beq.n	8006abc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	699b      	ldr	r3, [r3, #24]
 8006a06:	2b02      	cmp	r3, #2
 8006a08:	d141      	bne.n	8006a8e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a0a:	4b31      	ldr	r3, [pc, #196]	@ (8006ad0 <HAL_RCC_OscConfig+0x478>)
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a10:	f7fd fdec 	bl	80045ec <HAL_GetTick>
 8006a14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a16:	e008      	b.n	8006a2a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a18:	f7fd fde8 	bl	80045ec <HAL_GetTick>
 8006a1c:	4602      	mov	r2, r0
 8006a1e:	693b      	ldr	r3, [r7, #16]
 8006a20:	1ad3      	subs	r3, r2, r3
 8006a22:	2b02      	cmp	r3, #2
 8006a24:	d901      	bls.n	8006a2a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006a26:	2303      	movs	r3, #3
 8006a28:	e087      	b.n	8006b3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a2a:	4b27      	ldr	r3, [pc, #156]	@ (8006ac8 <HAL_RCC_OscConfig+0x470>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d1f0      	bne.n	8006a18 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	69da      	ldr	r2, [r3, #28]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6a1b      	ldr	r3, [r3, #32]
 8006a3e:	431a      	orrs	r2, r3
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a44:	019b      	lsls	r3, r3, #6
 8006a46:	431a      	orrs	r2, r3
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a4c:	085b      	lsrs	r3, r3, #1
 8006a4e:	3b01      	subs	r3, #1
 8006a50:	041b      	lsls	r3, r3, #16
 8006a52:	431a      	orrs	r2, r3
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a58:	061b      	lsls	r3, r3, #24
 8006a5a:	491b      	ldr	r1, [pc, #108]	@ (8006ac8 <HAL_RCC_OscConfig+0x470>)
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a60:	4b1b      	ldr	r3, [pc, #108]	@ (8006ad0 <HAL_RCC_OscConfig+0x478>)
 8006a62:	2201      	movs	r2, #1
 8006a64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a66:	f7fd fdc1 	bl	80045ec <HAL_GetTick>
 8006a6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a6c:	e008      	b.n	8006a80 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a6e:	f7fd fdbd 	bl	80045ec <HAL_GetTick>
 8006a72:	4602      	mov	r2, r0
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	1ad3      	subs	r3, r2, r3
 8006a78:	2b02      	cmp	r3, #2
 8006a7a:	d901      	bls.n	8006a80 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006a7c:	2303      	movs	r3, #3
 8006a7e:	e05c      	b.n	8006b3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a80:	4b11      	ldr	r3, [pc, #68]	@ (8006ac8 <HAL_RCC_OscConfig+0x470>)
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d0f0      	beq.n	8006a6e <HAL_RCC_OscConfig+0x416>
 8006a8c:	e054      	b.n	8006b38 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a8e:	4b10      	ldr	r3, [pc, #64]	@ (8006ad0 <HAL_RCC_OscConfig+0x478>)
 8006a90:	2200      	movs	r2, #0
 8006a92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a94:	f7fd fdaa 	bl	80045ec <HAL_GetTick>
 8006a98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a9a:	e008      	b.n	8006aae <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a9c:	f7fd fda6 	bl	80045ec <HAL_GetTick>
 8006aa0:	4602      	mov	r2, r0
 8006aa2:	693b      	ldr	r3, [r7, #16]
 8006aa4:	1ad3      	subs	r3, r2, r3
 8006aa6:	2b02      	cmp	r3, #2
 8006aa8:	d901      	bls.n	8006aae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006aaa:	2303      	movs	r3, #3
 8006aac:	e045      	b.n	8006b3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006aae:	4b06      	ldr	r3, [pc, #24]	@ (8006ac8 <HAL_RCC_OscConfig+0x470>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d1f0      	bne.n	8006a9c <HAL_RCC_OscConfig+0x444>
 8006aba:	e03d      	b.n	8006b38 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	699b      	ldr	r3, [r3, #24]
 8006ac0:	2b01      	cmp	r3, #1
 8006ac2:	d107      	bne.n	8006ad4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006ac4:	2301      	movs	r3, #1
 8006ac6:	e038      	b.n	8006b3a <HAL_RCC_OscConfig+0x4e2>
 8006ac8:	40023800 	.word	0x40023800
 8006acc:	40007000 	.word	0x40007000
 8006ad0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006ad4:	4b1b      	ldr	r3, [pc, #108]	@ (8006b44 <HAL_RCC_OscConfig+0x4ec>)
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	699b      	ldr	r3, [r3, #24]
 8006ade:	2b01      	cmp	r3, #1
 8006ae0:	d028      	beq.n	8006b34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006aec:	429a      	cmp	r2, r3
 8006aee:	d121      	bne.n	8006b34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006afa:	429a      	cmp	r2, r3
 8006afc:	d11a      	bne.n	8006b34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006afe:	68fa      	ldr	r2, [r7, #12]
 8006b00:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006b04:	4013      	ands	r3, r2
 8006b06:	687a      	ldr	r2, [r7, #4]
 8006b08:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006b0a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d111      	bne.n	8006b34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b1a:	085b      	lsrs	r3, r3, #1
 8006b1c:	3b01      	subs	r3, #1
 8006b1e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006b20:	429a      	cmp	r2, r3
 8006b22:	d107      	bne.n	8006b34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b2e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006b30:	429a      	cmp	r2, r3
 8006b32:	d001      	beq.n	8006b38 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006b34:	2301      	movs	r3, #1
 8006b36:	e000      	b.n	8006b3a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006b38:	2300      	movs	r3, #0
}
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	3718      	adds	r7, #24
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bd80      	pop	{r7, pc}
 8006b42:	bf00      	nop
 8006b44:	40023800 	.word	0x40023800

08006b48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b084      	sub	sp, #16
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
 8006b50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d101      	bne.n	8006b5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b58:	2301      	movs	r3, #1
 8006b5a:	e0cc      	b.n	8006cf6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006b5c:	4b68      	ldr	r3, [pc, #416]	@ (8006d00 <HAL_RCC_ClockConfig+0x1b8>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f003 0307 	and.w	r3, r3, #7
 8006b64:	683a      	ldr	r2, [r7, #0]
 8006b66:	429a      	cmp	r2, r3
 8006b68:	d90c      	bls.n	8006b84 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b6a:	4b65      	ldr	r3, [pc, #404]	@ (8006d00 <HAL_RCC_ClockConfig+0x1b8>)
 8006b6c:	683a      	ldr	r2, [r7, #0]
 8006b6e:	b2d2      	uxtb	r2, r2
 8006b70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b72:	4b63      	ldr	r3, [pc, #396]	@ (8006d00 <HAL_RCC_ClockConfig+0x1b8>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f003 0307 	and.w	r3, r3, #7
 8006b7a:	683a      	ldr	r2, [r7, #0]
 8006b7c:	429a      	cmp	r2, r3
 8006b7e:	d001      	beq.n	8006b84 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006b80:	2301      	movs	r3, #1
 8006b82:	e0b8      	b.n	8006cf6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f003 0302 	and.w	r3, r3, #2
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d020      	beq.n	8006bd2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f003 0304 	and.w	r3, r3, #4
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d005      	beq.n	8006ba8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006b9c:	4b59      	ldr	r3, [pc, #356]	@ (8006d04 <HAL_RCC_ClockConfig+0x1bc>)
 8006b9e:	689b      	ldr	r3, [r3, #8]
 8006ba0:	4a58      	ldr	r2, [pc, #352]	@ (8006d04 <HAL_RCC_ClockConfig+0x1bc>)
 8006ba2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006ba6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f003 0308 	and.w	r3, r3, #8
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d005      	beq.n	8006bc0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006bb4:	4b53      	ldr	r3, [pc, #332]	@ (8006d04 <HAL_RCC_ClockConfig+0x1bc>)
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	4a52      	ldr	r2, [pc, #328]	@ (8006d04 <HAL_RCC_ClockConfig+0x1bc>)
 8006bba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006bbe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006bc0:	4b50      	ldr	r3, [pc, #320]	@ (8006d04 <HAL_RCC_ClockConfig+0x1bc>)
 8006bc2:	689b      	ldr	r3, [r3, #8]
 8006bc4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	689b      	ldr	r3, [r3, #8]
 8006bcc:	494d      	ldr	r1, [pc, #308]	@ (8006d04 <HAL_RCC_ClockConfig+0x1bc>)
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f003 0301 	and.w	r3, r3, #1
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d044      	beq.n	8006c68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	2b01      	cmp	r3, #1
 8006be4:	d107      	bne.n	8006bf6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006be6:	4b47      	ldr	r3, [pc, #284]	@ (8006d04 <HAL_RCC_ClockConfig+0x1bc>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d119      	bne.n	8006c26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	e07f      	b.n	8006cf6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	2b02      	cmp	r3, #2
 8006bfc:	d003      	beq.n	8006c06 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006c02:	2b03      	cmp	r3, #3
 8006c04:	d107      	bne.n	8006c16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c06:	4b3f      	ldr	r3, [pc, #252]	@ (8006d04 <HAL_RCC_ClockConfig+0x1bc>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d109      	bne.n	8006c26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c12:	2301      	movs	r3, #1
 8006c14:	e06f      	b.n	8006cf6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c16:	4b3b      	ldr	r3, [pc, #236]	@ (8006d04 <HAL_RCC_ClockConfig+0x1bc>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f003 0302 	and.w	r3, r3, #2
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d101      	bne.n	8006c26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c22:	2301      	movs	r3, #1
 8006c24:	e067      	b.n	8006cf6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006c26:	4b37      	ldr	r3, [pc, #220]	@ (8006d04 <HAL_RCC_ClockConfig+0x1bc>)
 8006c28:	689b      	ldr	r3, [r3, #8]
 8006c2a:	f023 0203 	bic.w	r2, r3, #3
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	4934      	ldr	r1, [pc, #208]	@ (8006d04 <HAL_RCC_ClockConfig+0x1bc>)
 8006c34:	4313      	orrs	r3, r2
 8006c36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006c38:	f7fd fcd8 	bl	80045ec <HAL_GetTick>
 8006c3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c3e:	e00a      	b.n	8006c56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c40:	f7fd fcd4 	bl	80045ec <HAL_GetTick>
 8006c44:	4602      	mov	r2, r0
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	1ad3      	subs	r3, r2, r3
 8006c4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d901      	bls.n	8006c56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006c52:	2303      	movs	r3, #3
 8006c54:	e04f      	b.n	8006cf6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c56:	4b2b      	ldr	r3, [pc, #172]	@ (8006d04 <HAL_RCC_ClockConfig+0x1bc>)
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	f003 020c 	and.w	r2, r3, #12
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	685b      	ldr	r3, [r3, #4]
 8006c62:	009b      	lsls	r3, r3, #2
 8006c64:	429a      	cmp	r2, r3
 8006c66:	d1eb      	bne.n	8006c40 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006c68:	4b25      	ldr	r3, [pc, #148]	@ (8006d00 <HAL_RCC_ClockConfig+0x1b8>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f003 0307 	and.w	r3, r3, #7
 8006c70:	683a      	ldr	r2, [r7, #0]
 8006c72:	429a      	cmp	r2, r3
 8006c74:	d20c      	bcs.n	8006c90 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c76:	4b22      	ldr	r3, [pc, #136]	@ (8006d00 <HAL_RCC_ClockConfig+0x1b8>)
 8006c78:	683a      	ldr	r2, [r7, #0]
 8006c7a:	b2d2      	uxtb	r2, r2
 8006c7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c7e:	4b20      	ldr	r3, [pc, #128]	@ (8006d00 <HAL_RCC_ClockConfig+0x1b8>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f003 0307 	and.w	r3, r3, #7
 8006c86:	683a      	ldr	r2, [r7, #0]
 8006c88:	429a      	cmp	r2, r3
 8006c8a:	d001      	beq.n	8006c90 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	e032      	b.n	8006cf6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f003 0304 	and.w	r3, r3, #4
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d008      	beq.n	8006cae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006c9c:	4b19      	ldr	r3, [pc, #100]	@ (8006d04 <HAL_RCC_ClockConfig+0x1bc>)
 8006c9e:	689b      	ldr	r3, [r3, #8]
 8006ca0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	68db      	ldr	r3, [r3, #12]
 8006ca8:	4916      	ldr	r1, [pc, #88]	@ (8006d04 <HAL_RCC_ClockConfig+0x1bc>)
 8006caa:	4313      	orrs	r3, r2
 8006cac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f003 0308 	and.w	r3, r3, #8
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d009      	beq.n	8006cce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006cba:	4b12      	ldr	r3, [pc, #72]	@ (8006d04 <HAL_RCC_ClockConfig+0x1bc>)
 8006cbc:	689b      	ldr	r3, [r3, #8]
 8006cbe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	691b      	ldr	r3, [r3, #16]
 8006cc6:	00db      	lsls	r3, r3, #3
 8006cc8:	490e      	ldr	r1, [pc, #56]	@ (8006d04 <HAL_RCC_ClockConfig+0x1bc>)
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006cce:	f000 f821 	bl	8006d14 <HAL_RCC_GetSysClockFreq>
 8006cd2:	4602      	mov	r2, r0
 8006cd4:	4b0b      	ldr	r3, [pc, #44]	@ (8006d04 <HAL_RCC_ClockConfig+0x1bc>)
 8006cd6:	689b      	ldr	r3, [r3, #8]
 8006cd8:	091b      	lsrs	r3, r3, #4
 8006cda:	f003 030f 	and.w	r3, r3, #15
 8006cde:	490a      	ldr	r1, [pc, #40]	@ (8006d08 <HAL_RCC_ClockConfig+0x1c0>)
 8006ce0:	5ccb      	ldrb	r3, [r1, r3]
 8006ce2:	fa22 f303 	lsr.w	r3, r2, r3
 8006ce6:	4a09      	ldr	r2, [pc, #36]	@ (8006d0c <HAL_RCC_ClockConfig+0x1c4>)
 8006ce8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006cea:	4b09      	ldr	r3, [pc, #36]	@ (8006d10 <HAL_RCC_ClockConfig+0x1c8>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4618      	mov	r0, r3
 8006cf0:	f7fd fc38 	bl	8004564 <HAL_InitTick>

  return HAL_OK;
 8006cf4:	2300      	movs	r3, #0
}
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	3710      	adds	r7, #16
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bd80      	pop	{r7, pc}
 8006cfe:	bf00      	nop
 8006d00:	40023c00 	.word	0x40023c00
 8006d04:	40023800 	.word	0x40023800
 8006d08:	0800cc50 	.word	0x0800cc50
 8006d0c:	20000008 	.word	0x20000008
 8006d10:	20000044 	.word	0x20000044

08006d14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006d18:	b094      	sub	sp, #80	@ 0x50
 8006d1a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d20:	2300      	movs	r3, #0
 8006d22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d24:	2300      	movs	r3, #0
 8006d26:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006d28:	2300      	movs	r3, #0
 8006d2a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006d2c:	4b79      	ldr	r3, [pc, #484]	@ (8006f14 <HAL_RCC_GetSysClockFreq+0x200>)
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	f003 030c 	and.w	r3, r3, #12
 8006d34:	2b08      	cmp	r3, #8
 8006d36:	d00d      	beq.n	8006d54 <HAL_RCC_GetSysClockFreq+0x40>
 8006d38:	2b08      	cmp	r3, #8
 8006d3a:	f200 80e1 	bhi.w	8006f00 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d002      	beq.n	8006d48 <HAL_RCC_GetSysClockFreq+0x34>
 8006d42:	2b04      	cmp	r3, #4
 8006d44:	d003      	beq.n	8006d4e <HAL_RCC_GetSysClockFreq+0x3a>
 8006d46:	e0db      	b.n	8006f00 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006d48:	4b73      	ldr	r3, [pc, #460]	@ (8006f18 <HAL_RCC_GetSysClockFreq+0x204>)
 8006d4a:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8006d4c:	e0db      	b.n	8006f06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006d4e:	4b73      	ldr	r3, [pc, #460]	@ (8006f1c <HAL_RCC_GetSysClockFreq+0x208>)
 8006d50:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006d52:	e0d8      	b.n	8006f06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006d54:	4b6f      	ldr	r3, [pc, #444]	@ (8006f14 <HAL_RCC_GetSysClockFreq+0x200>)
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006d5c:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006d5e:	4b6d      	ldr	r3, [pc, #436]	@ (8006f14 <HAL_RCC_GetSysClockFreq+0x200>)
 8006d60:	685b      	ldr	r3, [r3, #4]
 8006d62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d063      	beq.n	8006e32 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d6a:	4b6a      	ldr	r3, [pc, #424]	@ (8006f14 <HAL_RCC_GetSysClockFreq+0x200>)
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	099b      	lsrs	r3, r3, #6
 8006d70:	2200      	movs	r2, #0
 8006d72:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006d74:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006d76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d7c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d7e:	2300      	movs	r3, #0
 8006d80:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d82:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006d86:	4622      	mov	r2, r4
 8006d88:	462b      	mov	r3, r5
 8006d8a:	f04f 0000 	mov.w	r0, #0
 8006d8e:	f04f 0100 	mov.w	r1, #0
 8006d92:	0159      	lsls	r1, r3, #5
 8006d94:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006d98:	0150      	lsls	r0, r2, #5
 8006d9a:	4602      	mov	r2, r0
 8006d9c:	460b      	mov	r3, r1
 8006d9e:	4621      	mov	r1, r4
 8006da0:	1a51      	subs	r1, r2, r1
 8006da2:	6139      	str	r1, [r7, #16]
 8006da4:	4629      	mov	r1, r5
 8006da6:	eb63 0301 	sbc.w	r3, r3, r1
 8006daa:	617b      	str	r3, [r7, #20]
 8006dac:	f04f 0200 	mov.w	r2, #0
 8006db0:	f04f 0300 	mov.w	r3, #0
 8006db4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006db8:	4659      	mov	r1, fp
 8006dba:	018b      	lsls	r3, r1, #6
 8006dbc:	4651      	mov	r1, sl
 8006dbe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006dc2:	4651      	mov	r1, sl
 8006dc4:	018a      	lsls	r2, r1, #6
 8006dc6:	4651      	mov	r1, sl
 8006dc8:	ebb2 0801 	subs.w	r8, r2, r1
 8006dcc:	4659      	mov	r1, fp
 8006dce:	eb63 0901 	sbc.w	r9, r3, r1
 8006dd2:	f04f 0200 	mov.w	r2, #0
 8006dd6:	f04f 0300 	mov.w	r3, #0
 8006dda:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006dde:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006de2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006de6:	4690      	mov	r8, r2
 8006de8:	4699      	mov	r9, r3
 8006dea:	4623      	mov	r3, r4
 8006dec:	eb18 0303 	adds.w	r3, r8, r3
 8006df0:	60bb      	str	r3, [r7, #8]
 8006df2:	462b      	mov	r3, r5
 8006df4:	eb49 0303 	adc.w	r3, r9, r3
 8006df8:	60fb      	str	r3, [r7, #12]
 8006dfa:	f04f 0200 	mov.w	r2, #0
 8006dfe:	f04f 0300 	mov.w	r3, #0
 8006e02:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006e06:	4629      	mov	r1, r5
 8006e08:	024b      	lsls	r3, r1, #9
 8006e0a:	4621      	mov	r1, r4
 8006e0c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006e10:	4621      	mov	r1, r4
 8006e12:	024a      	lsls	r2, r1, #9
 8006e14:	4610      	mov	r0, r2
 8006e16:	4619      	mov	r1, r3
 8006e18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e1e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006e20:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006e24:	f7f9 feb0 	bl	8000b88 <__aeabi_uldivmod>
 8006e28:	4602      	mov	r2, r0
 8006e2a:	460b      	mov	r3, r1
 8006e2c:	4613      	mov	r3, r2
 8006e2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e30:	e058      	b.n	8006ee4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e32:	4b38      	ldr	r3, [pc, #224]	@ (8006f14 <HAL_RCC_GetSysClockFreq+0x200>)
 8006e34:	685b      	ldr	r3, [r3, #4]
 8006e36:	099b      	lsrs	r3, r3, #6
 8006e38:	2200      	movs	r2, #0
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	4611      	mov	r1, r2
 8006e3e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006e42:	623b      	str	r3, [r7, #32]
 8006e44:	2300      	movs	r3, #0
 8006e46:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e48:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006e4c:	4642      	mov	r2, r8
 8006e4e:	464b      	mov	r3, r9
 8006e50:	f04f 0000 	mov.w	r0, #0
 8006e54:	f04f 0100 	mov.w	r1, #0
 8006e58:	0159      	lsls	r1, r3, #5
 8006e5a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006e5e:	0150      	lsls	r0, r2, #5
 8006e60:	4602      	mov	r2, r0
 8006e62:	460b      	mov	r3, r1
 8006e64:	4641      	mov	r1, r8
 8006e66:	ebb2 0a01 	subs.w	sl, r2, r1
 8006e6a:	4649      	mov	r1, r9
 8006e6c:	eb63 0b01 	sbc.w	fp, r3, r1
 8006e70:	f04f 0200 	mov.w	r2, #0
 8006e74:	f04f 0300 	mov.w	r3, #0
 8006e78:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006e7c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006e80:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006e84:	ebb2 040a 	subs.w	r4, r2, sl
 8006e88:	eb63 050b 	sbc.w	r5, r3, fp
 8006e8c:	f04f 0200 	mov.w	r2, #0
 8006e90:	f04f 0300 	mov.w	r3, #0
 8006e94:	00eb      	lsls	r3, r5, #3
 8006e96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006e9a:	00e2      	lsls	r2, r4, #3
 8006e9c:	4614      	mov	r4, r2
 8006e9e:	461d      	mov	r5, r3
 8006ea0:	4643      	mov	r3, r8
 8006ea2:	18e3      	adds	r3, r4, r3
 8006ea4:	603b      	str	r3, [r7, #0]
 8006ea6:	464b      	mov	r3, r9
 8006ea8:	eb45 0303 	adc.w	r3, r5, r3
 8006eac:	607b      	str	r3, [r7, #4]
 8006eae:	f04f 0200 	mov.w	r2, #0
 8006eb2:	f04f 0300 	mov.w	r3, #0
 8006eb6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006eba:	4629      	mov	r1, r5
 8006ebc:	028b      	lsls	r3, r1, #10
 8006ebe:	4621      	mov	r1, r4
 8006ec0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006ec4:	4621      	mov	r1, r4
 8006ec6:	028a      	lsls	r2, r1, #10
 8006ec8:	4610      	mov	r0, r2
 8006eca:	4619      	mov	r1, r3
 8006ecc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ece:	2200      	movs	r2, #0
 8006ed0:	61bb      	str	r3, [r7, #24]
 8006ed2:	61fa      	str	r2, [r7, #28]
 8006ed4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ed8:	f7f9 fe56 	bl	8000b88 <__aeabi_uldivmod>
 8006edc:	4602      	mov	r2, r0
 8006ede:	460b      	mov	r3, r1
 8006ee0:	4613      	mov	r3, r2
 8006ee2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8006f14 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ee6:	685b      	ldr	r3, [r3, #4]
 8006ee8:	0c1b      	lsrs	r3, r3, #16
 8006eea:	f003 0303 	and.w	r3, r3, #3
 8006eee:	3301      	adds	r3, #1
 8006ef0:	005b      	lsls	r3, r3, #1
 8006ef2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8006ef4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006ef6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ef8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006efc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006efe:	e002      	b.n	8006f06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006f00:	4b05      	ldr	r3, [pc, #20]	@ (8006f18 <HAL_RCC_GetSysClockFreq+0x204>)
 8006f02:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006f04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006f06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	3750      	adds	r7, #80	@ 0x50
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006f12:	bf00      	nop
 8006f14:	40023800 	.word	0x40023800
 8006f18:	00f42400 	.word	0x00f42400
 8006f1c:	007a1200 	.word	0x007a1200

08006f20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006f20:	b480      	push	{r7}
 8006f22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006f24:	4b03      	ldr	r3, [pc, #12]	@ (8006f34 <HAL_RCC_GetHCLKFreq+0x14>)
 8006f26:	681b      	ldr	r3, [r3, #0]
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f30:	4770      	bx	lr
 8006f32:	bf00      	nop
 8006f34:	20000008 	.word	0x20000008

08006f38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006f3c:	f7ff fff0 	bl	8006f20 <HAL_RCC_GetHCLKFreq>
 8006f40:	4602      	mov	r2, r0
 8006f42:	4b05      	ldr	r3, [pc, #20]	@ (8006f58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006f44:	689b      	ldr	r3, [r3, #8]
 8006f46:	0a9b      	lsrs	r3, r3, #10
 8006f48:	f003 0307 	and.w	r3, r3, #7
 8006f4c:	4903      	ldr	r1, [pc, #12]	@ (8006f5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006f4e:	5ccb      	ldrb	r3, [r1, r3]
 8006f50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f54:	4618      	mov	r0, r3
 8006f56:	bd80      	pop	{r7, pc}
 8006f58:	40023800 	.word	0x40023800
 8006f5c:	0800cc60 	.word	0x0800cc60

08006f60 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b082      	sub	sp, #8
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d101      	bne.n	8006f72 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006f6e:	2301      	movs	r3, #1
 8006f70:	e07b      	b.n	800706a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d108      	bne.n	8006f8c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	685b      	ldr	r3, [r3, #4]
 8006f7e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006f82:	d009      	beq.n	8006f98 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2200      	movs	r2, #0
 8006f88:	61da      	str	r2, [r3, #28]
 8006f8a:	e005      	b.n	8006f98 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	2200      	movs	r2, #0
 8006f96:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006fa4:	b2db      	uxtb	r3, r3
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d106      	bne.n	8006fb8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	2200      	movs	r2, #0
 8006fae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f7fc f8ae 	bl	8003114 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2202      	movs	r2, #2
 8006fbc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	681a      	ldr	r2, [r3, #0]
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006fce:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	685b      	ldr	r3, [r3, #4]
 8006fd4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	689b      	ldr	r3, [r3, #8]
 8006fdc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006fe0:	431a      	orrs	r2, r3
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	68db      	ldr	r3, [r3, #12]
 8006fe6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006fea:	431a      	orrs	r2, r3
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	691b      	ldr	r3, [r3, #16]
 8006ff0:	f003 0302 	and.w	r3, r3, #2
 8006ff4:	431a      	orrs	r2, r3
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	695b      	ldr	r3, [r3, #20]
 8006ffa:	f003 0301 	and.w	r3, r3, #1
 8006ffe:	431a      	orrs	r2, r3
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	699b      	ldr	r3, [r3, #24]
 8007004:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007008:	431a      	orrs	r2, r3
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	69db      	ldr	r3, [r3, #28]
 800700e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007012:	431a      	orrs	r2, r3
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6a1b      	ldr	r3, [r3, #32]
 8007018:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800701c:	ea42 0103 	orr.w	r1, r2, r3
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007024:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	430a      	orrs	r2, r1
 800702e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	699b      	ldr	r3, [r3, #24]
 8007034:	0c1b      	lsrs	r3, r3, #16
 8007036:	f003 0104 	and.w	r1, r3, #4
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800703e:	f003 0210 	and.w	r2, r3, #16
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	430a      	orrs	r2, r1
 8007048:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	69da      	ldr	r2, [r3, #28]
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007058:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2200      	movs	r2, #0
 800705e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2201      	movs	r2, #1
 8007064:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007068:	2300      	movs	r3, #0
}
 800706a:	4618      	mov	r0, r3
 800706c:	3708      	adds	r7, #8
 800706e:	46bd      	mov	sp, r7
 8007070:	bd80      	pop	{r7, pc}

08007072 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007072:	b580      	push	{r7, lr}
 8007074:	b088      	sub	sp, #32
 8007076:	af00      	add	r7, sp, #0
 8007078:	60f8      	str	r0, [r7, #12]
 800707a:	60b9      	str	r1, [r7, #8]
 800707c:	603b      	str	r3, [r7, #0]
 800707e:	4613      	mov	r3, r2
 8007080:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007082:	2300      	movs	r3, #0
 8007084:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800708c:	2b01      	cmp	r3, #1
 800708e:	d101      	bne.n	8007094 <HAL_SPI_Transmit+0x22>
 8007090:	2302      	movs	r3, #2
 8007092:	e126      	b.n	80072e2 <HAL_SPI_Transmit+0x270>
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	2201      	movs	r2, #1
 8007098:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800709c:	f7fd faa6 	bl	80045ec <HAL_GetTick>
 80070a0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80070a2:	88fb      	ldrh	r3, [r7, #6]
 80070a4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80070ac:	b2db      	uxtb	r3, r3
 80070ae:	2b01      	cmp	r3, #1
 80070b0:	d002      	beq.n	80070b8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80070b2:	2302      	movs	r3, #2
 80070b4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80070b6:	e10b      	b.n	80072d0 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d002      	beq.n	80070c4 <HAL_SPI_Transmit+0x52>
 80070be:	88fb      	ldrh	r3, [r7, #6]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d102      	bne.n	80070ca <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80070c4:	2301      	movs	r3, #1
 80070c6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80070c8:	e102      	b.n	80072d0 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2203      	movs	r2, #3
 80070ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	2200      	movs	r2, #0
 80070d6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	68ba      	ldr	r2, [r7, #8]
 80070dc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	88fa      	ldrh	r2, [r7, #6]
 80070e2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	88fa      	ldrh	r2, [r7, #6]
 80070e8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	2200      	movs	r2, #0
 80070ee:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	2200      	movs	r2, #0
 80070f4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	2200      	movs	r2, #0
 80070fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	2200      	movs	r2, #0
 8007100:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	2200      	movs	r2, #0
 8007106:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007110:	d10f      	bne.n	8007132 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	681a      	ldr	r2, [r3, #0]
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007120:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	681a      	ldr	r2, [r3, #0]
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007130:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800713c:	2b40      	cmp	r3, #64	@ 0x40
 800713e:	d007      	beq.n	8007150 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	681a      	ldr	r2, [r3, #0]
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800714e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	68db      	ldr	r3, [r3, #12]
 8007154:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007158:	d14b      	bne.n	80071f2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	685b      	ldr	r3, [r3, #4]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d002      	beq.n	8007168 <HAL_SPI_Transmit+0xf6>
 8007162:	8afb      	ldrh	r3, [r7, #22]
 8007164:	2b01      	cmp	r3, #1
 8007166:	d13e      	bne.n	80071e6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800716c:	881a      	ldrh	r2, [r3, #0]
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007178:	1c9a      	adds	r2, r3, #2
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007182:	b29b      	uxth	r3, r3
 8007184:	3b01      	subs	r3, #1
 8007186:	b29a      	uxth	r2, r3
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800718c:	e02b      	b.n	80071e6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	689b      	ldr	r3, [r3, #8]
 8007194:	f003 0302 	and.w	r3, r3, #2
 8007198:	2b02      	cmp	r3, #2
 800719a:	d112      	bne.n	80071c2 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071a0:	881a      	ldrh	r2, [r3, #0]
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071ac:	1c9a      	adds	r2, r3, #2
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80071b6:	b29b      	uxth	r3, r3
 80071b8:	3b01      	subs	r3, #1
 80071ba:	b29a      	uxth	r2, r3
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	86da      	strh	r2, [r3, #54]	@ 0x36
 80071c0:	e011      	b.n	80071e6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80071c2:	f7fd fa13 	bl	80045ec <HAL_GetTick>
 80071c6:	4602      	mov	r2, r0
 80071c8:	69bb      	ldr	r3, [r7, #24]
 80071ca:	1ad3      	subs	r3, r2, r3
 80071cc:	683a      	ldr	r2, [r7, #0]
 80071ce:	429a      	cmp	r2, r3
 80071d0:	d803      	bhi.n	80071da <HAL_SPI_Transmit+0x168>
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071d8:	d102      	bne.n	80071e0 <HAL_SPI_Transmit+0x16e>
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d102      	bne.n	80071e6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80071e0:	2303      	movs	r3, #3
 80071e2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80071e4:	e074      	b.n	80072d0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80071ea:	b29b      	uxth	r3, r3
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d1ce      	bne.n	800718e <HAL_SPI_Transmit+0x11c>
 80071f0:	e04c      	b.n	800728c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	685b      	ldr	r3, [r3, #4]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d002      	beq.n	8007200 <HAL_SPI_Transmit+0x18e>
 80071fa:	8afb      	ldrh	r3, [r7, #22]
 80071fc:	2b01      	cmp	r3, #1
 80071fe:	d140      	bne.n	8007282 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	330c      	adds	r3, #12
 800720a:	7812      	ldrb	r2, [r2, #0]
 800720c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007212:	1c5a      	adds	r2, r3, #1
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800721c:	b29b      	uxth	r3, r3
 800721e:	3b01      	subs	r3, #1
 8007220:	b29a      	uxth	r2, r3
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007226:	e02c      	b.n	8007282 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	689b      	ldr	r3, [r3, #8]
 800722e:	f003 0302 	and.w	r3, r3, #2
 8007232:	2b02      	cmp	r3, #2
 8007234:	d113      	bne.n	800725e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	330c      	adds	r3, #12
 8007240:	7812      	ldrb	r2, [r2, #0]
 8007242:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007248:	1c5a      	adds	r2, r3, #1
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007252:	b29b      	uxth	r3, r3
 8007254:	3b01      	subs	r3, #1
 8007256:	b29a      	uxth	r2, r3
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800725c:	e011      	b.n	8007282 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800725e:	f7fd f9c5 	bl	80045ec <HAL_GetTick>
 8007262:	4602      	mov	r2, r0
 8007264:	69bb      	ldr	r3, [r7, #24]
 8007266:	1ad3      	subs	r3, r2, r3
 8007268:	683a      	ldr	r2, [r7, #0]
 800726a:	429a      	cmp	r2, r3
 800726c:	d803      	bhi.n	8007276 <HAL_SPI_Transmit+0x204>
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007274:	d102      	bne.n	800727c <HAL_SPI_Transmit+0x20a>
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d102      	bne.n	8007282 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800727c:	2303      	movs	r3, #3
 800727e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007280:	e026      	b.n	80072d0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007286:	b29b      	uxth	r3, r3
 8007288:	2b00      	cmp	r3, #0
 800728a:	d1cd      	bne.n	8007228 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800728c:	69ba      	ldr	r2, [r7, #24]
 800728e:	6839      	ldr	r1, [r7, #0]
 8007290:	68f8      	ldr	r0, [r7, #12]
 8007292:	f000 f8b3 	bl	80073fc <SPI_EndRxTxTransaction>
 8007296:	4603      	mov	r3, r0
 8007298:	2b00      	cmp	r3, #0
 800729a:	d002      	beq.n	80072a2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	2220      	movs	r2, #32
 80072a0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	689b      	ldr	r3, [r3, #8]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d10a      	bne.n	80072c0 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80072aa:	2300      	movs	r3, #0
 80072ac:	613b      	str	r3, [r7, #16]
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	68db      	ldr	r3, [r3, #12]
 80072b4:	613b      	str	r3, [r7, #16]
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	689b      	ldr	r3, [r3, #8]
 80072bc:	613b      	str	r3, [r7, #16]
 80072be:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d002      	beq.n	80072ce <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80072c8:	2301      	movs	r3, #1
 80072ca:	77fb      	strb	r3, [r7, #31]
 80072cc:	e000      	b.n	80072d0 <HAL_SPI_Transmit+0x25e>
  }

error:
 80072ce:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2201      	movs	r2, #1
 80072d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	2200      	movs	r2, #0
 80072dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80072e0:	7ffb      	ldrb	r3, [r7, #31]
}
 80072e2:	4618      	mov	r0, r3
 80072e4:	3720      	adds	r7, #32
 80072e6:	46bd      	mov	sp, r7
 80072e8:	bd80      	pop	{r7, pc}
	...

080072ec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b088      	sub	sp, #32
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	60f8      	str	r0, [r7, #12]
 80072f4:	60b9      	str	r1, [r7, #8]
 80072f6:	603b      	str	r3, [r7, #0]
 80072f8:	4613      	mov	r3, r2
 80072fa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80072fc:	f7fd f976 	bl	80045ec <HAL_GetTick>
 8007300:	4602      	mov	r2, r0
 8007302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007304:	1a9b      	subs	r3, r3, r2
 8007306:	683a      	ldr	r2, [r7, #0]
 8007308:	4413      	add	r3, r2
 800730a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800730c:	f7fd f96e 	bl	80045ec <HAL_GetTick>
 8007310:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007312:	4b39      	ldr	r3, [pc, #228]	@ (80073f8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	015b      	lsls	r3, r3, #5
 8007318:	0d1b      	lsrs	r3, r3, #20
 800731a:	69fa      	ldr	r2, [r7, #28]
 800731c:	fb02 f303 	mul.w	r3, r2, r3
 8007320:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007322:	e054      	b.n	80073ce <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	f1b3 3fff 	cmp.w	r3, #4294967295
 800732a:	d050      	beq.n	80073ce <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800732c:	f7fd f95e 	bl	80045ec <HAL_GetTick>
 8007330:	4602      	mov	r2, r0
 8007332:	69bb      	ldr	r3, [r7, #24]
 8007334:	1ad3      	subs	r3, r2, r3
 8007336:	69fa      	ldr	r2, [r7, #28]
 8007338:	429a      	cmp	r2, r3
 800733a:	d902      	bls.n	8007342 <SPI_WaitFlagStateUntilTimeout+0x56>
 800733c:	69fb      	ldr	r3, [r7, #28]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d13d      	bne.n	80073be <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	685a      	ldr	r2, [r3, #4]
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007350:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	685b      	ldr	r3, [r3, #4]
 8007356:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800735a:	d111      	bne.n	8007380 <SPI_WaitFlagStateUntilTimeout+0x94>
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	689b      	ldr	r3, [r3, #8]
 8007360:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007364:	d004      	beq.n	8007370 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	689b      	ldr	r3, [r3, #8]
 800736a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800736e:	d107      	bne.n	8007380 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	681a      	ldr	r2, [r3, #0]
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800737e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007384:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007388:	d10f      	bne.n	80073aa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	681a      	ldr	r2, [r3, #0]
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007398:	601a      	str	r2, [r3, #0]
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	681a      	ldr	r2, [r3, #0]
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80073a8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2201      	movs	r2, #1
 80073ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	2200      	movs	r2, #0
 80073b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80073ba:	2303      	movs	r3, #3
 80073bc:	e017      	b.n	80073ee <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80073be:	697b      	ldr	r3, [r7, #20]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d101      	bne.n	80073c8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80073c4:	2300      	movs	r3, #0
 80073c6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80073c8:	697b      	ldr	r3, [r7, #20]
 80073ca:	3b01      	subs	r3, #1
 80073cc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	689a      	ldr	r2, [r3, #8]
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	4013      	ands	r3, r2
 80073d8:	68ba      	ldr	r2, [r7, #8]
 80073da:	429a      	cmp	r2, r3
 80073dc:	bf0c      	ite	eq
 80073de:	2301      	moveq	r3, #1
 80073e0:	2300      	movne	r3, #0
 80073e2:	b2db      	uxtb	r3, r3
 80073e4:	461a      	mov	r2, r3
 80073e6:	79fb      	ldrb	r3, [r7, #7]
 80073e8:	429a      	cmp	r2, r3
 80073ea:	d19b      	bne.n	8007324 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80073ec:	2300      	movs	r3, #0
}
 80073ee:	4618      	mov	r0, r3
 80073f0:	3720      	adds	r7, #32
 80073f2:	46bd      	mov	sp, r7
 80073f4:	bd80      	pop	{r7, pc}
 80073f6:	bf00      	nop
 80073f8:	20000008 	.word	0x20000008

080073fc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b088      	sub	sp, #32
 8007400:	af02      	add	r7, sp, #8
 8007402:	60f8      	str	r0, [r7, #12]
 8007404:	60b9      	str	r1, [r7, #8]
 8007406:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007408:	4b1b      	ldr	r3, [pc, #108]	@ (8007478 <SPI_EndRxTxTransaction+0x7c>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4a1b      	ldr	r2, [pc, #108]	@ (800747c <SPI_EndRxTxTransaction+0x80>)
 800740e:	fba2 2303 	umull	r2, r3, r2, r3
 8007412:	0d5b      	lsrs	r3, r3, #21
 8007414:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007418:	fb02 f303 	mul.w	r3, r2, r3
 800741c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	685b      	ldr	r3, [r3, #4]
 8007422:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007426:	d112      	bne.n	800744e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	9300      	str	r3, [sp, #0]
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	2200      	movs	r2, #0
 8007430:	2180      	movs	r1, #128	@ 0x80
 8007432:	68f8      	ldr	r0, [r7, #12]
 8007434:	f7ff ff5a 	bl	80072ec <SPI_WaitFlagStateUntilTimeout>
 8007438:	4603      	mov	r3, r0
 800743a:	2b00      	cmp	r3, #0
 800743c:	d016      	beq.n	800746c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007442:	f043 0220 	orr.w	r2, r3, #32
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800744a:	2303      	movs	r3, #3
 800744c:	e00f      	b.n	800746e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800744e:	697b      	ldr	r3, [r7, #20]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d00a      	beq.n	800746a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	3b01      	subs	r3, #1
 8007458:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	689b      	ldr	r3, [r3, #8]
 8007460:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007464:	2b80      	cmp	r3, #128	@ 0x80
 8007466:	d0f2      	beq.n	800744e <SPI_EndRxTxTransaction+0x52>
 8007468:	e000      	b.n	800746c <SPI_EndRxTxTransaction+0x70>
        break;
 800746a:	bf00      	nop
  }

  return HAL_OK;
 800746c:	2300      	movs	r3, #0
}
 800746e:	4618      	mov	r0, r3
 8007470:	3718      	adds	r7, #24
 8007472:	46bd      	mov	sp, r7
 8007474:	bd80      	pop	{r7, pc}
 8007476:	bf00      	nop
 8007478:	20000008 	.word	0x20000008
 800747c:	165e9f81 	.word	0x165e9f81

08007480 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8007480:	b580      	push	{r7, lr}
 8007482:	b084      	sub	sp, #16
 8007484:	af00      	add	r7, sp, #0
 8007486:	60f8      	str	r0, [r7, #12]
 8007488:	60b9      	str	r1, [r7, #8]
 800748a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d101      	bne.n	8007496 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8007492:	2301      	movs	r3, #1
 8007494:	e034      	b.n	8007500 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 800749c:	b2db      	uxtb	r3, r3
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d106      	bne.n	80074b0 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	2200      	movs	r2, #0
 80074a6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80074aa:	68f8      	ldr	r0, [r7, #12]
 80074ac:	f7f9 ffb4 	bl	8001418 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681a      	ldr	r2, [r3, #0]
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	3308      	adds	r3, #8
 80074b8:	4619      	mov	r1, r3
 80074ba:	4610      	mov	r0, r2
 80074bc:	f000 ffda 	bl	8008474 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	6818      	ldr	r0, [r3, #0]
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	689b      	ldr	r3, [r3, #8]
 80074c8:	461a      	mov	r2, r3
 80074ca:	68b9      	ldr	r1, [r7, #8]
 80074cc:	f001 f824 	bl	8008518 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	6858      	ldr	r0, [r3, #4]
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	689a      	ldr	r2, [r3, #8]
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074dc:	6879      	ldr	r1, [r7, #4]
 80074de:	f001 f859 	bl	8008594 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	68fa      	ldr	r2, [r7, #12]
 80074e8:	6892      	ldr	r2, [r2, #8]
 80074ea:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	68fa      	ldr	r2, [r7, #12]
 80074f4:	6892      	ldr	r2, [r2, #8]
 80074f6:	f041 0101 	orr.w	r1, r1, #1
 80074fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 80074fe:	2300      	movs	r3, #0
}
 8007500:	4618      	mov	r0, r3
 8007502:	3710      	adds	r7, #16
 8007504:	46bd      	mov	sp, r7
 8007506:	bd80      	pop	{r7, pc}

08007508 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b082      	sub	sp, #8
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d101      	bne.n	800751a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007516:	2301      	movs	r3, #1
 8007518:	e041      	b.n	800759e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007520:	b2db      	uxtb	r3, r3
 8007522:	2b00      	cmp	r3, #0
 8007524:	d106      	bne.n	8007534 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2200      	movs	r2, #0
 800752a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f7fc f866 	bl	8003600 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2202      	movs	r2, #2
 8007538:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681a      	ldr	r2, [r3, #0]
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	3304      	adds	r3, #4
 8007544:	4619      	mov	r1, r3
 8007546:	4610      	mov	r0, r2
 8007548:	f000 fc1a 	bl	8007d80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2201      	movs	r2, #1
 8007550:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2201      	movs	r2, #1
 8007558:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2201      	movs	r2, #1
 8007560:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2201      	movs	r2, #1
 8007568:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2201      	movs	r2, #1
 8007570:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2201      	movs	r2, #1
 8007578:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2201      	movs	r2, #1
 8007580:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2201      	movs	r2, #1
 8007588:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2201      	movs	r2, #1
 8007590:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2201      	movs	r2, #1
 8007598:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800759c:	2300      	movs	r3, #0
}
 800759e:	4618      	mov	r0, r3
 80075a0:	3708      	adds	r7, #8
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bd80      	pop	{r7, pc}
	...

080075a8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b085      	sub	sp, #20
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80075b6:	b2db      	uxtb	r3, r3
 80075b8:	2b01      	cmp	r3, #1
 80075ba:	d001      	beq.n	80075c0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80075bc:	2301      	movs	r3, #1
 80075be:	e046      	b.n	800764e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2202      	movs	r2, #2
 80075c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	4a23      	ldr	r2, [pc, #140]	@ (800765c <HAL_TIM_Base_Start+0xb4>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d022      	beq.n	8007618 <HAL_TIM_Base_Start+0x70>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075da:	d01d      	beq.n	8007618 <HAL_TIM_Base_Start+0x70>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	4a1f      	ldr	r2, [pc, #124]	@ (8007660 <HAL_TIM_Base_Start+0xb8>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d018      	beq.n	8007618 <HAL_TIM_Base_Start+0x70>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a1e      	ldr	r2, [pc, #120]	@ (8007664 <HAL_TIM_Base_Start+0xbc>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d013      	beq.n	8007618 <HAL_TIM_Base_Start+0x70>
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4a1c      	ldr	r2, [pc, #112]	@ (8007668 <HAL_TIM_Base_Start+0xc0>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d00e      	beq.n	8007618 <HAL_TIM_Base_Start+0x70>
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4a1b      	ldr	r2, [pc, #108]	@ (800766c <HAL_TIM_Base_Start+0xc4>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d009      	beq.n	8007618 <HAL_TIM_Base_Start+0x70>
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	4a19      	ldr	r2, [pc, #100]	@ (8007670 <HAL_TIM_Base_Start+0xc8>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d004      	beq.n	8007618 <HAL_TIM_Base_Start+0x70>
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4a18      	ldr	r2, [pc, #96]	@ (8007674 <HAL_TIM_Base_Start+0xcc>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d111      	bne.n	800763c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	689b      	ldr	r3, [r3, #8]
 800761e:	f003 0307 	and.w	r3, r3, #7
 8007622:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	2b06      	cmp	r3, #6
 8007628:	d010      	beq.n	800764c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	681a      	ldr	r2, [r3, #0]
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f042 0201 	orr.w	r2, r2, #1
 8007638:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800763a:	e007      	b.n	800764c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	681a      	ldr	r2, [r3, #0]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f042 0201 	orr.w	r2, r2, #1
 800764a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800764c:	2300      	movs	r3, #0
}
 800764e:	4618      	mov	r0, r3
 8007650:	3714      	adds	r7, #20
 8007652:	46bd      	mov	sp, r7
 8007654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007658:	4770      	bx	lr
 800765a:	bf00      	nop
 800765c:	40010000 	.word	0x40010000
 8007660:	40000400 	.word	0x40000400
 8007664:	40000800 	.word	0x40000800
 8007668:	40000c00 	.word	0x40000c00
 800766c:	40010400 	.word	0x40010400
 8007670:	40014000 	.word	0x40014000
 8007674:	40001800 	.word	0x40001800

08007678 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007678:	b480      	push	{r7}
 800767a:	b085      	sub	sp, #20
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007686:	b2db      	uxtb	r3, r3
 8007688:	2b01      	cmp	r3, #1
 800768a:	d001      	beq.n	8007690 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800768c:	2301      	movs	r3, #1
 800768e:	e04e      	b.n	800772e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2202      	movs	r2, #2
 8007694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	68da      	ldr	r2, [r3, #12]
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f042 0201 	orr.w	r2, r2, #1
 80076a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4a23      	ldr	r2, [pc, #140]	@ (800773c <HAL_TIM_Base_Start_IT+0xc4>)
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d022      	beq.n	80076f8 <HAL_TIM_Base_Start_IT+0x80>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076ba:	d01d      	beq.n	80076f8 <HAL_TIM_Base_Start_IT+0x80>
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	4a1f      	ldr	r2, [pc, #124]	@ (8007740 <HAL_TIM_Base_Start_IT+0xc8>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d018      	beq.n	80076f8 <HAL_TIM_Base_Start_IT+0x80>
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	4a1e      	ldr	r2, [pc, #120]	@ (8007744 <HAL_TIM_Base_Start_IT+0xcc>)
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d013      	beq.n	80076f8 <HAL_TIM_Base_Start_IT+0x80>
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	4a1c      	ldr	r2, [pc, #112]	@ (8007748 <HAL_TIM_Base_Start_IT+0xd0>)
 80076d6:	4293      	cmp	r3, r2
 80076d8:	d00e      	beq.n	80076f8 <HAL_TIM_Base_Start_IT+0x80>
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	4a1b      	ldr	r2, [pc, #108]	@ (800774c <HAL_TIM_Base_Start_IT+0xd4>)
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d009      	beq.n	80076f8 <HAL_TIM_Base_Start_IT+0x80>
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	4a19      	ldr	r2, [pc, #100]	@ (8007750 <HAL_TIM_Base_Start_IT+0xd8>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d004      	beq.n	80076f8 <HAL_TIM_Base_Start_IT+0x80>
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	4a18      	ldr	r2, [pc, #96]	@ (8007754 <HAL_TIM_Base_Start_IT+0xdc>)
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d111      	bne.n	800771c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	689b      	ldr	r3, [r3, #8]
 80076fe:	f003 0307 	and.w	r3, r3, #7
 8007702:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	2b06      	cmp	r3, #6
 8007708:	d010      	beq.n	800772c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	681a      	ldr	r2, [r3, #0]
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f042 0201 	orr.w	r2, r2, #1
 8007718:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800771a:	e007      	b.n	800772c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	681a      	ldr	r2, [r3, #0]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f042 0201 	orr.w	r2, r2, #1
 800772a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800772c:	2300      	movs	r3, #0
}
 800772e:	4618      	mov	r0, r3
 8007730:	3714      	adds	r7, #20
 8007732:	46bd      	mov	sp, r7
 8007734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007738:	4770      	bx	lr
 800773a:	bf00      	nop
 800773c:	40010000 	.word	0x40010000
 8007740:	40000400 	.word	0x40000400
 8007744:	40000800 	.word	0x40000800
 8007748:	40000c00 	.word	0x40000c00
 800774c:	40010400 	.word	0x40010400
 8007750:	40014000 	.word	0x40014000
 8007754:	40001800 	.word	0x40001800

08007758 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b082      	sub	sp, #8
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d101      	bne.n	800776a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007766:	2301      	movs	r3, #1
 8007768:	e041      	b.n	80077ee <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007770:	b2db      	uxtb	r3, r3
 8007772:	2b00      	cmp	r3, #0
 8007774:	d106      	bne.n	8007784 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2200      	movs	r2, #0
 800777a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f000 f839 	bl	80077f6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2202      	movs	r2, #2
 8007788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681a      	ldr	r2, [r3, #0]
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	3304      	adds	r3, #4
 8007794:	4619      	mov	r1, r3
 8007796:	4610      	mov	r0, r2
 8007798:	f000 faf2 	bl	8007d80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2201      	movs	r2, #1
 80077a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2201      	movs	r2, #1
 80077a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2201      	movs	r2, #1
 80077b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2201      	movs	r2, #1
 80077b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2201      	movs	r2, #1
 80077c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2201      	movs	r2, #1
 80077c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2201      	movs	r2, #1
 80077d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2201      	movs	r2, #1
 80077d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2201      	movs	r2, #1
 80077e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2201      	movs	r2, #1
 80077e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80077ec:	2300      	movs	r3, #0
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	3708      	adds	r7, #8
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}

080077f6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80077f6:	b480      	push	{r7}
 80077f8:	b083      	sub	sp, #12
 80077fa:	af00      	add	r7, sp, #0
 80077fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80077fe:	bf00      	nop
 8007800:	370c      	adds	r7, #12
 8007802:	46bd      	mov	sp, r7
 8007804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007808:	4770      	bx	lr

0800780a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800780a:	b580      	push	{r7, lr}
 800780c:	b082      	sub	sp, #8
 800780e:	af00      	add	r7, sp, #0
 8007810:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	691b      	ldr	r3, [r3, #16]
 8007818:	f003 0302 	and.w	r3, r3, #2
 800781c:	2b02      	cmp	r3, #2
 800781e:	d122      	bne.n	8007866 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	68db      	ldr	r3, [r3, #12]
 8007826:	f003 0302 	and.w	r3, r3, #2
 800782a:	2b02      	cmp	r3, #2
 800782c:	d11b      	bne.n	8007866 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f06f 0202 	mvn.w	r2, #2
 8007836:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2201      	movs	r2, #1
 800783c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	699b      	ldr	r3, [r3, #24]
 8007844:	f003 0303 	and.w	r3, r3, #3
 8007848:	2b00      	cmp	r3, #0
 800784a:	d003      	beq.n	8007854 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800784c:	6878      	ldr	r0, [r7, #4]
 800784e:	f000 fa78 	bl	8007d42 <HAL_TIM_IC_CaptureCallback>
 8007852:	e005      	b.n	8007860 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	f000 fa6a 	bl	8007d2e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800785a:	6878      	ldr	r0, [r7, #4]
 800785c:	f000 fa7b 	bl	8007d56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2200      	movs	r2, #0
 8007864:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	691b      	ldr	r3, [r3, #16]
 800786c:	f003 0304 	and.w	r3, r3, #4
 8007870:	2b04      	cmp	r3, #4
 8007872:	d122      	bne.n	80078ba <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	68db      	ldr	r3, [r3, #12]
 800787a:	f003 0304 	and.w	r3, r3, #4
 800787e:	2b04      	cmp	r3, #4
 8007880:	d11b      	bne.n	80078ba <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f06f 0204 	mvn.w	r2, #4
 800788a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2202      	movs	r2, #2
 8007890:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	699b      	ldr	r3, [r3, #24]
 8007898:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800789c:	2b00      	cmp	r3, #0
 800789e:	d003      	beq.n	80078a8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078a0:	6878      	ldr	r0, [r7, #4]
 80078a2:	f000 fa4e 	bl	8007d42 <HAL_TIM_IC_CaptureCallback>
 80078a6:	e005      	b.n	80078b4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078a8:	6878      	ldr	r0, [r7, #4]
 80078aa:	f000 fa40 	bl	8007d2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078ae:	6878      	ldr	r0, [r7, #4]
 80078b0:	f000 fa51 	bl	8007d56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2200      	movs	r2, #0
 80078b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	691b      	ldr	r3, [r3, #16]
 80078c0:	f003 0308 	and.w	r3, r3, #8
 80078c4:	2b08      	cmp	r3, #8
 80078c6:	d122      	bne.n	800790e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	68db      	ldr	r3, [r3, #12]
 80078ce:	f003 0308 	and.w	r3, r3, #8
 80078d2:	2b08      	cmp	r3, #8
 80078d4:	d11b      	bne.n	800790e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f06f 0208 	mvn.w	r2, #8
 80078de:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2204      	movs	r2, #4
 80078e4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	69db      	ldr	r3, [r3, #28]
 80078ec:	f003 0303 	and.w	r3, r3, #3
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d003      	beq.n	80078fc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f000 fa24 	bl	8007d42 <HAL_TIM_IC_CaptureCallback>
 80078fa:	e005      	b.n	8007908 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	f000 fa16 	bl	8007d2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007902:	6878      	ldr	r0, [r7, #4]
 8007904:	f000 fa27 	bl	8007d56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2200      	movs	r2, #0
 800790c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	691b      	ldr	r3, [r3, #16]
 8007914:	f003 0310 	and.w	r3, r3, #16
 8007918:	2b10      	cmp	r3, #16
 800791a:	d122      	bne.n	8007962 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	68db      	ldr	r3, [r3, #12]
 8007922:	f003 0310 	and.w	r3, r3, #16
 8007926:	2b10      	cmp	r3, #16
 8007928:	d11b      	bne.n	8007962 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f06f 0210 	mvn.w	r2, #16
 8007932:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2208      	movs	r2, #8
 8007938:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	69db      	ldr	r3, [r3, #28]
 8007940:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007944:	2b00      	cmp	r3, #0
 8007946:	d003      	beq.n	8007950 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007948:	6878      	ldr	r0, [r7, #4]
 800794a:	f000 f9fa 	bl	8007d42 <HAL_TIM_IC_CaptureCallback>
 800794e:	e005      	b.n	800795c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f000 f9ec 	bl	8007d2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007956:	6878      	ldr	r0, [r7, #4]
 8007958:	f000 f9fd 	bl	8007d56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2200      	movs	r2, #0
 8007960:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	691b      	ldr	r3, [r3, #16]
 8007968:	f003 0301 	and.w	r3, r3, #1
 800796c:	2b01      	cmp	r3, #1
 800796e:	d10e      	bne.n	800798e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	68db      	ldr	r3, [r3, #12]
 8007976:	f003 0301 	and.w	r3, r3, #1
 800797a:	2b01      	cmp	r3, #1
 800797c:	d107      	bne.n	800798e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f06f 0201 	mvn.w	r2, #1
 8007986:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007988:	6878      	ldr	r0, [r7, #4]
 800798a:	f7fb fb49 	bl	8003020 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	691b      	ldr	r3, [r3, #16]
 8007994:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007998:	2b80      	cmp	r3, #128	@ 0x80
 800799a:	d10e      	bne.n	80079ba <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	68db      	ldr	r3, [r3, #12]
 80079a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079a6:	2b80      	cmp	r3, #128	@ 0x80
 80079a8:	d107      	bne.n	80079ba <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80079b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f000 fd53 	bl	8008460 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	691b      	ldr	r3, [r3, #16]
 80079c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079c4:	2b40      	cmp	r3, #64	@ 0x40
 80079c6:	d10e      	bne.n	80079e6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	68db      	ldr	r3, [r3, #12]
 80079ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079d2:	2b40      	cmp	r3, #64	@ 0x40
 80079d4:	d107      	bne.n	80079e6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80079de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80079e0:	6878      	ldr	r0, [r7, #4]
 80079e2:	f000 f9c2 	bl	8007d6a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	691b      	ldr	r3, [r3, #16]
 80079ec:	f003 0320 	and.w	r3, r3, #32
 80079f0:	2b20      	cmp	r3, #32
 80079f2:	d10e      	bne.n	8007a12 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	68db      	ldr	r3, [r3, #12]
 80079fa:	f003 0320 	and.w	r3, r3, #32
 80079fe:	2b20      	cmp	r3, #32
 8007a00:	d107      	bne.n	8007a12 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f06f 0220 	mvn.w	r2, #32
 8007a0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007a0c:	6878      	ldr	r0, [r7, #4]
 8007a0e:	f000 fd1d 	bl	800844c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007a12:	bf00      	nop
 8007a14:	3708      	adds	r7, #8
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}
	...

08007a1c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b086      	sub	sp, #24
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	60f8      	str	r0, [r7, #12]
 8007a24:	60b9      	str	r1, [r7, #8]
 8007a26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007a28:	2300      	movs	r3, #0
 8007a2a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007a32:	2b01      	cmp	r3, #1
 8007a34:	d101      	bne.n	8007a3a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007a36:	2302      	movs	r3, #2
 8007a38:	e0ae      	b.n	8007b98 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	2201      	movs	r2, #1
 8007a3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2b0c      	cmp	r3, #12
 8007a46:	f200 809f 	bhi.w	8007b88 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007a4a:	a201      	add	r2, pc, #4	@ (adr r2, 8007a50 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a50:	08007a85 	.word	0x08007a85
 8007a54:	08007b89 	.word	0x08007b89
 8007a58:	08007b89 	.word	0x08007b89
 8007a5c:	08007b89 	.word	0x08007b89
 8007a60:	08007ac5 	.word	0x08007ac5
 8007a64:	08007b89 	.word	0x08007b89
 8007a68:	08007b89 	.word	0x08007b89
 8007a6c:	08007b89 	.word	0x08007b89
 8007a70:	08007b07 	.word	0x08007b07
 8007a74:	08007b89 	.word	0x08007b89
 8007a78:	08007b89 	.word	0x08007b89
 8007a7c:	08007b89 	.word	0x08007b89
 8007a80:	08007b47 	.word	0x08007b47
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	68b9      	ldr	r1, [r7, #8]
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	f000 fa18 	bl	8007ec0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	699a      	ldr	r2, [r3, #24]
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f042 0208 	orr.w	r2, r2, #8
 8007a9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	699a      	ldr	r2, [r3, #24]
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f022 0204 	bic.w	r2, r2, #4
 8007aae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	6999      	ldr	r1, [r3, #24]
 8007ab6:	68bb      	ldr	r3, [r7, #8]
 8007ab8:	691a      	ldr	r2, [r3, #16]
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	430a      	orrs	r2, r1
 8007ac0:	619a      	str	r2, [r3, #24]
      break;
 8007ac2:	e064      	b.n	8007b8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	68b9      	ldr	r1, [r7, #8]
 8007aca:	4618      	mov	r0, r3
 8007acc:	f000 fa68 	bl	8007fa0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	699a      	ldr	r2, [r3, #24]
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007ade:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	699a      	ldr	r2, [r3, #24]
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007aee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	6999      	ldr	r1, [r3, #24]
 8007af6:	68bb      	ldr	r3, [r7, #8]
 8007af8:	691b      	ldr	r3, [r3, #16]
 8007afa:	021a      	lsls	r2, r3, #8
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	430a      	orrs	r2, r1
 8007b02:	619a      	str	r2, [r3, #24]
      break;
 8007b04:	e043      	b.n	8007b8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	68b9      	ldr	r1, [r7, #8]
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	f000 fabd 	bl	800808c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	69da      	ldr	r2, [r3, #28]
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f042 0208 	orr.w	r2, r2, #8
 8007b20:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	69da      	ldr	r2, [r3, #28]
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f022 0204 	bic.w	r2, r2, #4
 8007b30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	69d9      	ldr	r1, [r3, #28]
 8007b38:	68bb      	ldr	r3, [r7, #8]
 8007b3a:	691a      	ldr	r2, [r3, #16]
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	430a      	orrs	r2, r1
 8007b42:	61da      	str	r2, [r3, #28]
      break;
 8007b44:	e023      	b.n	8007b8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	68b9      	ldr	r1, [r7, #8]
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	f000 fb11 	bl	8008174 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	69da      	ldr	r2, [r3, #28]
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007b60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	69da      	ldr	r2, [r3, #28]
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007b70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	69d9      	ldr	r1, [r3, #28]
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	691b      	ldr	r3, [r3, #16]
 8007b7c:	021a      	lsls	r2, r3, #8
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	430a      	orrs	r2, r1
 8007b84:	61da      	str	r2, [r3, #28]
      break;
 8007b86:	e002      	b.n	8007b8e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007b88:	2301      	movs	r3, #1
 8007b8a:	75fb      	strb	r3, [r7, #23]
      break;
 8007b8c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	2200      	movs	r2, #0
 8007b92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007b96:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b98:	4618      	mov	r0, r3
 8007b9a:	3718      	adds	r7, #24
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	bd80      	pop	{r7, pc}

08007ba0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b084      	sub	sp, #16
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
 8007ba8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007baa:	2300      	movs	r3, #0
 8007bac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007bb4:	2b01      	cmp	r3, #1
 8007bb6:	d101      	bne.n	8007bbc <HAL_TIM_ConfigClockSource+0x1c>
 8007bb8:	2302      	movs	r3, #2
 8007bba:	e0b4      	b.n	8007d26 <HAL_TIM_ConfigClockSource+0x186>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2201      	movs	r2, #1
 8007bc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2202      	movs	r2, #2
 8007bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	689b      	ldr	r3, [r3, #8]
 8007bd2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007bda:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007be2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	68ba      	ldr	r2, [r7, #8]
 8007bea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007bf4:	d03e      	beq.n	8007c74 <HAL_TIM_ConfigClockSource+0xd4>
 8007bf6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007bfa:	f200 8087 	bhi.w	8007d0c <HAL_TIM_ConfigClockSource+0x16c>
 8007bfe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c02:	f000 8086 	beq.w	8007d12 <HAL_TIM_ConfigClockSource+0x172>
 8007c06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c0a:	d87f      	bhi.n	8007d0c <HAL_TIM_ConfigClockSource+0x16c>
 8007c0c:	2b70      	cmp	r3, #112	@ 0x70
 8007c0e:	d01a      	beq.n	8007c46 <HAL_TIM_ConfigClockSource+0xa6>
 8007c10:	2b70      	cmp	r3, #112	@ 0x70
 8007c12:	d87b      	bhi.n	8007d0c <HAL_TIM_ConfigClockSource+0x16c>
 8007c14:	2b60      	cmp	r3, #96	@ 0x60
 8007c16:	d050      	beq.n	8007cba <HAL_TIM_ConfigClockSource+0x11a>
 8007c18:	2b60      	cmp	r3, #96	@ 0x60
 8007c1a:	d877      	bhi.n	8007d0c <HAL_TIM_ConfigClockSource+0x16c>
 8007c1c:	2b50      	cmp	r3, #80	@ 0x50
 8007c1e:	d03c      	beq.n	8007c9a <HAL_TIM_ConfigClockSource+0xfa>
 8007c20:	2b50      	cmp	r3, #80	@ 0x50
 8007c22:	d873      	bhi.n	8007d0c <HAL_TIM_ConfigClockSource+0x16c>
 8007c24:	2b40      	cmp	r3, #64	@ 0x40
 8007c26:	d058      	beq.n	8007cda <HAL_TIM_ConfigClockSource+0x13a>
 8007c28:	2b40      	cmp	r3, #64	@ 0x40
 8007c2a:	d86f      	bhi.n	8007d0c <HAL_TIM_ConfigClockSource+0x16c>
 8007c2c:	2b30      	cmp	r3, #48	@ 0x30
 8007c2e:	d064      	beq.n	8007cfa <HAL_TIM_ConfigClockSource+0x15a>
 8007c30:	2b30      	cmp	r3, #48	@ 0x30
 8007c32:	d86b      	bhi.n	8007d0c <HAL_TIM_ConfigClockSource+0x16c>
 8007c34:	2b20      	cmp	r3, #32
 8007c36:	d060      	beq.n	8007cfa <HAL_TIM_ConfigClockSource+0x15a>
 8007c38:	2b20      	cmp	r3, #32
 8007c3a:	d867      	bhi.n	8007d0c <HAL_TIM_ConfigClockSource+0x16c>
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d05c      	beq.n	8007cfa <HAL_TIM_ConfigClockSource+0x15a>
 8007c40:	2b10      	cmp	r3, #16
 8007c42:	d05a      	beq.n	8007cfa <HAL_TIM_ConfigClockSource+0x15a>
 8007c44:	e062      	b.n	8007d0c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6818      	ldr	r0, [r3, #0]
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	6899      	ldr	r1, [r3, #8]
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	685a      	ldr	r2, [r3, #4]
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	68db      	ldr	r3, [r3, #12]
 8007c56:	f000 fb5d 	bl	8008314 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	689b      	ldr	r3, [r3, #8]
 8007c60:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007c68:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	68ba      	ldr	r2, [r7, #8]
 8007c70:	609a      	str	r2, [r3, #8]
      break;
 8007c72:	e04f      	b.n	8007d14 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6818      	ldr	r0, [r3, #0]
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	6899      	ldr	r1, [r3, #8]
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	685a      	ldr	r2, [r3, #4]
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	68db      	ldr	r3, [r3, #12]
 8007c84:	f000 fb46 	bl	8008314 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	689a      	ldr	r2, [r3, #8]
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007c96:	609a      	str	r2, [r3, #8]
      break;
 8007c98:	e03c      	b.n	8007d14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6818      	ldr	r0, [r3, #0]
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	6859      	ldr	r1, [r3, #4]
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	68db      	ldr	r3, [r3, #12]
 8007ca6:	461a      	mov	r2, r3
 8007ca8:	f000 faba 	bl	8008220 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	2150      	movs	r1, #80	@ 0x50
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	f000 fb13 	bl	80082de <TIM_ITRx_SetConfig>
      break;
 8007cb8:	e02c      	b.n	8007d14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6818      	ldr	r0, [r3, #0]
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	6859      	ldr	r1, [r3, #4]
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	68db      	ldr	r3, [r3, #12]
 8007cc6:	461a      	mov	r2, r3
 8007cc8:	f000 fad9 	bl	800827e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	2160      	movs	r1, #96	@ 0x60
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	f000 fb03 	bl	80082de <TIM_ITRx_SetConfig>
      break;
 8007cd8:	e01c      	b.n	8007d14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6818      	ldr	r0, [r3, #0]
 8007cde:	683b      	ldr	r3, [r7, #0]
 8007ce0:	6859      	ldr	r1, [r3, #4]
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	68db      	ldr	r3, [r3, #12]
 8007ce6:	461a      	mov	r2, r3
 8007ce8:	f000 fa9a 	bl	8008220 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	2140      	movs	r1, #64	@ 0x40
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	f000 faf3 	bl	80082de <TIM_ITRx_SetConfig>
      break;
 8007cf8:	e00c      	b.n	8007d14 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681a      	ldr	r2, [r3, #0]
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	4619      	mov	r1, r3
 8007d04:	4610      	mov	r0, r2
 8007d06:	f000 faea 	bl	80082de <TIM_ITRx_SetConfig>
      break;
 8007d0a:	e003      	b.n	8007d14 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007d0c:	2301      	movs	r3, #1
 8007d0e:	73fb      	strb	r3, [r7, #15]
      break;
 8007d10:	e000      	b.n	8007d14 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007d12:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2201      	movs	r2, #1
 8007d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d26:	4618      	mov	r0, r3
 8007d28:	3710      	adds	r7, #16
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	bd80      	pop	{r7, pc}

08007d2e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007d2e:	b480      	push	{r7}
 8007d30:	b083      	sub	sp, #12
 8007d32:	af00      	add	r7, sp, #0
 8007d34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007d36:	bf00      	nop
 8007d38:	370c      	adds	r7, #12
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d40:	4770      	bx	lr

08007d42 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007d42:	b480      	push	{r7}
 8007d44:	b083      	sub	sp, #12
 8007d46:	af00      	add	r7, sp, #0
 8007d48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007d4a:	bf00      	nop
 8007d4c:	370c      	adds	r7, #12
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d54:	4770      	bx	lr

08007d56 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007d56:	b480      	push	{r7}
 8007d58:	b083      	sub	sp, #12
 8007d5a:	af00      	add	r7, sp, #0
 8007d5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007d5e:	bf00      	nop
 8007d60:	370c      	adds	r7, #12
 8007d62:	46bd      	mov	sp, r7
 8007d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d68:	4770      	bx	lr

08007d6a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007d6a:	b480      	push	{r7}
 8007d6c:	b083      	sub	sp, #12
 8007d6e:	af00      	add	r7, sp, #0
 8007d70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007d72:	bf00      	nop
 8007d74:	370c      	adds	r7, #12
 8007d76:	46bd      	mov	sp, r7
 8007d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7c:	4770      	bx	lr
	...

08007d80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007d80:	b480      	push	{r7}
 8007d82:	b085      	sub	sp, #20
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
 8007d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	4a40      	ldr	r2, [pc, #256]	@ (8007e94 <TIM_Base_SetConfig+0x114>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d013      	beq.n	8007dc0 <TIM_Base_SetConfig+0x40>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d9e:	d00f      	beq.n	8007dc0 <TIM_Base_SetConfig+0x40>
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	4a3d      	ldr	r2, [pc, #244]	@ (8007e98 <TIM_Base_SetConfig+0x118>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d00b      	beq.n	8007dc0 <TIM_Base_SetConfig+0x40>
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	4a3c      	ldr	r2, [pc, #240]	@ (8007e9c <TIM_Base_SetConfig+0x11c>)
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d007      	beq.n	8007dc0 <TIM_Base_SetConfig+0x40>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	4a3b      	ldr	r2, [pc, #236]	@ (8007ea0 <TIM_Base_SetConfig+0x120>)
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d003      	beq.n	8007dc0 <TIM_Base_SetConfig+0x40>
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	4a3a      	ldr	r2, [pc, #232]	@ (8007ea4 <TIM_Base_SetConfig+0x124>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d108      	bne.n	8007dd2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007dc6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	685b      	ldr	r3, [r3, #4]
 8007dcc:	68fa      	ldr	r2, [r7, #12]
 8007dce:	4313      	orrs	r3, r2
 8007dd0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	4a2f      	ldr	r2, [pc, #188]	@ (8007e94 <TIM_Base_SetConfig+0x114>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d02b      	beq.n	8007e32 <TIM_Base_SetConfig+0xb2>
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007de0:	d027      	beq.n	8007e32 <TIM_Base_SetConfig+0xb2>
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	4a2c      	ldr	r2, [pc, #176]	@ (8007e98 <TIM_Base_SetConfig+0x118>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d023      	beq.n	8007e32 <TIM_Base_SetConfig+0xb2>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	4a2b      	ldr	r2, [pc, #172]	@ (8007e9c <TIM_Base_SetConfig+0x11c>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d01f      	beq.n	8007e32 <TIM_Base_SetConfig+0xb2>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	4a2a      	ldr	r2, [pc, #168]	@ (8007ea0 <TIM_Base_SetConfig+0x120>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d01b      	beq.n	8007e32 <TIM_Base_SetConfig+0xb2>
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	4a29      	ldr	r2, [pc, #164]	@ (8007ea4 <TIM_Base_SetConfig+0x124>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d017      	beq.n	8007e32 <TIM_Base_SetConfig+0xb2>
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	4a28      	ldr	r2, [pc, #160]	@ (8007ea8 <TIM_Base_SetConfig+0x128>)
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d013      	beq.n	8007e32 <TIM_Base_SetConfig+0xb2>
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	4a27      	ldr	r2, [pc, #156]	@ (8007eac <TIM_Base_SetConfig+0x12c>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d00f      	beq.n	8007e32 <TIM_Base_SetConfig+0xb2>
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	4a26      	ldr	r2, [pc, #152]	@ (8007eb0 <TIM_Base_SetConfig+0x130>)
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d00b      	beq.n	8007e32 <TIM_Base_SetConfig+0xb2>
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	4a25      	ldr	r2, [pc, #148]	@ (8007eb4 <TIM_Base_SetConfig+0x134>)
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d007      	beq.n	8007e32 <TIM_Base_SetConfig+0xb2>
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	4a24      	ldr	r2, [pc, #144]	@ (8007eb8 <TIM_Base_SetConfig+0x138>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d003      	beq.n	8007e32 <TIM_Base_SetConfig+0xb2>
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	4a23      	ldr	r2, [pc, #140]	@ (8007ebc <TIM_Base_SetConfig+0x13c>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d108      	bne.n	8007e44 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	68db      	ldr	r3, [r3, #12]
 8007e3e:	68fa      	ldr	r2, [r7, #12]
 8007e40:	4313      	orrs	r3, r2
 8007e42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	695b      	ldr	r3, [r3, #20]
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	68fa      	ldr	r2, [r7, #12]
 8007e56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	689a      	ldr	r2, [r3, #8]
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	681a      	ldr	r2, [r3, #0]
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	4a0a      	ldr	r2, [pc, #40]	@ (8007e94 <TIM_Base_SetConfig+0x114>)
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d003      	beq.n	8007e78 <TIM_Base_SetConfig+0xf8>
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	4a0c      	ldr	r2, [pc, #48]	@ (8007ea4 <TIM_Base_SetConfig+0x124>)
 8007e74:	4293      	cmp	r3, r2
 8007e76:	d103      	bne.n	8007e80 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	691a      	ldr	r2, [r3, #16]
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2201      	movs	r2, #1
 8007e84:	615a      	str	r2, [r3, #20]
}
 8007e86:	bf00      	nop
 8007e88:	3714      	adds	r7, #20
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e90:	4770      	bx	lr
 8007e92:	bf00      	nop
 8007e94:	40010000 	.word	0x40010000
 8007e98:	40000400 	.word	0x40000400
 8007e9c:	40000800 	.word	0x40000800
 8007ea0:	40000c00 	.word	0x40000c00
 8007ea4:	40010400 	.word	0x40010400
 8007ea8:	40014000 	.word	0x40014000
 8007eac:	40014400 	.word	0x40014400
 8007eb0:	40014800 	.word	0x40014800
 8007eb4:	40001800 	.word	0x40001800
 8007eb8:	40001c00 	.word	0x40001c00
 8007ebc:	40002000 	.word	0x40002000

08007ec0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007ec0:	b480      	push	{r7}
 8007ec2:	b087      	sub	sp, #28
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
 8007ec8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6a1b      	ldr	r3, [r3, #32]
 8007ece:	f023 0201 	bic.w	r2, r3, #1
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6a1b      	ldr	r3, [r3, #32]
 8007eda:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	685b      	ldr	r3, [r3, #4]
 8007ee0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	699b      	ldr	r3, [r3, #24]
 8007ee6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007eee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	f023 0303 	bic.w	r3, r3, #3
 8007ef6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	68fa      	ldr	r2, [r7, #12]
 8007efe:	4313      	orrs	r3, r2
 8007f00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	f023 0302 	bic.w	r3, r3, #2
 8007f08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	689b      	ldr	r3, [r3, #8]
 8007f0e:	697a      	ldr	r2, [r7, #20]
 8007f10:	4313      	orrs	r3, r2
 8007f12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	4a20      	ldr	r2, [pc, #128]	@ (8007f98 <TIM_OC1_SetConfig+0xd8>)
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	d003      	beq.n	8007f24 <TIM_OC1_SetConfig+0x64>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	4a1f      	ldr	r2, [pc, #124]	@ (8007f9c <TIM_OC1_SetConfig+0xdc>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d10c      	bne.n	8007f3e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007f24:	697b      	ldr	r3, [r7, #20]
 8007f26:	f023 0308 	bic.w	r3, r3, #8
 8007f2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	68db      	ldr	r3, [r3, #12]
 8007f30:	697a      	ldr	r2, [r7, #20]
 8007f32:	4313      	orrs	r3, r2
 8007f34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007f36:	697b      	ldr	r3, [r7, #20]
 8007f38:	f023 0304 	bic.w	r3, r3, #4
 8007f3c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	4a15      	ldr	r2, [pc, #84]	@ (8007f98 <TIM_OC1_SetConfig+0xd8>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d003      	beq.n	8007f4e <TIM_OC1_SetConfig+0x8e>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	4a14      	ldr	r2, [pc, #80]	@ (8007f9c <TIM_OC1_SetConfig+0xdc>)
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d111      	bne.n	8007f72 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007f4e:	693b      	ldr	r3, [r7, #16]
 8007f50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007f54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007f56:	693b      	ldr	r3, [r7, #16]
 8007f58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007f5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	695b      	ldr	r3, [r3, #20]
 8007f62:	693a      	ldr	r2, [r7, #16]
 8007f64:	4313      	orrs	r3, r2
 8007f66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	699b      	ldr	r3, [r3, #24]
 8007f6c:	693a      	ldr	r2, [r7, #16]
 8007f6e:	4313      	orrs	r3, r2
 8007f70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	693a      	ldr	r2, [r7, #16]
 8007f76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	68fa      	ldr	r2, [r7, #12]
 8007f7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	685a      	ldr	r2, [r3, #4]
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	697a      	ldr	r2, [r7, #20]
 8007f8a:	621a      	str	r2, [r3, #32]
}
 8007f8c:	bf00      	nop
 8007f8e:	371c      	adds	r7, #28
 8007f90:	46bd      	mov	sp, r7
 8007f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f96:	4770      	bx	lr
 8007f98:	40010000 	.word	0x40010000
 8007f9c:	40010400 	.word	0x40010400

08007fa0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007fa0:	b480      	push	{r7}
 8007fa2:	b087      	sub	sp, #28
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
 8007fa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6a1b      	ldr	r3, [r3, #32]
 8007fae:	f023 0210 	bic.w	r2, r3, #16
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	6a1b      	ldr	r3, [r3, #32]
 8007fba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	685b      	ldr	r3, [r3, #4]
 8007fc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	699b      	ldr	r3, [r3, #24]
 8007fc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007fce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007fd6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	021b      	lsls	r3, r3, #8
 8007fde:	68fa      	ldr	r2, [r7, #12]
 8007fe0:	4313      	orrs	r3, r2
 8007fe2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007fe4:	697b      	ldr	r3, [r7, #20]
 8007fe6:	f023 0320 	bic.w	r3, r3, #32
 8007fea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	689b      	ldr	r3, [r3, #8]
 8007ff0:	011b      	lsls	r3, r3, #4
 8007ff2:	697a      	ldr	r2, [r7, #20]
 8007ff4:	4313      	orrs	r3, r2
 8007ff6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	4a22      	ldr	r2, [pc, #136]	@ (8008084 <TIM_OC2_SetConfig+0xe4>)
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d003      	beq.n	8008008 <TIM_OC2_SetConfig+0x68>
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	4a21      	ldr	r2, [pc, #132]	@ (8008088 <TIM_OC2_SetConfig+0xe8>)
 8008004:	4293      	cmp	r3, r2
 8008006:	d10d      	bne.n	8008024 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008008:	697b      	ldr	r3, [r7, #20]
 800800a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800800e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	68db      	ldr	r3, [r3, #12]
 8008014:	011b      	lsls	r3, r3, #4
 8008016:	697a      	ldr	r2, [r7, #20]
 8008018:	4313      	orrs	r3, r2
 800801a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008022:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	4a17      	ldr	r2, [pc, #92]	@ (8008084 <TIM_OC2_SetConfig+0xe4>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d003      	beq.n	8008034 <TIM_OC2_SetConfig+0x94>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	4a16      	ldr	r2, [pc, #88]	@ (8008088 <TIM_OC2_SetConfig+0xe8>)
 8008030:	4293      	cmp	r3, r2
 8008032:	d113      	bne.n	800805c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008034:	693b      	ldr	r3, [r7, #16]
 8008036:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800803a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800803c:	693b      	ldr	r3, [r7, #16]
 800803e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008042:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	695b      	ldr	r3, [r3, #20]
 8008048:	009b      	lsls	r3, r3, #2
 800804a:	693a      	ldr	r2, [r7, #16]
 800804c:	4313      	orrs	r3, r2
 800804e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008050:	683b      	ldr	r3, [r7, #0]
 8008052:	699b      	ldr	r3, [r3, #24]
 8008054:	009b      	lsls	r3, r3, #2
 8008056:	693a      	ldr	r2, [r7, #16]
 8008058:	4313      	orrs	r3, r2
 800805a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	693a      	ldr	r2, [r7, #16]
 8008060:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	68fa      	ldr	r2, [r7, #12]
 8008066:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	685a      	ldr	r2, [r3, #4]
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	697a      	ldr	r2, [r7, #20]
 8008074:	621a      	str	r2, [r3, #32]
}
 8008076:	bf00      	nop
 8008078:	371c      	adds	r7, #28
 800807a:	46bd      	mov	sp, r7
 800807c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008080:	4770      	bx	lr
 8008082:	bf00      	nop
 8008084:	40010000 	.word	0x40010000
 8008088:	40010400 	.word	0x40010400

0800808c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800808c:	b480      	push	{r7}
 800808e:	b087      	sub	sp, #28
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
 8008094:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6a1b      	ldr	r3, [r3, #32]
 800809a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6a1b      	ldr	r3, [r3, #32]
 80080a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	685b      	ldr	r3, [r3, #4]
 80080ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	69db      	ldr	r3, [r3, #28]
 80080b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	f023 0303 	bic.w	r3, r3, #3
 80080c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	68fa      	ldr	r2, [r7, #12]
 80080ca:	4313      	orrs	r3, r2
 80080cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80080ce:	697b      	ldr	r3, [r7, #20]
 80080d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80080d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80080d6:	683b      	ldr	r3, [r7, #0]
 80080d8:	689b      	ldr	r3, [r3, #8]
 80080da:	021b      	lsls	r3, r3, #8
 80080dc:	697a      	ldr	r2, [r7, #20]
 80080de:	4313      	orrs	r3, r2
 80080e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	4a21      	ldr	r2, [pc, #132]	@ (800816c <TIM_OC3_SetConfig+0xe0>)
 80080e6:	4293      	cmp	r3, r2
 80080e8:	d003      	beq.n	80080f2 <TIM_OC3_SetConfig+0x66>
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	4a20      	ldr	r2, [pc, #128]	@ (8008170 <TIM_OC3_SetConfig+0xe4>)
 80080ee:	4293      	cmp	r3, r2
 80080f0:	d10d      	bne.n	800810e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80080f2:	697b      	ldr	r3, [r7, #20]
 80080f4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80080f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	68db      	ldr	r3, [r3, #12]
 80080fe:	021b      	lsls	r3, r3, #8
 8008100:	697a      	ldr	r2, [r7, #20]
 8008102:	4313      	orrs	r3, r2
 8008104:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008106:	697b      	ldr	r3, [r7, #20]
 8008108:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800810c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	4a16      	ldr	r2, [pc, #88]	@ (800816c <TIM_OC3_SetConfig+0xe0>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d003      	beq.n	800811e <TIM_OC3_SetConfig+0x92>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	4a15      	ldr	r2, [pc, #84]	@ (8008170 <TIM_OC3_SetConfig+0xe4>)
 800811a:	4293      	cmp	r3, r2
 800811c:	d113      	bne.n	8008146 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800811e:	693b      	ldr	r3, [r7, #16]
 8008120:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008124:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008126:	693b      	ldr	r3, [r7, #16]
 8008128:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800812c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	695b      	ldr	r3, [r3, #20]
 8008132:	011b      	lsls	r3, r3, #4
 8008134:	693a      	ldr	r2, [r7, #16]
 8008136:	4313      	orrs	r3, r2
 8008138:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	699b      	ldr	r3, [r3, #24]
 800813e:	011b      	lsls	r3, r3, #4
 8008140:	693a      	ldr	r2, [r7, #16]
 8008142:	4313      	orrs	r3, r2
 8008144:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	693a      	ldr	r2, [r7, #16]
 800814a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	68fa      	ldr	r2, [r7, #12]
 8008150:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	685a      	ldr	r2, [r3, #4]
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	697a      	ldr	r2, [r7, #20]
 800815e:	621a      	str	r2, [r3, #32]
}
 8008160:	bf00      	nop
 8008162:	371c      	adds	r7, #28
 8008164:	46bd      	mov	sp, r7
 8008166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816a:	4770      	bx	lr
 800816c:	40010000 	.word	0x40010000
 8008170:	40010400 	.word	0x40010400

08008174 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008174:	b480      	push	{r7}
 8008176:	b087      	sub	sp, #28
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
 800817c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6a1b      	ldr	r3, [r3, #32]
 8008182:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6a1b      	ldr	r3, [r3, #32]
 800818e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	685b      	ldr	r3, [r3, #4]
 8008194:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	69db      	ldr	r3, [r3, #28]
 800819a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80081aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	021b      	lsls	r3, r3, #8
 80081b2:	68fa      	ldr	r2, [r7, #12]
 80081b4:	4313      	orrs	r3, r2
 80081b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80081b8:	693b      	ldr	r3, [r7, #16]
 80081ba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80081be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	689b      	ldr	r3, [r3, #8]
 80081c4:	031b      	lsls	r3, r3, #12
 80081c6:	693a      	ldr	r2, [r7, #16]
 80081c8:	4313      	orrs	r3, r2
 80081ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	4a12      	ldr	r2, [pc, #72]	@ (8008218 <TIM_OC4_SetConfig+0xa4>)
 80081d0:	4293      	cmp	r3, r2
 80081d2:	d003      	beq.n	80081dc <TIM_OC4_SetConfig+0x68>
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	4a11      	ldr	r2, [pc, #68]	@ (800821c <TIM_OC4_SetConfig+0xa8>)
 80081d8:	4293      	cmp	r3, r2
 80081da:	d109      	bne.n	80081f0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80081dc:	697b      	ldr	r3, [r7, #20]
 80081de:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80081e2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	695b      	ldr	r3, [r3, #20]
 80081e8:	019b      	lsls	r3, r3, #6
 80081ea:	697a      	ldr	r2, [r7, #20]
 80081ec:	4313      	orrs	r3, r2
 80081ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	697a      	ldr	r2, [r7, #20]
 80081f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	68fa      	ldr	r2, [r7, #12]
 80081fa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	685a      	ldr	r2, [r3, #4]
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	693a      	ldr	r2, [r7, #16]
 8008208:	621a      	str	r2, [r3, #32]
}
 800820a:	bf00      	nop
 800820c:	371c      	adds	r7, #28
 800820e:	46bd      	mov	sp, r7
 8008210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008214:	4770      	bx	lr
 8008216:	bf00      	nop
 8008218:	40010000 	.word	0x40010000
 800821c:	40010400 	.word	0x40010400

08008220 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008220:	b480      	push	{r7}
 8008222:	b087      	sub	sp, #28
 8008224:	af00      	add	r7, sp, #0
 8008226:	60f8      	str	r0, [r7, #12]
 8008228:	60b9      	str	r1, [r7, #8]
 800822a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	6a1b      	ldr	r3, [r3, #32]
 8008230:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	6a1b      	ldr	r3, [r3, #32]
 8008236:	f023 0201 	bic.w	r2, r3, #1
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	699b      	ldr	r3, [r3, #24]
 8008242:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008244:	693b      	ldr	r3, [r7, #16]
 8008246:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800824a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	011b      	lsls	r3, r3, #4
 8008250:	693a      	ldr	r2, [r7, #16]
 8008252:	4313      	orrs	r3, r2
 8008254:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008256:	697b      	ldr	r3, [r7, #20]
 8008258:	f023 030a 	bic.w	r3, r3, #10
 800825c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800825e:	697a      	ldr	r2, [r7, #20]
 8008260:	68bb      	ldr	r3, [r7, #8]
 8008262:	4313      	orrs	r3, r2
 8008264:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	693a      	ldr	r2, [r7, #16]
 800826a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	697a      	ldr	r2, [r7, #20]
 8008270:	621a      	str	r2, [r3, #32]
}
 8008272:	bf00      	nop
 8008274:	371c      	adds	r7, #28
 8008276:	46bd      	mov	sp, r7
 8008278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827c:	4770      	bx	lr

0800827e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800827e:	b480      	push	{r7}
 8008280:	b087      	sub	sp, #28
 8008282:	af00      	add	r7, sp, #0
 8008284:	60f8      	str	r0, [r7, #12]
 8008286:	60b9      	str	r1, [r7, #8]
 8008288:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	6a1b      	ldr	r3, [r3, #32]
 800828e:	f023 0210 	bic.w	r2, r3, #16
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	699b      	ldr	r3, [r3, #24]
 800829a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	6a1b      	ldr	r3, [r3, #32]
 80082a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80082a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	031b      	lsls	r3, r3, #12
 80082ae:	697a      	ldr	r2, [r7, #20]
 80082b0:	4313      	orrs	r3, r2
 80082b2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80082b4:	693b      	ldr	r3, [r7, #16]
 80082b6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80082ba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80082bc:	68bb      	ldr	r3, [r7, #8]
 80082be:	011b      	lsls	r3, r3, #4
 80082c0:	693a      	ldr	r2, [r7, #16]
 80082c2:	4313      	orrs	r3, r2
 80082c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	697a      	ldr	r2, [r7, #20]
 80082ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	693a      	ldr	r2, [r7, #16]
 80082d0:	621a      	str	r2, [r3, #32]
}
 80082d2:	bf00      	nop
 80082d4:	371c      	adds	r7, #28
 80082d6:	46bd      	mov	sp, r7
 80082d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082dc:	4770      	bx	lr

080082de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80082de:	b480      	push	{r7}
 80082e0:	b085      	sub	sp, #20
 80082e2:	af00      	add	r7, sp, #0
 80082e4:	6078      	str	r0, [r7, #4]
 80082e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	689b      	ldr	r3, [r3, #8]
 80082ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80082f6:	683a      	ldr	r2, [r7, #0]
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	4313      	orrs	r3, r2
 80082fc:	f043 0307 	orr.w	r3, r3, #7
 8008300:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	68fa      	ldr	r2, [r7, #12]
 8008306:	609a      	str	r2, [r3, #8]
}
 8008308:	bf00      	nop
 800830a:	3714      	adds	r7, #20
 800830c:	46bd      	mov	sp, r7
 800830e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008312:	4770      	bx	lr

08008314 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008314:	b480      	push	{r7}
 8008316:	b087      	sub	sp, #28
 8008318:	af00      	add	r7, sp, #0
 800831a:	60f8      	str	r0, [r7, #12]
 800831c:	60b9      	str	r1, [r7, #8]
 800831e:	607a      	str	r2, [r7, #4]
 8008320:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	689b      	ldr	r3, [r3, #8]
 8008326:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008328:	697b      	ldr	r3, [r7, #20]
 800832a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800832e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	021a      	lsls	r2, r3, #8
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	431a      	orrs	r2, r3
 8008338:	68bb      	ldr	r3, [r7, #8]
 800833a:	4313      	orrs	r3, r2
 800833c:	697a      	ldr	r2, [r7, #20]
 800833e:	4313      	orrs	r3, r2
 8008340:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	697a      	ldr	r2, [r7, #20]
 8008346:	609a      	str	r2, [r3, #8]
}
 8008348:	bf00      	nop
 800834a:	371c      	adds	r7, #28
 800834c:	46bd      	mov	sp, r7
 800834e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008352:	4770      	bx	lr

08008354 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008354:	b480      	push	{r7}
 8008356:	b085      	sub	sp, #20
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
 800835c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008364:	2b01      	cmp	r3, #1
 8008366:	d101      	bne.n	800836c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008368:	2302      	movs	r3, #2
 800836a:	e05a      	b.n	8008422 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2201      	movs	r2, #1
 8008370:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2202      	movs	r2, #2
 8008378:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	685b      	ldr	r3, [r3, #4]
 8008382:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	689b      	ldr	r3, [r3, #8]
 800838a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008392:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	68fa      	ldr	r2, [r7, #12]
 800839a:	4313      	orrs	r3, r2
 800839c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	68fa      	ldr	r2, [r7, #12]
 80083a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	4a21      	ldr	r2, [pc, #132]	@ (8008430 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d022      	beq.n	80083f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083b8:	d01d      	beq.n	80083f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	4a1d      	ldr	r2, [pc, #116]	@ (8008434 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80083c0:	4293      	cmp	r3, r2
 80083c2:	d018      	beq.n	80083f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	4a1b      	ldr	r2, [pc, #108]	@ (8008438 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d013      	beq.n	80083f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	4a1a      	ldr	r2, [pc, #104]	@ (800843c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80083d4:	4293      	cmp	r3, r2
 80083d6:	d00e      	beq.n	80083f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	4a18      	ldr	r2, [pc, #96]	@ (8008440 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80083de:	4293      	cmp	r3, r2
 80083e0:	d009      	beq.n	80083f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	4a17      	ldr	r2, [pc, #92]	@ (8008444 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d004      	beq.n	80083f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	4a15      	ldr	r2, [pc, #84]	@ (8008448 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80083f2:	4293      	cmp	r3, r2
 80083f4:	d10c      	bne.n	8008410 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80083f6:	68bb      	ldr	r3, [r7, #8]
 80083f8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80083fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	685b      	ldr	r3, [r3, #4]
 8008402:	68ba      	ldr	r2, [r7, #8]
 8008404:	4313      	orrs	r3, r2
 8008406:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	68ba      	ldr	r2, [r7, #8]
 800840e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2201      	movs	r2, #1
 8008414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2200      	movs	r2, #0
 800841c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008420:	2300      	movs	r3, #0
}
 8008422:	4618      	mov	r0, r3
 8008424:	3714      	adds	r7, #20
 8008426:	46bd      	mov	sp, r7
 8008428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842c:	4770      	bx	lr
 800842e:	bf00      	nop
 8008430:	40010000 	.word	0x40010000
 8008434:	40000400 	.word	0x40000400
 8008438:	40000800 	.word	0x40000800
 800843c:	40000c00 	.word	0x40000c00
 8008440:	40010400 	.word	0x40010400
 8008444:	40014000 	.word	0x40014000
 8008448:	40001800 	.word	0x40001800

0800844c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800844c:	b480      	push	{r7}
 800844e:	b083      	sub	sp, #12
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008454:	bf00      	nop
 8008456:	370c      	adds	r7, #12
 8008458:	46bd      	mov	sp, r7
 800845a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845e:	4770      	bx	lr

08008460 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008460:	b480      	push	{r7}
 8008462:	b083      	sub	sp, #12
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008468:	bf00      	nop
 800846a:	370c      	adds	r7, #12
 800846c:	46bd      	mov	sp, r7
 800846e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008472:	4770      	bx	lr

08008474 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8008474:	b480      	push	{r7}
 8008476:	b085      	sub	sp, #20
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
 800847c:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 800847e:	2300      	movs	r3, #0
 8008480:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	681a      	ldr	r2, [r3, #0]
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800848c:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800848e:	68fa      	ldr	r2, [r7, #12]
 8008490:	4b20      	ldr	r3, [pc, #128]	@ (8008514 <FSMC_NORSRAM_Init+0xa0>)
 8008492:	4013      	ands	r3, r2
 8008494:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800849a:	683b      	ldr	r3, [r7, #0]
 800849c:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800849e:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 80084a4:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 80084aa:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 80084b0:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 80084b6:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 80084bc:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 80084c2:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                     Init->WriteOperation       |\
 80084c8:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                     Init->WaitSignal           |\
 80084ce:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                     Init->ExtendedMode         |\
 80084d4:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                     Init->AsynchronousWait     |\
 80084da:	431a      	orrs	r2, r3
                     Init->WriteBurst
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                     Init->PageSize             |\
 80084e0:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80084e2:	68fa      	ldr	r2, [r7, #12]
 80084e4:	4313      	orrs	r3, r2
 80084e6:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	689b      	ldr	r3, [r3, #8]
 80084ec:	2b08      	cmp	r3, #8
 80084ee:	d103      	bne.n	80084f8 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084f6:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	681a      	ldr	r2, [r3, #0]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	68f9      	ldr	r1, [r7, #12]
 8008500:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8008504:	2300      	movs	r3, #0
}
 8008506:	4618      	mov	r0, r3
 8008508:	3714      	adds	r7, #20
 800850a:	46bd      	mov	sp, r7
 800850c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008510:	4770      	bx	lr
 8008512:	bf00      	nop
 8008514:	fff00080 	.word	0xfff00080

08008518 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008518:	b480      	push	{r7}
 800851a:	b087      	sub	sp, #28
 800851c:	af00      	add	r7, sp, #0
 800851e:	60f8      	str	r0, [r7, #12]
 8008520:	60b9      	str	r1, [r7, #8]
 8008522:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8008524:	2300      	movs	r3, #0
 8008526:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	1c5a      	adds	r2, r3, #1
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008532:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8008534:	697b      	ldr	r3, [r7, #20]
 8008536:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800853a:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800853c:	68bb      	ldr	r3, [r7, #8]
 800853e:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	685b      	ldr	r3, [r3, #4]
 8008544:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008546:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8008548:	68bb      	ldr	r3, [r7, #8]
 800854a:	689b      	ldr	r3, [r3, #8]
 800854c:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800854e:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	68db      	ldr	r3, [r3, #12]
 8008554:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8008556:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	691b      	ldr	r3, [r3, #16]
 800855c:	3b01      	subs	r3, #1
 800855e:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008560:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8008562:	68bb      	ldr	r3, [r7, #8]
 8008564:	695b      	ldr	r3, [r3, #20]
 8008566:	3b02      	subs	r3, #2
 8008568:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800856a:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008570:	4313      	orrs	r3, r2
 8008572:	697a      	ldr	r2, [r7, #20]
 8008574:	4313      	orrs	r3, r2
 8008576:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	1c5a      	adds	r2, r3, #1
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	6979      	ldr	r1, [r7, #20]
 8008580:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8008584:	2300      	movs	r3, #0
}
 8008586:	4618      	mov	r0, r3
 8008588:	371c      	adds	r7, #28
 800858a:	46bd      	mov	sp, r7
 800858c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008590:	4770      	bx	lr
	...

08008594 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8008594:	b480      	push	{r7}
 8008596:	b087      	sub	sp, #28
 8008598:	af00      	add	r7, sp, #0
 800859a:	60f8      	str	r0, [r7, #12]
 800859c:	60b9      	str	r1, [r7, #8]
 800859e:	607a      	str	r2, [r7, #4]
 80085a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 80085a2:	2300      	movs	r3, #0
 80085a4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80085ac:	d122      	bne.n	80085f4 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	687a      	ldr	r2, [r7, #4]
 80085b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085b6:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 80085b8:	697a      	ldr	r2, [r7, #20]
 80085ba:	4b15      	ldr	r3, [pc, #84]	@ (8008610 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 80085bc:	4013      	ands	r3, r2
 80085be:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80085c0:	68bb      	ldr	r3, [r7, #8]
 80085c2:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	685b      	ldr	r3, [r3, #4]
 80085c8:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80085ca:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	689b      	ldr	r3, [r3, #8]
 80085d0:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 80085d2:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80085d4:	68bb      	ldr	r3, [r7, #8]
 80085d6:	68db      	ldr	r3, [r3, #12]
 80085d8:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 80085da:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80085e0:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80085e2:	697a      	ldr	r2, [r7, #20]
 80085e4:	4313      	orrs	r3, r2
 80085e6:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	687a      	ldr	r2, [r7, #4]
 80085ec:	6979      	ldr	r1, [r7, #20]
 80085ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80085f2:	e005      	b.n	8008600 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	687a      	ldr	r2, [r7, #4]
 80085f8:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 80085fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8008600:	2300      	movs	r3, #0
}
 8008602:	4618      	mov	r0, r3
 8008604:	371c      	adds	r7, #28
 8008606:	46bd      	mov	sp, r7
 8008608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860c:	4770      	bx	lr
 800860e:	bf00      	nop
 8008610:	cff00000 	.word	0xcff00000

08008614 <rand>:
 8008614:	4b16      	ldr	r3, [pc, #88]	@ (8008670 <rand+0x5c>)
 8008616:	b510      	push	{r4, lr}
 8008618:	681c      	ldr	r4, [r3, #0]
 800861a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800861c:	b9b3      	cbnz	r3, 800864c <rand+0x38>
 800861e:	2018      	movs	r0, #24
 8008620:	f000 fa42 	bl	8008aa8 <malloc>
 8008624:	4602      	mov	r2, r0
 8008626:	6320      	str	r0, [r4, #48]	@ 0x30
 8008628:	b920      	cbnz	r0, 8008634 <rand+0x20>
 800862a:	4b12      	ldr	r3, [pc, #72]	@ (8008674 <rand+0x60>)
 800862c:	4812      	ldr	r0, [pc, #72]	@ (8008678 <rand+0x64>)
 800862e:	2152      	movs	r1, #82	@ 0x52
 8008630:	f000 f9d2 	bl	80089d8 <__assert_func>
 8008634:	4911      	ldr	r1, [pc, #68]	@ (800867c <rand+0x68>)
 8008636:	4b12      	ldr	r3, [pc, #72]	@ (8008680 <rand+0x6c>)
 8008638:	e9c0 1300 	strd	r1, r3, [r0]
 800863c:	4b11      	ldr	r3, [pc, #68]	@ (8008684 <rand+0x70>)
 800863e:	6083      	str	r3, [r0, #8]
 8008640:	230b      	movs	r3, #11
 8008642:	8183      	strh	r3, [r0, #12]
 8008644:	2100      	movs	r1, #0
 8008646:	2001      	movs	r0, #1
 8008648:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800864c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800864e:	480e      	ldr	r0, [pc, #56]	@ (8008688 <rand+0x74>)
 8008650:	690b      	ldr	r3, [r1, #16]
 8008652:	694c      	ldr	r4, [r1, #20]
 8008654:	4a0d      	ldr	r2, [pc, #52]	@ (800868c <rand+0x78>)
 8008656:	4358      	muls	r0, r3
 8008658:	fb02 0004 	mla	r0, r2, r4, r0
 800865c:	fba3 3202 	umull	r3, r2, r3, r2
 8008660:	3301      	adds	r3, #1
 8008662:	eb40 0002 	adc.w	r0, r0, r2
 8008666:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800866a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800866e:	bd10      	pop	{r4, pc}
 8008670:	20000058 	.word	0x20000058
 8008674:	0800cc70 	.word	0x0800cc70
 8008678:	0800cc87 	.word	0x0800cc87
 800867c:	abcd330e 	.word	0xabcd330e
 8008680:	e66d1234 	.word	0xe66d1234
 8008684:	0005deec 	.word	0x0005deec
 8008688:	5851f42d 	.word	0x5851f42d
 800868c:	4c957f2d 	.word	0x4c957f2d

08008690 <std>:
 8008690:	2300      	movs	r3, #0
 8008692:	b510      	push	{r4, lr}
 8008694:	4604      	mov	r4, r0
 8008696:	e9c0 3300 	strd	r3, r3, [r0]
 800869a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800869e:	6083      	str	r3, [r0, #8]
 80086a0:	8181      	strh	r1, [r0, #12]
 80086a2:	6643      	str	r3, [r0, #100]	@ 0x64
 80086a4:	81c2      	strh	r2, [r0, #14]
 80086a6:	6183      	str	r3, [r0, #24]
 80086a8:	4619      	mov	r1, r3
 80086aa:	2208      	movs	r2, #8
 80086ac:	305c      	adds	r0, #92	@ 0x5c
 80086ae:	f000 f916 	bl	80088de <memset>
 80086b2:	4b0d      	ldr	r3, [pc, #52]	@ (80086e8 <std+0x58>)
 80086b4:	6263      	str	r3, [r4, #36]	@ 0x24
 80086b6:	4b0d      	ldr	r3, [pc, #52]	@ (80086ec <std+0x5c>)
 80086b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80086ba:	4b0d      	ldr	r3, [pc, #52]	@ (80086f0 <std+0x60>)
 80086bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80086be:	4b0d      	ldr	r3, [pc, #52]	@ (80086f4 <std+0x64>)
 80086c0:	6323      	str	r3, [r4, #48]	@ 0x30
 80086c2:	4b0d      	ldr	r3, [pc, #52]	@ (80086f8 <std+0x68>)
 80086c4:	6224      	str	r4, [r4, #32]
 80086c6:	429c      	cmp	r4, r3
 80086c8:	d006      	beq.n	80086d8 <std+0x48>
 80086ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80086ce:	4294      	cmp	r4, r2
 80086d0:	d002      	beq.n	80086d8 <std+0x48>
 80086d2:	33d0      	adds	r3, #208	@ 0xd0
 80086d4:	429c      	cmp	r4, r3
 80086d6:	d105      	bne.n	80086e4 <std+0x54>
 80086d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80086dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086e0:	f000 b976 	b.w	80089d0 <__retarget_lock_init_recursive>
 80086e4:	bd10      	pop	{r4, pc}
 80086e6:	bf00      	nop
 80086e8:	08008859 	.word	0x08008859
 80086ec:	0800887b 	.word	0x0800887b
 80086f0:	080088b3 	.word	0x080088b3
 80086f4:	080088d7 	.word	0x080088d7
 80086f8:	200006b8 	.word	0x200006b8

080086fc <stdio_exit_handler>:
 80086fc:	4a02      	ldr	r2, [pc, #8]	@ (8008708 <stdio_exit_handler+0xc>)
 80086fe:	4903      	ldr	r1, [pc, #12]	@ (800870c <stdio_exit_handler+0x10>)
 8008700:	4803      	ldr	r0, [pc, #12]	@ (8008710 <stdio_exit_handler+0x14>)
 8008702:	f000 b869 	b.w	80087d8 <_fwalk_sglue>
 8008706:	bf00      	nop
 8008708:	2000004c 	.word	0x2000004c
 800870c:	080092e5 	.word	0x080092e5
 8008710:	2000005c 	.word	0x2000005c

08008714 <cleanup_stdio>:
 8008714:	6841      	ldr	r1, [r0, #4]
 8008716:	4b0c      	ldr	r3, [pc, #48]	@ (8008748 <cleanup_stdio+0x34>)
 8008718:	4299      	cmp	r1, r3
 800871a:	b510      	push	{r4, lr}
 800871c:	4604      	mov	r4, r0
 800871e:	d001      	beq.n	8008724 <cleanup_stdio+0x10>
 8008720:	f000 fde0 	bl	80092e4 <_fflush_r>
 8008724:	68a1      	ldr	r1, [r4, #8]
 8008726:	4b09      	ldr	r3, [pc, #36]	@ (800874c <cleanup_stdio+0x38>)
 8008728:	4299      	cmp	r1, r3
 800872a:	d002      	beq.n	8008732 <cleanup_stdio+0x1e>
 800872c:	4620      	mov	r0, r4
 800872e:	f000 fdd9 	bl	80092e4 <_fflush_r>
 8008732:	68e1      	ldr	r1, [r4, #12]
 8008734:	4b06      	ldr	r3, [pc, #24]	@ (8008750 <cleanup_stdio+0x3c>)
 8008736:	4299      	cmp	r1, r3
 8008738:	d004      	beq.n	8008744 <cleanup_stdio+0x30>
 800873a:	4620      	mov	r0, r4
 800873c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008740:	f000 bdd0 	b.w	80092e4 <_fflush_r>
 8008744:	bd10      	pop	{r4, pc}
 8008746:	bf00      	nop
 8008748:	200006b8 	.word	0x200006b8
 800874c:	20000720 	.word	0x20000720
 8008750:	20000788 	.word	0x20000788

08008754 <global_stdio_init.part.0>:
 8008754:	b510      	push	{r4, lr}
 8008756:	4b0b      	ldr	r3, [pc, #44]	@ (8008784 <global_stdio_init.part.0+0x30>)
 8008758:	4c0b      	ldr	r4, [pc, #44]	@ (8008788 <global_stdio_init.part.0+0x34>)
 800875a:	4a0c      	ldr	r2, [pc, #48]	@ (800878c <global_stdio_init.part.0+0x38>)
 800875c:	601a      	str	r2, [r3, #0]
 800875e:	4620      	mov	r0, r4
 8008760:	2200      	movs	r2, #0
 8008762:	2104      	movs	r1, #4
 8008764:	f7ff ff94 	bl	8008690 <std>
 8008768:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800876c:	2201      	movs	r2, #1
 800876e:	2109      	movs	r1, #9
 8008770:	f7ff ff8e 	bl	8008690 <std>
 8008774:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008778:	2202      	movs	r2, #2
 800877a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800877e:	2112      	movs	r1, #18
 8008780:	f7ff bf86 	b.w	8008690 <std>
 8008784:	200007f0 	.word	0x200007f0
 8008788:	200006b8 	.word	0x200006b8
 800878c:	080086fd 	.word	0x080086fd

08008790 <__sfp_lock_acquire>:
 8008790:	4801      	ldr	r0, [pc, #4]	@ (8008798 <__sfp_lock_acquire+0x8>)
 8008792:	f000 b91e 	b.w	80089d2 <__retarget_lock_acquire_recursive>
 8008796:	bf00      	nop
 8008798:	200007f9 	.word	0x200007f9

0800879c <__sfp_lock_release>:
 800879c:	4801      	ldr	r0, [pc, #4]	@ (80087a4 <__sfp_lock_release+0x8>)
 800879e:	f000 b919 	b.w	80089d4 <__retarget_lock_release_recursive>
 80087a2:	bf00      	nop
 80087a4:	200007f9 	.word	0x200007f9

080087a8 <__sinit>:
 80087a8:	b510      	push	{r4, lr}
 80087aa:	4604      	mov	r4, r0
 80087ac:	f7ff fff0 	bl	8008790 <__sfp_lock_acquire>
 80087b0:	6a23      	ldr	r3, [r4, #32]
 80087b2:	b11b      	cbz	r3, 80087bc <__sinit+0x14>
 80087b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087b8:	f7ff bff0 	b.w	800879c <__sfp_lock_release>
 80087bc:	4b04      	ldr	r3, [pc, #16]	@ (80087d0 <__sinit+0x28>)
 80087be:	6223      	str	r3, [r4, #32]
 80087c0:	4b04      	ldr	r3, [pc, #16]	@ (80087d4 <__sinit+0x2c>)
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d1f5      	bne.n	80087b4 <__sinit+0xc>
 80087c8:	f7ff ffc4 	bl	8008754 <global_stdio_init.part.0>
 80087cc:	e7f2      	b.n	80087b4 <__sinit+0xc>
 80087ce:	bf00      	nop
 80087d0:	08008715 	.word	0x08008715
 80087d4:	200007f0 	.word	0x200007f0

080087d8 <_fwalk_sglue>:
 80087d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087dc:	4607      	mov	r7, r0
 80087de:	4688      	mov	r8, r1
 80087e0:	4614      	mov	r4, r2
 80087e2:	2600      	movs	r6, #0
 80087e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80087e8:	f1b9 0901 	subs.w	r9, r9, #1
 80087ec:	d505      	bpl.n	80087fa <_fwalk_sglue+0x22>
 80087ee:	6824      	ldr	r4, [r4, #0]
 80087f0:	2c00      	cmp	r4, #0
 80087f2:	d1f7      	bne.n	80087e4 <_fwalk_sglue+0xc>
 80087f4:	4630      	mov	r0, r6
 80087f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087fa:	89ab      	ldrh	r3, [r5, #12]
 80087fc:	2b01      	cmp	r3, #1
 80087fe:	d907      	bls.n	8008810 <_fwalk_sglue+0x38>
 8008800:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008804:	3301      	adds	r3, #1
 8008806:	d003      	beq.n	8008810 <_fwalk_sglue+0x38>
 8008808:	4629      	mov	r1, r5
 800880a:	4638      	mov	r0, r7
 800880c:	47c0      	blx	r8
 800880e:	4306      	orrs	r6, r0
 8008810:	3568      	adds	r5, #104	@ 0x68
 8008812:	e7e9      	b.n	80087e8 <_fwalk_sglue+0x10>

08008814 <siprintf>:
 8008814:	b40e      	push	{r1, r2, r3}
 8008816:	b510      	push	{r4, lr}
 8008818:	b09d      	sub	sp, #116	@ 0x74
 800881a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800881c:	9002      	str	r0, [sp, #8]
 800881e:	9006      	str	r0, [sp, #24]
 8008820:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008824:	480a      	ldr	r0, [pc, #40]	@ (8008850 <siprintf+0x3c>)
 8008826:	9107      	str	r1, [sp, #28]
 8008828:	9104      	str	r1, [sp, #16]
 800882a:	490a      	ldr	r1, [pc, #40]	@ (8008854 <siprintf+0x40>)
 800882c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008830:	9105      	str	r1, [sp, #20]
 8008832:	2400      	movs	r4, #0
 8008834:	a902      	add	r1, sp, #8
 8008836:	6800      	ldr	r0, [r0, #0]
 8008838:	9301      	str	r3, [sp, #4]
 800883a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800883c:	f000 fa46 	bl	8008ccc <_svfiprintf_r>
 8008840:	9b02      	ldr	r3, [sp, #8]
 8008842:	701c      	strb	r4, [r3, #0]
 8008844:	b01d      	add	sp, #116	@ 0x74
 8008846:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800884a:	b003      	add	sp, #12
 800884c:	4770      	bx	lr
 800884e:	bf00      	nop
 8008850:	20000058 	.word	0x20000058
 8008854:	ffff0208 	.word	0xffff0208

08008858 <__sread>:
 8008858:	b510      	push	{r4, lr}
 800885a:	460c      	mov	r4, r1
 800885c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008860:	f000 f868 	bl	8008934 <_read_r>
 8008864:	2800      	cmp	r0, #0
 8008866:	bfab      	itete	ge
 8008868:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800886a:	89a3      	ldrhlt	r3, [r4, #12]
 800886c:	181b      	addge	r3, r3, r0
 800886e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008872:	bfac      	ite	ge
 8008874:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008876:	81a3      	strhlt	r3, [r4, #12]
 8008878:	bd10      	pop	{r4, pc}

0800887a <__swrite>:
 800887a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800887e:	461f      	mov	r7, r3
 8008880:	898b      	ldrh	r3, [r1, #12]
 8008882:	05db      	lsls	r3, r3, #23
 8008884:	4605      	mov	r5, r0
 8008886:	460c      	mov	r4, r1
 8008888:	4616      	mov	r6, r2
 800888a:	d505      	bpl.n	8008898 <__swrite+0x1e>
 800888c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008890:	2302      	movs	r3, #2
 8008892:	2200      	movs	r2, #0
 8008894:	f000 f83c 	bl	8008910 <_lseek_r>
 8008898:	89a3      	ldrh	r3, [r4, #12]
 800889a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800889e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80088a2:	81a3      	strh	r3, [r4, #12]
 80088a4:	4632      	mov	r2, r6
 80088a6:	463b      	mov	r3, r7
 80088a8:	4628      	mov	r0, r5
 80088aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80088ae:	f000 b853 	b.w	8008958 <_write_r>

080088b2 <__sseek>:
 80088b2:	b510      	push	{r4, lr}
 80088b4:	460c      	mov	r4, r1
 80088b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088ba:	f000 f829 	bl	8008910 <_lseek_r>
 80088be:	1c43      	adds	r3, r0, #1
 80088c0:	89a3      	ldrh	r3, [r4, #12]
 80088c2:	bf15      	itete	ne
 80088c4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80088c6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80088ca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80088ce:	81a3      	strheq	r3, [r4, #12]
 80088d0:	bf18      	it	ne
 80088d2:	81a3      	strhne	r3, [r4, #12]
 80088d4:	bd10      	pop	{r4, pc}

080088d6 <__sclose>:
 80088d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088da:	f000 b809 	b.w	80088f0 <_close_r>

080088de <memset>:
 80088de:	4402      	add	r2, r0
 80088e0:	4603      	mov	r3, r0
 80088e2:	4293      	cmp	r3, r2
 80088e4:	d100      	bne.n	80088e8 <memset+0xa>
 80088e6:	4770      	bx	lr
 80088e8:	f803 1b01 	strb.w	r1, [r3], #1
 80088ec:	e7f9      	b.n	80088e2 <memset+0x4>
	...

080088f0 <_close_r>:
 80088f0:	b538      	push	{r3, r4, r5, lr}
 80088f2:	4d06      	ldr	r5, [pc, #24]	@ (800890c <_close_r+0x1c>)
 80088f4:	2300      	movs	r3, #0
 80088f6:	4604      	mov	r4, r0
 80088f8:	4608      	mov	r0, r1
 80088fa:	602b      	str	r3, [r5, #0]
 80088fc:	f7fa fd1a 	bl	8003334 <_close>
 8008900:	1c43      	adds	r3, r0, #1
 8008902:	d102      	bne.n	800890a <_close_r+0x1a>
 8008904:	682b      	ldr	r3, [r5, #0]
 8008906:	b103      	cbz	r3, 800890a <_close_r+0x1a>
 8008908:	6023      	str	r3, [r4, #0]
 800890a:	bd38      	pop	{r3, r4, r5, pc}
 800890c:	200007f4 	.word	0x200007f4

08008910 <_lseek_r>:
 8008910:	b538      	push	{r3, r4, r5, lr}
 8008912:	4d07      	ldr	r5, [pc, #28]	@ (8008930 <_lseek_r+0x20>)
 8008914:	4604      	mov	r4, r0
 8008916:	4608      	mov	r0, r1
 8008918:	4611      	mov	r1, r2
 800891a:	2200      	movs	r2, #0
 800891c:	602a      	str	r2, [r5, #0]
 800891e:	461a      	mov	r2, r3
 8008920:	f7fa fd2f 	bl	8003382 <_lseek>
 8008924:	1c43      	adds	r3, r0, #1
 8008926:	d102      	bne.n	800892e <_lseek_r+0x1e>
 8008928:	682b      	ldr	r3, [r5, #0]
 800892a:	b103      	cbz	r3, 800892e <_lseek_r+0x1e>
 800892c:	6023      	str	r3, [r4, #0]
 800892e:	bd38      	pop	{r3, r4, r5, pc}
 8008930:	200007f4 	.word	0x200007f4

08008934 <_read_r>:
 8008934:	b538      	push	{r3, r4, r5, lr}
 8008936:	4d07      	ldr	r5, [pc, #28]	@ (8008954 <_read_r+0x20>)
 8008938:	4604      	mov	r4, r0
 800893a:	4608      	mov	r0, r1
 800893c:	4611      	mov	r1, r2
 800893e:	2200      	movs	r2, #0
 8008940:	602a      	str	r2, [r5, #0]
 8008942:	461a      	mov	r2, r3
 8008944:	f7fa fcbd 	bl	80032c2 <_read>
 8008948:	1c43      	adds	r3, r0, #1
 800894a:	d102      	bne.n	8008952 <_read_r+0x1e>
 800894c:	682b      	ldr	r3, [r5, #0]
 800894e:	b103      	cbz	r3, 8008952 <_read_r+0x1e>
 8008950:	6023      	str	r3, [r4, #0]
 8008952:	bd38      	pop	{r3, r4, r5, pc}
 8008954:	200007f4 	.word	0x200007f4

08008958 <_write_r>:
 8008958:	b538      	push	{r3, r4, r5, lr}
 800895a:	4d07      	ldr	r5, [pc, #28]	@ (8008978 <_write_r+0x20>)
 800895c:	4604      	mov	r4, r0
 800895e:	4608      	mov	r0, r1
 8008960:	4611      	mov	r1, r2
 8008962:	2200      	movs	r2, #0
 8008964:	602a      	str	r2, [r5, #0]
 8008966:	461a      	mov	r2, r3
 8008968:	f7fa fcc8 	bl	80032fc <_write>
 800896c:	1c43      	adds	r3, r0, #1
 800896e:	d102      	bne.n	8008976 <_write_r+0x1e>
 8008970:	682b      	ldr	r3, [r5, #0]
 8008972:	b103      	cbz	r3, 8008976 <_write_r+0x1e>
 8008974:	6023      	str	r3, [r4, #0]
 8008976:	bd38      	pop	{r3, r4, r5, pc}
 8008978:	200007f4 	.word	0x200007f4

0800897c <__errno>:
 800897c:	4b01      	ldr	r3, [pc, #4]	@ (8008984 <__errno+0x8>)
 800897e:	6818      	ldr	r0, [r3, #0]
 8008980:	4770      	bx	lr
 8008982:	bf00      	nop
 8008984:	20000058 	.word	0x20000058

08008988 <__libc_init_array>:
 8008988:	b570      	push	{r4, r5, r6, lr}
 800898a:	4d0d      	ldr	r5, [pc, #52]	@ (80089c0 <__libc_init_array+0x38>)
 800898c:	4c0d      	ldr	r4, [pc, #52]	@ (80089c4 <__libc_init_array+0x3c>)
 800898e:	1b64      	subs	r4, r4, r5
 8008990:	10a4      	asrs	r4, r4, #2
 8008992:	2600      	movs	r6, #0
 8008994:	42a6      	cmp	r6, r4
 8008996:	d109      	bne.n	80089ac <__libc_init_array+0x24>
 8008998:	4d0b      	ldr	r5, [pc, #44]	@ (80089c8 <__libc_init_array+0x40>)
 800899a:	4c0c      	ldr	r4, [pc, #48]	@ (80089cc <__libc_init_array+0x44>)
 800899c:	f001 f8f0 	bl	8009b80 <_init>
 80089a0:	1b64      	subs	r4, r4, r5
 80089a2:	10a4      	asrs	r4, r4, #2
 80089a4:	2600      	movs	r6, #0
 80089a6:	42a6      	cmp	r6, r4
 80089a8:	d105      	bne.n	80089b6 <__libc_init_array+0x2e>
 80089aa:	bd70      	pop	{r4, r5, r6, pc}
 80089ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80089b0:	4798      	blx	r3
 80089b2:	3601      	adds	r6, #1
 80089b4:	e7ee      	b.n	8008994 <__libc_init_array+0xc>
 80089b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80089ba:	4798      	blx	r3
 80089bc:	3601      	adds	r6, #1
 80089be:	e7f2      	b.n	80089a6 <__libc_init_array+0x1e>
 80089c0:	0800cd68 	.word	0x0800cd68
 80089c4:	0800cd68 	.word	0x0800cd68
 80089c8:	0800cd68 	.word	0x0800cd68
 80089cc:	0800cd6c 	.word	0x0800cd6c

080089d0 <__retarget_lock_init_recursive>:
 80089d0:	4770      	bx	lr

080089d2 <__retarget_lock_acquire_recursive>:
 80089d2:	4770      	bx	lr

080089d4 <__retarget_lock_release_recursive>:
 80089d4:	4770      	bx	lr
	...

080089d8 <__assert_func>:
 80089d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80089da:	4614      	mov	r4, r2
 80089dc:	461a      	mov	r2, r3
 80089de:	4b09      	ldr	r3, [pc, #36]	@ (8008a04 <__assert_func+0x2c>)
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	4605      	mov	r5, r0
 80089e4:	68d8      	ldr	r0, [r3, #12]
 80089e6:	b14c      	cbz	r4, 80089fc <__assert_func+0x24>
 80089e8:	4b07      	ldr	r3, [pc, #28]	@ (8008a08 <__assert_func+0x30>)
 80089ea:	9100      	str	r1, [sp, #0]
 80089ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80089f0:	4906      	ldr	r1, [pc, #24]	@ (8008a0c <__assert_func+0x34>)
 80089f2:	462b      	mov	r3, r5
 80089f4:	f000 fc9e 	bl	8009334 <fiprintf>
 80089f8:	f000 fce6 	bl	80093c8 <abort>
 80089fc:	4b04      	ldr	r3, [pc, #16]	@ (8008a10 <__assert_func+0x38>)
 80089fe:	461c      	mov	r4, r3
 8008a00:	e7f3      	b.n	80089ea <__assert_func+0x12>
 8008a02:	bf00      	nop
 8008a04:	20000058 	.word	0x20000058
 8008a08:	0800ccdf 	.word	0x0800ccdf
 8008a0c:	0800ccec 	.word	0x0800ccec
 8008a10:	0800cd1a 	.word	0x0800cd1a

08008a14 <_free_r>:
 8008a14:	b538      	push	{r3, r4, r5, lr}
 8008a16:	4605      	mov	r5, r0
 8008a18:	2900      	cmp	r1, #0
 8008a1a:	d041      	beq.n	8008aa0 <_free_r+0x8c>
 8008a1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a20:	1f0c      	subs	r4, r1, #4
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	bfb8      	it	lt
 8008a26:	18e4      	addlt	r4, r4, r3
 8008a28:	f000 f8e8 	bl	8008bfc <__malloc_lock>
 8008a2c:	4a1d      	ldr	r2, [pc, #116]	@ (8008aa4 <_free_r+0x90>)
 8008a2e:	6813      	ldr	r3, [r2, #0]
 8008a30:	b933      	cbnz	r3, 8008a40 <_free_r+0x2c>
 8008a32:	6063      	str	r3, [r4, #4]
 8008a34:	6014      	str	r4, [r2, #0]
 8008a36:	4628      	mov	r0, r5
 8008a38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a3c:	f000 b8e4 	b.w	8008c08 <__malloc_unlock>
 8008a40:	42a3      	cmp	r3, r4
 8008a42:	d908      	bls.n	8008a56 <_free_r+0x42>
 8008a44:	6820      	ldr	r0, [r4, #0]
 8008a46:	1821      	adds	r1, r4, r0
 8008a48:	428b      	cmp	r3, r1
 8008a4a:	bf01      	itttt	eq
 8008a4c:	6819      	ldreq	r1, [r3, #0]
 8008a4e:	685b      	ldreq	r3, [r3, #4]
 8008a50:	1809      	addeq	r1, r1, r0
 8008a52:	6021      	streq	r1, [r4, #0]
 8008a54:	e7ed      	b.n	8008a32 <_free_r+0x1e>
 8008a56:	461a      	mov	r2, r3
 8008a58:	685b      	ldr	r3, [r3, #4]
 8008a5a:	b10b      	cbz	r3, 8008a60 <_free_r+0x4c>
 8008a5c:	42a3      	cmp	r3, r4
 8008a5e:	d9fa      	bls.n	8008a56 <_free_r+0x42>
 8008a60:	6811      	ldr	r1, [r2, #0]
 8008a62:	1850      	adds	r0, r2, r1
 8008a64:	42a0      	cmp	r0, r4
 8008a66:	d10b      	bne.n	8008a80 <_free_r+0x6c>
 8008a68:	6820      	ldr	r0, [r4, #0]
 8008a6a:	4401      	add	r1, r0
 8008a6c:	1850      	adds	r0, r2, r1
 8008a6e:	4283      	cmp	r3, r0
 8008a70:	6011      	str	r1, [r2, #0]
 8008a72:	d1e0      	bne.n	8008a36 <_free_r+0x22>
 8008a74:	6818      	ldr	r0, [r3, #0]
 8008a76:	685b      	ldr	r3, [r3, #4]
 8008a78:	6053      	str	r3, [r2, #4]
 8008a7a:	4408      	add	r0, r1
 8008a7c:	6010      	str	r0, [r2, #0]
 8008a7e:	e7da      	b.n	8008a36 <_free_r+0x22>
 8008a80:	d902      	bls.n	8008a88 <_free_r+0x74>
 8008a82:	230c      	movs	r3, #12
 8008a84:	602b      	str	r3, [r5, #0]
 8008a86:	e7d6      	b.n	8008a36 <_free_r+0x22>
 8008a88:	6820      	ldr	r0, [r4, #0]
 8008a8a:	1821      	adds	r1, r4, r0
 8008a8c:	428b      	cmp	r3, r1
 8008a8e:	bf04      	itt	eq
 8008a90:	6819      	ldreq	r1, [r3, #0]
 8008a92:	685b      	ldreq	r3, [r3, #4]
 8008a94:	6063      	str	r3, [r4, #4]
 8008a96:	bf04      	itt	eq
 8008a98:	1809      	addeq	r1, r1, r0
 8008a9a:	6021      	streq	r1, [r4, #0]
 8008a9c:	6054      	str	r4, [r2, #4]
 8008a9e:	e7ca      	b.n	8008a36 <_free_r+0x22>
 8008aa0:	bd38      	pop	{r3, r4, r5, pc}
 8008aa2:	bf00      	nop
 8008aa4:	20000800 	.word	0x20000800

08008aa8 <malloc>:
 8008aa8:	4b02      	ldr	r3, [pc, #8]	@ (8008ab4 <malloc+0xc>)
 8008aaa:	4601      	mov	r1, r0
 8008aac:	6818      	ldr	r0, [r3, #0]
 8008aae:	f000 b825 	b.w	8008afc <_malloc_r>
 8008ab2:	bf00      	nop
 8008ab4:	20000058 	.word	0x20000058

08008ab8 <sbrk_aligned>:
 8008ab8:	b570      	push	{r4, r5, r6, lr}
 8008aba:	4e0f      	ldr	r6, [pc, #60]	@ (8008af8 <sbrk_aligned+0x40>)
 8008abc:	460c      	mov	r4, r1
 8008abe:	6831      	ldr	r1, [r6, #0]
 8008ac0:	4605      	mov	r5, r0
 8008ac2:	b911      	cbnz	r1, 8008aca <sbrk_aligned+0x12>
 8008ac4:	f000 fc62 	bl	800938c <_sbrk_r>
 8008ac8:	6030      	str	r0, [r6, #0]
 8008aca:	4621      	mov	r1, r4
 8008acc:	4628      	mov	r0, r5
 8008ace:	f000 fc5d 	bl	800938c <_sbrk_r>
 8008ad2:	1c43      	adds	r3, r0, #1
 8008ad4:	d103      	bne.n	8008ade <sbrk_aligned+0x26>
 8008ad6:	f04f 34ff 	mov.w	r4, #4294967295
 8008ada:	4620      	mov	r0, r4
 8008adc:	bd70      	pop	{r4, r5, r6, pc}
 8008ade:	1cc4      	adds	r4, r0, #3
 8008ae0:	f024 0403 	bic.w	r4, r4, #3
 8008ae4:	42a0      	cmp	r0, r4
 8008ae6:	d0f8      	beq.n	8008ada <sbrk_aligned+0x22>
 8008ae8:	1a21      	subs	r1, r4, r0
 8008aea:	4628      	mov	r0, r5
 8008aec:	f000 fc4e 	bl	800938c <_sbrk_r>
 8008af0:	3001      	adds	r0, #1
 8008af2:	d1f2      	bne.n	8008ada <sbrk_aligned+0x22>
 8008af4:	e7ef      	b.n	8008ad6 <sbrk_aligned+0x1e>
 8008af6:	bf00      	nop
 8008af8:	200007fc 	.word	0x200007fc

08008afc <_malloc_r>:
 8008afc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b00:	1ccd      	adds	r5, r1, #3
 8008b02:	f025 0503 	bic.w	r5, r5, #3
 8008b06:	3508      	adds	r5, #8
 8008b08:	2d0c      	cmp	r5, #12
 8008b0a:	bf38      	it	cc
 8008b0c:	250c      	movcc	r5, #12
 8008b0e:	2d00      	cmp	r5, #0
 8008b10:	4606      	mov	r6, r0
 8008b12:	db01      	blt.n	8008b18 <_malloc_r+0x1c>
 8008b14:	42a9      	cmp	r1, r5
 8008b16:	d904      	bls.n	8008b22 <_malloc_r+0x26>
 8008b18:	230c      	movs	r3, #12
 8008b1a:	6033      	str	r3, [r6, #0]
 8008b1c:	2000      	movs	r0, #0
 8008b1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b22:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008bf8 <_malloc_r+0xfc>
 8008b26:	f000 f869 	bl	8008bfc <__malloc_lock>
 8008b2a:	f8d8 3000 	ldr.w	r3, [r8]
 8008b2e:	461c      	mov	r4, r3
 8008b30:	bb44      	cbnz	r4, 8008b84 <_malloc_r+0x88>
 8008b32:	4629      	mov	r1, r5
 8008b34:	4630      	mov	r0, r6
 8008b36:	f7ff ffbf 	bl	8008ab8 <sbrk_aligned>
 8008b3a:	1c43      	adds	r3, r0, #1
 8008b3c:	4604      	mov	r4, r0
 8008b3e:	d158      	bne.n	8008bf2 <_malloc_r+0xf6>
 8008b40:	f8d8 4000 	ldr.w	r4, [r8]
 8008b44:	4627      	mov	r7, r4
 8008b46:	2f00      	cmp	r7, #0
 8008b48:	d143      	bne.n	8008bd2 <_malloc_r+0xd6>
 8008b4a:	2c00      	cmp	r4, #0
 8008b4c:	d04b      	beq.n	8008be6 <_malloc_r+0xea>
 8008b4e:	6823      	ldr	r3, [r4, #0]
 8008b50:	4639      	mov	r1, r7
 8008b52:	4630      	mov	r0, r6
 8008b54:	eb04 0903 	add.w	r9, r4, r3
 8008b58:	f000 fc18 	bl	800938c <_sbrk_r>
 8008b5c:	4581      	cmp	r9, r0
 8008b5e:	d142      	bne.n	8008be6 <_malloc_r+0xea>
 8008b60:	6821      	ldr	r1, [r4, #0]
 8008b62:	1a6d      	subs	r5, r5, r1
 8008b64:	4629      	mov	r1, r5
 8008b66:	4630      	mov	r0, r6
 8008b68:	f7ff ffa6 	bl	8008ab8 <sbrk_aligned>
 8008b6c:	3001      	adds	r0, #1
 8008b6e:	d03a      	beq.n	8008be6 <_malloc_r+0xea>
 8008b70:	6823      	ldr	r3, [r4, #0]
 8008b72:	442b      	add	r3, r5
 8008b74:	6023      	str	r3, [r4, #0]
 8008b76:	f8d8 3000 	ldr.w	r3, [r8]
 8008b7a:	685a      	ldr	r2, [r3, #4]
 8008b7c:	bb62      	cbnz	r2, 8008bd8 <_malloc_r+0xdc>
 8008b7e:	f8c8 7000 	str.w	r7, [r8]
 8008b82:	e00f      	b.n	8008ba4 <_malloc_r+0xa8>
 8008b84:	6822      	ldr	r2, [r4, #0]
 8008b86:	1b52      	subs	r2, r2, r5
 8008b88:	d420      	bmi.n	8008bcc <_malloc_r+0xd0>
 8008b8a:	2a0b      	cmp	r2, #11
 8008b8c:	d917      	bls.n	8008bbe <_malloc_r+0xc2>
 8008b8e:	1961      	adds	r1, r4, r5
 8008b90:	42a3      	cmp	r3, r4
 8008b92:	6025      	str	r5, [r4, #0]
 8008b94:	bf18      	it	ne
 8008b96:	6059      	strne	r1, [r3, #4]
 8008b98:	6863      	ldr	r3, [r4, #4]
 8008b9a:	bf08      	it	eq
 8008b9c:	f8c8 1000 	streq.w	r1, [r8]
 8008ba0:	5162      	str	r2, [r4, r5]
 8008ba2:	604b      	str	r3, [r1, #4]
 8008ba4:	4630      	mov	r0, r6
 8008ba6:	f000 f82f 	bl	8008c08 <__malloc_unlock>
 8008baa:	f104 000b 	add.w	r0, r4, #11
 8008bae:	1d23      	adds	r3, r4, #4
 8008bb0:	f020 0007 	bic.w	r0, r0, #7
 8008bb4:	1ac2      	subs	r2, r0, r3
 8008bb6:	bf1c      	itt	ne
 8008bb8:	1a1b      	subne	r3, r3, r0
 8008bba:	50a3      	strne	r3, [r4, r2]
 8008bbc:	e7af      	b.n	8008b1e <_malloc_r+0x22>
 8008bbe:	6862      	ldr	r2, [r4, #4]
 8008bc0:	42a3      	cmp	r3, r4
 8008bc2:	bf0c      	ite	eq
 8008bc4:	f8c8 2000 	streq.w	r2, [r8]
 8008bc8:	605a      	strne	r2, [r3, #4]
 8008bca:	e7eb      	b.n	8008ba4 <_malloc_r+0xa8>
 8008bcc:	4623      	mov	r3, r4
 8008bce:	6864      	ldr	r4, [r4, #4]
 8008bd0:	e7ae      	b.n	8008b30 <_malloc_r+0x34>
 8008bd2:	463c      	mov	r4, r7
 8008bd4:	687f      	ldr	r7, [r7, #4]
 8008bd6:	e7b6      	b.n	8008b46 <_malloc_r+0x4a>
 8008bd8:	461a      	mov	r2, r3
 8008bda:	685b      	ldr	r3, [r3, #4]
 8008bdc:	42a3      	cmp	r3, r4
 8008bde:	d1fb      	bne.n	8008bd8 <_malloc_r+0xdc>
 8008be0:	2300      	movs	r3, #0
 8008be2:	6053      	str	r3, [r2, #4]
 8008be4:	e7de      	b.n	8008ba4 <_malloc_r+0xa8>
 8008be6:	230c      	movs	r3, #12
 8008be8:	6033      	str	r3, [r6, #0]
 8008bea:	4630      	mov	r0, r6
 8008bec:	f000 f80c 	bl	8008c08 <__malloc_unlock>
 8008bf0:	e794      	b.n	8008b1c <_malloc_r+0x20>
 8008bf2:	6005      	str	r5, [r0, #0]
 8008bf4:	e7d6      	b.n	8008ba4 <_malloc_r+0xa8>
 8008bf6:	bf00      	nop
 8008bf8:	20000800 	.word	0x20000800

08008bfc <__malloc_lock>:
 8008bfc:	4801      	ldr	r0, [pc, #4]	@ (8008c04 <__malloc_lock+0x8>)
 8008bfe:	f7ff bee8 	b.w	80089d2 <__retarget_lock_acquire_recursive>
 8008c02:	bf00      	nop
 8008c04:	200007f8 	.word	0x200007f8

08008c08 <__malloc_unlock>:
 8008c08:	4801      	ldr	r0, [pc, #4]	@ (8008c10 <__malloc_unlock+0x8>)
 8008c0a:	f7ff bee3 	b.w	80089d4 <__retarget_lock_release_recursive>
 8008c0e:	bf00      	nop
 8008c10:	200007f8 	.word	0x200007f8

08008c14 <__ssputs_r>:
 8008c14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c18:	688e      	ldr	r6, [r1, #8]
 8008c1a:	461f      	mov	r7, r3
 8008c1c:	42be      	cmp	r6, r7
 8008c1e:	680b      	ldr	r3, [r1, #0]
 8008c20:	4682      	mov	sl, r0
 8008c22:	460c      	mov	r4, r1
 8008c24:	4690      	mov	r8, r2
 8008c26:	d82d      	bhi.n	8008c84 <__ssputs_r+0x70>
 8008c28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008c2c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008c30:	d026      	beq.n	8008c80 <__ssputs_r+0x6c>
 8008c32:	6965      	ldr	r5, [r4, #20]
 8008c34:	6909      	ldr	r1, [r1, #16]
 8008c36:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008c3a:	eba3 0901 	sub.w	r9, r3, r1
 8008c3e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008c42:	1c7b      	adds	r3, r7, #1
 8008c44:	444b      	add	r3, r9
 8008c46:	106d      	asrs	r5, r5, #1
 8008c48:	429d      	cmp	r5, r3
 8008c4a:	bf38      	it	cc
 8008c4c:	461d      	movcc	r5, r3
 8008c4e:	0553      	lsls	r3, r2, #21
 8008c50:	d527      	bpl.n	8008ca2 <__ssputs_r+0x8e>
 8008c52:	4629      	mov	r1, r5
 8008c54:	f7ff ff52 	bl	8008afc <_malloc_r>
 8008c58:	4606      	mov	r6, r0
 8008c5a:	b360      	cbz	r0, 8008cb6 <__ssputs_r+0xa2>
 8008c5c:	6921      	ldr	r1, [r4, #16]
 8008c5e:	464a      	mov	r2, r9
 8008c60:	f000 fba4 	bl	80093ac <memcpy>
 8008c64:	89a3      	ldrh	r3, [r4, #12]
 8008c66:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008c6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c6e:	81a3      	strh	r3, [r4, #12]
 8008c70:	6126      	str	r6, [r4, #16]
 8008c72:	6165      	str	r5, [r4, #20]
 8008c74:	444e      	add	r6, r9
 8008c76:	eba5 0509 	sub.w	r5, r5, r9
 8008c7a:	6026      	str	r6, [r4, #0]
 8008c7c:	60a5      	str	r5, [r4, #8]
 8008c7e:	463e      	mov	r6, r7
 8008c80:	42be      	cmp	r6, r7
 8008c82:	d900      	bls.n	8008c86 <__ssputs_r+0x72>
 8008c84:	463e      	mov	r6, r7
 8008c86:	6820      	ldr	r0, [r4, #0]
 8008c88:	4632      	mov	r2, r6
 8008c8a:	4641      	mov	r1, r8
 8008c8c:	f000 fb64 	bl	8009358 <memmove>
 8008c90:	68a3      	ldr	r3, [r4, #8]
 8008c92:	1b9b      	subs	r3, r3, r6
 8008c94:	60a3      	str	r3, [r4, #8]
 8008c96:	6823      	ldr	r3, [r4, #0]
 8008c98:	4433      	add	r3, r6
 8008c9a:	6023      	str	r3, [r4, #0]
 8008c9c:	2000      	movs	r0, #0
 8008c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ca2:	462a      	mov	r2, r5
 8008ca4:	f000 fb97 	bl	80093d6 <_realloc_r>
 8008ca8:	4606      	mov	r6, r0
 8008caa:	2800      	cmp	r0, #0
 8008cac:	d1e0      	bne.n	8008c70 <__ssputs_r+0x5c>
 8008cae:	6921      	ldr	r1, [r4, #16]
 8008cb0:	4650      	mov	r0, sl
 8008cb2:	f7ff feaf 	bl	8008a14 <_free_r>
 8008cb6:	230c      	movs	r3, #12
 8008cb8:	f8ca 3000 	str.w	r3, [sl]
 8008cbc:	89a3      	ldrh	r3, [r4, #12]
 8008cbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008cc2:	81a3      	strh	r3, [r4, #12]
 8008cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8008cc8:	e7e9      	b.n	8008c9e <__ssputs_r+0x8a>
	...

08008ccc <_svfiprintf_r>:
 8008ccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cd0:	4698      	mov	r8, r3
 8008cd2:	898b      	ldrh	r3, [r1, #12]
 8008cd4:	061b      	lsls	r3, r3, #24
 8008cd6:	b09d      	sub	sp, #116	@ 0x74
 8008cd8:	4607      	mov	r7, r0
 8008cda:	460d      	mov	r5, r1
 8008cdc:	4614      	mov	r4, r2
 8008cde:	d510      	bpl.n	8008d02 <_svfiprintf_r+0x36>
 8008ce0:	690b      	ldr	r3, [r1, #16]
 8008ce2:	b973      	cbnz	r3, 8008d02 <_svfiprintf_r+0x36>
 8008ce4:	2140      	movs	r1, #64	@ 0x40
 8008ce6:	f7ff ff09 	bl	8008afc <_malloc_r>
 8008cea:	6028      	str	r0, [r5, #0]
 8008cec:	6128      	str	r0, [r5, #16]
 8008cee:	b930      	cbnz	r0, 8008cfe <_svfiprintf_r+0x32>
 8008cf0:	230c      	movs	r3, #12
 8008cf2:	603b      	str	r3, [r7, #0]
 8008cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8008cf8:	b01d      	add	sp, #116	@ 0x74
 8008cfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cfe:	2340      	movs	r3, #64	@ 0x40
 8008d00:	616b      	str	r3, [r5, #20]
 8008d02:	2300      	movs	r3, #0
 8008d04:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d06:	2320      	movs	r3, #32
 8008d08:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008d0c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008d10:	2330      	movs	r3, #48	@ 0x30
 8008d12:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008eb0 <_svfiprintf_r+0x1e4>
 8008d16:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008d1a:	f04f 0901 	mov.w	r9, #1
 8008d1e:	4623      	mov	r3, r4
 8008d20:	469a      	mov	sl, r3
 8008d22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d26:	b10a      	cbz	r2, 8008d2c <_svfiprintf_r+0x60>
 8008d28:	2a25      	cmp	r2, #37	@ 0x25
 8008d2a:	d1f9      	bne.n	8008d20 <_svfiprintf_r+0x54>
 8008d2c:	ebba 0b04 	subs.w	fp, sl, r4
 8008d30:	d00b      	beq.n	8008d4a <_svfiprintf_r+0x7e>
 8008d32:	465b      	mov	r3, fp
 8008d34:	4622      	mov	r2, r4
 8008d36:	4629      	mov	r1, r5
 8008d38:	4638      	mov	r0, r7
 8008d3a:	f7ff ff6b 	bl	8008c14 <__ssputs_r>
 8008d3e:	3001      	adds	r0, #1
 8008d40:	f000 80a7 	beq.w	8008e92 <_svfiprintf_r+0x1c6>
 8008d44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008d46:	445a      	add	r2, fp
 8008d48:	9209      	str	r2, [sp, #36]	@ 0x24
 8008d4a:	f89a 3000 	ldrb.w	r3, [sl]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	f000 809f 	beq.w	8008e92 <_svfiprintf_r+0x1c6>
 8008d54:	2300      	movs	r3, #0
 8008d56:	f04f 32ff 	mov.w	r2, #4294967295
 8008d5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d5e:	f10a 0a01 	add.w	sl, sl, #1
 8008d62:	9304      	str	r3, [sp, #16]
 8008d64:	9307      	str	r3, [sp, #28]
 8008d66:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008d6a:	931a      	str	r3, [sp, #104]	@ 0x68
 8008d6c:	4654      	mov	r4, sl
 8008d6e:	2205      	movs	r2, #5
 8008d70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d74:	484e      	ldr	r0, [pc, #312]	@ (8008eb0 <_svfiprintf_r+0x1e4>)
 8008d76:	f7f7 fa2b 	bl	80001d0 <memchr>
 8008d7a:	9a04      	ldr	r2, [sp, #16]
 8008d7c:	b9d8      	cbnz	r0, 8008db6 <_svfiprintf_r+0xea>
 8008d7e:	06d0      	lsls	r0, r2, #27
 8008d80:	bf44      	itt	mi
 8008d82:	2320      	movmi	r3, #32
 8008d84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d88:	0711      	lsls	r1, r2, #28
 8008d8a:	bf44      	itt	mi
 8008d8c:	232b      	movmi	r3, #43	@ 0x2b
 8008d8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d92:	f89a 3000 	ldrb.w	r3, [sl]
 8008d96:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d98:	d015      	beq.n	8008dc6 <_svfiprintf_r+0xfa>
 8008d9a:	9a07      	ldr	r2, [sp, #28]
 8008d9c:	4654      	mov	r4, sl
 8008d9e:	2000      	movs	r0, #0
 8008da0:	f04f 0c0a 	mov.w	ip, #10
 8008da4:	4621      	mov	r1, r4
 8008da6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008daa:	3b30      	subs	r3, #48	@ 0x30
 8008dac:	2b09      	cmp	r3, #9
 8008dae:	d94b      	bls.n	8008e48 <_svfiprintf_r+0x17c>
 8008db0:	b1b0      	cbz	r0, 8008de0 <_svfiprintf_r+0x114>
 8008db2:	9207      	str	r2, [sp, #28]
 8008db4:	e014      	b.n	8008de0 <_svfiprintf_r+0x114>
 8008db6:	eba0 0308 	sub.w	r3, r0, r8
 8008dba:	fa09 f303 	lsl.w	r3, r9, r3
 8008dbe:	4313      	orrs	r3, r2
 8008dc0:	9304      	str	r3, [sp, #16]
 8008dc2:	46a2      	mov	sl, r4
 8008dc4:	e7d2      	b.n	8008d6c <_svfiprintf_r+0xa0>
 8008dc6:	9b03      	ldr	r3, [sp, #12]
 8008dc8:	1d19      	adds	r1, r3, #4
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	9103      	str	r1, [sp, #12]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	bfbb      	ittet	lt
 8008dd2:	425b      	neglt	r3, r3
 8008dd4:	f042 0202 	orrlt.w	r2, r2, #2
 8008dd8:	9307      	strge	r3, [sp, #28]
 8008dda:	9307      	strlt	r3, [sp, #28]
 8008ddc:	bfb8      	it	lt
 8008dde:	9204      	strlt	r2, [sp, #16]
 8008de0:	7823      	ldrb	r3, [r4, #0]
 8008de2:	2b2e      	cmp	r3, #46	@ 0x2e
 8008de4:	d10a      	bne.n	8008dfc <_svfiprintf_r+0x130>
 8008de6:	7863      	ldrb	r3, [r4, #1]
 8008de8:	2b2a      	cmp	r3, #42	@ 0x2a
 8008dea:	d132      	bne.n	8008e52 <_svfiprintf_r+0x186>
 8008dec:	9b03      	ldr	r3, [sp, #12]
 8008dee:	1d1a      	adds	r2, r3, #4
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	9203      	str	r2, [sp, #12]
 8008df4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008df8:	3402      	adds	r4, #2
 8008dfa:	9305      	str	r3, [sp, #20]
 8008dfc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008ec0 <_svfiprintf_r+0x1f4>
 8008e00:	7821      	ldrb	r1, [r4, #0]
 8008e02:	2203      	movs	r2, #3
 8008e04:	4650      	mov	r0, sl
 8008e06:	f7f7 f9e3 	bl	80001d0 <memchr>
 8008e0a:	b138      	cbz	r0, 8008e1c <_svfiprintf_r+0x150>
 8008e0c:	9b04      	ldr	r3, [sp, #16]
 8008e0e:	eba0 000a 	sub.w	r0, r0, sl
 8008e12:	2240      	movs	r2, #64	@ 0x40
 8008e14:	4082      	lsls	r2, r0
 8008e16:	4313      	orrs	r3, r2
 8008e18:	3401      	adds	r4, #1
 8008e1a:	9304      	str	r3, [sp, #16]
 8008e1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e20:	4824      	ldr	r0, [pc, #144]	@ (8008eb4 <_svfiprintf_r+0x1e8>)
 8008e22:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008e26:	2206      	movs	r2, #6
 8008e28:	f7f7 f9d2 	bl	80001d0 <memchr>
 8008e2c:	2800      	cmp	r0, #0
 8008e2e:	d036      	beq.n	8008e9e <_svfiprintf_r+0x1d2>
 8008e30:	4b21      	ldr	r3, [pc, #132]	@ (8008eb8 <_svfiprintf_r+0x1ec>)
 8008e32:	bb1b      	cbnz	r3, 8008e7c <_svfiprintf_r+0x1b0>
 8008e34:	9b03      	ldr	r3, [sp, #12]
 8008e36:	3307      	adds	r3, #7
 8008e38:	f023 0307 	bic.w	r3, r3, #7
 8008e3c:	3308      	adds	r3, #8
 8008e3e:	9303      	str	r3, [sp, #12]
 8008e40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e42:	4433      	add	r3, r6
 8008e44:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e46:	e76a      	b.n	8008d1e <_svfiprintf_r+0x52>
 8008e48:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e4c:	460c      	mov	r4, r1
 8008e4e:	2001      	movs	r0, #1
 8008e50:	e7a8      	b.n	8008da4 <_svfiprintf_r+0xd8>
 8008e52:	2300      	movs	r3, #0
 8008e54:	3401      	adds	r4, #1
 8008e56:	9305      	str	r3, [sp, #20]
 8008e58:	4619      	mov	r1, r3
 8008e5a:	f04f 0c0a 	mov.w	ip, #10
 8008e5e:	4620      	mov	r0, r4
 8008e60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e64:	3a30      	subs	r2, #48	@ 0x30
 8008e66:	2a09      	cmp	r2, #9
 8008e68:	d903      	bls.n	8008e72 <_svfiprintf_r+0x1a6>
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d0c6      	beq.n	8008dfc <_svfiprintf_r+0x130>
 8008e6e:	9105      	str	r1, [sp, #20]
 8008e70:	e7c4      	b.n	8008dfc <_svfiprintf_r+0x130>
 8008e72:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e76:	4604      	mov	r4, r0
 8008e78:	2301      	movs	r3, #1
 8008e7a:	e7f0      	b.n	8008e5e <_svfiprintf_r+0x192>
 8008e7c:	ab03      	add	r3, sp, #12
 8008e7e:	9300      	str	r3, [sp, #0]
 8008e80:	462a      	mov	r2, r5
 8008e82:	4b0e      	ldr	r3, [pc, #56]	@ (8008ebc <_svfiprintf_r+0x1f0>)
 8008e84:	a904      	add	r1, sp, #16
 8008e86:	4638      	mov	r0, r7
 8008e88:	f3af 8000 	nop.w
 8008e8c:	1c42      	adds	r2, r0, #1
 8008e8e:	4606      	mov	r6, r0
 8008e90:	d1d6      	bne.n	8008e40 <_svfiprintf_r+0x174>
 8008e92:	89ab      	ldrh	r3, [r5, #12]
 8008e94:	065b      	lsls	r3, r3, #25
 8008e96:	f53f af2d 	bmi.w	8008cf4 <_svfiprintf_r+0x28>
 8008e9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008e9c:	e72c      	b.n	8008cf8 <_svfiprintf_r+0x2c>
 8008e9e:	ab03      	add	r3, sp, #12
 8008ea0:	9300      	str	r3, [sp, #0]
 8008ea2:	462a      	mov	r2, r5
 8008ea4:	4b05      	ldr	r3, [pc, #20]	@ (8008ebc <_svfiprintf_r+0x1f0>)
 8008ea6:	a904      	add	r1, sp, #16
 8008ea8:	4638      	mov	r0, r7
 8008eaa:	f000 f879 	bl	8008fa0 <_printf_i>
 8008eae:	e7ed      	b.n	8008e8c <_svfiprintf_r+0x1c0>
 8008eb0:	0800cd1b 	.word	0x0800cd1b
 8008eb4:	0800cd25 	.word	0x0800cd25
 8008eb8:	00000000 	.word	0x00000000
 8008ebc:	08008c15 	.word	0x08008c15
 8008ec0:	0800cd21 	.word	0x0800cd21

08008ec4 <_printf_common>:
 8008ec4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ec8:	4616      	mov	r6, r2
 8008eca:	4698      	mov	r8, r3
 8008ecc:	688a      	ldr	r2, [r1, #8]
 8008ece:	690b      	ldr	r3, [r1, #16]
 8008ed0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008ed4:	4293      	cmp	r3, r2
 8008ed6:	bfb8      	it	lt
 8008ed8:	4613      	movlt	r3, r2
 8008eda:	6033      	str	r3, [r6, #0]
 8008edc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008ee0:	4607      	mov	r7, r0
 8008ee2:	460c      	mov	r4, r1
 8008ee4:	b10a      	cbz	r2, 8008eea <_printf_common+0x26>
 8008ee6:	3301      	adds	r3, #1
 8008ee8:	6033      	str	r3, [r6, #0]
 8008eea:	6823      	ldr	r3, [r4, #0]
 8008eec:	0699      	lsls	r1, r3, #26
 8008eee:	bf42      	ittt	mi
 8008ef0:	6833      	ldrmi	r3, [r6, #0]
 8008ef2:	3302      	addmi	r3, #2
 8008ef4:	6033      	strmi	r3, [r6, #0]
 8008ef6:	6825      	ldr	r5, [r4, #0]
 8008ef8:	f015 0506 	ands.w	r5, r5, #6
 8008efc:	d106      	bne.n	8008f0c <_printf_common+0x48>
 8008efe:	f104 0a19 	add.w	sl, r4, #25
 8008f02:	68e3      	ldr	r3, [r4, #12]
 8008f04:	6832      	ldr	r2, [r6, #0]
 8008f06:	1a9b      	subs	r3, r3, r2
 8008f08:	42ab      	cmp	r3, r5
 8008f0a:	dc26      	bgt.n	8008f5a <_printf_common+0x96>
 8008f0c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008f10:	6822      	ldr	r2, [r4, #0]
 8008f12:	3b00      	subs	r3, #0
 8008f14:	bf18      	it	ne
 8008f16:	2301      	movne	r3, #1
 8008f18:	0692      	lsls	r2, r2, #26
 8008f1a:	d42b      	bmi.n	8008f74 <_printf_common+0xb0>
 8008f1c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008f20:	4641      	mov	r1, r8
 8008f22:	4638      	mov	r0, r7
 8008f24:	47c8      	blx	r9
 8008f26:	3001      	adds	r0, #1
 8008f28:	d01e      	beq.n	8008f68 <_printf_common+0xa4>
 8008f2a:	6823      	ldr	r3, [r4, #0]
 8008f2c:	6922      	ldr	r2, [r4, #16]
 8008f2e:	f003 0306 	and.w	r3, r3, #6
 8008f32:	2b04      	cmp	r3, #4
 8008f34:	bf02      	ittt	eq
 8008f36:	68e5      	ldreq	r5, [r4, #12]
 8008f38:	6833      	ldreq	r3, [r6, #0]
 8008f3a:	1aed      	subeq	r5, r5, r3
 8008f3c:	68a3      	ldr	r3, [r4, #8]
 8008f3e:	bf0c      	ite	eq
 8008f40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008f44:	2500      	movne	r5, #0
 8008f46:	4293      	cmp	r3, r2
 8008f48:	bfc4      	itt	gt
 8008f4a:	1a9b      	subgt	r3, r3, r2
 8008f4c:	18ed      	addgt	r5, r5, r3
 8008f4e:	2600      	movs	r6, #0
 8008f50:	341a      	adds	r4, #26
 8008f52:	42b5      	cmp	r5, r6
 8008f54:	d11a      	bne.n	8008f8c <_printf_common+0xc8>
 8008f56:	2000      	movs	r0, #0
 8008f58:	e008      	b.n	8008f6c <_printf_common+0xa8>
 8008f5a:	2301      	movs	r3, #1
 8008f5c:	4652      	mov	r2, sl
 8008f5e:	4641      	mov	r1, r8
 8008f60:	4638      	mov	r0, r7
 8008f62:	47c8      	blx	r9
 8008f64:	3001      	adds	r0, #1
 8008f66:	d103      	bne.n	8008f70 <_printf_common+0xac>
 8008f68:	f04f 30ff 	mov.w	r0, #4294967295
 8008f6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f70:	3501      	adds	r5, #1
 8008f72:	e7c6      	b.n	8008f02 <_printf_common+0x3e>
 8008f74:	18e1      	adds	r1, r4, r3
 8008f76:	1c5a      	adds	r2, r3, #1
 8008f78:	2030      	movs	r0, #48	@ 0x30
 8008f7a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008f7e:	4422      	add	r2, r4
 8008f80:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008f84:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008f88:	3302      	adds	r3, #2
 8008f8a:	e7c7      	b.n	8008f1c <_printf_common+0x58>
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	4622      	mov	r2, r4
 8008f90:	4641      	mov	r1, r8
 8008f92:	4638      	mov	r0, r7
 8008f94:	47c8      	blx	r9
 8008f96:	3001      	adds	r0, #1
 8008f98:	d0e6      	beq.n	8008f68 <_printf_common+0xa4>
 8008f9a:	3601      	adds	r6, #1
 8008f9c:	e7d9      	b.n	8008f52 <_printf_common+0x8e>
	...

08008fa0 <_printf_i>:
 8008fa0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008fa4:	7e0f      	ldrb	r7, [r1, #24]
 8008fa6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008fa8:	2f78      	cmp	r7, #120	@ 0x78
 8008faa:	4691      	mov	r9, r2
 8008fac:	4680      	mov	r8, r0
 8008fae:	460c      	mov	r4, r1
 8008fb0:	469a      	mov	sl, r3
 8008fb2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008fb6:	d807      	bhi.n	8008fc8 <_printf_i+0x28>
 8008fb8:	2f62      	cmp	r7, #98	@ 0x62
 8008fba:	d80a      	bhi.n	8008fd2 <_printf_i+0x32>
 8008fbc:	2f00      	cmp	r7, #0
 8008fbe:	f000 80d1 	beq.w	8009164 <_printf_i+0x1c4>
 8008fc2:	2f58      	cmp	r7, #88	@ 0x58
 8008fc4:	f000 80b8 	beq.w	8009138 <_printf_i+0x198>
 8008fc8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008fcc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008fd0:	e03a      	b.n	8009048 <_printf_i+0xa8>
 8008fd2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008fd6:	2b15      	cmp	r3, #21
 8008fd8:	d8f6      	bhi.n	8008fc8 <_printf_i+0x28>
 8008fda:	a101      	add	r1, pc, #4	@ (adr r1, 8008fe0 <_printf_i+0x40>)
 8008fdc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008fe0:	08009039 	.word	0x08009039
 8008fe4:	0800904d 	.word	0x0800904d
 8008fe8:	08008fc9 	.word	0x08008fc9
 8008fec:	08008fc9 	.word	0x08008fc9
 8008ff0:	08008fc9 	.word	0x08008fc9
 8008ff4:	08008fc9 	.word	0x08008fc9
 8008ff8:	0800904d 	.word	0x0800904d
 8008ffc:	08008fc9 	.word	0x08008fc9
 8009000:	08008fc9 	.word	0x08008fc9
 8009004:	08008fc9 	.word	0x08008fc9
 8009008:	08008fc9 	.word	0x08008fc9
 800900c:	0800914b 	.word	0x0800914b
 8009010:	08009077 	.word	0x08009077
 8009014:	08009105 	.word	0x08009105
 8009018:	08008fc9 	.word	0x08008fc9
 800901c:	08008fc9 	.word	0x08008fc9
 8009020:	0800916d 	.word	0x0800916d
 8009024:	08008fc9 	.word	0x08008fc9
 8009028:	08009077 	.word	0x08009077
 800902c:	08008fc9 	.word	0x08008fc9
 8009030:	08008fc9 	.word	0x08008fc9
 8009034:	0800910d 	.word	0x0800910d
 8009038:	6833      	ldr	r3, [r6, #0]
 800903a:	1d1a      	adds	r2, r3, #4
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	6032      	str	r2, [r6, #0]
 8009040:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009044:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009048:	2301      	movs	r3, #1
 800904a:	e09c      	b.n	8009186 <_printf_i+0x1e6>
 800904c:	6833      	ldr	r3, [r6, #0]
 800904e:	6820      	ldr	r0, [r4, #0]
 8009050:	1d19      	adds	r1, r3, #4
 8009052:	6031      	str	r1, [r6, #0]
 8009054:	0606      	lsls	r6, r0, #24
 8009056:	d501      	bpl.n	800905c <_printf_i+0xbc>
 8009058:	681d      	ldr	r5, [r3, #0]
 800905a:	e003      	b.n	8009064 <_printf_i+0xc4>
 800905c:	0645      	lsls	r5, r0, #25
 800905e:	d5fb      	bpl.n	8009058 <_printf_i+0xb8>
 8009060:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009064:	2d00      	cmp	r5, #0
 8009066:	da03      	bge.n	8009070 <_printf_i+0xd0>
 8009068:	232d      	movs	r3, #45	@ 0x2d
 800906a:	426d      	negs	r5, r5
 800906c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009070:	4858      	ldr	r0, [pc, #352]	@ (80091d4 <_printf_i+0x234>)
 8009072:	230a      	movs	r3, #10
 8009074:	e011      	b.n	800909a <_printf_i+0xfa>
 8009076:	6821      	ldr	r1, [r4, #0]
 8009078:	6833      	ldr	r3, [r6, #0]
 800907a:	0608      	lsls	r0, r1, #24
 800907c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009080:	d402      	bmi.n	8009088 <_printf_i+0xe8>
 8009082:	0649      	lsls	r1, r1, #25
 8009084:	bf48      	it	mi
 8009086:	b2ad      	uxthmi	r5, r5
 8009088:	2f6f      	cmp	r7, #111	@ 0x6f
 800908a:	4852      	ldr	r0, [pc, #328]	@ (80091d4 <_printf_i+0x234>)
 800908c:	6033      	str	r3, [r6, #0]
 800908e:	bf14      	ite	ne
 8009090:	230a      	movne	r3, #10
 8009092:	2308      	moveq	r3, #8
 8009094:	2100      	movs	r1, #0
 8009096:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800909a:	6866      	ldr	r6, [r4, #4]
 800909c:	60a6      	str	r6, [r4, #8]
 800909e:	2e00      	cmp	r6, #0
 80090a0:	db05      	blt.n	80090ae <_printf_i+0x10e>
 80090a2:	6821      	ldr	r1, [r4, #0]
 80090a4:	432e      	orrs	r6, r5
 80090a6:	f021 0104 	bic.w	r1, r1, #4
 80090aa:	6021      	str	r1, [r4, #0]
 80090ac:	d04b      	beq.n	8009146 <_printf_i+0x1a6>
 80090ae:	4616      	mov	r6, r2
 80090b0:	fbb5 f1f3 	udiv	r1, r5, r3
 80090b4:	fb03 5711 	mls	r7, r3, r1, r5
 80090b8:	5dc7      	ldrb	r7, [r0, r7]
 80090ba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80090be:	462f      	mov	r7, r5
 80090c0:	42bb      	cmp	r3, r7
 80090c2:	460d      	mov	r5, r1
 80090c4:	d9f4      	bls.n	80090b0 <_printf_i+0x110>
 80090c6:	2b08      	cmp	r3, #8
 80090c8:	d10b      	bne.n	80090e2 <_printf_i+0x142>
 80090ca:	6823      	ldr	r3, [r4, #0]
 80090cc:	07df      	lsls	r7, r3, #31
 80090ce:	d508      	bpl.n	80090e2 <_printf_i+0x142>
 80090d0:	6923      	ldr	r3, [r4, #16]
 80090d2:	6861      	ldr	r1, [r4, #4]
 80090d4:	4299      	cmp	r1, r3
 80090d6:	bfde      	ittt	le
 80090d8:	2330      	movle	r3, #48	@ 0x30
 80090da:	f806 3c01 	strble.w	r3, [r6, #-1]
 80090de:	f106 36ff 	addle.w	r6, r6, #4294967295
 80090e2:	1b92      	subs	r2, r2, r6
 80090e4:	6122      	str	r2, [r4, #16]
 80090e6:	f8cd a000 	str.w	sl, [sp]
 80090ea:	464b      	mov	r3, r9
 80090ec:	aa03      	add	r2, sp, #12
 80090ee:	4621      	mov	r1, r4
 80090f0:	4640      	mov	r0, r8
 80090f2:	f7ff fee7 	bl	8008ec4 <_printf_common>
 80090f6:	3001      	adds	r0, #1
 80090f8:	d14a      	bne.n	8009190 <_printf_i+0x1f0>
 80090fa:	f04f 30ff 	mov.w	r0, #4294967295
 80090fe:	b004      	add	sp, #16
 8009100:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009104:	6823      	ldr	r3, [r4, #0]
 8009106:	f043 0320 	orr.w	r3, r3, #32
 800910a:	6023      	str	r3, [r4, #0]
 800910c:	4832      	ldr	r0, [pc, #200]	@ (80091d8 <_printf_i+0x238>)
 800910e:	2778      	movs	r7, #120	@ 0x78
 8009110:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009114:	6823      	ldr	r3, [r4, #0]
 8009116:	6831      	ldr	r1, [r6, #0]
 8009118:	061f      	lsls	r7, r3, #24
 800911a:	f851 5b04 	ldr.w	r5, [r1], #4
 800911e:	d402      	bmi.n	8009126 <_printf_i+0x186>
 8009120:	065f      	lsls	r7, r3, #25
 8009122:	bf48      	it	mi
 8009124:	b2ad      	uxthmi	r5, r5
 8009126:	6031      	str	r1, [r6, #0]
 8009128:	07d9      	lsls	r1, r3, #31
 800912a:	bf44      	itt	mi
 800912c:	f043 0320 	orrmi.w	r3, r3, #32
 8009130:	6023      	strmi	r3, [r4, #0]
 8009132:	b11d      	cbz	r5, 800913c <_printf_i+0x19c>
 8009134:	2310      	movs	r3, #16
 8009136:	e7ad      	b.n	8009094 <_printf_i+0xf4>
 8009138:	4826      	ldr	r0, [pc, #152]	@ (80091d4 <_printf_i+0x234>)
 800913a:	e7e9      	b.n	8009110 <_printf_i+0x170>
 800913c:	6823      	ldr	r3, [r4, #0]
 800913e:	f023 0320 	bic.w	r3, r3, #32
 8009142:	6023      	str	r3, [r4, #0]
 8009144:	e7f6      	b.n	8009134 <_printf_i+0x194>
 8009146:	4616      	mov	r6, r2
 8009148:	e7bd      	b.n	80090c6 <_printf_i+0x126>
 800914a:	6833      	ldr	r3, [r6, #0]
 800914c:	6825      	ldr	r5, [r4, #0]
 800914e:	6961      	ldr	r1, [r4, #20]
 8009150:	1d18      	adds	r0, r3, #4
 8009152:	6030      	str	r0, [r6, #0]
 8009154:	062e      	lsls	r6, r5, #24
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	d501      	bpl.n	800915e <_printf_i+0x1be>
 800915a:	6019      	str	r1, [r3, #0]
 800915c:	e002      	b.n	8009164 <_printf_i+0x1c4>
 800915e:	0668      	lsls	r0, r5, #25
 8009160:	d5fb      	bpl.n	800915a <_printf_i+0x1ba>
 8009162:	8019      	strh	r1, [r3, #0]
 8009164:	2300      	movs	r3, #0
 8009166:	6123      	str	r3, [r4, #16]
 8009168:	4616      	mov	r6, r2
 800916a:	e7bc      	b.n	80090e6 <_printf_i+0x146>
 800916c:	6833      	ldr	r3, [r6, #0]
 800916e:	1d1a      	adds	r2, r3, #4
 8009170:	6032      	str	r2, [r6, #0]
 8009172:	681e      	ldr	r6, [r3, #0]
 8009174:	6862      	ldr	r2, [r4, #4]
 8009176:	2100      	movs	r1, #0
 8009178:	4630      	mov	r0, r6
 800917a:	f7f7 f829 	bl	80001d0 <memchr>
 800917e:	b108      	cbz	r0, 8009184 <_printf_i+0x1e4>
 8009180:	1b80      	subs	r0, r0, r6
 8009182:	6060      	str	r0, [r4, #4]
 8009184:	6863      	ldr	r3, [r4, #4]
 8009186:	6123      	str	r3, [r4, #16]
 8009188:	2300      	movs	r3, #0
 800918a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800918e:	e7aa      	b.n	80090e6 <_printf_i+0x146>
 8009190:	6923      	ldr	r3, [r4, #16]
 8009192:	4632      	mov	r2, r6
 8009194:	4649      	mov	r1, r9
 8009196:	4640      	mov	r0, r8
 8009198:	47d0      	blx	sl
 800919a:	3001      	adds	r0, #1
 800919c:	d0ad      	beq.n	80090fa <_printf_i+0x15a>
 800919e:	6823      	ldr	r3, [r4, #0]
 80091a0:	079b      	lsls	r3, r3, #30
 80091a2:	d413      	bmi.n	80091cc <_printf_i+0x22c>
 80091a4:	68e0      	ldr	r0, [r4, #12]
 80091a6:	9b03      	ldr	r3, [sp, #12]
 80091a8:	4298      	cmp	r0, r3
 80091aa:	bfb8      	it	lt
 80091ac:	4618      	movlt	r0, r3
 80091ae:	e7a6      	b.n	80090fe <_printf_i+0x15e>
 80091b0:	2301      	movs	r3, #1
 80091b2:	4632      	mov	r2, r6
 80091b4:	4649      	mov	r1, r9
 80091b6:	4640      	mov	r0, r8
 80091b8:	47d0      	blx	sl
 80091ba:	3001      	adds	r0, #1
 80091bc:	d09d      	beq.n	80090fa <_printf_i+0x15a>
 80091be:	3501      	adds	r5, #1
 80091c0:	68e3      	ldr	r3, [r4, #12]
 80091c2:	9903      	ldr	r1, [sp, #12]
 80091c4:	1a5b      	subs	r3, r3, r1
 80091c6:	42ab      	cmp	r3, r5
 80091c8:	dcf2      	bgt.n	80091b0 <_printf_i+0x210>
 80091ca:	e7eb      	b.n	80091a4 <_printf_i+0x204>
 80091cc:	2500      	movs	r5, #0
 80091ce:	f104 0619 	add.w	r6, r4, #25
 80091d2:	e7f5      	b.n	80091c0 <_printf_i+0x220>
 80091d4:	0800cd2c 	.word	0x0800cd2c
 80091d8:	0800cd3d 	.word	0x0800cd3d

080091dc <__sflush_r>:
 80091dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80091e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091e4:	0716      	lsls	r6, r2, #28
 80091e6:	4605      	mov	r5, r0
 80091e8:	460c      	mov	r4, r1
 80091ea:	d454      	bmi.n	8009296 <__sflush_r+0xba>
 80091ec:	684b      	ldr	r3, [r1, #4]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	dc02      	bgt.n	80091f8 <__sflush_r+0x1c>
 80091f2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	dd48      	ble.n	800928a <__sflush_r+0xae>
 80091f8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80091fa:	2e00      	cmp	r6, #0
 80091fc:	d045      	beq.n	800928a <__sflush_r+0xae>
 80091fe:	2300      	movs	r3, #0
 8009200:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009204:	682f      	ldr	r7, [r5, #0]
 8009206:	6a21      	ldr	r1, [r4, #32]
 8009208:	602b      	str	r3, [r5, #0]
 800920a:	d030      	beq.n	800926e <__sflush_r+0x92>
 800920c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800920e:	89a3      	ldrh	r3, [r4, #12]
 8009210:	0759      	lsls	r1, r3, #29
 8009212:	d505      	bpl.n	8009220 <__sflush_r+0x44>
 8009214:	6863      	ldr	r3, [r4, #4]
 8009216:	1ad2      	subs	r2, r2, r3
 8009218:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800921a:	b10b      	cbz	r3, 8009220 <__sflush_r+0x44>
 800921c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800921e:	1ad2      	subs	r2, r2, r3
 8009220:	2300      	movs	r3, #0
 8009222:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009224:	6a21      	ldr	r1, [r4, #32]
 8009226:	4628      	mov	r0, r5
 8009228:	47b0      	blx	r6
 800922a:	1c43      	adds	r3, r0, #1
 800922c:	89a3      	ldrh	r3, [r4, #12]
 800922e:	d106      	bne.n	800923e <__sflush_r+0x62>
 8009230:	6829      	ldr	r1, [r5, #0]
 8009232:	291d      	cmp	r1, #29
 8009234:	d82b      	bhi.n	800928e <__sflush_r+0xb2>
 8009236:	4a2a      	ldr	r2, [pc, #168]	@ (80092e0 <__sflush_r+0x104>)
 8009238:	40ca      	lsrs	r2, r1
 800923a:	07d6      	lsls	r6, r2, #31
 800923c:	d527      	bpl.n	800928e <__sflush_r+0xb2>
 800923e:	2200      	movs	r2, #0
 8009240:	6062      	str	r2, [r4, #4]
 8009242:	04d9      	lsls	r1, r3, #19
 8009244:	6922      	ldr	r2, [r4, #16]
 8009246:	6022      	str	r2, [r4, #0]
 8009248:	d504      	bpl.n	8009254 <__sflush_r+0x78>
 800924a:	1c42      	adds	r2, r0, #1
 800924c:	d101      	bne.n	8009252 <__sflush_r+0x76>
 800924e:	682b      	ldr	r3, [r5, #0]
 8009250:	b903      	cbnz	r3, 8009254 <__sflush_r+0x78>
 8009252:	6560      	str	r0, [r4, #84]	@ 0x54
 8009254:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009256:	602f      	str	r7, [r5, #0]
 8009258:	b1b9      	cbz	r1, 800928a <__sflush_r+0xae>
 800925a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800925e:	4299      	cmp	r1, r3
 8009260:	d002      	beq.n	8009268 <__sflush_r+0x8c>
 8009262:	4628      	mov	r0, r5
 8009264:	f7ff fbd6 	bl	8008a14 <_free_r>
 8009268:	2300      	movs	r3, #0
 800926a:	6363      	str	r3, [r4, #52]	@ 0x34
 800926c:	e00d      	b.n	800928a <__sflush_r+0xae>
 800926e:	2301      	movs	r3, #1
 8009270:	4628      	mov	r0, r5
 8009272:	47b0      	blx	r6
 8009274:	4602      	mov	r2, r0
 8009276:	1c50      	adds	r0, r2, #1
 8009278:	d1c9      	bne.n	800920e <__sflush_r+0x32>
 800927a:	682b      	ldr	r3, [r5, #0]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d0c6      	beq.n	800920e <__sflush_r+0x32>
 8009280:	2b1d      	cmp	r3, #29
 8009282:	d001      	beq.n	8009288 <__sflush_r+0xac>
 8009284:	2b16      	cmp	r3, #22
 8009286:	d11e      	bne.n	80092c6 <__sflush_r+0xea>
 8009288:	602f      	str	r7, [r5, #0]
 800928a:	2000      	movs	r0, #0
 800928c:	e022      	b.n	80092d4 <__sflush_r+0xf8>
 800928e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009292:	b21b      	sxth	r3, r3
 8009294:	e01b      	b.n	80092ce <__sflush_r+0xf2>
 8009296:	690f      	ldr	r7, [r1, #16]
 8009298:	2f00      	cmp	r7, #0
 800929a:	d0f6      	beq.n	800928a <__sflush_r+0xae>
 800929c:	0793      	lsls	r3, r2, #30
 800929e:	680e      	ldr	r6, [r1, #0]
 80092a0:	bf08      	it	eq
 80092a2:	694b      	ldreq	r3, [r1, #20]
 80092a4:	600f      	str	r7, [r1, #0]
 80092a6:	bf18      	it	ne
 80092a8:	2300      	movne	r3, #0
 80092aa:	eba6 0807 	sub.w	r8, r6, r7
 80092ae:	608b      	str	r3, [r1, #8]
 80092b0:	f1b8 0f00 	cmp.w	r8, #0
 80092b4:	dde9      	ble.n	800928a <__sflush_r+0xae>
 80092b6:	6a21      	ldr	r1, [r4, #32]
 80092b8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80092ba:	4643      	mov	r3, r8
 80092bc:	463a      	mov	r2, r7
 80092be:	4628      	mov	r0, r5
 80092c0:	47b0      	blx	r6
 80092c2:	2800      	cmp	r0, #0
 80092c4:	dc08      	bgt.n	80092d8 <__sflush_r+0xfc>
 80092c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80092ce:	81a3      	strh	r3, [r4, #12]
 80092d0:	f04f 30ff 	mov.w	r0, #4294967295
 80092d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092d8:	4407      	add	r7, r0
 80092da:	eba8 0800 	sub.w	r8, r8, r0
 80092de:	e7e7      	b.n	80092b0 <__sflush_r+0xd4>
 80092e0:	20400001 	.word	0x20400001

080092e4 <_fflush_r>:
 80092e4:	b538      	push	{r3, r4, r5, lr}
 80092e6:	690b      	ldr	r3, [r1, #16]
 80092e8:	4605      	mov	r5, r0
 80092ea:	460c      	mov	r4, r1
 80092ec:	b913      	cbnz	r3, 80092f4 <_fflush_r+0x10>
 80092ee:	2500      	movs	r5, #0
 80092f0:	4628      	mov	r0, r5
 80092f2:	bd38      	pop	{r3, r4, r5, pc}
 80092f4:	b118      	cbz	r0, 80092fe <_fflush_r+0x1a>
 80092f6:	6a03      	ldr	r3, [r0, #32]
 80092f8:	b90b      	cbnz	r3, 80092fe <_fflush_r+0x1a>
 80092fa:	f7ff fa55 	bl	80087a8 <__sinit>
 80092fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d0f3      	beq.n	80092ee <_fflush_r+0xa>
 8009306:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009308:	07d0      	lsls	r0, r2, #31
 800930a:	d404      	bmi.n	8009316 <_fflush_r+0x32>
 800930c:	0599      	lsls	r1, r3, #22
 800930e:	d402      	bmi.n	8009316 <_fflush_r+0x32>
 8009310:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009312:	f7ff fb5e 	bl	80089d2 <__retarget_lock_acquire_recursive>
 8009316:	4628      	mov	r0, r5
 8009318:	4621      	mov	r1, r4
 800931a:	f7ff ff5f 	bl	80091dc <__sflush_r>
 800931e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009320:	07da      	lsls	r2, r3, #31
 8009322:	4605      	mov	r5, r0
 8009324:	d4e4      	bmi.n	80092f0 <_fflush_r+0xc>
 8009326:	89a3      	ldrh	r3, [r4, #12]
 8009328:	059b      	lsls	r3, r3, #22
 800932a:	d4e1      	bmi.n	80092f0 <_fflush_r+0xc>
 800932c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800932e:	f7ff fb51 	bl	80089d4 <__retarget_lock_release_recursive>
 8009332:	e7dd      	b.n	80092f0 <_fflush_r+0xc>

08009334 <fiprintf>:
 8009334:	b40e      	push	{r1, r2, r3}
 8009336:	b503      	push	{r0, r1, lr}
 8009338:	4601      	mov	r1, r0
 800933a:	ab03      	add	r3, sp, #12
 800933c:	4805      	ldr	r0, [pc, #20]	@ (8009354 <fiprintf+0x20>)
 800933e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009342:	6800      	ldr	r0, [r0, #0]
 8009344:	9301      	str	r3, [sp, #4]
 8009346:	f000 f89d 	bl	8009484 <_vfiprintf_r>
 800934a:	b002      	add	sp, #8
 800934c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009350:	b003      	add	sp, #12
 8009352:	4770      	bx	lr
 8009354:	20000058 	.word	0x20000058

08009358 <memmove>:
 8009358:	4288      	cmp	r0, r1
 800935a:	b510      	push	{r4, lr}
 800935c:	eb01 0402 	add.w	r4, r1, r2
 8009360:	d902      	bls.n	8009368 <memmove+0x10>
 8009362:	4284      	cmp	r4, r0
 8009364:	4623      	mov	r3, r4
 8009366:	d807      	bhi.n	8009378 <memmove+0x20>
 8009368:	1e43      	subs	r3, r0, #1
 800936a:	42a1      	cmp	r1, r4
 800936c:	d008      	beq.n	8009380 <memmove+0x28>
 800936e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009372:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009376:	e7f8      	b.n	800936a <memmove+0x12>
 8009378:	4402      	add	r2, r0
 800937a:	4601      	mov	r1, r0
 800937c:	428a      	cmp	r2, r1
 800937e:	d100      	bne.n	8009382 <memmove+0x2a>
 8009380:	bd10      	pop	{r4, pc}
 8009382:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009386:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800938a:	e7f7      	b.n	800937c <memmove+0x24>

0800938c <_sbrk_r>:
 800938c:	b538      	push	{r3, r4, r5, lr}
 800938e:	4d06      	ldr	r5, [pc, #24]	@ (80093a8 <_sbrk_r+0x1c>)
 8009390:	2300      	movs	r3, #0
 8009392:	4604      	mov	r4, r0
 8009394:	4608      	mov	r0, r1
 8009396:	602b      	str	r3, [r5, #0]
 8009398:	f7fa f800 	bl	800339c <_sbrk>
 800939c:	1c43      	adds	r3, r0, #1
 800939e:	d102      	bne.n	80093a6 <_sbrk_r+0x1a>
 80093a0:	682b      	ldr	r3, [r5, #0]
 80093a2:	b103      	cbz	r3, 80093a6 <_sbrk_r+0x1a>
 80093a4:	6023      	str	r3, [r4, #0]
 80093a6:	bd38      	pop	{r3, r4, r5, pc}
 80093a8:	200007f4 	.word	0x200007f4

080093ac <memcpy>:
 80093ac:	440a      	add	r2, r1
 80093ae:	4291      	cmp	r1, r2
 80093b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80093b4:	d100      	bne.n	80093b8 <memcpy+0xc>
 80093b6:	4770      	bx	lr
 80093b8:	b510      	push	{r4, lr}
 80093ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80093be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80093c2:	4291      	cmp	r1, r2
 80093c4:	d1f9      	bne.n	80093ba <memcpy+0xe>
 80093c6:	bd10      	pop	{r4, pc}

080093c8 <abort>:
 80093c8:	b508      	push	{r3, lr}
 80093ca:	2006      	movs	r0, #6
 80093cc:	f000 fa2e 	bl	800982c <raise>
 80093d0:	2001      	movs	r0, #1
 80093d2:	f7f9 ff6b 	bl	80032ac <_exit>

080093d6 <_realloc_r>:
 80093d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093da:	4607      	mov	r7, r0
 80093dc:	4614      	mov	r4, r2
 80093de:	460d      	mov	r5, r1
 80093e0:	b921      	cbnz	r1, 80093ec <_realloc_r+0x16>
 80093e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80093e6:	4611      	mov	r1, r2
 80093e8:	f7ff bb88 	b.w	8008afc <_malloc_r>
 80093ec:	b92a      	cbnz	r2, 80093fa <_realloc_r+0x24>
 80093ee:	f7ff fb11 	bl	8008a14 <_free_r>
 80093f2:	4625      	mov	r5, r4
 80093f4:	4628      	mov	r0, r5
 80093f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093fa:	f000 fa33 	bl	8009864 <_malloc_usable_size_r>
 80093fe:	4284      	cmp	r4, r0
 8009400:	4606      	mov	r6, r0
 8009402:	d802      	bhi.n	800940a <_realloc_r+0x34>
 8009404:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009408:	d8f4      	bhi.n	80093f4 <_realloc_r+0x1e>
 800940a:	4621      	mov	r1, r4
 800940c:	4638      	mov	r0, r7
 800940e:	f7ff fb75 	bl	8008afc <_malloc_r>
 8009412:	4680      	mov	r8, r0
 8009414:	b908      	cbnz	r0, 800941a <_realloc_r+0x44>
 8009416:	4645      	mov	r5, r8
 8009418:	e7ec      	b.n	80093f4 <_realloc_r+0x1e>
 800941a:	42b4      	cmp	r4, r6
 800941c:	4622      	mov	r2, r4
 800941e:	4629      	mov	r1, r5
 8009420:	bf28      	it	cs
 8009422:	4632      	movcs	r2, r6
 8009424:	f7ff ffc2 	bl	80093ac <memcpy>
 8009428:	4629      	mov	r1, r5
 800942a:	4638      	mov	r0, r7
 800942c:	f7ff faf2 	bl	8008a14 <_free_r>
 8009430:	e7f1      	b.n	8009416 <_realloc_r+0x40>

08009432 <__sfputc_r>:
 8009432:	6893      	ldr	r3, [r2, #8]
 8009434:	3b01      	subs	r3, #1
 8009436:	2b00      	cmp	r3, #0
 8009438:	b410      	push	{r4}
 800943a:	6093      	str	r3, [r2, #8]
 800943c:	da08      	bge.n	8009450 <__sfputc_r+0x1e>
 800943e:	6994      	ldr	r4, [r2, #24]
 8009440:	42a3      	cmp	r3, r4
 8009442:	db01      	blt.n	8009448 <__sfputc_r+0x16>
 8009444:	290a      	cmp	r1, #10
 8009446:	d103      	bne.n	8009450 <__sfputc_r+0x1e>
 8009448:	f85d 4b04 	ldr.w	r4, [sp], #4
 800944c:	f000 b932 	b.w	80096b4 <__swbuf_r>
 8009450:	6813      	ldr	r3, [r2, #0]
 8009452:	1c58      	adds	r0, r3, #1
 8009454:	6010      	str	r0, [r2, #0]
 8009456:	7019      	strb	r1, [r3, #0]
 8009458:	4608      	mov	r0, r1
 800945a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800945e:	4770      	bx	lr

08009460 <__sfputs_r>:
 8009460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009462:	4606      	mov	r6, r0
 8009464:	460f      	mov	r7, r1
 8009466:	4614      	mov	r4, r2
 8009468:	18d5      	adds	r5, r2, r3
 800946a:	42ac      	cmp	r4, r5
 800946c:	d101      	bne.n	8009472 <__sfputs_r+0x12>
 800946e:	2000      	movs	r0, #0
 8009470:	e007      	b.n	8009482 <__sfputs_r+0x22>
 8009472:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009476:	463a      	mov	r2, r7
 8009478:	4630      	mov	r0, r6
 800947a:	f7ff ffda 	bl	8009432 <__sfputc_r>
 800947e:	1c43      	adds	r3, r0, #1
 8009480:	d1f3      	bne.n	800946a <__sfputs_r+0xa>
 8009482:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009484 <_vfiprintf_r>:
 8009484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009488:	460d      	mov	r5, r1
 800948a:	b09d      	sub	sp, #116	@ 0x74
 800948c:	4614      	mov	r4, r2
 800948e:	4698      	mov	r8, r3
 8009490:	4606      	mov	r6, r0
 8009492:	b118      	cbz	r0, 800949c <_vfiprintf_r+0x18>
 8009494:	6a03      	ldr	r3, [r0, #32]
 8009496:	b90b      	cbnz	r3, 800949c <_vfiprintf_r+0x18>
 8009498:	f7ff f986 	bl	80087a8 <__sinit>
 800949c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800949e:	07d9      	lsls	r1, r3, #31
 80094a0:	d405      	bmi.n	80094ae <_vfiprintf_r+0x2a>
 80094a2:	89ab      	ldrh	r3, [r5, #12]
 80094a4:	059a      	lsls	r2, r3, #22
 80094a6:	d402      	bmi.n	80094ae <_vfiprintf_r+0x2a>
 80094a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80094aa:	f7ff fa92 	bl	80089d2 <__retarget_lock_acquire_recursive>
 80094ae:	89ab      	ldrh	r3, [r5, #12]
 80094b0:	071b      	lsls	r3, r3, #28
 80094b2:	d501      	bpl.n	80094b8 <_vfiprintf_r+0x34>
 80094b4:	692b      	ldr	r3, [r5, #16]
 80094b6:	b99b      	cbnz	r3, 80094e0 <_vfiprintf_r+0x5c>
 80094b8:	4629      	mov	r1, r5
 80094ba:	4630      	mov	r0, r6
 80094bc:	f000 f938 	bl	8009730 <__swsetup_r>
 80094c0:	b170      	cbz	r0, 80094e0 <_vfiprintf_r+0x5c>
 80094c2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80094c4:	07dc      	lsls	r4, r3, #31
 80094c6:	d504      	bpl.n	80094d2 <_vfiprintf_r+0x4e>
 80094c8:	f04f 30ff 	mov.w	r0, #4294967295
 80094cc:	b01d      	add	sp, #116	@ 0x74
 80094ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094d2:	89ab      	ldrh	r3, [r5, #12]
 80094d4:	0598      	lsls	r0, r3, #22
 80094d6:	d4f7      	bmi.n	80094c8 <_vfiprintf_r+0x44>
 80094d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80094da:	f7ff fa7b 	bl	80089d4 <__retarget_lock_release_recursive>
 80094de:	e7f3      	b.n	80094c8 <_vfiprintf_r+0x44>
 80094e0:	2300      	movs	r3, #0
 80094e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80094e4:	2320      	movs	r3, #32
 80094e6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80094ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80094ee:	2330      	movs	r3, #48	@ 0x30
 80094f0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80096a0 <_vfiprintf_r+0x21c>
 80094f4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80094f8:	f04f 0901 	mov.w	r9, #1
 80094fc:	4623      	mov	r3, r4
 80094fe:	469a      	mov	sl, r3
 8009500:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009504:	b10a      	cbz	r2, 800950a <_vfiprintf_r+0x86>
 8009506:	2a25      	cmp	r2, #37	@ 0x25
 8009508:	d1f9      	bne.n	80094fe <_vfiprintf_r+0x7a>
 800950a:	ebba 0b04 	subs.w	fp, sl, r4
 800950e:	d00b      	beq.n	8009528 <_vfiprintf_r+0xa4>
 8009510:	465b      	mov	r3, fp
 8009512:	4622      	mov	r2, r4
 8009514:	4629      	mov	r1, r5
 8009516:	4630      	mov	r0, r6
 8009518:	f7ff ffa2 	bl	8009460 <__sfputs_r>
 800951c:	3001      	adds	r0, #1
 800951e:	f000 80a7 	beq.w	8009670 <_vfiprintf_r+0x1ec>
 8009522:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009524:	445a      	add	r2, fp
 8009526:	9209      	str	r2, [sp, #36]	@ 0x24
 8009528:	f89a 3000 	ldrb.w	r3, [sl]
 800952c:	2b00      	cmp	r3, #0
 800952e:	f000 809f 	beq.w	8009670 <_vfiprintf_r+0x1ec>
 8009532:	2300      	movs	r3, #0
 8009534:	f04f 32ff 	mov.w	r2, #4294967295
 8009538:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800953c:	f10a 0a01 	add.w	sl, sl, #1
 8009540:	9304      	str	r3, [sp, #16]
 8009542:	9307      	str	r3, [sp, #28]
 8009544:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009548:	931a      	str	r3, [sp, #104]	@ 0x68
 800954a:	4654      	mov	r4, sl
 800954c:	2205      	movs	r2, #5
 800954e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009552:	4853      	ldr	r0, [pc, #332]	@ (80096a0 <_vfiprintf_r+0x21c>)
 8009554:	f7f6 fe3c 	bl	80001d0 <memchr>
 8009558:	9a04      	ldr	r2, [sp, #16]
 800955a:	b9d8      	cbnz	r0, 8009594 <_vfiprintf_r+0x110>
 800955c:	06d1      	lsls	r1, r2, #27
 800955e:	bf44      	itt	mi
 8009560:	2320      	movmi	r3, #32
 8009562:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009566:	0713      	lsls	r3, r2, #28
 8009568:	bf44      	itt	mi
 800956a:	232b      	movmi	r3, #43	@ 0x2b
 800956c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009570:	f89a 3000 	ldrb.w	r3, [sl]
 8009574:	2b2a      	cmp	r3, #42	@ 0x2a
 8009576:	d015      	beq.n	80095a4 <_vfiprintf_r+0x120>
 8009578:	9a07      	ldr	r2, [sp, #28]
 800957a:	4654      	mov	r4, sl
 800957c:	2000      	movs	r0, #0
 800957e:	f04f 0c0a 	mov.w	ip, #10
 8009582:	4621      	mov	r1, r4
 8009584:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009588:	3b30      	subs	r3, #48	@ 0x30
 800958a:	2b09      	cmp	r3, #9
 800958c:	d94b      	bls.n	8009626 <_vfiprintf_r+0x1a2>
 800958e:	b1b0      	cbz	r0, 80095be <_vfiprintf_r+0x13a>
 8009590:	9207      	str	r2, [sp, #28]
 8009592:	e014      	b.n	80095be <_vfiprintf_r+0x13a>
 8009594:	eba0 0308 	sub.w	r3, r0, r8
 8009598:	fa09 f303 	lsl.w	r3, r9, r3
 800959c:	4313      	orrs	r3, r2
 800959e:	9304      	str	r3, [sp, #16]
 80095a0:	46a2      	mov	sl, r4
 80095a2:	e7d2      	b.n	800954a <_vfiprintf_r+0xc6>
 80095a4:	9b03      	ldr	r3, [sp, #12]
 80095a6:	1d19      	adds	r1, r3, #4
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	9103      	str	r1, [sp, #12]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	bfbb      	ittet	lt
 80095b0:	425b      	neglt	r3, r3
 80095b2:	f042 0202 	orrlt.w	r2, r2, #2
 80095b6:	9307      	strge	r3, [sp, #28]
 80095b8:	9307      	strlt	r3, [sp, #28]
 80095ba:	bfb8      	it	lt
 80095bc:	9204      	strlt	r2, [sp, #16]
 80095be:	7823      	ldrb	r3, [r4, #0]
 80095c0:	2b2e      	cmp	r3, #46	@ 0x2e
 80095c2:	d10a      	bne.n	80095da <_vfiprintf_r+0x156>
 80095c4:	7863      	ldrb	r3, [r4, #1]
 80095c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80095c8:	d132      	bne.n	8009630 <_vfiprintf_r+0x1ac>
 80095ca:	9b03      	ldr	r3, [sp, #12]
 80095cc:	1d1a      	adds	r2, r3, #4
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	9203      	str	r2, [sp, #12]
 80095d2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80095d6:	3402      	adds	r4, #2
 80095d8:	9305      	str	r3, [sp, #20]
 80095da:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80096b0 <_vfiprintf_r+0x22c>
 80095de:	7821      	ldrb	r1, [r4, #0]
 80095e0:	2203      	movs	r2, #3
 80095e2:	4650      	mov	r0, sl
 80095e4:	f7f6 fdf4 	bl	80001d0 <memchr>
 80095e8:	b138      	cbz	r0, 80095fa <_vfiprintf_r+0x176>
 80095ea:	9b04      	ldr	r3, [sp, #16]
 80095ec:	eba0 000a 	sub.w	r0, r0, sl
 80095f0:	2240      	movs	r2, #64	@ 0x40
 80095f2:	4082      	lsls	r2, r0
 80095f4:	4313      	orrs	r3, r2
 80095f6:	3401      	adds	r4, #1
 80095f8:	9304      	str	r3, [sp, #16]
 80095fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095fe:	4829      	ldr	r0, [pc, #164]	@ (80096a4 <_vfiprintf_r+0x220>)
 8009600:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009604:	2206      	movs	r2, #6
 8009606:	f7f6 fde3 	bl	80001d0 <memchr>
 800960a:	2800      	cmp	r0, #0
 800960c:	d03f      	beq.n	800968e <_vfiprintf_r+0x20a>
 800960e:	4b26      	ldr	r3, [pc, #152]	@ (80096a8 <_vfiprintf_r+0x224>)
 8009610:	bb1b      	cbnz	r3, 800965a <_vfiprintf_r+0x1d6>
 8009612:	9b03      	ldr	r3, [sp, #12]
 8009614:	3307      	adds	r3, #7
 8009616:	f023 0307 	bic.w	r3, r3, #7
 800961a:	3308      	adds	r3, #8
 800961c:	9303      	str	r3, [sp, #12]
 800961e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009620:	443b      	add	r3, r7
 8009622:	9309      	str	r3, [sp, #36]	@ 0x24
 8009624:	e76a      	b.n	80094fc <_vfiprintf_r+0x78>
 8009626:	fb0c 3202 	mla	r2, ip, r2, r3
 800962a:	460c      	mov	r4, r1
 800962c:	2001      	movs	r0, #1
 800962e:	e7a8      	b.n	8009582 <_vfiprintf_r+0xfe>
 8009630:	2300      	movs	r3, #0
 8009632:	3401      	adds	r4, #1
 8009634:	9305      	str	r3, [sp, #20]
 8009636:	4619      	mov	r1, r3
 8009638:	f04f 0c0a 	mov.w	ip, #10
 800963c:	4620      	mov	r0, r4
 800963e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009642:	3a30      	subs	r2, #48	@ 0x30
 8009644:	2a09      	cmp	r2, #9
 8009646:	d903      	bls.n	8009650 <_vfiprintf_r+0x1cc>
 8009648:	2b00      	cmp	r3, #0
 800964a:	d0c6      	beq.n	80095da <_vfiprintf_r+0x156>
 800964c:	9105      	str	r1, [sp, #20]
 800964e:	e7c4      	b.n	80095da <_vfiprintf_r+0x156>
 8009650:	fb0c 2101 	mla	r1, ip, r1, r2
 8009654:	4604      	mov	r4, r0
 8009656:	2301      	movs	r3, #1
 8009658:	e7f0      	b.n	800963c <_vfiprintf_r+0x1b8>
 800965a:	ab03      	add	r3, sp, #12
 800965c:	9300      	str	r3, [sp, #0]
 800965e:	462a      	mov	r2, r5
 8009660:	4b12      	ldr	r3, [pc, #72]	@ (80096ac <_vfiprintf_r+0x228>)
 8009662:	a904      	add	r1, sp, #16
 8009664:	4630      	mov	r0, r6
 8009666:	f3af 8000 	nop.w
 800966a:	4607      	mov	r7, r0
 800966c:	1c78      	adds	r0, r7, #1
 800966e:	d1d6      	bne.n	800961e <_vfiprintf_r+0x19a>
 8009670:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009672:	07d9      	lsls	r1, r3, #31
 8009674:	d405      	bmi.n	8009682 <_vfiprintf_r+0x1fe>
 8009676:	89ab      	ldrh	r3, [r5, #12]
 8009678:	059a      	lsls	r2, r3, #22
 800967a:	d402      	bmi.n	8009682 <_vfiprintf_r+0x1fe>
 800967c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800967e:	f7ff f9a9 	bl	80089d4 <__retarget_lock_release_recursive>
 8009682:	89ab      	ldrh	r3, [r5, #12]
 8009684:	065b      	lsls	r3, r3, #25
 8009686:	f53f af1f 	bmi.w	80094c8 <_vfiprintf_r+0x44>
 800968a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800968c:	e71e      	b.n	80094cc <_vfiprintf_r+0x48>
 800968e:	ab03      	add	r3, sp, #12
 8009690:	9300      	str	r3, [sp, #0]
 8009692:	462a      	mov	r2, r5
 8009694:	4b05      	ldr	r3, [pc, #20]	@ (80096ac <_vfiprintf_r+0x228>)
 8009696:	a904      	add	r1, sp, #16
 8009698:	4630      	mov	r0, r6
 800969a:	f7ff fc81 	bl	8008fa0 <_printf_i>
 800969e:	e7e4      	b.n	800966a <_vfiprintf_r+0x1e6>
 80096a0:	0800cd1b 	.word	0x0800cd1b
 80096a4:	0800cd25 	.word	0x0800cd25
 80096a8:	00000000 	.word	0x00000000
 80096ac:	08009461 	.word	0x08009461
 80096b0:	0800cd21 	.word	0x0800cd21

080096b4 <__swbuf_r>:
 80096b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096b6:	460e      	mov	r6, r1
 80096b8:	4614      	mov	r4, r2
 80096ba:	4605      	mov	r5, r0
 80096bc:	b118      	cbz	r0, 80096c6 <__swbuf_r+0x12>
 80096be:	6a03      	ldr	r3, [r0, #32]
 80096c0:	b90b      	cbnz	r3, 80096c6 <__swbuf_r+0x12>
 80096c2:	f7ff f871 	bl	80087a8 <__sinit>
 80096c6:	69a3      	ldr	r3, [r4, #24]
 80096c8:	60a3      	str	r3, [r4, #8]
 80096ca:	89a3      	ldrh	r3, [r4, #12]
 80096cc:	071a      	lsls	r2, r3, #28
 80096ce:	d501      	bpl.n	80096d4 <__swbuf_r+0x20>
 80096d0:	6923      	ldr	r3, [r4, #16]
 80096d2:	b943      	cbnz	r3, 80096e6 <__swbuf_r+0x32>
 80096d4:	4621      	mov	r1, r4
 80096d6:	4628      	mov	r0, r5
 80096d8:	f000 f82a 	bl	8009730 <__swsetup_r>
 80096dc:	b118      	cbz	r0, 80096e6 <__swbuf_r+0x32>
 80096de:	f04f 37ff 	mov.w	r7, #4294967295
 80096e2:	4638      	mov	r0, r7
 80096e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096e6:	6823      	ldr	r3, [r4, #0]
 80096e8:	6922      	ldr	r2, [r4, #16]
 80096ea:	1a98      	subs	r0, r3, r2
 80096ec:	6963      	ldr	r3, [r4, #20]
 80096ee:	b2f6      	uxtb	r6, r6
 80096f0:	4283      	cmp	r3, r0
 80096f2:	4637      	mov	r7, r6
 80096f4:	dc05      	bgt.n	8009702 <__swbuf_r+0x4e>
 80096f6:	4621      	mov	r1, r4
 80096f8:	4628      	mov	r0, r5
 80096fa:	f7ff fdf3 	bl	80092e4 <_fflush_r>
 80096fe:	2800      	cmp	r0, #0
 8009700:	d1ed      	bne.n	80096de <__swbuf_r+0x2a>
 8009702:	68a3      	ldr	r3, [r4, #8]
 8009704:	3b01      	subs	r3, #1
 8009706:	60a3      	str	r3, [r4, #8]
 8009708:	6823      	ldr	r3, [r4, #0]
 800970a:	1c5a      	adds	r2, r3, #1
 800970c:	6022      	str	r2, [r4, #0]
 800970e:	701e      	strb	r6, [r3, #0]
 8009710:	6962      	ldr	r2, [r4, #20]
 8009712:	1c43      	adds	r3, r0, #1
 8009714:	429a      	cmp	r2, r3
 8009716:	d004      	beq.n	8009722 <__swbuf_r+0x6e>
 8009718:	89a3      	ldrh	r3, [r4, #12]
 800971a:	07db      	lsls	r3, r3, #31
 800971c:	d5e1      	bpl.n	80096e2 <__swbuf_r+0x2e>
 800971e:	2e0a      	cmp	r6, #10
 8009720:	d1df      	bne.n	80096e2 <__swbuf_r+0x2e>
 8009722:	4621      	mov	r1, r4
 8009724:	4628      	mov	r0, r5
 8009726:	f7ff fddd 	bl	80092e4 <_fflush_r>
 800972a:	2800      	cmp	r0, #0
 800972c:	d0d9      	beq.n	80096e2 <__swbuf_r+0x2e>
 800972e:	e7d6      	b.n	80096de <__swbuf_r+0x2a>

08009730 <__swsetup_r>:
 8009730:	b538      	push	{r3, r4, r5, lr}
 8009732:	4b29      	ldr	r3, [pc, #164]	@ (80097d8 <__swsetup_r+0xa8>)
 8009734:	4605      	mov	r5, r0
 8009736:	6818      	ldr	r0, [r3, #0]
 8009738:	460c      	mov	r4, r1
 800973a:	b118      	cbz	r0, 8009744 <__swsetup_r+0x14>
 800973c:	6a03      	ldr	r3, [r0, #32]
 800973e:	b90b      	cbnz	r3, 8009744 <__swsetup_r+0x14>
 8009740:	f7ff f832 	bl	80087a8 <__sinit>
 8009744:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009748:	0719      	lsls	r1, r3, #28
 800974a:	d422      	bmi.n	8009792 <__swsetup_r+0x62>
 800974c:	06da      	lsls	r2, r3, #27
 800974e:	d407      	bmi.n	8009760 <__swsetup_r+0x30>
 8009750:	2209      	movs	r2, #9
 8009752:	602a      	str	r2, [r5, #0]
 8009754:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009758:	81a3      	strh	r3, [r4, #12]
 800975a:	f04f 30ff 	mov.w	r0, #4294967295
 800975e:	e033      	b.n	80097c8 <__swsetup_r+0x98>
 8009760:	0758      	lsls	r0, r3, #29
 8009762:	d512      	bpl.n	800978a <__swsetup_r+0x5a>
 8009764:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009766:	b141      	cbz	r1, 800977a <__swsetup_r+0x4a>
 8009768:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800976c:	4299      	cmp	r1, r3
 800976e:	d002      	beq.n	8009776 <__swsetup_r+0x46>
 8009770:	4628      	mov	r0, r5
 8009772:	f7ff f94f 	bl	8008a14 <_free_r>
 8009776:	2300      	movs	r3, #0
 8009778:	6363      	str	r3, [r4, #52]	@ 0x34
 800977a:	89a3      	ldrh	r3, [r4, #12]
 800977c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009780:	81a3      	strh	r3, [r4, #12]
 8009782:	2300      	movs	r3, #0
 8009784:	6063      	str	r3, [r4, #4]
 8009786:	6923      	ldr	r3, [r4, #16]
 8009788:	6023      	str	r3, [r4, #0]
 800978a:	89a3      	ldrh	r3, [r4, #12]
 800978c:	f043 0308 	orr.w	r3, r3, #8
 8009790:	81a3      	strh	r3, [r4, #12]
 8009792:	6923      	ldr	r3, [r4, #16]
 8009794:	b94b      	cbnz	r3, 80097aa <__swsetup_r+0x7a>
 8009796:	89a3      	ldrh	r3, [r4, #12]
 8009798:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800979c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80097a0:	d003      	beq.n	80097aa <__swsetup_r+0x7a>
 80097a2:	4621      	mov	r1, r4
 80097a4:	4628      	mov	r0, r5
 80097a6:	f000 f88b 	bl	80098c0 <__smakebuf_r>
 80097aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097ae:	f013 0201 	ands.w	r2, r3, #1
 80097b2:	d00a      	beq.n	80097ca <__swsetup_r+0x9a>
 80097b4:	2200      	movs	r2, #0
 80097b6:	60a2      	str	r2, [r4, #8]
 80097b8:	6962      	ldr	r2, [r4, #20]
 80097ba:	4252      	negs	r2, r2
 80097bc:	61a2      	str	r2, [r4, #24]
 80097be:	6922      	ldr	r2, [r4, #16]
 80097c0:	b942      	cbnz	r2, 80097d4 <__swsetup_r+0xa4>
 80097c2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80097c6:	d1c5      	bne.n	8009754 <__swsetup_r+0x24>
 80097c8:	bd38      	pop	{r3, r4, r5, pc}
 80097ca:	0799      	lsls	r1, r3, #30
 80097cc:	bf58      	it	pl
 80097ce:	6962      	ldrpl	r2, [r4, #20]
 80097d0:	60a2      	str	r2, [r4, #8]
 80097d2:	e7f4      	b.n	80097be <__swsetup_r+0x8e>
 80097d4:	2000      	movs	r0, #0
 80097d6:	e7f7      	b.n	80097c8 <__swsetup_r+0x98>
 80097d8:	20000058 	.word	0x20000058

080097dc <_raise_r>:
 80097dc:	291f      	cmp	r1, #31
 80097de:	b538      	push	{r3, r4, r5, lr}
 80097e0:	4605      	mov	r5, r0
 80097e2:	460c      	mov	r4, r1
 80097e4:	d904      	bls.n	80097f0 <_raise_r+0x14>
 80097e6:	2316      	movs	r3, #22
 80097e8:	6003      	str	r3, [r0, #0]
 80097ea:	f04f 30ff 	mov.w	r0, #4294967295
 80097ee:	bd38      	pop	{r3, r4, r5, pc}
 80097f0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80097f2:	b112      	cbz	r2, 80097fa <_raise_r+0x1e>
 80097f4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80097f8:	b94b      	cbnz	r3, 800980e <_raise_r+0x32>
 80097fa:	4628      	mov	r0, r5
 80097fc:	f000 f830 	bl	8009860 <_getpid_r>
 8009800:	4622      	mov	r2, r4
 8009802:	4601      	mov	r1, r0
 8009804:	4628      	mov	r0, r5
 8009806:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800980a:	f000 b817 	b.w	800983c <_kill_r>
 800980e:	2b01      	cmp	r3, #1
 8009810:	d00a      	beq.n	8009828 <_raise_r+0x4c>
 8009812:	1c59      	adds	r1, r3, #1
 8009814:	d103      	bne.n	800981e <_raise_r+0x42>
 8009816:	2316      	movs	r3, #22
 8009818:	6003      	str	r3, [r0, #0]
 800981a:	2001      	movs	r0, #1
 800981c:	e7e7      	b.n	80097ee <_raise_r+0x12>
 800981e:	2100      	movs	r1, #0
 8009820:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009824:	4620      	mov	r0, r4
 8009826:	4798      	blx	r3
 8009828:	2000      	movs	r0, #0
 800982a:	e7e0      	b.n	80097ee <_raise_r+0x12>

0800982c <raise>:
 800982c:	4b02      	ldr	r3, [pc, #8]	@ (8009838 <raise+0xc>)
 800982e:	4601      	mov	r1, r0
 8009830:	6818      	ldr	r0, [r3, #0]
 8009832:	f7ff bfd3 	b.w	80097dc <_raise_r>
 8009836:	bf00      	nop
 8009838:	20000058 	.word	0x20000058

0800983c <_kill_r>:
 800983c:	b538      	push	{r3, r4, r5, lr}
 800983e:	4d07      	ldr	r5, [pc, #28]	@ (800985c <_kill_r+0x20>)
 8009840:	2300      	movs	r3, #0
 8009842:	4604      	mov	r4, r0
 8009844:	4608      	mov	r0, r1
 8009846:	4611      	mov	r1, r2
 8009848:	602b      	str	r3, [r5, #0]
 800984a:	f7f9 fd1f 	bl	800328c <_kill>
 800984e:	1c43      	adds	r3, r0, #1
 8009850:	d102      	bne.n	8009858 <_kill_r+0x1c>
 8009852:	682b      	ldr	r3, [r5, #0]
 8009854:	b103      	cbz	r3, 8009858 <_kill_r+0x1c>
 8009856:	6023      	str	r3, [r4, #0]
 8009858:	bd38      	pop	{r3, r4, r5, pc}
 800985a:	bf00      	nop
 800985c:	200007f4 	.word	0x200007f4

08009860 <_getpid_r>:
 8009860:	f7f9 bd0c 	b.w	800327c <_getpid>

08009864 <_malloc_usable_size_r>:
 8009864:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009868:	1f18      	subs	r0, r3, #4
 800986a:	2b00      	cmp	r3, #0
 800986c:	bfbc      	itt	lt
 800986e:	580b      	ldrlt	r3, [r1, r0]
 8009870:	18c0      	addlt	r0, r0, r3
 8009872:	4770      	bx	lr

08009874 <__swhatbuf_r>:
 8009874:	b570      	push	{r4, r5, r6, lr}
 8009876:	460c      	mov	r4, r1
 8009878:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800987c:	2900      	cmp	r1, #0
 800987e:	b096      	sub	sp, #88	@ 0x58
 8009880:	4615      	mov	r5, r2
 8009882:	461e      	mov	r6, r3
 8009884:	da0d      	bge.n	80098a2 <__swhatbuf_r+0x2e>
 8009886:	89a3      	ldrh	r3, [r4, #12]
 8009888:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800988c:	f04f 0100 	mov.w	r1, #0
 8009890:	bf14      	ite	ne
 8009892:	2340      	movne	r3, #64	@ 0x40
 8009894:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009898:	2000      	movs	r0, #0
 800989a:	6031      	str	r1, [r6, #0]
 800989c:	602b      	str	r3, [r5, #0]
 800989e:	b016      	add	sp, #88	@ 0x58
 80098a0:	bd70      	pop	{r4, r5, r6, pc}
 80098a2:	466a      	mov	r2, sp
 80098a4:	f000 f848 	bl	8009938 <_fstat_r>
 80098a8:	2800      	cmp	r0, #0
 80098aa:	dbec      	blt.n	8009886 <__swhatbuf_r+0x12>
 80098ac:	9901      	ldr	r1, [sp, #4]
 80098ae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80098b2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80098b6:	4259      	negs	r1, r3
 80098b8:	4159      	adcs	r1, r3
 80098ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80098be:	e7eb      	b.n	8009898 <__swhatbuf_r+0x24>

080098c0 <__smakebuf_r>:
 80098c0:	898b      	ldrh	r3, [r1, #12]
 80098c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80098c4:	079d      	lsls	r5, r3, #30
 80098c6:	4606      	mov	r6, r0
 80098c8:	460c      	mov	r4, r1
 80098ca:	d507      	bpl.n	80098dc <__smakebuf_r+0x1c>
 80098cc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80098d0:	6023      	str	r3, [r4, #0]
 80098d2:	6123      	str	r3, [r4, #16]
 80098d4:	2301      	movs	r3, #1
 80098d6:	6163      	str	r3, [r4, #20]
 80098d8:	b003      	add	sp, #12
 80098da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80098dc:	ab01      	add	r3, sp, #4
 80098de:	466a      	mov	r2, sp
 80098e0:	f7ff ffc8 	bl	8009874 <__swhatbuf_r>
 80098e4:	9f00      	ldr	r7, [sp, #0]
 80098e6:	4605      	mov	r5, r0
 80098e8:	4639      	mov	r1, r7
 80098ea:	4630      	mov	r0, r6
 80098ec:	f7ff f906 	bl	8008afc <_malloc_r>
 80098f0:	b948      	cbnz	r0, 8009906 <__smakebuf_r+0x46>
 80098f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098f6:	059a      	lsls	r2, r3, #22
 80098f8:	d4ee      	bmi.n	80098d8 <__smakebuf_r+0x18>
 80098fa:	f023 0303 	bic.w	r3, r3, #3
 80098fe:	f043 0302 	orr.w	r3, r3, #2
 8009902:	81a3      	strh	r3, [r4, #12]
 8009904:	e7e2      	b.n	80098cc <__smakebuf_r+0xc>
 8009906:	89a3      	ldrh	r3, [r4, #12]
 8009908:	6020      	str	r0, [r4, #0]
 800990a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800990e:	81a3      	strh	r3, [r4, #12]
 8009910:	9b01      	ldr	r3, [sp, #4]
 8009912:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009916:	b15b      	cbz	r3, 8009930 <__smakebuf_r+0x70>
 8009918:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800991c:	4630      	mov	r0, r6
 800991e:	f000 f81d 	bl	800995c <_isatty_r>
 8009922:	b128      	cbz	r0, 8009930 <__smakebuf_r+0x70>
 8009924:	89a3      	ldrh	r3, [r4, #12]
 8009926:	f023 0303 	bic.w	r3, r3, #3
 800992a:	f043 0301 	orr.w	r3, r3, #1
 800992e:	81a3      	strh	r3, [r4, #12]
 8009930:	89a3      	ldrh	r3, [r4, #12]
 8009932:	431d      	orrs	r5, r3
 8009934:	81a5      	strh	r5, [r4, #12]
 8009936:	e7cf      	b.n	80098d8 <__smakebuf_r+0x18>

08009938 <_fstat_r>:
 8009938:	b538      	push	{r3, r4, r5, lr}
 800993a:	4d07      	ldr	r5, [pc, #28]	@ (8009958 <_fstat_r+0x20>)
 800993c:	2300      	movs	r3, #0
 800993e:	4604      	mov	r4, r0
 8009940:	4608      	mov	r0, r1
 8009942:	4611      	mov	r1, r2
 8009944:	602b      	str	r3, [r5, #0]
 8009946:	f7f9 fd01 	bl	800334c <_fstat>
 800994a:	1c43      	adds	r3, r0, #1
 800994c:	d102      	bne.n	8009954 <_fstat_r+0x1c>
 800994e:	682b      	ldr	r3, [r5, #0]
 8009950:	b103      	cbz	r3, 8009954 <_fstat_r+0x1c>
 8009952:	6023      	str	r3, [r4, #0]
 8009954:	bd38      	pop	{r3, r4, r5, pc}
 8009956:	bf00      	nop
 8009958:	200007f4 	.word	0x200007f4

0800995c <_isatty_r>:
 800995c:	b538      	push	{r3, r4, r5, lr}
 800995e:	4d06      	ldr	r5, [pc, #24]	@ (8009978 <_isatty_r+0x1c>)
 8009960:	2300      	movs	r3, #0
 8009962:	4604      	mov	r4, r0
 8009964:	4608      	mov	r0, r1
 8009966:	602b      	str	r3, [r5, #0]
 8009968:	f7f9 fd00 	bl	800336c <_isatty>
 800996c:	1c43      	adds	r3, r0, #1
 800996e:	d102      	bne.n	8009976 <_isatty_r+0x1a>
 8009970:	682b      	ldr	r3, [r5, #0]
 8009972:	b103      	cbz	r3, 8009976 <_isatty_r+0x1a>
 8009974:	6023      	str	r3, [r4, #0]
 8009976:	bd38      	pop	{r3, r4, r5, pc}
 8009978:	200007f4 	.word	0x200007f4

0800997c <sqrt>:
 800997c:	b538      	push	{r3, r4, r5, lr}
 800997e:	ed2d 8b02 	vpush	{d8}
 8009982:	ec55 4b10 	vmov	r4, r5, d0
 8009986:	f000 f825 	bl	80099d4 <__ieee754_sqrt>
 800998a:	4622      	mov	r2, r4
 800998c:	462b      	mov	r3, r5
 800998e:	4620      	mov	r0, r4
 8009990:	4629      	mov	r1, r5
 8009992:	eeb0 8a40 	vmov.f32	s16, s0
 8009996:	eef0 8a60 	vmov.f32	s17, s1
 800999a:	f7f7 f8bf 	bl	8000b1c <__aeabi_dcmpun>
 800999e:	b990      	cbnz	r0, 80099c6 <sqrt+0x4a>
 80099a0:	2200      	movs	r2, #0
 80099a2:	2300      	movs	r3, #0
 80099a4:	4620      	mov	r0, r4
 80099a6:	4629      	mov	r1, r5
 80099a8:	f7f7 f890 	bl	8000acc <__aeabi_dcmplt>
 80099ac:	b158      	cbz	r0, 80099c6 <sqrt+0x4a>
 80099ae:	f7fe ffe5 	bl	800897c <__errno>
 80099b2:	2321      	movs	r3, #33	@ 0x21
 80099b4:	6003      	str	r3, [r0, #0]
 80099b6:	2200      	movs	r2, #0
 80099b8:	2300      	movs	r3, #0
 80099ba:	4610      	mov	r0, r2
 80099bc:	4619      	mov	r1, r3
 80099be:	f7f6 ff3d 	bl	800083c <__aeabi_ddiv>
 80099c2:	ec41 0b18 	vmov	d8, r0, r1
 80099c6:	eeb0 0a48 	vmov.f32	s0, s16
 80099ca:	eef0 0a68 	vmov.f32	s1, s17
 80099ce:	ecbd 8b02 	vpop	{d8}
 80099d2:	bd38      	pop	{r3, r4, r5, pc}

080099d4 <__ieee754_sqrt>:
 80099d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099d8:	4a66      	ldr	r2, [pc, #408]	@ (8009b74 <__ieee754_sqrt+0x1a0>)
 80099da:	ec55 4b10 	vmov	r4, r5, d0
 80099de:	43aa      	bics	r2, r5
 80099e0:	462b      	mov	r3, r5
 80099e2:	4621      	mov	r1, r4
 80099e4:	d110      	bne.n	8009a08 <__ieee754_sqrt+0x34>
 80099e6:	4622      	mov	r2, r4
 80099e8:	4620      	mov	r0, r4
 80099ea:	4629      	mov	r1, r5
 80099ec:	f7f6 fdfc 	bl	80005e8 <__aeabi_dmul>
 80099f0:	4602      	mov	r2, r0
 80099f2:	460b      	mov	r3, r1
 80099f4:	4620      	mov	r0, r4
 80099f6:	4629      	mov	r1, r5
 80099f8:	f7f6 fc40 	bl	800027c <__adddf3>
 80099fc:	4604      	mov	r4, r0
 80099fe:	460d      	mov	r5, r1
 8009a00:	ec45 4b10 	vmov	d0, r4, r5
 8009a04:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a08:	2d00      	cmp	r5, #0
 8009a0a:	dc0e      	bgt.n	8009a2a <__ieee754_sqrt+0x56>
 8009a0c:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8009a10:	4322      	orrs	r2, r4
 8009a12:	d0f5      	beq.n	8009a00 <__ieee754_sqrt+0x2c>
 8009a14:	b19d      	cbz	r5, 8009a3e <__ieee754_sqrt+0x6a>
 8009a16:	4622      	mov	r2, r4
 8009a18:	4620      	mov	r0, r4
 8009a1a:	4629      	mov	r1, r5
 8009a1c:	f7f6 fc2c 	bl	8000278 <__aeabi_dsub>
 8009a20:	4602      	mov	r2, r0
 8009a22:	460b      	mov	r3, r1
 8009a24:	f7f6 ff0a 	bl	800083c <__aeabi_ddiv>
 8009a28:	e7e8      	b.n	80099fc <__ieee754_sqrt+0x28>
 8009a2a:	152a      	asrs	r2, r5, #20
 8009a2c:	d115      	bne.n	8009a5a <__ieee754_sqrt+0x86>
 8009a2e:	2000      	movs	r0, #0
 8009a30:	e009      	b.n	8009a46 <__ieee754_sqrt+0x72>
 8009a32:	0acb      	lsrs	r3, r1, #11
 8009a34:	3a15      	subs	r2, #21
 8009a36:	0549      	lsls	r1, r1, #21
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d0fa      	beq.n	8009a32 <__ieee754_sqrt+0x5e>
 8009a3c:	e7f7      	b.n	8009a2e <__ieee754_sqrt+0x5a>
 8009a3e:	462a      	mov	r2, r5
 8009a40:	e7fa      	b.n	8009a38 <__ieee754_sqrt+0x64>
 8009a42:	005b      	lsls	r3, r3, #1
 8009a44:	3001      	adds	r0, #1
 8009a46:	02dc      	lsls	r4, r3, #11
 8009a48:	d5fb      	bpl.n	8009a42 <__ieee754_sqrt+0x6e>
 8009a4a:	1e44      	subs	r4, r0, #1
 8009a4c:	1b12      	subs	r2, r2, r4
 8009a4e:	f1c0 0420 	rsb	r4, r0, #32
 8009a52:	fa21 f404 	lsr.w	r4, r1, r4
 8009a56:	4323      	orrs	r3, r4
 8009a58:	4081      	lsls	r1, r0
 8009a5a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009a5e:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8009a62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009a66:	07d2      	lsls	r2, r2, #31
 8009a68:	bf5c      	itt	pl
 8009a6a:	005b      	lslpl	r3, r3, #1
 8009a6c:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8009a70:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009a74:	bf58      	it	pl
 8009a76:	0049      	lslpl	r1, r1, #1
 8009a78:	2600      	movs	r6, #0
 8009a7a:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8009a7e:	107f      	asrs	r7, r7, #1
 8009a80:	0049      	lsls	r1, r1, #1
 8009a82:	2016      	movs	r0, #22
 8009a84:	4632      	mov	r2, r6
 8009a86:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8009a8a:	1915      	adds	r5, r2, r4
 8009a8c:	429d      	cmp	r5, r3
 8009a8e:	bfde      	ittt	le
 8009a90:	192a      	addle	r2, r5, r4
 8009a92:	1b5b      	suble	r3, r3, r5
 8009a94:	1936      	addle	r6, r6, r4
 8009a96:	0fcd      	lsrs	r5, r1, #31
 8009a98:	3801      	subs	r0, #1
 8009a9a:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8009a9e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009aa2:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8009aa6:	d1f0      	bne.n	8009a8a <__ieee754_sqrt+0xb6>
 8009aa8:	4605      	mov	r5, r0
 8009aaa:	2420      	movs	r4, #32
 8009aac:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8009ab0:	4293      	cmp	r3, r2
 8009ab2:	eb0c 0e00 	add.w	lr, ip, r0
 8009ab6:	dc02      	bgt.n	8009abe <__ieee754_sqrt+0xea>
 8009ab8:	d113      	bne.n	8009ae2 <__ieee754_sqrt+0x10e>
 8009aba:	458e      	cmp	lr, r1
 8009abc:	d811      	bhi.n	8009ae2 <__ieee754_sqrt+0x10e>
 8009abe:	f1be 0f00 	cmp.w	lr, #0
 8009ac2:	eb0e 000c 	add.w	r0, lr, ip
 8009ac6:	da3f      	bge.n	8009b48 <__ieee754_sqrt+0x174>
 8009ac8:	2800      	cmp	r0, #0
 8009aca:	db3d      	blt.n	8009b48 <__ieee754_sqrt+0x174>
 8009acc:	f102 0801 	add.w	r8, r2, #1
 8009ad0:	1a9b      	subs	r3, r3, r2
 8009ad2:	458e      	cmp	lr, r1
 8009ad4:	bf88      	it	hi
 8009ad6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8009ada:	eba1 010e 	sub.w	r1, r1, lr
 8009ade:	4465      	add	r5, ip
 8009ae0:	4642      	mov	r2, r8
 8009ae2:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8009ae6:	3c01      	subs	r4, #1
 8009ae8:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8009aec:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009af0:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8009af4:	d1dc      	bne.n	8009ab0 <__ieee754_sqrt+0xdc>
 8009af6:	4319      	orrs	r1, r3
 8009af8:	d01b      	beq.n	8009b32 <__ieee754_sqrt+0x15e>
 8009afa:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8009b78 <__ieee754_sqrt+0x1a4>
 8009afe:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8009b7c <__ieee754_sqrt+0x1a8>
 8009b02:	e9da 0100 	ldrd	r0, r1, [sl]
 8009b06:	e9db 2300 	ldrd	r2, r3, [fp]
 8009b0a:	f7f6 fbb5 	bl	8000278 <__aeabi_dsub>
 8009b0e:	e9da 8900 	ldrd	r8, r9, [sl]
 8009b12:	4602      	mov	r2, r0
 8009b14:	460b      	mov	r3, r1
 8009b16:	4640      	mov	r0, r8
 8009b18:	4649      	mov	r1, r9
 8009b1a:	f7f6 ffe1 	bl	8000ae0 <__aeabi_dcmple>
 8009b1e:	b140      	cbz	r0, 8009b32 <__ieee754_sqrt+0x15e>
 8009b20:	f1b5 3fff 	cmp.w	r5, #4294967295
 8009b24:	e9da 0100 	ldrd	r0, r1, [sl]
 8009b28:	e9db 2300 	ldrd	r2, r3, [fp]
 8009b2c:	d10e      	bne.n	8009b4c <__ieee754_sqrt+0x178>
 8009b2e:	3601      	adds	r6, #1
 8009b30:	4625      	mov	r5, r4
 8009b32:	1073      	asrs	r3, r6, #1
 8009b34:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8009b38:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8009b3c:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8009b40:	086b      	lsrs	r3, r5, #1
 8009b42:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8009b46:	e759      	b.n	80099fc <__ieee754_sqrt+0x28>
 8009b48:	4690      	mov	r8, r2
 8009b4a:	e7c1      	b.n	8009ad0 <__ieee754_sqrt+0xfc>
 8009b4c:	f7f6 fb96 	bl	800027c <__adddf3>
 8009b50:	e9da 8900 	ldrd	r8, r9, [sl]
 8009b54:	4602      	mov	r2, r0
 8009b56:	460b      	mov	r3, r1
 8009b58:	4640      	mov	r0, r8
 8009b5a:	4649      	mov	r1, r9
 8009b5c:	f7f6 ffb6 	bl	8000acc <__aeabi_dcmplt>
 8009b60:	b120      	cbz	r0, 8009b6c <__ieee754_sqrt+0x198>
 8009b62:	1cab      	adds	r3, r5, #2
 8009b64:	bf08      	it	eq
 8009b66:	3601      	addeq	r6, #1
 8009b68:	3502      	adds	r5, #2
 8009b6a:	e7e2      	b.n	8009b32 <__ieee754_sqrt+0x15e>
 8009b6c:	1c6b      	adds	r3, r5, #1
 8009b6e:	f023 0501 	bic.w	r5, r3, #1
 8009b72:	e7de      	b.n	8009b32 <__ieee754_sqrt+0x15e>
 8009b74:	7ff00000 	.word	0x7ff00000
 8009b78:	0800cd58 	.word	0x0800cd58
 8009b7c:	0800cd50 	.word	0x0800cd50

08009b80 <_init>:
 8009b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b82:	bf00      	nop
 8009b84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b86:	bc08      	pop	{r3}
 8009b88:	469e      	mov	lr, r3
 8009b8a:	4770      	bx	lr

08009b8c <_fini>:
 8009b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b8e:	bf00      	nop
 8009b90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b92:	bc08      	pop	{r3}
 8009b94:	469e      	mov	lr, r3
 8009b96:	4770      	bx	lr
