# UART_PROTOCOL
Implemented an 8-bit UART in Verilog with baud generator, TX/RX modules, and loopback verification. Synthesized in Vivado and achieved full timing closure for FPGA deployment.
