// Seed: 537786178
module module_0;
  assign id_1 = 1 ? 1 : 1;
  assign module_1.type_42 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input wire id_2
    , id_32,
    input uwire id_3,
    output tri0 id_4,
    input wor id_5,
    input tri0 id_6,
    output uwire id_7,
    output wand id_8,
    output supply0 id_9,
    input supply1 id_10,
    inout uwire id_11
    , id_33,
    input wand id_12,
    output wor id_13
    , id_34,
    output tri0 id_14,
    output wand id_15,
    output wire id_16,
    input tri0 id_17,
    input wand id_18,
    input tri id_19,
    input tri0 id_20,
    inout wire id_21,
    input logic id_22,
    input supply0 id_23,
    input uwire id_24,
    input wand id_25
    , id_35,
    input supply0 id_26,
    output logic id_27,
    output tri1 id_28,
    output tri id_29,
    output wor id_30
    , id_36
);
  wire id_37;
  assign id_15 = 1;
  nor primCall (
      id_11,
      id_12,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_3,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_5,
      id_6
  );
  wire id_38;
  module_0 modCall_1 ();
  always begin : LABEL_0
    id_27 <= id_22;
    $display;
  end
endmodule
