

================================================================
== Vitis HLS Report for 'projPos22'
================================================================
* Date:           Fri Jan  9 14:30:17 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.235 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                      |                            |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |               Instance               |           Module           |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_projPos22_Pipeline_projPos_fu_50  |projPos22_Pipeline_projPos  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|     1102|      883|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       48|     -|
|Register             |        -|      -|        6|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     1108|      933|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------+---------+----+------+-----+-----+
    |               Instance               |           Module           | BRAM_18K| DSP|  FF  | LUT | URAM|
    +--------------------------------------+----------------------------+---------+----+------+-----+-----+
    |grp_projPos22_Pipeline_projPos_fu_50  |projPos22_Pipeline_projPos  |        0|   0|  1102|  883|    0|
    +--------------------------------------+----------------------------+---------+----+------+-----+-----+
    |Total                                 |                            |        0|   0|  1102|  883|    0|
    +--------------------------------------+----------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |   8|          4|    1|          4|
    |ap_done                            |   8|          2|    1|          2|
    |nCols_assign_c_blk_n               |   8|          2|    1|          2|
    |primalInfeasBound_fifo_ub_i_write  |   8|          2|    1|          2|
    |primalInfeasRay_SVfifo_ub_i_read   |   8|          2|    1|          2|
    |real_start                         |   8|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  48|         14|    6|         14|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+---+----+-----+-----------+
    |                        Name                       | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                          |  3|   0|    3|          0|
    |ap_done_reg                                        |  1|   0|    1|          0|
    |grp_projPos22_Pipeline_projPos_fu_50_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                     |  1|   0|    1|          0|
    +---------------------------------------------------+---+----+-----+-----------+
    |Total                                              |  6|   0|    6|          0|
    +---------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------+-----+-----+------------+-----------------------------+--------------+
|                  RTL Ports                 | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                                      |   in|    1|  ap_ctrl_hs|                    projPos22|  return value|
|ap_rst                                      |   in|    1|  ap_ctrl_hs|                    projPos22|  return value|
|ap_start                                    |   in|    1|  ap_ctrl_hs|                    projPos22|  return value|
|start_full_n                                |   in|    1|  ap_ctrl_hs|                    projPos22|  return value|
|ap_done                                     |  out|    1|  ap_ctrl_hs|                    projPos22|  return value|
|ap_continue                                 |   in|    1|  ap_ctrl_hs|                    projPos22|  return value|
|ap_idle                                     |  out|    1|  ap_ctrl_hs|                    projPos22|  return value|
|ap_ready                                    |  out|    1|  ap_ctrl_hs|                    projPos22|  return value|
|start_out                                   |  out|    1|  ap_ctrl_hs|                    projPos22|  return value|
|start_write                                 |  out|    1|  ap_ctrl_hs|                    projPos22|  return value|
|primalInfeasRay_SVfifo_ub_i_dout            |   in|  512|     ap_fifo|  primalInfeasRay_SVfifo_ub_i|       pointer|
|primalInfeasRay_SVfifo_ub_i_num_data_valid  |   in|    3|     ap_fifo|  primalInfeasRay_SVfifo_ub_i|       pointer|
|primalInfeasRay_SVfifo_ub_i_fifo_cap        |   in|    3|     ap_fifo|  primalInfeasRay_SVfifo_ub_i|       pointer|
|primalInfeasRay_SVfifo_ub_i_empty_n         |   in|    1|     ap_fifo|  primalInfeasRay_SVfifo_ub_i|       pointer|
|primalInfeasRay_SVfifo_ub_i_read            |  out|    1|     ap_fifo|  primalInfeasRay_SVfifo_ub_i|       pointer|
|primalInfeasBound_fifo_ub_i_din             |  out|  512|     ap_fifo|  primalInfeasBound_fifo_ub_i|       pointer|
|primalInfeasBound_fifo_ub_i_num_data_valid  |   in|    3|     ap_fifo|  primalInfeasBound_fifo_ub_i|       pointer|
|primalInfeasBound_fifo_ub_i_fifo_cap        |   in|    3|     ap_fifo|  primalInfeasBound_fifo_ub_i|       pointer|
|primalInfeasBound_fifo_ub_i_full_n          |   in|    1|     ap_fifo|  primalInfeasBound_fifo_ub_i|       pointer|
|primalInfeasBound_fifo_ub_i_write           |  out|    1|     ap_fifo|  primalInfeasBound_fifo_ub_i|       pointer|
|p_read                                      |   in|   32|     ap_none|                       p_read|        scalar|
|nCols_assign_c_din                          |  out|   32|     ap_fifo|               nCols_assign_c|       pointer|
|nCols_assign_c_num_data_valid               |   in|    3|     ap_fifo|               nCols_assign_c|       pointer|
|nCols_assign_c_fifo_cap                     |   in|    3|     ap_fifo|               nCols_assign_c|       pointer|
|nCols_assign_c_full_n                       |   in|    1|     ap_fifo|               nCols_assign_c|       pointer|
|nCols_assign_c_write                        |  out|    1|     ap_fifo|               nCols_assign_c|       pointer|
+--------------------------------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.71>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%muxLogicCE_to_p_read_5 = muxlogic"   --->   Operation 4 'muxlogic' 'muxLogicCE_to_p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 5 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i32 %p_read_5"   --->   Operation 6 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.71ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %nCols_assign_c, i32 %p_read_5"   --->   Operation 7 'write' 'write_ln0' <Predicate = true> <Delay = 0.71> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 1.06>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 8 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [2/2] (1.06ns)   --->   "%call_ln0 = call void @projPos22_Pipeline_projPos, i32 %p_read_5, i512 %primalInfeasRay_SVfifo_ub_i, i512 %primalInfeasBound_fifo_ub_i"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 1.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nCols_assign_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasBound_fifo_ub_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasRay_SVfifo_ub_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @projPos22_Pipeline_projPos, i32 %p_read_5, i512 %primalInfeasRay_SVfifo_ub_i, i512 %primalInfeasBound_fifo_ub_i"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%ret_ln110 = ret" [./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 14 'ret' 'ret_ln110' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ primalInfeasRay_SVfifo_ub_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ primalInfeasBound_fifo_ub_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nCols_assign_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
muxLogicCE_to_p_read_5    (muxlogic     ) [ 0000]
p_read_5                  (read         ) [ 0011]
muxLogicData_to_write_ln0 (muxlogic     ) [ 0000]
write_ln0                 (write        ) [ 0000]
empty                     (wait         ) [ 0000]
specinterface_ln0         (specinterface) [ 0000]
specinterface_ln0         (specinterface) [ 0000]
specinterface_ln0         (specinterface) [ 0000]
call_ln0                  (call         ) [ 0000]
ret_ln110                 (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="primalInfeasRay_SVfifo_ub_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="primalInfeasRay_SVfifo_ub_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="primalInfeasBound_fifo_ub_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="primalInfeasBound_fifo_ub_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="nCols_assign_c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nCols_assign_c"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="projPos22_Pipeline_projPos"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="p_read_5_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="write_ln0_write_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="0" index="2" bw="32" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_projPos22_Pipeline_projPos_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="1"/>
<pin id="53" dir="0" index="2" bw="512" slack="0"/>
<pin id="54" dir="0" index="3" bw="512" slack="0"/>
<pin id="55" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="muxLogicCE_to_p_read_5_fu_59">
<pin_list>
<pin id="60" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_p_read_5/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="muxLogicData_to_write_ln0_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln0/1 "/>
</bind>
</comp>

<comp id="65" class="1005" name="p_read_5_reg_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="1"/>
<pin id="67" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="36" pin="2"/><net_sink comp="42" pin=2"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="64"><net_src comp="36" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="68"><net_src comp="36" pin="2"/><net_sink comp="65" pin=0"/></net>

<net id="69"><net_src comp="65" pin="1"/><net_sink comp="50" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: primalInfeasRay_SVfifo_ub_i | {}
	Port: primalInfeasBound_fifo_ub_i | {2 3 }
	Port: nCols_assign_c | {1 }
 - Input state : 
	Port: projPos22 : primalInfeasRay_SVfifo_ub_i | {2 3 }
	Port: projPos22 : p_read | {1 }
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|   call   | grp_projPos22_Pipeline_projPos_fu_50 |   568   |   783   |
|----------|--------------------------------------|---------|---------|
|   read   |          p_read_5_read_fu_36         |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   write  |         write_ln0_write_fu_42        |    0    |    0    |
|----------|--------------------------------------|---------|---------|
| muxlogic |     muxLogicCE_to_p_read_5_fu_59     |    0    |    0    |
|          |    muxLogicData_to_write_ln0_fu_61   |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |   568   |   783   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|p_read_5_reg_65|   32   |
+---------------+--------+
|     Total     |   32   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   568  |   783  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   32   |    -   |
+-----------+--------+--------+
|   Total   |   600  |   783  |
+-----------+--------+--------+
