// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pt_kernel0_inner_19 #(
    parameter C_S_AXI_CONTROL_DATA_WIDTH  = 32,
    parameter C_S_AXI_CONTROL_ADDR_WIDTH  = 6,
    parameter C_S_AXI_DATA_WIDTH          = 32,
    parameter C_S_AXI_CONTROL_WSTRB_WIDTH = 4,
    parameter C_S_AXI_WSTRB_WIDTH         = 4
) (
    output wire [(C_S_AXI_CONTROL_ADDR_WIDTH - 1):0] __rs_pt_s_axi_control_AWADDR,
    input wire                                       __rs_pt_s_axi_control_AWREADY,
    output wire                                      __rs_pt_s_axi_control_AWVALID,
    input wire                                       ap_clk,
    input wire                                       ap_rst_n,
    input wire  [(C_S_AXI_CONTROL_ADDR_WIDTH - 1):0] s_axi_control_AWADDR,
    output wire                                      s_axi_control_AWREADY,
    input wire                                       s_axi_control_AWVALID
);




__rs_pass_through #(
    .WIDTH (( ( C_S_AXI_CONTROL_ADDR_WIDTH - 1 ) - ( 0 ) + 1 ))
) __rs_pt_kernel0_inner_s_axi_control_AWADDR_inst /**   Generated by RapidStream   **/ (
    .din  (s_axi_control_AWADDR),
    .dout (__rs_pt_s_axi_control_AWADDR)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt_kernel0_inner_s_axi_control_AWREADY_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_s_axi_control_AWREADY),
    .dout (s_axi_control_AWREADY)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt_kernel0_inner_s_axi_control_AWVALID_inst /**   Generated by RapidStream   **/ (
    .din  (s_axi_control_AWVALID),
    .dout (__rs_pt_s_axi_control_AWVALID)
);

endmodule  // __rs_pt_kernel0_inner_19