$date
	Sat Oct 22 21:01:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#177144
b10110 !
1"
#177146
b10110 &
b10110 %
1$
#177147
0"
#177150
b1011 &
b1011 %
#177154
b100010 &
b100010 %
#177158
b10001 &
b10001 %
#177162
b110100 &
b110100 %
#177166
b11010 &
b11010 %
#177170
b1101 &
b1101 %
#177174
b101000 &
b101000 %
#177178
b10100 &
b10100 %
#177182
b1010 &
b1010 %
#177186
b101 &
b101 %
#177190
b10000 &
b10000 %
#177194
b1000 &
b1000 %
#177198
b100 &
b100 %
#177202
b10 &
b10 %
#177206
b1 &
1#
b1 %
#177210
b0 &
b0 %
0#
0$
#1117685
b1010 !
1"
#1117686
b1010 &
b1010 %
1$
#1117687
0"
#1117690
b101 &
b101 %
#1117694
b10000 &
b10000 %
#1117698
b1000 &
b1000 %
#1117702
b100 &
b100 %
#1117706
b10 &
b10 %
#1117710
b1 &
1#
b1 %
#1117714
b0 &
b0 %
0#
0$
#2127547
b10001 !
1"
#2127550
b10001 &
b10001 %
1$
#2127551
0"
#2127554
b110100 &
b110100 %
#2127558
b11010 &
b11010 %
#2127562
b1101 &
b1101 %
#2127566
b101000 &
b101000 %
#2127570
b10100 &
b10100 %
#2127574
b1010 &
b1010 %
#2127578
b101 &
b101 %
#2127582
b10000 &
b10000 %
#2127586
b1000 &
b1000 %
#2127590
b100 &
b100 %
#2127594
b10 &
b10 %
#2127598
b1 &
1#
b1 %
#2127602
b0 &
b0 %
0#
0$
#4500012
