
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000413c  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040413c  0040413c  0001413c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000046c  20400000  00404144  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000002c4  2040046c  004045b0  0002046c  2**2
                  ALLOC
  4 .stack        00002000  20400730  00404874  0002046c  2**0
                  ALLOC
  5 .heap         00000200  20402730  00406874  0002046c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002046c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  0002049a  2**0
                  CONTENTS, READONLY
  8 .debug_info   000153af  00000000  00000000  000204f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002d98  00000000  00000000  000358a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000560e  00000000  00000000  0003863a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000a18  00000000  00000000  0003dc48  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000009b0  00000000  00000000  0003e660  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000973b  00000000  00000000  0003f010  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000e2fe  00000000  00000000  0004874b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008f94b  00000000  00000000  00056a49  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002a8c  00000000  00000000  000e6394  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	30 27 40 20 4d 26 40 00 fd 26 40 00 fd 26 40 00     0'@ M&@..&@..&@.
  400010:	fd 26 40 00 fd 26 40 00 fd 26 40 00 00 00 00 00     .&@..&@..&@.....
	...
  40002c:	fd 26 40 00 fd 26 40 00 00 00 00 00 fd 26 40 00     .&@..&@......&@.
  40003c:	fd 26 40 00 fd 26 40 00 fd 26 40 00 fd 26 40 00     .&@..&@..&@..&@.
  40004c:	55 2c 40 00 fd 26 40 00 fd 26 40 00 fd 26 40 00     U,@..&@..&@..&@.
  40005c:	fd 26 40 00 fd 26 40 00 00 00 00 00 05 22 40 00     .&@..&@......"@.
  40006c:	1d 22 40 00 35 22 40 00 fd 26 40 00 fd 26 40 00     ."@.5"@..&@..&@.
  40007c:	fd 26 40 00 4d 22 40 00 65 22 40 00 fd 26 40 00     .&@.M"@.e"@..&@.
  40008c:	fd 26 40 00 fd 26 40 00 fd 26 40 00 fd 26 40 00     .&@..&@..&@..&@.
  40009c:	fd 26 40 00 fd 26 40 00 fd 26 40 00 fd 26 40 00     .&@..&@..&@..&@.
  4000ac:	fd 26 40 00 fd 26 40 00 fd 26 40 00 fd 26 40 00     .&@..&@..&@..&@.
  4000bc:	fd 26 40 00 fd 26 40 00 fd 26 40 00 fd 26 40 00     .&@..&@..&@..&@.
  4000cc:	fd 26 40 00 00 00 00 00 fd 26 40 00 00 00 00 00     .&@......&@.....
  4000dc:	fd 26 40 00 fd 26 40 00 fd 26 40 00 fd 26 40 00     .&@..&@..&@..&@.
  4000ec:	fd 26 40 00 fd 26 40 00 fd 26 40 00 fd 26 40 00     .&@..&@..&@..&@.
  4000fc:	fd 26 40 00 fd 26 40 00 fd 26 40 00 fd 26 40 00     .&@..&@..&@..&@.
  40010c:	fd 26 40 00 fd 26 40 00 00 00 00 00 00 00 00 00     .&@..&@.........
  40011c:	00 00 00 00 fd 26 40 00 fd 26 40 00 fd 26 40 00     .....&@..&@..&@.
  40012c:	fd 26 40 00 fd 26 40 00 00 00 00 00 fd 26 40 00     .&@..&@......&@.
  40013c:	fd 26 40 00                                         .&@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040046c 	.word	0x2040046c
  40015c:	00000000 	.word	0x00000000
  400160:	00404144 	.word	0x00404144

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00404144 	.word	0x00404144
  4001a0:	20400470 	.word	0x20400470
  4001a4:	00404144 	.word	0x00404144
  4001a8:	00000000 	.word	0x00000000

004001ac <rtt_init>:
 * \param us_prescaler Prescaler value for the RTT.
 *
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
  4001ac:	b480      	push	{r7}
  4001ae:	b083      	sub	sp, #12
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
  4001b4:	460b      	mov	r3, r1
  4001b6:	807b      	strh	r3, [r7, #2]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4001b8:	887a      	ldrh	r2, [r7, #2]
  4001ba:	4b07      	ldr	r3, [pc, #28]	; (4001d8 <rtt_init+0x2c>)
  4001bc:	681b      	ldr	r3, [r3, #0]
  4001be:	4313      	orrs	r3, r2
  4001c0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
  4001c4:	687b      	ldr	r3, [r7, #4]
  4001c6:	601a      	str	r2, [r3, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
  4001c8:	2300      	movs	r3, #0
}
  4001ca:	4618      	mov	r0, r3
  4001cc:	370c      	adds	r7, #12
  4001ce:	46bd      	mov	sp, r7
  4001d0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001d4:	4770      	bx	lr
  4001d6:	bf00      	nop
  4001d8:	20400488 	.word	0x20400488

004001dc <rtt_sel_source>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
  4001dc:	b480      	push	{r7}
  4001de:	b083      	sub	sp, #12
  4001e0:	af00      	add	r7, sp, #0
  4001e2:	6078      	str	r0, [r7, #4]
  4001e4:	460b      	mov	r3, r1
  4001e6:	70fb      	strb	r3, [r7, #3]
	if(is_rtc_sel) {
  4001e8:	78fb      	ldrb	r3, [r7, #3]
  4001ea:	2b00      	cmp	r3, #0
  4001ec:	d00d      	beq.n	40020a <rtt_sel_source+0x2e>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  4001ee:	4b10      	ldr	r3, [pc, #64]	; (400230 <rtt_sel_source+0x54>)
  4001f0:	681b      	ldr	r3, [r3, #0]
  4001f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4001f6:	4a0e      	ldr	r2, [pc, #56]	; (400230 <rtt_sel_source+0x54>)
  4001f8:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001fa:	687b      	ldr	r3, [r7, #4]
  4001fc:	681a      	ldr	r2, [r3, #0]
  4001fe:	4b0c      	ldr	r3, [pc, #48]	; (400230 <rtt_sel_source+0x54>)
  400200:	681b      	ldr	r3, [r3, #0]
  400202:	431a      	orrs	r2, r3
  400204:	687b      	ldr	r3, [r7, #4]
  400206:	601a      	str	r2, [r3, #0]
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	}
}
  400208:	e00c      	b.n	400224 <rtt_sel_source+0x48>
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  40020a:	4b09      	ldr	r3, [pc, #36]	; (400230 <rtt_sel_source+0x54>)
  40020c:	681b      	ldr	r3, [r3, #0]
  40020e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  400212:	4a07      	ldr	r2, [pc, #28]	; (400230 <rtt_sel_source+0x54>)
  400214:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  400216:	687b      	ldr	r3, [r7, #4]
  400218:	681a      	ldr	r2, [r3, #0]
  40021a:	4b05      	ldr	r3, [pc, #20]	; (400230 <rtt_sel_source+0x54>)
  40021c:	681b      	ldr	r3, [r3, #0]
  40021e:	431a      	orrs	r2, r3
  400220:	687b      	ldr	r3, [r7, #4]
  400222:	601a      	str	r2, [r3, #0]
}
  400224:	bf00      	nop
  400226:	370c      	adds	r7, #12
  400228:	46bd      	mov	sp, r7
  40022a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40022e:	4770      	bx	lr
  400230:	20400488 	.word	0x20400488

00400234 <rtt_enable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
  400234:	b480      	push	{r7}
  400236:	b085      	sub	sp, #20
  400238:	af00      	add	r7, sp, #0
  40023a:	6078      	str	r0, [r7, #4]
  40023c:	6039      	str	r1, [r7, #0]
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  40023e:	687b      	ldr	r3, [r7, #4]
  400240:	681b      	ldr	r3, [r3, #0]
  400242:	60fb      	str	r3, [r7, #12]
	temp |= ul_sources;
  400244:	68fa      	ldr	r2, [r7, #12]
  400246:	683b      	ldr	r3, [r7, #0]
  400248:	4313      	orrs	r3, r2
  40024a:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  40024c:	4b06      	ldr	r3, [pc, #24]	; (400268 <rtt_enable_interrupt+0x34>)
  40024e:	681b      	ldr	r3, [r3, #0]
  400250:	68fa      	ldr	r2, [r7, #12]
  400252:	4313      	orrs	r3, r2
  400254:	60fb      	str	r3, [r7, #12]
#endif
	p_rtt->RTT_MR = temp;
  400256:	687b      	ldr	r3, [r7, #4]
  400258:	68fa      	ldr	r2, [r7, #12]
  40025a:	601a      	str	r2, [r3, #0]
}
  40025c:	bf00      	nop
  40025e:	3714      	adds	r7, #20
  400260:	46bd      	mov	sp, r7
  400262:	f85d 7b04 	ldr.w	r7, [sp], #4
  400266:	4770      	bx	lr
  400268:	20400488 	.word	0x20400488

0040026c <rtt_disable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be disabled.
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
  40026c:	b480      	push	{r7}
  40026e:	b085      	sub	sp, #20
  400270:	af00      	add	r7, sp, #0
  400272:	6078      	str	r0, [r7, #4]
  400274:	6039      	str	r1, [r7, #0]
	uint32_t temp = 0;
  400276:	2300      	movs	r3, #0
  400278:	60fb      	str	r3, [r7, #12]

	temp = p_rtt->RTT_MR;
  40027a:	687b      	ldr	r3, [r7, #4]
  40027c:	681b      	ldr	r3, [r3, #0]
  40027e:	60fb      	str	r3, [r7, #12]
	temp &= (~ul_sources);
  400280:	683b      	ldr	r3, [r7, #0]
  400282:	43db      	mvns	r3, r3
  400284:	68fa      	ldr	r2, [r7, #12]
  400286:	4013      	ands	r3, r2
  400288:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  40028a:	4b07      	ldr	r3, [pc, #28]	; (4002a8 <rtt_disable_interrupt+0x3c>)
  40028c:	681b      	ldr	r3, [r3, #0]
  40028e:	68fa      	ldr	r2, [r7, #12]
  400290:	4313      	orrs	r3, r2
  400292:	60fb      	str	r3, [r7, #12]
#endif
	p_rtt->RTT_MR = temp;
  400294:	687b      	ldr	r3, [r7, #4]
  400296:	68fa      	ldr	r2, [r7, #12]
  400298:	601a      	str	r2, [r3, #0]
}
  40029a:	bf00      	nop
  40029c:	3714      	adds	r7, #20
  40029e:	46bd      	mov	sp, r7
  4002a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002a4:	4770      	bx	lr
  4002a6:	bf00      	nop
  4002a8:	20400488 	.word	0x20400488

004002ac <rtt_read_timer_value>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
  4002ac:	b480      	push	{r7}
  4002ae:	b085      	sub	sp, #20
  4002b0:	af00      	add	r7, sp, #0
  4002b2:	6078      	str	r0, [r7, #4]
	uint32_t rtt_val = p_rtt->RTT_VR;
  4002b4:	687b      	ldr	r3, [r7, #4]
  4002b6:	689b      	ldr	r3, [r3, #8]
  4002b8:	60fb      	str	r3, [r7, #12]

	while (rtt_val != p_rtt->RTT_VR) {
  4002ba:	e002      	b.n	4002c2 <rtt_read_timer_value+0x16>
		rtt_val = p_rtt->RTT_VR;
  4002bc:	687b      	ldr	r3, [r7, #4]
  4002be:	689b      	ldr	r3, [r3, #8]
  4002c0:	60fb      	str	r3, [r7, #12]
	while (rtt_val != p_rtt->RTT_VR) {
  4002c2:	687b      	ldr	r3, [r7, #4]
  4002c4:	689a      	ldr	r2, [r3, #8]
  4002c6:	68fb      	ldr	r3, [r7, #12]
  4002c8:	429a      	cmp	r2, r3
  4002ca:	d1f7      	bne.n	4002bc <rtt_read_timer_value+0x10>
	}

	return rtt_val;
  4002cc:	68fb      	ldr	r3, [r7, #12]
}
  4002ce:	4618      	mov	r0, r3
  4002d0:	3714      	adds	r7, #20
  4002d2:	46bd      	mov	sp, r7
  4002d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002d8:	4770      	bx	lr

004002da <rtt_get_status>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
  4002da:	b480      	push	{r7}
  4002dc:	b083      	sub	sp, #12
  4002de:	af00      	add	r7, sp, #0
  4002e0:	6078      	str	r0, [r7, #4]
	return p_rtt->RTT_SR;
  4002e2:	687b      	ldr	r3, [r7, #4]
  4002e4:	68db      	ldr	r3, [r3, #12]
}
  4002e6:	4618      	mov	r0, r3
  4002e8:	370c      	adds	r7, #12
  4002ea:	46bd      	mov	sp, r7
  4002ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002f0:	4770      	bx	lr
	...

004002f4 <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  4002f4:	b580      	push	{r7, lr}
  4002f6:	b084      	sub	sp, #16
  4002f8:	af00      	add	r7, sp, #0
  4002fa:	6078      	str	r0, [r7, #4]
  4002fc:	6039      	str	r1, [r7, #0]
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  4002fe:	687b      	ldr	r3, [r7, #4]
  400300:	681b      	ldr	r3, [r3, #0]
  400302:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  400306:	60fb      	str	r3, [r7, #12]

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  400308:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40030c:	480d      	ldr	r0, [pc, #52]	; (400344 <rtt_write_alarm_time+0x50>)
  40030e:	4b0e      	ldr	r3, [pc, #56]	; (400348 <rtt_write_alarm_time+0x54>)
  400310:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  400312:	683b      	ldr	r3, [r7, #0]
  400314:	2b00      	cmp	r3, #0
  400316:	d104      	bne.n	400322 <rtt_write_alarm_time+0x2e>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  400318:	687b      	ldr	r3, [r7, #4]
  40031a:	f04f 32ff 	mov.w	r2, #4294967295
  40031e:	605a      	str	r2, [r3, #4]
  400320:	e003      	b.n	40032a <rtt_write_alarm_time+0x36>
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
  400322:	683b      	ldr	r3, [r7, #0]
  400324:	1e5a      	subs	r2, r3, #1
  400326:	687b      	ldr	r3, [r7, #4]
  400328:	605a      	str	r2, [r3, #4]
	}

	if (flag) {
  40032a:	68fb      	ldr	r3, [r7, #12]
  40032c:	2b00      	cmp	r3, #0
  40032e:	d004      	beq.n	40033a <rtt_write_alarm_time+0x46>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  400330:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400334:	4803      	ldr	r0, [pc, #12]	; (400344 <rtt_write_alarm_time+0x50>)
  400336:	4b05      	ldr	r3, [pc, #20]	; (40034c <rtt_write_alarm_time+0x58>)
  400338:	4798      	blx	r3
	}

	return 0;
  40033a:	2300      	movs	r3, #0
}
  40033c:	4618      	mov	r0, r3
  40033e:	3710      	adds	r7, #16
  400340:	46bd      	mov	sp, r7
  400342:	bd80      	pop	{r7, pc}
  400344:	400e1830 	.word	0x400e1830
  400348:	0040026d 	.word	0x0040026d
  40034c:	00400235 	.word	0x00400235

00400350 <spi_get_peripheral_select_mode>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
  400350:	b480      	push	{r7}
  400352:	b083      	sub	sp, #12
  400354:	af00      	add	r7, sp, #0
  400356:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400358:	687b      	ldr	r3, [r7, #4]
  40035a:	685b      	ldr	r3, [r3, #4]
  40035c:	f003 0302 	and.w	r3, r3, #2
  400360:	2b00      	cmp	r3, #0
  400362:	d001      	beq.n	400368 <spi_get_peripheral_select_mode+0x18>
		return 1;
  400364:	2301      	movs	r3, #1
  400366:	e000      	b.n	40036a <spi_get_peripheral_select_mode+0x1a>
	} else {
		return 0;
  400368:	2300      	movs	r3, #0
	}
}
  40036a:	4618      	mov	r0, r3
  40036c:	370c      	adds	r7, #12
  40036e:	46bd      	mov	sp, r7
  400370:	f85d 7b04 	ldr.w	r7, [sp], #4
  400374:	4770      	bx	lr
	...

00400378 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  400378:	b580      	push	{r7, lr}
  40037a:	b082      	sub	sp, #8
  40037c:	af00      	add	r7, sp, #0
  40037e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  400380:	6878      	ldr	r0, [r7, #4]
  400382:	4b03      	ldr	r3, [pc, #12]	; (400390 <sysclk_enable_peripheral_clock+0x18>)
  400384:	4798      	blx	r3
}
  400386:	bf00      	nop
  400388:	3708      	adds	r7, #8
  40038a:	46bd      	mov	sp, r7
  40038c:	bd80      	pop	{r7, pc}
  40038e:	bf00      	nop
  400390:	00402541 	.word	0x00402541

00400394 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400394:	b580      	push	{r7, lr}
  400396:	b082      	sub	sp, #8
  400398:	af00      	add	r7, sp, #0
  40039a:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  40039c:	687b      	ldr	r3, [r7, #4]
  40039e:	4a09      	ldr	r2, [pc, #36]	; (4003c4 <spi_enable_clock+0x30>)
  4003a0:	4293      	cmp	r3, r2
  4003a2:	d103      	bne.n	4003ac <spi_enable_clock+0x18>
		sysclk_enable_peripheral_clock(ID_SPI0);
  4003a4:	2015      	movs	r0, #21
  4003a6:	4b08      	ldr	r3, [pc, #32]	; (4003c8 <spi_enable_clock+0x34>)
  4003a8:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4003aa:	e006      	b.n	4003ba <spi_enable_clock+0x26>
	else if (p_spi == SPI1) {
  4003ac:	687b      	ldr	r3, [r7, #4]
  4003ae:	4a07      	ldr	r2, [pc, #28]	; (4003cc <spi_enable_clock+0x38>)
  4003b0:	4293      	cmp	r3, r2
  4003b2:	d102      	bne.n	4003ba <spi_enable_clock+0x26>
		sysclk_enable_peripheral_clock(ID_SPI1);
  4003b4:	202a      	movs	r0, #42	; 0x2a
  4003b6:	4b04      	ldr	r3, [pc, #16]	; (4003c8 <spi_enable_clock+0x34>)
  4003b8:	4798      	blx	r3
}
  4003ba:	bf00      	nop
  4003bc:	3708      	adds	r7, #8
  4003be:	46bd      	mov	sp, r7
  4003c0:	bd80      	pop	{r7, pc}
  4003c2:	bf00      	nop
  4003c4:	40008000 	.word	0x40008000
  4003c8:	00400379 	.word	0x00400379
  4003cc:	40058000 	.word	0x40058000

004003d0 <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
  4003d0:	b480      	push	{r7}
  4003d2:	b083      	sub	sp, #12
  4003d4:	af00      	add	r7, sp, #0
  4003d6:	6078      	str	r0, [r7, #4]
  4003d8:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4003da:	687b      	ldr	r3, [r7, #4]
  4003dc:	685b      	ldr	r3, [r3, #4]
  4003de:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
  4003e2:	687b      	ldr	r3, [r7, #4]
  4003e4:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4003e6:	687b      	ldr	r3, [r7, #4]
  4003e8:	685a      	ldr	r2, [r3, #4]
  4003ea:	683b      	ldr	r3, [r7, #0]
  4003ec:	041b      	lsls	r3, r3, #16
  4003ee:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  4003f2:	431a      	orrs	r2, r3
  4003f4:	687b      	ldr	r3, [r7, #4]
  4003f6:	605a      	str	r2, [r3, #4]
}
  4003f8:	bf00      	nop
  4003fa:	370c      	adds	r7, #12
  4003fc:	46bd      	mov	sp, r7
  4003fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400402:	4770      	bx	lr

00400404 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400404:	b580      	push	{r7, lr}
  400406:	b084      	sub	sp, #16
  400408:	af00      	add	r7, sp, #0
  40040a:	6078      	str	r0, [r7, #4]
  40040c:	4608      	mov	r0, r1
  40040e:	4611      	mov	r1, r2
  400410:	461a      	mov	r2, r3
  400412:	4603      	mov	r3, r0
  400414:	807b      	strh	r3, [r7, #2]
  400416:	460b      	mov	r3, r1
  400418:	707b      	strb	r3, [r7, #1]
  40041a:	4613      	mov	r3, r2
  40041c:	703b      	strb	r3, [r7, #0]
	uint32_t timeout = SPI_TIMEOUT;
  40041e:	f643 2398 	movw	r3, #15000	; 0x3a98
  400422:	60fb      	str	r3, [r7, #12]
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400424:	e006      	b.n	400434 <spi_write+0x30>
		if (!timeout--) {
  400426:	68fb      	ldr	r3, [r7, #12]
  400428:	1e5a      	subs	r2, r3, #1
  40042a:	60fa      	str	r2, [r7, #12]
  40042c:	2b00      	cmp	r3, #0
  40042e:	d101      	bne.n	400434 <spi_write+0x30>
			return SPI_ERROR_TIMEOUT;
  400430:	2301      	movs	r3, #1
  400432:	e020      	b.n	400476 <spi_write+0x72>
	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400434:	687b      	ldr	r3, [r7, #4]
  400436:	691b      	ldr	r3, [r3, #16]
  400438:	f003 0302 	and.w	r3, r3, #2
  40043c:	2b00      	cmp	r3, #0
  40043e:	d0f2      	beq.n	400426 <spi_write+0x22>
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400440:	6878      	ldr	r0, [r7, #4]
  400442:	4b0f      	ldr	r3, [pc, #60]	; (400480 <spi_write+0x7c>)
  400444:	4798      	blx	r3
  400446:	4603      	mov	r3, r0
  400448:	2b00      	cmp	r3, #0
  40044a:	d00e      	beq.n	40046a <spi_write+0x66>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40044c:	887a      	ldrh	r2, [r7, #2]
  40044e:	787b      	ldrb	r3, [r7, #1]
  400450:	041b      	lsls	r3, r3, #16
  400452:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  400456:	4313      	orrs	r3, r2
  400458:	60bb      	str	r3, [r7, #8]
		if (uc_last) {
  40045a:	783b      	ldrb	r3, [r7, #0]
  40045c:	2b00      	cmp	r3, #0
  40045e:	d006      	beq.n	40046e <spi_write+0x6a>
			value |= SPI_TDR_LASTXFER;
  400460:	68bb      	ldr	r3, [r7, #8]
  400462:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  400466:	60bb      	str	r3, [r7, #8]
  400468:	e001      	b.n	40046e <spi_write+0x6a>
		}
	} else {
		value = SPI_TDR_TD(us_data);
  40046a:	887b      	ldrh	r3, [r7, #2]
  40046c:	60bb      	str	r3, [r7, #8]
	}

	p_spi->SPI_TDR = value;
  40046e:	687b      	ldr	r3, [r7, #4]
  400470:	68ba      	ldr	r2, [r7, #8]
  400472:	60da      	str	r2, [r3, #12]

	return SPI_OK;
  400474:	2300      	movs	r3, #0
}
  400476:	4618      	mov	r0, r3
  400478:	3710      	adds	r7, #16
  40047a:	46bd      	mov	sp, r7
  40047c:	bd80      	pop	{r7, pc}
  40047e:	bf00      	nop
  400480:	00400351 	.word	0x00400351

00400484 <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
  400484:	b480      	push	{r7}
  400486:	b085      	sub	sp, #20
  400488:	af00      	add	r7, sp, #0
  40048a:	60f8      	str	r0, [r7, #12]
  40048c:	60b9      	str	r1, [r7, #8]
  40048e:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
  400490:	687b      	ldr	r3, [r7, #4]
  400492:	2b00      	cmp	r3, #0
  400494:	d00c      	beq.n	4004b0 <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400496:	68fb      	ldr	r3, [r7, #12]
  400498:	68ba      	ldr	r2, [r7, #8]
  40049a:	320c      	adds	r2, #12
  40049c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4004a0:	f043 0101 	orr.w	r1, r3, #1
  4004a4:	68fb      	ldr	r3, [r7, #12]
  4004a6:	68ba      	ldr	r2, [r7, #8]
  4004a8:	320c      	adds	r2, #12
  4004aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
	}
}
  4004ae:	e00b      	b.n	4004c8 <spi_set_clock_polarity+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4004b0:	68fb      	ldr	r3, [r7, #12]
  4004b2:	68ba      	ldr	r2, [r7, #8]
  4004b4:	320c      	adds	r2, #12
  4004b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4004ba:	f023 0101 	bic.w	r1, r3, #1
  4004be:	68fb      	ldr	r3, [r7, #12]
  4004c0:	68ba      	ldr	r2, [r7, #8]
  4004c2:	320c      	adds	r2, #12
  4004c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4004c8:	bf00      	nop
  4004ca:	3714      	adds	r7, #20
  4004cc:	46bd      	mov	sp, r7
  4004ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004d2:	4770      	bx	lr

004004d4 <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
  4004d4:	b480      	push	{r7}
  4004d6:	b085      	sub	sp, #20
  4004d8:	af00      	add	r7, sp, #0
  4004da:	60f8      	str	r0, [r7, #12]
  4004dc:	60b9      	str	r1, [r7, #8]
  4004de:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
  4004e0:	687b      	ldr	r3, [r7, #4]
  4004e2:	2b00      	cmp	r3, #0
  4004e4:	d00c      	beq.n	400500 <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4004e6:	68fb      	ldr	r3, [r7, #12]
  4004e8:	68ba      	ldr	r2, [r7, #8]
  4004ea:	320c      	adds	r2, #12
  4004ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4004f0:	f043 0102 	orr.w	r1, r3, #2
  4004f4:	68fb      	ldr	r3, [r7, #12]
  4004f6:	68ba      	ldr	r2, [r7, #8]
  4004f8:	320c      	adds	r2, #12
  4004fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
	}
}
  4004fe:	e00b      	b.n	400518 <spi_set_clock_phase+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400500:	68fb      	ldr	r3, [r7, #12]
  400502:	68ba      	ldr	r2, [r7, #8]
  400504:	320c      	adds	r2, #12
  400506:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40050a:	f023 0102 	bic.w	r1, r3, #2
  40050e:	68fb      	ldr	r3, [r7, #12]
  400510:	68ba      	ldr	r2, [r7, #8]
  400512:	320c      	adds	r2, #12
  400514:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400518:	bf00      	nop
  40051a:	3714      	adds	r7, #20
  40051c:	46bd      	mov	sp, r7
  40051e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400522:	4770      	bx	lr

00400524 <spi_configure_cs_behavior>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
  400524:	b480      	push	{r7}
  400526:	b085      	sub	sp, #20
  400528:	af00      	add	r7, sp, #0
  40052a:	60f8      	str	r0, [r7, #12]
  40052c:	60b9      	str	r1, [r7, #8]
  40052e:	607a      	str	r2, [r7, #4]
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400530:	687b      	ldr	r3, [r7, #4]
  400532:	2b04      	cmp	r3, #4
  400534:	d118      	bne.n	400568 <spi_configure_cs_behavior+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400536:	68fb      	ldr	r3, [r7, #12]
  400538:	68ba      	ldr	r2, [r7, #8]
  40053a:	320c      	adds	r2, #12
  40053c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400540:	f023 0108 	bic.w	r1, r3, #8
  400544:	68fb      	ldr	r3, [r7, #12]
  400546:	68ba      	ldr	r2, [r7, #8]
  400548:	320c      	adds	r2, #12
  40054a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  40054e:	68fb      	ldr	r3, [r7, #12]
  400550:	68ba      	ldr	r2, [r7, #8]
  400552:	320c      	adds	r2, #12
  400554:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400558:	f043 0104 	orr.w	r1, r3, #4
  40055c:	68fb      	ldr	r3, [r7, #12]
  40055e:	68ba      	ldr	r2, [r7, #8]
  400560:	320c      	adds	r2, #12
  400562:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
	}
}
  400566:	e02a      	b.n	4005be <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400568:	687b      	ldr	r3, [r7, #4]
  40056a:	2b00      	cmp	r3, #0
  40056c:	d118      	bne.n	4005a0 <spi_configure_cs_behavior+0x7c>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40056e:	68fb      	ldr	r3, [r7, #12]
  400570:	68ba      	ldr	r2, [r7, #8]
  400572:	320c      	adds	r2, #12
  400574:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400578:	f023 0108 	bic.w	r1, r3, #8
  40057c:	68fb      	ldr	r3, [r7, #12]
  40057e:	68ba      	ldr	r2, [r7, #8]
  400580:	320c      	adds	r2, #12
  400582:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400586:	68fb      	ldr	r3, [r7, #12]
  400588:	68ba      	ldr	r2, [r7, #8]
  40058a:	320c      	adds	r2, #12
  40058c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400590:	f023 0104 	bic.w	r1, r3, #4
  400594:	68fb      	ldr	r3, [r7, #12]
  400596:	68ba      	ldr	r2, [r7, #8]
  400598:	320c      	adds	r2, #12
  40059a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  40059e:	e00e      	b.n	4005be <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4005a0:	687b      	ldr	r3, [r7, #4]
  4005a2:	2b08      	cmp	r3, #8
  4005a4:	d10b      	bne.n	4005be <spi_configure_cs_behavior+0x9a>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  4005a6:	68fb      	ldr	r3, [r7, #12]
  4005a8:	68ba      	ldr	r2, [r7, #8]
  4005aa:	320c      	adds	r2, #12
  4005ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4005b0:	f043 0108 	orr.w	r1, r3, #8
  4005b4:	68fb      	ldr	r3, [r7, #12]
  4005b6:	68ba      	ldr	r2, [r7, #8]
  4005b8:	320c      	adds	r2, #12
  4005ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4005be:	bf00      	nop
  4005c0:	3714      	adds	r7, #20
  4005c2:	46bd      	mov	sp, r7
  4005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005c8:	4770      	bx	lr

004005ca <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4005ca:	b480      	push	{r7}
  4005cc:	b085      	sub	sp, #20
  4005ce:	af00      	add	r7, sp, #0
  4005d0:	60f8      	str	r0, [r7, #12]
  4005d2:	60b9      	str	r1, [r7, #8]
  4005d4:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4005d6:	68fb      	ldr	r3, [r7, #12]
  4005d8:	68ba      	ldr	r2, [r7, #8]
  4005da:	320c      	adds	r2, #12
  4005dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4005e0:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
  4005e4:	68fb      	ldr	r3, [r7, #12]
  4005e6:	68ba      	ldr	r2, [r7, #8]
  4005e8:	320c      	adds	r2, #12
  4005ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4005ee:	68fb      	ldr	r3, [r7, #12]
  4005f0:	68ba      	ldr	r2, [r7, #8]
  4005f2:	320c      	adds	r2, #12
  4005f4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4005f8:	687b      	ldr	r3, [r7, #4]
  4005fa:	ea42 0103 	orr.w	r1, r2, r3
  4005fe:	68fb      	ldr	r3, [r7, #12]
  400600:	68ba      	ldr	r2, [r7, #8]
  400602:	320c      	adds	r2, #12
  400604:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400608:	bf00      	nop
  40060a:	3714      	adds	r7, #20
  40060c:	46bd      	mov	sp, r7
  40060e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400612:	4770      	bx	lr

00400614 <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  400614:	b480      	push	{r7}
  400616:	b085      	sub	sp, #20
  400618:	af00      	add	r7, sp, #0
  40061a:	6078      	str	r0, [r7, #4]
  40061c:	6039      	str	r1, [r7, #0]
	int baud_div = div_ceil(mck, baudrate);
  40061e:	683a      	ldr	r2, [r7, #0]
  400620:	687b      	ldr	r3, [r7, #4]
  400622:	4413      	add	r3, r2
  400624:	1e5a      	subs	r2, r3, #1
  400626:	687b      	ldr	r3, [r7, #4]
  400628:	fbb2 f3f3 	udiv	r3, r2, r3
  40062c:	60fb      	str	r3, [r7, #12]

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  40062e:	68fb      	ldr	r3, [r7, #12]
  400630:	2b00      	cmp	r3, #0
  400632:	dd02      	ble.n	40063a <spi_calc_baudrate_div+0x26>
  400634:	68fb      	ldr	r3, [r7, #12]
  400636:	2bff      	cmp	r3, #255	; 0xff
  400638:	dd02      	ble.n	400640 <spi_calc_baudrate_div+0x2c>
		return -1;
  40063a:	f04f 33ff 	mov.w	r3, #4294967295
  40063e:	e001      	b.n	400644 <spi_calc_baudrate_div+0x30>
	}

	return baud_div;
  400640:	68fb      	ldr	r3, [r7, #12]
  400642:	b21b      	sxth	r3, r3
}
  400644:	4618      	mov	r0, r3
  400646:	3714      	adds	r7, #20
  400648:	46bd      	mov	sp, r7
  40064a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40064e:	4770      	bx	lr

00400650 <spi_set_baudrate_div>:
 * \retval is 0 Success.
 * \retval is -1 Error.
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  400650:	b480      	push	{r7}
  400652:	b085      	sub	sp, #20
  400654:	af00      	add	r7, sp, #0
  400656:	60f8      	str	r0, [r7, #12]
  400658:	60b9      	str	r1, [r7, #8]
  40065a:	4613      	mov	r3, r2
  40065c:	71fb      	strb	r3, [r7, #7]
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  40065e:	79fb      	ldrb	r3, [r7, #7]
  400660:	2b00      	cmp	r3, #0
  400662:	d102      	bne.n	40066a <spi_set_baudrate_div+0x1a>
        return -1;
  400664:	f04f 33ff 	mov.w	r3, #4294967295
  400668:	e01b      	b.n	4006a2 <spi_set_baudrate_div+0x52>

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40066a:	68fb      	ldr	r3, [r7, #12]
  40066c:	68ba      	ldr	r2, [r7, #8]
  40066e:	320c      	adds	r2, #12
  400670:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400674:	f423 417f 	bic.w	r1, r3, #65280	; 0xff00
  400678:	68fb      	ldr	r3, [r7, #12]
  40067a:	68ba      	ldr	r2, [r7, #8]
  40067c:	320c      	adds	r2, #12
  40067e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  400682:	68fb      	ldr	r3, [r7, #12]
  400684:	68ba      	ldr	r2, [r7, #8]
  400686:	320c      	adds	r2, #12
  400688:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  40068c:	79fb      	ldrb	r3, [r7, #7]
  40068e:	021b      	lsls	r3, r3, #8
  400690:	b29b      	uxth	r3, r3
  400692:	ea42 0103 	orr.w	r1, r2, r3
  400696:	68fb      	ldr	r3, [r7, #12]
  400698:	68ba      	ldr	r2, [r7, #8]
  40069a:	320c      	adds	r2, #12
  40069c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return 0;
  4006a0:	2300      	movs	r3, #0
}
  4006a2:	4618      	mov	r0, r3
  4006a4:	3714      	adds	r7, #20
  4006a6:	46bd      	mov	sp, r7
  4006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006ac:	4770      	bx	lr
	...

004006b0 <gfx_mono_set_framebuffer>:
	uint8_t framebuffer[FRAMEBUFFER_SIZE];
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
  4006b0:	b480      	push	{r7}
  4006b2:	b083      	sub	sp, #12
  4006b4:	af00      	add	r7, sp, #0
  4006b6:	6078      	str	r0, [r7, #4]
	fbpointer = framebuffer;
  4006b8:	4a04      	ldr	r2, [pc, #16]	; (4006cc <gfx_mono_set_framebuffer+0x1c>)
  4006ba:	687b      	ldr	r3, [r7, #4]
  4006bc:	6013      	str	r3, [r2, #0]
}
  4006be:	bf00      	nop
  4006c0:	370c      	adds	r7, #12
  4006c2:	46bd      	mov	sp, r7
  4006c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006c8:	4770      	bx	lr
  4006ca:	bf00      	nop
  4006cc:	2040048c 	.word	0x2040048c

004006d0 <gfx_mono_framebuffer_put_byte>:
	gfx_mono_framebuffer_put_byte(0, 0, 0xFF);
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
  4006d0:	b480      	push	{r7}
  4006d2:	b083      	sub	sp, #12
  4006d4:	af00      	add	r7, sp, #0
  4006d6:	4603      	mov	r3, r0
  4006d8:	71fb      	strb	r3, [r7, #7]
  4006da:	460b      	mov	r3, r1
  4006dc:	71bb      	strb	r3, [r7, #6]
  4006de:	4613      	mov	r3, r2
  4006e0:	717b      	strb	r3, [r7, #5]
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  4006e2:	4b08      	ldr	r3, [pc, #32]	; (400704 <gfx_mono_framebuffer_put_byte+0x34>)
  4006e4:	681a      	ldr	r2, [r3, #0]
  4006e6:	79fb      	ldrb	r3, [r7, #7]
  4006e8:	01db      	lsls	r3, r3, #7
  4006ea:	4619      	mov	r1, r3
  4006ec:	79bb      	ldrb	r3, [r7, #6]
  4006ee:	440b      	add	r3, r1
  4006f0:	4413      	add	r3, r2
  4006f2:	797a      	ldrb	r2, [r7, #5]
  4006f4:	701a      	strb	r2, [r3, #0]
}
  4006f6:	bf00      	nop
  4006f8:	370c      	adds	r7, #12
  4006fa:	46bd      	mov	sp, r7
  4006fc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400700:	4770      	bx	lr
  400702:	bf00      	nop
  400704:	2040048c 	.word	0x2040048c

00400708 <gfx_mono_framebuffer_get_byte>:
 * \code
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
  400708:	b480      	push	{r7}
  40070a:	b083      	sub	sp, #12
  40070c:	af00      	add	r7, sp, #0
  40070e:	4603      	mov	r3, r0
  400710:	460a      	mov	r2, r1
  400712:	71fb      	strb	r3, [r7, #7]
  400714:	4613      	mov	r3, r2
  400716:	71bb      	strb	r3, [r7, #6]
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400718:	4b07      	ldr	r3, [pc, #28]	; (400738 <gfx_mono_framebuffer_get_byte+0x30>)
  40071a:	681a      	ldr	r2, [r3, #0]
  40071c:	79fb      	ldrb	r3, [r7, #7]
  40071e:	01db      	lsls	r3, r3, #7
  400720:	4619      	mov	r1, r3
  400722:	79bb      	ldrb	r3, [r7, #6]
  400724:	440b      	add	r3, r1
  400726:	4413      	add	r3, r2
  400728:	781b      	ldrb	r3, [r3, #0]
}
  40072a:	4618      	mov	r0, r3
  40072c:	370c      	adds	r7, #12
  40072e:	46bd      	mov	sp, r7
  400730:	f85d 7b04 	ldr.w	r7, [sp], #4
  400734:	4770      	bx	lr
  400736:	bf00      	nop
  400738:	2040048c 	.word	0x2040048c

0040073c <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  40073c:	b590      	push	{r4, r7, lr}
  40073e:	b085      	sub	sp, #20
  400740:	af00      	add	r7, sp, #0
  400742:	4604      	mov	r4, r0
  400744:	4608      	mov	r0, r1
  400746:	4611      	mov	r1, r2
  400748:	461a      	mov	r2, r3
  40074a:	4623      	mov	r3, r4
  40074c:	71fb      	strb	r3, [r7, #7]
  40074e:	4603      	mov	r3, r0
  400750:	71bb      	strb	r3, [r7, #6]
  400752:	460b      	mov	r3, r1
  400754:	717b      	strb	r3, [r7, #5]
  400756:	4613      	mov	r3, r2
  400758:	713b      	strb	r3, [r7, #4]
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  40075a:	79fa      	ldrb	r2, [r7, #7]
  40075c:	797b      	ldrb	r3, [r7, #5]
  40075e:	4413      	add	r3, r2
  400760:	2b80      	cmp	r3, #128	; 0x80
  400762:	dd06      	ble.n	400772 <gfx_mono_generic_draw_horizontal_line+0x36>
		length = GFX_MONO_LCD_WIDTH - x;
  400764:	79fb      	ldrb	r3, [r7, #7]
  400766:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
  40076a:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
  40076e:	3380      	adds	r3, #128	; 0x80
  400770:	717b      	strb	r3, [r7, #5]
	}

	page = y / 8;
  400772:	79bb      	ldrb	r3, [r7, #6]
  400774:	08db      	lsrs	r3, r3, #3
  400776:	73fb      	strb	r3, [r7, #15]
	pixelmask = (1 << (y - (page * 8)));
  400778:	79ba      	ldrb	r2, [r7, #6]
  40077a:	7bfb      	ldrb	r3, [r7, #15]
  40077c:	00db      	lsls	r3, r3, #3
  40077e:	1ad3      	subs	r3, r2, r3
  400780:	2201      	movs	r2, #1
  400782:	fa02 f303 	lsl.w	r3, r2, r3
  400786:	73bb      	strb	r3, [r7, #14]

	if (length == 0) {
  400788:	797b      	ldrb	r3, [r7, #5]
  40078a:	2b00      	cmp	r3, #0
  40078c:	d066      	beq.n	40085c <gfx_mono_generic_draw_horizontal_line+0x120>
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  40078e:	793b      	ldrb	r3, [r7, #4]
  400790:	2b01      	cmp	r3, #1
  400792:	d01c      	beq.n	4007ce <gfx_mono_generic_draw_horizontal_line+0x92>
  400794:	2b02      	cmp	r3, #2
  400796:	d05b      	beq.n	400850 <gfx_mono_generic_draw_horizontal_line+0x114>
  400798:	2b00      	cmp	r3, #0
  40079a:	d03b      	beq.n	400814 <gfx_mono_generic_draw_horizontal_line+0xd8>
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	default:
		break;
  40079c:	e05f      	b.n	40085e <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  40079e:	79fa      	ldrb	r2, [r7, #7]
  4007a0:	797b      	ldrb	r3, [r7, #5]
  4007a2:	4413      	add	r3, r2
  4007a4:	b2da      	uxtb	r2, r3
  4007a6:	7bfb      	ldrb	r3, [r7, #15]
  4007a8:	4611      	mov	r1, r2
  4007aa:	4618      	mov	r0, r3
  4007ac:	4b2d      	ldr	r3, [pc, #180]	; (400864 <gfx_mono_generic_draw_horizontal_line+0x128>)
  4007ae:	4798      	blx	r3
  4007b0:	4603      	mov	r3, r0
  4007b2:	737b      	strb	r3, [r7, #13]
			temp |= pixelmask;
  4007b4:	7b7a      	ldrb	r2, [r7, #13]
  4007b6:	7bbb      	ldrb	r3, [r7, #14]
  4007b8:	4313      	orrs	r3, r2
  4007ba:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  4007bc:	79fa      	ldrb	r2, [r7, #7]
  4007be:	797b      	ldrb	r3, [r7, #5]
  4007c0:	4413      	add	r3, r2
  4007c2:	b2d9      	uxtb	r1, r3
  4007c4:	7b7a      	ldrb	r2, [r7, #13]
  4007c6:	7bf8      	ldrb	r0, [r7, #15]
  4007c8:	2300      	movs	r3, #0
  4007ca:	4c27      	ldr	r4, [pc, #156]	; (400868 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  4007cc:	47a0      	blx	r4
		while (length-- > 0) {
  4007ce:	797b      	ldrb	r3, [r7, #5]
  4007d0:	1e5a      	subs	r2, r3, #1
  4007d2:	717a      	strb	r2, [r7, #5]
  4007d4:	2b00      	cmp	r3, #0
  4007d6:	d1e2      	bne.n	40079e <gfx_mono_generic_draw_horizontal_line+0x62>
		break;
  4007d8:	e041      	b.n	40085e <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  4007da:	79fa      	ldrb	r2, [r7, #7]
  4007dc:	797b      	ldrb	r3, [r7, #5]
  4007de:	4413      	add	r3, r2
  4007e0:	b2da      	uxtb	r2, r3
  4007e2:	7bfb      	ldrb	r3, [r7, #15]
  4007e4:	4611      	mov	r1, r2
  4007e6:	4618      	mov	r0, r3
  4007e8:	4b1e      	ldr	r3, [pc, #120]	; (400864 <gfx_mono_generic_draw_horizontal_line+0x128>)
  4007ea:	4798      	blx	r3
  4007ec:	4603      	mov	r3, r0
  4007ee:	737b      	strb	r3, [r7, #13]
			temp &= ~pixelmask;
  4007f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
  4007f4:	43db      	mvns	r3, r3
  4007f6:	b25a      	sxtb	r2, r3
  4007f8:	f997 300d 	ldrsb.w	r3, [r7, #13]
  4007fc:	4013      	ands	r3, r2
  4007fe:	b25b      	sxtb	r3, r3
  400800:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  400802:	79fa      	ldrb	r2, [r7, #7]
  400804:	797b      	ldrb	r3, [r7, #5]
  400806:	4413      	add	r3, r2
  400808:	b2d9      	uxtb	r1, r3
  40080a:	7b7a      	ldrb	r2, [r7, #13]
  40080c:	7bf8      	ldrb	r0, [r7, #15]
  40080e:	2300      	movs	r3, #0
  400810:	4c15      	ldr	r4, [pc, #84]	; (400868 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  400812:	47a0      	blx	r4
		while (length-- > 0) {
  400814:	797b      	ldrb	r3, [r7, #5]
  400816:	1e5a      	subs	r2, r3, #1
  400818:	717a      	strb	r2, [r7, #5]
  40081a:	2b00      	cmp	r3, #0
  40081c:	d1dd      	bne.n	4007da <gfx_mono_generic_draw_horizontal_line+0x9e>
		break;
  40081e:	e01e      	b.n	40085e <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  400820:	79fa      	ldrb	r2, [r7, #7]
  400822:	797b      	ldrb	r3, [r7, #5]
  400824:	4413      	add	r3, r2
  400826:	b2da      	uxtb	r2, r3
  400828:	7bfb      	ldrb	r3, [r7, #15]
  40082a:	4611      	mov	r1, r2
  40082c:	4618      	mov	r0, r3
  40082e:	4b0d      	ldr	r3, [pc, #52]	; (400864 <gfx_mono_generic_draw_horizontal_line+0x128>)
  400830:	4798      	blx	r3
  400832:	4603      	mov	r3, r0
  400834:	737b      	strb	r3, [r7, #13]
			temp ^= pixelmask;
  400836:	7b7a      	ldrb	r2, [r7, #13]
  400838:	7bbb      	ldrb	r3, [r7, #14]
  40083a:	4053      	eors	r3, r2
  40083c:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  40083e:	79fa      	ldrb	r2, [r7, #7]
  400840:	797b      	ldrb	r3, [r7, #5]
  400842:	4413      	add	r3, r2
  400844:	b2d9      	uxtb	r1, r3
  400846:	7b7a      	ldrb	r2, [r7, #13]
  400848:	7bf8      	ldrb	r0, [r7, #15]
  40084a:	2300      	movs	r3, #0
  40084c:	4c06      	ldr	r4, [pc, #24]	; (400868 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  40084e:	47a0      	blx	r4
		while (length-- > 0) {
  400850:	797b      	ldrb	r3, [r7, #5]
  400852:	1e5a      	subs	r2, r3, #1
  400854:	717a      	strb	r2, [r7, #5]
  400856:	2b00      	cmp	r3, #0
  400858:	d1e2      	bne.n	400820 <gfx_mono_generic_draw_horizontal_line+0xe4>
		break;
  40085a:	e000      	b.n	40085e <gfx_mono_generic_draw_horizontal_line+0x122>
		return;
  40085c:	bf00      	nop
	}
}
  40085e:	3714      	adds	r7, #20
  400860:	46bd      	mov	sp, r7
  400862:	bd90      	pop	{r4, r7, pc}
  400864:	00400c79 	.word	0x00400c79
  400868:	00400bf5 	.word	0x00400bf5

0040086c <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  40086c:	b590      	push	{r4, r7, lr}
  40086e:	b083      	sub	sp, #12
  400870:	af00      	add	r7, sp, #0
  400872:	4604      	mov	r4, r0
  400874:	4608      	mov	r0, r1
  400876:	4611      	mov	r1, r2
  400878:	461a      	mov	r2, r3
  40087a:	4623      	mov	r3, r4
  40087c:	71fb      	strb	r3, [r7, #7]
  40087e:	4603      	mov	r3, r0
  400880:	71bb      	strb	r3, [r7, #6]
  400882:	460b      	mov	r3, r1
  400884:	717b      	strb	r3, [r7, #5]
  400886:	4613      	mov	r3, r2
  400888:	713b      	strb	r3, [r7, #4]
	if (height == 0) {
  40088a:	793b      	ldrb	r3, [r7, #4]
  40088c:	2b00      	cmp	r3, #0
  40088e:	d00f      	beq.n	4008b0 <gfx_mono_generic_draw_filled_rect+0x44>
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
  400890:	e008      	b.n	4008a4 <gfx_mono_generic_draw_filled_rect+0x38>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  400892:	79ba      	ldrb	r2, [r7, #6]
  400894:	793b      	ldrb	r3, [r7, #4]
  400896:	4413      	add	r3, r2
  400898:	b2d9      	uxtb	r1, r3
  40089a:	7e3b      	ldrb	r3, [r7, #24]
  40089c:	797a      	ldrb	r2, [r7, #5]
  40089e:	79f8      	ldrb	r0, [r7, #7]
  4008a0:	4c05      	ldr	r4, [pc, #20]	; (4008b8 <gfx_mono_generic_draw_filled_rect+0x4c>)
  4008a2:	47a0      	blx	r4
	while (height-- > 0) {
  4008a4:	793b      	ldrb	r3, [r7, #4]
  4008a6:	1e5a      	subs	r2, r3, #1
  4008a8:	713a      	strb	r2, [r7, #4]
  4008aa:	2b00      	cmp	r3, #0
  4008ac:	d1f1      	bne.n	400892 <gfx_mono_generic_draw_filled_rect+0x26>
  4008ae:	e000      	b.n	4008b2 <gfx_mono_generic_draw_filled_rect+0x46>
		return;
  4008b0:	bf00      	nop
	}
}
  4008b2:	370c      	adds	r7, #12
  4008b4:	46bd      	mov	sp, r7
  4008b6:	bd90      	pop	{r4, r7, pc}
  4008b8:	0040073d 	.word	0x0040073d

004008bc <gfx_mono_draw_char_progmem>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
static void gfx_mono_draw_char_progmem(const char ch, const gfx_coord_t x,
		const gfx_coord_t y, const struct font *font)
{
  4008bc:	b580      	push	{r7, lr}
  4008be:	b086      	sub	sp, #24
  4008c0:	af00      	add	r7, sp, #0
  4008c2:	603b      	str	r3, [r7, #0]
  4008c4:	4603      	mov	r3, r0
  4008c6:	71fb      	strb	r3, [r7, #7]
  4008c8:	460b      	mov	r3, r1
  4008ca:	71bb      	strb	r3, [r7, #6]
  4008cc:	4613      	mov	r3, r2
  4008ce:	717b      	strb	r3, [r7, #5]
	uint8_t i;

	/* Sanity check on parameters, assert if font is NULL. */
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
  4008d0:	79bb      	ldrb	r3, [r7, #6]
  4008d2:	743b      	strb	r3, [r7, #16]
	gfx_coord_t inc_y = y;
  4008d4:	797b      	ldrb	r3, [r7, #5]
  4008d6:	73fb      	strb	r3, [r7, #15]

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  4008d8:	683b      	ldr	r3, [r7, #0]
  4008da:	7a1b      	ldrb	r3, [r3, #8]
  4008dc:	08db      	lsrs	r3, r3, #3
  4008de:	74fb      	strb	r3, [r7, #19]
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  4008e0:	683b      	ldr	r3, [r7, #0]
  4008e2:	7a1b      	ldrb	r3, [r3, #8]
  4008e4:	f003 0307 	and.w	r3, r3, #7
  4008e8:	b2db      	uxtb	r3, r3
  4008ea:	2b00      	cmp	r3, #0
  4008ec:	d002      	beq.n	4008f4 <gfx_mono_draw_char_progmem+0x38>
		char_row_size++;
  4008ee:	7cfb      	ldrb	r3, [r7, #19]
  4008f0:	3301      	adds	r3, #1
  4008f2:	74fb      	strb	r3, [r7, #19]
	}

	glyph_data_offset = char_row_size * font->height *
  4008f4:	7cfb      	ldrb	r3, [r7, #19]
  4008f6:	b29a      	uxth	r2, r3
  4008f8:	683b      	ldr	r3, [r7, #0]
  4008fa:	7a5b      	ldrb	r3, [r3, #9]
  4008fc:	b29b      	uxth	r3, r3
  4008fe:	fb12 f303 	smulbb	r3, r2, r3
  400902:	b29a      	uxth	r2, r3
			((uint8_t)ch - font->first_char);
  400904:	79fb      	ldrb	r3, [r7, #7]
  400906:	6839      	ldr	r1, [r7, #0]
  400908:	7a89      	ldrb	r1, [r1, #10]
  40090a:	1a5b      	subs	r3, r3, r1
	glyph_data_offset = char_row_size * font->height *
  40090c:	b29b      	uxth	r3, r3
  40090e:	fb12 f303 	smulbb	r3, r2, r3
  400912:	81bb      	strh	r3, [r7, #12]
	glyph_data = font->data.progmem + glyph_data_offset;
  400914:	683b      	ldr	r3, [r7, #0]
  400916:	685a      	ldr	r2, [r3, #4]
  400918:	89bb      	ldrh	r3, [r7, #12]
  40091a:	4413      	add	r3, r2
  40091c:	617b      	str	r3, [r7, #20]
	rows_left = font->height;
  40091e:	683b      	ldr	r3, [r7, #0]
  400920:	7a5b      	ldrb	r3, [r3, #9]
  400922:	74bb      	strb	r3, [r7, #18]

	do {
		uint8_t glyph_byte = 0;
  400924:	2300      	movs	r3, #0
  400926:	73bb      	strb	r3, [r7, #14]
		uint8_t pixelsToDraw = font->width;
  400928:	683b      	ldr	r3, [r7, #0]
  40092a:	7a1b      	ldrb	r3, [r3, #8]
  40092c:	72fb      	strb	r3, [r7, #11]

		for (i = 0; i < pixelsToDraw; i++) {
  40092e:	2300      	movs	r3, #0
  400930:	747b      	strb	r3, [r7, #17]
  400932:	e01e      	b.n	400972 <gfx_mono_draw_char_progmem+0xb6>
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400934:	7c7b      	ldrb	r3, [r7, #17]
  400936:	f003 0307 	and.w	r3, r3, #7
  40093a:	b2db      	uxtb	r3, r3
  40093c:	2b00      	cmp	r3, #0
  40093e:	d105      	bne.n	40094c <gfx_mono_draw_char_progmem+0x90>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  400940:	697b      	ldr	r3, [r7, #20]
  400942:	781b      	ldrb	r3, [r3, #0]
  400944:	73bb      	strb	r3, [r7, #14]
				glyph_data++;
  400946:	697b      	ldr	r3, [r7, #20]
  400948:	3301      	adds	r3, #1
  40094a:	617b      	str	r3, [r7, #20]
			}

			if ((glyph_byte & 0x80)) {
  40094c:	f997 300e 	ldrsb.w	r3, [r7, #14]
  400950:	2b00      	cmp	r3, #0
  400952:	da05      	bge.n	400960 <gfx_mono_draw_char_progmem+0xa4>
				gfx_mono_draw_pixel(inc_x, inc_y,
  400954:	7bf9      	ldrb	r1, [r7, #15]
  400956:	7c3b      	ldrb	r3, [r7, #16]
  400958:	2201      	movs	r2, #1
  40095a:	4618      	mov	r0, r3
  40095c:	4b0e      	ldr	r3, [pc, #56]	; (400998 <gfx_mono_draw_char_progmem+0xdc>)
  40095e:	4798      	blx	r3
						GFX_PIXEL_SET);
			}

			inc_x += 1;
  400960:	7c3b      	ldrb	r3, [r7, #16]
  400962:	3301      	adds	r3, #1
  400964:	743b      	strb	r3, [r7, #16]
			glyph_byte <<= 1;
  400966:	7bbb      	ldrb	r3, [r7, #14]
  400968:	005b      	lsls	r3, r3, #1
  40096a:	73bb      	strb	r3, [r7, #14]
		for (i = 0; i < pixelsToDraw; i++) {
  40096c:	7c7b      	ldrb	r3, [r7, #17]
  40096e:	3301      	adds	r3, #1
  400970:	747b      	strb	r3, [r7, #17]
  400972:	7c7a      	ldrb	r2, [r7, #17]
  400974:	7afb      	ldrb	r3, [r7, #11]
  400976:	429a      	cmp	r2, r3
  400978:	d3dc      	bcc.n	400934 <gfx_mono_draw_char_progmem+0x78>
		}

		inc_y += 1;
  40097a:	7bfb      	ldrb	r3, [r7, #15]
  40097c:	3301      	adds	r3, #1
  40097e:	73fb      	strb	r3, [r7, #15]
		inc_x = x;
  400980:	79bb      	ldrb	r3, [r7, #6]
  400982:	743b      	strb	r3, [r7, #16]
		rows_left--;
  400984:	7cbb      	ldrb	r3, [r7, #18]
  400986:	3b01      	subs	r3, #1
  400988:	74bb      	strb	r3, [r7, #18]
	} while (rows_left > 0);
  40098a:	7cbb      	ldrb	r3, [r7, #18]
  40098c:	2b00      	cmp	r3, #0
  40098e:	d1c9      	bne.n	400924 <gfx_mono_draw_char_progmem+0x68>
}
  400990:	bf00      	nop
  400992:	3718      	adds	r7, #24
  400994:	46bd      	mov	sp, r7
  400996:	bd80      	pop	{r7, pc}
  400998:	00400b59 	.word	0x00400b59

0040099c <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  40099c:	b590      	push	{r4, r7, lr}
  40099e:	b085      	sub	sp, #20
  4009a0:	af02      	add	r7, sp, #8
  4009a2:	603b      	str	r3, [r7, #0]
  4009a4:	4603      	mov	r3, r0
  4009a6:	71fb      	strb	r3, [r7, #7]
  4009a8:	460b      	mov	r3, r1
  4009aa:	71bb      	strb	r3, [r7, #6]
  4009ac:	4613      	mov	r3, r2
  4009ae:	717b      	strb	r3, [r7, #5]
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  4009b0:	683b      	ldr	r3, [r7, #0]
  4009b2:	7a1a      	ldrb	r2, [r3, #8]
  4009b4:	683b      	ldr	r3, [r7, #0]
  4009b6:	7a5c      	ldrb	r4, [r3, #9]
  4009b8:	7979      	ldrb	r1, [r7, #5]
  4009ba:	79b8      	ldrb	r0, [r7, #6]
  4009bc:	2300      	movs	r3, #0
  4009be:	9300      	str	r3, [sp, #0]
  4009c0:	4623      	mov	r3, r4
  4009c2:	4c09      	ldr	r4, [pc, #36]	; (4009e8 <gfx_mono_draw_char+0x4c>)
  4009c4:	47a0      	blx	r4
			GFX_PIXEL_CLR);

	switch (font->type) {
  4009c6:	683b      	ldr	r3, [r7, #0]
  4009c8:	781b      	ldrb	r3, [r3, #0]
  4009ca:	2b00      	cmp	r3, #0
  4009cc:	d000      	beq.n	4009d0 <gfx_mono_draw_char+0x34>

#endif
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
  4009ce:	e006      	b.n	4009de <gfx_mono_draw_char+0x42>
		gfx_mono_draw_char_progmem(c, x, y, font);
  4009d0:	797a      	ldrb	r2, [r7, #5]
  4009d2:	79b9      	ldrb	r1, [r7, #6]
  4009d4:	79f8      	ldrb	r0, [r7, #7]
  4009d6:	683b      	ldr	r3, [r7, #0]
  4009d8:	4c04      	ldr	r4, [pc, #16]	; (4009ec <gfx_mono_draw_char+0x50>)
  4009da:	47a0      	blx	r4
		break;
  4009dc:	bf00      	nop
	}
}
  4009de:	bf00      	nop
  4009e0:	370c      	adds	r7, #12
  4009e2:	46bd      	mov	sp, r7
  4009e4:	bd90      	pop	{r4, r7, pc}
  4009e6:	bf00      	nop
  4009e8:	0040086d 	.word	0x0040086d
  4009ec:	004008bd 	.word	0x004008bd

004009f0 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  4009f0:	b590      	push	{r4, r7, lr}
  4009f2:	b087      	sub	sp, #28
  4009f4:	af00      	add	r7, sp, #0
  4009f6:	60f8      	str	r0, [r7, #12]
  4009f8:	607b      	str	r3, [r7, #4]
  4009fa:	460b      	mov	r3, r1
  4009fc:	72fb      	strb	r3, [r7, #11]
  4009fe:	4613      	mov	r3, r2
  400a00:	72bb      	strb	r3, [r7, #10]
	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;
  400a02:	7afb      	ldrb	r3, [r7, #11]
  400a04:	75fb      	strb	r3, [r7, #23]
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
  400a06:	68fb      	ldr	r3, [r7, #12]
  400a08:	781b      	ldrb	r3, [r3, #0]
  400a0a:	2b0a      	cmp	r3, #10
  400a0c:	d109      	bne.n	400a22 <gfx_mono_draw_string+0x32>
			x = start_of_string_position_x;
  400a0e:	7dfb      	ldrb	r3, [r7, #23]
  400a10:	72fb      	strb	r3, [r7, #11]
			y += font->height + 1;
  400a12:	687b      	ldr	r3, [r7, #4]
  400a14:	7a5a      	ldrb	r2, [r3, #9]
  400a16:	7abb      	ldrb	r3, [r7, #10]
  400a18:	4413      	add	r3, r2
  400a1a:	b2db      	uxtb	r3, r3
  400a1c:	3301      	adds	r3, #1
  400a1e:	72bb      	strb	r3, [r7, #10]
  400a20:	e00f      	b.n	400a42 <gfx_mono_draw_string+0x52>
		} else if (*str == '\r') {
  400a22:	68fb      	ldr	r3, [r7, #12]
  400a24:	781b      	ldrb	r3, [r3, #0]
  400a26:	2b0d      	cmp	r3, #13
  400a28:	d00b      	beq.n	400a42 <gfx_mono_draw_string+0x52>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400a2a:	68fb      	ldr	r3, [r7, #12]
  400a2c:	7818      	ldrb	r0, [r3, #0]
  400a2e:	7aba      	ldrb	r2, [r7, #10]
  400a30:	7af9      	ldrb	r1, [r7, #11]
  400a32:	687b      	ldr	r3, [r7, #4]
  400a34:	4c08      	ldr	r4, [pc, #32]	; (400a58 <gfx_mono_draw_string+0x68>)
  400a36:	47a0      	blx	r4
			x += font->width;
  400a38:	687b      	ldr	r3, [r7, #4]
  400a3a:	7a1a      	ldrb	r2, [r3, #8]
  400a3c:	7afb      	ldrb	r3, [r7, #11]
  400a3e:	4413      	add	r3, r2
  400a40:	72fb      	strb	r3, [r7, #11]
		}
	} while (*(++str));
  400a42:	68fb      	ldr	r3, [r7, #12]
  400a44:	3301      	adds	r3, #1
  400a46:	60fb      	str	r3, [r7, #12]
  400a48:	68fb      	ldr	r3, [r7, #12]
  400a4a:	781b      	ldrb	r3, [r3, #0]
  400a4c:	2b00      	cmp	r3, #0
  400a4e:	d1da      	bne.n	400a06 <gfx_mono_draw_string+0x16>
}
  400a50:	bf00      	nop
  400a52:	371c      	adds	r7, #28
  400a54:	46bd      	mov	sp, r7
  400a56:	bd90      	pop	{r4, r7, pc}
  400a58:	0040099d 	.word	0x0040099d

00400a5c <ssd1306_set_page_address>:
 * RAM.
 *
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
  400a5c:	b580      	push	{r7, lr}
  400a5e:	b082      	sub	sp, #8
  400a60:	af00      	add	r7, sp, #0
  400a62:	4603      	mov	r3, r0
  400a64:	71fb      	strb	r3, [r7, #7]
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  400a66:	79fb      	ldrb	r3, [r7, #7]
  400a68:	f003 030f 	and.w	r3, r3, #15
  400a6c:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400a6e:	79fb      	ldrb	r3, [r7, #7]
  400a70:	f063 034f 	orn	r3, r3, #79	; 0x4f
  400a74:	b2db      	uxtb	r3, r3
  400a76:	4618      	mov	r0, r3
  400a78:	4b02      	ldr	r3, [pc, #8]	; (400a84 <ssd1306_set_page_address+0x28>)
  400a7a:	4798      	blx	r3
	
}
  400a7c:	bf00      	nop
  400a7e:	3708      	adds	r7, #8
  400a80:	46bd      	mov	sp, r7
  400a82:	bd80      	pop	{r7, pc}
  400a84:	00401361 	.word	0x00401361

00400a88 <ssd1306_set_column_address>:
 * \brief Set current column in display RAM
 *
 * \param address the column address
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
  400a88:	b580      	push	{r7, lr}
  400a8a:	b082      	sub	sp, #8
  400a8c:	af00      	add	r7, sp, #0
  400a8e:	4603      	mov	r3, r0
  400a90:	71fb      	strb	r3, [r7, #7]
	// Make sure the address is 7 bits
	address &= 0x7F;
  400a92:	79fb      	ldrb	r3, [r7, #7]
  400a94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  400a98:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  400a9a:	79fb      	ldrb	r3, [r7, #7]
  400a9c:	091b      	lsrs	r3, r3, #4
  400a9e:	b2db      	uxtb	r3, r3
  400aa0:	f043 0310 	orr.w	r3, r3, #16
  400aa4:	b2db      	uxtb	r3, r3
  400aa6:	4618      	mov	r0, r3
  400aa8:	4b06      	ldr	r3, [pc, #24]	; (400ac4 <ssd1306_set_column_address+0x3c>)
  400aaa:	4798      	blx	r3
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400aac:	79fb      	ldrb	r3, [r7, #7]
  400aae:	f003 030f 	and.w	r3, r3, #15
  400ab2:	b2db      	uxtb	r3, r3
  400ab4:	4618      	mov	r0, r3
  400ab6:	4b03      	ldr	r3, [pc, #12]	; (400ac4 <ssd1306_set_column_address+0x3c>)
  400ab8:	4798      	blx	r3
}
  400aba:	bf00      	nop
  400abc:	3708      	adds	r7, #8
  400abe:	46bd      	mov	sp, r7
  400ac0:	bd80      	pop	{r7, pc}
  400ac2:	bf00      	nop
  400ac4:	00401361 	.word	0x00401361

00400ac8 <ssd1306_set_display_start_line_address>:
 * \brief Set the display start draw line address
 *
 * This function will set which line should be the start draw line for the OLED.
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
  400ac8:	b580      	push	{r7, lr}
  400aca:	b082      	sub	sp, #8
  400acc:	af00      	add	r7, sp, #0
  400ace:	4603      	mov	r3, r0
  400ad0:	71fb      	strb	r3, [r7, #7]
	// Make sure address is 6 bits
	address &= 0x3F;
  400ad2:	79fb      	ldrb	r3, [r7, #7]
  400ad4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  400ad8:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  400ada:	79fb      	ldrb	r3, [r7, #7]
  400adc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  400ae0:	b2db      	uxtb	r3, r3
  400ae2:	4618      	mov	r0, r3
  400ae4:	4b02      	ldr	r3, [pc, #8]	; (400af0 <ssd1306_set_display_start_line_address+0x28>)
  400ae6:	4798      	blx	r3
}
  400ae8:	bf00      	nop
  400aea:	3708      	adds	r7, #8
  400aec:	46bd      	mov	sp, r7
  400aee:	bd80      	pop	{r7, pc}
  400af0:	00401361 	.word	0x00401361

00400af4 <gfx_mono_ssd1306_init>:
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_ssd1306_init(void)
{
  400af4:	b590      	push	{r4, r7, lr}
  400af6:	b083      	sub	sp, #12
  400af8:	af00      	add	r7, sp, #0
	uint8_t page;
	uint8_t column;

#ifdef CONFIG_SSD1306_FRAMEBUFFER
	gfx_mono_set_framebuffer(framebuffer);
  400afa:	4812      	ldr	r0, [pc, #72]	; (400b44 <gfx_mono_ssd1306_init+0x50>)
  400afc:	4b12      	ldr	r3, [pc, #72]	; (400b48 <gfx_mono_ssd1306_init+0x54>)
  400afe:	4798      	blx	r3
#endif

	/* Initialize the low-level display controller. */
	ssd1306_init();
  400b00:	4b12      	ldr	r3, [pc, #72]	; (400b4c <gfx_mono_ssd1306_init+0x58>)
  400b02:	4798      	blx	r3

	/* Set display to output data from line 0 */
	ssd1306_set_display_start_line_address(0);
  400b04:	2000      	movs	r0, #0
  400b06:	4b12      	ldr	r3, [pc, #72]	; (400b50 <gfx_mono_ssd1306_init+0x5c>)
  400b08:	4798      	blx	r3

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400b0a:	2300      	movs	r3, #0
  400b0c:	71fb      	strb	r3, [r7, #7]
  400b0e:	e012      	b.n	400b36 <gfx_mono_ssd1306_init+0x42>
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400b10:	2300      	movs	r3, #0
  400b12:	71bb      	strb	r3, [r7, #6]
  400b14:	e008      	b.n	400b28 <gfx_mono_ssd1306_init+0x34>
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400b16:	79b9      	ldrb	r1, [r7, #6]
  400b18:	79f8      	ldrb	r0, [r7, #7]
  400b1a:	2301      	movs	r3, #1
  400b1c:	2200      	movs	r2, #0
  400b1e:	4c0d      	ldr	r4, [pc, #52]	; (400b54 <gfx_mono_ssd1306_init+0x60>)
  400b20:	47a0      	blx	r4
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400b22:	79bb      	ldrb	r3, [r7, #6]
  400b24:	3301      	adds	r3, #1
  400b26:	71bb      	strb	r3, [r7, #6]
  400b28:	f997 3006 	ldrsb.w	r3, [r7, #6]
  400b2c:	2b00      	cmp	r3, #0
  400b2e:	daf2      	bge.n	400b16 <gfx_mono_ssd1306_init+0x22>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400b30:	79fb      	ldrb	r3, [r7, #7]
  400b32:	3301      	adds	r3, #1
  400b34:	71fb      	strb	r3, [r7, #7]
  400b36:	79fb      	ldrb	r3, [r7, #7]
  400b38:	2b03      	cmp	r3, #3
  400b3a:	d9e9      	bls.n	400b10 <gfx_mono_ssd1306_init+0x1c>
		}
	}
}
  400b3c:	bf00      	nop
  400b3e:	370c      	adds	r7, #12
  400b40:	46bd      	mov	sp, r7
  400b42:	bd90      	pop	{r4, r7, pc}
  400b44:	20400490 	.word	0x20400490
  400b48:	004006b1 	.word	0x004006b1
  400b4c:	004012b1 	.word	0x004012b1
  400b50:	00400ac9 	.word	0x00400ac9
  400b54:	00400bf5 	.word	0x00400bf5

00400b58 <gfx_mono_ssd1306_draw_pixel>:
	gfx_mono_ssd1306_draw_pixel(10, 10, GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_ssd1306_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t color)
{
  400b58:	b590      	push	{r4, r7, lr}
  400b5a:	b085      	sub	sp, #20
  400b5c:	af00      	add	r7, sp, #0
  400b5e:	4603      	mov	r3, r0
  400b60:	71fb      	strb	r3, [r7, #7]
  400b62:	460b      	mov	r3, r1
  400b64:	71bb      	strb	r3, [r7, #6]
  400b66:	4613      	mov	r3, r2
  400b68:	717b      	strb	r3, [r7, #5]
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  400b6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400b6e:	2b00      	cmp	r3, #0
  400b70:	db38      	blt.n	400be4 <gfx_mono_ssd1306_draw_pixel+0x8c>
  400b72:	79bb      	ldrb	r3, [r7, #6]
  400b74:	2b1f      	cmp	r3, #31
  400b76:	d835      	bhi.n	400be4 <gfx_mono_ssd1306_draw_pixel+0x8c>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  400b78:	79bb      	ldrb	r3, [r7, #6]
  400b7a:	08db      	lsrs	r3, r3, #3
  400b7c:	73bb      	strb	r3, [r7, #14]
	pixel_mask = (1 << (y - (page * 8)));
  400b7e:	79ba      	ldrb	r2, [r7, #6]
  400b80:	7bbb      	ldrb	r3, [r7, #14]
  400b82:	00db      	lsls	r3, r3, #3
  400b84:	1ad3      	subs	r3, r2, r3
  400b86:	2201      	movs	r2, #1
  400b88:	fa02 f303 	lsl.w	r3, r2, r3
  400b8c:	737b      	strb	r3, [r7, #13]
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_get_byte(page, x);
  400b8e:	79fa      	ldrb	r2, [r7, #7]
  400b90:	7bbb      	ldrb	r3, [r7, #14]
  400b92:	4611      	mov	r1, r2
  400b94:	4618      	mov	r0, r3
  400b96:	4b15      	ldr	r3, [pc, #84]	; (400bec <gfx_mono_ssd1306_draw_pixel+0x94>)
  400b98:	4798      	blx	r3
  400b9a:	4603      	mov	r3, r0
  400b9c:	73fb      	strb	r3, [r7, #15]

	switch (color) {
  400b9e:	797b      	ldrb	r3, [r7, #5]
  400ba0:	2b01      	cmp	r3, #1
  400ba2:	d004      	beq.n	400bae <gfx_mono_ssd1306_draw_pixel+0x56>
  400ba4:	2b02      	cmp	r3, #2
  400ba6:	d011      	beq.n	400bcc <gfx_mono_ssd1306_draw_pixel+0x74>
  400ba8:	2b00      	cmp	r3, #0
  400baa:	d005      	beq.n	400bb8 <gfx_mono_ssd1306_draw_pixel+0x60>
	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
		break;

	default:
		break;
  400bac:	e013      	b.n	400bd6 <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value |= pixel_mask;
  400bae:	7bfa      	ldrb	r2, [r7, #15]
  400bb0:	7b7b      	ldrb	r3, [r7, #13]
  400bb2:	4313      	orrs	r3, r2
  400bb4:	73fb      	strb	r3, [r7, #15]
		break;
  400bb6:	e00e      	b.n	400bd6 <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value &= ~pixel_mask;
  400bb8:	f997 300d 	ldrsb.w	r3, [r7, #13]
  400bbc:	43db      	mvns	r3, r3
  400bbe:	b25a      	sxtb	r2, r3
  400bc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400bc4:	4013      	ands	r3, r2
  400bc6:	b25b      	sxtb	r3, r3
  400bc8:	73fb      	strb	r3, [r7, #15]
		break;
  400bca:	e004      	b.n	400bd6 <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value ^= pixel_mask;
  400bcc:	7bfa      	ldrb	r2, [r7, #15]
  400bce:	7b7b      	ldrb	r3, [r7, #13]
  400bd0:	4053      	eors	r3, r2
  400bd2:	73fb      	strb	r3, [r7, #15]
		break;
  400bd4:	bf00      	nop
	}

	gfx_mono_put_byte(page, x, pixel_value);
  400bd6:	7bfa      	ldrb	r2, [r7, #15]
  400bd8:	79f9      	ldrb	r1, [r7, #7]
  400bda:	7bb8      	ldrb	r0, [r7, #14]
  400bdc:	2300      	movs	r3, #0
  400bde:	4c04      	ldr	r4, [pc, #16]	; (400bf0 <gfx_mono_ssd1306_draw_pixel+0x98>)
  400be0:	47a0      	blx	r4
  400be2:	e000      	b.n	400be6 <gfx_mono_ssd1306_draw_pixel+0x8e>
		return;
  400be4:	bf00      	nop
}
  400be6:	3714      	adds	r7, #20
  400be8:	46bd      	mov	sp, r7
  400bea:	bd90      	pop	{r4, r7, pc}
  400bec:	00400c79 	.word	0x00400c79
  400bf0:	00400bf5 	.word	0x00400bf5

00400bf4 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400bf4:	b590      	push	{r4, r7, lr}
  400bf6:	b083      	sub	sp, #12
  400bf8:	af00      	add	r7, sp, #0
  400bfa:	4604      	mov	r4, r0
  400bfc:	4608      	mov	r0, r1
  400bfe:	4611      	mov	r1, r2
  400c00:	461a      	mov	r2, r3
  400c02:	4623      	mov	r3, r4
  400c04:	71fb      	strb	r3, [r7, #7]
  400c06:	4603      	mov	r3, r0
  400c08:	71bb      	strb	r3, [r7, #6]
  400c0a:	460b      	mov	r3, r1
  400c0c:	717b      	strb	r3, [r7, #5]
  400c0e:	4613      	mov	r3, r2
  400c10:	713b      	strb	r3, [r7, #4]
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400c12:	793b      	ldrb	r3, [r7, #4]
  400c14:	f083 0301 	eor.w	r3, r3, #1
  400c18:	b2db      	uxtb	r3, r3
  400c1a:	2b00      	cmp	r3, #0
  400c1c:	d00a      	beq.n	400c34 <gfx_mono_ssd1306_put_byte+0x40>
  400c1e:	79ba      	ldrb	r2, [r7, #6]
  400c20:	79fb      	ldrb	r3, [r7, #7]
  400c22:	4611      	mov	r1, r2
  400c24:	4618      	mov	r0, r3
  400c26:	4b0f      	ldr	r3, [pc, #60]	; (400c64 <gfx_mono_ssd1306_put_byte+0x70>)
  400c28:	4798      	blx	r3
  400c2a:	4603      	mov	r3, r0
  400c2c:	461a      	mov	r2, r3
  400c2e:	797b      	ldrb	r3, [r7, #5]
  400c30:	4293      	cmp	r3, r2
  400c32:	d012      	beq.n	400c5a <gfx_mono_ssd1306_put_byte+0x66>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  400c34:	797a      	ldrb	r2, [r7, #5]
  400c36:	79b9      	ldrb	r1, [r7, #6]
  400c38:	79fb      	ldrb	r3, [r7, #7]
  400c3a:	4618      	mov	r0, r3
  400c3c:	4b0a      	ldr	r3, [pc, #40]	; (400c68 <gfx_mono_ssd1306_put_byte+0x74>)
  400c3e:	4798      	blx	r3
#endif

	ssd1306_set_page_address(page);
  400c40:	79fb      	ldrb	r3, [r7, #7]
  400c42:	4618      	mov	r0, r3
  400c44:	4b09      	ldr	r3, [pc, #36]	; (400c6c <gfx_mono_ssd1306_put_byte+0x78>)
  400c46:	4798      	blx	r3
	ssd1306_set_column_address(column);
  400c48:	79bb      	ldrb	r3, [r7, #6]
  400c4a:	4618      	mov	r0, r3
  400c4c:	4b08      	ldr	r3, [pc, #32]	; (400c70 <gfx_mono_ssd1306_put_byte+0x7c>)
  400c4e:	4798      	blx	r3

	ssd1306_write_data(data);
  400c50:	797b      	ldrb	r3, [r7, #5]
  400c52:	4618      	mov	r0, r3
  400c54:	4b07      	ldr	r3, [pc, #28]	; (400c74 <gfx_mono_ssd1306_put_byte+0x80>)
  400c56:	4798      	blx	r3
  400c58:	e000      	b.n	400c5c <gfx_mono_ssd1306_put_byte+0x68>
		return;
  400c5a:	bf00      	nop
}
  400c5c:	370c      	adds	r7, #12
  400c5e:	46bd      	mov	sp, r7
  400c60:	bd90      	pop	{r4, r7, pc}
  400c62:	bf00      	nop
  400c64:	00400709 	.word	0x00400709
  400c68:	004006d1 	.word	0x004006d1
  400c6c:	00400a5d 	.word	0x00400a5d
  400c70:	00400a89 	.word	0x00400a89
  400c74:	00401405 	.word	0x00401405

00400c78 <gfx_mono_ssd1306_get_byte>:
 * \code
	data = gfx_mono_ssd1306_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
  400c78:	b580      	push	{r7, lr}
  400c7a:	b082      	sub	sp, #8
  400c7c:	af00      	add	r7, sp, #0
  400c7e:	4603      	mov	r3, r0
  400c80:	460a      	mov	r2, r1
  400c82:	71fb      	strb	r3, [r7, #7]
  400c84:	4613      	mov	r3, r2
  400c86:	71bb      	strb	r3, [r7, #6]
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  400c88:	79ba      	ldrb	r2, [r7, #6]
  400c8a:	79fb      	ldrb	r3, [r7, #7]
  400c8c:	4611      	mov	r1, r2
  400c8e:	4618      	mov	r0, r3
  400c90:	4b03      	ldr	r3, [pc, #12]	; (400ca0 <gfx_mono_ssd1306_get_byte+0x28>)
  400c92:	4798      	blx	r3
  400c94:	4603      	mov	r3, r0
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400c96:	4618      	mov	r0, r3
  400c98:	3708      	adds	r7, #8
  400c9a:	46bd      	mov	sp, r7
  400c9c:	bd80      	pop	{r7, pc}
  400c9e:	bf00      	nop
  400ca0:	00400709 	.word	0x00400709

00400ca4 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400ca4:	b480      	push	{r7}
  400ca6:	b083      	sub	sp, #12
  400ca8:	af00      	add	r7, sp, #0
  400caa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400cac:	687b      	ldr	r3, [r7, #4]
  400cae:	2b07      	cmp	r3, #7
  400cb0:	d825      	bhi.n	400cfe <osc_get_rate+0x5a>
  400cb2:	a201      	add	r2, pc, #4	; (adr r2, 400cb8 <osc_get_rate+0x14>)
  400cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400cb8:	00400cd9 	.word	0x00400cd9
  400cbc:	00400cdf 	.word	0x00400cdf
  400cc0:	00400ce5 	.word	0x00400ce5
  400cc4:	00400ceb 	.word	0x00400ceb
  400cc8:	00400cef 	.word	0x00400cef
  400ccc:	00400cf3 	.word	0x00400cf3
  400cd0:	00400cf7 	.word	0x00400cf7
  400cd4:	00400cfb 	.word	0x00400cfb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400cd8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400cdc:	e010      	b.n	400d00 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400cde:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400ce2:	e00d      	b.n	400d00 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400ce4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400ce8:	e00a      	b.n	400d00 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400cea:	4b08      	ldr	r3, [pc, #32]	; (400d0c <osc_get_rate+0x68>)
  400cec:	e008      	b.n	400d00 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400cee:	4b08      	ldr	r3, [pc, #32]	; (400d10 <osc_get_rate+0x6c>)
  400cf0:	e006      	b.n	400d00 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400cf2:	4b08      	ldr	r3, [pc, #32]	; (400d14 <osc_get_rate+0x70>)
  400cf4:	e004      	b.n	400d00 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400cf6:	4b07      	ldr	r3, [pc, #28]	; (400d14 <osc_get_rate+0x70>)
  400cf8:	e002      	b.n	400d00 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400cfa:	4b06      	ldr	r3, [pc, #24]	; (400d14 <osc_get_rate+0x70>)
  400cfc:	e000      	b.n	400d00 <osc_get_rate+0x5c>
	}

	return 0;
  400cfe:	2300      	movs	r3, #0
}
  400d00:	4618      	mov	r0, r3
  400d02:	370c      	adds	r7, #12
  400d04:	46bd      	mov	sp, r7
  400d06:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d0a:	4770      	bx	lr
  400d0c:	003d0900 	.word	0x003d0900
  400d10:	007a1200 	.word	0x007a1200
  400d14:	00b71b00 	.word	0x00b71b00

00400d18 <sysclk_get_main_hz>:
{
  400d18:	b580      	push	{r7, lr}
  400d1a:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  400d1c:	2006      	movs	r0, #6
  400d1e:	4b05      	ldr	r3, [pc, #20]	; (400d34 <sysclk_get_main_hz+0x1c>)
  400d20:	4798      	blx	r3
  400d22:	4602      	mov	r2, r0
  400d24:	4613      	mov	r3, r2
  400d26:	009b      	lsls	r3, r3, #2
  400d28:	4413      	add	r3, r2
  400d2a:	009a      	lsls	r2, r3, #2
  400d2c:	4413      	add	r3, r2
}
  400d2e:	4618      	mov	r0, r3
  400d30:	bd80      	pop	{r7, pc}
  400d32:	bf00      	nop
  400d34:	00400ca5 	.word	0x00400ca5

00400d38 <sysclk_get_cpu_hz>:
{
  400d38:	b580      	push	{r7, lr}
  400d3a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400d3c:	4b02      	ldr	r3, [pc, #8]	; (400d48 <sysclk_get_cpu_hz+0x10>)
  400d3e:	4798      	blx	r3
  400d40:	4603      	mov	r3, r0
}
  400d42:	4618      	mov	r0, r3
  400d44:	bd80      	pop	{r7, pc}
  400d46:	bf00      	nop
  400d48:	00400d19 	.word	0x00400d19

00400d4c <sysclk_get_peripheral_hz>:
{
  400d4c:	b580      	push	{r7, lr}
  400d4e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400d50:	4b02      	ldr	r3, [pc, #8]	; (400d5c <sysclk_get_peripheral_hz+0x10>)
  400d52:	4798      	blx	r3
  400d54:	4603      	mov	r3, r0
  400d56:	085b      	lsrs	r3, r3, #1
}
  400d58:	4618      	mov	r0, r3
  400d5a:	bd80      	pop	{r7, pc}
  400d5c:	00400d19 	.word	0x00400d19

00400d60 <ioport_enable_pin>:
 * IOPORT_CREATE_PIN().
 *
 * \param pin  IOPORT pin to enable
 */
static inline void ioport_enable_pin(ioport_pin_t pin)
{
  400d60:	b480      	push	{r7}
  400d62:	b089      	sub	sp, #36	; 0x24
  400d64:	af00      	add	r7, sp, #0
  400d66:	6078      	str	r0, [r7, #4]
  400d68:	687b      	ldr	r3, [r7, #4]
  400d6a:	61fb      	str	r3, [r7, #28]
  400d6c:	69fb      	ldr	r3, [r7, #28]
  400d6e:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400d70:	69bb      	ldr	r3, [r7, #24]
  400d72:	095a      	lsrs	r2, r3, #5
  400d74:	69fb      	ldr	r3, [r7, #28]
  400d76:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400d78:	697b      	ldr	r3, [r7, #20]
  400d7a:	f003 031f 	and.w	r3, r3, #31
  400d7e:	2101      	movs	r1, #1
  400d80:	fa01 f303 	lsl.w	r3, r1, r3
  400d84:	613a      	str	r2, [r7, #16]
  400d86:	60fb      	str	r3, [r7, #12]
  400d88:	693b      	ldr	r3, [r7, #16]
  400d8a:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400d8c:	68ba      	ldr	r2, [r7, #8]
  400d8e:	4b06      	ldr	r3, [pc, #24]	; (400da8 <ioport_enable_pin+0x48>)
  400d90:	4413      	add	r3, r2
  400d92:	025b      	lsls	r3, r3, #9
  400d94:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_enable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400d96:	68fb      	ldr	r3, [r7, #12]
  400d98:	6013      	str	r3, [r2, #0]
	arch_ioport_enable_pin(pin);
}
  400d9a:	bf00      	nop
  400d9c:	3724      	adds	r7, #36	; 0x24
  400d9e:	46bd      	mov	sp, r7
  400da0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400da4:	4770      	bx	lr
  400da6:	bf00      	nop
  400da8:	00200707 	.word	0x00200707

00400dac <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400dac:	b480      	push	{r7}
  400dae:	b08d      	sub	sp, #52	; 0x34
  400db0:	af00      	add	r7, sp, #0
  400db2:	6078      	str	r0, [r7, #4]
  400db4:	6039      	str	r1, [r7, #0]
  400db6:	687b      	ldr	r3, [r7, #4]
  400db8:	62fb      	str	r3, [r7, #44]	; 0x2c
  400dba:	683b      	ldr	r3, [r7, #0]
  400dbc:	62bb      	str	r3, [r7, #40]	; 0x28
  400dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400dc0:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  400dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400dc4:	095a      	lsrs	r2, r3, #5
  400dc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400dc8:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400dca:	6a3b      	ldr	r3, [r7, #32]
  400dcc:	f003 031f 	and.w	r3, r3, #31
  400dd0:	2101      	movs	r1, #1
  400dd2:	fa01 f303 	lsl.w	r3, r1, r3
  400dd6:	61fa      	str	r2, [r7, #28]
  400dd8:	61bb      	str	r3, [r7, #24]
  400dda:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400ddc:	617b      	str	r3, [r7, #20]
  400dde:	69fb      	ldr	r3, [r7, #28]
  400de0:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400de2:	693a      	ldr	r2, [r7, #16]
  400de4:	4b37      	ldr	r3, [pc, #220]	; (400ec4 <ioport_set_pin_mode+0x118>)
  400de6:	4413      	add	r3, r2
  400de8:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  400dea:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  400dec:	697b      	ldr	r3, [r7, #20]
  400dee:	f003 0308 	and.w	r3, r3, #8
  400df2:	2b00      	cmp	r3, #0
  400df4:	d003      	beq.n	400dfe <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  400df6:	68fb      	ldr	r3, [r7, #12]
  400df8:	69ba      	ldr	r2, [r7, #24]
  400dfa:	665a      	str	r2, [r3, #100]	; 0x64
  400dfc:	e002      	b.n	400e04 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  400dfe:	68fb      	ldr	r3, [r7, #12]
  400e00:	69ba      	ldr	r2, [r7, #24]
  400e02:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  400e04:	697b      	ldr	r3, [r7, #20]
  400e06:	f003 0310 	and.w	r3, r3, #16
  400e0a:	2b00      	cmp	r3, #0
  400e0c:	d004      	beq.n	400e18 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  400e0e:	68fb      	ldr	r3, [r7, #12]
  400e10:	69ba      	ldr	r2, [r7, #24]
  400e12:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  400e16:	e003      	b.n	400e20 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  400e18:	68fb      	ldr	r3, [r7, #12]
  400e1a:	69ba      	ldr	r2, [r7, #24]
  400e1c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400e20:	697b      	ldr	r3, [r7, #20]
  400e22:	f003 0320 	and.w	r3, r3, #32
  400e26:	2b00      	cmp	r3, #0
  400e28:	d003      	beq.n	400e32 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  400e2a:	68fb      	ldr	r3, [r7, #12]
  400e2c:	69ba      	ldr	r2, [r7, #24]
  400e2e:	651a      	str	r2, [r3, #80]	; 0x50
  400e30:	e002      	b.n	400e38 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  400e32:	68fb      	ldr	r3, [r7, #12]
  400e34:	69ba      	ldr	r2, [r7, #24]
  400e36:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400e38:	697b      	ldr	r3, [r7, #20]
  400e3a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400e3e:	2b00      	cmp	r3, #0
  400e40:	d003      	beq.n	400e4a <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  400e42:	68fb      	ldr	r3, [r7, #12]
  400e44:	69ba      	ldr	r2, [r7, #24]
  400e46:	621a      	str	r2, [r3, #32]
  400e48:	e002      	b.n	400e50 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  400e4a:	68fb      	ldr	r3, [r7, #12]
  400e4c:	69ba      	ldr	r2, [r7, #24]
  400e4e:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  400e50:	697b      	ldr	r3, [r7, #20]
  400e52:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400e56:	2b00      	cmp	r3, #0
  400e58:	d004      	beq.n	400e64 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400e5a:	68fb      	ldr	r3, [r7, #12]
  400e5c:	69ba      	ldr	r2, [r7, #24]
  400e5e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400e62:	e003      	b.n	400e6c <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400e64:	68fb      	ldr	r3, [r7, #12]
  400e66:	69ba      	ldr	r2, [r7, #24]
  400e68:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400e6c:	697b      	ldr	r3, [r7, #20]
  400e6e:	f003 0301 	and.w	r3, r3, #1
  400e72:	2b00      	cmp	r3, #0
  400e74:	d006      	beq.n	400e84 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  400e76:	68fb      	ldr	r3, [r7, #12]
  400e78:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400e7a:	69bb      	ldr	r3, [r7, #24]
  400e7c:	431a      	orrs	r2, r3
  400e7e:	68fb      	ldr	r3, [r7, #12]
  400e80:	671a      	str	r2, [r3, #112]	; 0x70
  400e82:	e006      	b.n	400e92 <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400e84:	68fb      	ldr	r3, [r7, #12]
  400e86:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400e88:	69bb      	ldr	r3, [r7, #24]
  400e8a:	43db      	mvns	r3, r3
  400e8c:	401a      	ands	r2, r3
  400e8e:	68fb      	ldr	r3, [r7, #12]
  400e90:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  400e92:	697b      	ldr	r3, [r7, #20]
  400e94:	f003 0302 	and.w	r3, r3, #2
  400e98:	2b00      	cmp	r3, #0
  400e9a:	d006      	beq.n	400eaa <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400e9c:	68fb      	ldr	r3, [r7, #12]
  400e9e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400ea0:	69bb      	ldr	r3, [r7, #24]
  400ea2:	431a      	orrs	r2, r3
  400ea4:	68fb      	ldr	r3, [r7, #12]
  400ea6:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  400ea8:	e006      	b.n	400eb8 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400eaa:	68fb      	ldr	r3, [r7, #12]
  400eac:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400eae:	69bb      	ldr	r3, [r7, #24]
  400eb0:	43db      	mvns	r3, r3
  400eb2:	401a      	ands	r2, r3
  400eb4:	68fb      	ldr	r3, [r7, #12]
  400eb6:	675a      	str	r2, [r3, #116]	; 0x74
  400eb8:	bf00      	nop
  400eba:	3734      	adds	r7, #52	; 0x34
  400ebc:	46bd      	mov	sp, r7
  400ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ec2:	4770      	bx	lr
  400ec4:	00200707 	.word	0x00200707

00400ec8 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  400ec8:	b480      	push	{r7}
  400eca:	b08d      	sub	sp, #52	; 0x34
  400ecc:	af00      	add	r7, sp, #0
  400ece:	6078      	str	r0, [r7, #4]
  400ed0:	460b      	mov	r3, r1
  400ed2:	70fb      	strb	r3, [r7, #3]
  400ed4:	687b      	ldr	r3, [r7, #4]
  400ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
  400ed8:	78fb      	ldrb	r3, [r7, #3]
  400eda:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  400ede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400ee0:	627b      	str	r3, [r7, #36]	; 0x24
  400ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400ee4:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  400ee6:	6a3b      	ldr	r3, [r7, #32]
  400ee8:	095b      	lsrs	r3, r3, #5
  400eea:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400eec:	69fa      	ldr	r2, [r7, #28]
  400eee:	4b17      	ldr	r3, [pc, #92]	; (400f4c <ioport_set_pin_dir+0x84>)
  400ef0:	4413      	add	r3, r2
  400ef2:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400ef4:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  400ef6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400efa:	2b01      	cmp	r3, #1
  400efc:	d109      	bne.n	400f12 <ioport_set_pin_dir+0x4a>
  400efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f00:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  400f02:	697b      	ldr	r3, [r7, #20]
  400f04:	f003 031f 	and.w	r3, r3, #31
  400f08:	2201      	movs	r2, #1
  400f0a:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400f0c:	69bb      	ldr	r3, [r7, #24]
  400f0e:	611a      	str	r2, [r3, #16]
  400f10:	e00c      	b.n	400f2c <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  400f12:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400f16:	2b00      	cmp	r3, #0
  400f18:	d108      	bne.n	400f2c <ioport_set_pin_dir+0x64>
  400f1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f1c:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  400f1e:	693b      	ldr	r3, [r7, #16]
  400f20:	f003 031f 	and.w	r3, r3, #31
  400f24:	2201      	movs	r2, #1
  400f26:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400f28:	69bb      	ldr	r3, [r7, #24]
  400f2a:	615a      	str	r2, [r3, #20]
  400f2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f2e:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400f30:	68fb      	ldr	r3, [r7, #12]
  400f32:	f003 031f 	and.w	r3, r3, #31
  400f36:	2201      	movs	r2, #1
  400f38:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400f3a:	69bb      	ldr	r3, [r7, #24]
  400f3c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  400f40:	bf00      	nop
  400f42:	3734      	adds	r7, #52	; 0x34
  400f44:	46bd      	mov	sp, r7
  400f46:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f4a:	4770      	bx	lr
  400f4c:	00200707 	.word	0x00200707

00400f50 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  400f50:	b480      	push	{r7}
  400f52:	b08b      	sub	sp, #44	; 0x2c
  400f54:	af00      	add	r7, sp, #0
  400f56:	6078      	str	r0, [r7, #4]
  400f58:	460b      	mov	r3, r1
  400f5a:	70fb      	strb	r3, [r7, #3]
  400f5c:	687b      	ldr	r3, [r7, #4]
  400f5e:	627b      	str	r3, [r7, #36]	; 0x24
  400f60:	78fb      	ldrb	r3, [r7, #3]
  400f62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400f68:	61fb      	str	r3, [r7, #28]
  400f6a:	69fb      	ldr	r3, [r7, #28]
  400f6c:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  400f6e:	69bb      	ldr	r3, [r7, #24]
  400f70:	095b      	lsrs	r3, r3, #5
  400f72:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400f74:	697a      	ldr	r2, [r7, #20]
  400f76:	4b10      	ldr	r3, [pc, #64]	; (400fb8 <ioport_set_pin_level+0x68>)
  400f78:	4413      	add	r3, r2
  400f7a:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400f7c:	613b      	str	r3, [r7, #16]

	if (level) {
  400f7e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  400f82:	2b00      	cmp	r3, #0
  400f84:	d009      	beq.n	400f9a <ioport_set_pin_level+0x4a>
  400f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400f88:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400f8a:	68fb      	ldr	r3, [r7, #12]
  400f8c:	f003 031f 	and.w	r3, r3, #31
  400f90:	2201      	movs	r2, #1
  400f92:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400f94:	693b      	ldr	r3, [r7, #16]
  400f96:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  400f98:	e008      	b.n	400fac <ioport_set_pin_level+0x5c>
  400f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400f9c:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  400f9e:	68bb      	ldr	r3, [r7, #8]
  400fa0:	f003 031f 	and.w	r3, r3, #31
  400fa4:	2201      	movs	r2, #1
  400fa6:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400fa8:	693b      	ldr	r3, [r7, #16]
  400faa:	635a      	str	r2, [r3, #52]	; 0x34
  400fac:	bf00      	nop
  400fae:	372c      	adds	r7, #44	; 0x2c
  400fb0:	46bd      	mov	sp, r7
  400fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fb6:	4770      	bx	lr
  400fb8:	00200707 	.word	0x00200707

00400fbc <spi_reset>:
{
  400fbc:	b480      	push	{r7}
  400fbe:	b083      	sub	sp, #12
  400fc0:	af00      	add	r7, sp, #0
  400fc2:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400fc4:	687b      	ldr	r3, [r7, #4]
  400fc6:	2280      	movs	r2, #128	; 0x80
  400fc8:	601a      	str	r2, [r3, #0]
}
  400fca:	bf00      	nop
  400fcc:	370c      	adds	r7, #12
  400fce:	46bd      	mov	sp, r7
  400fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fd4:	4770      	bx	lr

00400fd6 <spi_enable>:
{
  400fd6:	b480      	push	{r7}
  400fd8:	b083      	sub	sp, #12
  400fda:	af00      	add	r7, sp, #0
  400fdc:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400fde:	687b      	ldr	r3, [r7, #4]
  400fe0:	2201      	movs	r2, #1
  400fe2:	601a      	str	r2, [r3, #0]
}
  400fe4:	bf00      	nop
  400fe6:	370c      	adds	r7, #12
  400fe8:	46bd      	mov	sp, r7
  400fea:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fee:	4770      	bx	lr

00400ff0 <spi_disable>:
{
  400ff0:	b480      	push	{r7}
  400ff2:	b083      	sub	sp, #12
  400ff4:	af00      	add	r7, sp, #0
  400ff6:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400ff8:	687b      	ldr	r3, [r7, #4]
  400ffa:	2202      	movs	r2, #2
  400ffc:	601a      	str	r2, [r3, #0]
}
  400ffe:	bf00      	nop
  401000:	370c      	adds	r7, #12
  401002:	46bd      	mov	sp, r7
  401004:	f85d 7b04 	ldr.w	r7, [sp], #4
  401008:	4770      	bx	lr

0040100a <spi_set_master_mode>:
{
  40100a:	b480      	push	{r7}
  40100c:	b083      	sub	sp, #12
  40100e:	af00      	add	r7, sp, #0
  401010:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  401012:	687b      	ldr	r3, [r7, #4]
  401014:	685b      	ldr	r3, [r3, #4]
  401016:	f043 0201 	orr.w	r2, r3, #1
  40101a:	687b      	ldr	r3, [r7, #4]
  40101c:	605a      	str	r2, [r3, #4]
}
  40101e:	bf00      	nop
  401020:	370c      	adds	r7, #12
  401022:	46bd      	mov	sp, r7
  401024:	f85d 7b04 	ldr.w	r7, [sp], #4
  401028:	4770      	bx	lr

0040102a <spi_set_fixed_peripheral_select>:
{
  40102a:	b480      	push	{r7}
  40102c:	b083      	sub	sp, #12
  40102e:	af00      	add	r7, sp, #0
  401030:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PS);
  401032:	687b      	ldr	r3, [r7, #4]
  401034:	685b      	ldr	r3, [r3, #4]
  401036:	f023 0202 	bic.w	r2, r3, #2
  40103a:	687b      	ldr	r3, [r7, #4]
  40103c:	605a      	str	r2, [r3, #4]
}
  40103e:	bf00      	nop
  401040:	370c      	adds	r7, #12
  401042:	46bd      	mov	sp, r7
  401044:	f85d 7b04 	ldr.w	r7, [sp], #4
  401048:	4770      	bx	lr

0040104a <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
  40104a:	b480      	push	{r7}
  40104c:	b083      	sub	sp, #12
  40104e:	af00      	add	r7, sp, #0
  401050:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  401052:	687b      	ldr	r3, [r7, #4]
  401054:	685b      	ldr	r3, [r3, #4]
  401056:	f043 0210 	orr.w	r2, r3, #16
  40105a:	687b      	ldr	r3, [r7, #4]
  40105c:	605a      	str	r2, [r3, #4]
}
  40105e:	bf00      	nop
  401060:	370c      	adds	r7, #12
  401062:	46bd      	mov	sp, r7
  401064:	f85d 7b04 	ldr.w	r7, [sp], #4
  401068:	4770      	bx	lr

0040106a <spi_disable_loopback>:
 * \brief Disable loopback mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
  40106a:	b480      	push	{r7}
  40106c:	b083      	sub	sp, #12
  40106e:	af00      	add	r7, sp, #0
  401070:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  401072:	687b      	ldr	r3, [r7, #4]
  401074:	685b      	ldr	r3, [r3, #4]
  401076:	f023 0280 	bic.w	r2, r3, #128	; 0x80
  40107a:	687b      	ldr	r3, [r7, #4]
  40107c:	605a      	str	r2, [r3, #4]
}
  40107e:	bf00      	nop
  401080:	370c      	adds	r7, #12
  401082:	46bd      	mov	sp, r7
  401084:	f85d 7b04 	ldr.w	r7, [sp], #4
  401088:	4770      	bx	lr
	...

0040108c <ssd1306_hard_reset>:
{
  40108c:	b580      	push	{r7, lr}
  40108e:	b082      	sub	sp, #8
  401090:	af00      	add	r7, sp, #0
	uint32_t delay_10us = 10 * (sysclk_get_cpu_hz()/1000000);
  401092:	4b0f      	ldr	r3, [pc, #60]	; (4010d0 <ssd1306_hard_reset+0x44>)
  401094:	4798      	blx	r3
  401096:	4602      	mov	r2, r0
  401098:	4b0e      	ldr	r3, [pc, #56]	; (4010d4 <ssd1306_hard_reset+0x48>)
  40109a:	fba3 2302 	umull	r2, r3, r3, r2
  40109e:	0c9a      	lsrs	r2, r3, #18
  4010a0:	4613      	mov	r3, r2
  4010a2:	009b      	lsls	r3, r3, #2
  4010a4:	4413      	add	r3, r2
  4010a6:	005b      	lsls	r3, r3, #1
  4010a8:	607b      	str	r3, [r7, #4]
	ioport_set_pin_level(SSD1306_RES_PIN, false);
  4010aa:	2100      	movs	r1, #0
  4010ac:	2051      	movs	r0, #81	; 0x51
  4010ae:	4b0a      	ldr	r3, [pc, #40]	; (4010d8 <ssd1306_hard_reset+0x4c>)
  4010b0:	4798      	blx	r3
	delay_cycles(delay_10us); // At lest 10us
  4010b2:	6878      	ldr	r0, [r7, #4]
  4010b4:	4b09      	ldr	r3, [pc, #36]	; (4010dc <ssd1306_hard_reset+0x50>)
  4010b6:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  4010b8:	2101      	movs	r1, #1
  4010ba:	2051      	movs	r0, #81	; 0x51
  4010bc:	4b06      	ldr	r3, [pc, #24]	; (4010d8 <ssd1306_hard_reset+0x4c>)
  4010be:	4798      	blx	r3
	delay_cycles(delay_10us); // At lest 10us
  4010c0:	6878      	ldr	r0, [r7, #4]
  4010c2:	4b06      	ldr	r3, [pc, #24]	; (4010dc <ssd1306_hard_reset+0x50>)
  4010c4:	4798      	blx	r3
}
  4010c6:	bf00      	nop
  4010c8:	3708      	adds	r7, #8
  4010ca:	46bd      	mov	sp, r7
  4010cc:	bd80      	pop	{r7, pc}
  4010ce:	bf00      	nop
  4010d0:	00400d39 	.word	0x00400d39
  4010d4:	431bde83 	.word	0x431bde83
  4010d8:	00400f51 	.word	0x00400f51
  4010dc:	20400001 	.word	0x20400001

004010e0 <ssd1306_display_on>:
 * \brief Turn the OLED display on
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
  4010e0:	b580      	push	{r7, lr}
  4010e2:	af00      	add	r7, sp, #0
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  4010e4:	20af      	movs	r0, #175	; 0xaf
  4010e6:	4b02      	ldr	r3, [pc, #8]	; (4010f0 <ssd1306_display_on+0x10>)
  4010e8:	4798      	blx	r3
}
  4010ea:	bf00      	nop
  4010ec:	bd80      	pop	{r7, pc}
  4010ee:	bf00      	nop
  4010f0:	00401361 	.word	0x00401361

004010f4 <ssd1306_set_contrast>:
 * \param contrast a number between 0 and 0xFF
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
  4010f4:	b580      	push	{r7, lr}
  4010f6:	b082      	sub	sp, #8
  4010f8:	af00      	add	r7, sp, #0
  4010fa:	4603      	mov	r3, r0
  4010fc:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  4010fe:	2081      	movs	r0, #129	; 0x81
  401100:	4b05      	ldr	r3, [pc, #20]	; (401118 <ssd1306_set_contrast+0x24>)
  401102:	4798      	blx	r3
	ssd1306_write_command(contrast);
  401104:	79fb      	ldrb	r3, [r7, #7]
  401106:	4618      	mov	r0, r3
  401108:	4b03      	ldr	r3, [pc, #12]	; (401118 <ssd1306_set_contrast+0x24>)
  40110a:	4798      	blx	r3
	return contrast;
  40110c:	79fb      	ldrb	r3, [r7, #7]
}
  40110e:	4618      	mov	r0, r3
  401110:	3708      	adds	r7, #8
  401112:	46bd      	mov	sp, r7
  401114:	bd80      	pop	{r7, pc}
  401116:	bf00      	nop
  401118:	00401361 	.word	0x00401361

0040111c <ssd1306_display_invert_disable>:
 *
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
  40111c:	b580      	push	{r7, lr}
  40111e:	af00      	add	r7, sp, #0
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  401120:	20a6      	movs	r0, #166	; 0xa6
  401122:	4b02      	ldr	r3, [pc, #8]	; (40112c <ssd1306_display_invert_disable+0x10>)
  401124:	4798      	blx	r3
}
  401126:	bf00      	nop
  401128:	bd80      	pop	{r7, pc}
  40112a:	bf00      	nop
  40112c:	00401361 	.word	0x00401361

00401130 <ssd1306_interface_init>:
#define SPI_MOSI_MASK 21
#define SPI_CLK_MASK 22


static void ssd1306_interface_init(void)
{
  401130:	b590      	push	{r4, r7, lr}
  401132:	b083      	sub	sp, #12
  401134:	af00      	add	r7, sp, #0
	
	ioport_set_pin_dir(SSD1306_RES_PIN, IOPORT_DIR_OUTPUT);
  401136:	2101      	movs	r1, #1
  401138:	2051      	movs	r0, #81	; 0x51
  40113a:	4b46      	ldr	r3, [pc, #280]	; (401254 <ssd1306_interface_init+0x124>)
  40113c:	4798      	blx	r3
	ioport_set_pin_dir(SSD1306_DC_PIN, IOPORT_DIR_OUTPUT);
  40113e:	2101      	movs	r1, #1
  401140:	2023      	movs	r0, #35	; 0x23
  401142:	4b44      	ldr	r3, [pc, #272]	; (401254 <ssd1306_interface_init+0x124>)
  401144:	4798      	blx	r3
	ioport_set_pin_mode(SSD1306_RES_PIN, IOPORT_MODE_PULLUP);
  401146:	2108      	movs	r1, #8
  401148:	2051      	movs	r0, #81	; 0x51
  40114a:	4b43      	ldr	r3, [pc, #268]	; (401258 <ssd1306_interface_init+0x128>)
  40114c:	4798      	blx	r3
	ioport_set_pin_mode(SSD1306_DC_PIN, IOPORT_MODE_PULLUP);
  40114e:	2108      	movs	r1, #8
  401150:	2023      	movs	r0, #35	; 0x23
  401152:	4b41      	ldr	r3, [pc, #260]	; (401258 <ssd1306_interface_init+0x128>)
  401154:	4798      	blx	r3
	ioport_enable_pin(SSD1306_DC_PIN);
  401156:	2023      	movs	r0, #35	; 0x23
  401158:	4b40      	ldr	r3, [pc, #256]	; (40125c <ssd1306_interface_init+0x12c>)
  40115a:	4798      	blx	r3
	ioport_enable_pin(SSD1306_RES_PIN);
  40115c:	2051      	movs	r0, #81	; 0x51
  40115e:	4b3f      	ldr	r3, [pc, #252]	; (40125c <ssd1306_interface_init+0x12c>)
  401160:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_DC_PIN, true);
  401162:	2101      	movs	r1, #1
  401164:	2023      	movs	r0, #35	; 0x23
  401166:	4b3e      	ldr	r3, [pc, #248]	; (401260 <ssd1306_interface_init+0x130>)
  401168:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  40116a:	2101      	movs	r1, #1
  40116c:	2051      	movs	r0, #81	; 0x51
  40116e:	4b3c      	ldr	r3, [pc, #240]	; (401260 <ssd1306_interface_init+0x130>)
  401170:	4798      	blx	r3
	
	
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  401172:	2300      	movs	r3, #0
  401174:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401178:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40117c:	4839      	ldr	r0, [pc, #228]	; (401264 <ssd1306_interface_init+0x134>)
  40117e:	4c3a      	ldr	r4, [pc, #232]	; (401268 <ssd1306_interface_init+0x138>)
  401180:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  401182:	2300      	movs	r3, #0
  401184:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401188:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40118c:	4835      	ldr	r0, [pc, #212]	; (401264 <ssd1306_interface_init+0x134>)
  40118e:	4c36      	ldr	r4, [pc, #216]	; (401268 <ssd1306_interface_init+0x138>)
  401190:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  401192:	2300      	movs	r3, #0
  401194:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  401198:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40119c:	4831      	ldr	r0, [pc, #196]	; (401264 <ssd1306_interface_init+0x134>)
  40119e:	4c32      	ldr	r4, [pc, #200]	; (401268 <ssd1306_interface_init+0x138>)
  4011a0:	47a0      	blx	r4
	
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4011a2:	2300      	movs	r3, #0
  4011a4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4011a8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4011ac:	482d      	ldr	r0, [pc, #180]	; (401264 <ssd1306_interface_init+0x134>)
  4011ae:	4c2e      	ldr	r4, [pc, #184]	; (401268 <ssd1306_interface_init+0x138>)
  4011b0:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4011b2:	2300      	movs	r3, #0
  4011b4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4011b8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4011bc:	4829      	ldr	r0, [pc, #164]	; (401264 <ssd1306_interface_init+0x134>)
  4011be:	4c2a      	ldr	r4, [pc, #168]	; (401268 <ssd1306_interface_init+0x138>)
  4011c0:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4011c2:	2300      	movs	r3, #0
  4011c4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4011c8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4011cc:	4825      	ldr	r0, [pc, #148]	; (401264 <ssd1306_interface_init+0x134>)
  4011ce:	4c26      	ldr	r4, [pc, #152]	; (401268 <ssd1306_interface_init+0x138>)
  4011d0:	47a0      	blx	r4
		
		spi_disable(SPI0);
  4011d2:	4826      	ldr	r0, [pc, #152]	; (40126c <ssd1306_interface_init+0x13c>)
  4011d4:	4b26      	ldr	r3, [pc, #152]	; (401270 <ssd1306_interface_init+0x140>)
  4011d6:	4798      	blx	r3
		spi_reset(SPI0);
  4011d8:	4824      	ldr	r0, [pc, #144]	; (40126c <ssd1306_interface_init+0x13c>)
  4011da:	4b26      	ldr	r3, [pc, #152]	; (401274 <ssd1306_interface_init+0x144>)
  4011dc:	4798      	blx	r3
		spi_set_master_mode(SPI0);
  4011de:	4823      	ldr	r0, [pc, #140]	; (40126c <ssd1306_interface_init+0x13c>)
  4011e0:	4b25      	ldr	r3, [pc, #148]	; (401278 <ssd1306_interface_init+0x148>)
  4011e2:	4798      	blx	r3
		//spi_set_transfer_delay(SPI0, 1, 40, 30);
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  4011e4:	2208      	movs	r2, #8
  4011e6:	2101      	movs	r1, #1
  4011e8:	4820      	ldr	r0, [pc, #128]	; (40126c <ssd1306_interface_init+0x13c>)
  4011ea:	4b24      	ldr	r3, [pc, #144]	; (40127c <ssd1306_interface_init+0x14c>)
  4011ec:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  4011ee:	2200      	movs	r2, #0
  4011f0:	2101      	movs	r1, #1
  4011f2:	481e      	ldr	r0, [pc, #120]	; (40126c <ssd1306_interface_init+0x13c>)
  4011f4:	4b22      	ldr	r3, [pc, #136]	; (401280 <ssd1306_interface_init+0x150>)
  4011f6:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  4011f8:	2200      	movs	r2, #0
  4011fa:	2101      	movs	r1, #1
  4011fc:	481b      	ldr	r0, [pc, #108]	; (40126c <ssd1306_interface_init+0x13c>)
  4011fe:	4b21      	ldr	r3, [pc, #132]	; (401284 <ssd1306_interface_init+0x154>)
  401200:	4798      	blx	r3
		spi_set_fixed_peripheral_select(SPI0);
  401202:	481a      	ldr	r0, [pc, #104]	; (40126c <ssd1306_interface_init+0x13c>)
  401204:	4b20      	ldr	r3, [pc, #128]	; (401288 <ssd1306_interface_init+0x158>)
  401206:	4798      	blx	r3
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  401208:	2200      	movs	r2, #0
  40120a:	2101      	movs	r1, #1
  40120c:	4817      	ldr	r0, [pc, #92]	; (40126c <ssd1306_interface_init+0x13c>)
  40120e:	4b1f      	ldr	r3, [pc, #124]	; (40128c <ssd1306_interface_init+0x15c>)
  401210:	4798      	blx	r3
		spi_disable_loopback(SPI0);
  401212:	4816      	ldr	r0, [pc, #88]	; (40126c <ssd1306_interface_init+0x13c>)
  401214:	4b1e      	ldr	r3, [pc, #120]	; (401290 <ssd1306_interface_init+0x160>)
  401216:	4798      	blx	r3

		spi_disable_mode_fault_detect(SPI0);
  401218:	4814      	ldr	r0, [pc, #80]	; (40126c <ssd1306_interface_init+0x13c>)
  40121a:	4b1e      	ldr	r3, [pc, #120]	; (401294 <ssd1306_interface_init+0x164>)
  40121c:	4798      	blx	r3
		int div = spi_calc_baudrate_div(1000000, sysclk_get_peripheral_hz());
  40121e:	4b1e      	ldr	r3, [pc, #120]	; (401298 <ssd1306_interface_init+0x168>)
  401220:	4798      	blx	r3
  401222:	4603      	mov	r3, r0
  401224:	4619      	mov	r1, r3
  401226:	481d      	ldr	r0, [pc, #116]	; (40129c <ssd1306_interface_init+0x16c>)
  401228:	4b1d      	ldr	r3, [pc, #116]	; (4012a0 <ssd1306_interface_init+0x170>)
  40122a:	4798      	blx	r3
  40122c:	4603      	mov	r3, r0
  40122e:	607b      	str	r3, [r7, #4]
		spi_set_baudrate_div(SPI0,1, div);
  401230:	687b      	ldr	r3, [r7, #4]
  401232:	b2db      	uxtb	r3, r3
  401234:	461a      	mov	r2, r3
  401236:	2101      	movs	r1, #1
  401238:	480c      	ldr	r0, [pc, #48]	; (40126c <ssd1306_interface_init+0x13c>)
  40123a:	4b1a      	ldr	r3, [pc, #104]	; (4012a4 <ssd1306_interface_init+0x174>)
  40123c:	4798      	blx	r3
		spi_enable_clock(SPI0);
  40123e:	480b      	ldr	r0, [pc, #44]	; (40126c <ssd1306_interface_init+0x13c>)
  401240:	4b19      	ldr	r3, [pc, #100]	; (4012a8 <ssd1306_interface_init+0x178>)
  401242:	4798      	blx	r3
		
		spi_enable(SPI0);
  401244:	4809      	ldr	r0, [pc, #36]	; (40126c <ssd1306_interface_init+0x13c>)
  401246:	4b19      	ldr	r3, [pc, #100]	; (4012ac <ssd1306_interface_init+0x17c>)
  401248:	4798      	blx	r3
}
  40124a:	bf00      	nop
  40124c:	370c      	adds	r7, #12
  40124e:	46bd      	mov	sp, r7
  401250:	bd90      	pop	{r4, r7, pc}
  401252:	bf00      	nop
  401254:	00400ec9 	.word	0x00400ec9
  401258:	00400dad 	.word	0x00400dad
  40125c:	00400d61 	.word	0x00400d61
  401260:	00400f51 	.word	0x00400f51
  401264:	400e1400 	.word	0x400e1400
  401268:	00401f11 	.word	0x00401f11
  40126c:	40008000 	.word	0x40008000
  401270:	00400ff1 	.word	0x00400ff1
  401274:	00400fbd 	.word	0x00400fbd
  401278:	0040100b 	.word	0x0040100b
  40127c:	00400525 	.word	0x00400525
  401280:	00400485 	.word	0x00400485
  401284:	004004d5 	.word	0x004004d5
  401288:	0040102b 	.word	0x0040102b
  40128c:	004005cb 	.word	0x004005cb
  401290:	0040106b 	.word	0x0040106b
  401294:	0040104b 	.word	0x0040104b
  401298:	00400d4d 	.word	0x00400d4d
  40129c:	000f4240 	.word	0x000f4240
  4012a0:	00400615 	.word	0x00400615
  4012a4:	00400651 	.word	0x00400651
  4012a8:	00400395 	.word	0x00400395
  4012ac:	00400fd7 	.word	0x00400fd7

004012b0 <ssd1306_init>:
 a
 a
 a
 */
void ssd1306_init(void)
{
  4012b0:	b580      	push	{r7, lr}
  4012b2:	af00      	add	r7, sp, #0
	// Initialize delay routine
	delay_init();

	// Initialize the interface
	ssd1306_interface_init();
  4012b4:	4b23      	ldr	r3, [pc, #140]	; (401344 <ssd1306_init+0x94>)
  4012b6:	4798      	blx	r3

	// Do a hard reset of the OLED display controller
	ssd1306_hard_reset();
  4012b8:	4b23      	ldr	r3, [pc, #140]	; (401348 <ssd1306_init+0x98>)
  4012ba:	4798      	blx	r3

	// Set the reset pin to the default state
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  4012bc:	2101      	movs	r1, #1
  4012be:	2051      	movs	r0, #81	; 0x51
  4012c0:	4b22      	ldr	r3, [pc, #136]	; (40134c <ssd1306_init+0x9c>)
  4012c2:	4798      	blx	r3
	
	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  4012c4:	20a8      	movs	r0, #168	; 0xa8
  4012c6:	4b22      	ldr	r3, [pc, #136]	; (401350 <ssd1306_init+0xa0>)
  4012c8:	4798      	blx	r3
	ssd1306_write_command(0x1F);
  4012ca:	201f      	movs	r0, #31
  4012cc:	4b20      	ldr	r3, [pc, #128]	; (401350 <ssd1306_init+0xa0>)
  4012ce:	4798      	blx	r3

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  4012d0:	20d3      	movs	r0, #211	; 0xd3
  4012d2:	4b1f      	ldr	r3, [pc, #124]	; (401350 <ssd1306_init+0xa0>)
  4012d4:	4798      	blx	r3
	ssd1306_write_command(0x00);
  4012d6:	2000      	movs	r0, #0
  4012d8:	4b1d      	ldr	r3, [pc, #116]	; (401350 <ssd1306_init+0xa0>)
  4012da:	4798      	blx	r3

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  4012dc:	2040      	movs	r0, #64	; 0x40
  4012de:	4b1c      	ldr	r3, [pc, #112]	; (401350 <ssd1306_init+0xa0>)
  4012e0:	4798      	blx	r3

	// Set Column Address 0 Mapped to SEG0
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  4012e2:	20a1      	movs	r0, #161	; 0xa1
  4012e4:	4b1a      	ldr	r3, [pc, #104]	; (401350 <ssd1306_init+0xa0>)
  4012e6:	4798      	blx	r3

	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  4012e8:	20c8      	movs	r0, #200	; 0xc8
  4012ea:	4b19      	ldr	r3, [pc, #100]	; (401350 <ssd1306_init+0xa0>)
  4012ec:	4798      	blx	r3

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  4012ee:	20da      	movs	r0, #218	; 0xda
  4012f0:	4b17      	ldr	r3, [pc, #92]	; (401350 <ssd1306_init+0xa0>)
  4012f2:	4798      	blx	r3
	ssd1306_write_command(0x02);
  4012f4:	2002      	movs	r0, #2
  4012f6:	4b16      	ldr	r3, [pc, #88]	; (401350 <ssd1306_init+0xa0>)
  4012f8:	4798      	blx	r3

	ssd1306_set_contrast(0x8F);
  4012fa:	208f      	movs	r0, #143	; 0x8f
  4012fc:	4b15      	ldr	r3, [pc, #84]	; (401354 <ssd1306_init+0xa4>)
  4012fe:	4798      	blx	r3

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  401300:	20a4      	movs	r0, #164	; 0xa4
  401302:	4b13      	ldr	r3, [pc, #76]	; (401350 <ssd1306_init+0xa0>)
  401304:	4798      	blx	r3

	ssd1306_display_invert_disable();
  401306:	4b14      	ldr	r3, [pc, #80]	; (401358 <ssd1306_init+0xa8>)
  401308:	4798      	blx	r3

	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  40130a:	20d5      	movs	r0, #213	; 0xd5
  40130c:	4b10      	ldr	r3, [pc, #64]	; (401350 <ssd1306_init+0xa0>)
  40130e:	4798      	blx	r3
	ssd1306_write_command(0x80);
  401310:	2080      	movs	r0, #128	; 0x80
  401312:	4b0f      	ldr	r3, [pc, #60]	; (401350 <ssd1306_init+0xa0>)
  401314:	4798      	blx	r3

	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  401316:	208d      	movs	r0, #141	; 0x8d
  401318:	4b0d      	ldr	r3, [pc, #52]	; (401350 <ssd1306_init+0xa0>)
  40131a:	4798      	blx	r3
	ssd1306_write_command(0x14);
  40131c:	2014      	movs	r0, #20
  40131e:	4b0c      	ldr	r3, [pc, #48]	; (401350 <ssd1306_init+0xa0>)
  401320:	4798      	blx	r3

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  401322:	20db      	movs	r0, #219	; 0xdb
  401324:	4b0a      	ldr	r3, [pc, #40]	; (401350 <ssd1306_init+0xa0>)
  401326:	4798      	blx	r3
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  401328:	2040      	movs	r0, #64	; 0x40
  40132a:	4b09      	ldr	r3, [pc, #36]	; (401350 <ssd1306_init+0xa0>)
  40132c:	4798      	blx	r3

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  40132e:	20d9      	movs	r0, #217	; 0xd9
  401330:	4b07      	ldr	r3, [pc, #28]	; (401350 <ssd1306_init+0xa0>)
  401332:	4798      	blx	r3
	ssd1306_write_command(0xF1);
  401334:	20f1      	movs	r0, #241	; 0xf1
  401336:	4b06      	ldr	r3, [pc, #24]	; (401350 <ssd1306_init+0xa0>)
  401338:	4798      	blx	r3

	
	ssd1306_display_on();
  40133a:	4b08      	ldr	r3, [pc, #32]	; (40135c <ssd1306_init+0xac>)
  40133c:	4798      	blx	r3
}
  40133e:	bf00      	nop
  401340:	bd80      	pop	{r7, pc}
  401342:	bf00      	nop
  401344:	00401131 	.word	0x00401131
  401348:	0040108d 	.word	0x0040108d
  40134c:	00400f51 	.word	0x00400f51
  401350:	00401361 	.word	0x00401361
  401354:	004010f5 	.word	0x004010f5
  401358:	0040111d 	.word	0x0040111d
  40135c:	004010e1 	.word	0x004010e1

00401360 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  401360:	b5f0      	push	{r4, r5, r6, r7, lr}
  401362:	b083      	sub	sp, #12
  401364:	af00      	add	r7, sp, #0
  401366:	4603      	mov	r3, r0
  401368:	71fb      	strb	r3, [r7, #7]
	ioport_set_pin_level(SSD1306_DC_PIN, false);
  40136a:	2100      	movs	r1, #0
  40136c:	2023      	movs	r0, #35	; 0x23
  40136e:	4b1c      	ldr	r3, [pc, #112]	; (4013e0 <ssd1306_write_command+0x80>)
  401370:	4798      	blx	r3
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  401372:	2101      	movs	r1, #1
  401374:	481b      	ldr	r0, [pc, #108]	; (4013e4 <ssd1306_write_command+0x84>)
  401376:	4b1c      	ldr	r3, [pc, #112]	; (4013e8 <ssd1306_write_command+0x88>)
  401378:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  40137a:	79fb      	ldrb	r3, [r7, #7]
  40137c:	b299      	uxth	r1, r3
  40137e:	2301      	movs	r3, #1
  401380:	2201      	movs	r2, #1
  401382:	4818      	ldr	r0, [pc, #96]	; (4013e4 <ssd1306_write_command+0x84>)
  401384:	4c19      	ldr	r4, [pc, #100]	; (4013ec <ssd1306_write_command+0x8c>)
  401386:	47a0      	blx	r4
	delay_us(10);
  401388:	4b19      	ldr	r3, [pc, #100]	; (4013f0 <ssd1306_write_command+0x90>)
  40138a:	4798      	blx	r3
  40138c:	4603      	mov	r3, r0
  40138e:	4619      	mov	r1, r3
  401390:	f04f 0200 	mov.w	r2, #0
  401394:	460b      	mov	r3, r1
  401396:	4614      	mov	r4, r2
  401398:	00a6      	lsls	r6, r4, #2
  40139a:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  40139e:	009d      	lsls	r5, r3, #2
  4013a0:	462b      	mov	r3, r5
  4013a2:	4634      	mov	r4, r6
  4013a4:	185b      	adds	r3, r3, r1
  4013a6:	eb44 0402 	adc.w	r4, r4, r2
  4013aa:	18db      	adds	r3, r3, r3
  4013ac:	eb44 0404 	adc.w	r4, r4, r4
  4013b0:	4619      	mov	r1, r3
  4013b2:	4622      	mov	r2, r4
  4013b4:	4b0f      	ldr	r3, [pc, #60]	; (4013f4 <ssd1306_write_command+0x94>)
  4013b6:	f04f 0400 	mov.w	r4, #0
  4013ba:	18cd      	adds	r5, r1, r3
  4013bc:	eb42 0604 	adc.w	r6, r2, r4
  4013c0:	4628      	mov	r0, r5
  4013c2:	4631      	mov	r1, r6
  4013c4:	4c0c      	ldr	r4, [pc, #48]	; (4013f8 <ssd1306_write_command+0x98>)
  4013c6:	4a0d      	ldr	r2, [pc, #52]	; (4013fc <ssd1306_write_command+0x9c>)
  4013c8:	f04f 0300 	mov.w	r3, #0
  4013cc:	47a0      	blx	r4
  4013ce:	4603      	mov	r3, r0
  4013d0:	460c      	mov	r4, r1
  4013d2:	4618      	mov	r0, r3
  4013d4:	4b0a      	ldr	r3, [pc, #40]	; (401400 <ssd1306_write_command+0xa0>)
  4013d6:	4798      	blx	r3
}
  4013d8:	bf00      	nop
  4013da:	370c      	adds	r7, #12
  4013dc:	46bd      	mov	sp, r7
  4013de:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4013e0:	00400f51 	.word	0x00400f51
  4013e4:	40008000 	.word	0x40008000
  4013e8:	004003d1 	.word	0x004003d1
  4013ec:	00400405 	.word	0x00400405
  4013f0:	00400d39 	.word	0x00400d39
  4013f4:	005a83df 	.word	0x005a83df
  4013f8:	004031c9 	.word	0x004031c9
  4013fc:	005a83e0 	.word	0x005a83e0
  401400:	20400001 	.word	0x20400001

00401404 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  401404:	b5f0      	push	{r4, r5, r6, r7, lr}
  401406:	b083      	sub	sp, #12
  401408:	af00      	add	r7, sp, #0
  40140a:	4603      	mov	r3, r0
  40140c:	71fb      	strb	r3, [r7, #7]
	ioport_set_pin_level(SSD1306_DC_PIN, true);
  40140e:	2101      	movs	r1, #1
  401410:	2023      	movs	r0, #35	; 0x23
  401412:	4b1c      	ldr	r3, [pc, #112]	; (401484 <ssd1306_write_data+0x80>)
  401414:	4798      	blx	r3
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  401416:	2101      	movs	r1, #1
  401418:	481b      	ldr	r0, [pc, #108]	; (401488 <ssd1306_write_data+0x84>)
  40141a:	4b1c      	ldr	r3, [pc, #112]	; (40148c <ssd1306_write_data+0x88>)
  40141c:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  40141e:	79fb      	ldrb	r3, [r7, #7]
  401420:	b299      	uxth	r1, r3
  401422:	2301      	movs	r3, #1
  401424:	2201      	movs	r2, #1
  401426:	4818      	ldr	r0, [pc, #96]	; (401488 <ssd1306_write_data+0x84>)
  401428:	4c19      	ldr	r4, [pc, #100]	; (401490 <ssd1306_write_data+0x8c>)
  40142a:	47a0      	blx	r4
	delay_us(10);
  40142c:	4b19      	ldr	r3, [pc, #100]	; (401494 <ssd1306_write_data+0x90>)
  40142e:	4798      	blx	r3
  401430:	4603      	mov	r3, r0
  401432:	4619      	mov	r1, r3
  401434:	f04f 0200 	mov.w	r2, #0
  401438:	460b      	mov	r3, r1
  40143a:	4614      	mov	r4, r2
  40143c:	00a6      	lsls	r6, r4, #2
  40143e:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  401442:	009d      	lsls	r5, r3, #2
  401444:	462b      	mov	r3, r5
  401446:	4634      	mov	r4, r6
  401448:	185b      	adds	r3, r3, r1
  40144a:	eb44 0402 	adc.w	r4, r4, r2
  40144e:	18db      	adds	r3, r3, r3
  401450:	eb44 0404 	adc.w	r4, r4, r4
  401454:	4619      	mov	r1, r3
  401456:	4622      	mov	r2, r4
  401458:	4b0f      	ldr	r3, [pc, #60]	; (401498 <ssd1306_write_data+0x94>)
  40145a:	f04f 0400 	mov.w	r4, #0
  40145e:	18cd      	adds	r5, r1, r3
  401460:	eb42 0604 	adc.w	r6, r2, r4
  401464:	4628      	mov	r0, r5
  401466:	4631      	mov	r1, r6
  401468:	4c0c      	ldr	r4, [pc, #48]	; (40149c <ssd1306_write_data+0x98>)
  40146a:	4a0d      	ldr	r2, [pc, #52]	; (4014a0 <ssd1306_write_data+0x9c>)
  40146c:	f04f 0300 	mov.w	r3, #0
  401470:	47a0      	blx	r4
  401472:	4603      	mov	r3, r0
  401474:	460c      	mov	r4, r1
  401476:	4618      	mov	r0, r3
  401478:	4b0a      	ldr	r3, [pc, #40]	; (4014a4 <ssd1306_write_data+0xa0>)
  40147a:	4798      	blx	r3
}
  40147c:	bf00      	nop
  40147e:	370c      	adds	r7, #12
  401480:	46bd      	mov	sp, r7
  401482:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401484:	00400f51 	.word	0x00400f51
  401488:	40008000 	.word	0x40008000
  40148c:	004003d1 	.word	0x004003d1
  401490:	00400405 	.word	0x00400405
  401494:	00400d39 	.word	0x00400d39
  401498:	005a83df 	.word	0x005a83df
  40149c:	004031c9 	.word	0x004031c9
  4014a0:	005a83e0 	.word	0x005a83e0
  4014a4:	20400001 	.word	0x20400001

004014a8 <osc_enable>:
{
  4014a8:	b580      	push	{r7, lr}
  4014aa:	b082      	sub	sp, #8
  4014ac:	af00      	add	r7, sp, #0
  4014ae:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4014b0:	687b      	ldr	r3, [r7, #4]
  4014b2:	2b07      	cmp	r3, #7
  4014b4:	d831      	bhi.n	40151a <osc_enable+0x72>
  4014b6:	a201      	add	r2, pc, #4	; (adr r2, 4014bc <osc_enable+0x14>)
  4014b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4014bc:	00401519 	.word	0x00401519
  4014c0:	004014dd 	.word	0x004014dd
  4014c4:	004014e5 	.word	0x004014e5
  4014c8:	004014ed 	.word	0x004014ed
  4014cc:	004014f5 	.word	0x004014f5
  4014d0:	004014fd 	.word	0x004014fd
  4014d4:	00401505 	.word	0x00401505
  4014d8:	0040150f 	.word	0x0040150f
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4014dc:	2000      	movs	r0, #0
  4014de:	4b11      	ldr	r3, [pc, #68]	; (401524 <osc_enable+0x7c>)
  4014e0:	4798      	blx	r3
		break;
  4014e2:	e01a      	b.n	40151a <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4014e4:	2001      	movs	r0, #1
  4014e6:	4b0f      	ldr	r3, [pc, #60]	; (401524 <osc_enable+0x7c>)
  4014e8:	4798      	blx	r3
		break;
  4014ea:	e016      	b.n	40151a <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4014ec:	2000      	movs	r0, #0
  4014ee:	4b0e      	ldr	r3, [pc, #56]	; (401528 <osc_enable+0x80>)
  4014f0:	4798      	blx	r3
		break;
  4014f2:	e012      	b.n	40151a <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4014f4:	2010      	movs	r0, #16
  4014f6:	4b0c      	ldr	r3, [pc, #48]	; (401528 <osc_enable+0x80>)
  4014f8:	4798      	blx	r3
		break;
  4014fa:	e00e      	b.n	40151a <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4014fc:	2020      	movs	r0, #32
  4014fe:	4b0a      	ldr	r3, [pc, #40]	; (401528 <osc_enable+0x80>)
  401500:	4798      	blx	r3
		break;
  401502:	e00a      	b.n	40151a <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  401504:	213e      	movs	r1, #62	; 0x3e
  401506:	2000      	movs	r0, #0
  401508:	4b08      	ldr	r3, [pc, #32]	; (40152c <osc_enable+0x84>)
  40150a:	4798      	blx	r3
		break;
  40150c:	e005      	b.n	40151a <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  40150e:	213e      	movs	r1, #62	; 0x3e
  401510:	2001      	movs	r0, #1
  401512:	4b06      	ldr	r3, [pc, #24]	; (40152c <osc_enable+0x84>)
  401514:	4798      	blx	r3
		break;
  401516:	e000      	b.n	40151a <osc_enable+0x72>
		break;
  401518:	bf00      	nop
}
  40151a:	bf00      	nop
  40151c:	3708      	adds	r7, #8
  40151e:	46bd      	mov	sp, r7
  401520:	bd80      	pop	{r7, pc}
  401522:	bf00      	nop
  401524:	0040237d 	.word	0x0040237d
  401528:	004023e9 	.word	0x004023e9
  40152c:	00402459 	.word	0x00402459

00401530 <osc_is_ready>:
{
  401530:	b580      	push	{r7, lr}
  401532:	b082      	sub	sp, #8
  401534:	af00      	add	r7, sp, #0
  401536:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401538:	687b      	ldr	r3, [r7, #4]
  40153a:	2b07      	cmp	r3, #7
  40153c:	d826      	bhi.n	40158c <osc_is_ready+0x5c>
  40153e:	a201      	add	r2, pc, #4	; (adr r2, 401544 <osc_is_ready+0x14>)
  401540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401544:	00401565 	.word	0x00401565
  401548:	00401569 	.word	0x00401569
  40154c:	00401569 	.word	0x00401569
  401550:	0040157b 	.word	0x0040157b
  401554:	0040157b 	.word	0x0040157b
  401558:	0040157b 	.word	0x0040157b
  40155c:	0040157b 	.word	0x0040157b
  401560:	0040157b 	.word	0x0040157b
		return 1;
  401564:	2301      	movs	r3, #1
  401566:	e012      	b.n	40158e <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  401568:	4b0b      	ldr	r3, [pc, #44]	; (401598 <osc_is_ready+0x68>)
  40156a:	4798      	blx	r3
  40156c:	4603      	mov	r3, r0
  40156e:	2b00      	cmp	r3, #0
  401570:	bf14      	ite	ne
  401572:	2301      	movne	r3, #1
  401574:	2300      	moveq	r3, #0
  401576:	b2db      	uxtb	r3, r3
  401578:	e009      	b.n	40158e <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  40157a:	4b08      	ldr	r3, [pc, #32]	; (40159c <osc_is_ready+0x6c>)
  40157c:	4798      	blx	r3
  40157e:	4603      	mov	r3, r0
  401580:	2b00      	cmp	r3, #0
  401582:	bf14      	ite	ne
  401584:	2301      	movne	r3, #1
  401586:	2300      	moveq	r3, #0
  401588:	b2db      	uxtb	r3, r3
  40158a:	e000      	b.n	40158e <osc_is_ready+0x5e>
	return 0;
  40158c:	2300      	movs	r3, #0
}
  40158e:	4618      	mov	r0, r3
  401590:	3708      	adds	r7, #8
  401592:	46bd      	mov	sp, r7
  401594:	bd80      	pop	{r7, pc}
  401596:	bf00      	nop
  401598:	004023b5 	.word	0x004023b5
  40159c:	004024d1 	.word	0x004024d1

004015a0 <osc_get_rate>:
{
  4015a0:	b480      	push	{r7}
  4015a2:	b083      	sub	sp, #12
  4015a4:	af00      	add	r7, sp, #0
  4015a6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4015a8:	687b      	ldr	r3, [r7, #4]
  4015aa:	2b07      	cmp	r3, #7
  4015ac:	d825      	bhi.n	4015fa <osc_get_rate+0x5a>
  4015ae:	a201      	add	r2, pc, #4	; (adr r2, 4015b4 <osc_get_rate+0x14>)
  4015b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4015b4:	004015d5 	.word	0x004015d5
  4015b8:	004015db 	.word	0x004015db
  4015bc:	004015e1 	.word	0x004015e1
  4015c0:	004015e7 	.word	0x004015e7
  4015c4:	004015eb 	.word	0x004015eb
  4015c8:	004015ef 	.word	0x004015ef
  4015cc:	004015f3 	.word	0x004015f3
  4015d0:	004015f7 	.word	0x004015f7
		return OSC_SLCK_32K_RC_HZ;
  4015d4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4015d8:	e010      	b.n	4015fc <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4015da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4015de:	e00d      	b.n	4015fc <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4015e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4015e4:	e00a      	b.n	4015fc <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4015e6:	4b08      	ldr	r3, [pc, #32]	; (401608 <osc_get_rate+0x68>)
  4015e8:	e008      	b.n	4015fc <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4015ea:	4b08      	ldr	r3, [pc, #32]	; (40160c <osc_get_rate+0x6c>)
  4015ec:	e006      	b.n	4015fc <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4015ee:	4b08      	ldr	r3, [pc, #32]	; (401610 <osc_get_rate+0x70>)
  4015f0:	e004      	b.n	4015fc <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4015f2:	4b07      	ldr	r3, [pc, #28]	; (401610 <osc_get_rate+0x70>)
  4015f4:	e002      	b.n	4015fc <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4015f6:	4b06      	ldr	r3, [pc, #24]	; (401610 <osc_get_rate+0x70>)
  4015f8:	e000      	b.n	4015fc <osc_get_rate+0x5c>
	return 0;
  4015fa:	2300      	movs	r3, #0
}
  4015fc:	4618      	mov	r0, r3
  4015fe:	370c      	adds	r7, #12
  401600:	46bd      	mov	sp, r7
  401602:	f85d 7b04 	ldr.w	r7, [sp], #4
  401606:	4770      	bx	lr
  401608:	003d0900 	.word	0x003d0900
  40160c:	007a1200 	.word	0x007a1200
  401610:	00b71b00 	.word	0x00b71b00

00401614 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  401614:	b580      	push	{r7, lr}
  401616:	b082      	sub	sp, #8
  401618:	af00      	add	r7, sp, #0
  40161a:	4603      	mov	r3, r0
  40161c:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40161e:	bf00      	nop
  401620:	79fb      	ldrb	r3, [r7, #7]
  401622:	4618      	mov	r0, r3
  401624:	4b05      	ldr	r3, [pc, #20]	; (40163c <osc_wait_ready+0x28>)
  401626:	4798      	blx	r3
  401628:	4603      	mov	r3, r0
  40162a:	f083 0301 	eor.w	r3, r3, #1
  40162e:	b2db      	uxtb	r3, r3
  401630:	2b00      	cmp	r3, #0
  401632:	d1f5      	bne.n	401620 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  401634:	bf00      	nop
  401636:	3708      	adds	r7, #8
  401638:	46bd      	mov	sp, r7
  40163a:	bd80      	pop	{r7, pc}
  40163c:	00401531 	.word	0x00401531

00401640 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  401640:	b580      	push	{r7, lr}
  401642:	b086      	sub	sp, #24
  401644:	af00      	add	r7, sp, #0
  401646:	60f8      	str	r0, [r7, #12]
  401648:	607a      	str	r2, [r7, #4]
  40164a:	603b      	str	r3, [r7, #0]
  40164c:	460b      	mov	r3, r1
  40164e:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  401650:	687b      	ldr	r3, [r7, #4]
  401652:	2b00      	cmp	r3, #0
  401654:	d107      	bne.n	401666 <pll_config_init+0x26>
  401656:	683b      	ldr	r3, [r7, #0]
  401658:	2b00      	cmp	r3, #0
  40165a:	d104      	bne.n	401666 <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  40165c:	68fb      	ldr	r3, [r7, #12]
  40165e:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  401662:	601a      	str	r2, [r3, #0]
  401664:	e019      	b.n	40169a <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  401666:	7afb      	ldrb	r3, [r7, #11]
  401668:	4618      	mov	r0, r3
  40166a:	4b0e      	ldr	r3, [pc, #56]	; (4016a4 <pll_config_init+0x64>)
  40166c:	4798      	blx	r3
  40166e:	4602      	mov	r2, r0
  401670:	687b      	ldr	r3, [r7, #4]
  401672:	fbb2 f3f3 	udiv	r3, r2, r3
  401676:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  401678:	697b      	ldr	r3, [r7, #20]
  40167a:	683a      	ldr	r2, [r7, #0]
  40167c:	fb02 f303 	mul.w	r3, r2, r3
  401680:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  401682:	683b      	ldr	r3, [r7, #0]
  401684:	3b01      	subs	r3, #1
  401686:	041a      	lsls	r2, r3, #16
  401688:	4b07      	ldr	r3, [pc, #28]	; (4016a8 <pll_config_init+0x68>)
  40168a:	4013      	ands	r3, r2
  40168c:	687a      	ldr	r2, [r7, #4]
  40168e:	b2d2      	uxtb	r2, r2
  401690:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  401692:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  401696:	68fb      	ldr	r3, [r7, #12]
  401698:	601a      	str	r2, [r3, #0]
	}
}
  40169a:	bf00      	nop
  40169c:	3718      	adds	r7, #24
  40169e:	46bd      	mov	sp, r7
  4016a0:	bd80      	pop	{r7, pc}
  4016a2:	bf00      	nop
  4016a4:	004015a1 	.word	0x004015a1
  4016a8:	07ff0000 	.word	0x07ff0000

004016ac <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4016ac:	b580      	push	{r7, lr}
  4016ae:	b082      	sub	sp, #8
  4016b0:	af00      	add	r7, sp, #0
  4016b2:	6078      	str	r0, [r7, #4]
  4016b4:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4016b6:	683b      	ldr	r3, [r7, #0]
  4016b8:	2b00      	cmp	r3, #0
  4016ba:	d108      	bne.n	4016ce <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4016bc:	4b09      	ldr	r3, [pc, #36]	; (4016e4 <pll_enable+0x38>)
  4016be:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4016c0:	4a09      	ldr	r2, [pc, #36]	; (4016e8 <pll_enable+0x3c>)
  4016c2:	687b      	ldr	r3, [r7, #4]
  4016c4:	681b      	ldr	r3, [r3, #0]
  4016c6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4016ca:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4016cc:	e005      	b.n	4016da <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4016ce:	4a06      	ldr	r2, [pc, #24]	; (4016e8 <pll_enable+0x3c>)
  4016d0:	687b      	ldr	r3, [r7, #4]
  4016d2:	681b      	ldr	r3, [r3, #0]
  4016d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4016d8:	61d3      	str	r3, [r2, #28]
}
  4016da:	bf00      	nop
  4016dc:	3708      	adds	r7, #8
  4016de:	46bd      	mov	sp, r7
  4016e0:	bd80      	pop	{r7, pc}
  4016e2:	bf00      	nop
  4016e4:	004024ed 	.word	0x004024ed
  4016e8:	400e0600 	.word	0x400e0600

004016ec <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4016ec:	b580      	push	{r7, lr}
  4016ee:	b082      	sub	sp, #8
  4016f0:	af00      	add	r7, sp, #0
  4016f2:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4016f4:	687b      	ldr	r3, [r7, #4]
  4016f6:	2b00      	cmp	r3, #0
  4016f8:	d103      	bne.n	401702 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4016fa:	4b05      	ldr	r3, [pc, #20]	; (401710 <pll_is_locked+0x24>)
  4016fc:	4798      	blx	r3
  4016fe:	4603      	mov	r3, r0
  401700:	e002      	b.n	401708 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  401702:	4b04      	ldr	r3, [pc, #16]	; (401714 <pll_is_locked+0x28>)
  401704:	4798      	blx	r3
  401706:	4603      	mov	r3, r0
	}
}
  401708:	4618      	mov	r0, r3
  40170a:	3708      	adds	r7, #8
  40170c:	46bd      	mov	sp, r7
  40170e:	bd80      	pop	{r7, pc}
  401710:	00402509 	.word	0x00402509
  401714:	00402525 	.word	0x00402525

00401718 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  401718:	b580      	push	{r7, lr}
  40171a:	b082      	sub	sp, #8
  40171c:	af00      	add	r7, sp, #0
  40171e:	4603      	mov	r3, r0
  401720:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  401722:	79fb      	ldrb	r3, [r7, #7]
  401724:	3b03      	subs	r3, #3
  401726:	2b04      	cmp	r3, #4
  401728:	d808      	bhi.n	40173c <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40172a:	79fb      	ldrb	r3, [r7, #7]
  40172c:	4618      	mov	r0, r3
  40172e:	4b06      	ldr	r3, [pc, #24]	; (401748 <pll_enable_source+0x30>)
  401730:	4798      	blx	r3
		osc_wait_ready(e_src);
  401732:	79fb      	ldrb	r3, [r7, #7]
  401734:	4618      	mov	r0, r3
  401736:	4b05      	ldr	r3, [pc, #20]	; (40174c <pll_enable_source+0x34>)
  401738:	4798      	blx	r3
		break;
  40173a:	e000      	b.n	40173e <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  40173c:	bf00      	nop
	}
}
  40173e:	bf00      	nop
  401740:	3708      	adds	r7, #8
  401742:	46bd      	mov	sp, r7
  401744:	bd80      	pop	{r7, pc}
  401746:	bf00      	nop
  401748:	004014a9 	.word	0x004014a9
  40174c:	00401615 	.word	0x00401615

00401750 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  401750:	b580      	push	{r7, lr}
  401752:	b082      	sub	sp, #8
  401754:	af00      	add	r7, sp, #0
  401756:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  401758:	bf00      	nop
  40175a:	6878      	ldr	r0, [r7, #4]
  40175c:	4b04      	ldr	r3, [pc, #16]	; (401770 <pll_wait_for_lock+0x20>)
  40175e:	4798      	blx	r3
  401760:	4603      	mov	r3, r0
  401762:	2b00      	cmp	r3, #0
  401764:	d0f9      	beq.n	40175a <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  401766:	2300      	movs	r3, #0
}
  401768:	4618      	mov	r0, r3
  40176a:	3708      	adds	r7, #8
  40176c:	46bd      	mov	sp, r7
  40176e:	bd80      	pop	{r7, pc}
  401770:	004016ed 	.word	0x004016ed

00401774 <sysclk_get_main_hz>:
{
  401774:	b580      	push	{r7, lr}
  401776:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401778:	2006      	movs	r0, #6
  40177a:	4b05      	ldr	r3, [pc, #20]	; (401790 <sysclk_get_main_hz+0x1c>)
  40177c:	4798      	blx	r3
  40177e:	4602      	mov	r2, r0
  401780:	4613      	mov	r3, r2
  401782:	009b      	lsls	r3, r3, #2
  401784:	4413      	add	r3, r2
  401786:	009a      	lsls	r2, r3, #2
  401788:	4413      	add	r3, r2
}
  40178a:	4618      	mov	r0, r3
  40178c:	bd80      	pop	{r7, pc}
  40178e:	bf00      	nop
  401790:	004015a1 	.word	0x004015a1

00401794 <sysclk_get_cpu_hz>:
{
  401794:	b580      	push	{r7, lr}
  401796:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401798:	4b02      	ldr	r3, [pc, #8]	; (4017a4 <sysclk_get_cpu_hz+0x10>)
  40179a:	4798      	blx	r3
  40179c:	4603      	mov	r3, r0
}
  40179e:	4618      	mov	r0, r3
  4017a0:	bd80      	pop	{r7, pc}
  4017a2:	bf00      	nop
  4017a4:	00401775 	.word	0x00401775

004017a8 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4017a8:	b590      	push	{r4, r7, lr}
  4017aa:	b083      	sub	sp, #12
  4017ac:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4017ae:	4813      	ldr	r0, [pc, #76]	; (4017fc <sysclk_init+0x54>)
  4017b0:	4b13      	ldr	r3, [pc, #76]	; (401800 <sysclk_init+0x58>)
  4017b2:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4017b4:	2006      	movs	r0, #6
  4017b6:	4b13      	ldr	r3, [pc, #76]	; (401804 <sysclk_init+0x5c>)
  4017b8:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4017ba:	1d38      	adds	r0, r7, #4
  4017bc:	2319      	movs	r3, #25
  4017be:	2201      	movs	r2, #1
  4017c0:	2106      	movs	r1, #6
  4017c2:	4c11      	ldr	r4, [pc, #68]	; (401808 <sysclk_init+0x60>)
  4017c4:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4017c6:	1d3b      	adds	r3, r7, #4
  4017c8:	2100      	movs	r1, #0
  4017ca:	4618      	mov	r0, r3
  4017cc:	4b0f      	ldr	r3, [pc, #60]	; (40180c <sysclk_init+0x64>)
  4017ce:	4798      	blx	r3
		pll_wait_for_lock(0);
  4017d0:	2000      	movs	r0, #0
  4017d2:	4b0f      	ldr	r3, [pc, #60]	; (401810 <sysclk_init+0x68>)
  4017d4:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4017d6:	2002      	movs	r0, #2
  4017d8:	4b0e      	ldr	r3, [pc, #56]	; (401814 <sysclk_init+0x6c>)
  4017da:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4017dc:	2000      	movs	r0, #0
  4017de:	4b0e      	ldr	r3, [pc, #56]	; (401818 <sysclk_init+0x70>)
  4017e0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4017e2:	4b0e      	ldr	r3, [pc, #56]	; (40181c <sysclk_init+0x74>)
  4017e4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4017e6:	4b0e      	ldr	r3, [pc, #56]	; (401820 <sysclk_init+0x78>)
  4017e8:	4798      	blx	r3
  4017ea:	4603      	mov	r3, r0
  4017ec:	4618      	mov	r0, r3
  4017ee:	4b04      	ldr	r3, [pc, #16]	; (401800 <sysclk_init+0x58>)
  4017f0:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4017f2:	bf00      	nop
  4017f4:	370c      	adds	r7, #12
  4017f6:	46bd      	mov	sp, r7
  4017f8:	bd90      	pop	{r4, r7, pc}
  4017fa:	bf00      	nop
  4017fc:	11e1a300 	.word	0x11e1a300
  401800:	0040286d 	.word	0x0040286d
  401804:	00401719 	.word	0x00401719
  401808:	00401641 	.word	0x00401641
  40180c:	004016ad 	.word	0x004016ad
  401810:	00401751 	.word	0x00401751
  401814:	0040227d 	.word	0x0040227d
  401818:	004022f9 	.word	0x004022f9
  40181c:	00402705 	.word	0x00402705
  401820:	00401795 	.word	0x00401795

00401824 <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  401824:	b480      	push	{r7}
  401826:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401828:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40182c:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  401830:	4b09      	ldr	r3, [pc, #36]	; (401858 <SCB_EnableICache+0x34>)
  401832:	2200      	movs	r2, #0
  401834:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  401838:	4a07      	ldr	r2, [pc, #28]	; (401858 <SCB_EnableICache+0x34>)
  40183a:	4b07      	ldr	r3, [pc, #28]	; (401858 <SCB_EnableICache+0x34>)
  40183c:	695b      	ldr	r3, [r3, #20]
  40183e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  401842:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  401844:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401848:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  40184c:	bf00      	nop
  40184e:	46bd      	mov	sp, r7
  401850:	f85d 7b04 	ldr.w	r7, [sp], #4
  401854:	4770      	bx	lr
  401856:	bf00      	nop
  401858:	e000ed00 	.word	0xe000ed00

0040185c <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  40185c:	b480      	push	{r7}
  40185e:	b08b      	sub	sp, #44	; 0x2c
  401860:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  401862:	4b26      	ldr	r3, [pc, #152]	; (4018fc <SCB_EnableDCache+0xa0>)
  401864:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  401868:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  40186a:	69fb      	ldr	r3, [r7, #28]
  40186c:	0b5b      	lsrs	r3, r3, #13
  40186e:	f3c3 030e 	ubfx	r3, r3, #0, #15
  401872:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  401874:	69fb      	ldr	r3, [r7, #28]
  401876:	f003 0307 	and.w	r3, r3, #7
  40187a:	3304      	adds	r3, #4
  40187c:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  40187e:	69fb      	ldr	r3, [r7, #28]
  401880:	08db      	lsrs	r3, r3, #3
  401882:	f3c3 0309 	ubfx	r3, r3, #0, #10
  401886:	617b      	str	r3, [r7, #20]
  401888:	697b      	ldr	r3, [r7, #20]
  40188a:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  40188c:	68bb      	ldr	r3, [r7, #8]
  40188e:	fab3 f383 	clz	r3, r3
  401892:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  401894:	687b      	ldr	r3, [r7, #4]
  401896:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  401898:	f003 031f 	and.w	r3, r3, #31
  40189c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  40189e:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  4018a2:	697b      	ldr	r3, [r7, #20]
  4018a4:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  4018a6:	6a3a      	ldr	r2, [r7, #32]
  4018a8:	693b      	ldr	r3, [r7, #16]
  4018aa:	fa02 f303 	lsl.w	r3, r2, r3
  4018ae:	4619      	mov	r1, r3
  4018b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4018b2:	69bb      	ldr	r3, [r7, #24]
  4018b4:	fa02 f303 	lsl.w	r3, r2, r3
  4018b8:	430b      	orrs	r3, r1
  4018ba:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  4018bc:	4a0f      	ldr	r2, [pc, #60]	; (4018fc <SCB_EnableDCache+0xa0>)
  4018be:	68fb      	ldr	r3, [r7, #12]
  4018c0:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  4018c4:	6a3b      	ldr	r3, [r7, #32]
  4018c6:	1e5a      	subs	r2, r3, #1
  4018c8:	623a      	str	r2, [r7, #32]
  4018ca:	2b00      	cmp	r3, #0
  4018cc:	d1eb      	bne.n	4018a6 <SCB_EnableDCache+0x4a>
        } while(sets--);
  4018ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4018d0:	1e5a      	subs	r2, r3, #1
  4018d2:	627a      	str	r2, [r7, #36]	; 0x24
  4018d4:	2b00      	cmp	r3, #0
  4018d6:	d1e4      	bne.n	4018a2 <SCB_EnableDCache+0x46>
  4018d8:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  4018dc:	4a07      	ldr	r2, [pc, #28]	; (4018fc <SCB_EnableDCache+0xa0>)
  4018de:	4b07      	ldr	r3, [pc, #28]	; (4018fc <SCB_EnableDCache+0xa0>)
  4018e0:	695b      	ldr	r3, [r3, #20]
  4018e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4018e6:	6153      	str	r3, [r2, #20]
  4018e8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4018ec:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  4018f0:	bf00      	nop
  4018f2:	372c      	adds	r7, #44	; 0x2c
  4018f4:	46bd      	mov	sp, r7
  4018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018fa:	4770      	bx	lr
  4018fc:	e000ed00 	.word	0xe000ed00

00401900 <sysclk_enable_peripheral_clock>:
{
  401900:	b580      	push	{r7, lr}
  401902:	b082      	sub	sp, #8
  401904:	af00      	add	r7, sp, #0
  401906:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401908:	6878      	ldr	r0, [r7, #4]
  40190a:	4b03      	ldr	r3, [pc, #12]	; (401918 <sysclk_enable_peripheral_clock+0x18>)
  40190c:	4798      	blx	r3
}
  40190e:	bf00      	nop
  401910:	3708      	adds	r7, #8
  401912:	46bd      	mov	sp, r7
  401914:	bd80      	pop	{r7, pc}
  401916:	bf00      	nop
  401918:	00402541 	.word	0x00402541

0040191c <ioport_init>:
{
  40191c:	b580      	push	{r7, lr}
  40191e:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
  401920:	200a      	movs	r0, #10
  401922:	4b08      	ldr	r3, [pc, #32]	; (401944 <ioport_init+0x28>)
  401924:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
  401926:	200b      	movs	r0, #11
  401928:	4b06      	ldr	r3, [pc, #24]	; (401944 <ioport_init+0x28>)
  40192a:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
  40192c:	200c      	movs	r0, #12
  40192e:	4b05      	ldr	r3, [pc, #20]	; (401944 <ioport_init+0x28>)
  401930:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
  401932:	2010      	movs	r0, #16
  401934:	4b03      	ldr	r3, [pc, #12]	; (401944 <ioport_init+0x28>)
  401936:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOE);
  401938:	2011      	movs	r0, #17
  40193a:	4b02      	ldr	r3, [pc, #8]	; (401944 <ioport_init+0x28>)
  40193c:	4798      	blx	r3
}
  40193e:	bf00      	nop
  401940:	bd80      	pop	{r7, pc}
  401942:	bf00      	nop
  401944:	00401901 	.word	0x00401901

00401948 <ioport_set_pin_mode>:
{
  401948:	b480      	push	{r7}
  40194a:	b08d      	sub	sp, #52	; 0x34
  40194c:	af00      	add	r7, sp, #0
  40194e:	6078      	str	r0, [r7, #4]
  401950:	6039      	str	r1, [r7, #0]
  401952:	687b      	ldr	r3, [r7, #4]
  401954:	62fb      	str	r3, [r7, #44]	; 0x2c
  401956:	683b      	ldr	r3, [r7, #0]
  401958:	62bb      	str	r3, [r7, #40]	; 0x28
  40195a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40195c:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  40195e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401960:	095a      	lsrs	r2, r3, #5
  401962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401964:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  401966:	6a3b      	ldr	r3, [r7, #32]
  401968:	f003 031f 	and.w	r3, r3, #31
  40196c:	2101      	movs	r1, #1
  40196e:	fa01 f303 	lsl.w	r3, r1, r3
  401972:	61fa      	str	r2, [r7, #28]
  401974:	61bb      	str	r3, [r7, #24]
  401976:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401978:	617b      	str	r3, [r7, #20]
  40197a:	69fb      	ldr	r3, [r7, #28]
  40197c:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40197e:	693a      	ldr	r2, [r7, #16]
  401980:	4b37      	ldr	r3, [pc, #220]	; (401a60 <ioport_set_pin_mode+0x118>)
  401982:	4413      	add	r3, r2
  401984:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_port_to_base(port);
  401986:	60fb      	str	r3, [r7, #12]
	if (mode & IOPORT_MODE_PULLUP) {
  401988:	697b      	ldr	r3, [r7, #20]
  40198a:	f003 0308 	and.w	r3, r3, #8
  40198e:	2b00      	cmp	r3, #0
  401990:	d003      	beq.n	40199a <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  401992:	68fb      	ldr	r3, [r7, #12]
  401994:	69ba      	ldr	r2, [r7, #24]
  401996:	665a      	str	r2, [r3, #100]	; 0x64
  401998:	e002      	b.n	4019a0 <ioport_set_pin_mode+0x58>
		base->PIO_PUDR = mask;
  40199a:	68fb      	ldr	r3, [r7, #12]
  40199c:	69ba      	ldr	r2, [r7, #24]
  40199e:	661a      	str	r2, [r3, #96]	; 0x60
	if (mode & IOPORT_MODE_PULLDOWN) {
  4019a0:	697b      	ldr	r3, [r7, #20]
  4019a2:	f003 0310 	and.w	r3, r3, #16
  4019a6:	2b00      	cmp	r3, #0
  4019a8:	d004      	beq.n	4019b4 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  4019aa:	68fb      	ldr	r3, [r7, #12]
  4019ac:	69ba      	ldr	r2, [r7, #24]
  4019ae:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4019b2:	e003      	b.n	4019bc <ioport_set_pin_mode+0x74>
		base->PIO_PPDDR = mask;
  4019b4:	68fb      	ldr	r3, [r7, #12]
  4019b6:	69ba      	ldr	r2, [r7, #24]
  4019b8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  4019bc:	697b      	ldr	r3, [r7, #20]
  4019be:	f003 0320 	and.w	r3, r3, #32
  4019c2:	2b00      	cmp	r3, #0
  4019c4:	d003      	beq.n	4019ce <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  4019c6:	68fb      	ldr	r3, [r7, #12]
  4019c8:	69ba      	ldr	r2, [r7, #24]
  4019ca:	651a      	str	r2, [r3, #80]	; 0x50
  4019cc:	e002      	b.n	4019d4 <ioport_set_pin_mode+0x8c>
		base->PIO_MDDR = mask;
  4019ce:	68fb      	ldr	r3, [r7, #12]
  4019d0:	69ba      	ldr	r2, [r7, #24]
  4019d2:	655a      	str	r2, [r3, #84]	; 0x54
	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  4019d4:	697b      	ldr	r3, [r7, #20]
  4019d6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  4019da:	2b00      	cmp	r3, #0
  4019dc:	d003      	beq.n	4019e6 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  4019de:	68fb      	ldr	r3, [r7, #12]
  4019e0:	69ba      	ldr	r2, [r7, #24]
  4019e2:	621a      	str	r2, [r3, #32]
  4019e4:	e002      	b.n	4019ec <ioport_set_pin_mode+0xa4>
		base->PIO_IFDR = mask;
  4019e6:	68fb      	ldr	r3, [r7, #12]
  4019e8:	69ba      	ldr	r2, [r7, #24]
  4019ea:	625a      	str	r2, [r3, #36]	; 0x24
	if (mode & IOPORT_MODE_DEBOUNCE) {
  4019ec:	697b      	ldr	r3, [r7, #20]
  4019ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4019f2:	2b00      	cmp	r3, #0
  4019f4:	d004      	beq.n	401a00 <ioport_set_pin_mode+0xb8>
		base->PIO_IFSCER = mask;
  4019f6:	68fb      	ldr	r3, [r7, #12]
  4019f8:	69ba      	ldr	r2, [r7, #24]
  4019fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  4019fe:	e003      	b.n	401a08 <ioport_set_pin_mode+0xc0>
		base->PIO_IFSCDR = mask;
  401a00:	68fb      	ldr	r3, [r7, #12]
  401a02:	69ba      	ldr	r2, [r7, #24]
  401a04:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	if (mode & IOPORT_MODE_MUX_BIT0) {
  401a08:	697b      	ldr	r3, [r7, #20]
  401a0a:	f003 0301 	and.w	r3, r3, #1
  401a0e:	2b00      	cmp	r3, #0
  401a10:	d006      	beq.n	401a20 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  401a12:	68fb      	ldr	r3, [r7, #12]
  401a14:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401a16:	69bb      	ldr	r3, [r7, #24]
  401a18:	431a      	orrs	r2, r3
  401a1a:	68fb      	ldr	r3, [r7, #12]
  401a1c:	671a      	str	r2, [r3, #112]	; 0x70
  401a1e:	e006      	b.n	401a2e <ioport_set_pin_mode+0xe6>
		base->PIO_ABCDSR[0] &= ~mask;
  401a20:	68fb      	ldr	r3, [r7, #12]
  401a22:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401a24:	69bb      	ldr	r3, [r7, #24]
  401a26:	43db      	mvns	r3, r3
  401a28:	401a      	ands	r2, r3
  401a2a:	68fb      	ldr	r3, [r7, #12]
  401a2c:	671a      	str	r2, [r3, #112]	; 0x70
	if (mode & IOPORT_MODE_MUX_BIT1) {
  401a2e:	697b      	ldr	r3, [r7, #20]
  401a30:	f003 0302 	and.w	r3, r3, #2
  401a34:	2b00      	cmp	r3, #0
  401a36:	d006      	beq.n	401a46 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  401a38:	68fb      	ldr	r3, [r7, #12]
  401a3a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401a3c:	69bb      	ldr	r3, [r7, #24]
  401a3e:	431a      	orrs	r2, r3
  401a40:	68fb      	ldr	r3, [r7, #12]
  401a42:	675a      	str	r2, [r3, #116]	; 0x74
}
  401a44:	e006      	b.n	401a54 <ioport_set_pin_mode+0x10c>
		base->PIO_ABCDSR[1] &= ~mask;
  401a46:	68fb      	ldr	r3, [r7, #12]
  401a48:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401a4a:	69bb      	ldr	r3, [r7, #24]
  401a4c:	43db      	mvns	r3, r3
  401a4e:	401a      	ands	r2, r3
  401a50:	68fb      	ldr	r3, [r7, #12]
  401a52:	675a      	str	r2, [r3, #116]	; 0x74
  401a54:	bf00      	nop
  401a56:	3734      	adds	r7, #52	; 0x34
  401a58:	46bd      	mov	sp, r7
  401a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a5e:	4770      	bx	lr
  401a60:	00200707 	.word	0x00200707

00401a64 <ioport_set_pin_dir>:
{
  401a64:	b480      	push	{r7}
  401a66:	b08d      	sub	sp, #52	; 0x34
  401a68:	af00      	add	r7, sp, #0
  401a6a:	6078      	str	r0, [r7, #4]
  401a6c:	460b      	mov	r3, r1
  401a6e:	70fb      	strb	r3, [r7, #3]
  401a70:	687b      	ldr	r3, [r7, #4]
  401a72:	62fb      	str	r3, [r7, #44]	; 0x2c
  401a74:	78fb      	ldrb	r3, [r7, #3]
  401a76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401a7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401a7c:	627b      	str	r3, [r7, #36]	; 0x24
  401a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401a80:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  401a82:	6a3b      	ldr	r3, [r7, #32]
  401a84:	095b      	lsrs	r3, r3, #5
  401a86:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401a88:	69fa      	ldr	r2, [r7, #28]
  401a8a:	4b17      	ldr	r3, [pc, #92]	; (401ae8 <ioport_set_pin_dir+0x84>)
  401a8c:	4413      	add	r3, r2
  401a8e:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  401a90:	61bb      	str	r3, [r7, #24]
	if (dir == IOPORT_DIR_OUTPUT) {
  401a92:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401a96:	2b01      	cmp	r3, #1
  401a98:	d109      	bne.n	401aae <ioport_set_pin_dir+0x4a>
  401a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401a9c:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  401a9e:	697b      	ldr	r3, [r7, #20]
  401aa0:	f003 031f 	and.w	r3, r3, #31
  401aa4:	2201      	movs	r2, #1
  401aa6:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401aa8:	69bb      	ldr	r3, [r7, #24]
  401aaa:	611a      	str	r2, [r3, #16]
  401aac:	e00c      	b.n	401ac8 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  401aae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401ab2:	2b00      	cmp	r3, #0
  401ab4:	d108      	bne.n	401ac8 <ioport_set_pin_dir+0x64>
  401ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401ab8:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  401aba:	693b      	ldr	r3, [r7, #16]
  401abc:	f003 031f 	and.w	r3, r3, #31
  401ac0:	2201      	movs	r2, #1
  401ac2:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401ac4:	69bb      	ldr	r3, [r7, #24]
  401ac6:	615a      	str	r2, [r3, #20]
  401ac8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401aca:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401acc:	68fb      	ldr	r3, [r7, #12]
  401ace:	f003 031f 	and.w	r3, r3, #31
  401ad2:	2201      	movs	r2, #1
  401ad4:	409a      	lsls	r2, r3
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401ad6:	69bb      	ldr	r3, [r7, #24]
  401ad8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
  401adc:	bf00      	nop
  401ade:	3734      	adds	r7, #52	; 0x34
  401ae0:	46bd      	mov	sp, r7
  401ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ae6:	4770      	bx	lr
  401ae8:	00200707 	.word	0x00200707

00401aec <ioport_set_pin_level>:
{
  401aec:	b480      	push	{r7}
  401aee:	b08b      	sub	sp, #44	; 0x2c
  401af0:	af00      	add	r7, sp, #0
  401af2:	6078      	str	r0, [r7, #4]
  401af4:	460b      	mov	r3, r1
  401af6:	70fb      	strb	r3, [r7, #3]
  401af8:	687b      	ldr	r3, [r7, #4]
  401afa:	627b      	str	r3, [r7, #36]	; 0x24
  401afc:	78fb      	ldrb	r3, [r7, #3]
  401afe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  401b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401b04:	61fb      	str	r3, [r7, #28]
  401b06:	69fb      	ldr	r3, [r7, #28]
  401b08:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  401b0a:	69bb      	ldr	r3, [r7, #24]
  401b0c:	095b      	lsrs	r3, r3, #5
  401b0e:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401b10:	697a      	ldr	r2, [r7, #20]
  401b12:	4b10      	ldr	r3, [pc, #64]	; (401b54 <ioport_set_pin_level+0x68>)
  401b14:	4413      	add	r3, r2
  401b16:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  401b18:	613b      	str	r3, [r7, #16]
	if (level) {
  401b1a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  401b1e:	2b00      	cmp	r3, #0
  401b20:	d009      	beq.n	401b36 <ioport_set_pin_level+0x4a>
  401b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401b24:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401b26:	68fb      	ldr	r3, [r7, #12]
  401b28:	f003 031f 	and.w	r3, r3, #31
  401b2c:	2201      	movs	r2, #1
  401b2e:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401b30:	693b      	ldr	r3, [r7, #16]
  401b32:	631a      	str	r2, [r3, #48]	; 0x30
}
  401b34:	e008      	b.n	401b48 <ioport_set_pin_level+0x5c>
  401b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401b38:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  401b3a:	68bb      	ldr	r3, [r7, #8]
  401b3c:	f003 031f 	and.w	r3, r3, #31
  401b40:	2201      	movs	r2, #1
  401b42:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401b44:	693b      	ldr	r3, [r7, #16]
  401b46:	635a      	str	r2, [r3, #52]	; 0x34
  401b48:	bf00      	nop
  401b4a:	372c      	adds	r7, #44	; 0x2c
  401b4c:	46bd      	mov	sp, r7
  401b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b52:	4770      	bx	lr
  401b54:	00200707 	.word	0x00200707

00401b58 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  401b58:	b480      	push	{r7}
  401b5a:	b08d      	sub	sp, #52	; 0x34
  401b5c:	af00      	add	r7, sp, #0
  401b5e:	6078      	str	r0, [r7, #4]
  401b60:	460b      	mov	r3, r1
  401b62:	70fb      	strb	r3, [r7, #3]
  401b64:	687b      	ldr	r3, [r7, #4]
  401b66:	62fb      	str	r3, [r7, #44]	; 0x2c
  401b68:	78fb      	ldrb	r3, [r7, #3]
  401b6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401b6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401b70:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  401b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401b74:	095a      	lsrs	r2, r3, #5
  401b76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401b78:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  401b7a:	6a3b      	ldr	r3, [r7, #32]
  401b7c:	f003 031f 	and.w	r3, r3, #31
  401b80:	2101      	movs	r1, #1
  401b82:	fa01 f303 	lsl.w	r3, r1, r3
  401b86:	61fa      	str	r2, [r7, #28]
  401b88:	61bb      	str	r3, [r7, #24]
  401b8a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401b8e:	75fb      	strb	r3, [r7, #23]
  401b90:	69fb      	ldr	r3, [r7, #28]
  401b92:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401b94:	693a      	ldr	r2, [r7, #16]
  401b96:	4b23      	ldr	r3, [pc, #140]	; (401c24 <ioport_set_pin_sense_mode+0xcc>)
  401b98:	4413      	add	r3, r2
  401b9a:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  401b9c:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  401b9e:	7dfb      	ldrb	r3, [r7, #23]
  401ba0:	3b01      	subs	r3, #1
  401ba2:	2b03      	cmp	r3, #3
  401ba4:	d82e      	bhi.n	401c04 <ioport_set_pin_sense_mode+0xac>
  401ba6:	a201      	add	r2, pc, #4	; (adr r2, 401bac <ioport_set_pin_sense_mode+0x54>)
  401ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401bac:	00401be1 	.word	0x00401be1
  401bb0:	00401bf3 	.word	0x00401bf3
  401bb4:	00401bbd 	.word	0x00401bbd
  401bb8:	00401bcf 	.word	0x00401bcf
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  401bbc:	68fb      	ldr	r3, [r7, #12]
  401bbe:	69ba      	ldr	r2, [r7, #24]
  401bc0:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  401bc4:	68fb      	ldr	r3, [r7, #12]
  401bc6:	69ba      	ldr	r2, [r7, #24]
  401bc8:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  401bcc:	e01f      	b.n	401c0e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  401bce:	68fb      	ldr	r3, [r7, #12]
  401bd0:	69ba      	ldr	r2, [r7, #24]
  401bd2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  401bd6:	68fb      	ldr	r3, [r7, #12]
  401bd8:	69ba      	ldr	r2, [r7, #24]
  401bda:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401bde:	e016      	b.n	401c0e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  401be0:	68fb      	ldr	r3, [r7, #12]
  401be2:	69ba      	ldr	r2, [r7, #24]
  401be4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  401be8:	68fb      	ldr	r3, [r7, #12]
  401bea:	69ba      	ldr	r2, [r7, #24]
  401bec:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  401bf0:	e00d      	b.n	401c0e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  401bf2:	68fb      	ldr	r3, [r7, #12]
  401bf4:	69ba      	ldr	r2, [r7, #24]
  401bf6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  401bfa:	68fb      	ldr	r3, [r7, #12]
  401bfc:	69ba      	ldr	r2, [r7, #24]
  401bfe:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401c02:	e004      	b.n	401c0e <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  401c04:	68fb      	ldr	r3, [r7, #12]
  401c06:	69ba      	ldr	r2, [r7, #24]
  401c08:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  401c0c:	e003      	b.n	401c16 <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  401c0e:	68fb      	ldr	r3, [r7, #12]
  401c10:	69ba      	ldr	r2, [r7, #24]
  401c12:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  401c16:	bf00      	nop
  401c18:	3734      	adds	r7, #52	; 0x34
  401c1a:	46bd      	mov	sp, r7
  401c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c20:	4770      	bx	lr
  401c22:	bf00      	nop
  401c24:	00200707 	.word	0x00200707

00401c28 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  401c28:	b480      	push	{r7}
  401c2a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  401c2c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401c30:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  401c34:	4a0c      	ldr	r2, [pc, #48]	; (401c68 <tcm_disable+0x40>)
  401c36:	4b0c      	ldr	r3, [pc, #48]	; (401c68 <tcm_disable+0x40>)
  401c38:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  401c3c:	f023 0301 	bic.w	r3, r3, #1
  401c40:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  401c44:	4a08      	ldr	r2, [pc, #32]	; (401c68 <tcm_disable+0x40>)
  401c46:	4b08      	ldr	r3, [pc, #32]	; (401c68 <tcm_disable+0x40>)
  401c48:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  401c4c:	f023 0301 	bic.w	r3, r3, #1
  401c50:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  401c54:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401c58:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  401c5c:	bf00      	nop
  401c5e:	46bd      	mov	sp, r7
  401c60:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c64:	4770      	bx	lr
  401c66:	bf00      	nop
  401c68:	e000ed00 	.word	0xe000ed00

00401c6c <board_init>:
#endif

void board_init(void)
{
  401c6c:	b580      	push	{r7, lr}
  401c6e:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401c70:	4b13      	ldr	r3, [pc, #76]	; (401cc0 <board_init+0x54>)
  401c72:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401c76:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  401c78:	4b12      	ldr	r3, [pc, #72]	; (401cc4 <board_init+0x58>)
  401c7a:	4798      	blx	r3
	SCB_EnableDCache();
  401c7c:	4b12      	ldr	r3, [pc, #72]	; (401cc8 <board_init+0x5c>)
  401c7e:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401c80:	4b12      	ldr	r3, [pc, #72]	; (401ccc <board_init+0x60>)
  401c82:	4a13      	ldr	r2, [pc, #76]	; (401cd0 <board_init+0x64>)
  401c84:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401c86:	4b11      	ldr	r3, [pc, #68]	; (401ccc <board_init+0x60>)
  401c88:	4a12      	ldr	r2, [pc, #72]	; (401cd4 <board_init+0x68>)
  401c8a:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  401c8c:	4b12      	ldr	r3, [pc, #72]	; (401cd8 <board_init+0x6c>)
  401c8e:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  401c90:	4b12      	ldr	r3, [pc, #72]	; (401cdc <board_init+0x70>)
  401c92:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  401c94:	2101      	movs	r1, #1
  401c96:	2048      	movs	r0, #72	; 0x48
  401c98:	4b11      	ldr	r3, [pc, #68]	; (401ce0 <board_init+0x74>)
  401c9a:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  401c9c:	2101      	movs	r1, #1
  401c9e:	2048      	movs	r0, #72	; 0x48
  401ca0:	4b10      	ldr	r3, [pc, #64]	; (401ce4 <board_init+0x78>)
  401ca2:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  401ca4:	2100      	movs	r1, #0
  401ca6:	200b      	movs	r0, #11
  401ca8:	4b0d      	ldr	r3, [pc, #52]	; (401ce0 <board_init+0x74>)
  401caa:	4798      	blx	r3
  401cac:	2188      	movs	r1, #136	; 0x88
  401cae:	200b      	movs	r0, #11
  401cb0:	4b0d      	ldr	r3, [pc, #52]	; (401ce8 <board_init+0x7c>)
  401cb2:	4798      	blx	r3
  401cb4:	2102      	movs	r1, #2
  401cb6:	200b      	movs	r0, #11
  401cb8:	4b0c      	ldr	r3, [pc, #48]	; (401cec <board_init+0x80>)
  401cba:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  401cbc:	bf00      	nop
  401cbe:	bd80      	pop	{r7, pc}
  401cc0:	400e1850 	.word	0x400e1850
  401cc4:	00401825 	.word	0x00401825
  401cc8:	0040185d 	.word	0x0040185d
  401ccc:	400e0c00 	.word	0x400e0c00
  401cd0:	5a00080c 	.word	0x5a00080c
  401cd4:	5a00070c 	.word	0x5a00070c
  401cd8:	00401c29 	.word	0x00401c29
  401cdc:	0040191d 	.word	0x0040191d
  401ce0:	00401a65 	.word	0x00401a65
  401ce4:	00401aed 	.word	0x00401aed
  401ce8:	00401949 	.word	0x00401949
  401cec:	00401b59 	.word	0x00401b59

00401cf0 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  401cf0:	b480      	push	{r7}
  401cf2:	b085      	sub	sp, #20
  401cf4:	af00      	add	r7, sp, #0
  401cf6:	60f8      	str	r0, [r7, #12]
  401cf8:	60b9      	str	r1, [r7, #8]
  401cfa:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401cfc:	687b      	ldr	r3, [r7, #4]
  401cfe:	2b00      	cmp	r3, #0
  401d00:	d003      	beq.n	401d0a <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  401d02:	68fb      	ldr	r3, [r7, #12]
  401d04:	68ba      	ldr	r2, [r7, #8]
  401d06:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  401d08:	e002      	b.n	401d10 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  401d0a:	68fb      	ldr	r3, [r7, #12]
  401d0c:	68ba      	ldr	r2, [r7, #8]
  401d0e:	661a      	str	r2, [r3, #96]	; 0x60
}
  401d10:	bf00      	nop
  401d12:	3714      	adds	r7, #20
  401d14:	46bd      	mov	sp, r7
  401d16:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d1a:	4770      	bx	lr

00401d1c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401d1c:	b480      	push	{r7}
  401d1e:	b087      	sub	sp, #28
  401d20:	af00      	add	r7, sp, #0
  401d22:	60f8      	str	r0, [r7, #12]
  401d24:	60b9      	str	r1, [r7, #8]
  401d26:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401d28:	68fb      	ldr	r3, [r7, #12]
  401d2a:	687a      	ldr	r2, [r7, #4]
  401d2c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401d2e:	68bb      	ldr	r3, [r7, #8]
  401d30:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401d34:	d04a      	beq.n	401dcc <pio_set_peripheral+0xb0>
  401d36:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401d3a:	d808      	bhi.n	401d4e <pio_set_peripheral+0x32>
  401d3c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401d40:	d016      	beq.n	401d70 <pio_set_peripheral+0x54>
  401d42:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401d46:	d02c      	beq.n	401da2 <pio_set_peripheral+0x86>
  401d48:	2b00      	cmp	r3, #0
  401d4a:	d069      	beq.n	401e20 <pio_set_peripheral+0x104>
  401d4c:	e064      	b.n	401e18 <pio_set_peripheral+0xfc>
  401d4e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401d52:	d065      	beq.n	401e20 <pio_set_peripheral+0x104>
  401d54:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401d58:	d803      	bhi.n	401d62 <pio_set_peripheral+0x46>
  401d5a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401d5e:	d04a      	beq.n	401df6 <pio_set_peripheral+0xda>
  401d60:	e05a      	b.n	401e18 <pio_set_peripheral+0xfc>
  401d62:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401d66:	d05b      	beq.n	401e20 <pio_set_peripheral+0x104>
  401d68:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401d6c:	d058      	beq.n	401e20 <pio_set_peripheral+0x104>
  401d6e:	e053      	b.n	401e18 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401d70:	68fb      	ldr	r3, [r7, #12]
  401d72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401d74:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401d76:	68fb      	ldr	r3, [r7, #12]
  401d78:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401d7a:	687b      	ldr	r3, [r7, #4]
  401d7c:	43d9      	mvns	r1, r3
  401d7e:	697b      	ldr	r3, [r7, #20]
  401d80:	400b      	ands	r3, r1
  401d82:	401a      	ands	r2, r3
  401d84:	68fb      	ldr	r3, [r7, #12]
  401d86:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401d88:	68fb      	ldr	r3, [r7, #12]
  401d8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401d8c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401d8e:	68fb      	ldr	r3, [r7, #12]
  401d90:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401d92:	687b      	ldr	r3, [r7, #4]
  401d94:	43d9      	mvns	r1, r3
  401d96:	697b      	ldr	r3, [r7, #20]
  401d98:	400b      	ands	r3, r1
  401d9a:	401a      	ands	r2, r3
  401d9c:	68fb      	ldr	r3, [r7, #12]
  401d9e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401da0:	e03a      	b.n	401e18 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401da2:	68fb      	ldr	r3, [r7, #12]
  401da4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401da6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401da8:	687a      	ldr	r2, [r7, #4]
  401daa:	697b      	ldr	r3, [r7, #20]
  401dac:	431a      	orrs	r2, r3
  401dae:	68fb      	ldr	r3, [r7, #12]
  401db0:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401db2:	68fb      	ldr	r3, [r7, #12]
  401db4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401db6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401db8:	68fb      	ldr	r3, [r7, #12]
  401dba:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401dbc:	687b      	ldr	r3, [r7, #4]
  401dbe:	43d9      	mvns	r1, r3
  401dc0:	697b      	ldr	r3, [r7, #20]
  401dc2:	400b      	ands	r3, r1
  401dc4:	401a      	ands	r2, r3
  401dc6:	68fb      	ldr	r3, [r7, #12]
  401dc8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401dca:	e025      	b.n	401e18 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401dcc:	68fb      	ldr	r3, [r7, #12]
  401dce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401dd0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401dd2:	68fb      	ldr	r3, [r7, #12]
  401dd4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401dd6:	687b      	ldr	r3, [r7, #4]
  401dd8:	43d9      	mvns	r1, r3
  401dda:	697b      	ldr	r3, [r7, #20]
  401ddc:	400b      	ands	r3, r1
  401dde:	401a      	ands	r2, r3
  401de0:	68fb      	ldr	r3, [r7, #12]
  401de2:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401de4:	68fb      	ldr	r3, [r7, #12]
  401de6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401de8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401dea:	687a      	ldr	r2, [r7, #4]
  401dec:	697b      	ldr	r3, [r7, #20]
  401dee:	431a      	orrs	r2, r3
  401df0:	68fb      	ldr	r3, [r7, #12]
  401df2:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401df4:	e010      	b.n	401e18 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401df6:	68fb      	ldr	r3, [r7, #12]
  401df8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401dfa:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401dfc:	687a      	ldr	r2, [r7, #4]
  401dfe:	697b      	ldr	r3, [r7, #20]
  401e00:	431a      	orrs	r2, r3
  401e02:	68fb      	ldr	r3, [r7, #12]
  401e04:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401e06:	68fb      	ldr	r3, [r7, #12]
  401e08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401e0a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401e0c:	687a      	ldr	r2, [r7, #4]
  401e0e:	697b      	ldr	r3, [r7, #20]
  401e10:	431a      	orrs	r2, r3
  401e12:	68fb      	ldr	r3, [r7, #12]
  401e14:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401e16:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401e18:	68fb      	ldr	r3, [r7, #12]
  401e1a:	687a      	ldr	r2, [r7, #4]
  401e1c:	605a      	str	r2, [r3, #4]
  401e1e:	e000      	b.n	401e22 <pio_set_peripheral+0x106>
		return;
  401e20:	bf00      	nop
}
  401e22:	371c      	adds	r7, #28
  401e24:	46bd      	mov	sp, r7
  401e26:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e2a:	4770      	bx	lr

00401e2c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  401e2c:	b580      	push	{r7, lr}
  401e2e:	b084      	sub	sp, #16
  401e30:	af00      	add	r7, sp, #0
  401e32:	60f8      	str	r0, [r7, #12]
  401e34:	60b9      	str	r1, [r7, #8]
  401e36:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  401e38:	68b9      	ldr	r1, [r7, #8]
  401e3a:	68f8      	ldr	r0, [r7, #12]
  401e3c:	4b19      	ldr	r3, [pc, #100]	; (401ea4 <pio_set_input+0x78>)
  401e3e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  401e40:	687b      	ldr	r3, [r7, #4]
  401e42:	f003 0301 	and.w	r3, r3, #1
  401e46:	461a      	mov	r2, r3
  401e48:	68b9      	ldr	r1, [r7, #8]
  401e4a:	68f8      	ldr	r0, [r7, #12]
  401e4c:	4b16      	ldr	r3, [pc, #88]	; (401ea8 <pio_set_input+0x7c>)
  401e4e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401e50:	687b      	ldr	r3, [r7, #4]
  401e52:	f003 030a 	and.w	r3, r3, #10
  401e56:	2b00      	cmp	r3, #0
  401e58:	d003      	beq.n	401e62 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  401e5a:	68fb      	ldr	r3, [r7, #12]
  401e5c:	68ba      	ldr	r2, [r7, #8]
  401e5e:	621a      	str	r2, [r3, #32]
  401e60:	e002      	b.n	401e68 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401e62:	68fb      	ldr	r3, [r7, #12]
  401e64:	68ba      	ldr	r2, [r7, #8]
  401e66:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  401e68:	687b      	ldr	r3, [r7, #4]
  401e6a:	f003 0302 	and.w	r3, r3, #2
  401e6e:	2b00      	cmp	r3, #0
  401e70:	d004      	beq.n	401e7c <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  401e72:	68fb      	ldr	r3, [r7, #12]
  401e74:	68ba      	ldr	r2, [r7, #8]
  401e76:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  401e7a:	e008      	b.n	401e8e <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  401e7c:	687b      	ldr	r3, [r7, #4]
  401e7e:	f003 0308 	and.w	r3, r3, #8
  401e82:	2b00      	cmp	r3, #0
  401e84:	d003      	beq.n	401e8e <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  401e86:	68fb      	ldr	r3, [r7, #12]
  401e88:	68ba      	ldr	r2, [r7, #8]
  401e8a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  401e8e:	68fb      	ldr	r3, [r7, #12]
  401e90:	68ba      	ldr	r2, [r7, #8]
  401e92:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  401e94:	68fb      	ldr	r3, [r7, #12]
  401e96:	68ba      	ldr	r2, [r7, #8]
  401e98:	601a      	str	r2, [r3, #0]
}
  401e9a:	bf00      	nop
  401e9c:	3710      	adds	r7, #16
  401e9e:	46bd      	mov	sp, r7
  401ea0:	bd80      	pop	{r7, pc}
  401ea2:	bf00      	nop
  401ea4:	00402065 	.word	0x00402065
  401ea8:	00401cf1 	.word	0x00401cf1

00401eac <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401eac:	b580      	push	{r7, lr}
  401eae:	b084      	sub	sp, #16
  401eb0:	af00      	add	r7, sp, #0
  401eb2:	60f8      	str	r0, [r7, #12]
  401eb4:	60b9      	str	r1, [r7, #8]
  401eb6:	607a      	str	r2, [r7, #4]
  401eb8:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  401eba:	68b9      	ldr	r1, [r7, #8]
  401ebc:	68f8      	ldr	r0, [r7, #12]
  401ebe:	4b12      	ldr	r3, [pc, #72]	; (401f08 <pio_set_output+0x5c>)
  401ec0:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  401ec2:	69ba      	ldr	r2, [r7, #24]
  401ec4:	68b9      	ldr	r1, [r7, #8]
  401ec6:	68f8      	ldr	r0, [r7, #12]
  401ec8:	4b10      	ldr	r3, [pc, #64]	; (401f0c <pio_set_output+0x60>)
  401eca:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401ecc:	683b      	ldr	r3, [r7, #0]
  401ece:	2b00      	cmp	r3, #0
  401ed0:	d003      	beq.n	401eda <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  401ed2:	68fb      	ldr	r3, [r7, #12]
  401ed4:	68ba      	ldr	r2, [r7, #8]
  401ed6:	651a      	str	r2, [r3, #80]	; 0x50
  401ed8:	e002      	b.n	401ee0 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401eda:	68fb      	ldr	r3, [r7, #12]
  401edc:	68ba      	ldr	r2, [r7, #8]
  401ede:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  401ee0:	687b      	ldr	r3, [r7, #4]
  401ee2:	2b00      	cmp	r3, #0
  401ee4:	d003      	beq.n	401eee <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  401ee6:	68fb      	ldr	r3, [r7, #12]
  401ee8:	68ba      	ldr	r2, [r7, #8]
  401eea:	631a      	str	r2, [r3, #48]	; 0x30
  401eec:	e002      	b.n	401ef4 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  401eee:	68fb      	ldr	r3, [r7, #12]
  401ef0:	68ba      	ldr	r2, [r7, #8]
  401ef2:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401ef4:	68fb      	ldr	r3, [r7, #12]
  401ef6:	68ba      	ldr	r2, [r7, #8]
  401ef8:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  401efa:	68fb      	ldr	r3, [r7, #12]
  401efc:	68ba      	ldr	r2, [r7, #8]
  401efe:	601a      	str	r2, [r3, #0]
}
  401f00:	bf00      	nop
  401f02:	3710      	adds	r7, #16
  401f04:	46bd      	mov	sp, r7
  401f06:	bd80      	pop	{r7, pc}
  401f08:	00402065 	.word	0x00402065
  401f0c:	00401cf1 	.word	0x00401cf1

00401f10 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  401f10:	b590      	push	{r4, r7, lr}
  401f12:	b087      	sub	sp, #28
  401f14:	af02      	add	r7, sp, #8
  401f16:	60f8      	str	r0, [r7, #12]
  401f18:	60b9      	str	r1, [r7, #8]
  401f1a:	607a      	str	r2, [r7, #4]
  401f1c:	603b      	str	r3, [r7, #0]
	/* Configure pins */
	switch (ul_type) {
  401f1e:	68bb      	ldr	r3, [r7, #8]
  401f20:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401f24:	d016      	beq.n	401f54 <pio_configure+0x44>
  401f26:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401f2a:	d809      	bhi.n	401f40 <pio_configure+0x30>
  401f2c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401f30:	d010      	beq.n	401f54 <pio_configure+0x44>
  401f32:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401f36:	d00d      	beq.n	401f54 <pio_configure+0x44>
  401f38:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401f3c:	d00a      	beq.n	401f54 <pio_configure+0x44>
  401f3e:	e03d      	b.n	401fbc <pio_configure+0xac>
  401f40:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401f44:	d01a      	beq.n	401f7c <pio_configure+0x6c>
  401f46:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401f4a:	d017      	beq.n	401f7c <pio_configure+0x6c>
  401f4c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401f50:	d00e      	beq.n	401f70 <pio_configure+0x60>
  401f52:	e033      	b.n	401fbc <pio_configure+0xac>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  401f54:	687a      	ldr	r2, [r7, #4]
  401f56:	68b9      	ldr	r1, [r7, #8]
  401f58:	68f8      	ldr	r0, [r7, #12]
  401f5a:	4b1c      	ldr	r3, [pc, #112]	; (401fcc <pio_configure+0xbc>)
  401f5c:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  401f5e:	683b      	ldr	r3, [r7, #0]
  401f60:	f003 0301 	and.w	r3, r3, #1
  401f64:	461a      	mov	r2, r3
  401f66:	6879      	ldr	r1, [r7, #4]
  401f68:	68f8      	ldr	r0, [r7, #12]
  401f6a:	4b19      	ldr	r3, [pc, #100]	; (401fd0 <pio_configure+0xc0>)
  401f6c:	4798      	blx	r3
		break;
  401f6e:	e027      	b.n	401fc0 <pio_configure+0xb0>

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  401f70:	683a      	ldr	r2, [r7, #0]
  401f72:	6879      	ldr	r1, [r7, #4]
  401f74:	68f8      	ldr	r0, [r7, #12]
  401f76:	4b17      	ldr	r3, [pc, #92]	; (401fd4 <pio_configure+0xc4>)
  401f78:	4798      	blx	r3
		break;
  401f7a:	e021      	b.n	401fc0 <pio_configure+0xb0>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401f7c:	68bb      	ldr	r3, [r7, #8]
  401f7e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401f82:	bf0c      	ite	eq
  401f84:	2301      	moveq	r3, #1
  401f86:	2300      	movne	r3, #0
  401f88:	b2db      	uxtb	r3, r3
  401f8a:	461a      	mov	r2, r3
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  401f8c:	683b      	ldr	r3, [r7, #0]
  401f8e:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401f92:	2b00      	cmp	r3, #0
  401f94:	bf14      	ite	ne
  401f96:	2301      	movne	r3, #1
  401f98:	2300      	moveq	r3, #0
  401f9a:	b2db      	uxtb	r3, r3
  401f9c:	4619      	mov	r1, r3
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  401f9e:	683b      	ldr	r3, [r7, #0]
  401fa0:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401fa4:	2b00      	cmp	r3, #0
  401fa6:	bf14      	ite	ne
  401fa8:	2301      	movne	r3, #1
  401faa:	2300      	moveq	r3, #0
  401fac:	b2db      	uxtb	r3, r3
  401fae:	9300      	str	r3, [sp, #0]
  401fb0:	460b      	mov	r3, r1
  401fb2:	6879      	ldr	r1, [r7, #4]
  401fb4:	68f8      	ldr	r0, [r7, #12]
  401fb6:	4c08      	ldr	r4, [pc, #32]	; (401fd8 <pio_configure+0xc8>)
  401fb8:	47a0      	blx	r4
		break;
  401fba:	e001      	b.n	401fc0 <pio_configure+0xb0>

	default:
		return 0;
  401fbc:	2300      	movs	r3, #0
  401fbe:	e000      	b.n	401fc2 <pio_configure+0xb2>
	}

	return 1;
  401fc0:	2301      	movs	r3, #1
}
  401fc2:	4618      	mov	r0, r3
  401fc4:	3714      	adds	r7, #20
  401fc6:	46bd      	mov	sp, r7
  401fc8:	bd90      	pop	{r4, r7, pc}
  401fca:	bf00      	nop
  401fcc:	00401d1d 	.word	0x00401d1d
  401fd0:	00401cf1 	.word	0x00401cf1
  401fd4:	00401e2d 	.word	0x00401e2d
  401fd8:	00401ead 	.word	0x00401ead

00401fdc <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  401fdc:	b480      	push	{r7}
  401fde:	b085      	sub	sp, #20
  401fe0:	af00      	add	r7, sp, #0
  401fe2:	60f8      	str	r0, [r7, #12]
  401fe4:	60b9      	str	r1, [r7, #8]
  401fe6:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  401fe8:	687b      	ldr	r3, [r7, #4]
  401fea:	f003 0310 	and.w	r3, r3, #16
  401fee:	2b00      	cmp	r3, #0
  401ff0:	d020      	beq.n	402034 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  401ff2:	68fb      	ldr	r3, [r7, #12]
  401ff4:	68ba      	ldr	r2, [r7, #8]
  401ff6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401ffa:	687b      	ldr	r3, [r7, #4]
  401ffc:	f003 0320 	and.w	r3, r3, #32
  402000:	2b00      	cmp	r3, #0
  402002:	d004      	beq.n	40200e <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  402004:	68fb      	ldr	r3, [r7, #12]
  402006:	68ba      	ldr	r2, [r7, #8]
  402008:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40200c:	e003      	b.n	402016 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40200e:	68fb      	ldr	r3, [r7, #12]
  402010:	68ba      	ldr	r2, [r7, #8]
  402012:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  402016:	687b      	ldr	r3, [r7, #4]
  402018:	f003 0340 	and.w	r3, r3, #64	; 0x40
  40201c:	2b00      	cmp	r3, #0
  40201e:	d004      	beq.n	40202a <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  402020:	68fb      	ldr	r3, [r7, #12]
  402022:	68ba      	ldr	r2, [r7, #8]
  402024:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  402028:	e008      	b.n	40203c <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  40202a:	68fb      	ldr	r3, [r7, #12]
  40202c:	68ba      	ldr	r2, [r7, #8]
  40202e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  402032:	e003      	b.n	40203c <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  402034:	68fb      	ldr	r3, [r7, #12]
  402036:	68ba      	ldr	r2, [r7, #8]
  402038:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  40203c:	bf00      	nop
  40203e:	3714      	adds	r7, #20
  402040:	46bd      	mov	sp, r7
  402042:	f85d 7b04 	ldr.w	r7, [sp], #4
  402046:	4770      	bx	lr

00402048 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  402048:	b480      	push	{r7}
  40204a:	b083      	sub	sp, #12
  40204c:	af00      	add	r7, sp, #0
  40204e:	6078      	str	r0, [r7, #4]
  402050:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  402052:	687b      	ldr	r3, [r7, #4]
  402054:	683a      	ldr	r2, [r7, #0]
  402056:	641a      	str	r2, [r3, #64]	; 0x40
}
  402058:	bf00      	nop
  40205a:	370c      	adds	r7, #12
  40205c:	46bd      	mov	sp, r7
  40205e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402062:	4770      	bx	lr

00402064 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  402064:	b480      	push	{r7}
  402066:	b083      	sub	sp, #12
  402068:	af00      	add	r7, sp, #0
  40206a:	6078      	str	r0, [r7, #4]
  40206c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  40206e:	687b      	ldr	r3, [r7, #4]
  402070:	683a      	ldr	r2, [r7, #0]
  402072:	645a      	str	r2, [r3, #68]	; 0x44
}
  402074:	bf00      	nop
  402076:	370c      	adds	r7, #12
  402078:	46bd      	mov	sp, r7
  40207a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40207e:	4770      	bx	lr

00402080 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  402080:	b480      	push	{r7}
  402082:	b083      	sub	sp, #12
  402084:	af00      	add	r7, sp, #0
  402086:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  402088:	687b      	ldr	r3, [r7, #4]
  40208a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  40208c:	4618      	mov	r0, r3
  40208e:	370c      	adds	r7, #12
  402090:	46bd      	mov	sp, r7
  402092:	f85d 7b04 	ldr.w	r7, [sp], #4
  402096:	4770      	bx	lr

00402098 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  402098:	b480      	push	{r7}
  40209a:	b083      	sub	sp, #12
  40209c:	af00      	add	r7, sp, #0
  40209e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4020a0:	687b      	ldr	r3, [r7, #4]
  4020a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4020a4:	4618      	mov	r0, r3
  4020a6:	370c      	adds	r7, #12
  4020a8:	46bd      	mov	sp, r7
  4020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020ae:	4770      	bx	lr

004020b0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4020b0:	b580      	push	{r7, lr}
  4020b2:	b084      	sub	sp, #16
  4020b4:	af00      	add	r7, sp, #0
  4020b6:	6078      	str	r0, [r7, #4]
  4020b8:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4020ba:	6878      	ldr	r0, [r7, #4]
  4020bc:	4b26      	ldr	r3, [pc, #152]	; (402158 <pio_handler_process+0xa8>)
  4020be:	4798      	blx	r3
  4020c0:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  4020c2:	6878      	ldr	r0, [r7, #4]
  4020c4:	4b25      	ldr	r3, [pc, #148]	; (40215c <pio_handler_process+0xac>)
  4020c6:	4798      	blx	r3
  4020c8:	4602      	mov	r2, r0
  4020ca:	68fb      	ldr	r3, [r7, #12]
  4020cc:	4013      	ands	r3, r2
  4020ce:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  4020d0:	68fb      	ldr	r3, [r7, #12]
  4020d2:	2b00      	cmp	r3, #0
  4020d4:	d03c      	beq.n	402150 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  4020d6:	2300      	movs	r3, #0
  4020d8:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  4020da:	e034      	b.n	402146 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4020dc:	4a20      	ldr	r2, [pc, #128]	; (402160 <pio_handler_process+0xb0>)
  4020de:	68bb      	ldr	r3, [r7, #8]
  4020e0:	011b      	lsls	r3, r3, #4
  4020e2:	4413      	add	r3, r2
  4020e4:	681a      	ldr	r2, [r3, #0]
  4020e6:	683b      	ldr	r3, [r7, #0]
  4020e8:	429a      	cmp	r2, r3
  4020ea:	d126      	bne.n	40213a <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4020ec:	4a1c      	ldr	r2, [pc, #112]	; (402160 <pio_handler_process+0xb0>)
  4020ee:	68bb      	ldr	r3, [r7, #8]
  4020f0:	011b      	lsls	r3, r3, #4
  4020f2:	4413      	add	r3, r2
  4020f4:	3304      	adds	r3, #4
  4020f6:	681a      	ldr	r2, [r3, #0]
  4020f8:	68fb      	ldr	r3, [r7, #12]
  4020fa:	4013      	ands	r3, r2
  4020fc:	2b00      	cmp	r3, #0
  4020fe:	d01c      	beq.n	40213a <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402100:	4a17      	ldr	r2, [pc, #92]	; (402160 <pio_handler_process+0xb0>)
  402102:	68bb      	ldr	r3, [r7, #8]
  402104:	011b      	lsls	r3, r3, #4
  402106:	4413      	add	r3, r2
  402108:	330c      	adds	r3, #12
  40210a:	681b      	ldr	r3, [r3, #0]
  40210c:	4914      	ldr	r1, [pc, #80]	; (402160 <pio_handler_process+0xb0>)
  40210e:	68ba      	ldr	r2, [r7, #8]
  402110:	0112      	lsls	r2, r2, #4
  402112:	440a      	add	r2, r1
  402114:	6810      	ldr	r0, [r2, #0]
  402116:	4912      	ldr	r1, [pc, #72]	; (402160 <pio_handler_process+0xb0>)
  402118:	68ba      	ldr	r2, [r7, #8]
  40211a:	0112      	lsls	r2, r2, #4
  40211c:	440a      	add	r2, r1
  40211e:	3204      	adds	r2, #4
  402120:	6812      	ldr	r2, [r2, #0]
  402122:	4611      	mov	r1, r2
  402124:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  402126:	4a0e      	ldr	r2, [pc, #56]	; (402160 <pio_handler_process+0xb0>)
  402128:	68bb      	ldr	r3, [r7, #8]
  40212a:	011b      	lsls	r3, r3, #4
  40212c:	4413      	add	r3, r2
  40212e:	3304      	adds	r3, #4
  402130:	681b      	ldr	r3, [r3, #0]
  402132:	43db      	mvns	r3, r3
  402134:	68fa      	ldr	r2, [r7, #12]
  402136:	4013      	ands	r3, r2
  402138:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  40213a:	68bb      	ldr	r3, [r7, #8]
  40213c:	3301      	adds	r3, #1
  40213e:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  402140:	68bb      	ldr	r3, [r7, #8]
  402142:	2b06      	cmp	r3, #6
  402144:	d803      	bhi.n	40214e <pio_handler_process+0x9e>
		while (status != 0) {
  402146:	68fb      	ldr	r3, [r7, #12]
  402148:	2b00      	cmp	r3, #0
  40214a:	d1c7      	bne.n	4020dc <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  40214c:	e000      	b.n	402150 <pio_handler_process+0xa0>
				break;
  40214e:	bf00      	nop
}
  402150:	bf00      	nop
  402152:	3710      	adds	r7, #16
  402154:	46bd      	mov	sp, r7
  402156:	bd80      	pop	{r7, pc}
  402158:	00402081 	.word	0x00402081
  40215c:	00402099 	.word	0x00402099
  402160:	20400690 	.word	0x20400690

00402164 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  402164:	b580      	push	{r7, lr}
  402166:	b086      	sub	sp, #24
  402168:	af00      	add	r7, sp, #0
  40216a:	60f8      	str	r0, [r7, #12]
  40216c:	60b9      	str	r1, [r7, #8]
  40216e:	607a      	str	r2, [r7, #4]
  402170:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  402172:	4b21      	ldr	r3, [pc, #132]	; (4021f8 <pio_handler_set+0x94>)
  402174:	681b      	ldr	r3, [r3, #0]
  402176:	2b06      	cmp	r3, #6
  402178:	d901      	bls.n	40217e <pio_handler_set+0x1a>
		return 1;
  40217a:	2301      	movs	r3, #1
  40217c:	e038      	b.n	4021f0 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40217e:	2300      	movs	r3, #0
  402180:	75fb      	strb	r3, [r7, #23]
  402182:	e011      	b.n	4021a8 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  402184:	7dfb      	ldrb	r3, [r7, #23]
  402186:	011b      	lsls	r3, r3, #4
  402188:	4a1c      	ldr	r2, [pc, #112]	; (4021fc <pio_handler_set+0x98>)
  40218a:	4413      	add	r3, r2
  40218c:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  40218e:	693b      	ldr	r3, [r7, #16]
  402190:	681a      	ldr	r2, [r3, #0]
  402192:	68bb      	ldr	r3, [r7, #8]
  402194:	429a      	cmp	r2, r3
  402196:	d104      	bne.n	4021a2 <pio_handler_set+0x3e>
  402198:	693b      	ldr	r3, [r7, #16]
  40219a:	685a      	ldr	r2, [r3, #4]
  40219c:	687b      	ldr	r3, [r7, #4]
  40219e:	429a      	cmp	r2, r3
  4021a0:	d008      	beq.n	4021b4 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4021a2:	7dfb      	ldrb	r3, [r7, #23]
  4021a4:	3301      	adds	r3, #1
  4021a6:	75fb      	strb	r3, [r7, #23]
  4021a8:	7dfa      	ldrb	r2, [r7, #23]
  4021aa:	4b13      	ldr	r3, [pc, #76]	; (4021f8 <pio_handler_set+0x94>)
  4021ac:	681b      	ldr	r3, [r3, #0]
  4021ae:	429a      	cmp	r2, r3
  4021b0:	d9e8      	bls.n	402184 <pio_handler_set+0x20>
  4021b2:	e000      	b.n	4021b6 <pio_handler_set+0x52>
			break;
  4021b4:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4021b6:	693b      	ldr	r3, [r7, #16]
  4021b8:	68ba      	ldr	r2, [r7, #8]
  4021ba:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  4021bc:	693b      	ldr	r3, [r7, #16]
  4021be:	687a      	ldr	r2, [r7, #4]
  4021c0:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  4021c2:	693b      	ldr	r3, [r7, #16]
  4021c4:	683a      	ldr	r2, [r7, #0]
  4021c6:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  4021c8:	693b      	ldr	r3, [r7, #16]
  4021ca:	6a3a      	ldr	r2, [r7, #32]
  4021cc:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  4021ce:	7dfa      	ldrb	r2, [r7, #23]
  4021d0:	4b09      	ldr	r3, [pc, #36]	; (4021f8 <pio_handler_set+0x94>)
  4021d2:	681b      	ldr	r3, [r3, #0]
  4021d4:	3301      	adds	r3, #1
  4021d6:	429a      	cmp	r2, r3
  4021d8:	d104      	bne.n	4021e4 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  4021da:	4b07      	ldr	r3, [pc, #28]	; (4021f8 <pio_handler_set+0x94>)
  4021dc:	681b      	ldr	r3, [r3, #0]
  4021de:	3301      	adds	r3, #1
  4021e0:	4a05      	ldr	r2, [pc, #20]	; (4021f8 <pio_handler_set+0x94>)
  4021e2:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4021e4:	683a      	ldr	r2, [r7, #0]
  4021e6:	6879      	ldr	r1, [r7, #4]
  4021e8:	68f8      	ldr	r0, [r7, #12]
  4021ea:	4b05      	ldr	r3, [pc, #20]	; (402200 <pio_handler_set+0x9c>)
  4021ec:	4798      	blx	r3

	return 0;
  4021ee:	2300      	movs	r3, #0
}
  4021f0:	4618      	mov	r0, r3
  4021f2:	3718      	adds	r7, #24
  4021f4:	46bd      	mov	sp, r7
  4021f6:	bd80      	pop	{r7, pc}
  4021f8:	20400700 	.word	0x20400700
  4021fc:	20400690 	.word	0x20400690
  402200:	00401fdd 	.word	0x00401fdd

00402204 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  402204:	b580      	push	{r7, lr}
  402206:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  402208:	210a      	movs	r1, #10
  40220a:	4802      	ldr	r0, [pc, #8]	; (402214 <PIOA_Handler+0x10>)
  40220c:	4b02      	ldr	r3, [pc, #8]	; (402218 <PIOA_Handler+0x14>)
  40220e:	4798      	blx	r3
}
  402210:	bf00      	nop
  402212:	bd80      	pop	{r7, pc}
  402214:	400e0e00 	.word	0x400e0e00
  402218:	004020b1 	.word	0x004020b1

0040221c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40221c:	b580      	push	{r7, lr}
  40221e:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  402220:	210b      	movs	r1, #11
  402222:	4802      	ldr	r0, [pc, #8]	; (40222c <PIOB_Handler+0x10>)
  402224:	4b02      	ldr	r3, [pc, #8]	; (402230 <PIOB_Handler+0x14>)
  402226:	4798      	blx	r3
}
  402228:	bf00      	nop
  40222a:	bd80      	pop	{r7, pc}
  40222c:	400e1000 	.word	0x400e1000
  402230:	004020b1 	.word	0x004020b1

00402234 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  402234:	b580      	push	{r7, lr}
  402236:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  402238:	210c      	movs	r1, #12
  40223a:	4802      	ldr	r0, [pc, #8]	; (402244 <PIOC_Handler+0x10>)
  40223c:	4b02      	ldr	r3, [pc, #8]	; (402248 <PIOC_Handler+0x14>)
  40223e:	4798      	blx	r3
}
  402240:	bf00      	nop
  402242:	bd80      	pop	{r7, pc}
  402244:	400e1200 	.word	0x400e1200
  402248:	004020b1 	.word	0x004020b1

0040224c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  40224c:	b580      	push	{r7, lr}
  40224e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  402250:	2110      	movs	r1, #16
  402252:	4802      	ldr	r0, [pc, #8]	; (40225c <PIOD_Handler+0x10>)
  402254:	4b02      	ldr	r3, [pc, #8]	; (402260 <PIOD_Handler+0x14>)
  402256:	4798      	blx	r3
}
  402258:	bf00      	nop
  40225a:	bd80      	pop	{r7, pc}
  40225c:	400e1400 	.word	0x400e1400
  402260:	004020b1 	.word	0x004020b1

00402264 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  402264:	b580      	push	{r7, lr}
  402266:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  402268:	2111      	movs	r1, #17
  40226a:	4802      	ldr	r0, [pc, #8]	; (402274 <PIOE_Handler+0x10>)
  40226c:	4b02      	ldr	r3, [pc, #8]	; (402278 <PIOE_Handler+0x14>)
  40226e:	4798      	blx	r3
}
  402270:	bf00      	nop
  402272:	bd80      	pop	{r7, pc}
  402274:	400e1600 	.word	0x400e1600
  402278:	004020b1 	.word	0x004020b1

0040227c <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  40227c:	b480      	push	{r7}
  40227e:	b083      	sub	sp, #12
  402280:	af00      	add	r7, sp, #0
  402282:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  402284:	687b      	ldr	r3, [r7, #4]
  402286:	3b01      	subs	r3, #1
  402288:	2b03      	cmp	r3, #3
  40228a:	d81a      	bhi.n	4022c2 <pmc_mck_set_division+0x46>
  40228c:	a201      	add	r2, pc, #4	; (adr r2, 402294 <pmc_mck_set_division+0x18>)
  40228e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402292:	bf00      	nop
  402294:	004022a5 	.word	0x004022a5
  402298:	004022ab 	.word	0x004022ab
  40229c:	004022b3 	.word	0x004022b3
  4022a0:	004022bb 	.word	0x004022bb
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4022a4:	2300      	movs	r3, #0
  4022a6:	607b      	str	r3, [r7, #4]
			break;
  4022a8:	e00e      	b.n	4022c8 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  4022aa:	f44f 7380 	mov.w	r3, #256	; 0x100
  4022ae:	607b      	str	r3, [r7, #4]
			break;
  4022b0:	e00a      	b.n	4022c8 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4022b2:	f44f 7340 	mov.w	r3, #768	; 0x300
  4022b6:	607b      	str	r3, [r7, #4]
			break;
  4022b8:	e006      	b.n	4022c8 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4022ba:	f44f 7300 	mov.w	r3, #512	; 0x200
  4022be:	607b      	str	r3, [r7, #4]
			break;
  4022c0:	e002      	b.n	4022c8 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4022c2:	2300      	movs	r3, #0
  4022c4:	607b      	str	r3, [r7, #4]
			break;
  4022c6:	bf00      	nop
	}
	PMC->PMC_MCKR =
  4022c8:	490a      	ldr	r1, [pc, #40]	; (4022f4 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4022ca:	4b0a      	ldr	r3, [pc, #40]	; (4022f4 <pmc_mck_set_division+0x78>)
  4022cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4022ce:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  4022d2:	687b      	ldr	r3, [r7, #4]
  4022d4:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  4022d6:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4022d8:	bf00      	nop
  4022da:	4b06      	ldr	r3, [pc, #24]	; (4022f4 <pmc_mck_set_division+0x78>)
  4022dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4022de:	f003 0308 	and.w	r3, r3, #8
  4022e2:	2b00      	cmp	r3, #0
  4022e4:	d0f9      	beq.n	4022da <pmc_mck_set_division+0x5e>
}
  4022e6:	bf00      	nop
  4022e8:	370c      	adds	r7, #12
  4022ea:	46bd      	mov	sp, r7
  4022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022f0:	4770      	bx	lr
  4022f2:	bf00      	nop
  4022f4:	400e0600 	.word	0x400e0600

004022f8 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  4022f8:	b480      	push	{r7}
  4022fa:	b085      	sub	sp, #20
  4022fc:	af00      	add	r7, sp, #0
  4022fe:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402300:	491d      	ldr	r1, [pc, #116]	; (402378 <pmc_switch_mck_to_pllack+0x80>)
  402302:	4b1d      	ldr	r3, [pc, #116]	; (402378 <pmc_switch_mck_to_pllack+0x80>)
  402304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402306:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  40230a:	687b      	ldr	r3, [r7, #4]
  40230c:	4313      	orrs	r3, r2
  40230e:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402310:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  402314:	60fb      	str	r3, [r7, #12]
  402316:	e007      	b.n	402328 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402318:	68fb      	ldr	r3, [r7, #12]
  40231a:	2b00      	cmp	r3, #0
  40231c:	d101      	bne.n	402322 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  40231e:	2301      	movs	r3, #1
  402320:	e023      	b.n	40236a <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  402322:	68fb      	ldr	r3, [r7, #12]
  402324:	3b01      	subs	r3, #1
  402326:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402328:	4b13      	ldr	r3, [pc, #76]	; (402378 <pmc_switch_mck_to_pllack+0x80>)
  40232a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40232c:	f003 0308 	and.w	r3, r3, #8
  402330:	2b00      	cmp	r3, #0
  402332:	d0f1      	beq.n	402318 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  402334:	4a10      	ldr	r2, [pc, #64]	; (402378 <pmc_switch_mck_to_pllack+0x80>)
  402336:	4b10      	ldr	r3, [pc, #64]	; (402378 <pmc_switch_mck_to_pllack+0x80>)
  402338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40233a:	f023 0303 	bic.w	r3, r3, #3
  40233e:	f043 0302 	orr.w	r3, r3, #2
  402342:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402344:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  402348:	60fb      	str	r3, [r7, #12]
  40234a:	e007      	b.n	40235c <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40234c:	68fb      	ldr	r3, [r7, #12]
  40234e:	2b00      	cmp	r3, #0
  402350:	d101      	bne.n	402356 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  402352:	2301      	movs	r3, #1
  402354:	e009      	b.n	40236a <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  402356:	68fb      	ldr	r3, [r7, #12]
  402358:	3b01      	subs	r3, #1
  40235a:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40235c:	4b06      	ldr	r3, [pc, #24]	; (402378 <pmc_switch_mck_to_pllack+0x80>)
  40235e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402360:	f003 0308 	and.w	r3, r3, #8
  402364:	2b00      	cmp	r3, #0
  402366:	d0f1      	beq.n	40234c <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  402368:	2300      	movs	r3, #0
}
  40236a:	4618      	mov	r0, r3
  40236c:	3714      	adds	r7, #20
  40236e:	46bd      	mov	sp, r7
  402370:	f85d 7b04 	ldr.w	r7, [sp], #4
  402374:	4770      	bx	lr
  402376:	bf00      	nop
  402378:	400e0600 	.word	0x400e0600

0040237c <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  40237c:	b480      	push	{r7}
  40237e:	b083      	sub	sp, #12
  402380:	af00      	add	r7, sp, #0
  402382:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  402384:	687b      	ldr	r3, [r7, #4]
  402386:	2b01      	cmp	r3, #1
  402388:	d105      	bne.n	402396 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  40238a:	4907      	ldr	r1, [pc, #28]	; (4023a8 <pmc_switch_sclk_to_32kxtal+0x2c>)
  40238c:	4b06      	ldr	r3, [pc, #24]	; (4023a8 <pmc_switch_sclk_to_32kxtal+0x2c>)
  40238e:	689a      	ldr	r2, [r3, #8]
  402390:	4b06      	ldr	r3, [pc, #24]	; (4023ac <pmc_switch_sclk_to_32kxtal+0x30>)
  402392:	4313      	orrs	r3, r2
  402394:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  402396:	4b04      	ldr	r3, [pc, #16]	; (4023a8 <pmc_switch_sclk_to_32kxtal+0x2c>)
  402398:	4a05      	ldr	r2, [pc, #20]	; (4023b0 <pmc_switch_sclk_to_32kxtal+0x34>)
  40239a:	601a      	str	r2, [r3, #0]
}
  40239c:	bf00      	nop
  40239e:	370c      	adds	r7, #12
  4023a0:	46bd      	mov	sp, r7
  4023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023a6:	4770      	bx	lr
  4023a8:	400e1810 	.word	0x400e1810
  4023ac:	a5100000 	.word	0xa5100000
  4023b0:	a5000008 	.word	0xa5000008

004023b4 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  4023b4:	b480      	push	{r7}
  4023b6:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4023b8:	4b09      	ldr	r3, [pc, #36]	; (4023e0 <pmc_osc_is_ready_32kxtal+0x2c>)
  4023ba:	695b      	ldr	r3, [r3, #20]
  4023bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4023c0:	2b00      	cmp	r3, #0
  4023c2:	d007      	beq.n	4023d4 <pmc_osc_is_ready_32kxtal+0x20>
  4023c4:	4b07      	ldr	r3, [pc, #28]	; (4023e4 <pmc_osc_is_ready_32kxtal+0x30>)
  4023c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4023c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4023cc:	2b00      	cmp	r3, #0
  4023ce:	d001      	beq.n	4023d4 <pmc_osc_is_ready_32kxtal+0x20>
  4023d0:	2301      	movs	r3, #1
  4023d2:	e000      	b.n	4023d6 <pmc_osc_is_ready_32kxtal+0x22>
  4023d4:	2300      	movs	r3, #0
}
  4023d6:	4618      	mov	r0, r3
  4023d8:	46bd      	mov	sp, r7
  4023da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023de:	4770      	bx	lr
  4023e0:	400e1810 	.word	0x400e1810
  4023e4:	400e0600 	.word	0x400e0600

004023e8 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  4023e8:	b480      	push	{r7}
  4023ea:	b083      	sub	sp, #12
  4023ec:	af00      	add	r7, sp, #0
  4023ee:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4023f0:	4915      	ldr	r1, [pc, #84]	; (402448 <pmc_switch_mainck_to_fastrc+0x60>)
  4023f2:	4b15      	ldr	r3, [pc, #84]	; (402448 <pmc_switch_mainck_to_fastrc+0x60>)
  4023f4:	6a1a      	ldr	r2, [r3, #32]
  4023f6:	4b15      	ldr	r3, [pc, #84]	; (40244c <pmc_switch_mainck_to_fastrc+0x64>)
  4023f8:	4313      	orrs	r3, r2
  4023fa:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4023fc:	bf00      	nop
  4023fe:	4b12      	ldr	r3, [pc, #72]	; (402448 <pmc_switch_mainck_to_fastrc+0x60>)
  402400:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402402:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402406:	2b00      	cmp	r3, #0
  402408:	d0f9      	beq.n	4023fe <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40240a:	490f      	ldr	r1, [pc, #60]	; (402448 <pmc_switch_mainck_to_fastrc+0x60>)
  40240c:	4b0e      	ldr	r3, [pc, #56]	; (402448 <pmc_switch_mainck_to_fastrc+0x60>)
  40240e:	6a1a      	ldr	r2, [r3, #32]
  402410:	4b0f      	ldr	r3, [pc, #60]	; (402450 <pmc_switch_mainck_to_fastrc+0x68>)
  402412:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  402414:	687a      	ldr	r2, [r7, #4]
  402416:	4313      	orrs	r3, r2
  402418:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40241c:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40241e:	bf00      	nop
  402420:	4b09      	ldr	r3, [pc, #36]	; (402448 <pmc_switch_mainck_to_fastrc+0x60>)
  402422:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402424:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402428:	2b00      	cmp	r3, #0
  40242a:	d0f9      	beq.n	402420 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  40242c:	4906      	ldr	r1, [pc, #24]	; (402448 <pmc_switch_mainck_to_fastrc+0x60>)
  40242e:	4b06      	ldr	r3, [pc, #24]	; (402448 <pmc_switch_mainck_to_fastrc+0x60>)
  402430:	6a1a      	ldr	r2, [r3, #32]
  402432:	4b08      	ldr	r3, [pc, #32]	; (402454 <pmc_switch_mainck_to_fastrc+0x6c>)
  402434:	4013      	ands	r3, r2
  402436:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40243a:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  40243c:	bf00      	nop
  40243e:	370c      	adds	r7, #12
  402440:	46bd      	mov	sp, r7
  402442:	f85d 7b04 	ldr.w	r7, [sp], #4
  402446:	4770      	bx	lr
  402448:	400e0600 	.word	0x400e0600
  40244c:	00370008 	.word	0x00370008
  402450:	ffc8ff8f 	.word	0xffc8ff8f
  402454:	fec8ffff 	.word	0xfec8ffff

00402458 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  402458:	b480      	push	{r7}
  40245a:	b083      	sub	sp, #12
  40245c:	af00      	add	r7, sp, #0
  40245e:	6078      	str	r0, [r7, #4]
  402460:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  402462:	687b      	ldr	r3, [r7, #4]
  402464:	2b00      	cmp	r3, #0
  402466:	d008      	beq.n	40247a <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402468:	4913      	ldr	r1, [pc, #76]	; (4024b8 <pmc_switch_mainck_to_xtal+0x60>)
  40246a:	4b13      	ldr	r3, [pc, #76]	; (4024b8 <pmc_switch_mainck_to_xtal+0x60>)
  40246c:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40246e:	4a13      	ldr	r2, [pc, #76]	; (4024bc <pmc_switch_mainck_to_xtal+0x64>)
  402470:	401a      	ands	r2, r3
  402472:	4b13      	ldr	r3, [pc, #76]	; (4024c0 <pmc_switch_mainck_to_xtal+0x68>)
  402474:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402476:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  402478:	e018      	b.n	4024ac <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40247a:	490f      	ldr	r1, [pc, #60]	; (4024b8 <pmc_switch_mainck_to_xtal+0x60>)
  40247c:	4b0e      	ldr	r3, [pc, #56]	; (4024b8 <pmc_switch_mainck_to_xtal+0x60>)
  40247e:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402480:	4b10      	ldr	r3, [pc, #64]	; (4024c4 <pmc_switch_mainck_to_xtal+0x6c>)
  402482:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  402484:	683a      	ldr	r2, [r7, #0]
  402486:	0212      	lsls	r2, r2, #8
  402488:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40248a:	431a      	orrs	r2, r3
  40248c:	4b0e      	ldr	r3, [pc, #56]	; (4024c8 <pmc_switch_mainck_to_xtal+0x70>)
  40248e:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402490:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  402492:	bf00      	nop
  402494:	4b08      	ldr	r3, [pc, #32]	; (4024b8 <pmc_switch_mainck_to_xtal+0x60>)
  402496:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402498:	f003 0301 	and.w	r3, r3, #1
  40249c:	2b00      	cmp	r3, #0
  40249e:	d0f9      	beq.n	402494 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4024a0:	4905      	ldr	r1, [pc, #20]	; (4024b8 <pmc_switch_mainck_to_xtal+0x60>)
  4024a2:	4b05      	ldr	r3, [pc, #20]	; (4024b8 <pmc_switch_mainck_to_xtal+0x60>)
  4024a4:	6a1a      	ldr	r2, [r3, #32]
  4024a6:	4b09      	ldr	r3, [pc, #36]	; (4024cc <pmc_switch_mainck_to_xtal+0x74>)
  4024a8:	4313      	orrs	r3, r2
  4024aa:	620b      	str	r3, [r1, #32]
}
  4024ac:	bf00      	nop
  4024ae:	370c      	adds	r7, #12
  4024b0:	46bd      	mov	sp, r7
  4024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024b6:	4770      	bx	lr
  4024b8:	400e0600 	.word	0x400e0600
  4024bc:	fec8fffc 	.word	0xfec8fffc
  4024c0:	01370002 	.word	0x01370002
  4024c4:	ffc8fffc 	.word	0xffc8fffc
  4024c8:	00370001 	.word	0x00370001
  4024cc:	01370000 	.word	0x01370000

004024d0 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  4024d0:	b480      	push	{r7}
  4024d2:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4024d4:	4b04      	ldr	r3, [pc, #16]	; (4024e8 <pmc_osc_is_ready_mainck+0x18>)
  4024d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4024d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  4024dc:	4618      	mov	r0, r3
  4024de:	46bd      	mov	sp, r7
  4024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024e4:	4770      	bx	lr
  4024e6:	bf00      	nop
  4024e8:	400e0600 	.word	0x400e0600

004024ec <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  4024ec:	b480      	push	{r7}
  4024ee:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4024f0:	4b04      	ldr	r3, [pc, #16]	; (402504 <pmc_disable_pllack+0x18>)
  4024f2:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4024f6:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  4024f8:	bf00      	nop
  4024fa:	46bd      	mov	sp, r7
  4024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
  402500:	4770      	bx	lr
  402502:	bf00      	nop
  402504:	400e0600 	.word	0x400e0600

00402508 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  402508:	b480      	push	{r7}
  40250a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40250c:	4b04      	ldr	r3, [pc, #16]	; (402520 <pmc_is_locked_pllack+0x18>)
  40250e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402510:	f003 0302 	and.w	r3, r3, #2
}
  402514:	4618      	mov	r0, r3
  402516:	46bd      	mov	sp, r7
  402518:	f85d 7b04 	ldr.w	r7, [sp], #4
  40251c:	4770      	bx	lr
  40251e:	bf00      	nop
  402520:	400e0600 	.word	0x400e0600

00402524 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  402524:	b480      	push	{r7}
  402526:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  402528:	4b04      	ldr	r3, [pc, #16]	; (40253c <pmc_is_locked_upll+0x18>)
  40252a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40252c:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  402530:	4618      	mov	r0, r3
  402532:	46bd      	mov	sp, r7
  402534:	f85d 7b04 	ldr.w	r7, [sp], #4
  402538:	4770      	bx	lr
  40253a:	bf00      	nop
  40253c:	400e0600 	.word	0x400e0600

00402540 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  402540:	b480      	push	{r7}
  402542:	b083      	sub	sp, #12
  402544:	af00      	add	r7, sp, #0
  402546:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  402548:	687b      	ldr	r3, [r7, #4]
  40254a:	2b3f      	cmp	r3, #63	; 0x3f
  40254c:	d901      	bls.n	402552 <pmc_enable_periph_clk+0x12>
		return 1;
  40254e:	2301      	movs	r3, #1
  402550:	e02f      	b.n	4025b2 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  402552:	687b      	ldr	r3, [r7, #4]
  402554:	2b1f      	cmp	r3, #31
  402556:	d813      	bhi.n	402580 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  402558:	4b19      	ldr	r3, [pc, #100]	; (4025c0 <pmc_enable_periph_clk+0x80>)
  40255a:	699a      	ldr	r2, [r3, #24]
  40255c:	2101      	movs	r1, #1
  40255e:	687b      	ldr	r3, [r7, #4]
  402560:	fa01 f303 	lsl.w	r3, r1, r3
  402564:	401a      	ands	r2, r3
  402566:	2101      	movs	r1, #1
  402568:	687b      	ldr	r3, [r7, #4]
  40256a:	fa01 f303 	lsl.w	r3, r1, r3
  40256e:	429a      	cmp	r2, r3
  402570:	d01e      	beq.n	4025b0 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  402572:	4a13      	ldr	r2, [pc, #76]	; (4025c0 <pmc_enable_periph_clk+0x80>)
  402574:	2101      	movs	r1, #1
  402576:	687b      	ldr	r3, [r7, #4]
  402578:	fa01 f303 	lsl.w	r3, r1, r3
  40257c:	6113      	str	r3, [r2, #16]
  40257e:	e017      	b.n	4025b0 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  402580:	687b      	ldr	r3, [r7, #4]
  402582:	3b20      	subs	r3, #32
  402584:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  402586:	4b0e      	ldr	r3, [pc, #56]	; (4025c0 <pmc_enable_periph_clk+0x80>)
  402588:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40258c:	2101      	movs	r1, #1
  40258e:	687b      	ldr	r3, [r7, #4]
  402590:	fa01 f303 	lsl.w	r3, r1, r3
  402594:	401a      	ands	r2, r3
  402596:	2101      	movs	r1, #1
  402598:	687b      	ldr	r3, [r7, #4]
  40259a:	fa01 f303 	lsl.w	r3, r1, r3
  40259e:	429a      	cmp	r2, r3
  4025a0:	d006      	beq.n	4025b0 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  4025a2:	4a07      	ldr	r2, [pc, #28]	; (4025c0 <pmc_enable_periph_clk+0x80>)
  4025a4:	2101      	movs	r1, #1
  4025a6:	687b      	ldr	r3, [r7, #4]
  4025a8:	fa01 f303 	lsl.w	r3, r1, r3
  4025ac:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  4025b0:	2300      	movs	r3, #0
}
  4025b2:	4618      	mov	r0, r3
  4025b4:	370c      	adds	r7, #12
  4025b6:	46bd      	mov	sp, r7
  4025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025bc:	4770      	bx	lr
  4025be:	bf00      	nop
  4025c0:	400e0600 	.word	0x400e0600

004025c4 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4025c4:	b480      	push	{r7}
  4025c6:	b083      	sub	sp, #12
  4025c8:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4025ca:	f3ef 8310 	mrs	r3, PRIMASK
  4025ce:	607b      	str	r3, [r7, #4]
  return(result);
  4025d0:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4025d2:	2b00      	cmp	r3, #0
  4025d4:	bf0c      	ite	eq
  4025d6:	2301      	moveq	r3, #1
  4025d8:	2300      	movne	r3, #0
  4025da:	b2db      	uxtb	r3, r3
  4025dc:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  4025de:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4025e0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4025e4:	4b04      	ldr	r3, [pc, #16]	; (4025f8 <cpu_irq_save+0x34>)
  4025e6:	2200      	movs	r2, #0
  4025e8:	701a      	strb	r2, [r3, #0]
	return flags;
  4025ea:	683b      	ldr	r3, [r7, #0]
}
  4025ec:	4618      	mov	r0, r3
  4025ee:	370c      	adds	r7, #12
  4025f0:	46bd      	mov	sp, r7
  4025f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025f6:	4770      	bx	lr
  4025f8:	20400018 	.word	0x20400018

004025fc <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  4025fc:	b480      	push	{r7}
  4025fe:	b083      	sub	sp, #12
  402600:	af00      	add	r7, sp, #0
  402602:	6078      	str	r0, [r7, #4]
	return (flags);
  402604:	687b      	ldr	r3, [r7, #4]
  402606:	2b00      	cmp	r3, #0
  402608:	bf14      	ite	ne
  40260a:	2301      	movne	r3, #1
  40260c:	2300      	moveq	r3, #0
  40260e:	b2db      	uxtb	r3, r3
}
  402610:	4618      	mov	r0, r3
  402612:	370c      	adds	r7, #12
  402614:	46bd      	mov	sp, r7
  402616:	f85d 7b04 	ldr.w	r7, [sp], #4
  40261a:	4770      	bx	lr

0040261c <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  40261c:	b580      	push	{r7, lr}
  40261e:	b082      	sub	sp, #8
  402620:	af00      	add	r7, sp, #0
  402622:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  402624:	6878      	ldr	r0, [r7, #4]
  402626:	4b07      	ldr	r3, [pc, #28]	; (402644 <cpu_irq_restore+0x28>)
  402628:	4798      	blx	r3
  40262a:	4603      	mov	r3, r0
  40262c:	2b00      	cmp	r3, #0
  40262e:	d005      	beq.n	40263c <cpu_irq_restore+0x20>
		cpu_irq_enable();
  402630:	4b05      	ldr	r3, [pc, #20]	; (402648 <cpu_irq_restore+0x2c>)
  402632:	2201      	movs	r2, #1
  402634:	701a      	strb	r2, [r3, #0]
  402636:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40263a:	b662      	cpsie	i
}
  40263c:	bf00      	nop
  40263e:	3708      	adds	r7, #8
  402640:	46bd      	mov	sp, r7
  402642:	bd80      	pop	{r7, pc}
  402644:	004025fd 	.word	0x004025fd
  402648:	20400018 	.word	0x20400018

0040264c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  40264c:	b580      	push	{r7, lr}
  40264e:	b084      	sub	sp, #16
  402650:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  402652:	4b1e      	ldr	r3, [pc, #120]	; (4026cc <Reset_Handler+0x80>)
  402654:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  402656:	4b1e      	ldr	r3, [pc, #120]	; (4026d0 <Reset_Handler+0x84>)
  402658:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  40265a:	68fa      	ldr	r2, [r7, #12]
  40265c:	68bb      	ldr	r3, [r7, #8]
  40265e:	429a      	cmp	r2, r3
  402660:	d00c      	beq.n	40267c <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  402662:	e007      	b.n	402674 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  402664:	68bb      	ldr	r3, [r7, #8]
  402666:	1d1a      	adds	r2, r3, #4
  402668:	60ba      	str	r2, [r7, #8]
  40266a:	68fa      	ldr	r2, [r7, #12]
  40266c:	1d11      	adds	r1, r2, #4
  40266e:	60f9      	str	r1, [r7, #12]
  402670:	6812      	ldr	r2, [r2, #0]
  402672:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  402674:	68bb      	ldr	r3, [r7, #8]
  402676:	4a17      	ldr	r2, [pc, #92]	; (4026d4 <Reset_Handler+0x88>)
  402678:	4293      	cmp	r3, r2
  40267a:	d3f3      	bcc.n	402664 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  40267c:	4b16      	ldr	r3, [pc, #88]	; (4026d8 <Reset_Handler+0x8c>)
  40267e:	60bb      	str	r3, [r7, #8]
  402680:	e004      	b.n	40268c <Reset_Handler+0x40>
                *pDest++ = 0;
  402682:	68bb      	ldr	r3, [r7, #8]
  402684:	1d1a      	adds	r2, r3, #4
  402686:	60ba      	str	r2, [r7, #8]
  402688:	2200      	movs	r2, #0
  40268a:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  40268c:	68bb      	ldr	r3, [r7, #8]
  40268e:	4a13      	ldr	r2, [pc, #76]	; (4026dc <Reset_Handler+0x90>)
  402690:	4293      	cmp	r3, r2
  402692:	d3f6      	bcc.n	402682 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  402694:	4b12      	ldr	r3, [pc, #72]	; (4026e0 <Reset_Handler+0x94>)
  402696:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  402698:	4a12      	ldr	r2, [pc, #72]	; (4026e4 <Reset_Handler+0x98>)
  40269a:	68fb      	ldr	r3, [r7, #12]
  40269c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4026a0:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  4026a2:	4b11      	ldr	r3, [pc, #68]	; (4026e8 <Reset_Handler+0x9c>)
  4026a4:	4798      	blx	r3
  4026a6:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  4026a8:	4a10      	ldr	r2, [pc, #64]	; (4026ec <Reset_Handler+0xa0>)
  4026aa:	4b10      	ldr	r3, [pc, #64]	; (4026ec <Reset_Handler+0xa0>)
  4026ac:	681b      	ldr	r3, [r3, #0]
  4026ae:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4026b2:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4026b4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4026b8:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  4026bc:	6878      	ldr	r0, [r7, #4]
  4026be:	4b0c      	ldr	r3, [pc, #48]	; (4026f0 <Reset_Handler+0xa4>)
  4026c0:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  4026c2:	4b0c      	ldr	r3, [pc, #48]	; (4026f4 <Reset_Handler+0xa8>)
  4026c4:	4798      	blx	r3

        /* Branch to main function */
        main();
  4026c6:	4b0c      	ldr	r3, [pc, #48]	; (4026f8 <Reset_Handler+0xac>)
  4026c8:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4026ca:	e7fe      	b.n	4026ca <Reset_Handler+0x7e>
  4026cc:	00404144 	.word	0x00404144
  4026d0:	20400000 	.word	0x20400000
  4026d4:	2040046c 	.word	0x2040046c
  4026d8:	2040046c 	.word	0x2040046c
  4026dc:	20400730 	.word	0x20400730
  4026e0:	00400000 	.word	0x00400000
  4026e4:	e000ed00 	.word	0xe000ed00
  4026e8:	004025c5 	.word	0x004025c5
  4026ec:	e000ed88 	.word	0xe000ed88
  4026f0:	0040261d 	.word	0x0040261d
  4026f4:	004034d9 	.word	0x004034d9
  4026f8:	00402d21 	.word	0x00402d21

004026fc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4026fc:	b480      	push	{r7}
  4026fe:	af00      	add	r7, sp, #0
        while (1) {
  402700:	e7fe      	b.n	402700 <Dummy_Handler+0x4>
	...

00402704 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  402704:	b480      	push	{r7}
  402706:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  402708:	4b52      	ldr	r3, [pc, #328]	; (402854 <SystemCoreClockUpdate+0x150>)
  40270a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40270c:	f003 0303 	and.w	r3, r3, #3
  402710:	2b01      	cmp	r3, #1
  402712:	d014      	beq.n	40273e <SystemCoreClockUpdate+0x3a>
  402714:	2b01      	cmp	r3, #1
  402716:	d302      	bcc.n	40271e <SystemCoreClockUpdate+0x1a>
  402718:	2b02      	cmp	r3, #2
  40271a:	d038      	beq.n	40278e <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  40271c:	e07a      	b.n	402814 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40271e:	4b4e      	ldr	r3, [pc, #312]	; (402858 <SystemCoreClockUpdate+0x154>)
  402720:	695b      	ldr	r3, [r3, #20]
  402722:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402726:	2b00      	cmp	r3, #0
  402728:	d004      	beq.n	402734 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40272a:	4b4c      	ldr	r3, [pc, #304]	; (40285c <SystemCoreClockUpdate+0x158>)
  40272c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402730:	601a      	str	r2, [r3, #0]
    break;
  402732:	e06f      	b.n	402814 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402734:	4b49      	ldr	r3, [pc, #292]	; (40285c <SystemCoreClockUpdate+0x158>)
  402736:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  40273a:	601a      	str	r2, [r3, #0]
    break;
  40273c:	e06a      	b.n	402814 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40273e:	4b45      	ldr	r3, [pc, #276]	; (402854 <SystemCoreClockUpdate+0x150>)
  402740:	6a1b      	ldr	r3, [r3, #32]
  402742:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402746:	2b00      	cmp	r3, #0
  402748:	d003      	beq.n	402752 <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40274a:	4b44      	ldr	r3, [pc, #272]	; (40285c <SystemCoreClockUpdate+0x158>)
  40274c:	4a44      	ldr	r2, [pc, #272]	; (402860 <SystemCoreClockUpdate+0x15c>)
  40274e:	601a      	str	r2, [r3, #0]
    break;
  402750:	e060      	b.n	402814 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402752:	4b42      	ldr	r3, [pc, #264]	; (40285c <SystemCoreClockUpdate+0x158>)
  402754:	4a43      	ldr	r2, [pc, #268]	; (402864 <SystemCoreClockUpdate+0x160>)
  402756:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402758:	4b3e      	ldr	r3, [pc, #248]	; (402854 <SystemCoreClockUpdate+0x150>)
  40275a:	6a1b      	ldr	r3, [r3, #32]
  40275c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402760:	2b10      	cmp	r3, #16
  402762:	d004      	beq.n	40276e <SystemCoreClockUpdate+0x6a>
  402764:	2b20      	cmp	r3, #32
  402766:	d008      	beq.n	40277a <SystemCoreClockUpdate+0x76>
  402768:	2b00      	cmp	r3, #0
  40276a:	d00e      	beq.n	40278a <SystemCoreClockUpdate+0x86>
          break;
  40276c:	e00e      	b.n	40278c <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  40276e:	4b3b      	ldr	r3, [pc, #236]	; (40285c <SystemCoreClockUpdate+0x158>)
  402770:	681b      	ldr	r3, [r3, #0]
  402772:	005b      	lsls	r3, r3, #1
  402774:	4a39      	ldr	r2, [pc, #228]	; (40285c <SystemCoreClockUpdate+0x158>)
  402776:	6013      	str	r3, [r2, #0]
          break;
  402778:	e008      	b.n	40278c <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  40277a:	4b38      	ldr	r3, [pc, #224]	; (40285c <SystemCoreClockUpdate+0x158>)
  40277c:	681a      	ldr	r2, [r3, #0]
  40277e:	4613      	mov	r3, r2
  402780:	005b      	lsls	r3, r3, #1
  402782:	4413      	add	r3, r2
  402784:	4a35      	ldr	r2, [pc, #212]	; (40285c <SystemCoreClockUpdate+0x158>)
  402786:	6013      	str	r3, [r2, #0]
          break;
  402788:	e000      	b.n	40278c <SystemCoreClockUpdate+0x88>
          break;
  40278a:	bf00      	nop
    break;
  40278c:	e042      	b.n	402814 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40278e:	4b31      	ldr	r3, [pc, #196]	; (402854 <SystemCoreClockUpdate+0x150>)
  402790:	6a1b      	ldr	r3, [r3, #32]
  402792:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402796:	2b00      	cmp	r3, #0
  402798:	d003      	beq.n	4027a2 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40279a:	4b30      	ldr	r3, [pc, #192]	; (40285c <SystemCoreClockUpdate+0x158>)
  40279c:	4a30      	ldr	r2, [pc, #192]	; (402860 <SystemCoreClockUpdate+0x15c>)
  40279e:	601a      	str	r2, [r3, #0]
  4027a0:	e01c      	b.n	4027dc <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4027a2:	4b2e      	ldr	r3, [pc, #184]	; (40285c <SystemCoreClockUpdate+0x158>)
  4027a4:	4a2f      	ldr	r2, [pc, #188]	; (402864 <SystemCoreClockUpdate+0x160>)
  4027a6:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4027a8:	4b2a      	ldr	r3, [pc, #168]	; (402854 <SystemCoreClockUpdate+0x150>)
  4027aa:	6a1b      	ldr	r3, [r3, #32]
  4027ac:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4027b0:	2b10      	cmp	r3, #16
  4027b2:	d004      	beq.n	4027be <SystemCoreClockUpdate+0xba>
  4027b4:	2b20      	cmp	r3, #32
  4027b6:	d008      	beq.n	4027ca <SystemCoreClockUpdate+0xc6>
  4027b8:	2b00      	cmp	r3, #0
  4027ba:	d00e      	beq.n	4027da <SystemCoreClockUpdate+0xd6>
          break;
  4027bc:	e00e      	b.n	4027dc <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  4027be:	4b27      	ldr	r3, [pc, #156]	; (40285c <SystemCoreClockUpdate+0x158>)
  4027c0:	681b      	ldr	r3, [r3, #0]
  4027c2:	005b      	lsls	r3, r3, #1
  4027c4:	4a25      	ldr	r2, [pc, #148]	; (40285c <SystemCoreClockUpdate+0x158>)
  4027c6:	6013      	str	r3, [r2, #0]
          break;
  4027c8:	e008      	b.n	4027dc <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  4027ca:	4b24      	ldr	r3, [pc, #144]	; (40285c <SystemCoreClockUpdate+0x158>)
  4027cc:	681a      	ldr	r2, [r3, #0]
  4027ce:	4613      	mov	r3, r2
  4027d0:	005b      	lsls	r3, r3, #1
  4027d2:	4413      	add	r3, r2
  4027d4:	4a21      	ldr	r2, [pc, #132]	; (40285c <SystemCoreClockUpdate+0x158>)
  4027d6:	6013      	str	r3, [r2, #0]
          break;
  4027d8:	e000      	b.n	4027dc <SystemCoreClockUpdate+0xd8>
          break;
  4027da:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4027dc:	4b1d      	ldr	r3, [pc, #116]	; (402854 <SystemCoreClockUpdate+0x150>)
  4027de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4027e0:	f003 0303 	and.w	r3, r3, #3
  4027e4:	2b02      	cmp	r3, #2
  4027e6:	d114      	bne.n	402812 <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4027e8:	4b1a      	ldr	r3, [pc, #104]	; (402854 <SystemCoreClockUpdate+0x150>)
  4027ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4027ec:	0c1b      	lsrs	r3, r3, #16
  4027ee:	f3c3 030a 	ubfx	r3, r3, #0, #11
  4027f2:	3301      	adds	r3, #1
  4027f4:	4a19      	ldr	r2, [pc, #100]	; (40285c <SystemCoreClockUpdate+0x158>)
  4027f6:	6812      	ldr	r2, [r2, #0]
  4027f8:	fb02 f303 	mul.w	r3, r2, r3
  4027fc:	4a17      	ldr	r2, [pc, #92]	; (40285c <SystemCoreClockUpdate+0x158>)
  4027fe:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402800:	4b14      	ldr	r3, [pc, #80]	; (402854 <SystemCoreClockUpdate+0x150>)
  402802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402804:	b2db      	uxtb	r3, r3
  402806:	4a15      	ldr	r2, [pc, #84]	; (40285c <SystemCoreClockUpdate+0x158>)
  402808:	6812      	ldr	r2, [r2, #0]
  40280a:	fbb2 f3f3 	udiv	r3, r2, r3
  40280e:	4a13      	ldr	r2, [pc, #76]	; (40285c <SystemCoreClockUpdate+0x158>)
  402810:	6013      	str	r3, [r2, #0]
    break;
  402812:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402814:	4b0f      	ldr	r3, [pc, #60]	; (402854 <SystemCoreClockUpdate+0x150>)
  402816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402818:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40281c:	2b70      	cmp	r3, #112	; 0x70
  40281e:	d108      	bne.n	402832 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  402820:	4b0e      	ldr	r3, [pc, #56]	; (40285c <SystemCoreClockUpdate+0x158>)
  402822:	681b      	ldr	r3, [r3, #0]
  402824:	4a10      	ldr	r2, [pc, #64]	; (402868 <SystemCoreClockUpdate+0x164>)
  402826:	fba2 2303 	umull	r2, r3, r2, r3
  40282a:	085b      	lsrs	r3, r3, #1
  40282c:	4a0b      	ldr	r2, [pc, #44]	; (40285c <SystemCoreClockUpdate+0x158>)
  40282e:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  402830:	e00a      	b.n	402848 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402832:	4b08      	ldr	r3, [pc, #32]	; (402854 <SystemCoreClockUpdate+0x150>)
  402834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402836:	091b      	lsrs	r3, r3, #4
  402838:	f003 0307 	and.w	r3, r3, #7
  40283c:	4a07      	ldr	r2, [pc, #28]	; (40285c <SystemCoreClockUpdate+0x158>)
  40283e:	6812      	ldr	r2, [r2, #0]
  402840:	fa22 f303 	lsr.w	r3, r2, r3
  402844:	4a05      	ldr	r2, [pc, #20]	; (40285c <SystemCoreClockUpdate+0x158>)
  402846:	6013      	str	r3, [r2, #0]
}
  402848:	bf00      	nop
  40284a:	46bd      	mov	sp, r7
  40284c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402850:	4770      	bx	lr
  402852:	bf00      	nop
  402854:	400e0600 	.word	0x400e0600
  402858:	400e1810 	.word	0x400e1810
  40285c:	2040001c 	.word	0x2040001c
  402860:	00b71b00 	.word	0x00b71b00
  402864:	003d0900 	.word	0x003d0900
  402868:	aaaaaaab 	.word	0xaaaaaaab

0040286c <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  40286c:	b480      	push	{r7}
  40286e:	b083      	sub	sp, #12
  402870:	af00      	add	r7, sp, #0
  402872:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402874:	687b      	ldr	r3, [r7, #4]
  402876:	4a1d      	ldr	r2, [pc, #116]	; (4028ec <system_init_flash+0x80>)
  402878:	4293      	cmp	r3, r2
  40287a:	d804      	bhi.n	402886 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40287c:	4b1c      	ldr	r3, [pc, #112]	; (4028f0 <system_init_flash+0x84>)
  40287e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402882:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  402884:	e02b      	b.n	4028de <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  402886:	687b      	ldr	r3, [r7, #4]
  402888:	4a1a      	ldr	r2, [pc, #104]	; (4028f4 <system_init_flash+0x88>)
  40288a:	4293      	cmp	r3, r2
  40288c:	d803      	bhi.n	402896 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40288e:	4b18      	ldr	r3, [pc, #96]	; (4028f0 <system_init_flash+0x84>)
  402890:	4a19      	ldr	r2, [pc, #100]	; (4028f8 <system_init_flash+0x8c>)
  402892:	601a      	str	r2, [r3, #0]
}
  402894:	e023      	b.n	4028de <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  402896:	687b      	ldr	r3, [r7, #4]
  402898:	4a18      	ldr	r2, [pc, #96]	; (4028fc <system_init_flash+0x90>)
  40289a:	4293      	cmp	r3, r2
  40289c:	d803      	bhi.n	4028a6 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40289e:	4b14      	ldr	r3, [pc, #80]	; (4028f0 <system_init_flash+0x84>)
  4028a0:	4a17      	ldr	r2, [pc, #92]	; (402900 <system_init_flash+0x94>)
  4028a2:	601a      	str	r2, [r3, #0]
}
  4028a4:	e01b      	b.n	4028de <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4028a6:	687b      	ldr	r3, [r7, #4]
  4028a8:	4a16      	ldr	r2, [pc, #88]	; (402904 <system_init_flash+0x98>)
  4028aa:	4293      	cmp	r3, r2
  4028ac:	d803      	bhi.n	4028b6 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4028ae:	4b10      	ldr	r3, [pc, #64]	; (4028f0 <system_init_flash+0x84>)
  4028b0:	4a15      	ldr	r2, [pc, #84]	; (402908 <system_init_flash+0x9c>)
  4028b2:	601a      	str	r2, [r3, #0]
}
  4028b4:	e013      	b.n	4028de <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4028b6:	687b      	ldr	r3, [r7, #4]
  4028b8:	4a14      	ldr	r2, [pc, #80]	; (40290c <system_init_flash+0xa0>)
  4028ba:	4293      	cmp	r3, r2
  4028bc:	d804      	bhi.n	4028c8 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4028be:	4b0c      	ldr	r3, [pc, #48]	; (4028f0 <system_init_flash+0x84>)
  4028c0:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4028c4:	601a      	str	r2, [r3, #0]
}
  4028c6:	e00a      	b.n	4028de <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4028c8:	687b      	ldr	r3, [r7, #4]
  4028ca:	4a11      	ldr	r2, [pc, #68]	; (402910 <system_init_flash+0xa4>)
  4028cc:	4293      	cmp	r3, r2
  4028ce:	d803      	bhi.n	4028d8 <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4028d0:	4b07      	ldr	r3, [pc, #28]	; (4028f0 <system_init_flash+0x84>)
  4028d2:	4a10      	ldr	r2, [pc, #64]	; (402914 <system_init_flash+0xa8>)
  4028d4:	601a      	str	r2, [r3, #0]
}
  4028d6:	e002      	b.n	4028de <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4028d8:	4b05      	ldr	r3, [pc, #20]	; (4028f0 <system_init_flash+0x84>)
  4028da:	4a0f      	ldr	r2, [pc, #60]	; (402918 <system_init_flash+0xac>)
  4028dc:	601a      	str	r2, [r3, #0]
}
  4028de:	bf00      	nop
  4028e0:	370c      	adds	r7, #12
  4028e2:	46bd      	mov	sp, r7
  4028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4028e8:	4770      	bx	lr
  4028ea:	bf00      	nop
  4028ec:	015ef3bf 	.word	0x015ef3bf
  4028f0:	400e0c00 	.word	0x400e0c00
  4028f4:	02bde77f 	.word	0x02bde77f
  4028f8:	04000100 	.word	0x04000100
  4028fc:	041cdb3f 	.word	0x041cdb3f
  402900:	04000200 	.word	0x04000200
  402904:	057bceff 	.word	0x057bceff
  402908:	04000300 	.word	0x04000300
  40290c:	06dac2bf 	.word	0x06dac2bf
  402910:	0839b67f 	.word	0x0839b67f
  402914:	04000500 	.word	0x04000500
  402918:	04000600 	.word	0x04000600

0040291c <NVIC_EnableIRQ>:
{
  40291c:	b480      	push	{r7}
  40291e:	b083      	sub	sp, #12
  402920:	af00      	add	r7, sp, #0
  402922:	4603      	mov	r3, r0
  402924:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402926:	4909      	ldr	r1, [pc, #36]	; (40294c <NVIC_EnableIRQ+0x30>)
  402928:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40292c:	095b      	lsrs	r3, r3, #5
  40292e:	79fa      	ldrb	r2, [r7, #7]
  402930:	f002 021f 	and.w	r2, r2, #31
  402934:	2001      	movs	r0, #1
  402936:	fa00 f202 	lsl.w	r2, r0, r2
  40293a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40293e:	bf00      	nop
  402940:	370c      	adds	r7, #12
  402942:	46bd      	mov	sp, r7
  402944:	f85d 7b04 	ldr.w	r7, [sp], #4
  402948:	4770      	bx	lr
  40294a:	bf00      	nop
  40294c:	e000e100 	.word	0xe000e100

00402950 <NVIC_DisableIRQ>:
{
  402950:	b480      	push	{r7}
  402952:	b083      	sub	sp, #12
  402954:	af00      	add	r7, sp, #0
  402956:	4603      	mov	r3, r0
  402958:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  40295a:	4909      	ldr	r1, [pc, #36]	; (402980 <NVIC_DisableIRQ+0x30>)
  40295c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402960:	095b      	lsrs	r3, r3, #5
  402962:	79fa      	ldrb	r2, [r7, #7]
  402964:	f002 021f 	and.w	r2, r2, #31
  402968:	2001      	movs	r0, #1
  40296a:	fa00 f202 	lsl.w	r2, r0, r2
  40296e:	3320      	adds	r3, #32
  402970:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402974:	bf00      	nop
  402976:	370c      	adds	r7, #12
  402978:	46bd      	mov	sp, r7
  40297a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40297e:	4770      	bx	lr
  402980:	e000e100 	.word	0xe000e100

00402984 <NVIC_ClearPendingIRQ>:
{
  402984:	b480      	push	{r7}
  402986:	b083      	sub	sp, #12
  402988:	af00      	add	r7, sp, #0
  40298a:	4603      	mov	r3, r0
  40298c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40298e:	4909      	ldr	r1, [pc, #36]	; (4029b4 <NVIC_ClearPendingIRQ+0x30>)
  402990:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402994:	095b      	lsrs	r3, r3, #5
  402996:	79fa      	ldrb	r2, [r7, #7]
  402998:	f002 021f 	and.w	r2, r2, #31
  40299c:	2001      	movs	r0, #1
  40299e:	fa00 f202 	lsl.w	r2, r0, r2
  4029a2:	3360      	adds	r3, #96	; 0x60
  4029a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4029a8:	bf00      	nop
  4029aa:	370c      	adds	r7, #12
  4029ac:	46bd      	mov	sp, r7
  4029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4029b2:	4770      	bx	lr
  4029b4:	e000e100 	.word	0xe000e100

004029b8 <NVIC_SetPriority>:
{
  4029b8:	b480      	push	{r7}
  4029ba:	b083      	sub	sp, #12
  4029bc:	af00      	add	r7, sp, #0
  4029be:	4603      	mov	r3, r0
  4029c0:	6039      	str	r1, [r7, #0]
  4029c2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4029c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4029c8:	2b00      	cmp	r3, #0
  4029ca:	da0b      	bge.n	4029e4 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4029cc:	490d      	ldr	r1, [pc, #52]	; (402a04 <NVIC_SetPriority+0x4c>)
  4029ce:	79fb      	ldrb	r3, [r7, #7]
  4029d0:	f003 030f 	and.w	r3, r3, #15
  4029d4:	3b04      	subs	r3, #4
  4029d6:	683a      	ldr	r2, [r7, #0]
  4029d8:	b2d2      	uxtb	r2, r2
  4029da:	0152      	lsls	r2, r2, #5
  4029dc:	b2d2      	uxtb	r2, r2
  4029de:	440b      	add	r3, r1
  4029e0:	761a      	strb	r2, [r3, #24]
}
  4029e2:	e009      	b.n	4029f8 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4029e4:	4908      	ldr	r1, [pc, #32]	; (402a08 <NVIC_SetPriority+0x50>)
  4029e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4029ea:	683a      	ldr	r2, [r7, #0]
  4029ec:	b2d2      	uxtb	r2, r2
  4029ee:	0152      	lsls	r2, r2, #5
  4029f0:	b2d2      	uxtb	r2, r2
  4029f2:	440b      	add	r3, r1
  4029f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4029f8:	bf00      	nop
  4029fa:	370c      	adds	r7, #12
  4029fc:	46bd      	mov	sp, r7
  4029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  402a02:	4770      	bx	lr
  402a04:	e000ed00 	.word	0xe000ed00
  402a08:	e000e100 	.word	0xe000e100

00402a0c <osc_get_rate>:
{
  402a0c:	b480      	push	{r7}
  402a0e:	b083      	sub	sp, #12
  402a10:	af00      	add	r7, sp, #0
  402a12:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402a14:	687b      	ldr	r3, [r7, #4]
  402a16:	2b07      	cmp	r3, #7
  402a18:	d825      	bhi.n	402a66 <osc_get_rate+0x5a>
  402a1a:	a201      	add	r2, pc, #4	; (adr r2, 402a20 <osc_get_rate+0x14>)
  402a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402a20:	00402a41 	.word	0x00402a41
  402a24:	00402a47 	.word	0x00402a47
  402a28:	00402a4d 	.word	0x00402a4d
  402a2c:	00402a53 	.word	0x00402a53
  402a30:	00402a57 	.word	0x00402a57
  402a34:	00402a5b 	.word	0x00402a5b
  402a38:	00402a5f 	.word	0x00402a5f
  402a3c:	00402a63 	.word	0x00402a63
		return OSC_SLCK_32K_RC_HZ;
  402a40:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402a44:	e010      	b.n	402a68 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  402a46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402a4a:	e00d      	b.n	402a68 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  402a4c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402a50:	e00a      	b.n	402a68 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  402a52:	4b08      	ldr	r3, [pc, #32]	; (402a74 <osc_get_rate+0x68>)
  402a54:	e008      	b.n	402a68 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  402a56:	4b08      	ldr	r3, [pc, #32]	; (402a78 <osc_get_rate+0x6c>)
  402a58:	e006      	b.n	402a68 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  402a5a:	4b08      	ldr	r3, [pc, #32]	; (402a7c <osc_get_rate+0x70>)
  402a5c:	e004      	b.n	402a68 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  402a5e:	4b07      	ldr	r3, [pc, #28]	; (402a7c <osc_get_rate+0x70>)
  402a60:	e002      	b.n	402a68 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  402a62:	4b06      	ldr	r3, [pc, #24]	; (402a7c <osc_get_rate+0x70>)
  402a64:	e000      	b.n	402a68 <osc_get_rate+0x5c>
	return 0;
  402a66:	2300      	movs	r3, #0
}
  402a68:	4618      	mov	r0, r3
  402a6a:	370c      	adds	r7, #12
  402a6c:	46bd      	mov	sp, r7
  402a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402a72:	4770      	bx	lr
  402a74:	003d0900 	.word	0x003d0900
  402a78:	007a1200 	.word	0x007a1200
  402a7c:	00b71b00 	.word	0x00b71b00

00402a80 <sysclk_get_main_hz>:
{
  402a80:	b580      	push	{r7, lr}
  402a82:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  402a84:	2006      	movs	r0, #6
  402a86:	4b05      	ldr	r3, [pc, #20]	; (402a9c <sysclk_get_main_hz+0x1c>)
  402a88:	4798      	blx	r3
  402a8a:	4602      	mov	r2, r0
  402a8c:	4613      	mov	r3, r2
  402a8e:	009b      	lsls	r3, r3, #2
  402a90:	4413      	add	r3, r2
  402a92:	009a      	lsls	r2, r3, #2
  402a94:	4413      	add	r3, r2
}
  402a96:	4618      	mov	r0, r3
  402a98:	bd80      	pop	{r7, pc}
  402a9a:	bf00      	nop
  402a9c:	00402a0d 	.word	0x00402a0d

00402aa0 <sysclk_get_cpu_hz>:
{
  402aa0:	b580      	push	{r7, lr}
  402aa2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  402aa4:	4b02      	ldr	r3, [pc, #8]	; (402ab0 <sysclk_get_cpu_hz+0x10>)
  402aa6:	4798      	blx	r3
  402aa8:	4603      	mov	r3, r0
}
  402aaa:	4618      	mov	r0, r3
  402aac:	bd80      	pop	{r7, pc}
  402aae:	bf00      	nop
  402ab0:	00402a81 	.word	0x00402a81

00402ab4 <but1_callback>:

volatile Bool erase = false;

volatile int senha[6] = {BUT_1_PIO, BUT_1_PIO, BUT_2_PIO, BUT_2_PIO, BUT_3_PIO, BUT_1_PIO};

void but1_callback(void) {
  402ab4:	b480      	push	{r7}
  402ab6:	af00      	add	r7, sp, #0
	but_1 = 1;
  402ab8:	4b03      	ldr	r3, [pc, #12]	; (402ac8 <but1_callback+0x14>)
  402aba:	2201      	movs	r2, #1
  402abc:	701a      	strb	r2, [r3, #0]
}
  402abe:	bf00      	nop
  402ac0:	46bd      	mov	sp, r7
  402ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
  402ac6:	4770      	bx	lr
  402ac8:	20400704 	.word	0x20400704

00402acc <but2_callback>:

void but2_callback(void) {
  402acc:	b480      	push	{r7}
  402ace:	af00      	add	r7, sp, #0
	but_2 = 1;
  402ad0:	4b03      	ldr	r3, [pc, #12]	; (402ae0 <but2_callback+0x14>)
  402ad2:	2201      	movs	r2, #1
  402ad4:	701a      	strb	r2, [r3, #0]
}
  402ad6:	bf00      	nop
  402ad8:	46bd      	mov	sp, r7
  402ada:	f85d 7b04 	ldr.w	r7, [sp], #4
  402ade:	4770      	bx	lr
  402ae0:	20400705 	.word	0x20400705

00402ae4 <but3_callback>:

void but3_callback(void) {
  402ae4:	b480      	push	{r7}
  402ae6:	af00      	add	r7, sp, #0
	but_3 = 1;
  402ae8:	4b03      	ldr	r3, [pc, #12]	; (402af8 <but3_callback+0x14>)
  402aea:	2201      	movs	r2, #1
  402aec:	701a      	strb	r2, [r3, #0]
}
  402aee:	bf00      	nop
  402af0:	46bd      	mov	sp, r7
  402af2:	f85d 7b04 	ldr.w	r7, [sp], #4
  402af6:	4770      	bx	lr
  402af8:	20400706 	.word	0x20400706

00402afc <io_init>:

void io_init(void) {
  402afc:	b590      	push	{r4, r7, lr}
  402afe:	b083      	sub	sp, #12
  402b00:	af02      	add	r7, sp, #8
  pmc_enable_periph_clk(LED_1_PIO_ID);
  402b02:	200a      	movs	r0, #10
  402b04:	4b45      	ldr	r3, [pc, #276]	; (402c1c <io_init+0x120>)
  402b06:	4798      	blx	r3
  pmc_enable_periph_clk(LED_2_PIO_ID);
  402b08:	200c      	movs	r0, #12
  402b0a:	4b44      	ldr	r3, [pc, #272]	; (402c1c <io_init+0x120>)
  402b0c:	4798      	blx	r3
  pmc_enable_periph_clk(LED_3_PIO_ID);
  402b0e:	200b      	movs	r0, #11
  402b10:	4b42      	ldr	r3, [pc, #264]	; (402c1c <io_init+0x120>)
  402b12:	4798      	blx	r3
  pmc_enable_periph_clk(BUT_1_PIO_ID);
  402b14:	2010      	movs	r0, #16
  402b16:	4b41      	ldr	r3, [pc, #260]	; (402c1c <io_init+0x120>)
  402b18:	4798      	blx	r3
  pmc_enable_periph_clk(BUT_2_PIO_ID);
  402b1a:	200c      	movs	r0, #12
  402b1c:	4b3f      	ldr	r3, [pc, #252]	; (402c1c <io_init+0x120>)
  402b1e:	4798      	blx	r3
  pmc_enable_periph_clk(BUT_3_PIO_ID);
  402b20:	200a      	movs	r0, #10
  402b22:	4b3e      	ldr	r3, [pc, #248]	; (402c1c <io_init+0x120>)
  402b24:	4798      	blx	r3

  pio_configure(LED_1_PIO, PIO_OUTPUT_0, LED_1_IDX_MASK, PIO_DEFAULT);
  402b26:	2300      	movs	r3, #0
  402b28:	2201      	movs	r2, #1
  402b2a:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  402b2e:	483c      	ldr	r0, [pc, #240]	; (402c20 <io_init+0x124>)
  402b30:	4c3c      	ldr	r4, [pc, #240]	; (402c24 <io_init+0x128>)
  402b32:	47a0      	blx	r4
  pio_configure(LED_2_PIO, PIO_OUTPUT_0, LED_2_IDX_MASK, PIO_DEFAULT);
  402b34:	2300      	movs	r3, #0
  402b36:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  402b3a:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  402b3e:	483a      	ldr	r0, [pc, #232]	; (402c28 <io_init+0x12c>)
  402b40:	4c38      	ldr	r4, [pc, #224]	; (402c24 <io_init+0x128>)
  402b42:	47a0      	blx	r4
  pio_configure(LED_3_PIO, PIO_OUTPUT_0, LED_3_IDX_MASK, PIO_DEFAULT);
  402b44:	2300      	movs	r3, #0
  402b46:	2204      	movs	r2, #4
  402b48:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  402b4c:	4837      	ldr	r0, [pc, #220]	; (402c2c <io_init+0x130>)
  402b4e:	4c35      	ldr	r4, [pc, #212]	; (402c24 <io_init+0x128>)
  402b50:	47a0      	blx	r4

  pio_configure(BUT_1_PIO, PIO_INPUT, BUT_1_IDX_MASK, PIO_PULLUP| PIO_DEBOUNCE);
  402b52:	2309      	movs	r3, #9
  402b54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402b58:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402b5c:	4834      	ldr	r0, [pc, #208]	; (402c30 <io_init+0x134>)
  402b5e:	4c31      	ldr	r4, [pc, #196]	; (402c24 <io_init+0x128>)
  402b60:	47a0      	blx	r4
  pio_configure(BUT_2_PIO, PIO_INPUT, BUT_2_IDX_MASK, PIO_PULLUP| PIO_DEBOUNCE);
  402b62:	2309      	movs	r3, #9
  402b64:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  402b68:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402b6c:	482e      	ldr	r0, [pc, #184]	; (402c28 <io_init+0x12c>)
  402b6e:	4c2d      	ldr	r4, [pc, #180]	; (402c24 <io_init+0x128>)
  402b70:	47a0      	blx	r4
  pio_configure(BUT_3_PIO, PIO_INPUT, BUT_3_IDX_MASK, PIO_PULLUP| PIO_DEBOUNCE);
  402b72:	2309      	movs	r3, #9
  402b74:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  402b78:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402b7c:	4828      	ldr	r0, [pc, #160]	; (402c20 <io_init+0x124>)
  402b7e:	4c29      	ldr	r4, [pc, #164]	; (402c24 <io_init+0x128>)
  402b80:	47a0      	blx	r4

  pio_handler_set(BUT_1_PIO, BUT_1_PIO_ID, BUT_1_IDX_MASK, PIO_IT_FALL_EDGE,
  402b82:	4b2c      	ldr	r3, [pc, #176]	; (402c34 <io_init+0x138>)
  402b84:	9300      	str	r3, [sp, #0]
  402b86:	2350      	movs	r3, #80	; 0x50
  402b88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402b8c:	2110      	movs	r1, #16
  402b8e:	4828      	ldr	r0, [pc, #160]	; (402c30 <io_init+0x134>)
  402b90:	4c29      	ldr	r4, [pc, #164]	; (402c38 <io_init+0x13c>)
  402b92:	47a0      	blx	r4
  but1_callback);
  pio_handler_set(BUT_2_PIO, BUT_2_PIO_ID, BUT_2_IDX_MASK, PIO_IT_FALL_EDGE,
  402b94:	4b29      	ldr	r3, [pc, #164]	; (402c3c <io_init+0x140>)
  402b96:	9300      	str	r3, [sp, #0]
  402b98:	2350      	movs	r3, #80	; 0x50
  402b9a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  402b9e:	210c      	movs	r1, #12
  402ba0:	4821      	ldr	r0, [pc, #132]	; (402c28 <io_init+0x12c>)
  402ba2:	4c25      	ldr	r4, [pc, #148]	; (402c38 <io_init+0x13c>)
  402ba4:	47a0      	blx	r4
  but2_callback);
  pio_handler_set(BUT_3_PIO, BUT_3_PIO_ID, BUT_3_IDX_MASK, PIO_IT_FALL_EDGE,
  402ba6:	4b26      	ldr	r3, [pc, #152]	; (402c40 <io_init+0x144>)
  402ba8:	9300      	str	r3, [sp, #0]
  402baa:	2350      	movs	r3, #80	; 0x50
  402bac:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  402bb0:	210a      	movs	r1, #10
  402bb2:	481b      	ldr	r0, [pc, #108]	; (402c20 <io_init+0x124>)
  402bb4:	4c20      	ldr	r4, [pc, #128]	; (402c38 <io_init+0x13c>)
  402bb6:	47a0      	blx	r4
  but3_callback);

  pio_enable_interrupt(BUT_1_PIO, BUT_1_IDX_MASK);
  402bb8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402bbc:	481c      	ldr	r0, [pc, #112]	; (402c30 <io_init+0x134>)
  402bbe:	4b21      	ldr	r3, [pc, #132]	; (402c44 <io_init+0x148>)
  402bc0:	4798      	blx	r3
  pio_enable_interrupt(BUT_2_PIO, BUT_2_IDX_MASK);
  402bc2:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402bc6:	4818      	ldr	r0, [pc, #96]	; (402c28 <io_init+0x12c>)
  402bc8:	4b1e      	ldr	r3, [pc, #120]	; (402c44 <io_init+0x148>)
  402bca:	4798      	blx	r3
  pio_enable_interrupt(BUT_3_PIO, BUT_3_IDX_MASK);
  402bcc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  402bd0:	4813      	ldr	r0, [pc, #76]	; (402c20 <io_init+0x124>)
  402bd2:	4b1c      	ldr	r3, [pc, #112]	; (402c44 <io_init+0x148>)
  402bd4:	4798      	blx	r3

  pio_get_interrupt_status(BUT_1_PIO);
  402bd6:	4816      	ldr	r0, [pc, #88]	; (402c30 <io_init+0x134>)
  402bd8:	4b1b      	ldr	r3, [pc, #108]	; (402c48 <io_init+0x14c>)
  402bda:	4798      	blx	r3
  pio_get_interrupt_status(BUT_2_PIO);
  402bdc:	4812      	ldr	r0, [pc, #72]	; (402c28 <io_init+0x12c>)
  402bde:	4b1a      	ldr	r3, [pc, #104]	; (402c48 <io_init+0x14c>)
  402be0:	4798      	blx	r3
  pio_get_interrupt_status(BUT_3_PIO);
  402be2:	480f      	ldr	r0, [pc, #60]	; (402c20 <io_init+0x124>)
  402be4:	4b18      	ldr	r3, [pc, #96]	; (402c48 <io_init+0x14c>)
  402be6:	4798      	blx	r3

  NVIC_EnableIRQ(BUT_1_PIO_ID);
  402be8:	2010      	movs	r0, #16
  402bea:	4b18      	ldr	r3, [pc, #96]	; (402c4c <io_init+0x150>)
  402bec:	4798      	blx	r3
  NVIC_SetPriority(BUT_1_PIO_ID, 4);
  402bee:	2104      	movs	r1, #4
  402bf0:	2010      	movs	r0, #16
  402bf2:	4b17      	ldr	r3, [pc, #92]	; (402c50 <io_init+0x154>)
  402bf4:	4798      	blx	r3

  NVIC_EnableIRQ(BUT_2_PIO_ID);
  402bf6:	200c      	movs	r0, #12
  402bf8:	4b14      	ldr	r3, [pc, #80]	; (402c4c <io_init+0x150>)
  402bfa:	4798      	blx	r3
  NVIC_SetPriority(BUT_2_PIO_ID, 4);
  402bfc:	2104      	movs	r1, #4
  402bfe:	200c      	movs	r0, #12
  402c00:	4b13      	ldr	r3, [pc, #76]	; (402c50 <io_init+0x154>)
  402c02:	4798      	blx	r3

  NVIC_EnableIRQ(BUT_3_PIO_ID);
  402c04:	200a      	movs	r0, #10
  402c06:	4b11      	ldr	r3, [pc, #68]	; (402c4c <io_init+0x150>)
  402c08:	4798      	blx	r3
  NVIC_SetPriority(BUT_3_PIO_ID, 4);
  402c0a:	2104      	movs	r1, #4
  402c0c:	200a      	movs	r0, #10
  402c0e:	4b10      	ldr	r3, [pc, #64]	; (402c50 <io_init+0x154>)
  402c10:	4798      	blx	r3
}
  402c12:	bf00      	nop
  402c14:	3704      	adds	r7, #4
  402c16:	46bd      	mov	sp, r7
  402c18:	bd90      	pop	{r4, r7, pc}
  402c1a:	bf00      	nop
  402c1c:	00402541 	.word	0x00402541
  402c20:	400e0e00 	.word	0x400e0e00
  402c24:	00401f11 	.word	0x00401f11
  402c28:	400e1200 	.word	0x400e1200
  402c2c:	400e1000 	.word	0x400e1000
  402c30:	400e1400 	.word	0x400e1400
  402c34:	00402ab5 	.word	0x00402ab5
  402c38:	00402165 	.word	0x00402165
  402c3c:	00402acd 	.word	0x00402acd
  402c40:	00402ae5 	.word	0x00402ae5
  402c44:	00402049 	.word	0x00402049
  402c48:	00402081 	.word	0x00402081
  402c4c:	0040291d 	.word	0x0040291d
  402c50:	004029b9 	.word	0x004029b9

00402c54 <RTT_Handler>:


void RTT_Handler(void)
{
  402c54:	b580      	push	{r7, lr}
  402c56:	b082      	sub	sp, #8
  402c58:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	/* Get RTT status - ACK */
	ul_status = rtt_get_status(RTT);
  402c5a:	4808      	ldr	r0, [pc, #32]	; (402c7c <RTT_Handler+0x28>)
  402c5c:	4b08      	ldr	r3, [pc, #32]	; (402c80 <RTT_Handler+0x2c>)
  402c5e:	4798      	blx	r3
  402c60:	6078      	str	r0, [r7, #4]
		//pin_toggle(LED_PIO, LED_IDX_MASK);    // BLINK Led
		
	}

	/* IRQ due to Alarm */
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
  402c62:	687b      	ldr	r3, [r7, #4]
  402c64:	f003 0301 	and.w	r3, r3, #1
  402c68:	2b00      	cmp	r3, #0
  402c6a:	d002      	beq.n	402c72 <RTT_Handler+0x1e>
		erase = true;
  402c6c:	4b05      	ldr	r3, [pc, #20]	; (402c84 <RTT_Handler+0x30>)
  402c6e:	2201      	movs	r2, #1
  402c70:	701a      	strb	r2, [r3, #0]
		
	}
}
  402c72:	bf00      	nop
  402c74:	3708      	adds	r7, #8
  402c76:	46bd      	mov	sp, r7
  402c78:	bd80      	pop	{r7, pc}
  402c7a:	bf00      	nop
  402c7c:	400e1830 	.word	0x400e1830
  402c80:	004002db 	.word	0x004002db
  402c84:	20400708 	.word	0x20400708

00402c88 <RTT_init>:


static void RTT_init(uint16_t pllPreScale, uint32_t IrqNPulses)
{
  402c88:	b580      	push	{r7, lr}
  402c8a:	b084      	sub	sp, #16
  402c8c:	af00      	add	r7, sp, #0
  402c8e:	4603      	mov	r3, r0
  402c90:	6039      	str	r1, [r7, #0]
  402c92:	80fb      	strh	r3, [r7, #6]
	uint32_t ul_previous_time;

	/* Configure RTT for a 1 second tick interrupt */
	rtt_sel_source(RTT, false);
  402c94:	2100      	movs	r1, #0
  402c96:	4818      	ldr	r0, [pc, #96]	; (402cf8 <RTT_init+0x70>)
  402c98:	4b18      	ldr	r3, [pc, #96]	; (402cfc <RTT_init+0x74>)
  402c9a:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  402c9c:	88fb      	ldrh	r3, [r7, #6]
  402c9e:	4619      	mov	r1, r3
  402ca0:	4815      	ldr	r0, [pc, #84]	; (402cf8 <RTT_init+0x70>)
  402ca2:	4b17      	ldr	r3, [pc, #92]	; (402d00 <RTT_init+0x78>)
  402ca4:	4798      	blx	r3
	
	ul_previous_time = rtt_read_timer_value(RTT);
  402ca6:	4814      	ldr	r0, [pc, #80]	; (402cf8 <RTT_init+0x70>)
  402ca8:	4b16      	ldr	r3, [pc, #88]	; (402d04 <RTT_init+0x7c>)
  402caa:	4798      	blx	r3
  402cac:	60f8      	str	r0, [r7, #12]
	while (ul_previous_time == rtt_read_timer_value(RTT));
  402cae:	bf00      	nop
  402cb0:	4811      	ldr	r0, [pc, #68]	; (402cf8 <RTT_init+0x70>)
  402cb2:	4b14      	ldr	r3, [pc, #80]	; (402d04 <RTT_init+0x7c>)
  402cb4:	4798      	blx	r3
  402cb6:	4602      	mov	r2, r0
  402cb8:	68fb      	ldr	r3, [r7, #12]
  402cba:	429a      	cmp	r2, r3
  402cbc:	d0f8      	beq.n	402cb0 <RTT_init+0x28>
	
	rtt_write_alarm_time(RTT, IrqNPulses+ul_previous_time);
  402cbe:	683a      	ldr	r2, [r7, #0]
  402cc0:	68fb      	ldr	r3, [r7, #12]
  402cc2:	4413      	add	r3, r2
  402cc4:	4619      	mov	r1, r3
  402cc6:	480c      	ldr	r0, [pc, #48]	; (402cf8 <RTT_init+0x70>)
  402cc8:	4b0f      	ldr	r3, [pc, #60]	; (402d08 <RTT_init+0x80>)
  402cca:	4798      	blx	r3

	/* Enable RTT interrupt */
	NVIC_DisableIRQ(RTT_IRQn);
  402ccc:	2003      	movs	r0, #3
  402cce:	4b0f      	ldr	r3, [pc, #60]	; (402d0c <RTT_init+0x84>)
  402cd0:	4798      	blx	r3
	NVIC_ClearPendingIRQ(RTT_IRQn);
  402cd2:	2003      	movs	r0, #3
  402cd4:	4b0e      	ldr	r3, [pc, #56]	; (402d10 <RTT_init+0x88>)
  402cd6:	4798      	blx	r3
	NVIC_SetPriority(RTT_IRQn, 4);
  402cd8:	2104      	movs	r1, #4
  402cda:	2003      	movs	r0, #3
  402cdc:	4b0d      	ldr	r3, [pc, #52]	; (402d14 <RTT_init+0x8c>)
  402cde:	4798      	blx	r3
	NVIC_EnableIRQ(RTT_IRQn);
  402ce0:	2003      	movs	r0, #3
  402ce2:	4b0d      	ldr	r3, [pc, #52]	; (402d18 <RTT_init+0x90>)
  402ce4:	4798      	blx	r3
	rtt_enable_interrupt(RTT, RTT_MR_ALMIEN | RTT_MR_RTTINCIEN);
  402ce6:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  402cea:	4803      	ldr	r0, [pc, #12]	; (402cf8 <RTT_init+0x70>)
  402cec:	4b0b      	ldr	r3, [pc, #44]	; (402d1c <RTT_init+0x94>)
  402cee:	4798      	blx	r3
}
  402cf0:	bf00      	nop
  402cf2:	3710      	adds	r7, #16
  402cf4:	46bd      	mov	sp, r7
  402cf6:	bd80      	pop	{r7, pc}
  402cf8:	400e1830 	.word	0x400e1830
  402cfc:	004001dd 	.word	0x004001dd
  402d00:	004001ad 	.word	0x004001ad
  402d04:	004002ad 	.word	0x004002ad
  402d08:	004002f5 	.word	0x004002f5
  402d0c:	00402951 	.word	0x00402951
  402d10:	00402985 	.word	0x00402985
  402d14:	004029b9 	.word	0x004029b9
  402d18:	0040291d 	.word	0x0040291d
  402d1c:	00400235 	.word	0x00400235

00402d20 <main>:


int main(void) {
  402d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402d24:	b099      	sub	sp, #100	; 0x64
  402d26:	af02      	add	r7, sp, #8
  board_init();
  402d28:	4baa      	ldr	r3, [pc, #680]	; (402fd4 <main+0x2b4>)
  402d2a:	4798      	blx	r3
  sysclk_init();
  402d2c:	4baa      	ldr	r3, [pc, #680]	; (402fd8 <main+0x2b8>)
  402d2e:	4798      	blx	r3
  delay_init();
  io_init();
  402d30:	4baa      	ldr	r3, [pc, #680]	; (402fdc <main+0x2bc>)
  402d32:	4798      	blx	r3
  gfx_mono_ssd1306_init();
  402d34:	4baa      	ldr	r3, [pc, #680]	; (402fe0 <main+0x2c0>)
  402d36:	4798      	blx	r3
  
  int i = 0;
  402d38:	2300      	movs	r3, #0
  402d3a:	657b      	str	r3, [r7, #84]	; 0x54
  int password[6];
  
  but_1 = 0;
  402d3c:	4ba9      	ldr	r3, [pc, #676]	; (402fe4 <main+0x2c4>)
  402d3e:	2200      	movs	r2, #0
  402d40:	701a      	strb	r2, [r3, #0]
  but_2 = 0;
  402d42:	4ba9      	ldr	r3, [pc, #676]	; (402fe8 <main+0x2c8>)
  402d44:	2200      	movs	r2, #0
  402d46:	701a      	strb	r2, [r3, #0]
  but_3 = 0;
  402d48:	4ba8      	ldr	r3, [pc, #672]	; (402fec <main+0x2cc>)
  402d4a:	2200      	movs	r2, #0
  402d4c:	701a      	strb	r2, [r3, #0]
  
  int aberto = 0;
  402d4e:	2300      	movs	r3, #0
  402d50:	653b      	str	r3, [r7, #80]	; 0x50
  
  gfx_mono_draw_string("Cofre fechado", 10,0, &sysfont);
  402d52:	4ba7      	ldr	r3, [pc, #668]	; (402ff0 <main+0x2d0>)
  402d54:	2200      	movs	r2, #0
  402d56:	210a      	movs	r1, #10
  402d58:	48a6      	ldr	r0, [pc, #664]	; (402ff4 <main+0x2d4>)
  402d5a:	4ca7      	ldr	r4, [pc, #668]	; (402ff8 <main+0x2d8>)
  402d5c:	47a0      	blx	r4
  
  //f_rtt_alarm = true;
  
  while (1) {
	  
	  if(erase){
  402d5e:	4ba7      	ldr	r3, [pc, #668]	; (402ffc <main+0x2dc>)
  402d60:	781b      	ldrb	r3, [r3, #0]
  402d62:	b2db      	uxtb	r3, r3
  402d64:	2b00      	cmp	r3, #0
  402d66:	d030      	beq.n	402dca <main+0xaa>
		  pio_set_output(LED_1_PIO, LED_1_IDX_MASK, 1, 0, 0);
  402d68:	2300      	movs	r3, #0
  402d6a:	9300      	str	r3, [sp, #0]
  402d6c:	2300      	movs	r3, #0
  402d6e:	2201      	movs	r2, #1
  402d70:	2101      	movs	r1, #1
  402d72:	48a3      	ldr	r0, [pc, #652]	; (403000 <main+0x2e0>)
  402d74:	4ca3      	ldr	r4, [pc, #652]	; (403004 <main+0x2e4>)
  402d76:	47a0      	blx	r4
		  pio_set_output(LED_2_PIO, LED_2_IDX_MASK, 1, 0, 0);
  402d78:	2300      	movs	r3, #0
  402d7a:	9300      	str	r3, [sp, #0]
  402d7c:	2300      	movs	r3, #0
  402d7e:	2201      	movs	r2, #1
  402d80:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  402d84:	48a0      	ldr	r0, [pc, #640]	; (403008 <main+0x2e8>)
  402d86:	4c9f      	ldr	r4, [pc, #636]	; (403004 <main+0x2e4>)
  402d88:	47a0      	blx	r4
		  pio_set_output(LED_3_PIO, LED_3_IDX_MASK, 1, 0, 0);
  402d8a:	2300      	movs	r3, #0
  402d8c:	9300      	str	r3, [sp, #0]
  402d8e:	2300      	movs	r3, #0
  402d90:	2201      	movs	r2, #1
  402d92:	2104      	movs	r1, #4
  402d94:	489d      	ldr	r0, [pc, #628]	; (40300c <main+0x2ec>)
  402d96:	4c9b      	ldr	r4, [pc, #620]	; (403004 <main+0x2e4>)
  402d98:	47a0      	blx	r4
		  enable = true;
  402d9a:	4b9d      	ldr	r3, [pc, #628]	; (403010 <main+0x2f0>)
  402d9c:	2201      	movs	r2, #1
  402d9e:	701a      	strb	r2, [r3, #0]
		  f_rtt_alarm = true;                  // flag RTT alarme
  402da0:	4b9c      	ldr	r3, [pc, #624]	; (403014 <main+0x2f4>)
  402da2:	2201      	movs	r2, #1
  402da4:	701a      	strb	r2, [r3, #0]
		  but_1 = 0;
  402da6:	4b8f      	ldr	r3, [pc, #572]	; (402fe4 <main+0x2c4>)
  402da8:	2200      	movs	r2, #0
  402daa:	701a      	strb	r2, [r3, #0]
		  but_2 = 0;
  402dac:	4b8e      	ldr	r3, [pc, #568]	; (402fe8 <main+0x2c8>)
  402dae:	2200      	movs	r2, #0
  402db0:	701a      	strb	r2, [r3, #0]
		  but_3 = 0;
  402db2:	4b8e      	ldr	r3, [pc, #568]	; (402fec <main+0x2cc>)
  402db4:	2200      	movs	r2, #0
  402db6:	701a      	strb	r2, [r3, #0]
		  gfx_mono_draw_string("            ", 10,0, &sysfont);
  402db8:	4b8d      	ldr	r3, [pc, #564]	; (402ff0 <main+0x2d0>)
  402dba:	2200      	movs	r2, #0
  402dbc:	210a      	movs	r1, #10
  402dbe:	4896      	ldr	r0, [pc, #600]	; (403018 <main+0x2f8>)
  402dc0:	4c8d      	ldr	r4, [pc, #564]	; (402ff8 <main+0x2d8>)
  402dc2:	47a0      	blx	r4
		  erase = false;
  402dc4:	4b8d      	ldr	r3, [pc, #564]	; (402ffc <main+0x2dc>)
  402dc6:	2200      	movs	r2, #0
  402dc8:	701a      	strb	r2, [r3, #0]
	  }
	  
	  if(enable){
  402dca:	4b91      	ldr	r3, [pc, #580]	; (403010 <main+0x2f0>)
  402dcc:	781b      	ldrb	r3, [r3, #0]
  402dce:	b2db      	uxtb	r3, r3
  402dd0:	2b00      	cmp	r3, #0
  402dd2:	f000 81c0 	beq.w	403156 <main+0x436>
		  
		  if(aberto && but_1){
  402dd6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  402dd8:	2b00      	cmp	r3, #0
  402dda:	d015      	beq.n	402e08 <main+0xe8>
  402ddc:	4b81      	ldr	r3, [pc, #516]	; (402fe4 <main+0x2c4>)
  402dde:	781b      	ldrb	r3, [r3, #0]
  402de0:	b2db      	uxtb	r3, r3
  402de2:	2b00      	cmp	r3, #0
  402de4:	d010      	beq.n	402e08 <main+0xe8>
			  gfx_mono_draw_string("                ", 10,0, &sysfont);
  402de6:	4b82      	ldr	r3, [pc, #520]	; (402ff0 <main+0x2d0>)
  402de8:	2200      	movs	r2, #0
  402dea:	210a      	movs	r1, #10
  402dec:	488b      	ldr	r0, [pc, #556]	; (40301c <main+0x2fc>)
  402dee:	4c82      	ldr	r4, [pc, #520]	; (402ff8 <main+0x2d8>)
  402df0:	47a0      	blx	r4
			  gfx_mono_draw_string("Cofre fechado", 10,0, &sysfont);
  402df2:	4b7f      	ldr	r3, [pc, #508]	; (402ff0 <main+0x2d0>)
  402df4:	2200      	movs	r2, #0
  402df6:	210a      	movs	r1, #10
  402df8:	487e      	ldr	r0, [pc, #504]	; (402ff4 <main+0x2d4>)
  402dfa:	4c7f      	ldr	r4, [pc, #508]	; (402ff8 <main+0x2d8>)
  402dfc:	47a0      	blx	r4
			  but_1 = 0;
  402dfe:	4b79      	ldr	r3, [pc, #484]	; (402fe4 <main+0x2c4>)
  402e00:	2200      	movs	r2, #0
  402e02:	701a      	strb	r2, [r3, #0]
			  aberto = 0;
  402e04:	2300      	movs	r3, #0
  402e06:	653b      	str	r3, [r7, #80]	; 0x50
		  }
		  
		  if(but_1){
  402e08:	4b76      	ldr	r3, [pc, #472]	; (402fe4 <main+0x2c4>)
  402e0a:	781b      	ldrb	r3, [r3, #0]
  402e0c:	b2db      	uxtb	r3, r3
  402e0e:	2b00      	cmp	r3, #0
  402e10:	d00d      	beq.n	402e2e <main+0x10e>
			  password[i] = BUT_1_PIO;
  402e12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  402e14:	009b      	lsls	r3, r3, #2
  402e16:	f107 0258 	add.w	r2, r7, #88	; 0x58
  402e1a:	4413      	add	r3, r2
  402e1c:	4a80      	ldr	r2, [pc, #512]	; (403020 <main+0x300>)
  402e1e:	f843 2c28 	str.w	r2, [r3, #-40]
			  i++;
  402e22:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  402e24:	3301      	adds	r3, #1
  402e26:	657b      	str	r3, [r7, #84]	; 0x54
			  //gfx_mono_draw_string("*", 20,16, &sysfont);
			  but_1 = 0;
  402e28:	4b6e      	ldr	r3, [pc, #440]	; (402fe4 <main+0x2c4>)
  402e2a:	2200      	movs	r2, #0
  402e2c:	701a      	strb	r2, [r3, #0]
		  }
		  if(i == 1){
  402e2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  402e30:	2b01      	cmp	r3, #1
  402e32:	d105      	bne.n	402e40 <main+0x120>
			  gfx_mono_draw_string("*", 20,18, &sysfont);
  402e34:	4b6e      	ldr	r3, [pc, #440]	; (402ff0 <main+0x2d0>)
  402e36:	2212      	movs	r2, #18
  402e38:	2114      	movs	r1, #20
  402e3a:	487a      	ldr	r0, [pc, #488]	; (403024 <main+0x304>)
  402e3c:	4c6e      	ldr	r4, [pc, #440]	; (402ff8 <main+0x2d8>)
  402e3e:	47a0      	blx	r4
		  }
		  
		  if(but_2){
  402e40:	4b69      	ldr	r3, [pc, #420]	; (402fe8 <main+0x2c8>)
  402e42:	781b      	ldrb	r3, [r3, #0]
  402e44:	b2db      	uxtb	r3, r3
  402e46:	2b00      	cmp	r3, #0
  402e48:	d00d      	beq.n	402e66 <main+0x146>
			  password[i] = BUT_2_PIO;
  402e4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  402e4c:	009b      	lsls	r3, r3, #2
  402e4e:	f107 0258 	add.w	r2, r7, #88	; 0x58
  402e52:	4413      	add	r3, r2
  402e54:	4a6c      	ldr	r2, [pc, #432]	; (403008 <main+0x2e8>)
  402e56:	f843 2c28 	str.w	r2, [r3, #-40]
			  i++;
  402e5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  402e5c:	3301      	adds	r3, #1
  402e5e:	657b      	str	r3, [r7, #84]	; 0x54
			  //gfx_mono_draw_string("*"*i, 20,16, &sysfont);
			  but_2 = 0;
  402e60:	4b61      	ldr	r3, [pc, #388]	; (402fe8 <main+0x2c8>)
  402e62:	2200      	movs	r2, #0
  402e64:	701a      	strb	r2, [r3, #0]
		  }
		  
		  if(i == 2){
  402e66:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  402e68:	2b02      	cmp	r3, #2
  402e6a:	d105      	bne.n	402e78 <main+0x158>
			  gfx_mono_draw_string("**", 20,18, &sysfont);
  402e6c:	4b60      	ldr	r3, [pc, #384]	; (402ff0 <main+0x2d0>)
  402e6e:	2212      	movs	r2, #18
  402e70:	2114      	movs	r1, #20
  402e72:	486d      	ldr	r0, [pc, #436]	; (403028 <main+0x308>)
  402e74:	4c60      	ldr	r4, [pc, #384]	; (402ff8 <main+0x2d8>)
  402e76:	47a0      	blx	r4
		  }
		  
		  
		  if(but_3){
  402e78:	4b5c      	ldr	r3, [pc, #368]	; (402fec <main+0x2cc>)
  402e7a:	781b      	ldrb	r3, [r3, #0]
  402e7c:	b2db      	uxtb	r3, r3
  402e7e:	2b00      	cmp	r3, #0
  402e80:	d00d      	beq.n	402e9e <main+0x17e>
			  password[i] = BUT_3_PIO;
  402e82:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  402e84:	009b      	lsls	r3, r3, #2
  402e86:	f107 0258 	add.w	r2, r7, #88	; 0x58
  402e8a:	4413      	add	r3, r2
  402e8c:	4a5c      	ldr	r2, [pc, #368]	; (403000 <main+0x2e0>)
  402e8e:	f843 2c28 	str.w	r2, [r3, #-40]
			  i++;
  402e92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  402e94:	3301      	adds	r3, #1
  402e96:	657b      	str	r3, [r7, #84]	; 0x54
			  //gfx_mono_draw_string("*", 20,16, &sysfont);
			  but_3 = 0;
  402e98:	4b54      	ldr	r3, [pc, #336]	; (402fec <main+0x2cc>)
  402e9a:	2200      	movs	r2, #0
  402e9c:	701a      	strb	r2, [r3, #0]
		  }
		  
		  if(i == 3){
  402e9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  402ea0:	2b03      	cmp	r3, #3
  402ea2:	d105      	bne.n	402eb0 <main+0x190>
			  gfx_mono_draw_string("***", 20,18, &sysfont);
  402ea4:	4b52      	ldr	r3, [pc, #328]	; (402ff0 <main+0x2d0>)
  402ea6:	2212      	movs	r2, #18
  402ea8:	2114      	movs	r1, #20
  402eaa:	4860      	ldr	r0, [pc, #384]	; (40302c <main+0x30c>)
  402eac:	4c52      	ldr	r4, [pc, #328]	; (402ff8 <main+0x2d8>)
  402eae:	47a0      	blx	r4
		  }
		  if(i == 4){
  402eb0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  402eb2:	2b04      	cmp	r3, #4
  402eb4:	d105      	bne.n	402ec2 <main+0x1a2>
			  gfx_mono_draw_string("****", 20,18, &sysfont);
  402eb6:	4b4e      	ldr	r3, [pc, #312]	; (402ff0 <main+0x2d0>)
  402eb8:	2212      	movs	r2, #18
  402eba:	2114      	movs	r1, #20
  402ebc:	485c      	ldr	r0, [pc, #368]	; (403030 <main+0x310>)
  402ebe:	4c4e      	ldr	r4, [pc, #312]	; (402ff8 <main+0x2d8>)
  402ec0:	47a0      	blx	r4
		  }
		  if(i == 5){
  402ec2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  402ec4:	2b05      	cmp	r3, #5
  402ec6:	d105      	bne.n	402ed4 <main+0x1b4>
			  gfx_mono_draw_string("*****", 20,18, &sysfont);
  402ec8:	4b49      	ldr	r3, [pc, #292]	; (402ff0 <main+0x2d0>)
  402eca:	2212      	movs	r2, #18
  402ecc:	2114      	movs	r1, #20
  402ece:	4859      	ldr	r0, [pc, #356]	; (403034 <main+0x314>)
  402ed0:	4c49      	ldr	r4, [pc, #292]	; (402ff8 <main+0x2d8>)
  402ed2:	47a0      	blx	r4
		  }
		  
		  if(i == 6){
  402ed4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  402ed6:	2b06      	cmp	r3, #6
  402ed8:	f040 813d 	bne.w	403156 <main+0x436>
			  gfx_mono_draw_string("******", 20,18, &sysfont);
  402edc:	4b44      	ldr	r3, [pc, #272]	; (402ff0 <main+0x2d0>)
  402ede:	2212      	movs	r2, #18
  402ee0:	2114      	movs	r1, #20
  402ee2:	4855      	ldr	r0, [pc, #340]	; (403038 <main+0x318>)
  402ee4:	4c44      	ldr	r4, [pc, #272]	; (402ff8 <main+0x2d8>)
  402ee6:	47a0      	blx	r4
			  if(password[0] == senha[0] && password[1] == senha[1] && password[2] == senha[2] && password[3] == senha[3] && password[4] == senha[4] && password[5] == senha[5]){
  402ee8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  402eea:	4b54      	ldr	r3, [pc, #336]	; (40303c <main+0x31c>)
  402eec:	681b      	ldr	r3, [r3, #0]
  402eee:	429a      	cmp	r2, r3
  402ef0:	f040 80c5 	bne.w	40307e <main+0x35e>
  402ef4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
  402ef6:	4b51      	ldr	r3, [pc, #324]	; (40303c <main+0x31c>)
  402ef8:	685b      	ldr	r3, [r3, #4]
  402efa:	429a      	cmp	r2, r3
  402efc:	f040 80bf 	bne.w	40307e <main+0x35e>
  402f00:	6bba      	ldr	r2, [r7, #56]	; 0x38
  402f02:	4b4e      	ldr	r3, [pc, #312]	; (40303c <main+0x31c>)
  402f04:	689b      	ldr	r3, [r3, #8]
  402f06:	429a      	cmp	r2, r3
  402f08:	f040 80b9 	bne.w	40307e <main+0x35e>
  402f0c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
  402f0e:	4b4b      	ldr	r3, [pc, #300]	; (40303c <main+0x31c>)
  402f10:	68db      	ldr	r3, [r3, #12]
  402f12:	429a      	cmp	r2, r3
  402f14:	f040 80b3 	bne.w	40307e <main+0x35e>
  402f18:	6c3a      	ldr	r2, [r7, #64]	; 0x40
  402f1a:	4b48      	ldr	r3, [pc, #288]	; (40303c <main+0x31c>)
  402f1c:	691b      	ldr	r3, [r3, #16]
  402f1e:	429a      	cmp	r2, r3
  402f20:	f040 80ad 	bne.w	40307e <main+0x35e>
  402f24:	6c7a      	ldr	r2, [r7, #68]	; 0x44
  402f26:	4b45      	ldr	r3, [pc, #276]	; (40303c <main+0x31c>)
  402f28:	695b      	ldr	r3, [r3, #20]
  402f2a:	429a      	cmp	r2, r3
  402f2c:	f040 80a7 	bne.w	40307e <main+0x35e>
				  gfx_mono_draw_string("                ", 10,0, &sysfont);
  402f30:	4b2f      	ldr	r3, [pc, #188]	; (402ff0 <main+0x2d0>)
  402f32:	2200      	movs	r2, #0
  402f34:	210a      	movs	r1, #10
  402f36:	4839      	ldr	r0, [pc, #228]	; (40301c <main+0x2fc>)
  402f38:	4c2f      	ldr	r4, [pc, #188]	; (402ff8 <main+0x2d8>)
  402f3a:	47a0      	blx	r4
				  gfx_mono_draw_string("Cofre aberto", 10,0, &sysfont);
  402f3c:	4b2c      	ldr	r3, [pc, #176]	; (402ff0 <main+0x2d0>)
  402f3e:	2200      	movs	r2, #0
  402f40:	210a      	movs	r1, #10
  402f42:	483f      	ldr	r0, [pc, #252]	; (403040 <main+0x320>)
  402f44:	4c2c      	ldr	r4, [pc, #176]	; (402ff8 <main+0x2d8>)
  402f46:	47a0      	blx	r4
				  pio_set_output(LED_1_PIO, LED_1_IDX_MASK, 1, 0, 0);
  402f48:	2300      	movs	r3, #0
  402f4a:	9300      	str	r3, [sp, #0]
  402f4c:	2300      	movs	r3, #0
  402f4e:	2201      	movs	r2, #1
  402f50:	2101      	movs	r1, #1
  402f52:	482b      	ldr	r0, [pc, #172]	; (403000 <main+0x2e0>)
  402f54:	4c2b      	ldr	r4, [pc, #172]	; (403004 <main+0x2e4>)
  402f56:	47a0      	blx	r4
				  pio_set_output(LED_2_PIO, LED_2_IDX_MASK, 1, 0, 0);
  402f58:	2300      	movs	r3, #0
  402f5a:	9300      	str	r3, [sp, #0]
  402f5c:	2300      	movs	r3, #0
  402f5e:	2201      	movs	r2, #1
  402f60:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  402f64:	4828      	ldr	r0, [pc, #160]	; (403008 <main+0x2e8>)
  402f66:	4c27      	ldr	r4, [pc, #156]	; (403004 <main+0x2e4>)
  402f68:	47a0      	blx	r4
				  pio_set_output(LED_3_PIO, LED_3_IDX_MASK, 1, 0, 0);
  402f6a:	2300      	movs	r3, #0
  402f6c:	9300      	str	r3, [sp, #0]
  402f6e:	2300      	movs	r3, #0
  402f70:	2201      	movs	r2, #1
  402f72:	2104      	movs	r1, #4
  402f74:	4825      	ldr	r0, [pc, #148]	; (40300c <main+0x2ec>)
  402f76:	4c23      	ldr	r4, [pc, #140]	; (403004 <main+0x2e4>)
  402f78:	47a0      	blx	r4
				  delay_ms(500);
  402f7a:	4b32      	ldr	r3, [pc, #200]	; (403044 <main+0x324>)
  402f7c:	4798      	blx	r3
  402f7e:	4603      	mov	r3, r0
  402f80:	4619      	mov	r1, r3
  402f82:	f04f 0200 	mov.w	r2, #0
  402f86:	460b      	mov	r3, r1
  402f88:	4614      	mov	r4, r2
  402f8a:	ea4f 1944 	mov.w	r9, r4, lsl #5
  402f8e:	ea49 69d3 	orr.w	r9, r9, r3, lsr #27
  402f92:	ea4f 1843 	mov.w	r8, r3, lsl #5
  402f96:	4643      	mov	r3, r8
  402f98:	464c      	mov	r4, r9
  402f9a:	1a5b      	subs	r3, r3, r1
  402f9c:	eb64 0402 	sbc.w	r4, r4, r2
  402fa0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
  402fa4:	ea4b 7b93 	orr.w	fp, fp, r3, lsr #30
  402fa8:	ea4f 0a83 	mov.w	sl, r3, lsl #2
  402fac:	4653      	mov	r3, sl
  402fae:	465c      	mov	r4, fp
  402fb0:	185b      	adds	r3, r3, r1
  402fb2:	eb44 0402 	adc.w	r4, r4, r2
  402fb6:	00a2      	lsls	r2, r4, #2
  402fb8:	60fa      	str	r2, [r7, #12]
  402fba:	68fa      	ldr	r2, [r7, #12]
  402fbc:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
  402fc0:	60fa      	str	r2, [r7, #12]
  402fc2:	009b      	lsls	r3, r3, #2
  402fc4:	60bb      	str	r3, [r7, #8]
  402fc6:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
  402fca:	4619      	mov	r1, r3
  402fcc:	4622      	mov	r2, r4
  402fce:	f241 732b 	movw	r3, #5931	; 0x172b
  402fd2:	e039      	b.n	403048 <main+0x328>
  402fd4:	00401c6d 	.word	0x00401c6d
  402fd8:	004017a9 	.word	0x004017a9
  402fdc:	00402afd 	.word	0x00402afd
  402fe0:	00400af5 	.word	0x00400af5
  402fe4:	20400704 	.word	0x20400704
  402fe8:	20400705 	.word	0x20400705
  402fec:	20400706 	.word	0x20400706
  402ff0:	2040000c 	.word	0x2040000c
  402ff4:	00404090 	.word	0x00404090
  402ff8:	004009f1 	.word	0x004009f1
  402ffc:	20400708 	.word	0x20400708
  403000:	400e0e00 	.word	0x400e0e00
  403004:	00401ead 	.word	0x00401ead
  403008:	400e1200 	.word	0x400e1200
  40300c:	400e1000 	.word	0x400e1000
  403010:	20400020 	.word	0x20400020
  403014:	20400707 	.word	0x20400707
  403018:	004040a0 	.word	0x004040a0
  40301c:	004040b0 	.word	0x004040b0
  403020:	400e1400 	.word	0x400e1400
  403024:	004040c4 	.word	0x004040c4
  403028:	004040c8 	.word	0x004040c8
  40302c:	004040cc 	.word	0x004040cc
  403030:	004040d0 	.word	0x004040d0
  403034:	004040d8 	.word	0x004040d8
  403038:	004040e0 	.word	0x004040e0
  40303c:	20400024 	.word	0x20400024
  403040:	004040e8 	.word	0x004040e8
  403044:	00402aa1 	.word	0x00402aa1
  403048:	f04f 0400 	mov.w	r4, #0
  40304c:	18cd      	adds	r5, r1, r3
  40304e:	eb42 0604 	adc.w	r6, r2, r4
  403052:	4628      	mov	r0, r5
  403054:	4631      	mov	r1, r6
  403056:	4c4b      	ldr	r4, [pc, #300]	; (403184 <main+0x464>)
  403058:	f241 722c 	movw	r2, #5932	; 0x172c
  40305c:	f04f 0300 	mov.w	r3, #0
  403060:	47a0      	blx	r4
  403062:	4603      	mov	r3, r0
  403064:	460c      	mov	r4, r1
  403066:	4618      	mov	r0, r3
  403068:	4b47      	ldr	r3, [pc, #284]	; (403188 <main+0x468>)
  40306a:	4798      	blx	r3
				  gfx_mono_draw_string("          ", 20,18, &sysfont);
  40306c:	4b47      	ldr	r3, [pc, #284]	; (40318c <main+0x46c>)
  40306e:	2212      	movs	r2, #18
  403070:	2114      	movs	r1, #20
  403072:	4847      	ldr	r0, [pc, #284]	; (403190 <main+0x470>)
  403074:	4c47      	ldr	r4, [pc, #284]	; (403194 <main+0x474>)
  403076:	47a0      	blx	r4
				  aberto = 1;
  403078:	2301      	movs	r3, #1
  40307a:	653b      	str	r3, [r7, #80]	; 0x50
  40307c:	e060      	b.n	403140 <main+0x420>
			  }
			  else{
				  gfx_mono_draw_string("Senha errada", 10,0, &sysfont);
  40307e:	4b43      	ldr	r3, [pc, #268]	; (40318c <main+0x46c>)
  403080:	2200      	movs	r2, #0
  403082:	210a      	movs	r1, #10
  403084:	4844      	ldr	r0, [pc, #272]	; (403198 <main+0x478>)
  403086:	4c43      	ldr	r4, [pc, #268]	; (403194 <main+0x474>)
  403088:	47a0      	blx	r4
				  gfx_mono_draw_string("          ", 20,18, &sysfont);
  40308a:	4b40      	ldr	r3, [pc, #256]	; (40318c <main+0x46c>)
  40308c:	2212      	movs	r2, #18
  40308e:	2114      	movs	r1, #20
  403090:	483f      	ldr	r0, [pc, #252]	; (403190 <main+0x470>)
  403092:	4c40      	ldr	r4, [pc, #256]	; (403194 <main+0x474>)
  403094:	47a0      	blx	r4
				  pio_set_output(LED_1_PIO, LED_1_IDX_MASK, 0, 0, 0);
  403096:	2300      	movs	r3, #0
  403098:	9300      	str	r3, [sp, #0]
  40309a:	2300      	movs	r3, #0
  40309c:	2200      	movs	r2, #0
  40309e:	2101      	movs	r1, #1
  4030a0:	483e      	ldr	r0, [pc, #248]	; (40319c <main+0x47c>)
  4030a2:	4c3f      	ldr	r4, [pc, #252]	; (4031a0 <main+0x480>)
  4030a4:	47a0      	blx	r4
				  pio_set_output(LED_2_PIO, LED_2_IDX_MASK, 0, 0, 0);
  4030a6:	2300      	movs	r3, #0
  4030a8:	9300      	str	r3, [sp, #0]
  4030aa:	2300      	movs	r3, #0
  4030ac:	2200      	movs	r2, #0
  4030ae:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4030b2:	483c      	ldr	r0, [pc, #240]	; (4031a4 <main+0x484>)
  4030b4:	4c3a      	ldr	r4, [pc, #232]	; (4031a0 <main+0x480>)
  4030b6:	47a0      	blx	r4
				  pio_set_output(LED_3_PIO, LED_3_IDX_MASK, 0, 0, 0);
  4030b8:	2300      	movs	r3, #0
  4030ba:	9300      	str	r3, [sp, #0]
  4030bc:	2300      	movs	r3, #0
  4030be:	2200      	movs	r2, #0
  4030c0:	2104      	movs	r1, #4
  4030c2:	4839      	ldr	r0, [pc, #228]	; (4031a8 <main+0x488>)
  4030c4:	4c36      	ldr	r4, [pc, #216]	; (4031a0 <main+0x480>)
  4030c6:	47a0      	blx	r4
				  delay_ms(100);
  4030c8:	4b38      	ldr	r3, [pc, #224]	; (4031ac <main+0x48c>)
  4030ca:	4798      	blx	r3
  4030cc:	4603      	mov	r3, r0
  4030ce:	4619      	mov	r1, r3
  4030d0:	f04f 0200 	mov.w	r2, #0
  4030d4:	460b      	mov	r3, r1
  4030d6:	4614      	mov	r4, r2
  4030d8:	18db      	adds	r3, r3, r3
  4030da:	eb44 0404 	adc.w	r4, r4, r4
  4030de:	185b      	adds	r3, r3, r1
  4030e0:	eb44 0402 	adc.w	r4, r4, r2
  4030e4:	0160      	lsls	r0, r4, #5
  4030e6:	6078      	str	r0, [r7, #4]
  4030e8:	6878      	ldr	r0, [r7, #4]
  4030ea:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
  4030ee:	6078      	str	r0, [r7, #4]
  4030f0:	0158      	lsls	r0, r3, #5
  4030f2:	6038      	str	r0, [r7, #0]
  4030f4:	e9d7 5600 	ldrd	r5, r6, [r7]
  4030f8:	18ed      	adds	r5, r5, r3
  4030fa:	eb46 0604 	adc.w	r6, r6, r4
  4030fe:	462b      	mov	r3, r5
  403100:	4634      	mov	r4, r6
  403102:	185b      	adds	r3, r3, r1
  403104:	eb44 0402 	adc.w	r4, r4, r2
  403108:	f241 712b 	movw	r1, #5931	; 0x172b
  40310c:	f04f 0200 	mov.w	r2, #0
  403110:	185d      	adds	r5, r3, r1
  403112:	eb44 0602 	adc.w	r6, r4, r2
  403116:	4628      	mov	r0, r5
  403118:	4631      	mov	r1, r6
  40311a:	4c1a      	ldr	r4, [pc, #104]	; (403184 <main+0x464>)
  40311c:	f241 722c 	movw	r2, #5932	; 0x172c
  403120:	f04f 0300 	mov.w	r3, #0
  403124:	47a0      	blx	r4
  403126:	4603      	mov	r3, r0
  403128:	460c      	mov	r4, r1
  40312a:	4618      	mov	r0, r3
  40312c:	4b16      	ldr	r3, [pc, #88]	; (403188 <main+0x468>)
  40312e:	4798      	blx	r3
				  f_rtt_alarm = true;
  403130:	4b1f      	ldr	r3, [pc, #124]	; (4031b0 <main+0x490>)
  403132:	2201      	movs	r2, #1
  403134:	701a      	strb	r2, [r3, #0]
				  enable = false;
  403136:	4b1f      	ldr	r3, [pc, #124]	; (4031b4 <main+0x494>)
  403138:	2200      	movs	r2, #0
  40313a:	701a      	strb	r2, [r3, #0]
				  i = 0;
  40313c:	2300      	movs	r3, #0
  40313e:	657b      	str	r3, [r7, #84]	; 0x54
				  int password[4];
				  
			  }
			  int password[4];
			  i = 0;
  403140:	2300      	movs	r3, #0
  403142:	657b      	str	r3, [r7, #84]	; 0x54
			  but_1 = 0;
  403144:	4b1c      	ldr	r3, [pc, #112]	; (4031b8 <main+0x498>)
  403146:	2200      	movs	r2, #0
  403148:	701a      	strb	r2, [r3, #0]
			  but_2 = 0;
  40314a:	4b1c      	ldr	r3, [pc, #112]	; (4031bc <main+0x49c>)
  40314c:	2200      	movs	r2, #0
  40314e:	701a      	strb	r2, [r3, #0]
			  but_3 = 0;
  403150:	4b1b      	ldr	r3, [pc, #108]	; (4031c0 <main+0x4a0>)
  403152:	2200      	movs	r2, #0
  403154:	701a      	strb	r2, [r3, #0]
			  
		  }
	  }
	  
	  if(f_rtt_alarm){
  403156:	4b16      	ldr	r3, [pc, #88]	; (4031b0 <main+0x490>)
  403158:	781b      	ldrb	r3, [r3, #0]
  40315a:	b2db      	uxtb	r3, r3
  40315c:	2b00      	cmp	r3, #0
  40315e:	f43f adfe 	beq.w	402d5e <main+0x3e>
		  
		  
		  
		  uint16_t pllPreScale = (int) (((float) 32768) / 4.0);
  403162:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  403166:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
		  uint32_t irqRTTvalue = 16;
  40316a:	2310      	movs	r3, #16
  40316c:	64bb      	str	r3, [r7, #72]	; 0x48
		  
		  // reinicia RTT para gerar um novo IRQ
		  RTT_init(pllPreScale, irqRTTvalue);
  40316e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
  403172:	6cb9      	ldr	r1, [r7, #72]	; 0x48
  403174:	4618      	mov	r0, r3
  403176:	4b13      	ldr	r3, [pc, #76]	; (4031c4 <main+0x4a4>)
  403178:	4798      	blx	r3
		  
		  f_rtt_alarm = false;
  40317a:	4b0d      	ldr	r3, [pc, #52]	; (4031b0 <main+0x490>)
  40317c:	2200      	movs	r2, #0
  40317e:	701a      	strb	r2, [r3, #0]
	  if(erase){
  403180:	e5ed      	b.n	402d5e <main+0x3e>
  403182:	bf00      	nop
  403184:	004031c9 	.word	0x004031c9
  403188:	20400001 	.word	0x20400001
  40318c:	2040000c 	.word	0x2040000c
  403190:	004040f8 	.word	0x004040f8
  403194:	004009f1 	.word	0x004009f1
  403198:	00404104 	.word	0x00404104
  40319c:	400e0e00 	.word	0x400e0e00
  4031a0:	00401ead 	.word	0x00401ead
  4031a4:	400e1200 	.word	0x400e1200
  4031a8:	400e1000 	.word	0x400e1000
  4031ac:	00402aa1 	.word	0x00402aa1
  4031b0:	20400707 	.word	0x20400707
  4031b4:	20400020 	.word	0x20400020
  4031b8:	20400704 	.word	0x20400704
  4031bc:	20400705 	.word	0x20400705
  4031c0:	20400706 	.word	0x20400706
  4031c4:	00402c89 	.word	0x00402c89

004031c8 <__aeabi_uldivmod>:
  4031c8:	b953      	cbnz	r3, 4031e0 <__aeabi_uldivmod+0x18>
  4031ca:	b94a      	cbnz	r2, 4031e0 <__aeabi_uldivmod+0x18>
  4031cc:	2900      	cmp	r1, #0
  4031ce:	bf08      	it	eq
  4031d0:	2800      	cmpeq	r0, #0
  4031d2:	bf1c      	itt	ne
  4031d4:	f04f 31ff 	movne.w	r1, #4294967295
  4031d8:	f04f 30ff 	movne.w	r0, #4294967295
  4031dc:	f000 b97a 	b.w	4034d4 <__aeabi_idiv0>
  4031e0:	f1ad 0c08 	sub.w	ip, sp, #8
  4031e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4031e8:	f000 f806 	bl	4031f8 <__udivmoddi4>
  4031ec:	f8dd e004 	ldr.w	lr, [sp, #4]
  4031f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4031f4:	b004      	add	sp, #16
  4031f6:	4770      	bx	lr

004031f8 <__udivmoddi4>:
  4031f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4031fc:	468c      	mov	ip, r1
  4031fe:	460d      	mov	r5, r1
  403200:	4604      	mov	r4, r0
  403202:	9e08      	ldr	r6, [sp, #32]
  403204:	2b00      	cmp	r3, #0
  403206:	d151      	bne.n	4032ac <__udivmoddi4+0xb4>
  403208:	428a      	cmp	r2, r1
  40320a:	4617      	mov	r7, r2
  40320c:	d96d      	bls.n	4032ea <__udivmoddi4+0xf2>
  40320e:	fab2 fe82 	clz	lr, r2
  403212:	f1be 0f00 	cmp.w	lr, #0
  403216:	d00b      	beq.n	403230 <__udivmoddi4+0x38>
  403218:	f1ce 0c20 	rsb	ip, lr, #32
  40321c:	fa01 f50e 	lsl.w	r5, r1, lr
  403220:	fa20 fc0c 	lsr.w	ip, r0, ip
  403224:	fa02 f70e 	lsl.w	r7, r2, lr
  403228:	ea4c 0c05 	orr.w	ip, ip, r5
  40322c:	fa00 f40e 	lsl.w	r4, r0, lr
  403230:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  403234:	0c25      	lsrs	r5, r4, #16
  403236:	fbbc f8fa 	udiv	r8, ip, sl
  40323a:	fa1f f987 	uxth.w	r9, r7
  40323e:	fb0a cc18 	mls	ip, sl, r8, ip
  403242:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  403246:	fb08 f309 	mul.w	r3, r8, r9
  40324a:	42ab      	cmp	r3, r5
  40324c:	d90a      	bls.n	403264 <__udivmoddi4+0x6c>
  40324e:	19ed      	adds	r5, r5, r7
  403250:	f108 32ff 	add.w	r2, r8, #4294967295
  403254:	f080 8123 	bcs.w	40349e <__udivmoddi4+0x2a6>
  403258:	42ab      	cmp	r3, r5
  40325a:	f240 8120 	bls.w	40349e <__udivmoddi4+0x2a6>
  40325e:	f1a8 0802 	sub.w	r8, r8, #2
  403262:	443d      	add	r5, r7
  403264:	1aed      	subs	r5, r5, r3
  403266:	b2a4      	uxth	r4, r4
  403268:	fbb5 f0fa 	udiv	r0, r5, sl
  40326c:	fb0a 5510 	mls	r5, sl, r0, r5
  403270:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  403274:	fb00 f909 	mul.w	r9, r0, r9
  403278:	45a1      	cmp	r9, r4
  40327a:	d909      	bls.n	403290 <__udivmoddi4+0x98>
  40327c:	19e4      	adds	r4, r4, r7
  40327e:	f100 33ff 	add.w	r3, r0, #4294967295
  403282:	f080 810a 	bcs.w	40349a <__udivmoddi4+0x2a2>
  403286:	45a1      	cmp	r9, r4
  403288:	f240 8107 	bls.w	40349a <__udivmoddi4+0x2a2>
  40328c:	3802      	subs	r0, #2
  40328e:	443c      	add	r4, r7
  403290:	eba4 0409 	sub.w	r4, r4, r9
  403294:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403298:	2100      	movs	r1, #0
  40329a:	2e00      	cmp	r6, #0
  40329c:	d061      	beq.n	403362 <__udivmoddi4+0x16a>
  40329e:	fa24 f40e 	lsr.w	r4, r4, lr
  4032a2:	2300      	movs	r3, #0
  4032a4:	6034      	str	r4, [r6, #0]
  4032a6:	6073      	str	r3, [r6, #4]
  4032a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4032ac:	428b      	cmp	r3, r1
  4032ae:	d907      	bls.n	4032c0 <__udivmoddi4+0xc8>
  4032b0:	2e00      	cmp	r6, #0
  4032b2:	d054      	beq.n	40335e <__udivmoddi4+0x166>
  4032b4:	2100      	movs	r1, #0
  4032b6:	e886 0021 	stmia.w	r6, {r0, r5}
  4032ba:	4608      	mov	r0, r1
  4032bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4032c0:	fab3 f183 	clz	r1, r3
  4032c4:	2900      	cmp	r1, #0
  4032c6:	f040 808e 	bne.w	4033e6 <__udivmoddi4+0x1ee>
  4032ca:	42ab      	cmp	r3, r5
  4032cc:	d302      	bcc.n	4032d4 <__udivmoddi4+0xdc>
  4032ce:	4282      	cmp	r2, r0
  4032d0:	f200 80fa 	bhi.w	4034c8 <__udivmoddi4+0x2d0>
  4032d4:	1a84      	subs	r4, r0, r2
  4032d6:	eb65 0503 	sbc.w	r5, r5, r3
  4032da:	2001      	movs	r0, #1
  4032dc:	46ac      	mov	ip, r5
  4032de:	2e00      	cmp	r6, #0
  4032e0:	d03f      	beq.n	403362 <__udivmoddi4+0x16a>
  4032e2:	e886 1010 	stmia.w	r6, {r4, ip}
  4032e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4032ea:	b912      	cbnz	r2, 4032f2 <__udivmoddi4+0xfa>
  4032ec:	2701      	movs	r7, #1
  4032ee:	fbb7 f7f2 	udiv	r7, r7, r2
  4032f2:	fab7 fe87 	clz	lr, r7
  4032f6:	f1be 0f00 	cmp.w	lr, #0
  4032fa:	d134      	bne.n	403366 <__udivmoddi4+0x16e>
  4032fc:	1beb      	subs	r3, r5, r7
  4032fe:	0c3a      	lsrs	r2, r7, #16
  403300:	fa1f fc87 	uxth.w	ip, r7
  403304:	2101      	movs	r1, #1
  403306:	fbb3 f8f2 	udiv	r8, r3, r2
  40330a:	0c25      	lsrs	r5, r4, #16
  40330c:	fb02 3318 	mls	r3, r2, r8, r3
  403310:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403314:	fb0c f308 	mul.w	r3, ip, r8
  403318:	42ab      	cmp	r3, r5
  40331a:	d907      	bls.n	40332c <__udivmoddi4+0x134>
  40331c:	19ed      	adds	r5, r5, r7
  40331e:	f108 30ff 	add.w	r0, r8, #4294967295
  403322:	d202      	bcs.n	40332a <__udivmoddi4+0x132>
  403324:	42ab      	cmp	r3, r5
  403326:	f200 80d1 	bhi.w	4034cc <__udivmoddi4+0x2d4>
  40332a:	4680      	mov	r8, r0
  40332c:	1aed      	subs	r5, r5, r3
  40332e:	b2a3      	uxth	r3, r4
  403330:	fbb5 f0f2 	udiv	r0, r5, r2
  403334:	fb02 5510 	mls	r5, r2, r0, r5
  403338:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40333c:	fb0c fc00 	mul.w	ip, ip, r0
  403340:	45a4      	cmp	ip, r4
  403342:	d907      	bls.n	403354 <__udivmoddi4+0x15c>
  403344:	19e4      	adds	r4, r4, r7
  403346:	f100 33ff 	add.w	r3, r0, #4294967295
  40334a:	d202      	bcs.n	403352 <__udivmoddi4+0x15a>
  40334c:	45a4      	cmp	ip, r4
  40334e:	f200 80b8 	bhi.w	4034c2 <__udivmoddi4+0x2ca>
  403352:	4618      	mov	r0, r3
  403354:	eba4 040c 	sub.w	r4, r4, ip
  403358:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40335c:	e79d      	b.n	40329a <__udivmoddi4+0xa2>
  40335e:	4631      	mov	r1, r6
  403360:	4630      	mov	r0, r6
  403362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403366:	f1ce 0420 	rsb	r4, lr, #32
  40336a:	fa05 f30e 	lsl.w	r3, r5, lr
  40336e:	fa07 f70e 	lsl.w	r7, r7, lr
  403372:	fa20 f804 	lsr.w	r8, r0, r4
  403376:	0c3a      	lsrs	r2, r7, #16
  403378:	fa25 f404 	lsr.w	r4, r5, r4
  40337c:	ea48 0803 	orr.w	r8, r8, r3
  403380:	fbb4 f1f2 	udiv	r1, r4, r2
  403384:	ea4f 4518 	mov.w	r5, r8, lsr #16
  403388:	fb02 4411 	mls	r4, r2, r1, r4
  40338c:	fa1f fc87 	uxth.w	ip, r7
  403390:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  403394:	fb01 f30c 	mul.w	r3, r1, ip
  403398:	42ab      	cmp	r3, r5
  40339a:	fa00 f40e 	lsl.w	r4, r0, lr
  40339e:	d909      	bls.n	4033b4 <__udivmoddi4+0x1bc>
  4033a0:	19ed      	adds	r5, r5, r7
  4033a2:	f101 30ff 	add.w	r0, r1, #4294967295
  4033a6:	f080 808a 	bcs.w	4034be <__udivmoddi4+0x2c6>
  4033aa:	42ab      	cmp	r3, r5
  4033ac:	f240 8087 	bls.w	4034be <__udivmoddi4+0x2c6>
  4033b0:	3902      	subs	r1, #2
  4033b2:	443d      	add	r5, r7
  4033b4:	1aeb      	subs	r3, r5, r3
  4033b6:	fa1f f588 	uxth.w	r5, r8
  4033ba:	fbb3 f0f2 	udiv	r0, r3, r2
  4033be:	fb02 3310 	mls	r3, r2, r0, r3
  4033c2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4033c6:	fb00 f30c 	mul.w	r3, r0, ip
  4033ca:	42ab      	cmp	r3, r5
  4033cc:	d907      	bls.n	4033de <__udivmoddi4+0x1e6>
  4033ce:	19ed      	adds	r5, r5, r7
  4033d0:	f100 38ff 	add.w	r8, r0, #4294967295
  4033d4:	d26f      	bcs.n	4034b6 <__udivmoddi4+0x2be>
  4033d6:	42ab      	cmp	r3, r5
  4033d8:	d96d      	bls.n	4034b6 <__udivmoddi4+0x2be>
  4033da:	3802      	subs	r0, #2
  4033dc:	443d      	add	r5, r7
  4033de:	1aeb      	subs	r3, r5, r3
  4033e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4033e4:	e78f      	b.n	403306 <__udivmoddi4+0x10e>
  4033e6:	f1c1 0720 	rsb	r7, r1, #32
  4033ea:	fa22 f807 	lsr.w	r8, r2, r7
  4033ee:	408b      	lsls	r3, r1
  4033f0:	fa05 f401 	lsl.w	r4, r5, r1
  4033f4:	ea48 0303 	orr.w	r3, r8, r3
  4033f8:	fa20 fe07 	lsr.w	lr, r0, r7
  4033fc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  403400:	40fd      	lsrs	r5, r7
  403402:	ea4e 0e04 	orr.w	lr, lr, r4
  403406:	fbb5 f9fc 	udiv	r9, r5, ip
  40340a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40340e:	fb0c 5519 	mls	r5, ip, r9, r5
  403412:	fa1f f883 	uxth.w	r8, r3
  403416:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40341a:	fb09 f408 	mul.w	r4, r9, r8
  40341e:	42ac      	cmp	r4, r5
  403420:	fa02 f201 	lsl.w	r2, r2, r1
  403424:	fa00 fa01 	lsl.w	sl, r0, r1
  403428:	d908      	bls.n	40343c <__udivmoddi4+0x244>
  40342a:	18ed      	adds	r5, r5, r3
  40342c:	f109 30ff 	add.w	r0, r9, #4294967295
  403430:	d243      	bcs.n	4034ba <__udivmoddi4+0x2c2>
  403432:	42ac      	cmp	r4, r5
  403434:	d941      	bls.n	4034ba <__udivmoddi4+0x2c2>
  403436:	f1a9 0902 	sub.w	r9, r9, #2
  40343a:	441d      	add	r5, r3
  40343c:	1b2d      	subs	r5, r5, r4
  40343e:	fa1f fe8e 	uxth.w	lr, lr
  403442:	fbb5 f0fc 	udiv	r0, r5, ip
  403446:	fb0c 5510 	mls	r5, ip, r0, r5
  40344a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40344e:	fb00 f808 	mul.w	r8, r0, r8
  403452:	45a0      	cmp	r8, r4
  403454:	d907      	bls.n	403466 <__udivmoddi4+0x26e>
  403456:	18e4      	adds	r4, r4, r3
  403458:	f100 35ff 	add.w	r5, r0, #4294967295
  40345c:	d229      	bcs.n	4034b2 <__udivmoddi4+0x2ba>
  40345e:	45a0      	cmp	r8, r4
  403460:	d927      	bls.n	4034b2 <__udivmoddi4+0x2ba>
  403462:	3802      	subs	r0, #2
  403464:	441c      	add	r4, r3
  403466:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40346a:	eba4 0408 	sub.w	r4, r4, r8
  40346e:	fba0 8902 	umull	r8, r9, r0, r2
  403472:	454c      	cmp	r4, r9
  403474:	46c6      	mov	lr, r8
  403476:	464d      	mov	r5, r9
  403478:	d315      	bcc.n	4034a6 <__udivmoddi4+0x2ae>
  40347a:	d012      	beq.n	4034a2 <__udivmoddi4+0x2aa>
  40347c:	b156      	cbz	r6, 403494 <__udivmoddi4+0x29c>
  40347e:	ebba 030e 	subs.w	r3, sl, lr
  403482:	eb64 0405 	sbc.w	r4, r4, r5
  403486:	fa04 f707 	lsl.w	r7, r4, r7
  40348a:	40cb      	lsrs	r3, r1
  40348c:	431f      	orrs	r7, r3
  40348e:	40cc      	lsrs	r4, r1
  403490:	6037      	str	r7, [r6, #0]
  403492:	6074      	str	r4, [r6, #4]
  403494:	2100      	movs	r1, #0
  403496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40349a:	4618      	mov	r0, r3
  40349c:	e6f8      	b.n	403290 <__udivmoddi4+0x98>
  40349e:	4690      	mov	r8, r2
  4034a0:	e6e0      	b.n	403264 <__udivmoddi4+0x6c>
  4034a2:	45c2      	cmp	sl, r8
  4034a4:	d2ea      	bcs.n	40347c <__udivmoddi4+0x284>
  4034a6:	ebb8 0e02 	subs.w	lr, r8, r2
  4034aa:	eb69 0503 	sbc.w	r5, r9, r3
  4034ae:	3801      	subs	r0, #1
  4034b0:	e7e4      	b.n	40347c <__udivmoddi4+0x284>
  4034b2:	4628      	mov	r0, r5
  4034b4:	e7d7      	b.n	403466 <__udivmoddi4+0x26e>
  4034b6:	4640      	mov	r0, r8
  4034b8:	e791      	b.n	4033de <__udivmoddi4+0x1e6>
  4034ba:	4681      	mov	r9, r0
  4034bc:	e7be      	b.n	40343c <__udivmoddi4+0x244>
  4034be:	4601      	mov	r1, r0
  4034c0:	e778      	b.n	4033b4 <__udivmoddi4+0x1bc>
  4034c2:	3802      	subs	r0, #2
  4034c4:	443c      	add	r4, r7
  4034c6:	e745      	b.n	403354 <__udivmoddi4+0x15c>
  4034c8:	4608      	mov	r0, r1
  4034ca:	e708      	b.n	4032de <__udivmoddi4+0xe6>
  4034cc:	f1a8 0802 	sub.w	r8, r8, #2
  4034d0:	443d      	add	r5, r7
  4034d2:	e72b      	b.n	40332c <__udivmoddi4+0x134>

004034d4 <__aeabi_idiv0>:
  4034d4:	4770      	bx	lr
  4034d6:	bf00      	nop

004034d8 <__libc_init_array>:
  4034d8:	b570      	push	{r4, r5, r6, lr}
  4034da:	4e0f      	ldr	r6, [pc, #60]	; (403518 <__libc_init_array+0x40>)
  4034dc:	4d0f      	ldr	r5, [pc, #60]	; (40351c <__libc_init_array+0x44>)
  4034de:	1b76      	subs	r6, r6, r5
  4034e0:	10b6      	asrs	r6, r6, #2
  4034e2:	bf18      	it	ne
  4034e4:	2400      	movne	r4, #0
  4034e6:	d005      	beq.n	4034f4 <__libc_init_array+0x1c>
  4034e8:	3401      	adds	r4, #1
  4034ea:	f855 3b04 	ldr.w	r3, [r5], #4
  4034ee:	4798      	blx	r3
  4034f0:	42a6      	cmp	r6, r4
  4034f2:	d1f9      	bne.n	4034e8 <__libc_init_array+0x10>
  4034f4:	4e0a      	ldr	r6, [pc, #40]	; (403520 <__libc_init_array+0x48>)
  4034f6:	4d0b      	ldr	r5, [pc, #44]	; (403524 <__libc_init_array+0x4c>)
  4034f8:	1b76      	subs	r6, r6, r5
  4034fa:	f000 fe0d 	bl	404118 <_init>
  4034fe:	10b6      	asrs	r6, r6, #2
  403500:	bf18      	it	ne
  403502:	2400      	movne	r4, #0
  403504:	d006      	beq.n	403514 <__libc_init_array+0x3c>
  403506:	3401      	adds	r4, #1
  403508:	f855 3b04 	ldr.w	r3, [r5], #4
  40350c:	4798      	blx	r3
  40350e:	42a6      	cmp	r6, r4
  403510:	d1f9      	bne.n	403506 <__libc_init_array+0x2e>
  403512:	bd70      	pop	{r4, r5, r6, pc}
  403514:	bd70      	pop	{r4, r5, r6, pc}
  403516:	bf00      	nop
  403518:	00404124 	.word	0x00404124
  40351c:	00404124 	.word	0x00404124
  403520:	0040412c 	.word	0x0040412c
  403524:	00404124 	.word	0x00404124

00403528 <register_fini>:
  403528:	4b02      	ldr	r3, [pc, #8]	; (403534 <register_fini+0xc>)
  40352a:	b113      	cbz	r3, 403532 <register_fini+0xa>
  40352c:	4802      	ldr	r0, [pc, #8]	; (403538 <register_fini+0x10>)
  40352e:	f000 b805 	b.w	40353c <atexit>
  403532:	4770      	bx	lr
  403534:	00000000 	.word	0x00000000
  403538:	00403549 	.word	0x00403549

0040353c <atexit>:
  40353c:	2300      	movs	r3, #0
  40353e:	4601      	mov	r1, r0
  403540:	461a      	mov	r2, r3
  403542:	4618      	mov	r0, r3
  403544:	f000 b81e 	b.w	403584 <__register_exitproc>

00403548 <__libc_fini_array>:
  403548:	b538      	push	{r3, r4, r5, lr}
  40354a:	4c0a      	ldr	r4, [pc, #40]	; (403574 <__libc_fini_array+0x2c>)
  40354c:	4d0a      	ldr	r5, [pc, #40]	; (403578 <__libc_fini_array+0x30>)
  40354e:	1b64      	subs	r4, r4, r5
  403550:	10a4      	asrs	r4, r4, #2
  403552:	d00a      	beq.n	40356a <__libc_fini_array+0x22>
  403554:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  403558:	3b01      	subs	r3, #1
  40355a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40355e:	3c01      	subs	r4, #1
  403560:	f855 3904 	ldr.w	r3, [r5], #-4
  403564:	4798      	blx	r3
  403566:	2c00      	cmp	r4, #0
  403568:	d1f9      	bne.n	40355e <__libc_fini_array+0x16>
  40356a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40356e:	f000 bddd 	b.w	40412c <_fini>
  403572:	bf00      	nop
  403574:	0040413c 	.word	0x0040413c
  403578:	00404138 	.word	0x00404138

0040357c <__retarget_lock_acquire_recursive>:
  40357c:	4770      	bx	lr
  40357e:	bf00      	nop

00403580 <__retarget_lock_release_recursive>:
  403580:	4770      	bx	lr
  403582:	bf00      	nop

00403584 <__register_exitproc>:
  403584:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403588:	4d2c      	ldr	r5, [pc, #176]	; (40363c <__register_exitproc+0xb8>)
  40358a:	4606      	mov	r6, r0
  40358c:	6828      	ldr	r0, [r5, #0]
  40358e:	4698      	mov	r8, r3
  403590:	460f      	mov	r7, r1
  403592:	4691      	mov	r9, r2
  403594:	f7ff fff2 	bl	40357c <__retarget_lock_acquire_recursive>
  403598:	4b29      	ldr	r3, [pc, #164]	; (403640 <__register_exitproc+0xbc>)
  40359a:	681c      	ldr	r4, [r3, #0]
  40359c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4035a0:	2b00      	cmp	r3, #0
  4035a2:	d03e      	beq.n	403622 <__register_exitproc+0x9e>
  4035a4:	685a      	ldr	r2, [r3, #4]
  4035a6:	2a1f      	cmp	r2, #31
  4035a8:	dc1c      	bgt.n	4035e4 <__register_exitproc+0x60>
  4035aa:	f102 0e01 	add.w	lr, r2, #1
  4035ae:	b176      	cbz	r6, 4035ce <__register_exitproc+0x4a>
  4035b0:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4035b4:	2401      	movs	r4, #1
  4035b6:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4035ba:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4035be:	4094      	lsls	r4, r2
  4035c0:	4320      	orrs	r0, r4
  4035c2:	2e02      	cmp	r6, #2
  4035c4:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4035c8:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4035cc:	d023      	beq.n	403616 <__register_exitproc+0x92>
  4035ce:	3202      	adds	r2, #2
  4035d0:	f8c3 e004 	str.w	lr, [r3, #4]
  4035d4:	6828      	ldr	r0, [r5, #0]
  4035d6:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4035da:	f7ff ffd1 	bl	403580 <__retarget_lock_release_recursive>
  4035de:	2000      	movs	r0, #0
  4035e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4035e4:	4b17      	ldr	r3, [pc, #92]	; (403644 <__register_exitproc+0xc0>)
  4035e6:	b30b      	cbz	r3, 40362c <__register_exitproc+0xa8>
  4035e8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4035ec:	f3af 8000 	nop.w
  4035f0:	4603      	mov	r3, r0
  4035f2:	b1d8      	cbz	r0, 40362c <__register_exitproc+0xa8>
  4035f4:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4035f8:	6002      	str	r2, [r0, #0]
  4035fa:	2100      	movs	r1, #0
  4035fc:	6041      	str	r1, [r0, #4]
  4035fe:	460a      	mov	r2, r1
  403600:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403604:	f04f 0e01 	mov.w	lr, #1
  403608:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  40360c:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403610:	2e00      	cmp	r6, #0
  403612:	d0dc      	beq.n	4035ce <__register_exitproc+0x4a>
  403614:	e7cc      	b.n	4035b0 <__register_exitproc+0x2c>
  403616:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40361a:	430c      	orrs	r4, r1
  40361c:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  403620:	e7d5      	b.n	4035ce <__register_exitproc+0x4a>
  403622:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  403626:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40362a:	e7bb      	b.n	4035a4 <__register_exitproc+0x20>
  40362c:	6828      	ldr	r0, [r5, #0]
  40362e:	f7ff ffa7 	bl	403580 <__retarget_lock_release_recursive>
  403632:	f04f 30ff 	mov.w	r0, #4294967295
  403636:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40363a:	bf00      	nop
  40363c:	20400468 	.word	0x20400468
  403640:	00404114 	.word	0x00404114
  403644:	00000000 	.word	0x00000000

00403648 <sysfont_glyphs>:
	...
  403668:	00300030 00300030 00300030 00300000     0.0.0.0.0.0...0.
  403678:	00000030 00000000 00000000 006c006c     0...........l.l.
  403688:	006c006c 00000000 00000000 00000000     l.l.............
	...
  4036a0:	00280000 007c0028 00280028 0028007c     ..(.(.|.(.(.|.(.
  4036b0:	00000028 00000000 00000000 003c0010     (.............<.
  4036c0:	00200040 00080010 00780004 00000010     @. .......x.....
	...
  4036d8:	007c0000 00a800a4 00280050 00940054     ..|.....P.(.T...
  4036e8:	00000088 00000000 00000000 00900060     ............`...
  4036f8:	00900090 00940060 00880088 00000070     ....`.......p...
	...
  403710:	00100010 00000010 00000000 00000000     ................
	...
  40372c:	00100008 00200020 00200020 00200020     .... . . . . . .
  40373c:	00080010 00000000 00000000 00100020     ............ ...
  40374c:	00080008 00080008 00080008 00200010     .............. .
  40375c:	00000000 00280000 007c0010 00280010     ......(...|...(.
	...
  403784:	00100010 00fe0010 00100010 00000010     ................
	...
  4037ac:	00300010 00000020 00000000 00000000     ..0. ...........
  4037bc:	00000000 007c0000 00000000 00000000     ......|.........
	...
  4037e0:	00300000 00000030 00000000 00000000     ..0.0...........
  4037f0:	00080000 00100008 00200010 00400020     .......... . .@.
  403800:	00000040 00000000 00000000 00780000     @.............x.
  403810:	008c0084 00a40094 008400c4 00000078     ............x...
	...
  403828:	00100000 00500030 00100010 00100010     ....0.P.........
  403838:	0000007c 00000000 00000000 00700000     |.............p.
  403848:	00080088 00200010 00800040 000000f8     ...... .@.......
	...
  403860:	00700000 00080088 00080030 00880008     ..p.....0.......
  403870:	00000070 00000000 00000000 00080000     p...............
  403880:	00280018 00880048 000800fc 00000008     ..(.H...........
	...
  403898:	00780000 00800080 000800f0 00080008     ..x.............
  4038a8:	000000f0 00000000 00000000 00300000     ..............0.
  4038b8:	00800040 008800f0 00880088 00000070     @...........p...
	...
  4038d0:	00f80000 00100008 00200010 00400020     .......... . .@.
  4038e0:	00000040 00000000 00000000 00700000     @.............p.
  4038f0:	00880088 00880070 00880088 00000070     ....p.......p...
	...
  403908:	00700000 00880088 00780088 00100008     ..p.......x.....
  403918:	00000060 00000000 00000000 00000000     `...............
  403928:	00300000 00000030 00300000 00000030     ..0.0.....0.0...
	...
  403944:	00300000 00000030 00300000 00600030     ..0.0.....0.0.`.
  403954:	00000040 00000000 00000000 00100008     @...............
  403964:	00400020 00100020 00000008 00000000      .@. ...........
	...
  403980:	0000007c 0000007c 00000000 00000000     |...|...........
	...
  403998:	00200040 00080010 00200010 00000040     @. ....... .@...
	...
  4039b0:	00300000 00080048 00200010 00000000     ..0.H..... .....
  4039c0:	00000020 00000000 00000000 00000000      ...............
  4039d0:	0042003c 00aa009a 00be00aa 00780080     <.B...........x.
	...
  4039e8:	00100000 00280028 007c0044 00440044     ....(.(.D.|.D.D.
  4039f8:	00000044 00000000 00000000 00f80000     D...............
  403a08:	00840084 008400f8 00840084 000000f8     ................
	...
  403a20:	003c0000 00800040 00800080 00400080     ..<.@.........@.
  403a30:	0000003c 00000000 00000000 00f00000     <...............
  403a40:	00840088 00840084 00880084 000000f0     ................
	...
  403a58:	00f80000 00800080 008000f0 00800080     ................
  403a68:	000000f8 00000000 00000000 00f80000     ................
  403a78:	00800080 008000f8 00800080 00000080     ................
	...
  403a90:	003c0000 00800040 009c0080 00440084     ..<.@.........D.
  403aa0:	00000038 00000000 00000000 00880000     8...............
  403ab0:	00880088 008800f8 00880088 00000088     ................
	...
  403ac8:	00f80000 00200020 00200020 00200020     .... . . . . . .
  403ad8:	000000f8 00000000 00000000 00f80000     ................
  403ae8:	00080008 00080008 00080008 000000f0     ................
	...
  403b00:	00840000 00900088 00d000a0 00840088     ................
  403b10:	00000084 00000000 00000000 00800000     ................
  403b20:	00800080 00800080 00800080 000000fc     ................
	...
  403b38:	00840000 00cc00cc 00b400b4 00840084     ................
  403b48:	00000084 00000000 00000000 00840000     ................
  403b58:	00c400c4 00a400a4 00940094 0000008c     ................
	...
  403b70:	00780000 00840084 00840084 00840084     ..x.............
  403b80:	00000078 00000000 00000000 00f80000     x...............
  403b90:	00840084 00f80084 00800080 00000080     ................
	...
  403ba8:	00780000 00840084 00840084 00840084     ..x.............
  403bb8:	00200078 00000018 00000000 00f80000     x. .............
  403bc8:	00840084 00f80084 00840088 00000084     ................
	...
  403be0:	007c0000 00800080 00180060 00040004     ..|.....`.......
  403bf0:	000000f8 00000000 00000000 00f80000     ................
  403c00:	00200020 00200020 00200020 00000020      . . . . . . ...
	...
  403c18:	00840000 00840084 00840084 00840084     ................
  403c28:	00000078 00000000 00000000 00840000     x...............
  403c38:	00840084 00480048 00300048 00000030     ....H.H.H.0.0...
	...
  403c50:	00880000 00a800a8 00a800a8 005000a8     ..............P.
  403c60:	00000050 00000000 00000000 00880000     P...............
  403c70:	00500088 00200020 00880050 00000088     ..P. . .P.......
	...
  403c88:	00880000 00880088 00500050 00200020     ........P.P. . .
  403c98:	00000020 00000000 00000000 00fc0000      ...............
  403ca8:	00080004 00200010 00800040 000000fc     ...... .@.......
	...
  403cc0:	00400070 00400040 00400040 00400040     p.@.@.@.@.@.@.@.
  403cd0:	00400040 00000070 00000000 00400040     @.@.p.......@.@.
  403ce0:	00200020 00100020 00100010 00080008      . . ...........
	...
  403cf8:	00080038 00080008 00080008 00080008     8...............
  403d08:	00080008 00000038 00000000 00280010     ....8.........(.
  403d18:	00000044 00000000 00000000 00000000     D...............
	...
  403d40:	00000038 00000000 00000000 00200000     8............. .
  403d50:	00000010 00000000 00000000 00000000     ................
	...
  403d6c:	00700000 00080008 00880078 0000007c     ..p.....x...|...
	...
  403d84:	00800080 00f80080 00840084 00840084     ................
  403d94:	000000f8 00000000 00000000 00000000     ................
  403da4:	00780000 00800080 00800080 00000078     ..x.........x...
	...
  403dbc:	00040004 007c0004 00840084 008c0084     ......|.........
  403dcc:	00000074 00000000 00000000 00000000     t...............
  403ddc:	00780000 00fc0084 00800080 0000007c     ..x.........|...
	...
  403df4:	0020001c 00fc0020 00200020 00200020     .. . ... . . . .
  403e04:	000000fc 00000000 00000000 00000000     ................
  403e14:	007c0000 00840084 00840084 0004007c     ..|.........|...
  403e24:	00000078 00000000 00800080 00b80080     x...............
  403e34:	008400c4 00840084 00000084 00000000     ................
  403e44:	00000000 00100000 00700000 00100010     ..........p.....
  403e54:	00100010 0000007c 00000000 00000000     ....|...........
  403e64:	00080000 00780000 00080008 00080008     ......x.........
  403e74:	00080008 00700008 00000000 00800080     ......p.........
  403e84:	00880080 00a00090 008800d0 00000088     ................
	...
  403e9c:	002000e0 00200020 00200020 00200020     .. . . . . . . .
  403eac:	000000f8 00000000 00000000 00000000     ................
  403ebc:	00a40000 00a400fc 00a400a4 000000a4     ................
	...
  403ed8:	00b80000 008400c4 00840084 00000084     ................
	...
  403ef4:	00780000 00840084 00840084 00000078     ..x.........x...
	...
  403f10:	00b80000 008400c4 00840084 008000f8     ................
  403f20:	00000080 00000000 00000000 007c0000     ..............|.
  403f30:	00840084 00840084 0004007c 00000004     ........|.......
	...
  403f48:	00d80000 00400060 00400040 000000f0     ....`.@.@.@.....
	...
  403f64:	00780000 00400080 00080030 000000f0     ..x...@.0.......
	...
  403f80:	00fc0020 00200020 00200020 0000001c      ... . . . .....
	...
  403f9c:	00880000 00880088 00880088 0000007c     ............|...
	...
  403fb8:	00840000 00840084 00480048 00000030     ........H.H.0...
	...
  403fd4:	00880000 00a800a8 00a800a8 00000050     ............P...
	...
  403ff0:	00880000 00200050 00500020 00000088     ....P. . .P.....
	...
  40400c:	00840000 00480084 00300048 00200010     ......H.H.0... .
  40401c:	00000040 00000000 00000000 00f80000     @...............
  40402c:	00100008 00400020 000000f8 00000000     .... .@.........
  40403c:	00000000 00200010 00100020 00200020     ...... . ... . .
  40404c:	00200010 00100020 00000000 00000000     .. . ...........
  40405c:	00100010 00100010 00000000 00100010     ................
  40406c:	00100010 00000000 00000000 00100020     ............ ...
  40407c:	00200010 00100010 00100020 00200010     .. ..... ..... .
  40408c:	00000000 72666f43 65662065 64616863     ....Cofre fechad
  40409c:	0000006f 20202020 20202020 20202020     o...            
  4040ac:	00000000 20202020 20202020 20202020     ....            
  4040bc:	20202020 00000000 0000002a 00002a2a         ....*...**..
  4040cc:	002a2a2a 2a2a2a2a 00000000 2a2a2a2a     ***.****....****
  4040dc:	0000002a 2a2a2a2a 00002a2a 72666f43     *...******..Cofr
  4040ec:	62612065 6f747265 00000000 20202020     e aberto....    
  4040fc:	20202020 00002020 686e6553 72652061           ..Senha er
  40410c:	61646172 00000000                       rada....

00404114 <_global_impure_ptr>:
  404114:	20400040                                @.@ 

00404118 <_init>:
  404118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40411a:	bf00      	nop
  40411c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40411e:	bc08      	pop	{r3}
  404120:	469e      	mov	lr, r3
  404122:	4770      	bx	lr

00404124 <__init_array_start>:
  404124:	00403529 	.word	0x00403529

00404128 <__frame_dummy_init_array_entry>:
  404128:	00400165                                e.@.

0040412c <_fini>:
  40412c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40412e:	bf00      	nop
  404130:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404132:	bc08      	pop	{r3}
  404134:	469e      	mov	lr, r3
  404136:	4770      	bx	lr

00404138 <__fini_array_start>:
  404138:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 3648 0040 0e0a 7d20               ....H6@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <enable>:
20400020:	0001 0000                                   ....

20400024 <senha>:
20400024:	1400 400e 1400 400e 1200 400e 1200 400e     ...@...@...@...@
20400034:	0e00 400e 1400 400e 0000 0000               ...@...@....

20400040 <impure_data>:
20400040:	0000 0000 032c 2040 0394 2040 03fc 2040     ....,.@ ..@ ..@ 
	...
204000e8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000f8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400468 <__atexit_recursive_mutex>:
20400468:	070c 2040                                   ..@ 
