-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.3_sdx (win64) Build 1721784 Tue Nov 29 22:12:44 MST 2016
-- Date        : Sat Sep 30 14:22:47 2017
-- Host        : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_sim_netlist.vhdl
-- Design      : design_1_axi_vdma_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu3eg-sfva625-1-i-es1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_ibttcc is
  port (
    sig_child_cmd_reg_full_reg_0 : out STD_LOGIC;
    sig_realign_calc_err_reg_reg_0 : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_psm_pop_input_cmd : out STD_LOGIC;
    sig_child_qual_error_reg_reg_0 : out STD_LOGIC;
    sig_needed_2_realign_cmds : out STD_LOGIC;
    p_9_out_0 : out STD_LOGIC;
    sig_input_reg_empty_reg_0 : out STD_LOGIC;
    sig_input_reg_empty_reg_1 : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_sm_pop_cmd_fifo_reg : out STD_LOGIC_VECTOR ( 20 downto 0 );
    sig_skip_align2mbaa_s_h : out STD_LOGIC;
    sig_child_qual_first_of_2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_22_out : out STD_LOGIC;
    p_11_out : out STD_LOGIC;
    sig_skip_align2mbaa : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_input_cache_type_reg0 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 49 downto 0 );
    sig_child_qual_first_of_2_reg_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    sig_skip_align2mbaa_s_h_reg_0 : in STD_LOGIC;
    sig_child_qual_first_of_2_reg_1 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gpr1.dout_i_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_csm_state_ns1 : in STD_LOGIC;
    hold_ff_q_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_inhibit_rdy_n : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_ibttcc : entity is "axi_datamover_ibttcc";
end design_1_axi_vdma_0_0_axi_datamover_ibttcc;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_ibttcc is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_sig_csm_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_csm_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_csm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_csm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_csm_state_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_9_n_0\ : STD_LOGIC;
  signal \i__carry_i_10_n_0\ : STD_LOGIC;
  signal \i__carry_i_11_n_0\ : STD_LOGIC;
  signal \i__carry_i_12_n_0\ : STD_LOGIC;
  signal \i__carry_i_13_n_0\ : STD_LOGIC;
  signal \i__carry_i_14_n_0\ : STD_LOGIC;
  signal \i__carry_i_15_n_0\ : STD_LOGIC;
  signal \i__carry_i_16_n_0\ : STD_LOGIC;
  signal \i__carry_i_9_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^p_11_out\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^p_22_out\ : STD_LOGIC;
  signal \^p_9_out_0\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_btt_cntr0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_btt_cntr0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr0_carry__0_n_7\ : STD_LOGIC;
  signal sig_btt_cntr0_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_cntr0_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_cntr0_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_cntr0_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_cntr0_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_cntr0_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_cntr0_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_cntr0_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_cntr0_carry_n_0 : STD_LOGIC;
  signal sig_btt_cntr0_carry_n_1 : STD_LOGIC;
  signal sig_btt_cntr0_carry_n_2 : STD_LOGIC;
  signal sig_btt_cntr0_carry_n_3 : STD_LOGIC;
  signal sig_btt_cntr0_carry_n_5 : STD_LOGIC;
  signal sig_btt_cntr0_carry_n_6 : STD_LOGIC;
  signal sig_btt_cntr0_carry_n_7 : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_1_n_0\ : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_10_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_11_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_9_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_5 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_6 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_7 : STD_LOGIC;
  signal sig_btt_residue_slice : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sig_bytes_to_mbaa : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_child_addr_cntr_lsh[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_10\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_11\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_12\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_13\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_14\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_15\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_8\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_9\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_10\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_11\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_12\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_13\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_14\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_15\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_8\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_9\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg__0\ : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal \sig_child_addr_cntr_msh[10]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[13]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[9]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_child_addr_lsh_rollover : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_10_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_11_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_12_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_13_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_14_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_15_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_16_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_17_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_18_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_19_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_4_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_5_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_6_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_7_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_8_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_9_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_3 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_5 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_6 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_7 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_3 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_5 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_6 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_7 : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_child_burst_type_reg : STD_LOGIC;
  signal sig_child_cmd_reg_full : STD_LOGIC;
  signal \^sig_child_cmd_reg_full_reg_0\ : STD_LOGIC;
  signal sig_child_error_reg : STD_LOGIC;
  signal sig_child_qual_burst_type : STD_LOGIC;
  signal sig_child_qual_error_reg : STD_LOGIC;
  signal \^sig_child_qual_error_reg_reg_0\ : STD_LOGIC;
  signal \^sig_child_qual_first_of_2\ : STD_LOGIC;
  signal sig_cmd2addr_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2data_valid_i_1_n_0 : STD_LOGIC;
  signal sig_csm_ld_xfer : STD_LOGIC;
  signal sig_csm_ld_xfer_ns : STD_LOGIC;
  signal sig_csm_pop_child_cmd_ns : STD_LOGIC;
  signal sig_csm_pop_sf_fifo_ns : STD_LOGIC;
  signal sig_csm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_csm_state : signal is "yes";
  signal sig_csm_state_ns19_out : STD_LOGIC;
  signal sig_dre_dest_align : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_first_realigner_cmd : STD_LOGIC;
  signal sig_first_realigner_cmd_i_1_n_0 : STD_LOGIC;
  signal sig_input_addr_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP of sig_input_addr_reg : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_input_addr_reg : signal is "no";
  signal sig_input_addr_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP of sig_input_addr_reg1 : signal is "true";
  attribute equivalent_register_removal of sig_input_addr_reg1 : signal is "no";
  signal sig_input_burst_type_reg : STD_LOGIC;
  signal sig_input_eof_reg : STD_LOGIC;
  signal \^sig_input_reg_empty_reg_0\ : STD_LOGIC;
  signal \^sig_input_reg_empty_reg_1\ : STD_LOGIC;
  signal sig_needed_2_realign_cmds_i_1_n_0 : STD_LOGIC;
  signal sig_predict_child_addr_lsh : STD_LOGIC_VECTOR ( 15 to 15 );
  signal sig_psm_halt_ns : STD_LOGIC;
  signal sig_psm_ld_calc1 : STD_LOGIC;
  signal sig_psm_ld_calc1_ns : STD_LOGIC;
  signal sig_psm_ld_chcmd_reg_ns : STD_LOGIC;
  signal sig_psm_ld_realigner_reg_ns : STD_LOGIC;
  signal sig_psm_pop_input_cmd_i_2_n_0 : STD_LOGIC;
  signal sig_psm_pop_input_cmd_ns : STD_LOGIC;
  signal sig_psm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of sig_psm_state : signal is "yes";
  signal sig_psm_state_ns1 : STD_LOGIC;
  signal sig_push_input_reg13_out : STD_LOGIC;
  signal \^sig_realign_calc_err_reg_reg_0\ : STD_LOGIC;
  signal sig_realign_cmd_cmplt_reg_i_1_n_0 : STD_LOGIC;
  signal sig_realign_eof_reg0 : STD_LOGIC;
  signal sig_realign_reg_empty : STD_LOGIC;
  signal sig_realign_tag_reg0 : STD_LOGIC;
  signal sig_realigner_btt : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_realigner_btt2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_realigner_btt2[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_realigner_btt2[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_realigner_btt2[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_realigner_btt2[7]_i_2_n_0\ : STD_LOGIC;
  signal \^sig_skip_align2mbaa\ : STD_LOGIC;
  signal \^sig_skip_align2mbaa_s_h\ : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_4_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_5_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_6_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_7_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_8_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_9_n_0 : STD_LOGIC;
  signal sig_xfer_cache_reg0 : STD_LOGIC;
  signal sig_xfer_cmd_cmplt_reg0 : STD_LOGIC;
  signal NLW_sig_btt_cntr0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_btt_cntr0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_sig_btt_lt_b2mbaa2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_sig_btt_lt_b2mbaa2_carry_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sig_btt_lt_b2mbaa2_carry_S_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_sig_child_addr_cntr_lsh_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_child_addr_cntr_lsh_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_sig_csm_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_sig_csm_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_sig_csm_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sig_psm_state[2]_i_2\ : label is "soft_lutpair94";
  attribute KEEP of \FSM_sequential_sig_psm_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_sig_psm_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_sig_psm_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[10]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[4]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[5]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[9]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of sig_first_realigner_cmd_i_1 : label is "soft_lutpair93";
  attribute KEEP of \sig_input_addr_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[0]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[10]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[11]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[12]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[13]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[14]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[14]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[15]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[15]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[16]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[16]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[17]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[17]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[18]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[18]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[19]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[19]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[1]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[20]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[20]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[21]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[21]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[22]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[22]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[23]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[23]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[24]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[24]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[25]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[25]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[26]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[26]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[27]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[27]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[28]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[28]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[29]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[29]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[2]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[30]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[30]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[31]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[31]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[3]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[4]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[5]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[6]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[7]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[8]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[9]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[9]\ : label is "no";
  attribute SOFT_HLUTNM of sig_needed_2_realign_cmds_i_1 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of sig_realign_cmd_cmplt_reg_i_1 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of sig_realign_eof_reg_i_1 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[10]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[11]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[12]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[14]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[15]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[15]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[4]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[5]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[8]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[9]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of sig_skip_align2mbaa_s_h_i_9 : label is "soft_lutpair91";
begin
  E(0) <= \^e\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  p_11_out <= \^p_11_out\;
  p_22_out <= \^p_22_out\;
  p_9_out_0 <= \^p_9_out_0\;
  sig_child_cmd_reg_full_reg_0 <= \^sig_child_cmd_reg_full_reg_0\;
  sig_child_qual_error_reg_reg_0 <= \^sig_child_qual_error_reg_reg_0\;
  sig_child_qual_first_of_2 <= \^sig_child_qual_first_of_2\;
  sig_input_reg_empty_reg_0 <= \^sig_input_reg_empty_reg_0\;
  sig_input_reg_empty_reg_1 <= \^sig_input_reg_empty_reg_1\;
  sig_realign_calc_err_reg_reg_0 <= \^sig_realign_calc_err_reg_reg_0\;
  sig_skip_align2mbaa <= \^sig_skip_align2mbaa\;
  sig_skip_align2mbaa_s_h <= \^sig_skip_align2mbaa_s_h\;
\FSM_sequential_sig_csm_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FF1F1F"
    )
        port map (
      I0 => \^p_11_out\,
      I1 => \^p_22_out\,
      I2 => sig_csm_state(1),
      I3 => sig_child_cmd_reg_full,
      I4 => sig_csm_state(0),
      O => \FSM_sequential_sig_csm_state[0]_i_2_n_0\
    );
\FSM_sequential_sig_csm_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333088883330BBBB"
    )
        port map (
      I0 => sig_csm_state_ns1,
      I1 => sig_csm_state(1),
      I2 => \^p_11_out\,
      I3 => \^p_22_out\,
      I4 => sig_csm_state(0),
      I5 => hold_ff_q_reg,
      O => \FSM_sequential_sig_csm_state[0]_i_3_n_0\
    );
\FSM_sequential_sig_csm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33333333B0808080"
    )
        port map (
      I0 => sig_csm_state_ns19_out,
      I1 => sig_csm_state(2),
      I2 => sig_csm_state(0),
      I3 => sig_child_cmd_reg_full,
      I4 => sig_child_error_reg,
      I5 => sig_csm_state(1),
      O => \FSM_sequential_sig_csm_state[1]_i_1_n_0\
    );
\FSM_sequential_sig_csm_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_22_out\,
      I1 => \^p_11_out\,
      O => sig_csm_state_ns19_out
    );
\FSM_sequential_sig_csm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040404CCFCCCCC"
    )
        port map (
      I0 => sig_csm_state_ns1,
      I1 => sig_csm_state(2),
      I2 => sig_csm_state(0),
      I3 => sig_child_error_reg,
      I4 => sig_child_cmd_reg_full,
      I5 => sig_csm_state(1),
      O => \FSM_sequential_sig_csm_state[2]_i_1_n_0\
    );
\FSM_sequential_sig_csm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_sequential_sig_csm_state_reg[0]_i_1_n_0\,
      Q => sig_csm_state(0),
      R => SR(0)
    );
\FSM_sequential_sig_csm_state_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_sig_csm_state[0]_i_2_n_0\,
      I1 => \FSM_sequential_sig_csm_state[0]_i_3_n_0\,
      O => \FSM_sequential_sig_csm_state_reg[0]_i_1_n_0\,
      S => sig_csm_state(2)
    );
\FSM_sequential_sig_csm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_sequential_sig_csm_state[1]_i_1_n_0\,
      Q => sig_csm_state(1),
      R => SR(0)
    );
\FSM_sequential_sig_csm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_sequential_sig_csm_state[2]_i_1_n_0\,
      Q => sig_csm_state(2),
      R => SR(0)
    );
\FSM_sequential_sig_psm_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11114151"
    )
        port map (
      I0 => \FSM_sequential_sig_psm_state[0]_i_2_n_0\,
      I1 => sig_psm_state(2),
      I2 => sig_psm_state(0),
      I3 => sig_push_input_reg13_out,
      I4 => sig_psm_state(1),
      O => \FSM_sequential_sig_psm_state[0]_i_1_n_0\
    );
\FSM_sequential_sig_psm_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30550000"
    )
        port map (
      I0 => sig_realign_reg_empty,
      I1 => sig_child_cmd_reg_full,
      I2 => \^sig_realign_calc_err_reg_reg_0\,
      I3 => sig_psm_state(0),
      I4 => sig_psm_state(1),
      O => \FSM_sequential_sig_psm_state[0]_i_2_n_0\
    );
\FSM_sequential_sig_psm_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45504050"
    )
        port map (
      I0 => sig_psm_state(2),
      I1 => sig_child_cmd_reg_full,
      I2 => sig_psm_state(1),
      I3 => sig_psm_state(0),
      I4 => sig_push_input_reg13_out,
      O => \FSM_sequential_sig_psm_state[1]_i_1_n_0\
    );
\FSM_sequential_sig_psm_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => sig_psm_state_ns1,
      I1 => sig_psm_state(1),
      I2 => \^sig_realign_calc_err_reg_reg_0\,
      I3 => \FSM_sequential_sig_psm_state[2]_i_3_n_0\,
      O => \FSM_sequential_sig_psm_state[2]_i_1_n_0\
    );
\FSM_sequential_sig_psm_state[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^sig_skip_align2mbaa_s_h\,
      I1 => sig_first_realigner_cmd,
      I2 => \^sig_skip_align2mbaa\,
      O => sig_psm_state_ns1
    );
\FSM_sequential_sig_psm_state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04303430"
    )
        port map (
      I0 => sig_child_cmd_reg_full,
      I1 => sig_psm_state(1),
      I2 => sig_psm_state(2),
      I3 => sig_psm_state(0),
      I4 => sig_realign_reg_empty,
      O => \FSM_sequential_sig_psm_state[2]_i_3_n_0\
    );
\FSM_sequential_sig_psm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_sequential_sig_psm_state[0]_i_1_n_0\,
      Q => sig_psm_state(0),
      R => SR(0)
    );
\FSM_sequential_sig_psm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_sequential_sig_psm_state[1]_i_1_n_0\,
      Q => sig_psm_state(1),
      R => SR(0)
    );
\FSM_sequential_sig_psm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_sequential_sig_psm_state[2]_i_1_n_0\,
      Q => sig_psm_state(2),
      R => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(30)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(21)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(20)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(19)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(18)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(16)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(15)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(14)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(13)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(12)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(29)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(11)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(10)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(9)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(8)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(7)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(6)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(5)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(4)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(3)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(2)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(28)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(1)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(27)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(26)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(25)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(24)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(23)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(22)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[15]\,
      I1 => \^sig_child_qual_error_reg_reg_0\,
      I2 => p_1_in,
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[14]\,
      I1 => \^sig_child_qual_error_reg_reg_0\,
      I2 => \sig_child_addr_cntr_lsh_reg__0\(14),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[13]\,
      I1 => \^sig_child_qual_error_reg_reg_0\,
      I2 => \sig_child_addr_cntr_lsh_reg__0\(13),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[12]\,
      I1 => \^sig_child_qual_error_reg_reg_0\,
      I2 => \sig_child_addr_cntr_lsh_reg__0\(12),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[11]\,
      I1 => \^sig_child_qual_error_reg_reg_0\,
      I2 => \sig_child_addr_cntr_lsh_reg__0\(11),
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[10]\,
      I1 => \^sig_child_qual_error_reg_reg_0\,
      I2 => \sig_child_addr_cntr_lsh_reg__0\(10),
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[9]\,
      I1 => \^sig_child_qual_error_reg_reg_0\,
      I2 => \sig_child_addr_cntr_lsh_reg__0\(9),
      O => \i__carry__0_i_8_n_0\
    );
\i__carry__0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \gpr1.dout_i_reg[10]\(8),
      I1 => \sig_child_addr_cntr_lsh_reg__0\(8),
      I2 => \^sig_child_qual_error_reg_reg_0\,
      I3 => \sig_child_addr_reg_reg_n_0_[8]\,
      O => \i__carry__0_i_9_n_0\
    );
\i__carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \gpr1.dout_i_reg[10]\(6),
      I1 => \sig_child_addr_cntr_lsh_reg__0\(6),
      I2 => \^sig_child_qual_error_reg_reg_0\,
      I3 => \sig_child_addr_reg_reg_n_0_[6]\,
      O => \i__carry_i_10_n_0\
    );
\i__carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \gpr1.dout_i_reg[10]\(5),
      I1 => \sig_child_addr_cntr_lsh_reg__0\(5),
      I2 => \^sig_child_qual_error_reg_reg_0\,
      I3 => \sig_child_addr_reg_reg_n_0_[5]\,
      O => \i__carry_i_11_n_0\
    );
\i__carry_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \gpr1.dout_i_reg[10]\(4),
      I1 => \sig_child_addr_cntr_lsh_reg__0\(4),
      I2 => \^sig_child_qual_error_reg_reg_0\,
      I3 => \sig_child_addr_reg_reg_n_0_[4]\,
      O => \i__carry_i_12_n_0\
    );
\i__carry_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \gpr1.dout_i_reg[10]\(3),
      I1 => \sig_child_addr_cntr_lsh_reg__0\(3),
      I2 => \^sig_child_qual_error_reg_reg_0\,
      I3 => \sig_child_addr_reg_reg_n_0_[3]\,
      O => \i__carry_i_13_n_0\
    );
\i__carry_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \gpr1.dout_i_reg[10]\(2),
      I1 => \sig_child_addr_cntr_lsh_reg__0\(2),
      I2 => \^sig_child_qual_error_reg_reg_0\,
      I3 => \sig_child_addr_reg_reg_n_0_[2]\,
      O => \i__carry_i_14_n_0\
    );
\i__carry_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \gpr1.dout_i_reg[10]\(1),
      I1 => \^q\(1),
      I2 => \^sig_child_qual_error_reg_reg_0\,
      I3 => \sig_child_addr_reg_reg_n_0_[1]\,
      O => \i__carry_i_15_n_0\
    );
\i__carry_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \gpr1.dout_i_reg[10]\(0),
      I1 => \^q\(0),
      I2 => \^sig_child_qual_error_reg_reg_0\,
      I3 => \sig_child_addr_reg_reg_n_0_[0]\,
      O => \i__carry_i_16_n_0\
    );
\i__carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \gpr1.dout_i_reg[10]\(7),
      I1 => \sig_child_addr_cntr_lsh_reg__0\(7),
      I2 => \^sig_child_qual_error_reg_reg_0\,
      I3 => \sig_child_addr_reg_reg_n_0_[7]\,
      O => \i__carry_i_9_n_0\
    );
sig_btt_cntr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sig_btt_cntr0_carry_n_0,
      CO(6) => sig_btt_cntr0_carry_n_1,
      CO(5) => sig_btt_cntr0_carry_n_2,
      CO(4) => sig_btt_cntr0_carry_n_3,
      CO(3) => NLW_sig_btt_cntr0_carry_CO_UNCONNECTED(3),
      CO(2) => sig_btt_cntr0_carry_n_5,
      CO(1) => sig_btt_cntr0_carry_n_6,
      CO(0) => sig_btt_cntr0_carry_n_7,
      DI(7 downto 0) => sig_btt_residue_slice(7 downto 0),
      O(7 downto 0) => sig_btt_cntr0(7 downto 0),
      S(7) => sig_btt_cntr0_carry_i_1_n_0,
      S(6) => sig_btt_cntr0_carry_i_2_n_0,
      S(5) => sig_btt_cntr0_carry_i_3_n_0,
      S(4) => sig_btt_cntr0_carry_i_4_n_0,
      S(3) => sig_btt_cntr0_carry_i_5_n_0,
      S(2) => sig_btt_cntr0_carry_i_6_n_0,
      S(1) => sig_btt_cntr0_carry_i_7_n_0,
      S(0) => sig_btt_cntr0_carry_i_8_n_0
    );
\sig_btt_cntr0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sig_btt_cntr0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \NLW_sig_btt_cntr0_carry__0_CO_UNCONNECTED\(7),
      CO(6) => \sig_btt_cntr0_carry__0_n_1\,
      CO(5) => \sig_btt_cntr0_carry__0_n_2\,
      CO(4) => \sig_btt_cntr0_carry__0_n_3\,
      CO(3) => \NLW_sig_btt_cntr0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \sig_btt_cntr0_carry__0_n_5\,
      CO(1) => \sig_btt_cntr0_carry__0_n_6\,
      CO(0) => \sig_btt_cntr0_carry__0_n_7\,
      DI(7) => '0',
      DI(6 downto 1) => sel0(5 downto 0),
      DI(0) => sig_btt_residue_slice(8),
      O(7 downto 0) => sig_btt_cntr0(15 downto 8),
      S(7) => \sig_btt_cntr0_carry__0_i_1_n_0\,
      S(6) => \sig_btt_cntr0_carry__0_i_2_n_0\,
      S(5) => \sig_btt_cntr0_carry__0_i_3_n_0\,
      S(4) => \sig_btt_cntr0_carry__0_i_4_n_0\,
      S(3) => \sig_btt_cntr0_carry__0_i_5_n_0\,
      S(2) => \sig_btt_cntr0_carry__0_i_6_n_0\,
      S(1) => \sig_btt_cntr0_carry__0_i_7_n_0\,
      S(0) => \sig_btt_cntr0_carry__0_i_8_n_0\
    );
\sig_btt_cntr0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sel0(6),
      I1 => sig_realigner_btt2(15),
      O => \sig_btt_cntr0_carry__0_i_1_n_0\
    );
\sig_btt_cntr0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sel0(5),
      I1 => sig_realigner_btt2(14),
      O => \sig_btt_cntr0_carry__0_i_2_n_0\
    );
\sig_btt_cntr0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sel0(4),
      I1 => sig_realigner_btt2(13),
      O => \sig_btt_cntr0_carry__0_i_3_n_0\
    );
\sig_btt_cntr0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sel0(3),
      I1 => sig_realigner_btt2(12),
      O => \sig_btt_cntr0_carry__0_i_4_n_0\
    );
\sig_btt_cntr0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sel0(2),
      I1 => sig_realigner_btt2(11),
      O => \sig_btt_cntr0_carry__0_i_5_n_0\
    );
\sig_btt_cntr0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sel0(1),
      I1 => sig_realigner_btt2(10),
      O => \sig_btt_cntr0_carry__0_i_6_n_0\
    );
\sig_btt_cntr0_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sel0(0),
      I1 => sig_realigner_btt2(9),
      O => \sig_btt_cntr0_carry__0_i_7_n_0\
    );
\sig_btt_cntr0_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(8),
      I1 => sig_realigner_btt2(8),
      O => \sig_btt_cntr0_carry__0_i_8_n_0\
    );
sig_btt_cntr0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(7),
      I1 => sig_realigner_btt2(7),
      O => sig_btt_cntr0_carry_i_1_n_0
    );
sig_btt_cntr0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(6),
      I1 => sig_realigner_btt2(6),
      O => sig_btt_cntr0_carry_i_2_n_0
    );
sig_btt_cntr0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(5),
      I1 => sig_realigner_btt2(5),
      O => sig_btt_cntr0_carry_i_3_n_0
    );
sig_btt_cntr0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(4),
      I1 => sig_realigner_btt2(4),
      O => sig_btt_cntr0_carry_i_4_n_0
    );
sig_btt_cntr0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(3),
      I1 => sig_realigner_btt2(3),
      O => sig_btt_cntr0_carry_i_5_n_0
    );
sig_btt_cntr0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(2),
      I1 => sig_realigner_btt2(2),
      O => sig_btt_cntr0_carry_i_6_n_0
    );
sig_btt_cntr0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(1),
      I1 => sig_realigner_btt2(1),
      O => sig_btt_cntr0_carry_i_7_n_0
    );
sig_btt_cntr0_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(0),
      I1 => sig_realigner_btt2(0),
      O => sig_btt_cntr0_carry_i_8_n_0
    );
\sig_btt_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I2 => \^sig_input_reg_empty_reg_1\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(0),
      O => \p_1_in__0\(0)
    );
\sig_btt_cntr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(10),
      I1 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I2 => \^sig_input_reg_empty_reg_1\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(10),
      O => \p_1_in__0\(10)
    );
\sig_btt_cntr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(11),
      I1 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I2 => \^sig_input_reg_empty_reg_1\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(11),
      O => \p_1_in__0\(11)
    );
\sig_btt_cntr[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(12),
      I1 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I2 => \^sig_input_reg_empty_reg_1\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(12),
      O => \p_1_in__0\(12)
    );
\sig_btt_cntr[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(13),
      I1 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I2 => \^sig_input_reg_empty_reg_1\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(13),
      O => \p_1_in__0\(13)
    );
\sig_btt_cntr[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(14),
      I1 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I2 => \^sig_input_reg_empty_reg_1\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(14),
      O => \p_1_in__0\(14)
    );
\sig_btt_cntr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^sig_realign_calc_err_reg_reg_0\,
      I2 => \^sig_input_reg_empty_reg_0\,
      I3 => \^sig_input_reg_empty_reg_1\,
      I4 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      O => \sig_btt_cntr[15]_i_1_n_0\
    );
\sig_btt_cntr[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(15),
      I1 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I2 => \^sig_input_reg_empty_reg_1\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(15),
      O => \p_1_in__0\(15)
    );
\sig_btt_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(1),
      I1 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I2 => \^sig_input_reg_empty_reg_1\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(1),
      O => \p_1_in__0\(1)
    );
\sig_btt_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(2),
      I1 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I2 => \^sig_input_reg_empty_reg_1\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(2),
      O => \p_1_in__0\(2)
    );
\sig_btt_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(3),
      I1 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I2 => \^sig_input_reg_empty_reg_1\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(3),
      O => \p_1_in__0\(3)
    );
\sig_btt_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(4),
      I1 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I2 => \^sig_input_reg_empty_reg_1\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(4),
      O => \p_1_in__0\(4)
    );
\sig_btt_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(5),
      I1 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I2 => \^sig_input_reg_empty_reg_1\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(5),
      O => \p_1_in__0\(5)
    );
\sig_btt_cntr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(6),
      I1 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I2 => \^sig_input_reg_empty_reg_1\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(6),
      O => \p_1_in__0\(6)
    );
\sig_btt_cntr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(7),
      I1 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I2 => \^sig_input_reg_empty_reg_1\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(7),
      O => \p_1_in__0\(7)
    );
\sig_btt_cntr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(8),
      I1 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I2 => \^sig_input_reg_empty_reg_1\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(8),
      O => \p_1_in__0\(8)
    );
\sig_btt_cntr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \out\(9),
      I1 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I2 => \^sig_input_reg_empty_reg_1\,
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_realign_calc_err_reg_reg_0\,
      I5 => sig_btt_cntr0(9),
      O => \p_1_in__0\(9)
    );
\sig_btt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(0),
      Q => sig_btt_residue_slice(0),
      R => SR(0)
    );
\sig_btt_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(10),
      Q => sel0(1),
      R => SR(0)
    );
\sig_btt_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(11),
      Q => sel0(2),
      R => SR(0)
    );
\sig_btt_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(12),
      Q => sel0(3),
      R => SR(0)
    );
\sig_btt_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(13),
      Q => sel0(4),
      R => SR(0)
    );
\sig_btt_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(14),
      Q => sel0(5),
      R => SR(0)
    );
\sig_btt_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(15),
      Q => sel0(6),
      R => SR(0)
    );
\sig_btt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(1),
      Q => sig_btt_residue_slice(1),
      R => SR(0)
    );
\sig_btt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(2),
      Q => sig_btt_residue_slice(2),
      R => SR(0)
    );
\sig_btt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(3),
      Q => sig_btt_residue_slice(3),
      R => SR(0)
    );
\sig_btt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(4),
      Q => sig_btt_residue_slice(4),
      R => SR(0)
    );
\sig_btt_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(5),
      Q => sig_btt_residue_slice(5),
      R => SR(0)
    );
\sig_btt_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(6),
      Q => sig_btt_residue_slice(6),
      R => SR(0)
    );
\sig_btt_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(7),
      Q => sig_btt_residue_slice(7),
      R => SR(0)
    );
\sig_btt_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(8),
      Q => sig_btt_residue_slice(8),
      R => SR(0)
    );
\sig_btt_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \p_1_in__0\(9),
      Q => sel0(0),
      R => SR(0)
    );
sig_btt_lt_b2mbaa2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => NLW_sig_btt_lt_b2mbaa2_carry_CO_UNCONNECTED(7 downto 5),
      CO(4) => sig_btt_lt_b2mbaa2,
      CO(3) => NLW_sig_btt_lt_b2mbaa2_carry_CO_UNCONNECTED(3),
      CO(2) => sig_btt_lt_b2mbaa2_carry_n_5,
      CO(1) => sig_btt_lt_b2mbaa2_carry_n_6,
      CO(0) => sig_btt_lt_b2mbaa2_carry_n_7,
      DI(7 downto 5) => NLW_sig_btt_lt_b2mbaa2_carry_DI_UNCONNECTED(7 downto 5),
      DI(4) => sig_btt_lt_b2mbaa2_carry_i_1_n_0,
      DI(3) => sig_btt_lt_b2mbaa2_carry_i_2_n_0,
      DI(2) => sig_btt_lt_b2mbaa2_carry_i_3_n_0,
      DI(1) => sig_btt_lt_b2mbaa2_carry_i_4_n_0,
      DI(0) => sig_btt_lt_b2mbaa2_carry_i_5_n_0,
      O(7 downto 0) => NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 5) => NLW_sig_btt_lt_b2mbaa2_carry_S_UNCONNECTED(7 downto 5),
      S(4) => sig_btt_lt_b2mbaa2_carry_i_6_n_0,
      S(3) => sig_btt_lt_b2mbaa2_carry_i_7_n_0,
      S(2) => sig_btt_lt_b2mbaa2_carry_i_8_n_0,
      S(1) => sig_btt_lt_b2mbaa2_carry_i_9_n_0,
      S(0) => sig_btt_lt_b2mbaa2_carry_i_10_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_input_addr_reg(7),
      I1 => sig_input_addr_reg(6),
      I2 => \sig_realigner_btt2[7]_i_2_n_0\,
      I3 => sig_btt_residue_slice(8),
      O => sig_btt_lt_b2mbaa2_carry_i_1_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1881"
    )
        port map (
      I0 => sig_input_addr_reg(0),
      I1 => sig_btt_residue_slice(0),
      I2 => sig_btt_residue_slice(1),
      I3 => sig_input_addr_reg(1),
      O => sig_btt_lt_b2mbaa2_carry_i_10_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_input_addr_reg(3),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(2),
      O => sig_btt_lt_b2mbaa2_carry_i_11_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0154157C"
    )
        port map (
      I0 => sig_btt_residue_slice(7),
      I1 => sig_input_addr_reg(6),
      I2 => \sig_realigner_btt2[7]_i_2_n_0\,
      I3 => sig_input_addr_reg(7),
      I4 => sig_btt_residue_slice(6),
      O => sig_btt_lt_b2mbaa2_carry_i_2_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0154157C"
    )
        port map (
      I0 => sig_btt_residue_slice(5),
      I1 => sig_input_addr_reg(4),
      I2 => sig_btt_lt_b2mbaa2_carry_i_11_n_0,
      I3 => sig_input_addr_reg(5),
      I4 => sig_btt_residue_slice(4),
      O => sig_btt_lt_b2mbaa2_carry_i_3_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000155541115777C"
    )
        port map (
      I0 => sig_btt_residue_slice(3),
      I1 => sig_input_addr_reg(2),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(1),
      I4 => sig_input_addr_reg(3),
      I5 => sig_btt_residue_slice(2),
      O => sig_btt_lt_b2mbaa2_carry_i_4_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"145C"
    )
        port map (
      I0 => sig_btt_residue_slice(1),
      I1 => sig_input_addr_reg(0),
      I2 => sig_input_addr_reg(1),
      I3 => sig_btt_residue_slice(0),
      O => sig_btt_lt_b2mbaa2_carry_i_5_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => sig_btt_residue_slice(8),
      I1 => sig_input_addr_reg(7),
      I2 => sig_input_addr_reg(6),
      I3 => \sig_realigner_btt2[7]_i_2_n_0\,
      O => sig_btt_lt_b2mbaa2_carry_i_6_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => sig_input_addr_reg(7),
      I1 => sig_btt_residue_slice(7),
      I2 => sig_input_addr_reg(6),
      I3 => \sig_realigner_btt2[7]_i_2_n_0\,
      I4 => sig_btt_residue_slice(6),
      O => sig_btt_lt_b2mbaa2_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01686801"
    )
        port map (
      I0 => sig_btt_residue_slice(4),
      I1 => sig_btt_lt_b2mbaa2_carry_i_11_n_0,
      I2 => sig_input_addr_reg(4),
      I3 => sig_btt_residue_slice(5),
      I4 => sig_input_addr_reg(5),
      O => sig_btt_lt_b2mbaa2_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1114222844428881"
    )
        port map (
      I0 => sig_btt_residue_slice(3),
      I1 => sig_input_addr_reg(2),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(1),
      I4 => sig_input_addr_reg(3),
      I5 => sig_btt_residue_slice(2),
      O => sig_btt_lt_b2mbaa2_carry_i_9_n_0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \INFERRED_GEN.cnt_i_reg[2]\,
      Q => \^sig_realign_calc_err_reg_reg_0\,
      R => SR(0)
    );
\sig_child_addr_cntr_lsh[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^sig_child_qual_error_reg_reg_0\,
      I1 => sig_csm_ld_xfer,
      I2 => sig_child_qual_burst_type,
      O => \sig_child_addr_cntr_lsh[15]_i_1_n_0\
    );
\sig_child_addr_cntr_lsh_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_0\,
      CO(6) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_1\,
      CO(5) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_2\,
      CO(4) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_3\,
      CO(3) => \NLW_sig_child_addr_cntr_lsh_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_5\,
      CO(1) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_6\,
      CO(0) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => DI(7 downto 0),
      O(7) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_8\,
      O(6) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_9\,
      O(5) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_10\,
      O(4) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_11\,
      O(3) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_12\,
      O(2) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_13\,
      O(1) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_14\,
      O(0) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_15\,
      S(7) => \i__carry_i_9_n_0\,
      S(6) => \i__carry_i_10_n_0\,
      S(5) => \i__carry_i_11_n_0\,
      S(4) => \i__carry_i_12_n_0\,
      S(3) => \i__carry_i_13_n_0\,
      S(2) => \i__carry_i_14_n_0\,
      S(1) => \i__carry_i_15_n_0\,
      S(0) => \i__carry_i_16_n_0\
    );
\sig_child_addr_cntr_lsh_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_sig_child_addr_cntr_lsh_inferred__0/i__carry__0_CO_UNCONNECTED\(7),
      CO(6) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_1\,
      CO(5) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_2\,
      CO(4) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_3\,
      CO(3) => \NLW_sig_child_addr_cntr_lsh_inferred__0/i__carry__0_CO_UNCONNECTED\(3),
      CO(2) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_5\,
      CO(1) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_6\,
      CO(0) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \gpr1.dout_i_reg[8]\(0),
      O(7) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_8\,
      O(6) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_9\,
      O(5) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_10\,
      O(4) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_11\,
      O(3) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_12\,
      O(2) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_13\,
      O(1) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_14\,
      O(0) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_15\,
      S(7) => \i__carry__0_i_2_n_0\,
      S(6) => \i__carry__0_i_3_n_0\,
      S(5) => \i__carry__0_i_4_n_0\,
      S(4) => \i__carry__0_i_5_n_0\,
      S(3) => \i__carry__0_i_6_n_0\,
      S(2) => \i__carry__0_i_7_n_0\,
      S(1) => \i__carry__0_i_8_n_0\,
      S(0) => \i__carry__0_i_9_n_0\
    );
\sig_child_addr_cntr_lsh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_15\,
      Q => \^q\(0),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_13\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(10),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_12\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(11),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_11\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(12),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_10\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(13),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_9\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(14),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_8\,
      Q => p_1_in,
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_14\,
      Q => \^q\(1),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_13\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(2),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_12\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(3),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_11\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(4),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_10\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(5),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_9\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(6),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_8\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(7),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_15\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(8),
      R => SR(0)
    );
\sig_child_addr_cntr_lsh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_14\,
      Q => \sig_child_addr_cntr_lsh_reg__0\(9),
      R => SR(0)
    );
\sig_child_addr_cntr_msh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => data(0),
      I1 => \sig_child_addr_cntr_msh_reg__0\(0),
      I2 => \^sig_child_qual_error_reg_reg_0\,
      O => \p_0_in__0\(0)
    );
\sig_child_addr_cntr_msh[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => data(10),
      I1 => \^sig_child_qual_error_reg_reg_0\,
      I2 => \sig_child_addr_cntr_msh[10]_i_2_n_0\,
      I3 => \sig_child_addr_cntr_msh_reg__0\(10),
      O => \p_0_in__0\(10)
    );
\sig_child_addr_cntr_msh[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \sig_child_addr_cntr_msh_reg__0\(8),
      I1 => \sig_child_addr_cntr_msh_reg__0\(6),
      I2 => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      I3 => \sig_child_addr_cntr_msh_reg__0\(7),
      I4 => \sig_child_addr_cntr_msh_reg__0\(9),
      O => \sig_child_addr_cntr_msh[10]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => data(11),
      I1 => \^sig_child_qual_error_reg_reg_0\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(11),
      I3 => \sig_child_addr_cntr_msh[13]_i_2_n_0\,
      O => \p_0_in__0\(11)
    );
\sig_child_addr_cntr_msh[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => data(12),
      I1 => \^sig_child_qual_error_reg_reg_0\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(12),
      I3 => \sig_child_addr_cntr_msh[13]_i_2_n_0\,
      I4 => \sig_child_addr_cntr_msh_reg__0\(11),
      O => \p_0_in__0\(12)
    );
\sig_child_addr_cntr_msh[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => data(13),
      I1 => \^sig_child_qual_error_reg_reg_0\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(13),
      I3 => \sig_child_addr_cntr_msh_reg__0\(11),
      I4 => \sig_child_addr_cntr_msh[13]_i_2_n_0\,
      I5 => \sig_child_addr_cntr_msh_reg__0\(12),
      O => \p_0_in__0\(13)
    );
\sig_child_addr_cntr_msh[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \sig_child_addr_cntr_msh_reg__0\(10),
      I1 => \sig_child_addr_cntr_msh_reg__0\(9),
      I2 => \sig_child_addr_cntr_msh_reg__0\(7),
      I3 => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      I4 => \sig_child_addr_cntr_msh_reg__0\(6),
      I5 => \sig_child_addr_cntr_msh_reg__0\(8),
      O => \sig_child_addr_cntr_msh[13]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => data(14),
      I1 => \^sig_child_qual_error_reg_reg_0\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(14),
      I3 => \sig_child_addr_cntr_msh[15]_i_3_n_0\,
      O => \p_0_in__0\(14)
    );
\sig_child_addr_cntr_msh[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^sig_child_qual_error_reg_reg_0\,
      I1 => sig_child_qual_burst_type,
      I2 => sig_csm_ld_xfer,
      I3 => sig_child_addr_lsh_rollover_reg,
      O => \sig_child_addr_cntr_msh[15]_i_1_n_0\
    );
\sig_child_addr_cntr_msh[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => data(15),
      I1 => \^sig_child_qual_error_reg_reg_0\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(15),
      I3 => \sig_child_addr_cntr_msh[15]_i_3_n_0\,
      I4 => \sig_child_addr_cntr_msh_reg__0\(14),
      O => \p_0_in__0\(15)
    );
\sig_child_addr_cntr_msh[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \sig_child_addr_cntr_msh_reg__0\(13),
      I1 => \sig_child_addr_cntr_msh_reg__0\(11),
      I2 => \sig_child_addr_cntr_msh[13]_i_2_n_0\,
      I3 => \sig_child_addr_cntr_msh_reg__0\(12),
      O => \sig_child_addr_cntr_msh[15]_i_3_n_0\
    );
\sig_child_addr_cntr_msh[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => data(1),
      I1 => \^sig_child_qual_error_reg_reg_0\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(1),
      I3 => \sig_child_addr_cntr_msh_reg__0\(0),
      O => \p_0_in__0\(1)
    );
\sig_child_addr_cntr_msh[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => data(2),
      I1 => \^sig_child_qual_error_reg_reg_0\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(2),
      I3 => \sig_child_addr_cntr_msh_reg__0\(1),
      I4 => \sig_child_addr_cntr_msh_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\sig_child_addr_cntr_msh[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => data(3),
      I1 => \^sig_child_qual_error_reg_reg_0\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(3),
      I3 => \sig_child_addr_cntr_msh_reg__0\(0),
      I4 => \sig_child_addr_cntr_msh_reg__0\(1),
      I5 => \sig_child_addr_cntr_msh_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\sig_child_addr_cntr_msh[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => data(4),
      I1 => \^sig_child_qual_error_reg_reg_0\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(4),
      I3 => \sig_child_addr_cntr_msh[4]_i_2_n_0\,
      O => \p_0_in__0\(4)
    );
\sig_child_addr_cntr_msh[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \sig_child_addr_cntr_msh_reg__0\(2),
      I1 => \sig_child_addr_cntr_msh_reg__0\(1),
      I2 => \sig_child_addr_cntr_msh_reg__0\(0),
      I3 => \sig_child_addr_cntr_msh_reg__0\(3),
      O => \sig_child_addr_cntr_msh[4]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => data(5),
      I1 => \^sig_child_qual_error_reg_reg_0\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(5),
      I3 => \sig_child_addr_cntr_msh[5]_i_2_n_0\,
      O => \p_0_in__0\(5)
    );
\sig_child_addr_cntr_msh[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \sig_child_addr_cntr_msh_reg__0\(3),
      I1 => \sig_child_addr_cntr_msh_reg__0\(0),
      I2 => \sig_child_addr_cntr_msh_reg__0\(1),
      I3 => \sig_child_addr_cntr_msh_reg__0\(2),
      I4 => \sig_child_addr_cntr_msh_reg__0\(4),
      O => \sig_child_addr_cntr_msh[5]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => data(6),
      I1 => \^sig_child_qual_error_reg_reg_0\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(6),
      I3 => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      O => \p_0_in__0\(6)
    );
\sig_child_addr_cntr_msh[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => data(7),
      I1 => \^sig_child_qual_error_reg_reg_0\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(7),
      I3 => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      I4 => \sig_child_addr_cntr_msh_reg__0\(6),
      O => \p_0_in__0\(7)
    );
\sig_child_addr_cntr_msh[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B88BB8B8B8B8B8"
    )
        port map (
      I0 => data(8),
      I1 => \^sig_child_qual_error_reg_reg_0\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(8),
      I3 => \sig_child_addr_cntr_msh_reg__0\(6),
      I4 => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      I5 => \sig_child_addr_cntr_msh_reg__0\(7),
      O => \p_0_in__0\(8)
    );
\sig_child_addr_cntr_msh[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sig_child_addr_cntr_msh_reg__0\(4),
      I1 => \sig_child_addr_cntr_msh_reg__0\(2),
      I2 => \sig_child_addr_cntr_msh_reg__0\(1),
      I3 => \sig_child_addr_cntr_msh_reg__0\(0),
      I4 => \sig_child_addr_cntr_msh_reg__0\(3),
      I5 => \sig_child_addr_cntr_msh_reg__0\(5),
      O => \sig_child_addr_cntr_msh[8]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => data(9),
      I1 => \^sig_child_qual_error_reg_reg_0\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(9),
      I3 => \sig_child_addr_cntr_msh[9]_i_2_n_0\,
      O => \p_0_in__0\(9)
    );
\sig_child_addr_cntr_msh[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \sig_child_addr_cntr_msh_reg__0\(7),
      I1 => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      I2 => \sig_child_addr_cntr_msh_reg__0\(6),
      I3 => \sig_child_addr_cntr_msh_reg__0\(8),
      O => \sig_child_addr_cntr_msh[9]_i_2_n_0\
    );
\sig_child_addr_cntr_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(0),
      Q => \sig_child_addr_cntr_msh_reg__0\(0),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(10),
      Q => \sig_child_addr_cntr_msh_reg__0\(10),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(11),
      Q => \sig_child_addr_cntr_msh_reg__0\(11),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(12),
      Q => \sig_child_addr_cntr_msh_reg__0\(12),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(13),
      Q => \sig_child_addr_cntr_msh_reg__0\(13),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(14),
      Q => \sig_child_addr_cntr_msh_reg__0\(14),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(15),
      Q => \sig_child_addr_cntr_msh_reg__0\(15),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(1),
      Q => \sig_child_addr_cntr_msh_reg__0\(1),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(2),
      Q => \sig_child_addr_cntr_msh_reg__0\(2),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(3),
      Q => \sig_child_addr_cntr_msh_reg__0\(3),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(4),
      Q => \sig_child_addr_cntr_msh_reg__0\(4),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(5),
      Q => \sig_child_addr_cntr_msh_reg__0\(5),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(6),
      Q => \sig_child_addr_cntr_msh_reg__0\(6),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(7),
      Q => \sig_child_addr_cntr_msh_reg__0\(7),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(8),
      Q => \sig_child_addr_cntr_msh_reg__0\(8),
      R => SR(0)
    );
\sig_child_addr_cntr_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(9),
      Q => \sig_child_addr_cntr_msh_reg__0\(9),
      R => SR(0)
    );
sig_child_addr_lsh_rollover_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => sig_predict_child_addr_lsh(15),
      O => sig_child_addr_lsh_rollover
    );
sig_child_addr_lsh_rollover_reg_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg__0\(9),
      O => sig_child_addr_lsh_rollover_reg_i_10_n_0
    );
sig_child_addr_lsh_rollover_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg__0\(8),
      I1 => \gpr1.dout_i_reg[10]\(8),
      O => sig_child_addr_lsh_rollover_reg_i_11_n_0
    );
sig_child_addr_lsh_rollover_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg__0\(7),
      I1 => \gpr1.dout_i_reg[10]\(7),
      O => sig_child_addr_lsh_rollover_reg_i_12_n_0
    );
sig_child_addr_lsh_rollover_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg__0\(6),
      I1 => \gpr1.dout_i_reg[10]\(6),
      O => sig_child_addr_lsh_rollover_reg_i_13_n_0
    );
sig_child_addr_lsh_rollover_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg__0\(5),
      I1 => \gpr1.dout_i_reg[10]\(5),
      O => sig_child_addr_lsh_rollover_reg_i_14_n_0
    );
sig_child_addr_lsh_rollover_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg__0\(4),
      I1 => \gpr1.dout_i_reg[10]\(4),
      O => sig_child_addr_lsh_rollover_reg_i_15_n_0
    );
sig_child_addr_lsh_rollover_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg__0\(3),
      I1 => \gpr1.dout_i_reg[10]\(3),
      O => sig_child_addr_lsh_rollover_reg_i_16_n_0
    );
sig_child_addr_lsh_rollover_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg__0\(2),
      I1 => \gpr1.dout_i_reg[10]\(2),
      O => sig_child_addr_lsh_rollover_reg_i_17_n_0
    );
sig_child_addr_lsh_rollover_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gpr1.dout_i_reg[10]\(1),
      O => sig_child_addr_lsh_rollover_reg_i_18_n_0
    );
sig_child_addr_lsh_rollover_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gpr1.dout_i_reg[10]\(0),
      O => sig_child_addr_lsh_rollover_reg_i_19_n_0
    );
sig_child_addr_lsh_rollover_reg_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      O => sig_child_addr_lsh_rollover_reg_i_4_n_0
    );
sig_child_addr_lsh_rollover_reg_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg__0\(14),
      O => sig_child_addr_lsh_rollover_reg_i_5_n_0
    );
sig_child_addr_lsh_rollover_reg_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg__0\(13),
      O => sig_child_addr_lsh_rollover_reg_i_6_n_0
    );
sig_child_addr_lsh_rollover_reg_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg__0\(12),
      O => sig_child_addr_lsh_rollover_reg_i_7_n_0
    );
sig_child_addr_lsh_rollover_reg_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg__0\(11),
      O => sig_child_addr_lsh_rollover_reg_i_8_n_0
    );
sig_child_addr_lsh_rollover_reg_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg__0\(10),
      O => sig_child_addr_lsh_rollover_reg_i_9_n_0
    );
sig_child_addr_lsh_rollover_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_addr_lsh_rollover,
      Q => sig_child_addr_lsh_rollover_reg,
      R => SR(0)
    );
sig_child_addr_lsh_rollover_reg_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,
      CI_TOP => '0',
      CO(7) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED(7),
      CO(6) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_1,
      CO(5) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_2,
      CO(4) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_3,
      CO(3) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_5,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_6,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_7,
      DI(7 downto 1) => B"0000000",
      DI(0) => \sig_child_addr_cntr_lsh_reg__0\(8),
      O(7) => sig_predict_child_addr_lsh(15),
      O(6 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED(6 downto 0),
      S(7) => sig_child_addr_lsh_rollover_reg_i_4_n_0,
      S(6) => sig_child_addr_lsh_rollover_reg_i_5_n_0,
      S(5) => sig_child_addr_lsh_rollover_reg_i_6_n_0,
      S(4) => sig_child_addr_lsh_rollover_reg_i_7_n_0,
      S(3) => sig_child_addr_lsh_rollover_reg_i_8_n_0,
      S(2) => sig_child_addr_lsh_rollover_reg_i_9_n_0,
      S(1) => sig_child_addr_lsh_rollover_reg_i_10_n_0,
      S(0) => sig_child_addr_lsh_rollover_reg_i_11_n_0
    );
sig_child_addr_lsh_rollover_reg_reg_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,
      CO(6) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_1,
      CO(5) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_2,
      CO(4) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_3,
      CO(3) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_CO_UNCONNECTED(3),
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_5,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_6,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_7,
      DI(7 downto 2) => \sig_child_addr_cntr_lsh_reg__0\(7 downto 2),
      DI(1 downto 0) => \^q\(1 downto 0),
      O(7 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED(7 downto 0),
      S(7) => sig_child_addr_lsh_rollover_reg_i_12_n_0,
      S(6) => sig_child_addr_lsh_rollover_reg_i_13_n_0,
      S(5) => sig_child_addr_lsh_rollover_reg_i_14_n_0,
      S(4) => sig_child_addr_lsh_rollover_reg_i_15_n_0,
      S(3) => sig_child_addr_lsh_rollover_reg_i_16_n_0,
      S(2) => sig_child_addr_lsh_rollover_reg_i_17_n_0,
      S(1) => sig_child_addr_lsh_rollover_reg_i_18_n_0,
      S(0) => sig_child_addr_lsh_rollover_reg_i_19_n_0
    );
\sig_child_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(0),
      Q => \sig_child_addr_reg_reg_n_0_[0]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(10),
      Q => \sig_child_addr_reg_reg_n_0_[10]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(11),
      Q => \sig_child_addr_reg_reg_n_0_[11]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(12),
      Q => \sig_child_addr_reg_reg_n_0_[12]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(13),
      Q => \sig_child_addr_reg_reg_n_0_[13]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(14),
      Q => \sig_child_addr_reg_reg_n_0_[14]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(15),
      Q => \sig_child_addr_reg_reg_n_0_[15]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(16),
      Q => data(0),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(17),
      Q => data(1),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(18),
      Q => data(2),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(19),
      Q => data(3),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(1),
      Q => \sig_child_addr_reg_reg_n_0_[1]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(20),
      Q => data(4),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(21),
      Q => data(5),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(22),
      Q => data(6),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(23),
      Q => data(7),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(24),
      Q => data(8),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(25),
      Q => data(9),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(26),
      Q => data(10),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(27),
      Q => data(11),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(28),
      Q => data(12),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(29),
      Q => data(13),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(2),
      Q => \sig_child_addr_reg_reg_n_0_[2]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(30),
      Q => data(14),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(31),
      Q => data(15),
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(3),
      Q => \sig_child_addr_reg_reg_n_0_[3]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(4),
      Q => \sig_child_addr_reg_reg_n_0_[4]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(5),
      Q => \sig_child_addr_reg_reg_n_0_[5]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(6),
      Q => \sig_child_addr_reg_reg_n_0_[6]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(7),
      Q => \sig_child_addr_reg_reg_n_0_[7]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(8),
      Q => \sig_child_addr_reg_reg_n_0_[8]\,
      R => sig_init_reg_reg(0)
    );
\sig_child_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_addr_reg(9),
      Q => \sig_child_addr_reg_reg_n_0_[9]\,
      R => sig_init_reg_reg(0)
    );
sig_child_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_input_burst_type_reg,
      Q => sig_child_burst_type_reg,
      R => sig_init_reg_reg(0)
    );
sig_child_cmd_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => \^sig_child_cmd_reg_full_reg_0\,
      Q => sig_child_cmd_reg_full,
      R => sig_init_reg_reg(0)
    );
sig_child_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => \^sig_realign_calc_err_reg_reg_0\,
      Q => sig_child_error_reg,
      R => sig_init_reg_reg(0)
    );
sig_child_qual_burst_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_qual_error_reg_reg_0\,
      D => sig_child_burst_type_reg,
      Q => sig_child_qual_burst_type,
      R => SR(0)
    );
sig_child_qual_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_qual_error_reg_reg_0\,
      D => sig_child_error_reg,
      Q => sig_child_qual_error_reg,
      R => SR(0)
    );
sig_child_qual_first_of_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_qual_first_of_2_reg_1,
      Q => \^sig_child_qual_first_of_2\,
      R => '0'
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E2EE"
    )
        port map (
      I0 => sig_csm_ld_xfer,
      I1 => \^p_22_out\,
      I2 => FIFO_Full_reg_1,
      I3 => sig_inhibit_rdy_n_1,
      I4 => SR(0),
      O => sig_cmd2addr_valid_i_1_n_0
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmd2addr_valid_i_1_n_0,
      Q => \^p_22_out\,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EE2E"
    )
        port map (
      I0 => sig_csm_ld_xfer,
      I1 => \^p_11_out\,
      I2 => sig_inhibit_rdy_n_0,
      I3 => FIFO_Full_reg_0,
      I4 => SR(0),
      O => sig_cmd2data_valid_i_1_n_0
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmd2data_valid_i_1_n_0,
      Q => \^p_11_out\,
      R => '0'
    );
sig_csm_ld_xfer_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010008"
    )
        port map (
      I0 => sig_csm_state(2),
      I1 => sig_csm_state(0),
      I2 => \^p_22_out\,
      I3 => \^p_11_out\,
      I4 => sig_csm_state(1),
      O => sig_csm_ld_xfer_ns
    );
sig_csm_ld_xfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_ld_xfer_ns,
      Q => sig_csm_ld_xfer,
      R => SR(0)
    );
sig_csm_pop_child_cmd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => sig_csm_state(1),
      I1 => sig_child_cmd_reg_full,
      I2 => sig_csm_state(0),
      I3 => sig_csm_state(2),
      O => sig_csm_pop_child_cmd_ns
    );
sig_csm_pop_child_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_pop_child_cmd_ns,
      Q => \^sig_child_qual_error_reg_reg_0\,
      R => SR(0)
    );
sig_csm_pop_sf_fifo_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => sig_csm_state(1),
      I1 => \^p_11_out\,
      I2 => \^p_22_out\,
      I3 => sig_csm_state(0),
      I4 => sig_csm_state(2),
      O => sig_csm_pop_sf_fifo_ns
    );
sig_csm_pop_sf_fifo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_pop_sf_fifo_ns,
      Q => p_32_out,
      R => SR(0)
    );
sig_first_realigner_cmd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => sig_first_realigner_cmd,
      I1 => \^e\(0),
      I2 => sig_push_input_reg13_out,
      I3 => SR(0),
      O => sig_first_realigner_cmd_i_1_n_0
    );
sig_first_realigner_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_first_realigner_cmd_i_1_n_0,
      Q => sig_first_realigner_cmd,
      R => '0'
    );
\sig_input_addr_reg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I1 => \^sig_input_reg_empty_reg_1\,
      I2 => \^sig_input_reg_empty_reg_0\,
      I3 => \^sig_realign_calc_err_reg_reg_0\,
      O => sig_push_input_reg13_out
    );
\sig_input_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(18),
      Q => sig_input_addr_reg(0),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(28),
      Q => sig_input_addr_reg(10),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(29),
      Q => sig_input_addr_reg(11),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(30),
      Q => sig_input_addr_reg(12),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(31),
      Q => sig_input_addr_reg(13),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(32),
      Q => sig_input_addr_reg(14),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(33),
      Q => sig_input_addr_reg(15),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(34),
      Q => sig_input_addr_reg(16),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(35),
      Q => sig_input_addr_reg(17),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(36),
      Q => sig_input_addr_reg(18),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(37),
      Q => sig_input_addr_reg(19),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(19),
      Q => sig_input_addr_reg(1),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(38),
      Q => sig_input_addr_reg(20),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(39),
      Q => sig_input_addr_reg(21),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(40),
      Q => sig_input_addr_reg(22),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(41),
      Q => sig_input_addr_reg(23),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(42),
      Q => sig_input_addr_reg(24),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(43),
      Q => sig_input_addr_reg(25),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(44),
      Q => sig_input_addr_reg(26),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(45),
      Q => sig_input_addr_reg(27),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(46),
      Q => sig_input_addr_reg(28),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(47),
      Q => sig_input_addr_reg(29),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(20),
      Q => sig_input_addr_reg(2),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(48),
      Q => sig_input_addr_reg(30),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(49),
      Q => sig_input_addr_reg(31),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(21),
      Q => sig_input_addr_reg(3),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(22),
      Q => sig_input_addr_reg(4),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(23),
      Q => sig_input_addr_reg(5),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(24),
      Q => sig_input_addr_reg(6),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(25),
      Q => sig_input_addr_reg(7),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(26),
      Q => sig_input_addr_reg(8),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(27),
      Q => sig_input_addr_reg(9),
      R => sig_input_cache_type_reg0
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(16),
      Q => sig_input_burst_type_reg,
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(17),
      Q => sig_input_eof_reg,
      R => sig_input_cache_type_reg0
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => '0',
      Q => \^sig_input_reg_empty_reg_1\,
      S => sig_input_cache_type_reg0
    );
sig_needed_2_realign_cmds_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_skip_align2mbaa_s_h\,
      O => sig_needed_2_realign_cmds_i_1_n_0
    );
sig_needed_2_realign_cmds_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_child_cmd_reg_full_reg_0\,
      D => sig_needed_2_realign_cmds_i_1_n_0,
      Q => sig_needed_2_realign_cmds,
      R => sig_init_reg_reg(0)
    );
sig_psm_halt_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_psm_state(0),
      I1 => sig_psm_state(1),
      O => sig_psm_halt_ns
    );
sig_psm_halt_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_halt_ns,
      Q => \^sig_input_reg_empty_reg_0\,
      S => SR(0)
    );
sig_psm_ld_calc1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => sig_psm_state(0),
      I1 => sig_psm_state(2),
      I2 => sig_psm_state(1),
      I3 => sig_realign_reg_empty,
      O => sig_psm_ld_calc1_ns
    );
sig_psm_ld_calc1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_calc1_ns,
      Q => sig_psm_ld_calc1,
      R => SR(0)
    );
sig_psm_ld_chcmd_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => sig_child_cmd_reg_full,
      I1 => sig_psm_state(2),
      I2 => sig_psm_state(0),
      I3 => sig_psm_state(1),
      O => sig_psm_ld_chcmd_reg_ns
    );
sig_psm_ld_chcmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_chcmd_reg_ns,
      Q => \^sig_child_cmd_reg_full_reg_0\,
      R => SR(0)
    );
sig_psm_ld_realigner_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0820"
    )
        port map (
      I0 => sig_realign_reg_empty,
      I1 => sig_psm_state(2),
      I2 => sig_psm_state(1),
      I3 => sig_psm_state(0),
      O => sig_psm_ld_realigner_reg_ns
    );
sig_psm_ld_realigner_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_realigner_reg_ns,
      Q => \^e\(0),
      R => SR(0)
    );
sig_psm_pop_input_cmd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000800A800080"
    )
        port map (
      I0 => sig_psm_state(0),
      I1 => sig_realign_reg_empty,
      I2 => sig_psm_state(2),
      I3 => sig_psm_state(1),
      I4 => sig_psm_state_ns1,
      I5 => sig_psm_pop_input_cmd_i_2_n_0,
      O => sig_psm_pop_input_cmd_ns
    );
sig_psm_pop_input_cmd_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_child_cmd_reg_full,
      I1 => \^sig_realign_calc_err_reg_reg_0\,
      O => sig_psm_pop_input_cmd_i_2_n_0
    );
sig_psm_pop_input_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_pop_input_cmd_ns,
      Q => sig_psm_pop_input_cmd,
      R => SR(0)
    );
\sig_realign_btt_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_realigner_btt2(0),
      Q => sig_sm_pop_cmd_fifo_reg(2),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_realigner_btt2(10),
      Q => sig_sm_pop_cmd_fifo_reg(12),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_realigner_btt2(11),
      Q => sig_sm_pop_cmd_fifo_reg(13),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_realigner_btt2(12),
      Q => sig_sm_pop_cmd_fifo_reg(14),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_realigner_btt2(13),
      Q => sig_sm_pop_cmd_fifo_reg(15),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_realigner_btt2(14),
      Q => sig_sm_pop_cmd_fifo_reg(16),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_realigner_btt2(15),
      Q => sig_sm_pop_cmd_fifo_reg(17),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_realigner_btt2(1),
      Q => sig_sm_pop_cmd_fifo_reg(3),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_realigner_btt2(2),
      Q => sig_sm_pop_cmd_fifo_reg(4),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_realigner_btt2(3),
      Q => sig_sm_pop_cmd_fifo_reg(5),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_realigner_btt2(4),
      Q => sig_sm_pop_cmd_fifo_reg(6),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_realigner_btt2(5),
      Q => sig_sm_pop_cmd_fifo_reg(7),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_realigner_btt2(6),
      Q => sig_sm_pop_cmd_fifo_reg(8),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_realigner_btt2(7),
      Q => sig_sm_pop_cmd_fifo_reg(9),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_realigner_btt2(8),
      Q => sig_sm_pop_cmd_fifo_reg(10),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_realigner_btt2(9),
      Q => sig_sm_pop_cmd_fifo_reg(11),
      R => sig_realign_tag_reg0
    );
sig_realign_calc_err_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => \^sig_realign_calc_err_reg_reg_0\,
      Q => sig_sm_pop_cmd_fifo_reg(20),
      R => sig_realign_tag_reg0
    );
sig_realign_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realign_cmd_cmplt_reg_i_1_n_0
    );
sig_realign_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_realign_cmd_cmplt_reg_i_1_n_0,
      Q => sig_sm_pop_cmd_fifo_reg(19),
      R => sig_realign_tag_reg0
    );
\sig_realign_dest_align_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_input_addr_reg(0),
      I1 => sig_psm_ld_calc1,
      O => sig_dre_dest_align(0)
    );
\sig_realign_dest_align_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_input_addr_reg(1),
      I1 => sig_psm_ld_calc1,
      O => sig_dre_dest_align(1)
    );
\sig_realign_dest_align_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_dre_dest_align(0),
      Q => sig_sm_pop_cmd_fifo_reg(0),
      R => sig_realign_tag_reg0
    );
\sig_realign_dest_align_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_dre_dest_align(1),
      Q => sig_sm_pop_cmd_fifo_reg(1),
      R => sig_realign_tag_reg0
    );
sig_realign_eof_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_input_eof_reg,
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realign_eof_reg0
    );
sig_realign_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_realign_eof_reg0,
      Q => sig_sm_pop_cmd_fifo_reg(18),
      R => sig_realign_tag_reg0
    );
sig_realign_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => '0',
      Q => sig_realign_reg_empty,
      S => sig_realign_tag_reg0
    );
sig_realign_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
        port map (
      I0 => SR(0),
      I1 => \^e\(0),
      I2 => \^p_9_out_0\,
      I3 => sig_inhibit_rdy_n,
      I4 => FIFO_Full_reg,
      O => sig_realign_tag_reg0
    );
sig_realign_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => \^e\(0),
      Q => \^p_9_out_0\,
      R => sig_realign_tag_reg0
    );
\sig_realigner_btt2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_input_addr_reg(0),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      I2 => sig_btt_residue_slice(0),
      O => sig_realigner_btt(0)
    );
\sig_realigner_btt2[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(1),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(10)
    );
\sig_realigner_btt2[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(2),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(11)
    );
\sig_realigner_btt2[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(3),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(12)
    );
\sig_realigner_btt2[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(4),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(13)
    );
\sig_realigner_btt2[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(5),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(14)
    );
\sig_realigner_btt2[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(6),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(15)
    );
\sig_realigner_btt2[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_first_realigner_cmd,
      I1 => \^sig_skip_align2mbaa\,
      O => \sig_realigner_btt2[15]_i_2_n_0\
    );
\sig_realigner_btt2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => sig_input_addr_reg(1),
      I1 => sig_input_addr_reg(0),
      I2 => \sig_realigner_btt2[15]_i_2_n_0\,
      I3 => sig_btt_residue_slice(1),
      O => sig_realigner_btt(1)
    );
\sig_realigner_btt2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E2E2EE2"
    )
        port map (
      I0 => sig_btt_residue_slice(2),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      I2 => sig_input_addr_reg(2),
      I3 => sig_input_addr_reg(0),
      I4 => sig_input_addr_reg(1),
      O => sig_realigner_btt(2)
    );
\sig_realigner_btt2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2E2E2E2EE2"
    )
        port map (
      I0 => sig_btt_residue_slice(3),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      I2 => sig_input_addr_reg(3),
      I3 => sig_input_addr_reg(1),
      I4 => sig_input_addr_reg(0),
      I5 => sig_input_addr_reg(2),
      O => sig_realigner_btt(3)
    );
\sig_realigner_btt2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => sig_btt_residue_slice(4),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      I2 => \sig_realigner_btt2[4]_i_2_n_0\,
      O => sig_realigner_btt(4)
    );
\sig_realigner_btt2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => sig_input_addr_reg(4),
      I1 => sig_input_addr_reg(2),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(1),
      I4 => sig_input_addr_reg(3),
      O => \sig_realigner_btt2[4]_i_2_n_0\
    );
\sig_realigner_btt2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_realigner_btt2[5]_i_2_n_0\,
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      I2 => sig_btt_residue_slice(5),
      O => sig_realigner_btt(5)
    );
\sig_realigner_btt2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => sig_input_addr_reg(5),
      I1 => sig_input_addr_reg(3),
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(0),
      I4 => sig_input_addr_reg(2),
      I5 => sig_input_addr_reg(4),
      O => \sig_realigner_btt2[5]_i_2_n_0\
    );
\sig_realigner_btt2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66F0"
    )
        port map (
      I0 => sig_input_addr_reg(6),
      I1 => \sig_realigner_btt2[7]_i_2_n_0\,
      I2 => sig_btt_residue_slice(6),
      I3 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(6)
    );
\sig_realigner_btt2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5656FF00"
    )
        port map (
      I0 => sig_input_addr_reg(7),
      I1 => \sig_realigner_btt2[7]_i_2_n_0\,
      I2 => sig_input_addr_reg(6),
      I3 => sig_btt_residue_slice(7),
      I4 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(7)
    );
\sig_realigner_btt2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_input_addr_reg(5),
      I1 => sig_input_addr_reg(3),
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(0),
      I4 => sig_input_addr_reg(2),
      I5 => sig_input_addr_reg(4),
      O => \sig_realigner_btt2[7]_i_2_n_0\
    );
\sig_realigner_btt2[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_btt_residue_slice(8),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(8)
    );
\sig_realigner_btt2[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(0),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(9)
    );
\sig_realigner_btt2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(0),
      Q => sig_realigner_btt2(0),
      R => SR(0)
    );
\sig_realigner_btt2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(10),
      Q => sig_realigner_btt2(10),
      R => SR(0)
    );
\sig_realigner_btt2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(11),
      Q => sig_realigner_btt2(11),
      R => SR(0)
    );
\sig_realigner_btt2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(12),
      Q => sig_realigner_btt2(12),
      R => SR(0)
    );
\sig_realigner_btt2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(13),
      Q => sig_realigner_btt2(13),
      R => SR(0)
    );
\sig_realigner_btt2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(14),
      Q => sig_realigner_btt2(14),
      R => SR(0)
    );
\sig_realigner_btt2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(15),
      Q => sig_realigner_btt2(15),
      R => SR(0)
    );
\sig_realigner_btt2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(1),
      Q => sig_realigner_btt2(1),
      R => SR(0)
    );
\sig_realigner_btt2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(2),
      Q => sig_realigner_btt2(2),
      R => SR(0)
    );
\sig_realigner_btt2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(3),
      Q => sig_realigner_btt2(3),
      R => SR(0)
    );
\sig_realigner_btt2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(4),
      Q => sig_realigner_btt2(4),
      R => SR(0)
    );
\sig_realigner_btt2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(5),
      Q => sig_realigner_btt2(5),
      R => SR(0)
    );
\sig_realigner_btt2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(6),
      Q => sig_realigner_btt2(6),
      R => SR(0)
    );
\sig_realigner_btt2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(7),
      Q => sig_realigner_btt2(7),
      R => SR(0)
    );
\sig_realigner_btt2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(8),
      Q => sig_realigner_btt2(8),
      R => SR(0)
    );
\sig_realigner_btt2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(9),
      Q => sig_realigner_btt2(9),
      R => SR(0)
    );
sig_skip_align2mbaa_s_h_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEFEEEEEEEEE"
    )
        port map (
      I0 => sig_bytes_to_mbaa(8),
      I1 => \^sig_realign_calc_err_reg_reg_0\,
      I2 => sig_skip_align2mbaa_s_h_i_4_n_0,
      I3 => sig_skip_align2mbaa_s_h_i_5_n_0,
      I4 => sig_btt_lt_b2mbaa2,
      I5 => sig_skip_align2mbaa_s_h_i_6_n_0,
      O => \^sig_skip_align2mbaa\
    );
sig_skip_align2mbaa_s_h_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sig_realigner_btt2[7]_i_2_n_0\,
      I1 => sig_input_addr_reg(6),
      I2 => sig_input_addr_reg(7),
      O => sig_bytes_to_mbaa(8)
    );
sig_skip_align2mbaa_s_h_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => sig_input_addr_reg(7),
      I1 => sig_btt_residue_slice(7),
      I2 => sig_input_addr_reg(6),
      I3 => \sig_realigner_btt2[7]_i_2_n_0\,
      I4 => sig_btt_residue_slice(6),
      O => sig_skip_align2mbaa_s_h_i_4_n_0
    );
sig_skip_align2mbaa_s_h_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => sig_btt_residue_slice(4),
      I1 => \sig_realigner_btt2[4]_i_2_n_0\,
      I2 => sig_btt_residue_slice(5),
      I3 => \sig_realigner_btt2[5]_i_2_n_0\,
      I4 => sig_skip_align2mbaa_s_h_i_7_n_0,
      I5 => sig_skip_align2mbaa_s_h_i_8_n_0,
      O => sig_skip_align2mbaa_s_h_i_5_n_0
    );
sig_skip_align2mbaa_s_h_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => sel0(0),
      I1 => sig_first_realigner_cmd,
      I2 => sel0(4),
      I3 => sel0(3),
      I4 => sig_skip_align2mbaa_s_h_i_9_n_0,
      O => sig_skip_align2mbaa_s_h_i_6_n_0
    );
sig_skip_align2mbaa_s_h_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBFBFFE"
    )
        port map (
      I0 => sig_btt_residue_slice(8),
      I1 => sig_input_addr_reg(0),
      I2 => sig_btt_residue_slice(0),
      I3 => sig_btt_residue_slice(1),
      I4 => sig_input_addr_reg(1),
      O => sig_skip_align2mbaa_s_h_i_7_n_0
    );
sig_skip_align2mbaa_s_h_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEDDDDBBBB7777E"
    )
        port map (
      I0 => sig_btt_residue_slice(2),
      I1 => sig_input_addr_reg(3),
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(0),
      I4 => sig_input_addr_reg(2),
      I5 => sig_btt_residue_slice(3),
      O => sig_skip_align2mbaa_s_h_i_8_n_0
    );
sig_skip_align2mbaa_s_h_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(6),
      I2 => sel0(1),
      I3 => sel0(2),
      O => sig_skip_align2mbaa_s_h_i_9_n_0
    );
sig_skip_align2mbaa_s_h_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_skip_align2mbaa_s_h_reg_0,
      Q => \^sig_skip_align2mbaa_s_h\,
      R => '0'
    );
\sig_xfer_addr_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBAAAABABBBAAA"
    )
        port map (
      I0 => SR(0),
      I1 => sig_csm_ld_xfer,
      I2 => sig_inhibit_rdy_n_reg,
      I3 => \^p_22_out\,
      I4 => sig_wr_fifo,
      I5 => \^p_11_out\,
      O => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^q\(0),
      Q => \in\(0),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_lsh_reg__0\(10),
      Q => \in\(10),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_lsh_reg__0\(11),
      Q => \in\(11),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_lsh_reg__0\(12),
      Q => \in\(12),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_lsh_reg__0\(13),
      Q => \in\(13),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_lsh_reg__0\(14),
      Q => \in\(14),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => p_1_in,
      Q => \in\(15),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_msh_reg__0\(0),
      Q => \in\(16),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_msh_reg__0\(1),
      Q => \in\(17),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_msh_reg__0\(2),
      Q => \in\(18),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_msh_reg__0\(3),
      Q => \in\(19),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^q\(1),
      Q => \in\(1),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_msh_reg__0\(4),
      Q => \in\(20),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_msh_reg__0\(5),
      Q => \in\(21),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_msh_reg__0\(6),
      Q => \in\(22),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_msh_reg__0\(7),
      Q => \in\(23),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_msh_reg__0\(8),
      Q => \in\(24),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_msh_reg__0\(9),
      Q => \in\(25),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_msh_reg__0\(10),
      Q => \in\(26),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_msh_reg__0\(11),
      Q => \in\(27),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_msh_reg__0\(12),
      Q => \in\(28),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_msh_reg__0\(13),
      Q => \in\(29),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_lsh_reg__0\(2),
      Q => \in\(2),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_msh_reg__0\(14),
      Q => \in\(30),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_msh_reg__0\(15),
      Q => \in\(31),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_lsh_reg__0\(3),
      Q => \in\(3),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_lsh_reg__0\(4),
      Q => \in\(4),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_lsh_reg__0\(5),
      Q => \in\(5),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_lsh_reg__0\(6),
      Q => \in\(6),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_lsh_reg__0\(7),
      Q => \in\(7),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_lsh_reg__0\(8),
      Q => \in\(8),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_child_addr_cntr_lsh_reg__0\(9),
      Q => \in\(9),
      R => sig_xfer_cache_reg0
    );
sig_xfer_calc_err_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_qual_error_reg,
      Q => \in\(40),
      R => sig_xfer_cache_reg0
    );
sig_xfer_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => sig_child_qual_error_reg,
      I1 => \^sig_child_qual_first_of_2\,
      I2 => \gpr1.dout_i_reg[10]\(10),
      I3 => \gpr1.dout_i_reg[10]\(9),
      O => sig_xfer_cmd_cmplt_reg0
    );
sig_xfer_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_cmd_cmplt_reg0,
      Q => sig_next_cmd_cmplt_reg_reg(1),
      R => sig_xfer_cache_reg0
    );
sig_xfer_is_seq_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_qual_first_of_2_reg_0,
      Q => sig_next_cmd_cmplt_reg_reg(0),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(0),
      Q => \in\(32),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(1),
      Q => \in\(33),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(2),
      Q => \in\(34),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(3),
      Q => \in\(35),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(4),
      Q => \in\(36),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(5),
      Q => \in\(37),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(6),
      Q => \in\(38),
      R => sig_xfer_cache_reg0
    );
sig_xfer_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_qual_burst_type,
      Q => \in\(39),
      R => sig_xfer_cache_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_mssai_skid_buf is
  port (
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \sig_strb_reg_out_reg[3]_0\ : out STD_LOGIC;
    sig_last_reg_out_reg_0 : out STD_LOGIC;
    sig_last_skid_reg : out STD_LOGIC;
    sig_strm_tlast : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]_0\ : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]_0\ : out STD_LOGIC;
    \sig_btt_cntr_dup_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_set_absorb2tlast : out STD_LOGIC;
    sig_eop_sent_reg_reg : out STD_LOGIC;
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ld_btt_cntr_reg10 : out STD_LOGIC;
    sig_eop_sent : out STD_LOGIC;
    sig_cmd_full0 : out STD_LOGIC;
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : out STD_LOGIC;
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_last_skid_mux_out : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_absorb2tlast : in STD_LOGIC;
    sig_dre_halted_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \storage_data_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_rst_reg_reg : in STD_LOGIC;
    ld_btt_cntr_reg3_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre_halted_reg_0 : in STD_LOGIC;
    \sig_strb_reg_out_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_mssai_skid_buf : entity is "axi_datamover_mssai_skid_buf";
end design_1_axi_vdma_0_0_axi_datamover_mssai_skid_buf;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_mssai_skid_buf is
  signal \^gen_input_reg[2].sig_input_data_reg_reg[2][9]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^lsig_set_absorb2tlast\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^sig_btt_cntr_dup_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^sig_eop_sent_reg_reg\ : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__0_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup2 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup2 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup2 : signal is "no";
  signal sig_s_ready_dup3 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup3 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup3 : signal is "no";
  signal sig_s_ready_dup4 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup4 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup4 : signal is "no";
  signal \sig_s_ready_dup_i_1__2_n_0\ : STD_LOGIC;
  signal sig_s_ready_dup_i_2_n_0 : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_strm_tlast\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sig_btt_cntr[15]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of sig_eop_sent_reg_i_1 : label is "soft_lutpair109";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute SOFT_HLUTNM of \sig_mssa_index_reg_out[0]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sig_mssa_index_reg_out[1]_i_2\ : label is "soft_lutpair111";
  attribute KEEP of sig_s_ready_dup2_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup2_reg : label is "no";
  attribute KEEP of sig_s_ready_dup3_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup3_reg : label is "no";
  attribute KEEP of sig_s_ready_dup4_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup4_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ <= \^gen_input_reg[2].sig_input_data_reg_reg[2][9]\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gpregsm1.curr_fwft_state_reg[1]\ <= sig_s_ready_out;
  lsig_set_absorb2tlast <= \^lsig_set_absorb2tlast\;
  \out\ <= sig_m_valid_out;
  \sig_btt_cntr_dup_reg[0]\(0) <= \^sig_btt_cntr_dup_reg[0]\(0);
  sig_eop_sent_reg_reg <= \^sig_eop_sent_reg_reg\;
  sig_last_reg_out_reg_0 <= sig_s_ready_dup4;
  \sig_strb_reg_out_reg[3]_0\ <= sig_s_ready_dup3;
  sig_strm_tlast <= \^sig_strm_tlast\;
\GEN_INDET_BTT.lsig_absorb2tlast_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A2220000"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => \^sig_strm_tlast\,
      I2 => \^sig_eop_sent_reg_reg\,
      I3 => \storage_data_reg[8]\(6),
      I4 => \storage_data_reg[8]\(7),
      I5 => \INFERRED_GEN.cnt_i_reg[4]\(0),
      O => \^lsig_set_absorb2tlast\
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_dre_halted_reg,
      I1 => \^q\(0),
      I2 => \storage_data_reg[8]\(0),
      O => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000070007000700"
    )
        port map (
      I0 => \^q\(1),
      I1 => \storage_data_reg[8]\(1),
      I2 => \sig_strb_reg_out_reg[3]_1\(0),
      I3 => \^gen_input_reg[2].sig_input_data_reg_reg[2][9]\,
      I4 => \storage_data_reg[8]\(2),
      I5 => \^q\(2),
      O => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(8)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_dre_halted_reg,
      I1 => \^q\(1),
      I2 => \storage_data_reg[8]\(1),
      O => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080008000800"
    )
        port map (
      I0 => \^q\(1),
      I1 => \storage_data_reg[8]\(1),
      I2 => \sig_strb_reg_out_reg[3]_1\(0),
      I3 => \^gen_input_reg[2].sig_input_data_reg_reg[2][9]\,
      I4 => \storage_data_reg[8]\(2),
      I5 => \^q\(2),
      O => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(8)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_dre_halted_reg,
      I1 => \^q\(2),
      I2 => \storage_data_reg[8]\(2),
      O => E(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808080"
    )
        port map (
      I0 => \^q\(2),
      I1 => \storage_data_reg[8]\(2),
      I2 => \^gen_input_reg[2].sig_input_data_reg_reg[2][9]\,
      I3 => \storage_data_reg[8]\(3),
      I4 => \^q\(3),
      O => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(8)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000404"
    )
        port map (
      I0 => sig_eop_halt_xfer_reg,
      I1 => sig_m_valid_out,
      I2 => \INFERRED_GEN.cnt_i_reg[4]\(0),
      I3 => \storage_data_reg[8]\(8),
      I4 => \^sig_eop_sent_reg_reg\,
      O => \^gen_input_reg[2].sig_input_data_reg_reg[2][9]\
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_dre_halted_reg,
      I1 => \^q\(3),
      I2 => \storage_data_reg[8]\(3),
      O => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \storage_data_reg[8]\(3),
      I2 => \^gen_input_reg[2].sig_input_data_reg_reg[2][9]\,
      O => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(8)
    );
ld_btt_cntr_reg2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^sig_btt_cntr_dup_reg[0]\(0),
      I1 => ld_btt_cntr_reg3_reg(0),
      I2 => D(0),
      O => ld_btt_cntr_reg10
    );
\sig_btt_cntr[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \^lsig_set_absorb2tlast\,
      I1 => lsig_absorb2tlast,
      I2 => sig_dre_halted_reg,
      I3 => \^sig_eop_sent_reg_reg\,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \^sig_btt_cntr_dup_reg[0]\(0)
    );
sig_cmd_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555FFFFD555D555"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => lsig_absorb2tlast,
      I2 => \^sig_strm_tlast\,
      I3 => sig_m_valid_out,
      I4 => \^lsig_set_absorb2tlast\,
      I5 => sig_dre_halted_reg_0,
      O => sig_cmd_full0
    );
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(0),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(10),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(11),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(12),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(12),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(13),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(13),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(14),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(14),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(15),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(15),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(16),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(16),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(17),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(17),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(18),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(18),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(19),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(19),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(1),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(20),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(20),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(21),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(21),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(22),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(22),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(23),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(23),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(24),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(24),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(25),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(25),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(26),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(26),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(27),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(27),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(28),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(28),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(29),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(29),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(2),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(30),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(30),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFDDDDDDDD"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => lsig_absorb2tlast,
      I2 => sig_m_valid_out,
      I3 => \storage_data_reg[8]\(6),
      I4 => \^sig_eop_sent_reg_reg\,
      I5 => sig_dre_halted_reg,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(31),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(31),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40F4FFFFFFFFFFFF"
    )
        port map (
      I0 => \storage_data_reg[8]\(4),
      I1 => p_1_in(0),
      I2 => p_1_in(1),
      I3 => \storage_data_reg[8]\(5),
      I4 => sig_m_valid_out,
      I5 => \^sig_strm_tlast\,
      O => \^sig_eop_sent_reg_reg\
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(3),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(4),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(5),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(6),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(7),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(8),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(8),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(9),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0),
      R => '0'
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(2),
      R => '0'
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(3),
      R => '0'
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(4),
      R => '0'
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(5),
      R => '0'
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(6),
      R => '0'
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(7),
      R => '0'
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0),
      R => '0'
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(1),
      R => '0'
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(2),
      R => '0'
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(3),
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(1),
      R => '0'
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(4),
      R => '0'
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(5),
      R => '0'
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(6),
      R => '0'
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(7),
      R => '0'
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0),
      R => '0'
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(1),
      R => '0'
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(2),
      R => '0'
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(3),
      R => '0'
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(4),
      R => '0'
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(5),
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(2),
      R => '0'
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(6),
      R => '0'
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(7),
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(3),
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(4),
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(5),
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(6),
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(7),
      R => '0'
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0),
      R => '0'
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(1),
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      Q => sig_data_skid_reg(0),
      R => '0'
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10),
      Q => sig_data_skid_reg(10),
      R => '0'
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11),
      Q => sig_data_skid_reg(11),
      R => '0'
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(12),
      Q => sig_data_skid_reg(12),
      R => '0'
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(13),
      Q => sig_data_skid_reg(13),
      R => '0'
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(14),
      Q => sig_data_skid_reg(14),
      R => '0'
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(15),
      Q => sig_data_skid_reg(15),
      R => '0'
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(16),
      Q => sig_data_skid_reg(16),
      R => '0'
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(17),
      Q => sig_data_skid_reg(17),
      R => '0'
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(18),
      Q => sig_data_skid_reg(18),
      R => '0'
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(19),
      Q => sig_data_skid_reg(19),
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1),
      Q => sig_data_skid_reg(1),
      R => '0'
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(20),
      Q => sig_data_skid_reg(20),
      R => '0'
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(21),
      Q => sig_data_skid_reg(21),
      R => '0'
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(22),
      Q => sig_data_skid_reg(22),
      R => '0'
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(23),
      Q => sig_data_skid_reg(23),
      R => '0'
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(24),
      Q => sig_data_skid_reg(24),
      R => '0'
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(25),
      Q => sig_data_skid_reg(25),
      R => '0'
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(26),
      Q => sig_data_skid_reg(26),
      R => '0'
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(27),
      Q => sig_data_skid_reg(27),
      R => '0'
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(28),
      Q => sig_data_skid_reg(28),
      R => '0'
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(29),
      Q => sig_data_skid_reg(29),
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2),
      Q => sig_data_skid_reg(2),
      R => '0'
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(30),
      Q => sig_data_skid_reg(30),
      R => '0'
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(31),
      Q => sig_data_skid_reg(31),
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3),
      Q => sig_data_skid_reg(3),
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4),
      Q => sig_data_skid_reg(4),
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5),
      Q => sig_data_skid_reg(5),
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6),
      Q => sig_data_skid_reg(6),
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7),
      Q => sig_data_skid_reg(7),
      R => '0'
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(8),
      Q => sig_data_skid_reg(8),
      R => '0'
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9),
      Q => sig_data_skid_reg(9),
      R => '0'
    );
sig_eop_sent_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^sig_eop_sent_reg_reg\,
      I1 => sig_dre_halted_reg,
      I2 => lsig_absorb2tlast,
      I3 => \^lsig_set_absorb2tlast\,
      O => sig_eop_sent
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => \^sig_strm_tlast\,
      R => sig_stream_rst
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTBDOUT(4),
      Q => sig_last_skid_reg,
      R => sig_stream_rst
    );
\sig_m_valid_dup_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400444444444444"
    )
        port map (
      I0 => SR(0),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_s_ready_dup,
      I3 => sig_m_valid_dup,
      I4 => wr_rst_reg_reg,
      I5 => sig_data_reg_out_en,
      O => \sig_m_valid_dup_i_1__0_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__0_n_0\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__0_n_0\,
      Q => sig_m_valid_out,
      R => '0'
    );
\sig_mssa_index_reg_out[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"84B4"
    )
        port map (
      I0 => sig_strb_skid_reg(2),
      I1 => sig_strb_skid_reg(1),
      I2 => sig_strb_skid_reg(3),
      I3 => sig_strb_skid_reg(0),
      O => \sig_mssa_index_reg_out_reg[0]_0\
    );
\sig_mssa_index_reg_out[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0F4"
    )
        port map (
      I0 => sig_strb_skid_reg(1),
      I1 => sig_strb_skid_reg(3),
      I2 => sig_strb_skid_reg(2),
      I3 => sig_strb_skid_reg(0),
      O => \sig_mssa_index_reg_out_reg[1]_0\
    );
\sig_mssa_index_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      Q => p_1_in(0),
      R => sig_stream_rst
    );
\sig_mssa_index_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1),
      Q => p_1_in(1),
      R => sig_stream_rst
    );
sig_s_ready_dup2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_dup2,
      R => sig_stream_rst
    );
sig_s_ready_dup3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_dup3,
      R => sig_stream_rst
    );
sig_s_ready_dup4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_dup4,
      R => sig_stream_rst
    );
\sig_s_ready_dup_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8AAFFFFFFFF"
    )
        port map (
      I0 => sig_s_ready_dup,
      I1 => p_3_out,
      I2 => empty_fwft_i_reg,
      I3 => sig_m_valid_dup,
      I4 => SR(0),
      I5 => sig_s_ready_dup_i_2_n_0,
      O => \sig_s_ready_dup_i_1__2_n_0\
    );
sig_s_ready_dup_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D555"
    )
        port map (
      I0 => sig_dre_halted_reg,
      I1 => \^sig_eop_sent_reg_reg\,
      I2 => \storage_data_reg[8]\(6),
      I3 => sig_m_valid_out,
      I4 => lsig_absorb2tlast,
      O => sig_s_ready_dup_i_2_n_0
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_dup,
      R => sig_stream_rst
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_out,
      R => sig_stream_rst
    );
\sig_strb_reg_out[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOUTBDOUT(0),
      I1 => sig_s_ready_dup3,
      I2 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOUTBDOUT(1),
      I1 => sig_s_ready_dup3,
      I2 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOUTBDOUT(2),
      I1 => sig_s_ready_dup3,
      I2 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOUTBDOUT(3),
      I1 => sig_s_ready_dup3,
      I2 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(0),
      Q => \^q\(0),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(1),
      Q => \^q\(1),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(2),
      Q => \^q\(2),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(3),
      Q => \^q\(3),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTBDOUT(0),
      Q => sig_strb_skid_reg(0),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTBDOUT(1),
      Q => sig_strb_skid_reg(1),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTBDOUT(2),
      Q => sig_strb_skid_reg(2),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUTBDOUT(3),
      Q => sig_strb_skid_reg(3),
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_reset is
  port (
    sig_halt_cmplt_reg_0 : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    sig_stream_rst : out STD_LOGIC;
    datamover_idle_reg : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    s_soft_reset_i_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    halt_i_reg : in STD_LOGIC;
    p_74_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_halt : in STD_LOGIC;
    datamover_idle : in STD_LOGIC;
    sig_calc_error_reg_reg : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]\ : in STD_LOGIC;
    sig_addr2wsc_calc_error : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[1]\ : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_reset : entity is "axi_datamover_reset";
end design_1_axi_vdma_0_0_axi_datamover_reset;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_reset is
  signal \^s2mm_halt_cmplt\ : STD_LOGIC;
  signal sig_halt_cmplt_i_1_n_0 : STD_LOGIC;
  signal \^sig_halt_cmplt_reg_0\ : STD_LOGIC;
  signal \^sig_stream_rst\ : STD_LOGIC;
begin
  s2mm_halt_cmplt <= \^s2mm_halt_cmplt\;
  sig_halt_cmplt_reg_0 <= \^sig_halt_cmplt_reg_0\;
  sig_stream_rst <= \^sig_stream_rst\;
datamover_idle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3A0"
    )
        port map (
      I0 => \^s2mm_halt_cmplt\,
      I1 => p_74_out(0),
      I2 => s2mm_halt,
      I3 => datamover_idle,
      O => datamover_idle_reg
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_soft_reset_i_reg,
      Q => \^sig_halt_cmplt_reg_0\,
      R => '0'
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10111010"
    )
        port map (
      I0 => sig_calc_error_reg_reg,
      I1 => \sig_addr_posted_cntr_reg[0]\,
      I2 => sig_addr2wsc_calc_error,
      I3 => \sig_addr_posted_cntr_reg[1]\,
      I4 => sig_addr_reg_empty,
      I5 => \^s2mm_halt_cmplt\,
      O => sig_halt_cmplt_i_1_n_0
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_cmplt_i_1_n_0,
      Q => \^s2mm_halt_cmplt\,
      R => \^sig_stream_rst\
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => halt_i_reg,
      Q => sig_rst2all_stop_request,
      R => \^sig_stream_rst\
    );
\sig_strb_reg_out[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_halt_cmplt_reg_0\,
      O => \^sig_stream_rst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_s2mm_dre is
  port (
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    sig_tlast_out_reg_0 : out STD_LOGIC;
    sig_dre_halted_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \sig_byte_cntr_reg[8]\ : out STD_LOGIC;
    \sig_byte_cntr_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre_halted_reg_1 : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0\ : out STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_eop_reg_reg\ : out STD_LOGIC;
    DINBDIN : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    sig_cmdcntl_sm_state_ns119_out : out STD_LOGIC;
    \sig_byte_cntr_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_flush_db1_reg_0 : in STD_LOGIC;
    sig_flush_db2_reg_0 : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]\ : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    lsig_eop_reg : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_burst_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_ld_dre_cmd_reg : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[2]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[1]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[1]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[3]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    S : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \sig_byte_cntr_reg[8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_ld_byte_cntr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_s2mm_dre : entity is "axi_datamover_s2mm_dre";
end design_1_axi_vdma_0_0_axi_datamover_s2mm_dre;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_s2mm_dre is
  signal \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\ : STD_LOGIC;
  signal \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^gen_enable_indet_btt.sig_need_cmd_flush_reg_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in30_in : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal sig_advance_pipe_data57_out : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_11_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_12_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_13_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \^sig_byte_cntr_reg[8]\ : STD_LOGIC;
  signal sig_cntl_accept : STD_LOGIC;
  signal \sig_delay_mux_bus[0]_13\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sig_delay_mux_bus[0]_17\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_delay_mux_bus[1]_14\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_delay_mux_bus[1]_16\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sig_dre2ibtt_tvalid : STD_LOGIC;
  signal sig_dre_halted : STD_LOGIC;
  signal sig_dre_halted_i_1_n_0 : STD_LOGIC;
  signal \^sig_dre_halted_reg_0\ : STD_LOGIC;
  signal \^sig_dre_halted_reg_1\ : STD_LOGIC;
  signal sig_dre_tvalid_i0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_1_n_0 : STD_LOGIC;
  signal \sig_final_mux_bus[0]_6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[0]_7\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_final_mux_bus[1]_8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[1]_9\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_final_mux_bus[2]_11\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[2]_12\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_final_mux_bus[3]_15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_final_mux_has_tlast : STD_LOGIC;
  signal sig_flush_db1_i_1_n_0 : STD_LOGIC;
  signal \sig_pass_mux_bus[3]_10\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal sig_shift_case_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_tlast_out_i_2_n_0 : STD_LOGIC;
  signal sig_tlast_out_i_3_n_0 : STD_LOGIC;
  signal \^sig_tlast_out_reg_0\ : STD_LOGIC;
  signal \NLW_sig_byte_cntr_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_byte_cntr_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sig_byte_cntr_reg[8]_i_3_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sig_byte_cntr_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sig_byte_cntr_reg[8]_i_3_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_5\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sig_byte_cntr[7]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sig_byte_cntr[8]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of sig_clr_dbc_reg_i_1 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of sig_tlast_out_i_3 : label is "soft_lutpair100";
begin
  \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ <= \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\;
  \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(8 downto 0) <= \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_0\(8 downto 0);
  \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1\(8 downto 0) <= \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_1\(8 downto 0);
  \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2\(8 downto 0) <= \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_2\(8 downto 0);
  \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0\ <= \^gen_enable_indet_btt.sig_need_cmd_flush_reg_0\;
  Q(8 downto 0) <= \^q\(8 downto 0);
  \sig_byte_cntr_reg[8]\ <= \^sig_byte_cntr_reg[8]\;
  sig_dre_halted_reg_0 <= \^sig_dre_halted_reg_0\;
  sig_dre_halted_reg_1 <= \^sig_dre_halted_reg_1\;
  sig_tlast_out_reg_0 <= \^sig_tlast_out_reg_0\;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[8]\,
      I1 => ram_full_fb_i_reg,
      O => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_3\(0)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => lsig_eop_reg,
      I1 => \^sig_byte_cntr_reg[8]\,
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\,
      O => DINBDIN(0)
    );
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF2A0000"
    )
        port map (
      I0 => \^sig_dre_halted_reg_0\,
      I1 => sig_dre2ibtt_tvalid,
      I2 => ram_full_i_reg,
      I3 => sig_dre_halted,
      I4 => p_9_out,
      I5 => \INFERRED_GEN.cnt_i_reg[2]\(0),
      O => sig_cmdcntl_sm_state_ns119_out
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(0),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(0),
      O => \sig_delay_mux_bus[0]_13\(0)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(1),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(1),
      O => \sig_delay_mux_bus[0]_13\(1)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(2),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(2),
      O => \sig_delay_mux_bus[0]_13\(2)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(3),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(3),
      O => \sig_delay_mux_bus[0]_13\(3)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(4),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(4),
      O => \sig_delay_mux_bus[0]_13\(4)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(5),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(5),
      O => \sig_delay_mux_bus[0]_13\(5)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(6),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(6),
      O => \sig_delay_mux_bus[0]_13\(6)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(7),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(7),
      O => \sig_delay_mux_bus[0]_13\(7)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => p_0_in30_in,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(8),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(8),
      O => \sig_delay_mux_bus[0]_17\(8)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sig_delay_mux_bus[0]_17\(8),
      I1 => sig_advance_pipe_data57_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => sig_advance_pipe_data57_out,
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(8),
      I2 => sig_shift_case_reg(1),
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(8),
      I5 => p_0_in30_in,
      O => p_39_out
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(9),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(9),
      O => \sig_delay_mux_bus[0]_13\(9)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \sig_delay_mux_bus[0]_13\(0),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(0),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \sig_delay_mux_bus[0]_13\(1),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(1),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \sig_delay_mux_bus[0]_13\(2),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(2),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \sig_delay_mux_bus[0]_13\(3),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(3),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \sig_delay_mux_bus[0]_13\(4),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(4),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \sig_delay_mux_bus[0]_13\(5),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(5),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \sig_delay_mux_bus[0]_13\(6),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(6),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \sig_delay_mux_bus[0]_13\(7),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(7),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \sig_delay_mux_bus[0]_17\(8),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(8),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \sig_delay_mux_bus[0]_13\(9),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(9),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(0),
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\,
      O => \sig_delay_mux_bus[1]_16\(0)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(1),
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\,
      O => \sig_delay_mux_bus[1]_16\(1)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(2),
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\,
      O => \sig_delay_mux_bus[1]_16\(2)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(3),
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\,
      O => \sig_delay_mux_bus[1]_16\(3)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(4),
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\,
      O => \sig_delay_mux_bus[1]_16\(4)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(5),
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\,
      O => \sig_delay_mux_bus[1]_16\(5)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(6),
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\,
      O => \sig_delay_mux_bus[1]_16\(6)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(7),
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\,
      O => \sig_delay_mux_bus[1]_16\(7)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(8),
      I1 => sig_shift_case_reg(0),
      I2 => p_0_in30_in,
      O => \sig_delay_mux_bus[1]_14\(8)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4700FFFF"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(8),
      I1 => sig_shift_case_reg(0),
      I2 => p_0_in30_in,
      I3 => sig_advance_pipe_data57_out,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sig_advance_pipe_data57_out,
      I1 => p_0_in30_in,
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(8),
      O => p_35_out
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(9),
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\,
      O => \sig_delay_mux_bus[1]_16\(9)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_16\(0),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(0),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_16\(1),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(1),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_16\(2),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(2),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_16\(3),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(3),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_16\(4),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(4),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_16\(5),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(5),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_16\(6),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(6),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_16\(7),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(7),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_14\(8),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(8),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_16\(9),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(9),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in30_in,
      I1 => sig_advance_pipe_data57_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in30_in,
      I1 => sig_advance_pipe_data57_out,
      O => p_31_out
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(0),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(1),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(2),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(3),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(4),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(5),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(6),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(7),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => p_0_in30_in,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(8),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(9),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002000FF002000"
    )
        port map (
      I0 => \^gen_enable_indet_btt.sig_need_cmd_flush_reg_0\,
      I1 => \sig_mssa_index_reg_out_reg[0]\,
      I2 => lsig_cmd_fetch_pause,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => sig_need_cmd_flush,
      I5 => sig_sm_pop_cmd_fifo,
      O => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\
    );
\GEN_INCLUDE_DRE.lsig_eop_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200F200F200F200"
    )
        port map (
      I0 => \^gen_enable_indet_btt.sig_need_cmd_flush_reg_0\,
      I1 => \sig_mssa_index_reg_out_reg[0]\,
      I2 => lsig_eop_reg,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => \^sig_byte_cntr_reg[8]\,
      I5 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\,
      O => \GEN_INCLUDE_DRE.lsig_eop_reg_reg\
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[0]\(0),
      D => \sig_strb_reg_out_reg[1]_1\(0),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(0),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[0]\(0),
      D => \sig_strb_reg_out_reg[1]_1\(1),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(1),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[0]\(0),
      D => \sig_strb_reg_out_reg[1]_1\(2),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(2),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[0]\(0),
      D => \sig_strb_reg_out_reg[1]_1\(3),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(3),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[0]\(0),
      D => \sig_strb_reg_out_reg[1]_1\(4),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(4),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[0]\(0),
      D => \sig_strb_reg_out_reg[1]_1\(5),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(5),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[0]\(0),
      D => \sig_strb_reg_out_reg[1]_1\(6),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(6),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[0]\(0),
      D => \sig_strb_reg_out_reg[1]_1\(7),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(7),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[0]\(0),
      D => \sig_strb_reg_out_reg[1]_1\(8),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(8),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[0]\(0),
      D => \sig_strb_reg_out_reg[1]_1\(9),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(9),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[1]\(0),
      D => \sig_strb_reg_out_reg[1]_0\(0),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(0),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[1]\(0),
      D => \sig_strb_reg_out_reg[1]_0\(1),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(1),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[1]\(0),
      D => \sig_strb_reg_out_reg[1]_0\(2),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(2),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[1]\(0),
      D => \sig_strb_reg_out_reg[1]_0\(3),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(3),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[1]\(0),
      D => \sig_strb_reg_out_reg[1]_0\(4),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(4),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[1]\(0),
      D => \sig_strb_reg_out_reg[1]_0\(5),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(5),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[1]\(0),
      D => \sig_strb_reg_out_reg[1]_0\(6),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(6),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[1]\(0),
      D => \sig_strb_reg_out_reg[1]_0\(7),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(7),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[1]\(0),
      D => \sig_strb_reg_out_reg[1]_0\(8),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(8),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[1]\(0),
      D => \sig_strb_reg_out_reg[1]_0\(9),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(9),
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \sig_strb_reg_out_reg[2]\(0),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(0),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \sig_strb_reg_out_reg[2]\(1),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(1),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \sig_strb_reg_out_reg[2]\(2),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(2),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \sig_strb_reg_out_reg[2]\(3),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(3),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \sig_strb_reg_out_reg[2]\(4),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(4),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \sig_strb_reg_out_reg[2]\(5),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(5),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \sig_strb_reg_out_reg[2]\(6),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(6),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \sig_strb_reg_out_reg[2]\(7),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(7),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \sig_strb_reg_out_reg[2]\(8),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(8),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \sig_strb_reg_out_reg[2]\(9),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(9),
      R => SR(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[3]\(0),
      D => \sig_strb_reg_out_reg[3]_0\(0),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\,
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[3]\(0),
      D => \sig_strb_reg_out_reg[3]_0\(1),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\,
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[3]\(0),
      D => \sig_strb_reg_out_reg[3]_0\(2),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\,
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[3]\(0),
      D => \sig_strb_reg_out_reg[3]_0\(3),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\,
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[3]\(0),
      D => \sig_strb_reg_out_reg[3]_0\(4),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\,
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[3]\(0),
      D => \sig_strb_reg_out_reg[3]_0\(5),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\,
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[3]\(0),
      D => \sig_strb_reg_out_reg[3]_0\(6),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\,
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[3]\(0),
      D => \sig_strb_reg_out_reg[3]_0\(7),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\,
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[3]\(0),
      D => \sig_strb_reg_out_reg[3]_0\(8),
      Q => p_0_in30_in,
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_strb_reg_out_reg[3]\(0),
      D => \sig_strb_reg_out_reg[3]_0\(9),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\,
      R => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2(0)
    );
\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => sig_sm_ld_dre_cmd_reg,
      I1 => \^sig_dre_halted_reg_0\,
      I2 => \^sig_dre_halted_reg_1\,
      I3 => sig_dre_halted,
      O => sig_cntl_accept
    );
\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => sig_dre_halted,
      I1 => ram_full_i_reg,
      I2 => sig_dre2ibtt_tvalid,
      O => \^sig_dre_halted_reg_1\
    );
\GEN_MUXFARM_32.sig_shift_case_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_cntl_accept,
      D => D(0),
      Q => sig_shift_case_reg(0),
      R => sig_stream_rst
    );
\GEN_MUXFARM_32.sig_shift_case_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_cntl_accept,
      D => D(1),
      Q => sig_shift_case_reg(1),
      R => sig_stream_rst
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(0),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(0),
      O => \sig_final_mux_bus[0]_6\(0)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(1),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(1),
      O => \sig_final_mux_bus[0]_6\(1)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(2),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(2),
      O => \sig_final_mux_bus[0]_6\(2)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(3),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(3),
      O => \sig_final_mux_bus[0]_6\(3)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(4),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(4),
      O => \sig_final_mux_bus[0]_6\(4)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(5),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(5),
      O => \sig_final_mux_bus[0]_6\(5)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(6),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(6),
      O => \sig_final_mux_bus[0]_6\(6)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(7),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(7),
      O => \sig_final_mux_bus[0]_6\(7)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FD0000FFFFFFFF"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(8),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(8),
      I4 => \^sig_byte_cntr_reg[8]\,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8880"
    )
        port map (
      I0 => sig_advance_pipe_data57_out,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(8),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(8),
      O => p_27_out
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(8),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(8),
      O => \sig_final_mux_bus[0]_7\(8)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_27_out,
      D => \sig_final_mux_bus[0]_6\(0),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_2\(0),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_27_out,
      D => \sig_final_mux_bus[0]_6\(1),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_2\(1),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_27_out,
      D => \sig_final_mux_bus[0]_6\(2),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_2\(2),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_27_out,
      D => \sig_final_mux_bus[0]_6\(3),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_2\(3),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_27_out,
      D => \sig_final_mux_bus[0]_6\(4),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_2\(4),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_27_out,
      D => \sig_final_mux_bus[0]_6\(5),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_2\(5),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_27_out,
      D => \sig_final_mux_bus[0]_6\(6),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_2\(6),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_27_out,
      D => \sig_final_mux_bus[0]_6\(7),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_2\(7),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_27_out,
      D => \sig_final_mux_bus[0]_7\(8),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_2\(8),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(0),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(0),
      O => \sig_final_mux_bus[1]_8\(0)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(1),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(1),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(1),
      O => \sig_final_mux_bus[1]_8\(1)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(2),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(2),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(2),
      O => \sig_final_mux_bus[1]_8\(2)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(3),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(3),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(3),
      O => \sig_final_mux_bus[1]_8\(3)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(4),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(4),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(4),
      O => \sig_final_mux_bus[1]_8\(4)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(5),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(5),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(5),
      O => \sig_final_mux_bus[1]_8\(5)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(6),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(6),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(6),
      O => \sig_final_mux_bus[1]_8\(6)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(7),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(7),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(7),
      O => \sig_final_mux_bus[1]_8\(7)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sig_final_mux_bus[1]_9\(8),
      I1 => \^sig_byte_cntr_reg[8]\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA822A02A8802800"
    )
        port map (
      I0 => sig_advance_pipe_data57_out,
      I1 => sig_shift_case_reg(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(8),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(8),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(8),
      O => p_23_out
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCF0F0AA"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(8),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(8),
      I2 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(8),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      O => \sig_final_mux_bus[1]_9\(8)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_23_out,
      D => \sig_final_mux_bus[1]_8\(0),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_1\(0),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_23_out,
      D => \sig_final_mux_bus[1]_8\(1),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_1\(1),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_23_out,
      D => \sig_final_mux_bus[1]_8\(2),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_1\(2),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_23_out,
      D => \sig_final_mux_bus[1]_8\(3),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_1\(3),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_23_out,
      D => \sig_final_mux_bus[1]_8\(4),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_1\(4),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_23_out,
      D => \sig_final_mux_bus[1]_8\(5),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_1\(5),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_23_out,
      D => \sig_final_mux_bus[1]_8\(6),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_1\(6),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_23_out,
      D => \sig_final_mux_bus[1]_8\(7),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_1\(7),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_23_out,
      D => \sig_final_mux_bus[1]_9\(8),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_1\(8),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC0C0A0AFC0C"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(0),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(0),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(0),
      O => \sig_final_mux_bus[2]_11\(0)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC0C0A0AFC0C"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(1),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(1),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(1),
      O => \sig_final_mux_bus[2]_11\(1)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC0C0A0AFC0C"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(2),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(2),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(2),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(2),
      O => \sig_final_mux_bus[2]_11\(2)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC0C0A0AFC0C"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(3),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(3),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(3),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(3),
      O => \sig_final_mux_bus[2]_11\(3)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC0C0A0AFC0C"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(4),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(4),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(4),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(4),
      O => \sig_final_mux_bus[2]_11\(4)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC0C0A0AFC0C"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(5),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(5),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(5),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(5),
      O => \sig_final_mux_bus[2]_11\(5)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC0C0A0AFC0C"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(6),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(6),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(6),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(6),
      O => \sig_final_mux_bus[2]_11\(6)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC0C0A0AFC0C"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(7),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(7),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(7),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(7),
      O => \sig_final_mux_bus[2]_11\(7)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sig_final_mux_bus[2]_12\(8),
      I1 => \^sig_byte_cntr_reg[8]\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data57_out,
      I1 => \sig_final_mux_bus[2]_12\(8),
      O => p_19_out
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC0C0A0AFC0C"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(8),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(8),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(8),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(8),
      O => \sig_final_mux_bus[2]_12\(8)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_19_out,
      D => \sig_final_mux_bus[2]_11\(0),
      Q => \^q\(0),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_19_out,
      D => \sig_final_mux_bus[2]_11\(1),
      Q => \^q\(1),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_19_out,
      D => \sig_final_mux_bus[2]_11\(2),
      Q => \^q\(2),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_19_out,
      D => \sig_final_mux_bus[2]_11\(3),
      Q => \^q\(3),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_19_out,
      D => \sig_final_mux_bus[2]_11\(4),
      Q => \^q\(4),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_19_out,
      D => \sig_final_mux_bus[2]_11\(5),
      Q => \^q\(5),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_19_out,
      D => \sig_final_mux_bus[2]_11\(6),
      Q => \^q\(6),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_19_out,
      D => \sig_final_mux_bus[2]_11\(7),
      Q => \^q\(7),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_19_out,
      D => \sig_final_mux_bus[2]_12\(8),
      Q => \^q\(8),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(0),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(0),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(0),
      I4 => sig_shift_case_reg(1),
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\,
      O => \sig_final_mux_bus[3]_15\(0)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(1),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(1),
      I4 => sig_shift_case_reg(1),
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\,
      O => \sig_final_mux_bus[3]_15\(1)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(2),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(2),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(2),
      I4 => sig_shift_case_reg(1),
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\,
      O => \sig_final_mux_bus[3]_15\(2)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(3),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(3),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(3),
      I4 => sig_shift_case_reg(1),
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\,
      O => \sig_final_mux_bus[3]_15\(3)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(4),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(4),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(4),
      I4 => sig_shift_case_reg(1),
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\,
      O => \sig_final_mux_bus[3]_15\(4)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(5),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(5),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(5),
      I4 => sig_shift_case_reg(1),
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\,
      O => \sig_final_mux_bus[3]_15\(5)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(6),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(6),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(6),
      I4 => sig_shift_case_reg(1),
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\,
      O => \sig_final_mux_bus[3]_15\(6)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(7),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(7),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(7),
      I4 => sig_shift_case_reg(1),
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\,
      O => \sig_final_mux_bus[3]_15\(7)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sig_pass_mux_bus[3]_10\(8),
      I1 => \^sig_byte_cntr_reg[8]\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data57_out,
      I1 => \sig_pass_mux_bus[3]_10\(8),
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0FFCCAAF000CC"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(8),
      I1 => p_0_in30_in,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(8),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(8),
      O => \sig_pass_mux_bus[3]_10\(8)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0\,
      D => \sig_final_mux_bus[3]_15\(0),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_0\(0),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0\,
      D => \sig_final_mux_bus[3]_15\(1),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_0\(1),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0\,
      D => \sig_final_mux_bus[3]_15\(2),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_0\(2),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0\,
      D => \sig_final_mux_bus[3]_15\(3),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_0\(3),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0\,
      D => \sig_final_mux_bus[3]_15\(4),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_0\(4),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0\,
      D => \sig_final_mux_bus[3]_15\(5),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_0\(5),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0\,
      D => \sig_final_mux_bus[3]_15\(6),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_0\(6),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0\,
      D => \sig_final_mux_bus[3]_15\(7),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_0\(7),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0\,
      D => \sig_pass_mux_bus[3]_10\(8),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_0\(8),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\sig_byte_cntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[8]\,
      I1 => sig_clr_dbc_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_byte_cntr_reg[7]\(0)
    );
\sig_byte_cntr[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D222222222222222"
    )
        port map (
      I0 => \sig_byte_cntr_reg[2]\(2),
      I1 => sig_ld_byte_cntr,
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_1\(8),
      I3 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_2\(8),
      I4 => \^q\(8),
      I5 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_0\(8),
      O => \sig_byte_cntr[7]_i_11_n_0\
    );
\sig_byte_cntr[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DDD2D2222D22222"
    )
        port map (
      I0 => \sig_byte_cntr_reg[2]\(1),
      I1 => sig_ld_byte_cntr,
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_0\(8),
      I3 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_2\(8),
      I4 => \^q\(8),
      I5 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_1\(8),
      O => \sig_byte_cntr[7]_i_12_n_0\
    );
\sig_byte_cntr[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22D2222DD22D2DD2"
    )
        port map (
      I0 => \sig_byte_cntr_reg[2]\(0),
      I1 => sig_ld_byte_cntr,
      I2 => \^q\(8),
      I3 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_0\(8),
      I4 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_1\(8),
      I5 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_2\(8),
      O => \sig_byte_cntr[7]_i_13_n_0\
    );
\sig_byte_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_1\(8),
      I1 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_2\(8),
      I2 => \^q\(8),
      I3 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_0\(8),
      I4 => \^sig_byte_cntr_reg[8]\,
      I5 => sig_clr_dbc_reg,
      O => \sig_byte_cntr[7]_i_3_n_0\
    );
\sig_byte_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000742074207420"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_0\(8),
      I1 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_2\(8),
      I2 => \^q\(8),
      I3 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_1\(8),
      I4 => \^sig_byte_cntr_reg[8]\,
      I5 => sig_clr_dbc_reg,
      O => \sig_byte_cntr[7]_i_4_n_0\
    );
\sig_byte_cntr[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000219621962196"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_0\(8),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_1\(8),
      I3 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram_2\(8),
      I4 => \^sig_byte_cntr_reg[8]\,
      I5 => sig_clr_dbc_reg,
      O => \sig_byte_cntr[7]_i_5_n_0\
    );
\sig_byte_cntr[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_dre2ibtt_tvalid,
      I1 => ram_full_i_reg,
      O => \^sig_byte_cntr_reg[8]\
    );
\sig_byte_cntr_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sig_byte_cntr_reg[7]_i_2_n_0\,
      CO(6) => \sig_byte_cntr_reg[7]_i_2_n_1\,
      CO(5) => \sig_byte_cntr_reg[7]_i_2_n_2\,
      CO(4) => \sig_byte_cntr_reg[7]_i_2_n_3\,
      CO(3) => \NLW_sig_byte_cntr_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \sig_byte_cntr_reg[7]_i_2_n_5\,
      CO(1) => \sig_byte_cntr_reg[7]_i_2_n_6\,
      CO(0) => \sig_byte_cntr_reg[7]_i_2_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \sig_byte_cntr[7]_i_3_n_0\,
      DI(1) => \sig_byte_cntr[7]_i_4_n_0\,
      DI(0) => \sig_byte_cntr[7]_i_5_n_0\,
      O(7 downto 0) => \sig_byte_cntr_reg[8]_0\(7 downto 0),
      S(7 downto 3) => S(4 downto 0),
      S(2) => \sig_byte_cntr[7]_i_11_n_0\,
      S(1) => \sig_byte_cntr[7]_i_12_n_0\,
      S(0) => \sig_byte_cntr[7]_i_13_n_0\
    );
\sig_byte_cntr_reg[8]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_byte_cntr_reg[7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_sig_byte_cntr_reg[8]_i_3_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 1) => \NLW_sig_byte_cntr_reg[8]_i_3_DI_UNCONNECTED\(7 downto 1),
      DI(0) => '0',
      O(7 downto 1) => \NLW_sig_byte_cntr_reg[8]_i_3_O_UNCONNECTED\(7 downto 1),
      O(0) => \sig_byte_cntr_reg[8]_0\(8),
      S(7 downto 1) => \NLW_sig_byte_cntr_reg[8]_i_3_S_UNCONNECTED\(7 downto 1),
      S(0) => \sig_byte_cntr_reg[8]_1\(0)
    );
sig_clr_dbc_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => \^sig_byte_cntr_reg[8]\,
      I1 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\,
      I2 => \sig_burst_dbeat_cntr_reg[5]\(0),
      I3 => \sig_burst_dbeat_cntr_reg[4]\,
      O => sig_clr_dbeat_cntr0_out
    );
\sig_data_reg_out[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000111"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[4]\,
      I1 => sig_dre_halted,
      I2 => ram_full_i_reg,
      I3 => sig_dre2ibtt_tvalid,
      I4 => \^sig_tlast_out_reg_0\,
      I5 => \^sig_dre_halted_reg_0\,
      O => \^gen_enable_indet_btt.sig_need_cmd_flush_reg_0\
    );
sig_dre_halted_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3333BFBB"
    )
        port map (
      I0 => sig_dre_halted,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => \^sig_dre_halted_reg_1\,
      I3 => \^sig_dre_halted_reg_0\,
      I4 => sig_sm_ld_dre_cmd_reg,
      O => sig_dre_halted_i_1_n_0
    );
sig_dre_halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_dre_halted_i_1_n_0,
      Q => sig_dre_halted,
      R => '0'
    );
sig_dre_tvalid_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => sig_advance_pipe_data57_out,
      I1 => \^sig_byte_cntr_reg[8]\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_dre_tvalid_i_i_1_n_0
    );
sig_dre_tvalid_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454545454555454"
    )
        port map (
      I0 => \^sig_dre_halted_reg_1\,
      I1 => \^sig_dre_halted_reg_0\,
      I2 => \^sig_tlast_out_reg_0\,
      I3 => \INFERRED_GEN.cnt_i_reg[4]_0\(0),
      I4 => \out\,
      I5 => sig_eop_halt_xfer,
      O => sig_advance_pipe_data57_out
    );
sig_dre_tvalid_i_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sig_pass_mux_bus[3]_10\(8),
      I1 => sig_final_mux_has_tlast,
      O => sig_dre_tvalid_i0
    );
sig_dre_tvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_advance_pipe_data57_out,
      D => sig_dre_tvalid_i0,
      Q => sig_dre2ibtt_tvalid,
      R => sig_dre_tvalid_i_i_1_n_0
    );
sig_flush_db1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^sig_dre_halted_reg_1\,
      I1 => \^sig_dre_halted_reg_0\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_flush_db1_i_1_n_0
    );
sig_flush_db1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_flush_db1_reg_0,
      Q => \^sig_tlast_out_reg_0\,
      R => sig_flush_db1_i_1_n_0
    );
sig_flush_db2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_flush_db2_reg_0,
      Q => \^sig_dre_halted_reg_0\,
      R => sig_flush_db1_i_1_n_0
    );
sig_tlast_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFEFEEFEEFEEE"
    )
        port map (
      I0 => sig_tlast_out_i_2_n_0,
      I1 => sig_tlast_out_i_3_n_0,
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(9),
      I4 => sig_shift_case_reg(1),
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(9),
      O => sig_final_mux_has_tlast
    );
sig_tlast_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCFECC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(9),
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(9),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(9),
      O => sig_tlast_out_i_2_n_0
    );
sig_tlast_out_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAFE"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(9),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(9),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\,
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      O => sig_tlast_out_i_3_n_0
    );
sig_tlast_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_advance_pipe_data57_out,
      D => sig_final_mux_has_tlast,
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\,
      R => sig_dre_tvalid_i_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_skid2mm_buf is
  port (
    \out\ : out STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    sig_last_skid_reg : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    sig_last_mmap_dbeat : out STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg_0 : out STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_data2skid_wlast : in STD_LOGIC;
    sig_last_skid_mux_out : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC;
    sig_dqual_reg_full_reg : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_m_valid_out_reg_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_next_strt_strb_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_next_strt_strb_reg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_skid2mm_buf : entity is "axi_datamover_skid2mm_buf";
end design_1_axi_vdma_0_0_axi_datamover_skid2mm_buf;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_skid2mm_buf is
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^sig_last_mmap_dbeat_reg_reg_0\ : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_dup_i_1_n_0 : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal \sig_s_ready_dup_i_1__1_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  m_axi_s2mm_wvalid <= sig_m_valid_out;
  \out\ <= sig_s_ready_dup;
  sig_last_mmap_dbeat_reg_reg <= sig_s_ready_out;
  sig_last_mmap_dbeat_reg_reg_0 <= \^sig_last_mmap_dbeat_reg_reg_0\;
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axi_s2mm_wready,
      I1 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => m_axi_s2mm_wdata(0),
      R => '0'
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => m_axi_s2mm_wdata(10),
      R => '0'
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => m_axi_s2mm_wdata(11),
      R => '0'
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => m_axi_s2mm_wdata(12),
      R => '0'
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => m_axi_s2mm_wdata(13),
      R => '0'
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => m_axi_s2mm_wdata(14),
      R => '0'
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => m_axi_s2mm_wdata(15),
      R => '0'
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => m_axi_s2mm_wdata(16),
      R => '0'
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => m_axi_s2mm_wdata(17),
      R => '0'
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => m_axi_s2mm_wdata(18),
      R => '0'
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => m_axi_s2mm_wdata(19),
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => m_axi_s2mm_wdata(1),
      R => '0'
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => m_axi_s2mm_wdata(20),
      R => '0'
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => m_axi_s2mm_wdata(21),
      R => '0'
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => m_axi_s2mm_wdata(22),
      R => '0'
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => m_axi_s2mm_wdata(23),
      R => '0'
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => m_axi_s2mm_wdata(24),
      R => '0'
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => m_axi_s2mm_wdata(25),
      R => '0'
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => m_axi_s2mm_wdata(26),
      R => '0'
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => m_axi_s2mm_wdata(27),
      R => '0'
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => m_axi_s2mm_wdata(28),
      R => '0'
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => m_axi_s2mm_wdata(29),
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => m_axi_s2mm_wdata(2),
      R => '0'
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => m_axi_s2mm_wdata(30),
      R => '0'
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => m_axi_s2mm_wdata(31),
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => m_axi_s2mm_wdata(3),
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => m_axi_s2mm_wdata(4),
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => m_axi_s2mm_wdata(5),
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => m_axi_s2mm_wdata(6),
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => m_axi_s2mm_wdata(7),
      R => '0'
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => m_axi_s2mm_wdata(8),
      R => '0'
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => m_axi_s2mm_wdata(9),
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => sig_data_skid_reg(0),
      R => '0'
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(10),
      Q => sig_data_skid_reg(10),
      R => '0'
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(11),
      Q => sig_data_skid_reg(11),
      R => '0'
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(12),
      Q => sig_data_skid_reg(12),
      R => '0'
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(13),
      Q => sig_data_skid_reg(13),
      R => '0'
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(14),
      Q => sig_data_skid_reg(14),
      R => '0'
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(15),
      Q => sig_data_skid_reg(15),
      R => '0'
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(16),
      Q => sig_data_skid_reg(16),
      R => '0'
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(17),
      Q => sig_data_skid_reg(17),
      R => '0'
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(18),
      Q => sig_data_skid_reg(18),
      R => '0'
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(19),
      Q => sig_data_skid_reg(19),
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => sig_data_skid_reg(1),
      R => '0'
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(20),
      Q => sig_data_skid_reg(20),
      R => '0'
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(21),
      Q => sig_data_skid_reg(21),
      R => '0'
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(22),
      Q => sig_data_skid_reg(22),
      R => '0'
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(23),
      Q => sig_data_skid_reg(23),
      R => '0'
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(24),
      Q => sig_data_skid_reg(24),
      R => '0'
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(25),
      Q => sig_data_skid_reg(25),
      R => '0'
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(26),
      Q => sig_data_skid_reg(26),
      R => '0'
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(27),
      Q => sig_data_skid_reg(27),
      R => '0'
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(28),
      Q => sig_data_skid_reg(28),
      R => '0'
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(29),
      Q => sig_data_skid_reg(29),
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => sig_data_skid_reg(2),
      R => '0'
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(30),
      Q => sig_data_skid_reg(30),
      R => '0'
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(31),
      Q => sig_data_skid_reg(31),
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => sig_data_skid_reg(3),
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(4),
      Q => sig_data_skid_reg(4),
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(5),
      Q => sig_data_skid_reg(5),
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(6),
      Q => sig_data_skid_reg(6),
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(7),
      Q => sig_data_skid_reg(7),
      R => '0'
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(8),
      Q => sig_data_skid_reg(8),
      R => '0'
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(9),
      Q => sig_data_skid_reg(9),
      R => '0'
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_last_mmap_dbeat_reg_reg_0\,
      I1 => \sig_dbeat_cntr_reg[7]\,
      O => sig_last_mmap_dbeat
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => m_axi_s2mm_wlast,
      R => sig_stream_rst
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data2skid_wlast,
      Q => sig_last_skid_reg,
      R => sig_stream_rst
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404044444444"
    )
        port map (
      I0 => SR(0),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_m_valid_dup,
      I3 => sig_s_ready_dup,
      I4 => m_axi_s2mm_wready,
      I5 => sig_m_valid_out_reg_0,
      O => sig_m_valid_dup_i_1_n_0
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_next_calc_error_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => sig_s_ready_out,
      I1 => sig_dqual_reg_full_reg,
      I2 => sig_halt_reg_reg,
      I3 => sig_m_valid_out_reg_1,
      O => \^sig_last_mmap_dbeat_reg_reg_0\
    );
\sig_s_ready_dup_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEEEFE"
    )
        port map (
      I0 => m_axi_s2mm_wready,
      I1 => SR(0),
      I2 => sig_s_ready_dup,
      I3 => sig_m_valid_dup,
      I4 => sig_m_valid_out_reg_0,
      O => \sig_s_ready_dup_i_1__1_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__1_n_0\,
      Q => sig_s_ready_dup,
      R => sig_stream_rst
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__1_n_0\,
      Q => sig_s_ready_out,
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_next_strt_strb_reg_reg[3]_0\(0),
      Q => m_axi_s2mm_wstrb(0),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_next_strt_strb_reg_reg[3]_0\(1),
      Q => m_axi_s2mm_wstrb(1),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_next_strt_strb_reg_reg[3]_0\(2),
      Q => m_axi_s2mm_wstrb(2),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_next_strt_strb_reg_reg[3]_0\(3),
      Q => m_axi_s2mm_wstrb(3),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_next_strt_strb_reg_reg[3]\(0),
      Q => Q(0),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_next_strt_strb_reg_reg[3]\(1),
      Q => Q(1),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_next_strt_strb_reg_reg[3]\(2),
      Q => Q(2),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_next_strt_strb_reg_reg[3]\(3),
      Q => Q(3),
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_skid_buf is
  port (
    \out\ : out STD_LOGIC;
    \gpregsm1.user_valid_reg\ : out STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7]\ : out STD_LOGIC;
    sig_ibtt2wdc_tlast : out STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INDET_BTT.lsig_eop_reg_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_ready_dup_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_data_skid_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_INDET_BTT.lsig_eop_reg_reg_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_data_fifo_data_out : in STD_LOGIC_VECTOR ( 37 downto 0 );
    hold_ff_q : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_reg_reg : in STD_LOGIC;
    lsig_end_of_cmd_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    hold_ff_q_reg : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_halt_reg_reg_0 : in STD_LOGIC;
    sig_dqual_reg_full_reg : in STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_skid_buf : entity is "axi_datamover_skid_buf";
end design_1_axi_vdma_0_0_axi_datamover_skid_buf;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_skid_buf is
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_11_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_12_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_13_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_ibtt2wdc_stbs_asserted : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__2_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal \sig_s_ready_dup_i_1__0_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \GEN_INDET_BTT.lsig_byte_cntr_reg[7]\ <= sig_m_valid_out;
  \gpregsm1.user_valid_reg\ <= sig_s_ready_out;
  \out\ <= sig_s_ready_dup;
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_halt_reg_reg,
      I2 => lsig_end_of_cmd_reg,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0FD0F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_halt_reg_reg,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[2]\(2),
      I3 => lsig_end_of_cmd_reg,
      I4 => sig_ibtt2wdc_stbs_asserted(2),
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_11_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0FD0F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_halt_reg_reg,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[2]\(1),
      I3 => lsig_end_of_cmd_reg,
      I4 => sig_ibtt2wdc_stbs_asserted(1),
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_12_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0FD0F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_halt_reg_reg,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[2]\(0),
      I3 => lsig_end_of_cmd_reg,
      I4 => sig_ibtt2wdc_stbs_asserted(0),
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_13_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_halt_reg_reg,
      I2 => sig_ibtt2wdc_stbs_asserted(2),
      I3 => lsig_end_of_cmd_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_halt_reg_reg,
      I2 => sig_ibtt2wdc_stbs_asserted(1),
      I3 => lsig_end_of_cmd_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_halt_reg_reg,
      I2 => sig_ibtt2wdc_stbs_asserted(0),
      I3 => lsig_end_of_cmd_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => CO(0),
      CO(6) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1\,
      CO(5) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2\,
      CO(4) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3\,
      CO(3) => \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0\,
      DI(1) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0\,
      DI(0) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0\,
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 3) => sig_m_valid_out_reg_0(4 downto 0),
      S(2) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_11_n_0\,
      S(1) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_12_n_0\,
      S(0) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_13_n_0\
    );
\GEN_INDET_BTT.lsig_eop_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_halt_reg_reg,
      O => \GEN_INDET_BTT.lsig_eop_reg_reg\(0)
    );
\sig_data_reg_out[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_halt_reg_reg,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => \sig_data_skid_reg_reg[31]_0\(0),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => \sig_data_skid_reg_reg[31]_0\(10),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => \sig_data_skid_reg_reg[31]_0\(11),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => \sig_data_skid_reg_reg[31]_0\(12),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => \sig_data_skid_reg_reg[31]_0\(13),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => \sig_data_skid_reg_reg[31]_0\(14),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => \sig_data_skid_reg_reg[31]_0\(15),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => \sig_data_skid_reg_reg[31]_0\(16),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => \sig_data_skid_reg_reg[31]_0\(17),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => \sig_data_skid_reg_reg[31]_0\(18),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => \sig_data_skid_reg_reg[31]_0\(19),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => \sig_data_skid_reg_reg[31]_0\(1),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => \sig_data_skid_reg_reg[31]_0\(20),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => \sig_data_skid_reg_reg[31]_0\(21),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => \sig_data_skid_reg_reg[31]_0\(22),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => \sig_data_skid_reg_reg[31]_0\(23),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => \sig_data_skid_reg_reg[31]_0\(24),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => \sig_data_skid_reg_reg[31]_0\(25),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => \sig_data_skid_reg_reg[31]_0\(26),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => \sig_data_skid_reg_reg[31]_0\(27),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => \sig_data_skid_reg_reg[31]_0\(28),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => \sig_data_skid_reg_reg[31]_0\(29),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => \sig_data_skid_reg_reg[31]_0\(2),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => \sig_data_skid_reg_reg[31]_0\(30),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => \sig_data_skid_reg_reg[31]_0\(31),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(0),
      Q => sig_ibtt2wdc_stbs_asserted(0),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(1),
      Q => sig_ibtt2wdc_stbs_asserted(1),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(2),
      Q => sig_ibtt2wdc_stbs_asserted(2),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => \sig_data_skid_reg_reg[31]_0\(3),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => \sig_data_skid_reg_reg[31]_0\(4),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => \sig_data_skid_reg_reg[31]_0\(5),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => \sig_data_skid_reg_reg[31]_0\(6),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => \sig_data_skid_reg_reg[31]_0\(7),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => \sig_data_skid_reg_reg[31]_0\(8),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => \sig_data_skid_reg_reg[31]_0\(9),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(0),
      Q => sig_data_skid_reg(0),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(10),
      Q => sig_data_skid_reg(10),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(11),
      Q => sig_data_skid_reg(11),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(12),
      Q => sig_data_skid_reg(12),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(13),
      Q => sig_data_skid_reg(13),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(14),
      Q => sig_data_skid_reg(14),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(15),
      Q => sig_data_skid_reg(15),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(16),
      Q => sig_data_skid_reg(16),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(17),
      Q => sig_data_skid_reg(17),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(18),
      Q => sig_data_skid_reg(18),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(19),
      Q => sig_data_skid_reg(19),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(1),
      Q => sig_data_skid_reg(1),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(20),
      Q => sig_data_skid_reg(20),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(21),
      Q => sig_data_skid_reg(21),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(22),
      Q => sig_data_skid_reg(22),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(23),
      Q => sig_data_skid_reg(23),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(24),
      Q => sig_data_skid_reg(24),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(25),
      Q => sig_data_skid_reg(25),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(26),
      Q => sig_data_skid_reg(26),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(27),
      Q => sig_data_skid_reg(27),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(28),
      Q => sig_data_skid_reg(28),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(29),
      Q => sig_data_skid_reg(29),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(2),
      Q => sig_data_skid_reg(2),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(30),
      Q => sig_data_skid_reg(30),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(31),
      Q => sig_data_skid_reg(31),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(0),
      Q => Q(0),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(1),
      Q => Q(1),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(2),
      Q => Q(2),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(3),
      Q => sig_data_skid_reg(3),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(4),
      Q => sig_data_skid_reg(4),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(5),
      Q => sig_data_skid_reg(5),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(6),
      Q => sig_data_skid_reg(6),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(7),
      Q => sig_data_skid_reg(7),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(8),
      Q => sig_data_skid_reg(8),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(9),
      Q => sig_data_skid_reg(9),
      R => sig_stream_rst
    );
\sig_last_reg_out_i_1__0__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(36),
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => sig_ibtt2wdc_tlast,
      R => sig_stream_rst
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(36),
      Q => sig_last_skid_reg,
      R => sig_stream_rst
    );
\sig_m_valid_dup_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000F000A000F00"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_halt_reg_reg,
      I2 => SR(0),
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => hold_ff_q_reg,
      I5 => sig_s_ready_dup,
      O => \sig_m_valid_dup_i_1__2_n_0\
    );
sig_m_valid_dup_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_halt_reg_reg_0,
      I2 => sig_dqual_reg_full_reg,
      O => sig_s_ready_dup_reg_0
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__2_n_0\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__2_n_0\,
      Q => sig_m_valid_out,
      R => '0'
    );
\sig_s_ready_dup_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF02AAFFFFFFFF"
    )
        port map (
      I0 => sig_s_ready_dup,
      I1 => hold_ff_q,
      I2 => \gpregsm1.user_valid_reg_0\,
      I3 => sig_m_valid_dup,
      I4 => SR(0),
      I5 => sig_halt_reg_reg,
      O => \sig_s_ready_dup_i_1__0_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_dup,
      R => sig_stream_rst
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_out,
      R => sig_stream_rst
    );
\sig_strb_reg_out[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(32),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(33),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(34),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(35),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(37),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(4),
      O => sig_strb_skid_mux_out(4)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(0),
      Q => \GEN_INDET_BTT.lsig_eop_reg_reg_0\(0),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(1),
      Q => \GEN_INDET_BTT.lsig_eop_reg_reg_0\(1),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(2),
      Q => \GEN_INDET_BTT.lsig_eop_reg_reg_0\(2),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(3),
      Q => \GEN_INDET_BTT.lsig_eop_reg_reg_0\(3),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(4),
      Q => \GEN_INDET_BTT.lsig_eop_reg_reg_0\(4),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(32),
      Q => sig_strb_skid_reg(0),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(33),
      Q => sig_strb_skid_reg(1),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(34),
      Q => sig_strb_skid_reg(2),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(35),
      Q => sig_strb_skid_reg(3),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data_fifo_data_out(37),
      Q => sig_strb_skid_reg(4),
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_slice is
  port (
    ld_btt_cntr_reg3_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_btt_cntr_dup_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_curr_strt_offset_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tstrb_fifo_rdy : out STD_LOGIC;
    sig_tstrb_fifo_valid : out STD_LOGIC;
    ld_btt_cntr_reg3_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_empty_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_valid_i_reg_0 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_sm_ld_dre_cmd_reg : in STD_LOGIC;
    sig_cmd_full_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \sig_max_first_increment_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_btt_cntr_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_btt_eq_0 : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    ld_btt_cntr_reg3 : in STD_LOGIC;
    ld_btt_cntr_reg2 : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    \sig_max_first_increment_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_curr_eof_reg : in STD_LOGIC;
    \sig_fifo_mssai_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_stream_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_slice : entity is "axi_datamover_slice";
end design_1_axi_vdma_0_0_axi_datamover_slice;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_slice is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \I_SCATTER_STROBE_GEN/lsig_end_vect\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \I_SCATTER_STROBE_GEN/lsig_start_vect\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \areset_d_reg_n_0_[0]\ : STD_LOGIC;
  signal \^ld_btt_cntr_reg3_reg\ : STD_LOGIC;
  signal \^ld_btt_cntr_reg3_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_stbgen_tstrb : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sig_tstrb_fifo_data_in : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \^sig_tstrb_fifo_rdy\ : STD_LOGIC;
  signal \storage_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \storage_data[6]_i_3_n_0\ : STD_LOGIC;
  signal \storage_data[6]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_btt_cntr[15]_i_2__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sig_max_first_increment[1]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \storage_data[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \storage_data[1]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \storage_data[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \storage_data[3]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \storage_data[5]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \storage_data[7]_i_1\ : label is "soft_lutpair119";
begin
  E(0) <= \^e\(0);
  ld_btt_cntr_reg3_reg <= \^ld_btt_cntr_reg3_reg\;
  ld_btt_cntr_reg3_reg_0(0) <= \^ld_btt_cntr_reg3_reg_0\(0);
  sig_tstrb_fifo_rdy <= \^sig_tstrb_fifo_rdy\;
\areset_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_stream_rst,
      Q => \areset_d_reg_n_0_[0]\,
      R => '0'
    );
\areset_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \areset_d_reg_n_0_[0]\,
      Q => \^ld_btt_cntr_reg3_reg_0\(0),
      R => '0'
    );
ld_btt_cntr_reg2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002F"
    )
        port map (
      I0 => sig_inhibit_rdy_n_reg,
      I1 => FIFO_Full_reg,
      I2 => \^ld_btt_cntr_reg3_reg\,
      I3 => \areset_d_reg_n_0_[0]\,
      I4 => \^ld_btt_cntr_reg3_reg_0\(0),
      O => \^sig_tstrb_fifo_rdy\
    );
m_valid_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ld_btt_cntr_reg2,
      I1 => sig_btt_eq_0,
      I2 => ld_btt_cntr_reg3,
      O => sig_tstrb_fifo_valid
    );
m_valid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => m_valid_i_reg_0,
      Q => \^ld_btt_cntr_reg3_reg\,
      R => '0'
    );
\sig_btt_cntr[15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => sig_cmd_full_reg,
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => sig_btt_eq_0,
      I3 => \^e\(0),
      O => \sig_btt_cntr_dup_reg[0]\(0)
    );
sig_btt_lteq_max_first_incr0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \out\(3),
      I1 => \sig_max_first_increment_reg[2]\,
      I2 => \out\(2),
      O => DI(1)
    );
sig_btt_lteq_max_first_incr0_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sig_max_first_increment_reg[1]\(1),
      I1 => \out\(1),
      I2 => \sig_max_first_increment_reg[1]\(0),
      I3 => \out\(0),
      O => S(0)
    );
sig_btt_lteq_max_first_incr0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \out\(1),
      I1 => \sig_max_first_increment_reg[1]\(1),
      I2 => \sig_max_first_increment_reg[1]\(0),
      I3 => \out\(0),
      O => DI(0)
    );
sig_btt_lteq_max_first_incr0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(14),
      I1 => \out\(15),
      O => S(7)
    );
sig_btt_lteq_max_first_incr0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(12),
      I1 => \out\(13),
      O => S(6)
    );
sig_btt_lteq_max_first_incr0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(10),
      I1 => \out\(11),
      O => S(5)
    );
sig_btt_lteq_max_first_incr0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(8),
      I1 => \out\(9),
      O => S(4)
    );
sig_btt_lteq_max_first_incr0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(6),
      I1 => \out\(7),
      O => S(3)
    );
sig_btt_lteq_max_first_incr0_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(4),
      I1 => \out\(5),
      O => S(2)
    );
sig_btt_lteq_max_first_incr0_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(2),
      I2 => \sig_max_first_increment_reg[2]\,
      O => S(1)
    );
\sig_curr_strt_offset[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_eop_sent_reg,
      I2 => \^e\(0),
      O => \sig_curr_strt_offset_reg[0]\(0)
    );
\sig_max_first_increment[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => sig_sm_ld_dre_cmd_reg,
      I1 => sig_cmd_full_reg,
      I2 => \^e\(0),
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => SR(0)
    );
\storage_data[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \I_SCATTER_STROBE_GEN/lsig_start_vect\(0)
    );
\storage_data[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \storage_data[6]_i_2_n_0\,
      I1 => \sig_btt_cntr_reg[15]\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => \storage_data[1]_i_1_n_0\
    );
\storage_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555C8FF"
    )
        port map (
      I0 => Q(0),
      I1 => \sig_btt_cntr_reg[15]\(1),
      I2 => \sig_btt_cntr_reg[15]\(0),
      I3 => \storage_data[6]_i_2_n_0\,
      I4 => Q(1),
      O => sig_stbgen_tstrb(2)
    );
\storage_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFF80FF"
    )
        port map (
      I0 => Q(0),
      I1 => \sig_btt_cntr_reg[15]\(1),
      I2 => \sig_btt_cntr_reg[15]\(0),
      I3 => \storage_data[6]_i_2_n_0\,
      I4 => Q(1),
      O => \I_SCATTER_STROBE_GEN/lsig_end_vect\(3)
    );
\storage_data[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sig_fifo_mssai_reg[1]\(0),
      I1 => D(0),
      O => sig_tstrb_fifo_data_in(4)
    );
\storage_data[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sig_fifo_mssai_reg[1]\(1),
      I1 => D(0),
      O => sig_tstrb_fifo_data_in(5)
    );
\storage_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11007F0000000000"
    )
        port map (
      I0 => Q(0),
      I1 => \sig_btt_cntr_reg[15]\(1),
      I2 => \sig_btt_cntr_reg[15]\(0),
      I3 => \storage_data[6]_i_2_n_0\,
      I4 => Q(1),
      I5 => \^e\(0),
      O => sig_tstrb_fifo_data_in(6)
    );
\storage_data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \storage_data[6]_i_3_n_0\,
      I1 => \storage_data[6]_i_4_n_0\,
      I2 => \sig_btt_cntr_reg[15]\(3),
      I3 => \sig_btt_cntr_reg[15]\(8),
      I4 => \sig_btt_cntr_reg[15]\(7),
      I5 => \sig_btt_cntr_reg[15]\(9),
      O => \storage_data[6]_i_2_n_0\
    );
\storage_data[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_btt_cntr_reg[15]\(10),
      I1 => \sig_btt_cntr_reg[15]\(15),
      I2 => \sig_btt_cntr_reg[15]\(14),
      I3 => \sig_btt_cntr_reg[15]\(2),
      I4 => \sig_btt_cntr_reg[15]\(13),
      I5 => \sig_btt_cntr_reg[15]\(12),
      O => \storage_data[6]_i_3_n_0\
    );
\storage_data[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_reg[15]\(4),
      I1 => \sig_btt_cntr_reg[15]\(5),
      I2 => \sig_btt_cntr_reg[15]\(6),
      I3 => \sig_btt_cntr_reg[15]\(11),
      O => \storage_data[6]_i_4_n_0\
    );
\storage_data[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => D(0),
      I1 => sig_curr_eof_reg,
      O => sig_tstrb_fifo_data_in(7)
    );
\storage_data[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ld_btt_cntr_reg3,
      I1 => sig_btt_eq_0,
      I2 => ld_btt_cntr_reg2,
      I3 => \^sig_tstrb_fifo_rdy\,
      O => \^e\(0)
    );
\storage_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => \I_SCATTER_STROBE_GEN/lsig_start_vect\(0),
      Q => sig_cmd_empty_reg(0),
      R => '0'
    );
\storage_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => \storage_data[1]_i_1_n_0\,
      Q => sig_cmd_empty_reg(1),
      R => '0'
    );
\storage_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_stbgen_tstrb(2),
      Q => sig_cmd_empty_reg(2),
      R => '0'
    );
\storage_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => \I_SCATTER_STROBE_GEN/lsig_end_vect\(3),
      Q => sig_cmd_empty_reg(3),
      R => '0'
    );
\storage_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_tstrb_fifo_data_in(4),
      Q => sig_cmd_empty_reg(4),
      R => '0'
    );
\storage_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_tstrb_fifo_data_in(5),
      Q => sig_cmd_empty_reg(5),
      R => '0'
    );
\storage_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_tstrb_fifo_data_in(6),
      Q => sig_cmd_empty_reg(6),
      R => '0'
    );
\storage_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_tstrb_fifo_data_in(7),
      Q => sig_cmd_empty_reg(7),
      R => '0'
    );
\storage_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => D(0),
      Q => sig_cmd_empty_reg(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_cmdsts_if is
  port (
    p_61_out : out STD_LOGIC;
    err_i_reg_0 : out STD_LOGIC;
    lsize_mismatch_err : out STD_LOGIC;
    lsize_more_mismatch_err : out STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[2]\ : out STD_LOGIC;
    \GEN_MIN_FOR_SYNC.sft_rst_dly15_reg\ : out STD_LOGIC;
    stop_reg : out STD_LOGIC;
    stop_i : out STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dma_slverr_reg : out STD_LOGIC;
    dma_decerr_reg : out STD_LOGIC;
    \sig_input_addr_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 48 downto 0 );
    s2mm_prmry_resetn : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    initial_frame0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\ : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    p_74_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_80_out : in STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ : in STD_LOGIC;
    frame_sync_reg : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 48 downto 0 );
    zero_hsize_err : in STD_LOGIC;
    zero_vsize_err : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_cmdsts_if : entity is "axi_vdma_cmdsts_if";
end design_1_axi_vdma_0_0_axi_vdma_cmdsts_if;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_cmdsts_if is
  signal err_i_i_1_n_0 : STD_LOGIC;
  signal \^err_i_reg_0\ : STD_LOGIC;
  signal \^lsize_mismatch_err\ : STD_LOGIC;
  signal \^lsize_more_mismatch_err\ : STD_LOGIC;
  signal p_57_out : STD_LOGIC;
  signal p_58_out : STD_LOGIC;
  signal \^stop_reg\ : STD_LOGIC;
begin
  err_i_reg_0 <= \^err_i_reg_0\;
  lsize_mismatch_err <= \^lsize_mismatch_err\;
  lsize_more_mismatch_err <= \^lsize_more_mismatch_err\;
  stop_reg <= \^stop_reg\;
\GEN_MIN_FOR_SYNC.sft_rst_dly1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
        port map (
      I0 => s2mm_halt,
      I1 => p_74_out(0),
      I2 => \^stop_reg\,
      I3 => p_80_out,
      I4 => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\,
      I5 => frame_sync_reg,
      O => \GEN_MIN_FOR_SYNC.sft_rst_dly15_reg\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_9_out,
      Q => \^lsize_more_mismatch_err\,
      R => SR(0)
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_12_out,
      Q => \^lsize_mismatch_err\,
      R => SR(0)
    );
\I_DMA_REGISTER/dma_decerr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_58_out,
      I1 => dma_decerr_reg_0,
      O => dma_decerr_reg
    );
\I_DMA_REGISTER/dma_slverr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_57_out,
      I1 => dma_slverr_reg_0,
      O => dma_slverr_reg
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^lsize_mismatch_err\,
      I1 => \^lsize_more_mismatch_err\,
      O => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[0]\(0)
    );
decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \INFERRED_GEN.cnt_i_reg[2]\,
      Q => p_58_out,
      R => SR(0)
    );
err_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_57_out,
      I1 => zero_hsize_err,
      I2 => zero_vsize_err,
      I3 => \^err_i_reg_0\,
      I4 => p_58_out,
      I5 => \^stop_reg\,
      O => err_i_i_1_n_0
    );
err_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => err_i_i_1_n_0,
      Q => \^stop_reg\,
      R => SR(0)
    );
interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \INFERRED_GEN.cnt_i_reg[2]_1\,
      Q => \^err_i_reg_0\,
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(0),
      Q => \sig_input_addr_reg_reg[31]\(0),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(10),
      Q => \sig_input_addr_reg_reg[31]\(10),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(11),
      Q => \sig_input_addr_reg_reg[31]\(11),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(12),
      Q => \sig_input_addr_reg_reg[31]\(12),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(13),
      Q => \sig_input_addr_reg_reg[31]\(13),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(14),
      Q => \sig_input_addr_reg_reg[31]\(14),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(15),
      Q => \sig_input_addr_reg_reg[31]\(15),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(1),
      Q => \sig_input_addr_reg_reg[31]\(1),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(16),
      Q => \sig_input_addr_reg_reg[31]\(16),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(2),
      Q => \sig_input_addr_reg_reg[31]\(2),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(17),
      Q => \sig_input_addr_reg_reg[31]\(17),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(18),
      Q => \sig_input_addr_reg_reg[31]\(18),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(19),
      Q => \sig_input_addr_reg_reg[31]\(19),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(20),
      Q => \sig_input_addr_reg_reg[31]\(20),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(21),
      Q => \sig_input_addr_reg_reg[31]\(21),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(22),
      Q => \sig_input_addr_reg_reg[31]\(22),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(23),
      Q => \sig_input_addr_reg_reg[31]\(23),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(24),
      Q => \sig_input_addr_reg_reg[31]\(24),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(3),
      Q => \sig_input_addr_reg_reg[31]\(3),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(25),
      Q => \sig_input_addr_reg_reg[31]\(25),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(26),
      Q => \sig_input_addr_reg_reg[31]\(26),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(27),
      Q => \sig_input_addr_reg_reg[31]\(27),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(28),
      Q => \sig_input_addr_reg_reg[31]\(28),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(29),
      Q => \sig_input_addr_reg_reg[31]\(29),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(30),
      Q => \sig_input_addr_reg_reg[31]\(30),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(31),
      Q => \sig_input_addr_reg_reg[31]\(31),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(32),
      Q => \sig_input_addr_reg_reg[31]\(32),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(33),
      Q => \sig_input_addr_reg_reg[31]\(33),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(34),
      Q => \sig_input_addr_reg_reg[31]\(34),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(4),
      Q => \sig_input_addr_reg_reg[31]\(4),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(35),
      Q => \sig_input_addr_reg_reg[31]\(35),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(36),
      Q => \sig_input_addr_reg_reg[31]\(36),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(37),
      Q => \sig_input_addr_reg_reg[31]\(37),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(38),
      Q => \sig_input_addr_reg_reg[31]\(38),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(39),
      Q => \sig_input_addr_reg_reg[31]\(39),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(40),
      Q => \sig_input_addr_reg_reg[31]\(40),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(41),
      Q => \sig_input_addr_reg_reg[31]\(41),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(42),
      Q => \sig_input_addr_reg_reg[31]\(42),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(43),
      Q => \sig_input_addr_reg_reg[31]\(43),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(44),
      Q => \sig_input_addr_reg_reg[31]\(44),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(5),
      Q => \sig_input_addr_reg_reg[31]\(5),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(45),
      Q => \sig_input_addr_reg_reg[31]\(45),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(46),
      Q => \sig_input_addr_reg_reg[31]\(46),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(47),
      Q => \sig_input_addr_reg_reg[31]\(47),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(48),
      Q => \sig_input_addr_reg_reg[31]\(48),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(6),
      Q => \sig_input_addr_reg_reg[31]\(6),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(7),
      Q => \sig_input_addr_reg_reg[31]\(7),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(8),
      Q => \sig_input_addr_reg_reg[31]\(8),
      R => initial_frame0
    );
\s_axis_cmd_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(9),
      Q => \sig_input_addr_reg_reg[31]\(9),
      R => initial_frame0
    );
s_axis_cmd_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\,
      Q => \FSM_sequential_dmacntrl_cs_reg[2]\,
      R => initial_frame0
    );
slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \INFERRED_GEN.cnt_i_reg[2]_0\,
      Q => p_57_out,
      R => SR(0)
    );
stop_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^stop_reg\,
      I1 => p_80_out,
      O => stop_i
    );
sts_tready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_prmry_resetn,
      Q => p_61_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_fsync_gen is
  port (
    p_24_out : out STD_LOGIC;
    frame_sync_aligned : out STD_LOGIC;
    p_23_out : out STD_LOGIC;
    mask_fsync_out_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    initial_frame_reg : out STD_LOGIC;
    p_48_out : out STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_out : out STD_LOGIC;
    p_74_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_37_out : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]\ : in STD_LOGIC;
    initial_frame : in STD_LOGIC;
    p_49_out : in STD_LOGIC;
    s2mm_prmry_resetn : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_fsync_gen : entity is "axi_vdma_fsync_gen";
end design_1_axi_vdma_0_0_axi_vdma_fsync_gen;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_fsync_gen is
  signal \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0\ : STD_LOGIC;
  signal all_idle_d1 : STD_LOGIC;
  signal all_idle_d2 : STD_LOGIC;
  signal \^frame_sync_aligned\ : STD_LOGIC;
  signal \^mask_fsync_out_i\ : STD_LOGIC;
  signal \^p_23_out\ : STD_LOGIC;
  signal \^p_24_out\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal \p_8_out__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_FREE_RUN_MODE.frame_sync_out_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_i_1\ : label is "soft_lutpair47";
begin
  frame_sync_aligned <= \^frame_sync_aligned\;
  mask_fsync_out_i <= \^mask_fsync_out_i\;
  p_23_out <= \^p_23_out\;
  p_24_out <= \^p_24_out\;
\GEN_FREE_RUN_MODE.all_idle_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_37_out,
      Q => all_idle_d1,
      R => SR(0)
    );
\GEN_FREE_RUN_MODE.all_idle_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => all_idle_d1,
      Q => all_idle_d2,
      R => SR(0)
    );
\GEN_FREE_RUN_MODE.frame_sync_aligned_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^p_24_out\,
      Q => \^frame_sync_aligned\,
      R => SR(0)
    );
\GEN_FREE_RUN_MODE.frame_sync_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \p_8_out__0\,
      Q => \^p_24_out\,
      R => SR(0)
    );
\GEN_FREE_RUN_MODE.frame_sync_out_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_49_out,
      I1 => \^mask_fsync_out_i\,
      I2 => \^frame_sync_aligned\,
      O => p_2_out
    );
\GEN_FREE_RUN_MODE.frame_sync_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_2_out,
      Q => \^p_23_out\,
      R => SR(0)
    );
\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      I2 => \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0\,
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(7),
      O => p_4_out
    );
\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => Q(0),
      I1 => p_74_out(1),
      I2 => \^p_24_out\,
      I3 => p_49_out,
      I4 => Q(1),
      I5 => Q(2),
      O => \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0\
    );
\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_resetn_i_reg,
      Q => \^mask_fsync_out_i\,
      R => '0'
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5545"
    )
        port map (
      I0 => \^p_23_out\,
      I1 => \^p_24_out\,
      I2 => s2mm_prmry_resetn,
      I3 => s2mm_halt,
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_23_out\,
      I1 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]\,
      O => E(0)
    );
\MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_24_out\,
      I1 => p_49_out,
      O => p_48_out
    );
initial_frame_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_24_out\,
      I1 => initial_frame,
      O => initial_frame_reg
    );
p_8_out: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => all_idle_d2,
      I1 => all_idle_d1,
      I2 => p_74_out(0),
      O => \p_8_out__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_greycoder is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_greycoder : entity is "axi_vdma_greycoder";
end design_1_axi_vdma_0_0_axi_vdma_greycoder;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_greycoder is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENLOCK_FOR_MASTER.frame_ptr_out[0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \GENLOCK_FOR_MASTER.frame_ptr_out[1]_i_1\ : label is "soft_lutpair40";
begin
\GENLOCK_FOR_MASTER.frame_ptr_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => D(0)
    );
\GENLOCK_FOR_MASTER.frame_ptr_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_intrpt is
  port (
    ch2_delay_cnt_en : out STD_LOGIC;
    ch2_dly_irq_set : out STD_LOGIC;
    s2mm_ioc_irq_set : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\ : out STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.tstvect_fsync_reg\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch2_delay_zero : in STD_LOGIC;
    p_15_out : in STD_LOGIC;
    p_76_out : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    p_74_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_6_out : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    prmry_resetn_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_intrpt : entity is "axi_vdma_intrpt";
end design_1_axi_vdma_0_0_axi_vdma_intrpt;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_intrpt is
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0\ : STD_LOGIC;
  signal \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal L : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ch2_delay_cnt_en\ : STD_LOGIC;
  signal ch2_dly_fast_cnt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ch2_dly_fast_incr : STD_LOGIC;
  signal ch2_ioc_irq_set_i : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s2mm_ioc_irq_set\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5\ : label is "soft_lutpair65";
begin
  \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0\(7 downto 0) <= \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
  ch2_delay_cnt_en <= \^ch2_delay_cnt_en\;
  s2mm_ioc_irq_set <= \^s2mm_ioc_irq_set\;
\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08C8"
    )
        port map (
      I0 => p_4_out,
      I1 => \out\,
      I2 => mask_fsync_out_i,
      I3 => \^s2mm_ioc_irq_set\,
      O => \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => L(1),
      I1 => L(0),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\,
      O => ch2_dly_fast_cnt(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"98"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\,
      O => ch2_dly_fast_cnt(1)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => L(5),
      I1 => L(3),
      I2 => L(2),
      I3 => L(4),
      I4 => L(6),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => L(2),
      I1 => L(0),
      I2 => L(1),
      O => ch2_dly_fast_cnt(2)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(2),
      I3 => L(3),
      O => ch2_dly_fast_cnt(3)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(3),
      I3 => L(2),
      I4 => L(4),
      O => ch2_dly_fast_cnt(4)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(4),
      I3 => L(2),
      I4 => L(3),
      I5 => L(5),
      O => ch2_dly_fast_cnt(5)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3_n_0\,
      I1 => L(5),
      I2 => L(3),
      I3 => L(2),
      I4 => L(4),
      I5 => L(6),
      O => ch2_dly_fast_cnt(6)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(0),
      Q => L(0),
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(1),
      Q => L(1),
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(2),
      Q => L(2),
      S => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(3),
      Q => L(3),
      S => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(4),
      Q => L(4),
      S => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(5),
      Q => L(5),
      S => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(6),
      Q => L(6),
      S => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => L(6),
      I1 => L(4),
      I2 => L(2),
      I3 => L(3),
      I4 => L(5),
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3_n_0\,
      O => ch2_dly_fast_incr
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_incr,
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \MASTER_MODE_FRAME_CNT.tstvect_fsync_reg\,
      Q => \^ch2_delay_cnt_en\,
      R => '0'
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => plusOp(5)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0\,
      I1 => \^q\(6),
      O => plusOp(6)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0\,
      I1 => p_76_out,
      I2 => prmry_resetn_i_reg,
      I3 => \^ch2_delay_cnt_en\,
      I4 => p_15_out,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0\,
      I2 => \^q\(7),
      O => plusOp(7)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090000"
    )
        port map (
      I0 => \^q\(7),
      I1 => p_74_out(15),
      I2 => \^q\(6),
      I3 => p_74_out(14),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(0),
      Q => \^q\(0),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(1),
      Q => \^q\(1),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(2),
      Q => \^q\(2),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(3),
      Q => \^q\(3),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(4),
      Q => \^q\(4),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(5),
      Q => \^q\(5),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(6),
      Q => \^q\(6),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(7),
      Q => \^q\(7),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => ch2_delay_zero,
      I1 => p_15_out,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0\,
      O => p_10_out
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => p_74_out(15),
      I2 => \^q\(6),
      I3 => p_74_out(14),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0\,
      I1 => \^q\(1),
      I2 => p_74_out(9),
      I3 => \^q\(0),
      I4 => p_74_out(8),
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => p_74_out(12),
      I2 => \^q\(3),
      I3 => p_74_out(11),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => p_74_out(13),
      I2 => \^q\(2),
      I3 => p_74_out(10),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_10_out,
      Q => ch2_dly_irq_set,
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ch2_ioc_irq_set_i,
      I1 => p_53_out,
      I2 => \out\,
      I3 => p_6_out,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(6),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(7),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0\,
      O => ch2_ioc_irq_set_i
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0\,
      Q => \^s2mm_ioc_irq_set\,
      R => '0'
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => p_74_out(0),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0\,
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      O => p_2_in(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I2 => p_74_out(1),
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0\,
      O => p_2_in(1)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I3 => p_74_out(2),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0\,
      O => p_2_in(2)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AAA9AAA9"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      I4 => p_74_out(3),
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0\,
      O => p_2_in(3)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0\,
      I2 => p_74_out(4),
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0\,
      O => p_2_in(4)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0\,
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      I3 => p_74_out(5),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0\,
      O => p_2_in(5)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AAA9AAA9"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(6),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0\,
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      I4 => p_74_out(6),
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0\,
      O => p_2_in(6)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(7),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(6),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3_n_0\,
      I3 => p_74_out(7),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0\,
      O => p_2_in(7)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I4 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      I5 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0\,
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(7),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(6),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      I4 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      I5 => p_6_out,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_2_in(0),
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      S => prmry_resetn_i_reg_0(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_2_in(1),
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      R => prmry_resetn_i_reg_0(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_2_in(2),
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      R => prmry_resetn_i_reg_0(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_2_in(3),
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      R => prmry_resetn_i_reg_0(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_2_in(4),
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      R => prmry_resetn_i_reg_0(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_2_in(5),
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      R => prmry_resetn_i_reg_0(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_2_in(6),
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(6),
      R => prmry_resetn_i_reg_0(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_2_in(7),
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(7),
      R => prmry_resetn_i_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_lite_if is
  port (
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]\ : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23]_1\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[3]_0\ : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmtr_updt_complete_i_reg : out STD_LOGIC;
    lsize_err_reg : out STD_LOGIC;
    lsize_more_err_reg : out STD_LOGIC;
    ioc_irq_reg : out STD_LOGIC;
    dly_irq_reg : out STD_LOGIC;
    lsize_more_err_reg_0 : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s2mm_axi2ip_wrce : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_resetn : in STD_LOGIC;
    p_80_out : in STD_LOGIC;
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]\ : in STD_LOGIC;
    p_74_out : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ch2_irqdelay_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\ : in STD_LOGIC;
    \axi2ip_rdaddr_captured_reg[4]_0\ : in STD_LOGIC;
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0]\ : in STD_LOGIC;
    \axi2ip_rdaddr_captured_reg[4]_1\ : in STD_LOGIC;
    \axi2ip_rdaddr_captured_reg[4]_2\ : in STD_LOGIC;
    \axi2ip_rdaddr_captured_reg[4]_3\ : in STD_LOGIC;
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \axi2ip_rdaddr_captured_reg[4]_4\ : in STD_LOGIC;
    lsize_err_reg_0 : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[11]\ : in STD_LOGIC;
    ioc_irq_reg_0 : in STD_LOGIC;
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[14]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \axi2ip_rdaddr_captured_reg[4]_5\ : in STD_LOGIC;
    dly_irq_reg_0 : in STD_LOGIC;
    err_irq_reg : in STD_LOGIC;
    lsize_more_err_reg_1 : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[17]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[20]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[22]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[23]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[24]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[26]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[27]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30]\ : in STD_LOGIC;
    s2mm_prmry_resetn : in STD_LOGIC;
    \reg_module_hsize_reg[15]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lsize_mismatch_err : in STD_LOGIC;
    s2mm_ioc_irq_set : in STD_LOGIC;
    ch2_dly_irq_set : in STD_LOGIC;
    lsize_more_mismatch_err : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ptr_ref_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_lite_if : entity is "axi_vdma_lite_if";
end design_1_axi_vdma_0_0_axi_vdma_lite_if;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_lite_if is
  signal \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\ : STD_LOGIC;
  signal \^enable_dmacr_frm_cntr.dmacr_i_reg[16]\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[28]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[29]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[6]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_0\ : STD_LOGIC;
  signal \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_1\ : STD_LOGIC;
  signal \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[3]_0\ : STD_LOGIC;
  signal \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \GEN_LITE_IS_SYNC.rvalid_out_i_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal arvalid : STD_LOGIC;
  signal awaddr : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal awvalid : STD_LOGIC;
  signal axi2ip_rdaddr_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg : string;
  attribute async_reg of axi2ip_rdaddr_captured_mm2s_cdc_tig : signal is "true";
  signal axi2ip_rdaddr_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_rdaddr_captured_s2mm_cdc_tig : signal is "true";
  signal axi2ip_wraddr_captured : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal axi2ip_wraddr_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_wraddr_captured_mm2s_cdc_tig : signal is "true";
  signal axi2ip_wraddr_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_wraddr_captured_s2mm_cdc_tig : signal is "true";
  signal bvalid_out_i_i_1_n_0 : STD_LOGIC;
  signal \dmacr_i[1]_i_2_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_captured : STD_LOGIC_VECTOR ( 28 downto 8 );
  signal ip2axi_rddata_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of ip2axi_rddata_captured_mm2s_cdc_tig : signal is "true";
  signal ip2axi_rddata_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of ip2axi_rddata_captured_s2mm_cdc_tig : signal is "true";
  signal ip2axi_rddata_int_inferred_i_51_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_52_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_53_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_55_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_57_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_59_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_63_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_70_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_72_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_75_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_76_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_77_n_0 : STD_LOGIC;
  signal lite_wr_addr_phase_finished_data_phase_started : STD_LOGIC;
  signal lite_wr_addr_phase_finished_data_phase_started_i_1_n_0 : STD_LOGIC;
  signal \^lsize_more_err_reg\ : STD_LOGIC;
  signal mm2s_axi2ip_wrdata_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of mm2s_axi2ip_wrdata_cdc_tig : signal is "true";
  signal p_2_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal prepare_wrce0_out : STD_LOGIC;
  signal prepare_wrce_d1 : STD_LOGIC;
  signal read_has_started_i : STD_LOGIC;
  signal read_has_started_i_i_1_n_0 : STD_LOGIC;
  signal s2mm_axi2ip_rdaddr : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal s2mm_axi2ip_wrdata_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s2mm_axi2ip_wrdata_cdc_tig : signal is "true";
  signal \^s_axi_lite_arready\ : STD_LOGIC;
  signal \^s_axi_lite_awready\ : STD_LOGIC;
  signal \^s_axi_lite_bvalid\ : STD_LOGIC;
  signal \^s_axi_lite_rvalid\ : STD_LOGIC;
  signal \^s_axi_lite_wready\ : STD_LOGIC;
  signal sig_arvalid_arrived_d1 : STD_LOGIC;
  signal sig_arvalid_arrived_d1_i_1_n_0 : STD_LOGIC;
  signal \sig_arvalid_detected__0\ : STD_LOGIC;
  signal sig_awvalid_arrived_d1 : STD_LOGIC;
  signal sig_awvalid_arrived_d1_i_1_n_0 : STD_LOGIC;
  signal \sig_awvalid_detected__0\ : STD_LOGIC;
  signal wrce_gen0 : STD_LOGIC;
  signal write_has_started : STD_LOGIC;
  signal write_has_started_i_1_n_0 : STD_LOGIC;
  signal wvalid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[28]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[29]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \GEN_LITE_IS_SYNC.prepare_wrce_d1_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \GEN_LITE_IS_SYNC.wready_out_i_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_3.reg_module_start_address1_i[31]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_3.reg_module_start_address3_i[31]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of dma_interr_i_2 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \dmacr_i[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dmacr_i[2]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of ip2axi_rddata_int_inferred_i_32 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of ip2axi_rddata_int_inferred_i_33 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of ip2axi_rddata_int_inferred_i_35 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of ip2axi_rddata_int_inferred_i_62 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ptr_ref_i[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \reg_module_hsize[15]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \reg_module_vsize[12]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of sig_arvalid_arrived_d1_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of sig_awvalid_arrived_d1_i_1 : label is "soft_lutpair8";
begin
  \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]\ <= \^enable_dmacr_frm_cntr.dmacr_i_reg[16]\;
  \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23]_0\ <= \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_0\;
  \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23]_1\ <= \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_1\;
  \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[3]_0\ <= \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[3]_0\;
  \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0\(2 downto 0) <= \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(2 downto 0);
  Q(31 downto 0) <= \^q\(31 downto 0);
  lsize_more_err_reg <= \^lsize_more_err_reg\;
  s_axi_lite_arready <= \^s_axi_lite_arready\;
  s_axi_lite_awready <= \^s_axi_lite_awready\;
  s_axi_lite_bvalid <= \^s_axi_lite_bvalid\;
  s_axi_lite_rvalid <= \^s_axi_lite_rvalid\;
  s_axi_lite_wready <= \^s_axi_lite_wready\;
\DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => axi2ip_wraddr_captured(4),
      I1 => \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0\,
      I2 => axi2ip_wraddr_captured(3),
      I3 => axi2ip_wraddr_captured(7),
      O => s2mm_axi2ip_wrce(1)
    );
\DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => axi2ip_wraddr_captured(6),
      I1 => prepare_wrce_d1,
      I2 => lite_wr_addr_phase_finished_data_phase_started,
      I3 => wvalid,
      I4 => axi2ip_wraddr_captured(2),
      I5 => axi2ip_wraddr_captured(5),
      O => \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^enable_dmacr_frm_cntr.dmacr_i_reg[16]\,
      I1 => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]\,
      O => p_8_out
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\,
      I1 => \^q\(19),
      I2 => \^q\(18),
      I3 => \^q\(20),
      I4 => s2mm_prmry_resetn,
      O => SS(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \^enable_dmacr_frm_cntr.dmacr_i_reg[16]\,
      I1 => \^q\(17),
      I2 => \^q\(16),
      I3 => \^q\(21),
      I4 => \^q\(22),
      I5 => \^q\(23),
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^enable_dmacr_frm_cntr.dmacr_i_reg[16]\,
      I1 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0\,
      O => p_7_out
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => p_74_out(9),
      I1 => \^q\(22),
      I2 => p_74_out(10),
      I3 => \^q\(23),
      I4 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0\,
      I5 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\,
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(16),
      I1 => p_74_out(3),
      I2 => p_74_out(4),
      I3 => \^q\(17),
      I4 => p_74_out(5),
      I5 => \^q\(18),
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(19),
      I1 => p_74_out(6),
      I2 => p_74_out(8),
      I3 => \^q\(21),
      I4 => p_74_out(7),
      I5 => \^q\(20),
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\
    );
\GEN_LITE_IS_SYNC.arready_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_arvalid_arrived_d1,
      Q => \^s_axi_lite_arready\,
      R => SR(0)
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I1 => \ptr_ref_i_reg[4]\(2),
      I2 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I3 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I4 => \out\(10),
      O => ip2axi_rddata_captured(10)
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I1 => \ptr_ref_i_reg[4]\(3),
      I2 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I3 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I4 => \out\(11),
      O => ip2axi_rddata_captured(11)
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I1 => \ptr_ref_i_reg[4]\(4),
      I2 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I3 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I4 => \out\(12),
      O => ip2axi_rddata_captured(12)
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I1 => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\(0),
      I2 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I3 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I4 => \out\(24),
      O => ip2axi_rddata_captured(24)
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE0E0"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I1 => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\(1),
      I2 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I3 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I4 => \out\(25),
      O => ip2axi_rddata_captured(25)
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I1 => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\(2),
      I2 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I3 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I4 => \out\(26),
      O => ip2axi_rddata_captured(26)
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I1 => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\(3),
      I2 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I3 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I4 => \out\(27),
      O => ip2axi_rddata_captured(27)
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I1 => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\(4),
      I2 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I3 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I4 => \out\(28),
      O => ip2axi_rddata_captured(28)
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(1),
      I1 => s2mm_axi2ip_rdaddr(5),
      I2 => s2mm_axi2ip_rdaddr(7),
      I3 => s2mm_axi2ip_rdaddr(6),
      I4 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(2),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[28]_i_2_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8088A0"
    )
        port map (
      I0 => \out\(29),
      I1 => s2mm_axi2ip_rdaddr(7),
      I2 => s2mm_axi2ip_rdaddr(6),
      I3 => s2mm_axi2ip_rdaddr(5),
      I4 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(2),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[29]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I1 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(2),
      I2 => s2mm_axi2ip_rdaddr(6),
      I3 => s2mm_axi2ip_rdaddr(7),
      I4 => s2mm_axi2ip_rdaddr(5),
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(1),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8088A0"
    )
        port map (
      I0 => \out\(30),
      I1 => s2mm_axi2ip_rdaddr(7),
      I2 => s2mm_axi2ip_rdaddr(6),
      I3 => s2mm_axi2ip_rdaddr(5),
      I4 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(2),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"83E7"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(2),
      I1 => s2mm_axi2ip_rdaddr(5),
      I2 => s2mm_axi2ip_rdaddr(6),
      I3 => s2mm_axi2ip_rdaddr(7),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8088A0"
    )
        port map (
      I0 => \out\(4),
      I1 => s2mm_axi2ip_rdaddr(7),
      I2 => s2mm_axi2ip_rdaddr(6),
      I3 => s2mm_axi2ip_rdaddr(5),
      I4 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(2),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[4]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8088A0"
    )
        port map (
      I0 => \out\(6),
      I1 => s2mm_axi2ip_rdaddr(7),
      I2 => s2mm_axi2ip_rdaddr(6),
      I3 => s2mm_axi2ip_rdaddr(5),
      I4 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(2),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[6]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I1 => \ptr_ref_i_reg[4]\(0),
      I2 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I3 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I4 => \out\(8),
      O => ip2axi_rddata_captured(8)
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I1 => \ptr_ref_i_reg[4]\(1),
      I2 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I3 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I4 => \out\(9),
      O => ip2axi_rddata_captured(9)
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \out\(0),
      Q => s_axi_lite_rdata(0),
      R => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(10),
      Q => s_axi_lite_rdata(10),
      R => '0'
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(11),
      Q => s_axi_lite_rdata(11),
      R => '0'
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(12),
      Q => s_axi_lite_rdata(12),
      R => '0'
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \out\(13),
      Q => s_axi_lite_rdata(13),
      R => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \out\(14),
      Q => s_axi_lite_rdata(14),
      R => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \out\(15),
      Q => s_axi_lite_rdata(15),
      R => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \out\(16),
      Q => s_axi_lite_rdata(16),
      R => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \out\(17),
      Q => s_axi_lite_rdata(17),
      R => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \out\(18),
      Q => s_axi_lite_rdata(18),
      R => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \out\(19),
      Q => s_axi_lite_rdata(19),
      R => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \out\(1),
      Q => s_axi_lite_rdata(1),
      R => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \out\(20),
      Q => s_axi_lite_rdata(20),
      R => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \out\(21),
      Q => s_axi_lite_rdata(21),
      R => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \out\(22),
      Q => s_axi_lite_rdata(22),
      R => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \out\(23),
      Q => s_axi_lite_rdata(23),
      R => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(24),
      Q => s_axi_lite_rdata(24),
      R => '0'
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(25),
      Q => s_axi_lite_rdata(25),
      R => '0'
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(26),
      Q => s_axi_lite_rdata(26),
      R => '0'
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(27),
      Q => s_axi_lite_rdata(27),
      R => '0'
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(28),
      Q => s_axi_lite_rdata(28),
      R => '0'
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[29]_i_1_n_0\,
      Q => s_axi_lite_rdata(29),
      S => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \out\(2),
      Q => s_axi_lite_rdata(2),
      R => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      Q => s_axi_lite_rdata(30),
      S => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \out\(31),
      Q => s_axi_lite_rdata(31),
      R => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \out\(3),
      Q => s_axi_lite_rdata(3),
      R => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[4]_i_1_n_0\,
      Q => s_axi_lite_rdata(4),
      S => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \out\(5),
      Q => s_axi_lite_rdata(5),
      R => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[6]_i_1_n_0\,
      Q => s_axi_lite_rdata(6),
      S => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \out\(7),
      Q => s_axi_lite_rdata(7),
      R => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(8),
      Q => s_axi_lite_rdata(8),
      R => '0'
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(9),
      Q => s_axi_lite_rdata(9),
      R => '0'
    );
\GEN_LITE_IS_SYNC.prepare_wrce_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lite_wr_addr_phase_finished_data_phase_started,
      I1 => wvalid,
      O => prepare_wrce0_out
    );
\GEN_LITE_IS_SYNC.prepare_wrce_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prepare_wrce0_out,
      Q => prepare_wrce_d1,
      R => SR(0)
    );
\GEN_LITE_IS_SYNC.rvalid_out_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => \^s_axi_lite_arready\,
      I1 => s_axi_lite_resetn,
      I2 => s_axi_lite_rready,
      I3 => \^s_axi_lite_rvalid\,
      O => \GEN_LITE_IS_SYNC.rvalid_out_i_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.rvalid_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_SYNC.rvalid_out_i_i_1_n_0\,
      Q => \^s_axi_lite_rvalid\,
      R => '0'
    );
\GEN_LITE_IS_SYNC.wready_out_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wvalid,
      I1 => lite_wr_addr_phase_finished_data_phase_started,
      I2 => prepare_wrce_d1,
      O => wrce_gen0
    );
\GEN_LITE_IS_SYNC.wready_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => wrce_gen0,
      Q => \^s_axi_lite_wready\,
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => axi2ip_wraddr_captured(4),
      I1 => \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0\,
      I2 => axi2ip_wraddr_captured(3),
      I3 => axi2ip_wraddr_captured(7),
      O => s2mm_axi2ip_wrce(5)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => axi2ip_wraddr_captured(4),
      I1 => \dmacr_i[1]_i_2_n_0\,
      I2 => axi2ip_wraddr_captured(3),
      I3 => axi2ip_wraddr_captured(7),
      O => s2mm_axi2ip_wrce(6)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => axi2ip_wraddr_captured(4),
      I1 => \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0\,
      I2 => axi2ip_wraddr_captured(3),
      I3 => axi2ip_wraddr_captured(7),
      O => s2mm_axi2ip_wrce(7)
    );
\I_DMA_REGISTER/dly_irq_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^lsize_more_err_reg\,
      I2 => ch2_dly_irq_set,
      I3 => dly_irq_reg_0,
      O => dly_irq_reg
    );
\I_DMA_REGISTER/ioc_irq_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^lsize_more_err_reg\,
      I2 => s2mm_ioc_irq_set,
      I3 => ioc_irq_reg_0,
      O => ioc_irq_reg
    );
\I_DMA_REGISTER/lsize_err_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^lsize_more_err_reg\,
      I2 => lsize_mismatch_err,
      I3 => lsize_err_reg_0,
      O => lsize_err_reg
    );
\I_DMA_REGISTER/lsize_more_err_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^lsize_more_err_reg\,
      I2 => lsize_more_mismatch_err,
      I3 => lsize_more_err_reg_1,
      O => lsize_more_err_reg_0
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => axi2ip_wraddr_captured(4),
      I1 => \dmacr_i[1]_i_2_n_0\,
      I2 => axi2ip_wraddr_captured(3),
      I3 => axi2ip_wraddr_captured(7),
      O => s2mm_axi2ip_wrce(4)
    );
\araddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(0),
      Q => p_2_in(0),
      R => SR(0)
    );
\araddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(1),
      Q => p_2_in(1),
      R => SR(0)
    );
\araddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(2),
      Q => p_2_in(2),
      R => SR(0)
    );
\araddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(3),
      Q => p_2_in(3),
      R => SR(0)
    );
\araddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(4),
      Q => p_2_in(4),
      R => SR(0)
    );
\araddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(5),
      Q => p_2_in(5),
      R => SR(0)
    );
arvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_arvalid,
      Q => arvalid,
      R => SR(0)
    );
\awaddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(0),
      Q => awaddr(2),
      R => SR(0)
    );
\awaddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(1),
      Q => awaddr(3),
      R => SR(0)
    );
\awaddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(2),
      Q => awaddr(4),
      R => SR(0)
    );
\awaddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(3),
      Q => awaddr(5),
      R => SR(0)
    );
\awaddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(4),
      Q => awaddr(6),
      R => SR(0)
    );
\awaddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(5),
      Q => awaddr(7),
      R => SR(0)
    );
awready_out_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \sig_awvalid_detected__0\,
      Q => \^s_axi_lite_awready\,
      R => SR(0)
    );
awvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awvalid,
      Q => awvalid,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_2_in(0),
      Q => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_2_in(1),
      Q => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(1),
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_2_in(2),
      Q => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(2),
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_2_in(3),
      Q => s2mm_axi2ip_rdaddr(5),
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_2_in(4),
      Q => s2mm_axi2ip_rdaddr(6),
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_2_in(5),
      Q => s2mm_axi2ip_rdaddr(7),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(2),
      Q => axi2ip_wraddr_captured(2),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(3),
      Q => axi2ip_wraddr_captured(3),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(4),
      Q => axi2ip_wraddr_captured(4),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(5),
      Q => axi2ip_wraddr_captured(5),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(6),
      Q => axi2ip_wraddr_captured(6),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(7),
      Q => axi2ip_wraddr_captured(7),
      R => SR(0)
    );
bvalid_out_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => \^s_axi_lite_wready\,
      I1 => s_axi_lite_resetn,
      I2 => s_axi_lite_bready,
      I3 => \^s_axi_lite_bvalid\,
      O => bvalid_out_i_i_1_n_0
    );
bvalid_out_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => bvalid_out_i_i_1_n_0,
      Q => \^s_axi_lite_bvalid\,
      R => '0'
    );
dma_interr_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi2ip_wraddr_captured(4),
      I1 => \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0\,
      I2 => axi2ip_wraddr_captured(3),
      I3 => axi2ip_wraddr_captured(7),
      O => \^lsize_more_err_reg\
    );
\dmacr_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi2ip_wraddr_captured(4),
      I1 => \dmacr_i[1]_i_2_n_0\,
      I2 => axi2ip_wraddr_captured(3),
      I3 => axi2ip_wraddr_captured(7),
      O => \^enable_dmacr_frm_cntr.dmacr_i_reg[16]\
    );
\dmacr_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => axi2ip_wraddr_captured(6),
      I1 => prepare_wrce_d1,
      I2 => lite_wr_addr_phase_finished_data_phase_started,
      I3 => wvalid,
      I4 => axi2ip_wraddr_captured(2),
      I5 => axi2ip_wraddr_captured(5),
      O => \dmacr_i[1]_i_2_n_0\
    );
\dmacr_i[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^enable_dmacr_frm_cntr.dmacr_i_reg[16]\,
      I2 => p_80_out,
      O => \dmacr_i_reg[2]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(30)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(21)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(19)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(18)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(17)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(16)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(15)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(14)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(13)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(12)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(11)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(10)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(20)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(9)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(8)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(7)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(6)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(5)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(4)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(3)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(2)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(1)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(19)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(31)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(30)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(29)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(28)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(27)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(26)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(25)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(24)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(23)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(22)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(18)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(21)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(20)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(19)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(18)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(17)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(16)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(15)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(14)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(13)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(12)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(17)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(11)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(10)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(9)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(8)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(7)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(6)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(5)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(4)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(3)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(2)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(16)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(1)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(15)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(14)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(13)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(12)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(29)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(11)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(10)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(9)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(8)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(7)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(6)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(5)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(4)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(3)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(2)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(28)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(1)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(0)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(31)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(30)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(29)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(28)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(27)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(26)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(25)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(24)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(27)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(23)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(22)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(21)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(20)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(19)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(18)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(17)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(16)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(15)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(14)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(26)
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(13)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(12)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(11)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(10)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(9)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(8)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(7)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(6)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(5)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(4)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(25)
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(3)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(2)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(1)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(0)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_mm2s_cdc_tig(7)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_mm2s_cdc_tig(6)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_mm2s_cdc_tig(5)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_mm2s_cdc_tig(4)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_mm2s_cdc_tig(3)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_mm2s_cdc_tig(2)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(24)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(7)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(6)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(5)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(4)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(3)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(2)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_mm2s_cdc_tig(7)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_mm2s_cdc_tig(6)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_mm2s_cdc_tig(5)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_mm2s_cdc_tig(4)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(23)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_mm2s_cdc_tig(3)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_mm2s_cdc_tig(2)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(7)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(6)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(5)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(4)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(3)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(2)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(31)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(30)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(22)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(29)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(28)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(27)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(26)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(25)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(24)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(23)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(22)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(21)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(20)
    );
ip2axi_rddata_int_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_0\,
      I1 => ch2_irqdelay_status(7),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I3 => p_74_out(18),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_1\,
      O => in0(28)
    );
ip2axi_rddata_int_inferred_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\(6),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I3 => p_74_out(9),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[22]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_1\,
      O => in0(19)
    );
ip2axi_rddata_int_inferred_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\(5),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I3 => p_74_out(8),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_1\,
      O => in0(18)
    );
ip2axi_rddata_int_inferred_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\(4),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I3 => p_74_out(7),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[20]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_1\,
      O => in0(17)
    );
ip2axi_rddata_int_inferred_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\(3),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I3 => p_74_out(6),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_1\,
      O => in0(16)
    );
ip2axi_rddata_int_inferred_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\(2),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I3 => p_74_out(5),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_1\,
      O => in0(15)
    );
ip2axi_rddata_int_inferred_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\(1),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I3 => p_74_out(4),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[17]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_1\,
      O => in0(14)
    );
ip2axi_rddata_int_inferred_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\(0),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I3 => p_74_out(3),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_1\,
      O => in0(13)
    );
ip2axi_rddata_int_inferred_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_0\,
      I1 => lsize_more_err_reg_1,
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I3 => p_74_out(2),
      I4 => ip2axi_rddata_int_inferred_i_51_n_0,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_1\,
      O => in0(12)
    );
ip2axi_rddata_int_inferred_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_0\,
      I1 => err_irq_reg,
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I3 => \M_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(2),
      I4 => ip2axi_rddata_int_inferred_i_52_n_0,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_1\,
      O => in0(11)
    );
ip2axi_rddata_int_inferred_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_0\,
      I1 => dly_irq_reg_0,
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I3 => \M_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(1),
      I4 => ip2axi_rddata_int_inferred_i_53_n_0,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_1\,
      O => in0(10)
    );
ip2axi_rddata_int_inferred_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_0\,
      I1 => ch2_irqdelay_status(6),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I3 => p_74_out(17),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_1\,
      O => in0(27)
    );
ip2axi_rddata_int_inferred_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_0\,
      I1 => ioc_irq_reg_0,
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I3 => \M_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(0),
      I4 => \axi2ip_rdaddr_captured_reg[4]_5\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_1\,
      O => in0(9)
    );
ip2axi_rddata_int_inferred_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000404040004000"
    )
        port map (
      I0 => s2mm_axi2ip_rdaddr(6),
      I1 => s2mm_axi2ip_rdaddr(5),
      I2 => s2mm_axi2ip_rdaddr(7),
      I3 => ip2axi_rddata_int_inferred_i_55_n_0,
      I4 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(2),
      I5 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[11]\,
      O => in0(8)
    );
ip2axi_rddata_int_inferred_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000404040004000"
    )
        port map (
      I0 => s2mm_axi2ip_rdaddr(6),
      I1 => s2mm_axi2ip_rdaddr(5),
      I2 => s2mm_axi2ip_rdaddr(7),
      I3 => ip2axi_rddata_int_inferred_i_57_n_0,
      I4 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(2),
      I5 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10]\,
      O => in0(7)
    );
ip2axi_rddata_int_inferred_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000404040004000"
    )
        port map (
      I0 => s2mm_axi2ip_rdaddr(6),
      I1 => s2mm_axi2ip_rdaddr(5),
      I2 => s2mm_axi2ip_rdaddr(7),
      I3 => ip2axi_rddata_int_inferred_i_59_n_0,
      I4 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(2),
      I5 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9]\,
      O => in0(6)
    );
ip2axi_rddata_int_inferred_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg[4]_4\,
      I1 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_1\,
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[3]_0\,
      I3 => lsize_err_reg_0,
      I4 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(1),
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      O => in0(5)
    );
ip2axi_rddata_int_inferred_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000404040004000"
    )
        port map (
      I0 => s2mm_axi2ip_rdaddr(6),
      I1 => s2mm_axi2ip_rdaddr(5),
      I2 => s2mm_axi2ip_rdaddr(7),
      I3 => ip2axi_rddata_int_inferred_i_63_n_0,
      I4 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(2),
      I5 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7]\,
      O => in0(4)
    );
ip2axi_rddata_int_inferred_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg[4]_3\,
      I1 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_1\,
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[3]_0\,
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I4 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(1),
      I5 => \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\(2),
      O => in0(3)
    );
ip2axi_rddata_int_inferred_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_0\,
      I1 => ch2_irqdelay_status(5),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I3 => p_74_out(16),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_1\,
      O => in0(26)
    );
ip2axi_rddata_int_inferred_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0040"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg[4]_2\,
      I1 => s2mm_axi2ip_rdaddr(7),
      I2 => s2mm_axi2ip_rdaddr(5),
      I3 => s2mm_axi2ip_rdaddr(6),
      I4 => ip2axi_rddata_int_inferred_i_70_n_0,
      O => in0(2)
    );
ip2axi_rddata_int_inferred_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0040"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg[4]_1\,
      I1 => s2mm_axi2ip_rdaddr(7),
      I2 => s2mm_axi2ip_rdaddr(5),
      I3 => s2mm_axi2ip_rdaddr(6),
      I4 => ip2axi_rddata_int_inferred_i_72_n_0,
      O => in0(1)
    );
ip2axi_rddata_int_inferred_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0040"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg[4]_0\,
      I1 => s2mm_axi2ip_rdaddr(7),
      I2 => s2mm_axi2ip_rdaddr(5),
      I3 => s2mm_axi2ip_rdaddr(6),
      I4 => \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0]\,
      O => in0(0)
    );
ip2axi_rddata_int_inferred_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(1),
      I1 => s2mm_axi2ip_rdaddr(6),
      I2 => s2mm_axi2ip_rdaddr(5),
      I3 => s2mm_axi2ip_rdaddr(7),
      I4 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(2),
      O => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_0\
    );
ip2axi_rddata_int_inferred_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s2mm_axi2ip_rdaddr(7),
      I1 => s2mm_axi2ip_rdaddr(5),
      I2 => s2mm_axi2ip_rdaddr(6),
      O => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_1\
    );
ip2axi_rddata_int_inferred_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_0\,
      I1 => ch2_irqdelay_status(4),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I3 => p_74_out(15),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_1\,
      O => in0(25)
    );
ip2axi_rddata_int_inferred_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_0\,
      I1 => ch2_irqdelay_status(3),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I3 => p_74_out(14),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[27]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_1\,
      O => in0(24)
    );
ip2axi_rddata_int_inferred_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2AAAAAAA2AA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_75_n_0,
      I1 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(2),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(1),
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15]\(6),
      I4 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I5 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15]\(6),
      O => ip2axi_rddata_int_inferred_i_51_n_0
    );
ip2axi_rddata_int_inferred_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAA2A2A2AAAAAA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_76_n_0,
      I1 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(2),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(1),
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15]\(5),
      I4 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I5 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15]\(5),
      O => ip2axi_rddata_int_inferred_i_52_n_0
    );
ip2axi_rddata_int_inferred_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2AAAAAAA2AA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_77_n_0,
      I1 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(2),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(1),
      I3 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15]\(4),
      I4 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I5 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15]\(4),
      O => ip2axi_rddata_int_inferred_i_53_n_0
    );
ip2axi_rddata_int_inferred_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15]\(3),
      I1 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15]\(3),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(2),
      I4 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(1),
      O => ip2axi_rddata_int_inferred_i_55_n_0
    );
ip2axi_rddata_int_inferred_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15]\(2),
      I1 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15]\(2),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(2),
      I4 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(1),
      O => ip2axi_rddata_int_inferred_i_57_n_0
    );
ip2axi_rddata_int_inferred_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15]\(1),
      I1 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15]\(1),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(2),
      I4 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(1),
      O => ip2axi_rddata_int_inferred_i_59_n_0
    );
ip2axi_rddata_int_inferred_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_0\,
      I1 => ch2_irqdelay_status(2),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I3 => p_74_out(13),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[26]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_1\,
      O => in0(23)
    );
ip2axi_rddata_int_inferred_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(2),
      I1 => s2mm_axi2ip_rdaddr(7),
      I2 => s2mm_axi2ip_rdaddr(5),
      I3 => s2mm_axi2ip_rdaddr(6),
      O => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[3]_0\
    );
ip2axi_rddata_int_inferred_i_63: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15]\(0),
      I1 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I2 => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15]\(0),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(2),
      I4 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(1),
      O => ip2axi_rddata_int_inferred_i_63_n_0
    );
ip2axi_rddata_int_inferred_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_0\,
      I1 => ch2_irqdelay_status(1),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I3 => p_74_out(12),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_1\,
      O => in0(22)
    );
ip2axi_rddata_int_inferred_i_70: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30020002"
    )
        port map (
      I0 => p_80_out,
      I1 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[3]_0\,
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(1),
      I4 => \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\(1),
      O => ip2axi_rddata_int_inferred_i_70_n_0
    );
ip2axi_rddata_int_inferred_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30020002"
    )
        port map (
      I0 => p_74_out(1),
      I1 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[3]_0\,
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(1),
      I4 => \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\(0),
      O => ip2axi_rddata_int_inferred_i_72_n_0
    );
ip2axi_rddata_int_inferred_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(2),
      I1 => \reg_module_hsize_reg[15]\(2),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(1),
      I4 => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(2),
      I5 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15]\(2),
      O => ip2axi_rddata_int_inferred_i_75_n_0
    );
ip2axi_rddata_int_inferred_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(2),
      I1 => \reg_module_hsize_reg[15]\(1),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(1),
      I4 => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(1),
      I5 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15]\(1),
      O => ip2axi_rddata_int_inferred_i_76_n_0
    );
ip2axi_rddata_int_inferred_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(2),
      I1 => \reg_module_hsize_reg[15]\(0),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(1),
      I4 => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(0),
      I5 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15]\(0),
      O => ip2axi_rddata_int_inferred_i_77_n_0
    );
ip2axi_rddata_int_inferred_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_0\,
      I1 => ch2_irqdelay_status(0),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I3 => p_74_out(11),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[24]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_1\,
      O => in0(21)
    );
ip2axi_rddata_int_inferred_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\(7),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\(0),
      I3 => p_74_out(10),
      I4 => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[23]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[23]_1\,
      O => in0(20)
    );
lite_wr_addr_phase_finished_data_phase_started_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => lite_wr_addr_phase_finished_data_phase_started,
      I1 => \^s_axi_lite_awready\,
      I2 => s_axi_lite_resetn,
      I3 => \^s_axi_lite_wready\,
      O => lite_wr_addr_phase_finished_data_phase_started_i_1_n_0
    );
lite_wr_addr_phase_finished_data_phase_started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => lite_wr_addr_phase_finished_data_phase_started_i_1_n_0,
      Q => lite_wr_addr_phase_finished_data_phase_started,
      R => '0'
    );
prmtr_updt_complete_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => axi2ip_wraddr_captured(4),
      I1 => \dmacr_i[1]_i_2_n_0\,
      I2 => axi2ip_wraddr_captured(3),
      I3 => axi2ip_wraddr_captured(7),
      I4 => p_74_out(0),
      I5 => s2mm_prmry_resetn,
      O => prmtr_updt_complete_i_reg
    );
\ptr_ref_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => axi2ip_wraddr_captured(4),
      I1 => \dmacr_i[1]_i_2_n_0\,
      I2 => axi2ip_wraddr_captured(3),
      I3 => axi2ip_wraddr_captured(7),
      O => s2mm_axi2ip_wrce(0)
    );
read_has_started_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => read_has_started_i,
      I1 => arvalid,
      I2 => sig_arvalid_arrived_d1,
      I3 => s_axi_lite_resetn,
      I4 => s_axi_lite_rready,
      I5 => \^s_axi_lite_rvalid\,
      O => read_has_started_i_i_1_n_0
    );
read_has_started_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => read_has_started_i_i_1_n_0,
      Q => read_has_started_i,
      R => '0'
    );
\reg_module_hsize[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => axi2ip_wraddr_captured(4),
      I1 => \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0\,
      I2 => axi2ip_wraddr_captured(3),
      I3 => axi2ip_wraddr_captured(7),
      O => s2mm_axi2ip_wrce(3)
    );
\reg_module_vsize[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => axi2ip_wraddr_captured(4),
      I1 => \dmacr_i[1]_i_2_n_0\,
      I2 => axi2ip_wraddr_captured(3),
      I3 => axi2ip_wraddr_captured(7),
      O => s2mm_axi2ip_wrce(2)
    );
sig_arvalid_arrived_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => arvalid,
      I1 => s_axi_lite_resetn,
      I2 => read_has_started_i,
      O => sig_arvalid_arrived_d1_i_1_n_0
    );
sig_arvalid_arrived_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_arvalid_arrived_d1_i_1_n_0,
      Q => sig_arvalid_arrived_d1,
      R => '0'
    );
sig_arvalid_detected: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => arvalid,
      I1 => sig_arvalid_arrived_d1,
      I2 => read_has_started_i,
      O => \sig_arvalid_detected__0\
    );
sig_awvalid_arrived_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => awvalid,
      I1 => s_axi_lite_resetn,
      I2 => write_has_started,
      O => sig_awvalid_arrived_d1_i_1_n_0
    );
sig_awvalid_arrived_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_awvalid_arrived_d1_i_1_n_0,
      Q => sig_awvalid_arrived_d1,
      R => '0'
    );
sig_awvalid_detected: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => awvalid,
      I1 => sig_awvalid_arrived_d1,
      I2 => write_has_started,
      O => \sig_awvalid_detected__0\
    );
\wdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(10),
      Q => \^q\(10),
      R => SR(0)
    );
\wdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(11),
      Q => \^q\(11),
      R => SR(0)
    );
\wdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(12),
      Q => \^q\(12),
      R => SR(0)
    );
\wdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(13),
      Q => \^q\(13),
      R => SR(0)
    );
\wdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(14),
      Q => \^q\(14),
      R => SR(0)
    );
\wdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(15),
      Q => \^q\(15),
      R => SR(0)
    );
\wdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(16),
      Q => \^q\(16),
      R => SR(0)
    );
\wdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(17),
      Q => \^q\(17),
      R => SR(0)
    );
\wdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(18),
      Q => \^q\(18),
      R => SR(0)
    );
\wdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(19),
      Q => \^q\(19),
      R => SR(0)
    );
\wdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wdata_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(20),
      Q => \^q\(20),
      R => SR(0)
    );
\wdata_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(21),
      Q => \^q\(21),
      R => SR(0)
    );
\wdata_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(22),
      Q => \^q\(22),
      R => SR(0)
    );
\wdata_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(23),
      Q => \^q\(23),
      R => SR(0)
    );
\wdata_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(24),
      Q => \^q\(24),
      R => SR(0)
    );
\wdata_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(25),
      Q => \^q\(25),
      R => SR(0)
    );
\wdata_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(26),
      Q => \^q\(26),
      R => SR(0)
    );
\wdata_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(27),
      Q => \^q\(27),
      R => SR(0)
    );
\wdata_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(28),
      Q => \^q\(28),
      R => SR(0)
    );
\wdata_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(29),
      Q => \^q\(29),
      R => SR(0)
    );
\wdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(30),
      Q => \^q\(30),
      R => SR(0)
    );
\wdata_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(31),
      Q => \^q\(31),
      R => SR(0)
    );
\wdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(5),
      Q => \^q\(5),
      R => SR(0)
    );
\wdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(6),
      Q => \^q\(6),
      R => SR(0)
    );
\wdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(7),
      Q => \^q\(7),
      R => SR(0)
    );
\wdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(8),
      Q => \^q\(8),
      R => SR(0)
    );
\wdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(9),
      Q => \^q\(9),
      R => SR(0)
    );
write_has_started_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => write_has_started,
      I1 => awvalid,
      I2 => sig_awvalid_arrived_d1,
      I3 => s_axi_lite_resetn,
      I4 => s_axi_lite_bready,
      I5 => \^s_axi_lite_bvalid\,
      O => write_has_started_i_1_n_0
    );
write_has_started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => write_has_started_i_1_n_0,
      Q => write_has_started,
      R => '0'
    );
wvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wvalid,
      Q => wvalid,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_reg_mux is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_reg_mux : entity is "axi_vdma_reg_mux";
end design_1_axi_vdma_0_0_axi_vdma_reg_mux;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_reg_mux is
  signal ip2axi_rddata_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ip2axi_rddata_int : signal is std.standard.true;
begin
  ip2axi_rddata_int(31 downto 0) <= in0(31 downto 0);
  \out\(31 downto 0) <= ip2axi_rddata_int(31 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_regdirect is
  port (
    p_70_out : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]\ : out STD_LOGIC;
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[1]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[2]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[3]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[8]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[16]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[17]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[18]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[19]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[21]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[22]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[24]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[25]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[26]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[27]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[29]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[30]\ : out STD_LOGIC;
    \stride_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \vsize_vid_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[11]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[10]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[9]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]\ : out STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[0]\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \axi2ip_wraddr_captured_reg[4]\ : in STD_LOGIC;
    \axi2ip_rdaddr_captured_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    prmry_resetn_i_reg : in STD_LOGIC;
    p_36_out : in STD_LOGIC;
    halted_reg : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    prmtr_update_complete : in STD_LOGIC;
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 5 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_regdirect : entity is "axi_vdma_regdirect";
end design_1_axi_vdma_0_0_axi_vdma_regdirect;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_regdirect is
  signal \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^hsize_vid_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ip2axi_rddata_int_inferred_i_78_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_79_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_80_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_81_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_82_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_83_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_84_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_85_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_86_n_0 : STD_LOGIC;
  signal p_69_out : STD_LOGIC;
  signal \^p_70_out\ : STD_LOGIC;
  signal regdir_idle_i_i_1_n_0 : STD_LOGIC;
  signal run_stop_d1 : STD_LOGIC;
  signal \^stride_vid_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^vsize_vid_reg[12]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
begin
  \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0) <= \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(31 downto 0);
  \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(31 downto 0) <= \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(31 downto 0);
  \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(31 downto 0) <= \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(31 downto 0);
  \hsize_vid_reg[15]\(15 downto 0) <= \^hsize_vid_reg[15]\(15 downto 0);
  p_70_out <= \^p_70_out\;
  \stride_vid_reg[15]\(15 downto 0) <= \^stride_vid_reg[15]\(15 downto 0);
  \vsize_vid_reg[12]\(12 downto 0) <= \^vsize_vid_reg[12]\(12 downto 0);
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(0),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(0),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(10),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(10),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(11),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(11),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(12),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(12),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(13),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(13),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(14),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(14),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(15),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(15),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(16),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(16),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(17),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(17),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(18),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(18),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(19),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(19),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(1),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(1),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(20),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(20),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(21),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(21),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(22),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(22),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(23),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(23),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(24),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(24),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(25),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(25),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(26),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(26),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(27),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(27),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(28),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(28),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(29),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(29),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(2),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(2),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(30),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(30),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(31),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(31),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(3),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(3),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(4),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(4),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(5),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(5),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(6),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(6),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(7),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(7),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(8),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(8),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(9),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(9),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(0),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(0),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(10),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(10),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(11),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(11),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(12),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(12),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(13),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(13),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(14),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(14),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(15),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(15),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(16),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(16),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(17),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(17),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(18),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(18),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(19),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(19),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(1),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(1),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(20),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(20),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(21),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(21),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(22),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(22),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(23),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(23),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(24),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(24),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(25),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(25),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(26),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(26),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(27),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(27),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(28),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(28),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(29),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(29),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(2),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(2),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(30),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(30),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(31),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(31),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(3),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(3),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(4),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(4),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(5),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(5),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(6),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(6),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(7),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(7),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(8),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(8),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(9),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(9),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(0),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(0),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(10),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(10),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(11),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(11),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(12),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(12),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(13),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(13),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(14),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(14),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(15),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(15),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(16),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(16),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(17),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(17),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(18),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(18),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(19),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(19),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(1),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(1),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(20),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(20),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(21),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(21),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(22),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(22),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(23),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(23),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(24),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(24),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(25),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(25),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(26),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(26),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(27),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(27),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(28),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(28),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(29),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(29),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(2),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(2),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(30),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(30),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(31),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(31),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(3),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(3),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(4),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(4),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(5),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(5),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(6),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(6),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(7),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(7),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(8),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(8),
      R => SR(0)
    );
\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(9),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(9),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(0),
      Q => \^stride_vid_reg[15]\(0),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(10),
      Q => \^stride_vid_reg[15]\(10),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(11),
      Q => \^stride_vid_reg[15]\(11),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(12),
      Q => \^stride_vid_reg[15]\(12),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(13),
      Q => \^stride_vid_reg[15]\(13),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(14),
      Q => \^stride_vid_reg[15]\(14),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(15),
      Q => \^stride_vid_reg[15]\(15),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(1),
      Q => \^stride_vid_reg[15]\(1),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(2),
      Q => \^stride_vid_reg[15]\(2),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(3),
      Q => \^stride_vid_reg[15]\(3),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(4),
      Q => \^stride_vid_reg[15]\(4),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(5),
      Q => \^stride_vid_reg[15]\(5),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(6),
      Q => \^stride_vid_reg[15]\(6),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(7),
      Q => \^stride_vid_reg[15]\(7),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(8),
      Q => \^stride_vid_reg[15]\(8),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(9),
      Q => \^stride_vid_reg[15]\(9),
      R => SR(0)
    );
\VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00302020"
    )
        port map (
      I0 => p_69_out,
      I1 => halted_reg,
      I2 => prmry_resetn_i_reg,
      I3 => p_24_out,
      I4 => prmtr_update_complete,
      O => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\
    );
ip2axi_rddata_int_inferred_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D3DFF3F3D3DFFFFF"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(31),
      I1 => \axi2ip_rdaddr_captured_reg[4]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(31),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(31),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]\
    );
ip2axi_rddata_int_inferred_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D3DFF3F3D3DFFFFF"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(30),
      I1 => \axi2ip_rdaddr_captured_reg[4]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(30),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(30),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[30]\
    );
ip2axi_rddata_int_inferred_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D3D3F3FFDFDFF3FF"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(29),
      I1 => \axi2ip_rdaddr_captured_reg[4]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(29),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(29),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[29]\
    );
ip2axi_rddata_int_inferred_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D3DFF3F3D3DFFFFF"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(28),
      I1 => \axi2ip_rdaddr_captured_reg[4]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(28),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(28),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28]\
    );
ip2axi_rddata_int_inferred_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D3D3F3FFDFDFF3FF"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(27),
      I1 => \axi2ip_rdaddr_captured_reg[4]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(27),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(27),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[27]\
    );
ip2axi_rddata_int_inferred_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D3D3F3FFDFDFF3FF"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(26),
      I1 => \axi2ip_rdaddr_captured_reg[4]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(26),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(26),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[26]\
    );
ip2axi_rddata_int_inferred_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D3D3F3FFDFDFF3FF"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(25),
      I1 => \axi2ip_rdaddr_captured_reg[4]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(25),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(25),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[25]\
    );
ip2axi_rddata_int_inferred_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D3D3F3FFDFDFF3FF"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(24),
      I1 => \axi2ip_rdaddr_captured_reg[4]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(24),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(24),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[24]\
    );
ip2axi_rddata_int_inferred_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D3D3F3FFDFDFF3FF"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(23),
      I1 => \axi2ip_rdaddr_captured_reg[4]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(23),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(23),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23]\
    );
ip2axi_rddata_int_inferred_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D3D3F3FFDFDFF3FF"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(22),
      I1 => \axi2ip_rdaddr_captured_reg[4]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(22),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(22),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[22]\
    );
ip2axi_rddata_int_inferred_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D3D3F3FFDFDFF3FF"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(21),
      I1 => \axi2ip_rdaddr_captured_reg[4]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(21),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(21),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[21]\
    );
ip2axi_rddata_int_inferred_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D3D3F3FFDFDFF3FF"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(20),
      I1 => \axi2ip_rdaddr_captured_reg[4]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(20),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(20),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]\
    );
ip2axi_rddata_int_inferred_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D3DFF3F3D3DFFFFF"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(19),
      I1 => \axi2ip_rdaddr_captured_reg[4]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(19),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(19),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[19]\
    );
ip2axi_rddata_int_inferred_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D3D3F3FFDFDFF3FF"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(18),
      I1 => \axi2ip_rdaddr_captured_reg[4]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(18),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(18),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[18]\
    );
ip2axi_rddata_int_inferred_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D3D3F3FFDFDFF3FF"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(17),
      I1 => \axi2ip_rdaddr_captured_reg[4]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(17),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(17),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[17]\
    );
ip2axi_rddata_int_inferred_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D3D3F3FFDFDFF3FF"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(16),
      I1 => \axi2ip_rdaddr_captured_reg[4]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(16),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(16),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[16]\
    );
ip2axi_rddata_int_inferred_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1D1D1DDDDDDD1DD"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_78_n_0,
      I1 => \axi2ip_rdaddr_captured_reg[4]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(12),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(12),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]\
    );
ip2axi_rddata_int_inferred_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(11),
      I1 => \^stride_vid_reg[15]\(11),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^hsize_vid_reg[15]\(11),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^vsize_vid_reg[12]\(11),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[11]\
    );
ip2axi_rddata_int_inferred_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(10),
      I1 => \^stride_vid_reg[15]\(10),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^hsize_vid_reg[15]\(10),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^vsize_vid_reg[12]\(10),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[10]\
    );
ip2axi_rddata_int_inferred_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(9),
      I1 => \^stride_vid_reg[15]\(9),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^hsize_vid_reg[15]\(9),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^vsize_vid_reg[12]\(9),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[9]\
    );
ip2axi_rddata_int_inferred_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1D1D1DDDDDDD1DD"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_79_n_0,
      I1 => \axi2ip_rdaddr_captured_reg[4]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(8),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(8),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[8]\
    );
ip2axi_rddata_int_inferred_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(7),
      I1 => \^stride_vid_reg[15]\(7),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^hsize_vid_reg[15]\(7),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^vsize_vid_reg[12]\(7),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]\
    );
ip2axi_rddata_int_inferred_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1DDD1D1D1DDDDDD"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_80_n_0,
      I1 => \axi2ip_rdaddr_captured_reg[4]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(6),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(6),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]\
    );
ip2axi_rddata_int_inferred_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1DDD1D1D1DDDDDD"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_81_n_0,
      I1 => \axi2ip_rdaddr_captured_reg[4]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(5),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(5),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]\
    );
ip2axi_rddata_int_inferred_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1DDD1D1D1DDDDDD"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_82_n_0,
      I1 => \axi2ip_rdaddr_captured_reg[4]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(4),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(4),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]\
    );
ip2axi_rddata_int_inferred_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1DDD1D1D1DDDDDD"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_83_n_0,
      I1 => \axi2ip_rdaddr_captured_reg[4]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(3),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(3),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[3]\
    );
ip2axi_rddata_int_inferred_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1D1D1DDDDDDD1DD"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_84_n_0,
      I1 => \axi2ip_rdaddr_captured_reg[4]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(2),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(2),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[2]\
    );
ip2axi_rddata_int_inferred_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1DDD1D1D1DDDDDD"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_85_n_0,
      I1 => \axi2ip_rdaddr_captured_reg[4]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(1),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(1),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[1]\
    );
ip2axi_rddata_int_inferred_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1D1D1DDDDDDD1DD"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_86_n_0,
      I1 => \axi2ip_rdaddr_captured_reg[4]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^gen_start_addr_reg[1].start_address_vid_reg[1][31]\(0),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^gen_start_addr_reg[2].start_address_vid_reg[2][31]\(0),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]\
    );
ip2axi_rddata_int_inferred_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(12),
      I1 => \^stride_vid_reg[15]\(12),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^hsize_vid_reg[15]\(12),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^vsize_vid_reg[12]\(12),
      O => ip2axi_rddata_int_inferred_i_78_n_0
    );
ip2axi_rddata_int_inferred_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(8),
      I1 => \^stride_vid_reg[15]\(8),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^hsize_vid_reg[15]\(8),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^vsize_vid_reg[12]\(8),
      O => ip2axi_rddata_int_inferred_i_79_n_0
    );
ip2axi_rddata_int_inferred_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(6),
      I1 => \^stride_vid_reg[15]\(6),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^hsize_vid_reg[15]\(6),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^vsize_vid_reg[12]\(6),
      O => ip2axi_rddata_int_inferred_i_80_n_0
    );
ip2axi_rddata_int_inferred_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(5),
      I1 => \^stride_vid_reg[15]\(5),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^hsize_vid_reg[15]\(5),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^vsize_vid_reg[12]\(5),
      O => ip2axi_rddata_int_inferred_i_81_n_0
    );
ip2axi_rddata_int_inferred_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(4),
      I1 => \^stride_vid_reg[15]\(4),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^hsize_vid_reg[15]\(4),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^vsize_vid_reg[12]\(4),
      O => ip2axi_rddata_int_inferred_i_82_n_0
    );
ip2axi_rddata_int_inferred_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(3),
      I1 => \^stride_vid_reg[15]\(3),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^hsize_vid_reg[15]\(3),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^vsize_vid_reg[12]\(3),
      O => ip2axi_rddata_int_inferred_i_83_n_0
    );
ip2axi_rddata_int_inferred_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(2),
      I1 => \^stride_vid_reg[15]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^hsize_vid_reg[15]\(2),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^vsize_vid_reg[12]\(2),
      O => ip2axi_rddata_int_inferred_i_84_n_0
    );
ip2axi_rddata_int_inferred_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(1),
      I1 => \^stride_vid_reg[15]\(1),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^hsize_vid_reg[15]\(1),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^vsize_vid_reg[12]\(1),
      O => ip2axi_rddata_int_inferred_i_85_n_0
    );
ip2axi_rddata_int_inferred_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_start_addr_reg[0].start_address_vid_reg[0][31]\(0),
      I1 => \^stride_vid_reg[15]\(0),
      I2 => \axi2ip_rdaddr_captured_reg[4]\(1),
      I3 => \^hsize_vid_reg[15]\(0),
      I4 => \axi2ip_rdaddr_captured_reg[4]\(0),
      I5 => \^vsize_vid_reg[12]\(0),
      O => ip2axi_rddata_int_inferred_i_86_n_0
    );
prmtr_updt_complete_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \axi2ip_wraddr_captured_reg[4]\,
      Q => p_69_out,
      R => '0'
    );
\reg_module_hsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(0),
      Q => \^hsize_vid_reg[15]\(0),
      R => SR(0)
    );
\reg_module_hsize_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(10),
      Q => \^hsize_vid_reg[15]\(10),
      R => SR(0)
    );
\reg_module_hsize_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(11),
      Q => \^hsize_vid_reg[15]\(11),
      R => SR(0)
    );
\reg_module_hsize_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(12),
      Q => \^hsize_vid_reg[15]\(12),
      R => SR(0)
    );
\reg_module_hsize_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(13),
      Q => \^hsize_vid_reg[15]\(13),
      R => SR(0)
    );
\reg_module_hsize_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(14),
      Q => \^hsize_vid_reg[15]\(14),
      R => SR(0)
    );
\reg_module_hsize_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(15),
      Q => \^hsize_vid_reg[15]\(15),
      R => SR(0)
    );
\reg_module_hsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(1),
      Q => \^hsize_vid_reg[15]\(1),
      R => SR(0)
    );
\reg_module_hsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(2),
      Q => \^hsize_vid_reg[15]\(2),
      R => SR(0)
    );
\reg_module_hsize_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(3),
      Q => \^hsize_vid_reg[15]\(3),
      R => SR(0)
    );
\reg_module_hsize_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(4),
      Q => \^hsize_vid_reg[15]\(4),
      R => SR(0)
    );
\reg_module_hsize_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(5),
      Q => \^hsize_vid_reg[15]\(5),
      R => SR(0)
    );
\reg_module_hsize_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(6),
      Q => \^hsize_vid_reg[15]\(6),
      R => SR(0)
    );
\reg_module_hsize_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(7),
      Q => \^hsize_vid_reg[15]\(7),
      R => SR(0)
    );
\reg_module_hsize_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(8),
      Q => \^hsize_vid_reg[15]\(8),
      R => SR(0)
    );
\reg_module_hsize_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(9),
      Q => \^hsize_vid_reg[15]\(9),
      R => SR(0)
    );
\reg_module_vsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(0),
      Q => \^vsize_vid_reg[12]\(0),
      R => SR(0)
    );
\reg_module_vsize_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(10),
      Q => \^vsize_vid_reg[12]\(10),
      R => SR(0)
    );
\reg_module_vsize_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(11),
      Q => \^vsize_vid_reg[12]\(11),
      R => SR(0)
    );
\reg_module_vsize_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(12),
      Q => \^vsize_vid_reg[12]\(12),
      R => SR(0)
    );
\reg_module_vsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(1),
      Q => \^vsize_vid_reg[12]\(1),
      R => SR(0)
    );
\reg_module_vsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(2),
      Q => \^vsize_vid_reg[12]\(2),
      R => SR(0)
    );
\reg_module_vsize_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(3),
      Q => \^vsize_vid_reg[12]\(3),
      R => SR(0)
    );
\reg_module_vsize_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(4),
      Q => \^vsize_vid_reg[12]\(4),
      R => SR(0)
    );
\reg_module_vsize_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(5),
      Q => \^vsize_vid_reg[12]\(5),
      R => SR(0)
    );
\reg_module_vsize_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(6),
      Q => \^vsize_vid_reg[12]\(6),
      R => SR(0)
    );
\reg_module_vsize_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(7),
      Q => \^vsize_vid_reg[12]\(7),
      R => SR(0)
    );
\reg_module_vsize_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(8),
      Q => \^vsize_vid_reg[12]\(8),
      R => SR(0)
    );
\reg_module_vsize_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(9),
      Q => \^vsize_vid_reg[12]\(9),
      R => SR(0)
    );
regdir_idle_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF3A2FFFF"
    )
        port map (
      I0 => \^p_70_out\,
      I1 => \dmacr_i_reg[0]\,
      I2 => run_stop_d1,
      I3 => p_69_out,
      I4 => prmry_resetn_i_reg,
      I5 => p_36_out,
      O => regdir_idle_i_i_1_n_0
    );
regdir_idle_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => regdir_idle_i_i_1_n_0,
      Q => \^p_70_out\,
      R => '0'
    );
run_stop_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \dmacr_i_reg[0]\,
      Q => run_stop_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_register is
  port (
    run_stop_d1_reg : out STD_LOGIC;
    p_74_out : out STD_LOGIC_VECTOR ( 18 downto 0 );
    soft_reset_d1_reg : out STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]\ : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_1\ : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_2\ : out STD_LOGIC;
    ioc_irq_reg_0 : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[13]\ : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_3\ : out STD_LOGIC;
    err_d1_reg_0 : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    p_76_out : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\ : out STD_LOGIC;
    ch2_delay_zero : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0\ : out STD_LOGIC;
    err_d1_reg_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    err_irq_reg_0 : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]\ : out STD_LOGIC;
    \GEN_MIN_FOR_SYNC.sft_rst_dly15_reg\ : out STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    initial_frame0 : out STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]\ : out STD_LOGIC;
    s_soft_reset_i0 : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 26 downto 0 );
    s2mm_soft_reset_clr : in STD_LOGIC;
    \wdata_reg[2]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    halted_clr_reg : in STD_LOGIC;
    \wdata_reg[4]\ : in STD_LOGIC;
    slverr_i_reg : in STD_LOGIC;
    decerr_i_reg : in STD_LOGIC;
    \wdata_reg[8]\ : in STD_LOGIC;
    \wdata_reg[12]\ : in STD_LOGIC;
    \wdata_reg[13]\ : in STD_LOGIC;
    \wdata_reg[15]\ : in STD_LOGIC;
    \wdata_reg[4]_0\ : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    p_15_out : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    ch2_dly_irq_set : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    p_49_out : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    p_47_out : in STD_LOGIC;
    s2mm_ioc_irq_set : in STD_LOGIC;
    p_36_out : in STD_LOGIC;
    \axi2ip_rdaddr_captured_reg[4]\ : in STD_LOGIC;
    \axi2ip_rdaddr_captured_reg[7]\ : in STD_LOGIC;
    \axi2ip_rdaddr_captured_reg[3]\ : in STD_LOGIC;
    \axi2ip_rdaddr_captured_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi2ip_rdaddr_captured_reg[4]_0\ : in STD_LOGIC;
    \axi2ip_rdaddr_captured_reg[4]_1\ : in STD_LOGIC;
    \axi2ip_rdaddr_captured_reg[4]_2\ : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    initial_frame : in STD_LOGIC;
    repeat_frame : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    p_38_out : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_register : entity is "axi_vdma_register";
end design_1_axi_vdma_0_0_axi_vdma_register;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_register is
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\ : STD_LOGIC;
  signal \^gen_include_s2mm.gen_ch2_delay_interrupt.gen_ch2_fast_counter.ch2_dly_fast_cnt_reg[6]_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0\ : STD_LOGIC;
  signal \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[13]\ : STD_LOGIC;
  signal \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[5]\ : STD_LOGIC;
  signal \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg\ : STD_LOGIC;
  signal \M_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \M_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \^s2mm_err_for_irq.frm_store_i_reg[0]_0\ : STD_LOGIC;
  signal \^s2mm_err_for_irq.frm_store_i_reg[0]_1\ : STD_LOGIC;
  signal \^s2mm_err_for_irq.frm_store_i_reg[0]_2\ : STD_LOGIC;
  signal \^s2mm_err_for_irq.frm_store_i_reg[0]_3\ : STD_LOGIC;
  signal \^ch2_delay_zero\ : STD_LOGIC;
  signal dma_irq_mask_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dmacr_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \dmacr_i[0]_i_2_n_0\ : STD_LOGIC;
  signal err : STD_LOGIC;
  signal err_d1 : STD_LOGIC;
  signal err_d1_i_2_n_0 : STD_LOGIC;
  signal \^err_d1_reg_0\ : STD_LOGIC;
  signal \^err_d1_reg_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal err_irq_i_1_n_0 : STD_LOGIC;
  signal \^err_irq_reg_0\ : STD_LOGIC;
  signal introut03_out : STD_LOGIC;
  signal introut_i_1_n_0 : STD_LOGIC;
  signal \^ioc_irq_reg_0\ : STD_LOGIC;
  signal irqdelay_wren_i : STD_LOGIC;
  signal irqthresh_wren_i : STD_LOGIC;
  signal \^p_74_out\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal reset_counts : STD_LOGIC;
  signal reset_counts_i_1_n_0 : STD_LOGIC;
  signal \^run_stop_d1_reg\ : STD_LOGIC;
  signal \^soft_reset_d1_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of introut_i_1 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of irqdelay_wren : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of reset_counts_i_1 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[63]_i_1\ : label is "soft_lutpair59";
begin
  \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\ <= \^gen_include_s2mm.gen_ch2_delay_interrupt.gen_ch2_fast_counter.ch2_dly_fast_cnt_reg[6]_0\;
  \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[13]\ <= \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[13]\;
  \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]\ <= \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[5]\;
  \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ <= \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_0\ <= \^s2mm_err_for_irq.frm_store_i_reg[0]_0\;
  \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_1\ <= \^s2mm_err_for_irq.frm_store_i_reg[0]_1\;
  \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_2\ <= \^s2mm_err_for_irq.frm_store_i_reg[0]_2\;
  \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_3\ <= \^s2mm_err_for_irq.frm_store_i_reg[0]_3\;
  ch2_delay_zero <= \^ch2_delay_zero\;
  err_d1_reg_0 <= \^err_d1_reg_0\;
  err_d1_reg_1(2 downto 0) <= \^err_d1_reg_1\(2 downto 0);
  err_irq_reg_0 <= \^err_irq_reg_0\;
  ioc_irq_reg_0 <= \^ioc_irq_reg_0\;
  p_74_out(18 downto 0) <= \^p_74_out\(18 downto 0);
  run_stop_d1_reg <= \^run_stop_d1_reg\;
  soft_reset_d1_reg <= \^soft_reset_d1_reg\;
\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(0),
      Q => dma_irq_mask_i(0),
      R => SR(0)
    );
\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(1),
      Q => \^err_d1_reg_1\(0),
      R => SR(0)
    );
\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(2),
      Q => \^err_d1_reg_1\(1),
      R => SR(0)
    );
\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(3),
      Q => \^err_d1_reg_1\(2),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(19),
      Q => \^p_74_out\(11),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(20),
      Q => \^p_74_out\(12),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(21),
      Q => \^p_74_out\(13),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(22),
      Q => \^p_74_out\(14),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(23),
      Q => \^p_74_out\(15),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(24),
      Q => \^p_74_out\(16),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(25),
      Q => \^p_74_out\(17),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(26),
      Q => \^p_74_out\(18),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \^p_74_out\(17),
      I1 => D(25),
      I2 => \^p_74_out\(18),
      I3 => D(26),
      I4 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\,
      I5 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\,
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^p_74_out\(13),
      I1 => D(21),
      I2 => \^p_74_out\(12),
      I3 => D(20),
      I4 => D(19),
      I5 => \^p_74_out\(11),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^p_74_out\(15),
      I1 => D(23),
      I2 => \^p_74_out\(16),
      I3 => D(24),
      I4 => D(22),
      I5 => \^p_74_out\(14),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_8_out,
      Q => irqdelay_wren_i,
      R => SR(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(11),
      Q => \^p_74_out\(3),
      S => SS(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(12),
      Q => \^p_74_out\(4),
      R => SS(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(13),
      Q => \^p_74_out\(5),
      R => SS(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(14),
      Q => \^p_74_out\(6),
      R => SS(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(15),
      Q => \^p_74_out\(7),
      R => SS(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(16),
      Q => \^p_74_out\(8),
      R => SS(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(17),
      Q => \^p_74_out\(9),
      R => SS(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(18),
      Q => \^p_74_out\(10),
      R => SS(0)
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_7_out,
      Q => irqthresh_wren_i,
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => ch2_delay_cnt_en,
      I1 => irqdelay_wren_i,
      I2 => p_24_out,
      I3 => reset_counts,
      I4 => \^gen_include_s2mm.gen_ch2_delay_interrupt.gen_ch2_fast_counter.ch2_dly_fast_cnt_reg[6]_0\,
      I5 => p_15_out,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_3_n_0\,
      I1 => prmry_resetn_i_reg,
      I2 => \^ch2_delay_zero\,
      O => \^gen_include_s2mm.gen_ch2_delay_interrupt.gen_ch2_fast_counter.ch2_dly_fast_cnt_reg[6]_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => ch2_dly_irq_set,
      I1 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[13]\,
      I2 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg\,
      I3 => mask_fsync_out_i,
      I4 => p_49_out,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^p_74_out\(15),
      I1 => \^p_74_out\(16),
      I2 => \^p_74_out\(17),
      I3 => \^p_74_out\(18),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0\,
      O => \^ch2_delay_zero\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^p_74_out\(12),
      I1 => \^p_74_out\(11),
      I2 => \^p_74_out\(14),
      I3 => \^p_74_out\(13),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF88F8"
    )
        port map (
      I0 => \^q\(1),
      I1 => ch2_dly_irq_set,
      I2 => p_53_out,
      I3 => p_47_out,
      I4 => reset_counts,
      I5 => irqthresh_wren_i,
      O => p_6_out
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => irqthresh_wren_i,
      I1 => reset_counts,
      I2 => ch2_dly_irq_set,
      I3 => \^q\(1),
      I4 => p_53_out,
      O => E(0)
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^soft_reset_d1_reg\,
      I1 => dma_err,
      I2 => \^run_stop_d1_reg\,
      I3 => s2mm_halt,
      O => \GEN_MIN_FOR_SYNC.sft_rst_dly15_reg\
    );
\GEN_NOSYNCEN_BIT.dmacr_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(10),
      Q => \^p_74_out\(2),
      R => SR(0)
    );
\GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \^soft_reset_d1_reg\,
      I1 => s2mm_halt_cmplt,
      I2 => halt_reset,
      I3 => p_38_out,
      O => s_soft_reset_i0
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_74_out\(2),
      I1 => repeat_frame,
      O => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => prmry_resetn_i_reg,
      I1 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg\,
      I2 => initial_frame,
      I3 => \^p_74_out\(0),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\(0)
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(7),
      Q => \^q\(0),
      R => SR(0)
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(8),
      Q => \^q\(1),
      R => SR(0)
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(9),
      Q => \^q\(2),
      R => SR(0)
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(4),
      Q => \^p_74_out\(1),
      R => SR(0)
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(5),
      Q => \M_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[5]\,
      R => SR(0)
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(6),
      Q => \M_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[6]\,
      R => SR(0)
    );
\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \wdata_reg[4]_0\,
      Q => \^err_d1_reg_0\,
      R => SR(0)
    );
\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[5]\,
      I1 => \^s2mm_err_for_irq.frm_store_i_reg[0]_1\,
      I2 => \^s2mm_err_for_irq.frm_store_i_reg[0]_0\,
      I3 => \^s2mm_err_for_irq.frm_store_i_reg[0]_3\,
      I4 => \^s2mm_err_for_irq.frm_store_i_reg[0]_2\,
      O => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\
    );
\S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(0),
      Q => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28]\(0),
      R => SR(0)
    );
\S2MM_ERR_FOR_IRQ.frm_store_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(1),
      Q => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28]\(1),
      R => SR(0)
    );
\S2MM_ERR_FOR_IRQ.frm_store_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(2),
      Q => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28]\(2),
      R => SR(0)
    );
\S2MM_ERR_FOR_IRQ.frm_store_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(3),
      Q => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28]\(3),
      R => SR(0)
    );
\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4),
      Q => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28]\(4),
      R => SR(0)
    );
dly_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \wdata_reg[13]\,
      Q => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[13]\,
      R => SR(0)
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => decerr_i_reg,
      Q => \^s2mm_err_for_irq.frm_store_i_reg[0]_1\,
      R => SR(0)
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \wdata_reg[4]\,
      Q => \^s2mm_err_for_irq.frm_store_i_reg[0]_0\,
      R => SR(0)
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => slverr_i_reg,
      Q => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[5]\,
      R => SR(0)
    );
\dmacr_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \dmacr_i[0]_i_2_n_0\,
      I1 => D(0),
      I2 => s2mm_axi2ip_wrce(0),
      I3 => \^run_stop_d1_reg\,
      I4 => prmry_resetn_i_reg,
      I5 => \^soft_reset_d1_reg\,
      O => dmacr_i(0)
    );
\dmacr_i[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^p_74_out\(1),
      I1 => s2mm_ioc_irq_set,
      I2 => p_36_out,
      O => \dmacr_i[0]_i_2_n_0\
    );
\dmacr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => dmacr_i(0),
      Q => \^run_stop_d1_reg\,
      R => '0'
    );
\dmacr_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(1),
      Q => \^p_74_out\(0),
      S => SR(0)
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \wdata_reg[2]\,
      Q => \^soft_reset_d1_reg\,
      R => s2mm_soft_reset_clr
    );
err_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2FFFFFFFF"
    )
        port map (
      I0 => \^s2mm_err_for_irq.frm_store_i_reg[0]_2\,
      I1 => \^err_d1_reg_1\(0),
      I2 => \^err_d1_reg_0\,
      I3 => \^s2mm_err_for_irq.frm_store_i_reg[0]_3\,
      I4 => \^err_d1_reg_1\(2),
      I5 => err_d1_i_2_n_0,
      O => err
    );
err_d1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^s2mm_err_for_irq.frm_store_i_reg[0]_1\,
      I1 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[5]\,
      O => err_d1_i_2_n_0
    );
err_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => err,
      Q => err_d1,
      R => SR(0)
    );
err_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F700F0"
    )
        port map (
      I0 => D(9),
      I1 => s2mm_axi2ip_wrce(1),
      I2 => err,
      I3 => err_d1,
      I4 => \^err_irq_reg_0\,
      O => err_irq_i_1_n_0
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => err_irq_i_1_n_0,
      Q => \^err_irq_reg_0\,
      R => SR(0)
    );
halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => halted_clr_reg,
      Q => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg\,
      R => '0'
    );
introut_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^soft_reset_d1_reg\,
      I1 => prmry_resetn_i_reg,
      I2 => introut03_out,
      O => introut_i_1_n_0
    );
introut_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^err_irq_reg_0\,
      I2 => \^q\(1),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[13]\,
      I4 => \^ioc_irq_reg_0\,
      I5 => \^q\(0),
      O => introut03_out
    );
introut_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => introut_i_1_n_0,
      Q => s2mm_introut,
      R => '0'
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \wdata_reg[12]\,
      Q => \^ioc_irq_reg_0\,
      R => SR(0)
    );
ip2axi_rddata_int_inferred_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg[4]_1\,
      I1 => \axi2ip_rdaddr_captured_reg[7]\,
      I2 => \axi2ip_rdaddr_captured_reg[3]\,
      I3 => \^s2mm_err_for_irq.frm_store_i_reg[0]_1\,
      I4 => \axi2ip_rdaddr_captured_reg[3]_0\(0),
      I5 => \M_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[6]\,
      O => in0(2)
    );
ip2axi_rddata_int_inferred_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg[4]_0\,
      I1 => \axi2ip_rdaddr_captured_reg[7]\,
      I2 => \axi2ip_rdaddr_captured_reg[3]\,
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[5]\,
      I4 => \axi2ip_rdaddr_captured_reg[3]_0\(0),
      I5 => \M_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[5]\,
      O => in0(1)
    );
ip2axi_rddata_int_inferred_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg[4]\,
      I1 => \axi2ip_rdaddr_captured_reg[7]\,
      I2 => \axi2ip_rdaddr_captured_reg[3]\,
      I3 => \^s2mm_err_for_irq.frm_store_i_reg[0]_0\,
      I4 => \axi2ip_rdaddr_captured_reg[3]_0\(0),
      I5 => \^p_74_out\(1),
      O => in0(0)
    );
ip2axi_rddata_int_inferred_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0803030B080000"
    )
        port map (
      I0 => dma_irq_mask_i(0),
      I1 => \axi2ip_rdaddr_captured_reg[3]_0\(1),
      I2 => \axi2ip_rdaddr_captured_reg[4]_2\,
      I3 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg\,
      I4 => \axi2ip_rdaddr_captured_reg[3]_0\(0),
      I5 => \^run_stop_d1_reg\,
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]\
    );
irqdelay_wren: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => irqdelay_wren_i,
      I1 => p_24_out,
      I2 => reset_counts,
      O => p_76_out
    );
lsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \wdata_reg[8]\,
      Q => \^s2mm_err_for_irq.frm_store_i_reg[0]_2\,
      R => SR(0)
    );
lsize_more_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \wdata_reg[15]\,
      Q => \^s2mm_err_for_irq.frm_store_i_reg[0]_3\,
      R => SR(0)
    );
reset_counts_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => prmry_resetn_i_reg,
      I1 => \^soft_reset_d1_reg\,
      I2 => reset_counts,
      O => reset_counts_i_1_n_0
    );
reset_counts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => reset_counts_i_1_n_0,
      Q => reset_counts,
      R => s2mm_soft_reset_clr
    );
\s_axis_cmd_tdata[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg\,
      I1 => prmry_resetn_i_reg,
      O => initial_frame0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_reset is
  port (
    in0 : out STD_LOGIC;
    \cmnds_queued_reg[7]\ : out STD_LOGIC;
    s2mm_soft_reset_clr : out STD_LOGIC;
    srst_full_ff_i : out STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_fifo_ainit_nosync : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_s2mm_dm_prmry_resetn : out STD_LOGIC;
    \cmnds_queued_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_h_halt_reg_reg : out STD_LOGIC;
    p_80_out : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_soft_reset_i0 : in STD_LOGIC;
    p_38_out : in STD_LOGIC;
    hrd_resetn_i_reg : in STD_LOGIC;
    p_36_out : in STD_LOGIC;
    p_74_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    prmry_resetn_i_reg_0 : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_reset : entity is "axi_vdma_reset";
end design_1_axi_vdma_0_0_axi_vdma_reset;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_reset is
  signal \GEN_MIN_FOR_SYNC.min_assert_sftrst_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\ : STD_LOGIC;
  signal assert_sftrst_d1 : STD_LOGIC;
  signal \^cmnds_queued_reg[7]\ : STD_LOGIC;
  signal halt_i0 : STD_LOGIC;
  signal halt_i_i_1_n_0 : STD_LOGIC;
  signal halt_reset_i_1_n_0 : STD_LOGIC;
  signal min_assert_sftrst : STD_LOGIC;
  signal \resetn_i__0\ : STD_LOGIC;
  signal run_stop_d1 : STD_LOGIC;
  signal run_stop_d1_i_1_n_0 : STD_LOGIC;
  signal s_soft_reset_i : STD_LOGIC;
  signal s_soft_reset_i_d1 : STD_LOGIC;
  signal sft_rst_dly1 : STD_LOGIC;
  signal sft_rst_dly10 : STD_LOGIC;
  signal sft_rst_dly11 : STD_LOGIC;
  signal sft_rst_dly12 : STD_LOGIC;
  signal sft_rst_dly13 : STD_LOGIC;
  signal sft_rst_dly14 : STD_LOGIC;
  signal sft_rst_dly15 : STD_LOGIC;
  signal sft_rst_dly2 : STD_LOGIC;
  signal sft_rst_dly3 : STD_LOGIC;
  signal sft_rst_dly4 : STD_LOGIC;
  signal sft_rst_dly5 : STD_LOGIC;
  signal sft_rst_dly6 : STD_LOGIC;
  signal sft_rst_dly7 : STD_LOGIC;
  signal sft_rst_dly8 : STD_LOGIC;
  signal sft_rst_dly9 : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal soft_reset_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_SYNC.min_assert_sftrst_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \cmnds_queued[7]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \dmacr_i[2]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of resetn_i : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of rst_inferred_i_1 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of sig_s2mm_dm_prmry_resetn_inferred_i_1 : label is "soft_lutpair146";
begin
  \cmnds_queued_reg[7]\ <= \^cmnds_queued_reg[7]\;
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
\GEN_MIN_FOR_SYNC.min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => sft_rst_dly15,
      I1 => min_assert_sftrst,
      I2 => s_soft_reset_i_d1,
      I3 => s_soft_reset_i,
      O => \GEN_MIN_FOR_SYNC.min_assert_sftrst_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_SYNC.min_assert_sftrst_i_1_n_0\,
      Q => min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly10_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_38_out,
      D => sft_rst_dly9,
      Q => sft_rst_dly10,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly11_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_38_out,
      D => sft_rst_dly10,
      Q => sft_rst_dly11,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly12_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_38_out,
      D => sft_rst_dly11,
      Q => sft_rst_dly12,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly13_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_38_out,
      D => sft_rst_dly12,
      Q => sft_rst_dly13,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly14_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_38_out,
      D => sft_rst_dly13,
      Q => sft_rst_dly14,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly15_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_38_out,
      D => sft_rst_dly14,
      Q => sft_rst_dly15,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => s_soft_reset_i_d1,
      O => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_38_out,
      D => '0',
      Q => sft_rst_dly1,
      S => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_38_out,
      D => sft_rst_dly1,
      Q => sft_rst_dly2,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_38_out,
      D => sft_rst_dly2,
      Q => sft_rst_dly3,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_38_out,
      D => sft_rst_dly3,
      Q => sft_rst_dly4,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_38_out,
      D => sft_rst_dly4,
      Q => sft_rst_dly5,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_38_out,
      D => sft_rst_dly5,
      Q => sft_rst_dly6,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly7_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_38_out,
      D => sft_rst_dly6,
      Q => sft_rst_dly7,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly8_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_38_out,
      D => sft_rst_dly7,
      Q => sft_rst_dly8,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly9_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_38_out,
      D => sft_rst_dly8,
      Q => sft_rst_dly9,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \out\,
      I1 => \^cmnds_queued_reg[7]\,
      I2 => p_23_out,
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]\(0)
    );
\I_RESET/sig_s_h_halt_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^cmnds_queued_reg[7]\,
      I1 => sig_rst2all_stop_request,
      O => sig_s_h_halt_reg_reg
    );
assert_sftrst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => min_assert_sftrst,
      Q => assert_sftrst_d1,
      R => '0'
    );
\cmnds_queued[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => dma_err,
      I1 => p_80_out,
      I2 => \^cmnds_queued_reg[7]\,
      I3 => prmry_resetn_i_reg_0,
      O => \cmnds_queued_reg[7]_0\(0)
    );
\dmacr_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => hrd_resetn_i_reg,
      I1 => assert_sftrst_d1,
      I2 => min_assert_sftrst,
      O => s2mm_soft_reset_clr
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => p_3_out,
      I1 => \out\,
      I2 => \^cmnds_queued_reg[7]\,
      O => srst_full_ff_i
    );
\halt_i0_inferred__0/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
        port map (
      I0 => p_36_out,
      I1 => run_stop_d1,
      I2 => p_74_out(0),
      I3 => p_80_out,
      I4 => soft_reset_d1,
      O => halt_i0
    );
halt_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0888"
    )
        port map (
      I0 => \resetn_i__0\,
      I1 => \^cmnds_queued_reg[7]\,
      I2 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I3 => p_74_out(0),
      I4 => halt_i0,
      O => halt_i_i_1_n_0
    );
halt_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => halt_i_i_1_n_0,
      Q => \^cmnds_queued_reg[7]\,
      R => '0'
    );
halt_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222222F222"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I1 => p_74_out(0),
      I2 => \^cmnds_queued_reg[7]\,
      I3 => s2mm_halt_cmplt,
      I4 => p_80_out,
      I5 => p_36_out,
      O => halt_reset_i_1_n_0
    );
halt_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => halt_reset_i_1_n_0,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      R => '0'
    );
prmry_resetn_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \resetn_i__0\,
      Q => in0,
      R => '0'
    );
resetn_i: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => hrd_resetn_i_reg,
      I1 => min_assert_sftrst,
      I2 => s_soft_reset_i,
      O => \resetn_i__0\
    );
rst_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cmnds_queued_reg[7]\,
      I1 => \out\,
      O => s_axis_fifo_ainit_nosync
    );
run_stop_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => p_74_out(0),
      I1 => p_36_out,
      I2 => p_80_out,
      I3 => hrd_resetn_i_reg,
      I4 => min_assert_sftrst,
      I5 => s_soft_reset_i,
      O => run_stop_d1_i_1_n_0
    );
run_stop_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => run_stop_d1_i_1_n_0,
      Q => run_stop_d1,
      R => '0'
    );
s_soft_reset_i_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_soft_reset_i,
      Q => s_soft_reset_i_d1,
      R => '0'
    );
s_soft_reset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_soft_reset_i0,
      Q => s_soft_reset_i,
      R => '0'
    );
sig_s2mm_dm_prmry_resetn_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => min_assert_sftrst,
      I2 => hrd_resetn_i_reg,
      I3 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O => sig_s2mm_dm_prmry_resetn
    );
soft_reset_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_80_out,
      Q => soft_reset_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_skid_buf is
  port (
    \out\ : out STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    M_VALID : out STD_LOGIC;
    M_Last : out STD_LOGIC;
    M_Data : out STD_LOGIC_VECTOR ( 23 downto 0 );
    M_STRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_88_out : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_fifo_ainit_nosync : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_skid_buf : entity is "axi_vdma_skid_buf";
end design_1_axi_vdma_0_0_axi_vdma_skid_buf;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_skid_buf is
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__1_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_reset_reg : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup_i_1_n_0 : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  M_VALID <= sig_m_valid_out;
  \out\ <= sig_m_valid_dup;
  s_axis_s2mm_tready <= sig_s_ready_out;
\sig_data_reg_out[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(0),
      I1 => s_axis_s2mm_tdata(0),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(10),
      I1 => s_axis_s2mm_tdata(10),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(11),
      I1 => s_axis_s2mm_tdata(11),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(12),
      I1 => s_axis_s2mm_tdata(12),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(13),
      I1 => s_axis_s2mm_tdata(13),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(14),
      I1 => s_axis_s2mm_tdata(14),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(15),
      I1 => s_axis_s2mm_tdata(15),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(16),
      I1 => s_axis_s2mm_tdata(16),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(17),
      I1 => s_axis_s2mm_tdata(17),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(18),
      I1 => s_axis_s2mm_tdata(18),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(19),
      I1 => s_axis_s2mm_tdata(19),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(1),
      I1 => s_axis_s2mm_tdata(1),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(20),
      I1 => s_axis_s2mm_tdata(20),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(21),
      I1 => s_axis_s2mm_tdata(21),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(22),
      I1 => s_axis_s2mm_tdata(22),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(23),
      I1 => s_axis_s2mm_tdata(23),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(2),
      I1 => s_axis_s2mm_tdata(2),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(3),
      I1 => s_axis_s2mm_tdata(3),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(4),
      I1 => s_axis_s2mm_tdata(4),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(5),
      I1 => s_axis_s2mm_tdata(5),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(6),
      I1 => s_axis_s2mm_tdata(6),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(7),
      I1 => s_axis_s2mm_tdata(7),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(8),
      I1 => s_axis_s2mm_tdata(8),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(9),
      I1 => s_axis_s2mm_tdata(9),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(0),
      Q => M_Data(0),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(10),
      Q => M_Data(10),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(11),
      Q => M_Data(11),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(12),
      Q => M_Data(12),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(13),
      Q => M_Data(13),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(14),
      Q => M_Data(14),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(15),
      Q => M_Data(15),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(16),
      Q => M_Data(16),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(17),
      Q => M_Data(17),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(18),
      Q => M_Data(18),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(19),
      Q => M_Data(19),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(1),
      Q => M_Data(1),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(20),
      Q => M_Data(20),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(21),
      Q => M_Data(21),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(22),
      Q => M_Data(22),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(23),
      Q => M_Data(23),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(2),
      Q => M_Data(2),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(3),
      Q => M_Data(3),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(4),
      Q => M_Data(4),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(5),
      Q => M_Data(5),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(6),
      Q => M_Data(6),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(7),
      Q => M_Data(7),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(8),
      Q => M_Data(8),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(9),
      Q => M_Data(9),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(0),
      Q => sig_data_skid_reg(0),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(10),
      Q => sig_data_skid_reg(10),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(11),
      Q => sig_data_skid_reg(11),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(12),
      Q => sig_data_skid_reg(12),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(13),
      Q => sig_data_skid_reg(13),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(14),
      Q => sig_data_skid_reg(14),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(15),
      Q => sig_data_skid_reg(15),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(16),
      Q => sig_data_skid_reg(16),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(17),
      Q => sig_data_skid_reg(17),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(18),
      Q => sig_data_skid_reg(18),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(19),
      Q => sig_data_skid_reg(19),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(1),
      Q => sig_data_skid_reg(1),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(20),
      Q => sig_data_skid_reg(20),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(21),
      Q => sig_data_skid_reg(21),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(22),
      Q => sig_data_skid_reg(22),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(23),
      Q => sig_data_skid_reg(23),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(2),
      Q => sig_data_skid_reg(2),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(3),
      Q => sig_data_skid_reg(3),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(4),
      Q => sig_data_skid_reg(4),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(5),
      Q => sig_data_skid_reg(5),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(6),
      Q => sig_data_skid_reg(6),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(7),
      Q => sig_data_skid_reg(7),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(8),
      Q => sig_data_skid_reg(8),
      R => s_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(9),
      Q => sig_data_skid_reg(9),
      R => s_axis_fifo_ainit_nosync
    );
\sig_last_reg_out_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tlast,
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_last_skid_mux_out,
      Q => M_Last,
      R => s_axis_fifo_ainit_nosync
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tlast,
      Q => sig_last_skid_reg,
      R => s_axis_fifo_ainit_nosync
    );
\sig_m_valid_dup_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF2A"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_s_ready_dup,
      I2 => p_88_out,
      I3 => s_axis_s2mm_tvalid,
      I4 => s_axis_fifo_ainit_nosync,
      I5 => sig_reset_reg,
      O => \sig_m_valid_dup_i_1__1_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__1_n_0\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__1_n_0\,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_axis_fifo_ainit_nosync,
      Q => sig_reset_reg,
      R => '0'
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAEEE"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => sig_s_ready_dup,
      I2 => sig_m_valid_dup,
      I3 => s_axis_s2mm_tvalid,
      I4 => p_88_out,
      O => sig_s_ready_dup_i_1_n_0
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_dup,
      R => s_axis_fifo_ainit_nosync
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_out,
      R => s_axis_fifo_ainit_nosync
    );
\sig_strb_reg_out[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tkeep(0),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tkeep(1),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tkeep(2),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(0),
      Q => M_STRB(0),
      R => s_axis_fifo_ainit_nosync
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(1),
      Q => M_STRB(1),
      R => s_axis_fifo_ainit_nosync
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(2),
      Q => M_STRB(2),
      R => s_axis_fifo_ainit_nosync
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tkeep(0),
      Q => sig_strb_skid_reg(0),
      R => s_axis_fifo_ainit_nosync
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tkeep(1),
      Q => sig_strb_skid_reg(1),
      R => s_axis_fifo_ainit_nosync
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tkeep(2),
      Q => sig_strb_skid_reg(2),
      R => s_axis_fifo_ainit_nosync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_sm is
  port (
    tstvect_fsync_d2 : out STD_LOGIC;
    frame_sync_reg : out STD_LOGIC;
    s_axis_cmd_tvalid_reg : out STD_LOGIC;
    zero_vsize_err : out STD_LOGIC;
    zero_hsize_err : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    load_new_addr : out STD_LOGIC;
    halted_set_i0 : out STD_LOGIC;
    p_38_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 48 downto 0 );
    dma_interr_reg : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    frame_sync_aligned : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    zero_vsize_err0 : in STD_LOGIC;
    zero_hsize_err0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stride_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\ : in STD_LOGIC;
    s_axis_cmd_tvalid_reg_0 : in STD_LOGIC;
    s2mm_prmry_resetn : in STD_LOGIC;
    datamover_idle : in STD_LOGIC;
    p_74_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[2]\ : in STD_LOGIC;
    halt_i_reg : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    p_80_out : in STD_LOGIC;
    err_i_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_61_out : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_24_out : in STD_LOGIC;
    \wdata_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    interr_i_reg : in STD_LOGIC;
    dma_interr_reg_0 : in STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ : in STD_LOGIC;
    \hsize_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    err_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_sm : entity is "axi_vdma_sm";
end design_1_axi_vdma_0_0_axi_vdma_sm;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_sm is
  signal \FSM_sequential_dmacntrl_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_6_n_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\ : STD_LOGIC;
  signal \^gen_normal_dm_command.cmnd_data_reg[47]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal all_lines_xfred_d1 : STD_LOGIC;
  signal \cmnds_queued[0]_i_1_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_10_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_11_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_2_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_4_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_5_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_6_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_7_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_8_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_9_n_0\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_10\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_11\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_12\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_13\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_14\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_15\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_9\ : STD_LOGIC;
  signal \cmnds_queued_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dm_address[0]_i_1_n_0\ : STD_LOGIC;
  signal \dm_address[16]_i_2_n_0\ : STD_LOGIC;
  signal \dm_address[16]_i_3_n_0\ : STD_LOGIC;
  signal \dm_address[16]_i_4_n_0\ : STD_LOGIC;
  signal \dm_address[16]_i_5_n_0\ : STD_LOGIC;
  signal \dm_address[16]_i_6_n_0\ : STD_LOGIC;
  signal \dm_address[16]_i_7_n_0\ : STD_LOGIC;
  signal \dm_address[16]_i_8_n_0\ : STD_LOGIC;
  signal \dm_address[16]_i_9_n_0\ : STD_LOGIC;
  signal \dm_address[24]_i_2_n_0\ : STD_LOGIC;
  signal \dm_address[24]_i_3_n_0\ : STD_LOGIC;
  signal \dm_address[24]_i_4_n_0\ : STD_LOGIC;
  signal \dm_address[24]_i_5_n_0\ : STD_LOGIC;
  signal \dm_address[24]_i_6_n_0\ : STD_LOGIC;
  signal \dm_address[24]_i_7_n_0\ : STD_LOGIC;
  signal \dm_address[24]_i_8_n_0\ : STD_LOGIC;
  signal \dm_address[24]_i_9_n_0\ : STD_LOGIC;
  signal dm_address_reg : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \dm_address_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal dmacntrl_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dmacntrl_cs : signal is "yes";
  signal dmacntrl_ns1 : STD_LOGIC;
  signal dmacntrl_ns14_out : STD_LOGIC;
  signal frame_sync_d3 : STD_LOGIC;
  signal \^frame_sync_reg\ : STD_LOGIC;
  signal \^load_new_addr\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^p_38_out\ : STD_LOGIC;
  signal \^s_axis_cmd_tvalid_reg\ : STD_LOGIC;
  signal \^tstvect_fsync_d2\ : STD_LOGIC;
  signal \vert_count[10]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count[11]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count[12]_i_1_n_0\ : STD_LOGIC;
  signal \vert_count[12]_i_4_n_0\ : STD_LOGIC;
  signal \vert_count[6]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count[7]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count_reg__0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal write_cmnd_cmb : STD_LOGIC;
  signal \^zero_hsize_err\ : STD_LOGIC;
  signal \^zero_vsize_err\ : STD_LOGIC;
  signal \NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_cmnds_queued_reg[7]_i_3_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_cmnds_queued_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_cmnds_queued_reg[7]_i_3_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_dm_address_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dm_address_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_dmacntrl_cs[1]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \FSM_sequential_dmacntrl_cs[2]_i_3\ : label is "soft_lutpair12";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_dmacntrl_cs_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_dmacntrl_cs_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_dmacntrl_cs_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1\ : label is "soft_lutpair15";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \cmnds_queued_reg[7]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[10]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[11]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[12]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[13]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[14]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[15]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[23]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[32]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[33]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[34]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[35]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[36]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[37]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[38]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[39]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[3]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[40]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[41]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[42]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[43]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[44]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[45]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[46]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[47]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[48]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[49]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[4]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[50]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[51]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[52]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[53]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[54]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[55]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[56]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[57]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[58]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[59]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[5]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[60]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[61]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[62]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[63]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[6]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[7]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[8]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[9]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \vert_count[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \vert_count[11]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \vert_count[12]_i_4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \vert_count[1]_i_1\ : label is "soft_lutpair14";
begin
  \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0\(15 downto 0) <= \^gen_normal_dm_command.cmnd_data_reg[47]_0\(15 downto 0);
  frame_sync_reg <= \^frame_sync_reg\;
  load_new_addr <= \^load_new_addr\;
  p_38_out <= \^p_38_out\;
  s_axis_cmd_tvalid_reg <= \^s_axis_cmd_tvalid_reg\;
  tstvect_fsync_d2 <= \^tstvect_fsync_d2\;
  zero_hsize_err <= \^zero_hsize_err\;
  zero_vsize_err <= \^zero_vsize_err\;
\FSM_sequential_dmacntrl_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888B8BBB88BBBB"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[0]_i_2_n_0\,
      I1 => dmacntrl_cs(0),
      I2 => dmacntrl_ns1,
      I3 => \FSM_sequential_dmacntrl_cs[1]_i_2_n_0\,
      I4 => dmacntrl_cs(1),
      I5 => dmacntrl_cs(2),
      O => \FSM_sequential_dmacntrl_cs[0]_i_1_n_0\
    );
\FSM_sequential_dmacntrl_cs[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0062"
    )
        port map (
      I0 => dmacntrl_cs(2),
      I1 => dmacntrl_cs(1),
      I2 => s_axis_cmd_tvalid_reg_0,
      I3 => dmacntrl_ns14_out,
      O => \FSM_sequential_dmacntrl_cs[0]_i_2_n_0\
    );
\FSM_sequential_dmacntrl_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04555F0004000A00"
    )
        port map (
      I0 => dmacntrl_cs(2),
      I1 => s_axis_cmd_tvalid_reg_0,
      I2 => dmacntrl_ns14_out,
      I3 => dmacntrl_cs(0),
      I4 => dmacntrl_cs(1),
      I5 => \FSM_sequential_dmacntrl_cs[1]_i_2_n_0\,
      O => \FSM_sequential_dmacntrl_cs[1]_i_1_n_0\
    );
\FSM_sequential_dmacntrl_cs[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^frame_sync_reg\,
      I1 => s2mm_halt,
      I2 => p_74_out(0),
      I3 => err_i_reg,
      I4 => p_80_out,
      O => \FSM_sequential_dmacntrl_cs[1]_i_2_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5E5E5E5E5F5E5E5E"
    )
        port map (
      I0 => dmacntrl_cs(1),
      I1 => dmacntrl_cs(0),
      I2 => dmacntrl_cs(2),
      I3 => \^frame_sync_reg\,
      I4 => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\,
      I5 => \dmacr_i_reg[2]\,
      O => \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000000F00"
    )
        port map (
      I0 => s_axis_cmd_tvalid_reg_0,
      I1 => dmacntrl_ns14_out,
      I2 => dmacntrl_cs(0),
      I3 => dmacntrl_cs(2),
      I4 => dmacntrl_ns1,
      I5 => dmacntrl_cs(1),
      O => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^frame_sync_reg\,
      I1 => err_i_reg,
      I2 => p_80_out,
      I3 => s2mm_halt,
      O => dmacntrl_ns14_out
    );
\FSM_sequential_dmacntrl_cs[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFEFFFE"
    )
        port map (
      I0 => s2mm_halt,
      I1 => p_80_out,
      I2 => err_i_reg,
      I3 => \^frame_sync_reg\,
      I4 => \vert_count_reg__0\(12),
      I5 => \vert_count[12]_i_4_n_0\,
      O => dmacntrl_ns1
    );
\FSM_sequential_dmacntrl_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\,
      D => \FSM_sequential_dmacntrl_cs[0]_i_1_n_0\,
      Q => dmacntrl_cs(0),
      R => SR(0)
    );
\FSM_sequential_dmacntrl_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\,
      D => \FSM_sequential_dmacntrl_cs[1]_i_1_n_0\,
      Q => dmacntrl_cs(1),
      R => SR(0)
    );
\FSM_sequential_dmacntrl_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\,
      D => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      Q => dmacntrl_cs(2),
      R => SR(0)
    );
\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.all_lines_xfred_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_2_out,
      Q => all_lines_xfred_d1,
      R => SR(0)
    );
\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AEFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0\,
      I1 => all_lines_xfred_d1,
      I2 => p_2_out,
      I3 => p_24_out,
      I4 => s2mm_prmry_resetn,
      I5 => p_74_out(0),
      O => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0\
    );
\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0\,
      Q => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0\,
      R => '0'
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \dmacr_i_reg[2]\,
      I1 => p_2_out,
      I2 => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0\,
      I3 => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_4_n_0\,
      O => \^p_38_out\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(1),
      I1 => \cmnds_queued_reg__0\(3),
      I2 => \cmnds_queued_reg__0\(0),
      I3 => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_5_n_0\,
      I4 => \cmnds_queued_reg__0\(6),
      I5 => \cmnds_queued_reg__0\(7),
      O => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_4_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_6_n_0\,
      I1 => halt_i_reg,
      I2 => dmacntrl_cs(1),
      I3 => \cmnds_queued_reg__0\(5),
      I4 => \cmnds_queued_reg__0\(4),
      I5 => \cmnds_queued_reg__0\(2),
      O => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_5_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dmacntrl_cs(2),
      I1 => dmacntrl_cs(0),
      O => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_6_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_prmry_resetn,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      I2 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      I1 => s2mm_prmry_resetn,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008FFFFFFFF"
    )
        port map (
      I0 => dmacntrl_cs(1),
      I1 => dmacntrl_cs(0),
      I2 => dmacntrl_cs(2),
      I3 => dmacntrl_ns14_out,
      I4 => s_axis_cmd_tvalid_reg_0,
      I5 => s2mm_prmry_resetn,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(0),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(10),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(11),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(12),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(13),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(14),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(15),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(1),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\,
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      R => '0'
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(2),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(0),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(1),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(2),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(3),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(4),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(5),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(6),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(7),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(3),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(8),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(9),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(10),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(11),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(12),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(13),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(14),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(15),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(16),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(17),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(4),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(18),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(19),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(20),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(21),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(22),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(23),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(24),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(25),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(26),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(27),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(5),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(28),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(29),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(30),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => dm_address_reg(31),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(6),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(7),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(8),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(9),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => s_axis_cmd_tvalid_reg_0,
      I1 => dmacntrl_ns14_out,
      I2 => dmacntrl_cs(2),
      I3 => dmacntrl_cs(0),
      I4 => dmacntrl_cs(1),
      O => write_cmnd_cmb
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => write_cmnd_cmb,
      Q => \^s_axis_cmd_tvalid_reg\,
      R => SR(0)
    );
\I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFF0"
    )
        port map (
      I0 => \wdata_reg[4]\(0),
      I1 => s2mm_axi2ip_wrce(0),
      I2 => interr_i_reg,
      I3 => \^zero_vsize_err\,
      I4 => \^zero_hsize_err\,
      I5 => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\,
      O => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\
    );
\I_DMA_REGISTER/dma_interr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFF0"
    )
        port map (
      I0 => \wdata_reg[4]\(0),
      I1 => s2mm_axi2ip_wrce(0),
      I2 => interr_i_reg,
      I3 => \^zero_vsize_err\,
      I4 => \^zero_hsize_err\,
      I5 => dma_interr_reg_0,
      O => dma_interr_reg
    );
\cmnds_queued[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(0),
      O => \cmnds_queued[0]_i_1_n_0\
    );
\cmnds_queued[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(1),
      I1 => \cmnds_queued_reg__0\(2),
      O => \cmnds_queued[7]_i_10_n_0\
    );
\cmnds_queued[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A655"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(1),
      I1 => p_61_out,
      I2 => \INFERRED_GEN.cnt_i_reg[2]\(0),
      I3 => \^s_axis_cmd_tvalid_reg\,
      O => \cmnds_queued[7]_i_11_n_0\
    );
\cmnds_queued[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \INFERRED_GEN.cnt_i_reg[2]\(0),
      I2 => p_61_out,
      O => \cmnds_queued[7]_i_2_n_0\
    );
\cmnds_queued[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(1),
      O => \cmnds_queued[7]_i_4_n_0\
    );
\cmnds_queued[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(6),
      I1 => \cmnds_queued_reg__0\(7),
      O => \cmnds_queued[7]_i_5_n_0\
    );
\cmnds_queued[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(5),
      I1 => \cmnds_queued_reg__0\(6),
      O => \cmnds_queued[7]_i_6_n_0\
    );
\cmnds_queued[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(4),
      I1 => \cmnds_queued_reg__0\(5),
      O => \cmnds_queued[7]_i_7_n_0\
    );
\cmnds_queued[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(3),
      I1 => \cmnds_queued_reg__0\(4),
      O => \cmnds_queued[7]_i_8_n_0\
    );
\cmnds_queued[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(2),
      I1 => \cmnds_queued_reg__0\(3),
      O => \cmnds_queued[7]_i_9_n_0\
    );
\cmnds_queued_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued[0]_i_1_n_0\,
      Q => \cmnds_queued_reg__0\(0),
      R => err_i_reg_0(0)
    );
\cmnds_queued_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_i_3_n_15\,
      Q => \cmnds_queued_reg__0\(1),
      R => err_i_reg_0(0)
    );
\cmnds_queued_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_i_3_n_14\,
      Q => \cmnds_queued_reg__0\(2),
      R => err_i_reg_0(0)
    );
\cmnds_queued_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_i_3_n_13\,
      Q => \cmnds_queued_reg__0\(3),
      R => err_i_reg_0(0)
    );
\cmnds_queued_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_i_3_n_12\,
      Q => \cmnds_queued_reg__0\(4),
      R => err_i_reg_0(0)
    );
\cmnds_queued_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_i_3_n_11\,
      Q => \cmnds_queued_reg__0\(5),
      R => err_i_reg_0(0)
    );
\cmnds_queued_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_i_3_n_10\,
      Q => \cmnds_queued_reg__0\(6),
      R => err_i_reg_0(0)
    );
\cmnds_queued_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_i_3_n_9\,
      Q => \cmnds_queued_reg__0\(7),
      R => err_i_reg_0(0)
    );
\cmnds_queued_reg[7]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \cmnds_queued_reg__0\(0),
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \cmnds_queued_reg[7]_i_3_n_2\,
      CO(4) => \cmnds_queued_reg[7]_i_3_n_3\,
      CO(3) => \NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \cmnds_queued_reg[7]_i_3_n_5\,
      CO(1) => \cmnds_queued_reg[7]_i_3_n_6\,
      CO(0) => \cmnds_queued_reg[7]_i_3_n_7\,
      DI(7) => \NLW_cmnds_queued_reg[7]_i_3_DI_UNCONNECTED\(7),
      DI(6) => '0',
      DI(5 downto 1) => \cmnds_queued_reg__0\(5 downto 1),
      DI(0) => \cmnds_queued[7]_i_4_n_0\,
      O(7) => \NLW_cmnds_queued_reg[7]_i_3_O_UNCONNECTED\(7),
      O(6) => \cmnds_queued_reg[7]_i_3_n_9\,
      O(5) => \cmnds_queued_reg[7]_i_3_n_10\,
      O(4) => \cmnds_queued_reg[7]_i_3_n_11\,
      O(3) => \cmnds_queued_reg[7]_i_3_n_12\,
      O(2) => \cmnds_queued_reg[7]_i_3_n_13\,
      O(1) => \cmnds_queued_reg[7]_i_3_n_14\,
      O(0) => \cmnds_queued_reg[7]_i_3_n_15\,
      S(7) => \NLW_cmnds_queued_reg[7]_i_3_S_UNCONNECTED\(7),
      S(6) => \cmnds_queued[7]_i_5_n_0\,
      S(5) => \cmnds_queued[7]_i_6_n_0\,
      S(4) => \cmnds_queued[7]_i_7_n_0\,
      S(3) => \cmnds_queued[7]_i_8_n_0\,
      S(2) => \cmnds_queued[7]_i_9_n_0\,
      S(1) => \cmnds_queued[7]_i_10_n_0\,
      S(0) => \cmnds_queued[7]_i_11_n_0\
    );
\dm_address[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => \^load_new_addr\,
      I1 => dmacntrl_ns14_out,
      I2 => dmacntrl_cs(0),
      I3 => dmacntrl_cs(1),
      I4 => dmacntrl_cs(2),
      O => \dm_address[0]_i_1_n_0\
    );
\dm_address[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(23),
      O => \dm_address[16]_i_2_n_0\
    );
\dm_address[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(22),
      O => \dm_address[16]_i_3_n_0\
    );
\dm_address[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(21),
      O => \dm_address[16]_i_4_n_0\
    );
\dm_address[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(20),
      O => \dm_address[16]_i_5_n_0\
    );
\dm_address[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(19),
      O => \dm_address[16]_i_6_n_0\
    );
\dm_address[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(18),
      O => \dm_address[16]_i_7_n_0\
    );
\dm_address[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(17),
      O => \dm_address[16]_i_8_n_0\
    );
\dm_address[16]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(16),
      O => \dm_address[16]_i_9_n_0\
    );
\dm_address[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(31),
      O => \dm_address[24]_i_2_n_0\
    );
\dm_address[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(30),
      O => \dm_address[24]_i_3_n_0\
    );
\dm_address[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(29),
      O => \dm_address[24]_i_4_n_0\
    );
\dm_address[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(28),
      O => \dm_address[24]_i_5_n_0\
    );
\dm_address[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(27),
      O => \dm_address[24]_i_6_n_0\
    );
\dm_address[24]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(26),
      O => \dm_address[24]_i_7_n_0\
    );
\dm_address[24]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(25),
      O => \dm_address[24]_i_8_n_0\
    );
\dm_address[24]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(24),
      O => \dm_address[24]_i_9_n_0\
    );
\dm_address_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => O(0),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(0),
      R => SR(0)
    );
\dm_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[15]\(2),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(10),
      R => SR(0)
    );
\dm_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[15]\(3),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(11),
      R => SR(0)
    );
\dm_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[15]\(4),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(12),
      R => SR(0)
    );
\dm_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[15]\(5),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(13),
      R => SR(0)
    );
\dm_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[15]\(6),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(14),
      R => SR(0)
    );
\dm_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[15]\(7),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(15),
      R => SR(0)
    );
\dm_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[16]_i_1_n_15\,
      Q => dm_address_reg(16),
      R => SR(0)
    );
\dm_address_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => CO(0),
      CI_TOP => '0',
      CO(7) => \dm_address_reg[16]_i_1_n_0\,
      CO(6) => \dm_address_reg[16]_i_1_n_1\,
      CO(5) => \dm_address_reg[16]_i_1_n_2\,
      CO(4) => \dm_address_reg[16]_i_1_n_3\,
      CO(3) => \NLW_dm_address_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dm_address_reg[16]_i_1_n_5\,
      CO(1) => \dm_address_reg[16]_i_1_n_6\,
      CO(0) => \dm_address_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \dm_address_reg[16]_i_1_n_8\,
      O(6) => \dm_address_reg[16]_i_1_n_9\,
      O(5) => \dm_address_reg[16]_i_1_n_10\,
      O(4) => \dm_address_reg[16]_i_1_n_11\,
      O(3) => \dm_address_reg[16]_i_1_n_12\,
      O(2) => \dm_address_reg[16]_i_1_n_13\,
      O(1) => \dm_address_reg[16]_i_1_n_14\,
      O(0) => \dm_address_reg[16]_i_1_n_15\,
      S(7) => \dm_address[16]_i_2_n_0\,
      S(6) => \dm_address[16]_i_3_n_0\,
      S(5) => \dm_address[16]_i_4_n_0\,
      S(4) => \dm_address[16]_i_5_n_0\,
      S(3) => \dm_address[16]_i_6_n_0\,
      S(2) => \dm_address[16]_i_7_n_0\,
      S(1) => \dm_address[16]_i_8_n_0\,
      S(0) => \dm_address[16]_i_9_n_0\
    );
\dm_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[16]_i_1_n_14\,
      Q => dm_address_reg(17),
      R => SR(0)
    );
\dm_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[16]_i_1_n_13\,
      Q => dm_address_reg(18),
      R => SR(0)
    );
\dm_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[16]_i_1_n_12\,
      Q => dm_address_reg(19),
      R => SR(0)
    );
\dm_address_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => O(1),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(1),
      R => SR(0)
    );
\dm_address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[16]_i_1_n_11\,
      Q => dm_address_reg(20),
      R => SR(0)
    );
\dm_address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[16]_i_1_n_10\,
      Q => dm_address_reg(21),
      R => SR(0)
    );
\dm_address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[16]_i_1_n_9\,
      Q => dm_address_reg(22),
      R => SR(0)
    );
\dm_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[16]_i_1_n_8\,
      Q => dm_address_reg(23),
      R => SR(0)
    );
\dm_address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[24]_i_1_n_15\,
      Q => dm_address_reg(24),
      R => SR(0)
    );
\dm_address_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \dm_address_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_dm_address_reg[24]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \dm_address_reg[24]_i_1_n_1\,
      CO(5) => \dm_address_reg[24]_i_1_n_2\,
      CO(4) => \dm_address_reg[24]_i_1_n_3\,
      CO(3) => \NLW_dm_address_reg[24]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dm_address_reg[24]_i_1_n_5\,
      CO(1) => \dm_address_reg[24]_i_1_n_6\,
      CO(0) => \dm_address_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \dm_address_reg[24]_i_1_n_8\,
      O(6) => \dm_address_reg[24]_i_1_n_9\,
      O(5) => \dm_address_reg[24]_i_1_n_10\,
      O(4) => \dm_address_reg[24]_i_1_n_11\,
      O(3) => \dm_address_reg[24]_i_1_n_12\,
      O(2) => \dm_address_reg[24]_i_1_n_13\,
      O(1) => \dm_address_reg[24]_i_1_n_14\,
      O(0) => \dm_address_reg[24]_i_1_n_15\,
      S(7) => \dm_address[24]_i_2_n_0\,
      S(6) => \dm_address[24]_i_3_n_0\,
      S(5) => \dm_address[24]_i_4_n_0\,
      S(4) => \dm_address[24]_i_5_n_0\,
      S(3) => \dm_address[24]_i_6_n_0\,
      S(2) => \dm_address[24]_i_7_n_0\,
      S(1) => \dm_address[24]_i_8_n_0\,
      S(0) => \dm_address[24]_i_9_n_0\
    );
\dm_address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[24]_i_1_n_14\,
      Q => dm_address_reg(25),
      R => SR(0)
    );
\dm_address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[24]_i_1_n_13\,
      Q => dm_address_reg(26),
      R => SR(0)
    );
\dm_address_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[24]_i_1_n_12\,
      Q => dm_address_reg(27),
      R => SR(0)
    );
\dm_address_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[24]_i_1_n_11\,
      Q => dm_address_reg(28),
      R => SR(0)
    );
\dm_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[24]_i_1_n_10\,
      Q => dm_address_reg(29),
      R => SR(0)
    );
\dm_address_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => O(2),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(2),
      R => SR(0)
    );
\dm_address_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[24]_i_1_n_9\,
      Q => dm_address_reg(30),
      R => SR(0)
    );
\dm_address_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[24]_i_1_n_8\,
      Q => dm_address_reg(31),
      R => SR(0)
    );
\dm_address_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => O(3),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(3),
      R => SR(0)
    );
\dm_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => O(4),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(4),
      R => SR(0)
    );
\dm_address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => O(5),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(5),
      R => SR(0)
    );
\dm_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => O(6),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(6),
      R => SR(0)
    );
\dm_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => O(7),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(7),
      R => SR(0)
    );
\dm_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[15]\(0),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(8),
      R => SR(0)
    );
\dm_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[15]\(1),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(9),
      R => SR(0)
    );
frame_sync_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => frame_sync_aligned,
      Q => \^tstvect_fsync_d2\,
      R => SR(0)
    );
frame_sync_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^tstvect_fsync_d2\,
      Q => frame_sync_d3,
      R => SR(0)
    );
frame_sync_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => frame_sync_d3,
      Q => \^frame_sync_reg\,
      R => SR(0)
    );
halted_set_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^p_38_out\,
      I1 => datamover_idle,
      I2 => p_74_out(0),
      O => halted_set_i0
    );
\s_axis_cmd_tdata[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\,
      O => D(0)
    );
\s_axis_cmd_tdata[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\,
      O => D(10)
    );
\s_axis_cmd_tdata[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\,
      O => D(11)
    );
\s_axis_cmd_tdata[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\,
      O => D(12)
    );
\s_axis_cmd_tdata[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\,
      O => D(13)
    );
\s_axis_cmd_tdata[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\,
      O => D(14)
    );
\s_axis_cmd_tdata[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\,
      O => D(15)
    );
\s_axis_cmd_tdata[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\,
      O => D(1)
    );
\s_axis_cmd_tdata[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      O => D(16)
    );
\s_axis_cmd_tdata[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\,
      O => D(2)
    );
\s_axis_cmd_tdata[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\,
      O => D(17)
    );
\s_axis_cmd_tdata[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\,
      O => D(18)
    );
\s_axis_cmd_tdata[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\,
      O => D(19)
    );
\s_axis_cmd_tdata[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\,
      O => D(20)
    );
\s_axis_cmd_tdata[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\,
      O => D(21)
    );
\s_axis_cmd_tdata[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\,
      O => D(22)
    );
\s_axis_cmd_tdata[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\,
      O => D(23)
    );
\s_axis_cmd_tdata[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\,
      O => D(24)
    );
\s_axis_cmd_tdata[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\,
      O => D(3)
    );
\s_axis_cmd_tdata[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\,
      O => D(25)
    );
\s_axis_cmd_tdata[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\,
      O => D(26)
    );
\s_axis_cmd_tdata[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\,
      O => D(27)
    );
\s_axis_cmd_tdata[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\,
      O => D(28)
    );
\s_axis_cmd_tdata[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\,
      O => D(29)
    );
\s_axis_cmd_tdata[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\,
      O => D(30)
    );
\s_axis_cmd_tdata[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\,
      O => D(31)
    );
\s_axis_cmd_tdata[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\,
      O => D(32)
    );
\s_axis_cmd_tdata[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\,
      O => D(33)
    );
\s_axis_cmd_tdata[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\,
      O => D(34)
    );
\s_axis_cmd_tdata[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\,
      O => D(4)
    );
\s_axis_cmd_tdata[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\,
      O => D(35)
    );
\s_axis_cmd_tdata[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\,
      O => D(36)
    );
\s_axis_cmd_tdata[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\,
      O => D(37)
    );
\s_axis_cmd_tdata[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\,
      O => D(38)
    );
\s_axis_cmd_tdata[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\,
      O => D(39)
    );
\s_axis_cmd_tdata[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\,
      O => D(40)
    );
\s_axis_cmd_tdata[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\,
      O => D(41)
    );
\s_axis_cmd_tdata[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\,
      O => D(42)
    );
\s_axis_cmd_tdata[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\,
      O => D(43)
    );
\s_axis_cmd_tdata[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\,
      O => D(44)
    );
\s_axis_cmd_tdata[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\,
      O => D(5)
    );
\s_axis_cmd_tdata[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\,
      O => D(45)
    );
\s_axis_cmd_tdata[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\,
      O => D(46)
    );
\s_axis_cmd_tdata[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\,
      O => D(47)
    );
\s_axis_cmd_tdata[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\,
      O => D(48)
    );
\s_axis_cmd_tdata[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\,
      O => D(6)
    );
\s_axis_cmd_tdata[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\,
      O => D(7)
    );
\s_axis_cmd_tdata[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\,
      O => D(8)
    );
\s_axis_cmd_tdata[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\,
      O => D(9)
    );
\vert_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(0),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg__0\(0),
      O => p_0_in(0)
    );
\vert_count[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB8B8B8B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg__0\(10),
      I3 => \vert_count_reg__0\(8),
      I4 => \vert_count_reg__0\(9),
      I5 => \vert_count[10]_i_2_n_0\,
      O => p_0_in(10)
    );
\vert_count[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \vert_count[6]_i_2_n_0\,
      I1 => \vert_count_reg__0\(6),
      I2 => \vert_count_reg__0\(7),
      I3 => \vert_count_reg__0\(4),
      I4 => \vert_count_reg__0\(5),
      O => \vert_count[10]_i_2_n_0\
    );
\vert_count[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Q(11),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg__0\(11),
      I3 => \vert_count[11]_i_2_n_0\,
      O => p_0_in(11)
    );
\vert_count[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \vert_count_reg__0\(8),
      I1 => \vert_count_reg__0\(9),
      I2 => \vert_count[10]_i_2_n_0\,
      I3 => \vert_count_reg__0\(10),
      O => \vert_count[11]_i_2_n_0\
    );
\vert_count[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
        port map (
      I0 => dmacntrl_cs(1),
      I1 => dmacntrl_cs(0),
      I2 => dmacntrl_cs(2),
      I3 => dmacntrl_ns14_out,
      I4 => s_axis_cmd_tvalid_reg_0,
      I5 => \^load_new_addr\,
      O => \vert_count[12]_i_1_n_0\
    );
\vert_count[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Q(12),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg__0\(12),
      I3 => \vert_count[12]_i_4_n_0\,
      O => p_0_in(12)
    );
\vert_count[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dmacntrl_cs(0),
      I1 => dmacntrl_cs(2),
      I2 => dmacntrl_cs(1),
      I3 => \FSM_sequential_dmacntrl_cs[1]_i_2_n_0\,
      O => \^load_new_addr\
    );
\vert_count[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \vert_count_reg__0\(10),
      I1 => \vert_count[10]_i_2_n_0\,
      I2 => \vert_count_reg__0\(9),
      I3 => \vert_count_reg__0\(8),
      I4 => \vert_count_reg__0\(11),
      O => \vert_count[12]_i_4_n_0\
    );
\vert_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Q(1),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg__0\(0),
      I3 => \vert_count_reg__0\(1),
      O => p_0_in(1)
    );
\vert_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => Q(2),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg__0\(0),
      I3 => \vert_count_reg__0\(1),
      I4 => \vert_count_reg__0\(2),
      O => p_0_in(2)
    );
\vert_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => Q(3),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg__0\(3),
      I3 => \vert_count_reg__0\(0),
      I4 => \vert_count_reg__0\(1),
      I5 => \vert_count_reg__0\(2),
      O => p_0_in(3)
    );
\vert_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Q(4),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg__0\(4),
      I3 => \vert_count[6]_i_2_n_0\,
      O => p_0_in(4)
    );
\vert_count[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg__0\(5),
      I3 => \vert_count_reg__0\(4),
      I4 => \vert_count[6]_i_2_n_0\,
      O => p_0_in(5)
    );
\vert_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B88BB8B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg__0\(6),
      I3 => \vert_count_reg__0\(5),
      I4 => \vert_count[6]_i_2_n_0\,
      I5 => \vert_count_reg__0\(4),
      O => p_0_in(6)
    );
\vert_count[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \vert_count_reg__0\(1),
      I1 => \vert_count_reg__0\(0),
      I2 => \vert_count_reg__0\(3),
      I3 => \vert_count_reg__0\(2),
      O => \vert_count[6]_i_2_n_0\
    );
\vert_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg__0\(7),
      I3 => \vert_count_reg__0\(6),
      I4 => \vert_count[7]_i_2_n_0\,
      O => p_0_in(7)
    );
\vert_count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \vert_count_reg__0\(4),
      I1 => \vert_count_reg__0\(1),
      I2 => \vert_count_reg__0\(0),
      I3 => \vert_count_reg__0\(3),
      I4 => \vert_count_reg__0\(2),
      I5 => \vert_count_reg__0\(5),
      O => \vert_count[7]_i_2_n_0\
    );
\vert_count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Q(8),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg__0\(8),
      I3 => \vert_count[10]_i_2_n_0\,
      O => p_0_in(8)
    );
\vert_count[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg__0\(9),
      I3 => \vert_count_reg__0\(8),
      I4 => \vert_count[10]_i_2_n_0\,
      O => p_0_in(9)
    );
\vert_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(0),
      Q => \vert_count_reg__0\(0),
      R => SR(0)
    );
\vert_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(10),
      Q => \vert_count_reg__0\(10),
      R => SR(0)
    );
\vert_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(11),
      Q => \vert_count_reg__0\(11),
      R => SR(0)
    );
\vert_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(12),
      Q => \vert_count_reg__0\(12),
      R => SR(0)
    );
\vert_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(1),
      Q => \vert_count_reg__0\(1),
      R => SR(0)
    );
\vert_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(2),
      Q => \vert_count_reg__0\(2),
      R => SR(0)
    );
\vert_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(3),
      Q => \vert_count_reg__0\(3),
      R => SR(0)
    );
\vert_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(4),
      Q => \vert_count_reg__0\(4),
      R => SR(0)
    );
\vert_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(5),
      Q => \vert_count_reg__0\(5),
      R => SR(0)
    );
\vert_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(6),
      Q => \vert_count_reg__0\(6),
      R => SR(0)
    );
\vert_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(7),
      Q => \vert_count_reg__0\(7),
      R => SR(0)
    );
\vert_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(8),
      Q => \vert_count_reg__0\(8),
      R => SR(0)
    );
\vert_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(9),
      Q => \vert_count_reg__0\(9),
      R => SR(0)
    );
zero_hsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => zero_hsize_err0,
      Q => \^zero_hsize_err\,
      R => SR(0)
    );
zero_vsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => zero_vsize_err0,
      Q => \^zero_vsize_err\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_sof_gen is
  port (
    p_15_out : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ : out STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    s_valid0 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    prmry_resetn_i_reg_0 : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_23_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_sof_gen : entity is "axi_vdma_sof_gen";
end design_1_axi_vdma_0_0_axi_vdma_sof_gen;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_sof_gen is
  signal hold_sof : STD_LOGIC;
  signal hold_sof_i_1_n_0 : STD_LOGIC;
  signal s_valid : STD_LOGIC;
  signal s_valid_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of hold_sof_i_1 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of packet_sof_i : label is "soft_lutpair62";
begin
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454544454545454"
    )
        port map (
      I0 => prmry_resetn_i_reg_0,
      I1 => p_53_out,
      I2 => ch2_delay_cnt_en,
      I3 => hold_sof,
      I4 => s_valid_d1,
      I5 => s_valid,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\
    );
hold_sof_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hold_sof,
      I1 => s_valid,
      I2 => s_valid_d1,
      I3 => \out\,
      I4 => p_23_out,
      O => hold_sof_i_1_n_0
    );
hold_sof_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => hold_sof_i_1_n_0,
      Q => hold_sof,
      R => '0'
    );
packet_sof_i: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_valid,
      I1 => s_valid_d1,
      I2 => hold_sof,
      O => p_15_out
    );
s_valid_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_valid,
      Q => s_valid_d1,
      R => prmry_resetn_i_reg
    );
s_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_valid0,
      Q => s_valid,
      R => prmry_resetn_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_sts_mngr is
  port (
    p_37_out : out STD_LOGIC;
    datamover_idle : out STD_LOGIC;
    halted_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_74_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    halted_set_i0 : in STD_LOGIC;
    sig_halt_cmplt_reg : in STD_LOGIC;
    p_73_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_prmry_resetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_sts_mngr : entity is "axi_vdma_sts_mngr";
end design_1_axi_vdma_0_0_axi_vdma_sts_mngr;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_sts_mngr is
  signal p_27_out : STD_LOGIC;
  signal p_28_out : STD_LOGIC;
begin
\I_DMA_REGISTER/halted_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => p_27_out,
      I1 => p_73_out(0),
      I2 => s2mm_prmry_resetn,
      I3 => p_28_out,
      O => halted_reg
    );
all_idle_reg: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\,
      Q => p_37_out,
      S => SR(0)
    );
datamover_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_cmplt_reg,
      Q => datamover_idle,
      R => SR(0)
    );
halted_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_74_out(0),
      Q => p_27_out,
      R => SR(0)
    );
halted_set_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => halted_set_i0,
      Q => p_28_out,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_v6_2_9_axis_dwidth_converter_v1_0_axisc_downsizer is
  port (
    \state_reg[2]_0\ : out STD_LOGIC;
    d2_ready : out STD_LOGIC;
    DINADIN : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axis_tdata : out STD_LOGIC_VECTOR ( 26 downto 0 );
    acc_last : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    d2_valid : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \acc_data_reg[95]\ : in STD_LOGIC_VECTOR ( 95 downto 0 );
    \acc_keep_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_v6_2_9_axis_dwidth_converter_v1_0_axisc_downsizer : entity is "axi_vdma_v6_2_9_axis_dwidth_converter_v1_0_axisc_downsizer";
end design_1_axi_vdma_0_0_axi_vdma_v6_2_9_axis_dwidth_converter_v1_0_axisc_downsizer;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_v6_2_9_axis_dwidth_converter_v1_0_axisc_downsizer is
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_11_n_0\ : STD_LOGIC;
  signal \^d2_ready\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \r0_data_reg_n_0_[64]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[65]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[66]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[67]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[68]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[69]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[70]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[71]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[72]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[73]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[74]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[75]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[76]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[77]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[78]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[79]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[80]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[81]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[82]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[83]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[84]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[85]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[86]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[87]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[88]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[89]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[90]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[91]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[92]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[93]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[94]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[95]\ : STD_LOGIC;
  signal r0_is_end : STD_LOGIC_VECTOR ( 1 to 1 );
  signal r0_is_null_r : STD_LOGIC_VECTOR ( 1 to 1 );
  signal r0_is_null_r_0 : STD_LOGIC;
  signal \r0_keep_reg_n_0_[10]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[11]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[8]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[9]\ : STD_LOGIC;
  signal r0_last_reg_n_0 : STD_LOGIC;
  signal r0_load : STD_LOGIC;
  signal \r0_out_sel_next_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \r0_out_sel_next_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \r0_out_sel_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \r0_out_sel_r_reg_n_0_[1]\ : STD_LOGIC;
  signal r1_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal r1_keep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \r1_keep[0]_i_1_n_0\ : STD_LOGIC;
  signal \r1_keep[1]_i_1_n_0\ : STD_LOGIC;
  signal \r1_keep[2]_i_1_n_0\ : STD_LOGIC;
  signal \r1_keep[3]_i_1_n_0\ : STD_LOGIC;
  signal r1_last_reg_n_0 : STD_LOGIC;
  signal r1_load : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state1 : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \^state_reg[2]_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_11\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \r0_out_sel_r[1]_i_2\ : label is "soft_lutpair11";
begin
  d2_ready <= \^d2_ready\;
  \state_reg[2]_0\ <= \^state_reg[2]_0\;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(33),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(1),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(1),
      O => s_axis_tdata(1)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(32),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(0),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(0),
      O => s_axis_tdata(0)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(40),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(8),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(8),
      O => s_axis_tdata(8)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(39),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(7),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(7),
      O => s_axis_tdata(7)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(38),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(6),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(6),
      O => s_axis_tdata(6)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(37),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(5),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(5),
      O => s_axis_tdata(5)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(36),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(4),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(4),
      O => s_axis_tdata(4)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(35),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(3),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(3),
      O => s_axis_tdata(3)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(34),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(2),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(2),
      O => s_axis_tdata(2)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28002800EBFF2800"
    )
        port map (
      I0 => r1_last_reg_n_0,
      I1 => \state_reg_n_0_[2]\,
      I2 => \^d2_ready\,
      I3 => \^state_reg[2]_0\,
      I4 => r0_last_reg_n_0,
      I5 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_11_n_0\,
      O => DINADIN(9)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(59),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(27),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(27),
      O => DINADIN(0)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(47),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(15),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(15),
      O => s_axis_tdata(15)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => r0_is_end(1),
      I1 => r0_is_null_r(1),
      O => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_11_n_0\
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(46),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(14),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(14),
      O => s_axis_tdata(14)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(45),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(13),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(13),
      O => s_axis_tdata(13)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(44),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(12),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(12),
      O => s_axis_tdata(12)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(43),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(11),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(11),
      O => s_axis_tdata(11)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(42),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(10),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(10),
      O => s_axis_tdata(10)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(41),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(9),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(9),
      O => s_axis_tdata(9)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(58),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(26),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(26),
      O => s_axis_tdata(26)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(49),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(17),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(17),
      O => s_axis_tdata(17)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(57),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(25),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(25),
      O => s_axis_tdata(25)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(56),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(24),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(24),
      O => s_axis_tdata(24)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_keep(3),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_1_in(3),
      O => DINADIN(8)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(55),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(23),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(23),
      O => s_axis_tdata(23)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_1_in(6),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_keep(2),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_1_in(2),
      O => DINADIN(7)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(54),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(22),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(22),
      O => s_axis_tdata(22)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_keep(1),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_1_in(1),
      O => DINADIN(6)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(53),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(21),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(21),
      O => s_axis_tdata(21)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_keep(0),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_1_in(0),
      O => DINADIN(5)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(63),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(31),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(31),
      O => DINADIN(4)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(52),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(20),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(20),
      O => s_axis_tdata(20)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(62),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(30),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(30),
      O => DINADIN(3)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(51),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(19),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(19),
      O => s_axis_tdata(19)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(61),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(29),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(29),
      O => DINADIN(2)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(50),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(18),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(18),
      O => s_axis_tdata(18)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(60),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(28),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(28),
      O => DINADIN(1)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(48),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_data(16),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(16),
      O => s_axis_tdata(16)
    );
\r0_data[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d2_ready\,
      I1 => \state_reg_n_0_[2]\,
      O => r0_load
    );
\r0_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(0),
      Q => p_0_in1_in(0),
      R => '0'
    );
\r0_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(10),
      Q => p_0_in1_in(10),
      R => '0'
    );
\r0_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(11),
      Q => p_0_in1_in(11),
      R => '0'
    );
\r0_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(12),
      Q => p_0_in1_in(12),
      R => '0'
    );
\r0_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(13),
      Q => p_0_in1_in(13),
      R => '0'
    );
\r0_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(14),
      Q => p_0_in1_in(14),
      R => '0'
    );
\r0_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(15),
      Q => p_0_in1_in(15),
      R => '0'
    );
\r0_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(16),
      Q => p_0_in1_in(16),
      R => '0'
    );
\r0_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(17),
      Q => p_0_in1_in(17),
      R => '0'
    );
\r0_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(18),
      Q => p_0_in1_in(18),
      R => '0'
    );
\r0_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(19),
      Q => p_0_in1_in(19),
      R => '0'
    );
\r0_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(1),
      Q => p_0_in1_in(1),
      R => '0'
    );
\r0_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(20),
      Q => p_0_in1_in(20),
      R => '0'
    );
\r0_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(21),
      Q => p_0_in1_in(21),
      R => '0'
    );
\r0_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(22),
      Q => p_0_in1_in(22),
      R => '0'
    );
\r0_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(23),
      Q => p_0_in1_in(23),
      R => '0'
    );
\r0_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(24),
      Q => p_0_in1_in(24),
      R => '0'
    );
\r0_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(25),
      Q => p_0_in1_in(25),
      R => '0'
    );
\r0_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(26),
      Q => p_0_in1_in(26),
      R => '0'
    );
\r0_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(27),
      Q => p_0_in1_in(27),
      R => '0'
    );
\r0_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(28),
      Q => p_0_in1_in(28),
      R => '0'
    );
\r0_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(29),
      Q => p_0_in1_in(29),
      R => '0'
    );
\r0_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(2),
      Q => p_0_in1_in(2),
      R => '0'
    );
\r0_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(30),
      Q => p_0_in1_in(30),
      R => '0'
    );
\r0_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(31),
      Q => p_0_in1_in(31),
      R => '0'
    );
\r0_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(32),
      Q => p_0_in1_in(32),
      R => '0'
    );
\r0_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(33),
      Q => p_0_in1_in(33),
      R => '0'
    );
\r0_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(34),
      Q => p_0_in1_in(34),
      R => '0'
    );
\r0_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(35),
      Q => p_0_in1_in(35),
      R => '0'
    );
\r0_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(36),
      Q => p_0_in1_in(36),
      R => '0'
    );
\r0_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(37),
      Q => p_0_in1_in(37),
      R => '0'
    );
\r0_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(38),
      Q => p_0_in1_in(38),
      R => '0'
    );
\r0_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(39),
      Q => p_0_in1_in(39),
      R => '0'
    );
\r0_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(3),
      Q => p_0_in1_in(3),
      R => '0'
    );
\r0_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(40),
      Q => p_0_in1_in(40),
      R => '0'
    );
\r0_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(41),
      Q => p_0_in1_in(41),
      R => '0'
    );
\r0_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(42),
      Q => p_0_in1_in(42),
      R => '0'
    );
\r0_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(43),
      Q => p_0_in1_in(43),
      R => '0'
    );
\r0_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(44),
      Q => p_0_in1_in(44),
      R => '0'
    );
\r0_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(45),
      Q => p_0_in1_in(45),
      R => '0'
    );
\r0_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(46),
      Q => p_0_in1_in(46),
      R => '0'
    );
\r0_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(47),
      Q => p_0_in1_in(47),
      R => '0'
    );
\r0_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(48),
      Q => p_0_in1_in(48),
      R => '0'
    );
\r0_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(49),
      Q => p_0_in1_in(49),
      R => '0'
    );
\r0_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(4),
      Q => p_0_in1_in(4),
      R => '0'
    );
\r0_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(50),
      Q => p_0_in1_in(50),
      R => '0'
    );
\r0_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(51),
      Q => p_0_in1_in(51),
      R => '0'
    );
\r0_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(52),
      Q => p_0_in1_in(52),
      R => '0'
    );
\r0_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(53),
      Q => p_0_in1_in(53),
      R => '0'
    );
\r0_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(54),
      Q => p_0_in1_in(54),
      R => '0'
    );
\r0_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(55),
      Q => p_0_in1_in(55),
      R => '0'
    );
\r0_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(56),
      Q => p_0_in1_in(56),
      R => '0'
    );
\r0_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(57),
      Q => p_0_in1_in(57),
      R => '0'
    );
\r0_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(58),
      Q => p_0_in1_in(58),
      R => '0'
    );
\r0_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(59),
      Q => p_0_in1_in(59),
      R => '0'
    );
\r0_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(5),
      Q => p_0_in1_in(5),
      R => '0'
    );
\r0_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(60),
      Q => p_0_in1_in(60),
      R => '0'
    );
\r0_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(61),
      Q => p_0_in1_in(61),
      R => '0'
    );
\r0_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(62),
      Q => p_0_in1_in(62),
      R => '0'
    );
\r0_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(63),
      Q => p_0_in1_in(63),
      R => '0'
    );
\r0_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(64),
      Q => \r0_data_reg_n_0_[64]\,
      R => '0'
    );
\r0_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(65),
      Q => \r0_data_reg_n_0_[65]\,
      R => '0'
    );
\r0_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(66),
      Q => \r0_data_reg_n_0_[66]\,
      R => '0'
    );
\r0_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(67),
      Q => \r0_data_reg_n_0_[67]\,
      R => '0'
    );
\r0_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(68),
      Q => \r0_data_reg_n_0_[68]\,
      R => '0'
    );
\r0_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(69),
      Q => \r0_data_reg_n_0_[69]\,
      R => '0'
    );
\r0_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(6),
      Q => p_0_in1_in(6),
      R => '0'
    );
\r0_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(70),
      Q => \r0_data_reg_n_0_[70]\,
      R => '0'
    );
\r0_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(71),
      Q => \r0_data_reg_n_0_[71]\,
      R => '0'
    );
\r0_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(72),
      Q => \r0_data_reg_n_0_[72]\,
      R => '0'
    );
\r0_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(73),
      Q => \r0_data_reg_n_0_[73]\,
      R => '0'
    );
\r0_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(74),
      Q => \r0_data_reg_n_0_[74]\,
      R => '0'
    );
\r0_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(75),
      Q => \r0_data_reg_n_0_[75]\,
      R => '0'
    );
\r0_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(76),
      Q => \r0_data_reg_n_0_[76]\,
      R => '0'
    );
\r0_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(77),
      Q => \r0_data_reg_n_0_[77]\,
      R => '0'
    );
\r0_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(78),
      Q => \r0_data_reg_n_0_[78]\,
      R => '0'
    );
\r0_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(79),
      Q => \r0_data_reg_n_0_[79]\,
      R => '0'
    );
\r0_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(7),
      Q => p_0_in1_in(7),
      R => '0'
    );
\r0_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(80),
      Q => \r0_data_reg_n_0_[80]\,
      R => '0'
    );
\r0_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(81),
      Q => \r0_data_reg_n_0_[81]\,
      R => '0'
    );
\r0_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(82),
      Q => \r0_data_reg_n_0_[82]\,
      R => '0'
    );
\r0_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(83),
      Q => \r0_data_reg_n_0_[83]\,
      R => '0'
    );
\r0_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(84),
      Q => \r0_data_reg_n_0_[84]\,
      R => '0'
    );
\r0_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(85),
      Q => \r0_data_reg_n_0_[85]\,
      R => '0'
    );
\r0_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(86),
      Q => \r0_data_reg_n_0_[86]\,
      R => '0'
    );
\r0_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(87),
      Q => \r0_data_reg_n_0_[87]\,
      R => '0'
    );
\r0_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(88),
      Q => \r0_data_reg_n_0_[88]\,
      R => '0'
    );
\r0_data_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(89),
      Q => \r0_data_reg_n_0_[89]\,
      R => '0'
    );
\r0_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(8),
      Q => p_0_in1_in(8),
      R => '0'
    );
\r0_data_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(90),
      Q => \r0_data_reg_n_0_[90]\,
      R => '0'
    );
\r0_data_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(91),
      Q => \r0_data_reg_n_0_[91]\,
      R => '0'
    );
\r0_data_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(92),
      Q => \r0_data_reg_n_0_[92]\,
      R => '0'
    );
\r0_data_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(93),
      Q => \r0_data_reg_n_0_[93]\,
      R => '0'
    );
\r0_data_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(94),
      Q => \r0_data_reg_n_0_[94]\,
      R => '0'
    );
\r0_data_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(95),
      Q => \r0_data_reg_n_0_[95]\,
      R => '0'
    );
\r0_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_data_reg[95]\(9),
      Q => p_0_in1_in(9),
      R => '0'
    );
\r0_is_null_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => d2_valid,
      I1 => \^d2_ready\,
      I2 => \state_reg_n_0_[2]\,
      O => r0_is_null_r_0
    );
\r0_is_null_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_is_null_r_0,
      D => D(0),
      Q => r0_is_null_r(1),
      R => areset_r
    );
\r0_is_null_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_is_null_r_0,
      D => D(1),
      Q => r0_is_end(1),
      R => areset_r
    );
\r0_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_keep_reg[11]\(0),
      Q => p_1_in(0),
      R => '0'
    );
\r0_keep_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_keep_reg[11]\(10),
      Q => \r0_keep_reg_n_0_[10]\,
      R => '0'
    );
\r0_keep_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_keep_reg[11]\(11),
      Q => \r0_keep_reg_n_0_[11]\,
      R => '0'
    );
\r0_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_keep_reg[11]\(1),
      Q => p_1_in(1),
      R => '0'
    );
\r0_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_keep_reg[11]\(2),
      Q => p_1_in(2),
      R => '0'
    );
\r0_keep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_keep_reg[11]\(3),
      Q => p_1_in(3),
      R => '0'
    );
\r0_keep_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_keep_reg[11]\(4),
      Q => p_1_in(4),
      R => '0'
    );
\r0_keep_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_keep_reg[11]\(5),
      Q => p_1_in(5),
      R => '0'
    );
\r0_keep_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_keep_reg[11]\(6),
      Q => p_1_in(6),
      R => '0'
    );
\r0_keep_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_keep_reg[11]\(7),
      Q => p_1_in(7),
      R => '0'
    );
\r0_keep_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_keep_reg[11]\(8),
      Q => \r0_keep_reg_n_0_[8]\,
      R => '0'
    );
\r0_keep_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \acc_keep_reg[11]\(9),
      Q => \r0_keep_reg_n_0_[9]\,
      R => '0'
    );
r0_last_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => acc_last,
      Q => r0_last_reg_n_0,
      R => '0'
    );
\r0_out_sel_next_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r0_out_sel_next_r_reg_n_0_[0]\,
      O => \r0_out_sel_next_r[0]_i_1_n_0\
    );
\r0_out_sel_next_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55E00000"
    )
        port map (
      I0 => \r0_out_sel_r_reg_n_0_[0]\,
      I1 => r0_is_null_r(1),
      I2 => r0_is_end(1),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_8_out,
      I5 => \r0_out_sel_next_r[1]_i_5_n_0\,
      O => \r0_out_sel_next_r[1]_i_1_n_0\
    );
\r0_out_sel_next_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB150000"
    )
        port map (
      I0 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I1 => r0_is_end(1),
      I2 => r0_is_null_r(1),
      I3 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I4 => p_8_out,
      O => \r0_out_sel_next_r[1]_i_2_n_0\
    );
\r0_out_sel_next_r[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      O => \r0_out_sel_next_r[1]_i_3_n_0\
    );
\r0_out_sel_next_r[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => areset_r,
      I1 => \^state_reg[2]_0\,
      I2 => \^d2_ready\,
      I3 => \state_reg_n_0_[2]\,
      O => \r0_out_sel_next_r[1]_i_5_n_0\
    );
\r0_out_sel_next_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r0_out_sel_next_r[1]_i_2_n_0\,
      D => \r0_out_sel_next_r[0]_i_1_n_0\,
      Q => \r0_out_sel_next_r_reg_n_0_[0]\,
      S => \r0_out_sel_next_r[1]_i_1_n_0\
    );
\r0_out_sel_next_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r0_out_sel_next_r[1]_i_2_n_0\,
      D => \r0_out_sel_next_r[1]_i_3_n_0\,
      Q => \r0_out_sel_next_r_reg_n_0_[1]\,
      R => \r0_out_sel_next_r[1]_i_1_n_0\
    );
\r0_out_sel_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \r0_out_sel_r_reg_n_0_[0]\,
      I1 => p_8_out,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => state1,
      I4 => \r0_out_sel_next_r[1]_i_1_n_0\,
      O => \r0_out_sel_r[0]_i_1_n_0\
    );
\r0_out_sel_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FECE"
    )
        port map (
      I0 => \r0_out_sel_r_reg_n_0_[1]\,
      I1 => state1,
      I2 => p_8_out,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => \r0_out_sel_next_r[1]_i_1_n_0\,
      O => \r0_out_sel_r[1]_i_1_n_0\
    );
\r0_out_sel_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2020A888"
    )
        port map (
      I0 => p_8_out,
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => r0_is_end(1),
      I3 => r0_is_null_r(1),
      I4 => \r0_out_sel_next_r_reg_n_0_[0]\,
      O => state1
    );
\r0_out_sel_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \r0_out_sel_r[0]_i_1_n_0\,
      Q => \r0_out_sel_r_reg_n_0_[0]\,
      R => '0'
    );
\r0_out_sel_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \r0_out_sel_r[1]_i_1_n_0\,
      Q => \r0_out_sel_r_reg_n_0_[1]\,
      R => '0'
    );
\r1_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(32),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[64]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(0),
      O => p_0_in(0)
    );
\r1_data[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(42),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[74]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(10),
      O => p_0_in(10)
    );
\r1_data[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(43),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[75]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(11),
      O => p_0_in(11)
    );
\r1_data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(44),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[76]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(12),
      O => p_0_in(12)
    );
\r1_data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(45),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[77]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(13),
      O => p_0_in(13)
    );
\r1_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(46),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[78]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(14),
      O => p_0_in(14)
    );
\r1_data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(47),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[79]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(15),
      O => p_0_in(15)
    );
\r1_data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(48),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[80]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(16),
      O => p_0_in(16)
    );
\r1_data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(49),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[81]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(17),
      O => p_0_in(17)
    );
\r1_data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(50),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[82]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(18),
      O => p_0_in(18)
    );
\r1_data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(51),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[83]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(19),
      O => p_0_in(19)
    );
\r1_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(33),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[65]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(1),
      O => p_0_in(1)
    );
\r1_data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(52),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[84]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(20),
      O => p_0_in(20)
    );
\r1_data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(53),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[85]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(21),
      O => p_0_in(21)
    );
\r1_data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(54),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[86]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(22),
      O => p_0_in(22)
    );
\r1_data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(55),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[87]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(23),
      O => p_0_in(23)
    );
\r1_data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(56),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[88]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(24),
      O => p_0_in(24)
    );
\r1_data[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(57),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[89]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(25),
      O => p_0_in(25)
    );
\r1_data[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(58),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[90]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(26),
      O => p_0_in(26)
    );
\r1_data[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(59),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[91]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(27),
      O => p_0_in(27)
    );
\r1_data[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(60),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[92]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(28),
      O => p_0_in(28)
    );
\r1_data[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(61),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[93]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(29),
      O => p_0_in(29)
    );
\r1_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(34),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[66]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(2),
      O => p_0_in(2)
    );
\r1_data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(62),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[94]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(30),
      O => p_0_in(30)
    );
\r1_data[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^d2_ready\,
      I1 => \^state_reg[2]_0\,
      I2 => \state_reg_n_0_[2]\,
      O => r1_load
    );
\r1_data[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(63),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[95]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(31),
      O => p_0_in(31)
    );
\r1_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(35),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[67]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(3),
      O => p_0_in(3)
    );
\r1_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(36),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[68]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(4),
      O => p_0_in(4)
    );
\r1_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(37),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[69]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(5),
      O => p_0_in(5)
    );
\r1_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(38),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[70]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(6),
      O => p_0_in(6)
    );
\r1_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(39),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[71]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(7),
      O => p_0_in(7)
    );
\r1_data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(40),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[72]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(8),
      O => p_0_in(8)
    );
\r1_data[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(41),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_data_reg_n_0_[73]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(9),
      O => p_0_in(9)
    );
\r1_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(0),
      Q => r1_data(0),
      R => '0'
    );
\r1_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(10),
      Q => r1_data(10),
      R => '0'
    );
\r1_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(11),
      Q => r1_data(11),
      R => '0'
    );
\r1_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(12),
      Q => r1_data(12),
      R => '0'
    );
\r1_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(13),
      Q => r1_data(13),
      R => '0'
    );
\r1_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(14),
      Q => r1_data(14),
      R => '0'
    );
\r1_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(15),
      Q => r1_data(15),
      R => '0'
    );
\r1_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(16),
      Q => r1_data(16),
      R => '0'
    );
\r1_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(17),
      Q => r1_data(17),
      R => '0'
    );
\r1_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(18),
      Q => r1_data(18),
      R => '0'
    );
\r1_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(19),
      Q => r1_data(19),
      R => '0'
    );
\r1_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(1),
      Q => r1_data(1),
      R => '0'
    );
\r1_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(20),
      Q => r1_data(20),
      R => '0'
    );
\r1_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(21),
      Q => r1_data(21),
      R => '0'
    );
\r1_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(22),
      Q => r1_data(22),
      R => '0'
    );
\r1_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(23),
      Q => r1_data(23),
      R => '0'
    );
\r1_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(24),
      Q => r1_data(24),
      R => '0'
    );
\r1_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(25),
      Q => r1_data(25),
      R => '0'
    );
\r1_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(26),
      Q => r1_data(26),
      R => '0'
    );
\r1_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(27),
      Q => r1_data(27),
      R => '0'
    );
\r1_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(28),
      Q => r1_data(28),
      R => '0'
    );
\r1_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(29),
      Q => r1_data(29),
      R => '0'
    );
\r1_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(2),
      Q => r1_data(2),
      R => '0'
    );
\r1_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(30),
      Q => r1_data(30),
      R => '0'
    );
\r1_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(31),
      Q => r1_data(31),
      R => '0'
    );
\r1_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(3),
      Q => r1_data(3),
      R => '0'
    );
\r1_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(4),
      Q => r1_data(4),
      R => '0'
    );
\r1_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(5),
      Q => r1_data(5),
      R => '0'
    );
\r1_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(6),
      Q => r1_data(6),
      R => '0'
    );
\r1_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(7),
      Q => r1_data(7),
      R => '0'
    );
\r1_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(8),
      Q => r1_data(8),
      R => '0'
    );
\r1_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => p_0_in(9),
      Q => r1_data(9),
      R => '0'
    );
\r1_keep[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_keep_reg_n_0_[8]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_1_in(0),
      O => \r1_keep[0]_i_1_n_0\
    );
\r1_keep[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_keep_reg_n_0_[9]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_1_in(1),
      O => \r1_keep[1]_i_1_n_0\
    );
\r1_keep[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_1_in(6),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_keep_reg_n_0_[10]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_1_in(2),
      O => \r1_keep[2]_i_1_n_0\
    );
\r1_keep[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => \r0_keep_reg_n_0_[11]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => p_1_in(3),
      O => \r1_keep[3]_i_1_n_0\
    );
\r1_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => \r1_keep[0]_i_1_n_0\,
      Q => r1_keep(0),
      R => '0'
    );
\r1_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => \r1_keep[1]_i_1_n_0\,
      Q => r1_keep(1),
      R => '0'
    );
\r1_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => \r1_keep[2]_i_1_n_0\,
      Q => r1_keep(2),
      R => '0'
    );
\r1_keep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => \r1_keep[3]_i_1_n_0\,
      Q => r1_keep(3),
      R => '0'
    );
r1_last_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r1_load,
      D => r0_last_reg_n_0,
      Q => r1_last_reg_n_0,
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFF7777AAFF7077"
    )
        port map (
      I0 => \^d2_ready\,
      I1 => d2_valid,
      I2 => state1,
      I3 => \^state_reg[2]_0\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state[0]_i_2_n_0\,
      O => state(0)
    );
\state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^d2_ready\,
      I1 => r0_is_end(1),
      I2 => r0_is_null_r(1),
      I3 => p_8_out,
      O => \state[0]_i_2_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A38083A2A3A2A"
    )
        port map (
      I0 => \^state_reg[2]_0\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \^d2_ready\,
      I3 => d2_valid,
      I4 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_11_n_0\,
      I5 => p_8_out,
      O => state(1)
    );
\state[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04400040"
    )
        port map (
      I0 => p_8_out,
      I1 => \^state_reg[2]_0\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \^d2_ready\,
      I4 => d2_valid,
      O => \state[2]_i_1__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => state(0),
      Q => \^d2_ready\,
      R => areset_r
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => state(1),
      Q => \^state_reg[2]_0\,
      R => areset_r
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \state[2]_i_1__0_n_0\,
      Q => \state_reg_n_0_[2]\,
      R => areset_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_v6_2_9_axis_dwidth_converter_v1_0_axisc_upsizer is
  port (
    \r0_keep_reg[2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r0_keep_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    d2_valid : out STD_LOGIC;
    \r0_data_reg[95]\ : out STD_LOGIC_VECTOR ( 95 downto 0 );
    acc_last : out STD_LOGIC;
    M_Last : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    M_VALID : in STD_LOGIC;
    d2_ready : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_data_reg_out_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_v6_2_9_axis_dwidth_converter_v1_0_axisc_upsizer : entity is "axi_vdma_v6_2_9_axis_dwidth_converter_v1_0_axisc_upsizer";
end design_1_axi_vdma_0_0_axi_vdma_v6_2_9_axis_dwidth_converter_v1_0_axisc_upsizer;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_v6_2_9_axis_dwidth_converter_v1_0_axisc_upsizer is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[3]\ : signal is "yes";
  signal acc_data0 : STD_LOGIC;
  signal \^acc_last\ : STD_LOGIC;
  signal acc_last_i_1_n_0 : STD_LOGIC;
  signal acc_reg_en : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal acc_strb : STD_LOGIC;
  signal \^d2_valid\ : STD_LOGIC;
  signal \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  attribute RTL_KEEP of p_0_in1_in : signal is "yes";
  signal p_1_in2_in : STD_LOGIC;
  signal r0_data : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal r0_keep : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^r0_keep_reg[11]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^r0_keep_reg[2]_0\ : STD_LOGIC;
  signal r0_last_reg_n_0 : STD_LOGIC;
  signal \r0_reg_sel[3]_i_1_n_0\ : STD_LOGIC;
  signal \r0_reg_sel_reg_n_0_[0]\ : STD_LOGIC;
  signal \r0_reg_sel_reg_n_0_[1]\ : STD_LOGIC;
  signal \r0_reg_sel_reg_n_0_[2]\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state1 : STD_LOGIC;
  signal state114_out : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[3]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[4]\ : label is "yes";
begin
  acc_last <= \^acc_last\;
  d2_valid <= \^d2_valid\;
  \r0_keep_reg[11]\(11 downto 0) <= \^r0_keep_reg[11]\(11 downto 0);
  \r0_keep_reg[2]_0\ <= \^r0_keep_reg[2]_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFABAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => M_VALID,
      I2 => state1,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_state[0]_i_2_n_0\,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515040404370437"
    )
        port map (
      I0 => M_VALID,
      I1 => p_0_in1_in,
      I2 => r0_last_reg_n_0,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => d2_ready,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[0]_i_2_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000032222222"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => p_0_in1_in,
      I3 => M_VALID,
      I4 => r0_last_reg_n_0,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E04"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => d2_ready,
      I3 => M_VALID,
      I4 => p_0_in1_in,
      O => \FSM_onehot_state[2]_i_2_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => state1,
      I1 => \FSM_onehot_state[3]_i_2_n_0\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010404010104F40"
    )
        port map (
      I0 => state114_out,
      I1 => r0_last_reg_n_0,
      I2 => p_0_in1_in,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => M_VALID,
      I5 => d2_ready,
      O => \FSM_onehot_state[3]_i_2_n_0\
    );
\FSM_onehot_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222FFF0"
    )
        port map (
      I0 => M_VALID,
      I1 => state1,
      I2 => \FSM_onehot_state[4]_i_3_n_0\,
      I3 => \FSM_onehot_state[4]_i_4_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[0]\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[4]_i_1_n_0\
    );
\FSM_onehot_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => M_VALID,
      I1 => p_1_in2_in,
      I2 => p_0_in1_in,
      I3 => \r0_reg_sel_reg_n_0_[2]\,
      O => state1
    );
\FSM_onehot_state[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008800C0"
    )
        port map (
      I0 => M_VALID,
      I1 => d2_ready,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => p_0_in1_in,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[4]_i_3_n_0\
    );
\FSM_onehot_state[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => r0_last_reg_n_0,
      I1 => M_VALID,
      I2 => p_1_in2_in,
      I3 => p_0_in1_in,
      I4 => \r0_reg_sel_reg_n_0_[2]\,
      O => \FSM_onehot_state[4]_i_4_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      R => areset_r
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      S => areset_r
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => areset_r
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => areset_r
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_state[4]_i_1_n_0\,
      Q => p_0_in1_in,
      R => areset_r
    );
\acc_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(0),
      Q => \r0_data_reg[95]\(0),
      R => '0'
    );
\acc_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(10),
      Q => \r0_data_reg[95]\(10),
      R => '0'
    );
\acc_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(11),
      Q => \r0_data_reg[95]\(11),
      R => '0'
    );
\acc_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(12),
      Q => \r0_data_reg[95]\(12),
      R => '0'
    );
\acc_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(13),
      Q => \r0_data_reg[95]\(13),
      R => '0'
    );
\acc_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(14),
      Q => \r0_data_reg[95]\(14),
      R => '0'
    );
\acc_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(15),
      Q => \r0_data_reg[95]\(15),
      R => '0'
    );
\acc_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(16),
      Q => \r0_data_reg[95]\(16),
      R => '0'
    );
\acc_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(17),
      Q => \r0_data_reg[95]\(17),
      R => '0'
    );
\acc_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(18),
      Q => \r0_data_reg[95]\(18),
      R => '0'
    );
\acc_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(19),
      Q => \r0_data_reg[95]\(19),
      R => '0'
    );
\acc_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(1),
      Q => \r0_data_reg[95]\(1),
      R => '0'
    );
\acc_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(20),
      Q => \r0_data_reg[95]\(20),
      R => '0'
    );
\acc_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(21),
      Q => \r0_data_reg[95]\(21),
      R => '0'
    );
\acc_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(22),
      Q => \r0_data_reg[95]\(22),
      R => '0'
    );
\acc_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(23),
      Q => \r0_data_reg[95]\(23),
      R => '0'
    );
\acc_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(2),
      Q => \r0_data_reg[95]\(2),
      R => '0'
    );
\acc_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(3),
      Q => \r0_data_reg[95]\(3),
      R => '0'
    );
\acc_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(4),
      Q => \r0_data_reg[95]\(4),
      R => '0'
    );
\acc_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(5),
      Q => \r0_data_reg[95]\(5),
      R => '0'
    );
\acc_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(6),
      Q => \r0_data_reg[95]\(6),
      R => '0'
    );
\acc_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(0),
      Q => \r0_data_reg[95]\(72),
      R => '0'
    );
\acc_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(1),
      Q => \r0_data_reg[95]\(73),
      R => '0'
    );
\acc_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(2),
      Q => \r0_data_reg[95]\(74),
      R => '0'
    );
\acc_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(3),
      Q => \r0_data_reg[95]\(75),
      R => '0'
    );
\acc_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(4),
      Q => \r0_data_reg[95]\(76),
      R => '0'
    );
\acc_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(5),
      Q => \r0_data_reg[95]\(77),
      R => '0'
    );
\acc_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(6),
      Q => \r0_data_reg[95]\(78),
      R => '0'
    );
\acc_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(7),
      Q => \r0_data_reg[95]\(79),
      R => '0'
    );
\acc_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(7),
      Q => \r0_data_reg[95]\(7),
      R => '0'
    );
\acc_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(8),
      Q => \r0_data_reg[95]\(80),
      R => '0'
    );
\acc_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(9),
      Q => \r0_data_reg[95]\(81),
      R => '0'
    );
\acc_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(10),
      Q => \r0_data_reg[95]\(82),
      R => '0'
    );
\acc_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(11),
      Q => \r0_data_reg[95]\(83),
      R => '0'
    );
\acc_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(12),
      Q => \r0_data_reg[95]\(84),
      R => '0'
    );
\acc_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(13),
      Q => \r0_data_reg[95]\(85),
      R => '0'
    );
\acc_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(14),
      Q => \r0_data_reg[95]\(86),
      R => '0'
    );
\acc_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(15),
      Q => \r0_data_reg[95]\(87),
      R => '0'
    );
\acc_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(16),
      Q => \r0_data_reg[95]\(88),
      R => '0'
    );
\acc_data_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(17),
      Q => \r0_data_reg[95]\(89),
      R => '0'
    );
\acc_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(8),
      Q => \r0_data_reg[95]\(8),
      R => '0'
    );
\acc_data_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(18),
      Q => \r0_data_reg[95]\(90),
      R => '0'
    );
\acc_data_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(19),
      Q => \r0_data_reg[95]\(91),
      R => '0'
    );
\acc_data_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(20),
      Q => \r0_data_reg[95]\(92),
      R => '0'
    );
\acc_data_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(21),
      Q => \r0_data_reg[95]\(93),
      R => '0'
    );
\acc_data_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(22),
      Q => \r0_data_reg[95]\(94),
      R => '0'
    );
\acc_data_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[23]\(23),
      Q => \r0_data_reg[95]\(95),
      R => '0'
    );
\acc_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(9),
      Q => \r0_data_reg[95]\(9),
      R => '0'
    );
\acc_keep[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \r0_reg_sel_reg_n_0_[0]\,
      I1 => p_0_in1_in,
      I2 => r0_last_reg_n_0,
      O => acc_strb
    );
\acc_keep[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      O => acc_data0
    );
\acc_keep[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \r0_reg_sel_reg_n_0_[0]\,
      O => acc_reg_en(0)
    );
\acc_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(0),
      Q => \^r0_keep_reg[11]\(0),
      R => '0'
    );
\acc_keep_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => Q(1),
      Q => \^r0_keep_reg[11]\(10),
      R => acc_strb
    );
\acc_keep_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => Q(2),
      Q => \^r0_keep_reg[11]\(11),
      R => acc_strb
    );
\acc_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(1),
      Q => \^r0_keep_reg[11]\(1),
      R => '0'
    );
\acc_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(2),
      Q => \^r0_keep_reg[11]\(2),
      R => '0'
    );
\acc_keep_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => Q(0),
      Q => \^r0_keep_reg[11]\(9),
      R => acc_strb
    );
acc_last_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAFAAACAAACAAAC"
    )
        port map (
      I0 => \^acc_last\,
      I1 => M_Last,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => r0_last_reg_n_0,
      I5 => p_0_in1_in,
      O => acc_last_i_1_n_0
    );
acc_last_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => acc_last_i_1_n_0,
      Q => \^acc_last\,
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(0),
      Q => \r0_data_reg[95]\(24),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(1),
      Q => \r0_data_reg[95]\(25),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(2),
      Q => \r0_data_reg[95]\(26),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(3),
      Q => \r0_data_reg[95]\(27),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(4),
      Q => \r0_data_reg[95]\(28),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(5),
      Q => \r0_data_reg[95]\(29),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(6),
      Q => \r0_data_reg[95]\(30),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(7),
      Q => \r0_data_reg[95]\(31),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(8),
      Q => \r0_data_reg[95]\(32),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(9),
      Q => \r0_data_reg[95]\(33),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(10),
      Q => \r0_data_reg[95]\(34),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(11),
      Q => \r0_data_reg[95]\(35),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(12),
      Q => \r0_data_reg[95]\(36),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(13),
      Q => \r0_data_reg[95]\(37),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(14),
      Q => \r0_data_reg[95]\(38),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(15),
      Q => \r0_data_reg[95]\(39),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(16),
      Q => \r0_data_reg[95]\(40),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(17),
      Q => \r0_data_reg[95]\(41),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(18),
      Q => \r0_data_reg[95]\(42),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(19),
      Q => \r0_data_reg[95]\(43),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(20),
      Q => \r0_data_reg[95]\(44),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(21),
      Q => \r0_data_reg[95]\(45),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(22),
      Q => \r0_data_reg[95]\(46),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(23),
      Q => \r0_data_reg[95]\(47),
      R => '0'
    );
\gen_data_accumulator[1].acc_keep[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \r0_reg_sel_reg_n_0_[1]\,
      O => acc_reg_en(1)
    );
\gen_data_accumulator[1].acc_keep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(0),
      Q => \^r0_keep_reg[11]\(3),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[1].acc_keep_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(1),
      Q => \^r0_keep_reg[11]\(4),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[1].acc_keep_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(2),
      Q => \^r0_keep_reg[11]\(5),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[2].acc_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_data(0),
      Q => \r0_data_reg[95]\(48),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_data(1),
      Q => \r0_data_reg[95]\(49),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_data(2),
      Q => \r0_data_reg[95]\(50),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_data(3),
      Q => \r0_data_reg[95]\(51),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_data(4),
      Q => \r0_data_reg[95]\(52),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_data(5),
      Q => \r0_data_reg[95]\(53),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_data(6),
      Q => \r0_data_reg[95]\(54),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_data(7),
      Q => \r0_data_reg[95]\(55),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_data(8),
      Q => \r0_data_reg[95]\(56),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_data(9),
      Q => \r0_data_reg[95]\(57),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_data(10),
      Q => \r0_data_reg[95]\(58),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_data(11),
      Q => \r0_data_reg[95]\(59),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_data(12),
      Q => \r0_data_reg[95]\(60),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_data(13),
      Q => \r0_data_reg[95]\(61),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_data(14),
      Q => \r0_data_reg[95]\(62),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_data(15),
      Q => \r0_data_reg[95]\(63),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_data(16),
      Q => \r0_data_reg[95]\(64),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_data(17),
      Q => \r0_data_reg[95]\(65),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_data(18),
      Q => \r0_data_reg[95]\(66),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_data(19),
      Q => \r0_data_reg[95]\(67),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_data(20),
      Q => \r0_data_reg[95]\(68),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_data(21),
      Q => \r0_data_reg[95]\(69),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_data(22),
      Q => \r0_data_reg[95]\(70),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_data(23),
      Q => \r0_data_reg[95]\(71),
      R => '0'
    );
\gen_data_accumulator[2].acc_keep[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r0_reg_sel_reg_n_0_[2]\,
      I1 => p_0_in1_in,
      O => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\
    );
\gen_data_accumulator[2].acc_keep_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_keep(0),
      Q => \^r0_keep_reg[11]\(6),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[2].acc_keep_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_keep(1),
      Q => \^r0_keep_reg[11]\(7),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[2].acc_keep_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      D => r0_keep(2),
      Q => \^r0_keep_reg[11]\(8),
      R => acc_reg_en(0)
    );
\r0_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(0),
      Q => r0_data(0),
      R => '0'
    );
\r0_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(10),
      Q => r0_data(10),
      R => '0'
    );
\r0_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(11),
      Q => r0_data(11),
      R => '0'
    );
\r0_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(12),
      Q => r0_data(12),
      R => '0'
    );
\r0_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(13),
      Q => r0_data(13),
      R => '0'
    );
\r0_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(14),
      Q => r0_data(14),
      R => '0'
    );
\r0_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(15),
      Q => r0_data(15),
      R => '0'
    );
\r0_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(16),
      Q => r0_data(16),
      R => '0'
    );
\r0_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(17),
      Q => r0_data(17),
      R => '0'
    );
\r0_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(18),
      Q => r0_data(18),
      R => '0'
    );
\r0_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(19),
      Q => r0_data(19),
      R => '0'
    );
\r0_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(1),
      Q => r0_data(1),
      R => '0'
    );
\r0_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(20),
      Q => r0_data(20),
      R => '0'
    );
\r0_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(21),
      Q => r0_data(21),
      R => '0'
    );
\r0_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(22),
      Q => r0_data(22),
      R => '0'
    );
\r0_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(23),
      Q => r0_data(23),
      R => '0'
    );
\r0_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(2),
      Q => r0_data(2),
      R => '0'
    );
\r0_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(3),
      Q => r0_data(3),
      R => '0'
    );
\r0_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(4),
      Q => r0_data(4),
      R => '0'
    );
\r0_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(5),
      Q => r0_data(5),
      R => '0'
    );
\r0_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(6),
      Q => r0_data(6),
      R => '0'
    );
\r0_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(7),
      Q => r0_data(7),
      R => '0'
    );
\r0_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(8),
      Q => r0_data(8),
      R => '0'
    );
\r0_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => \sig_data_reg_out_reg[23]\(9),
      Q => r0_data(9),
      R => '0'
    );
\r0_is_null_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^r0_keep_reg[11]\(5),
      I1 => \^r0_keep_reg[11]\(4),
      I2 => \^r0_keep_reg[11]\(6),
      I3 => \^r0_keep_reg[11]\(7),
      O => D(0)
    );
\r0_is_null_r[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^r0_keep_reg[11]\(9),
      I1 => \^r0_keep_reg[11]\(8),
      I2 => \^r0_keep_reg[11]\(10),
      I3 => \^r0_keep_reg[11]\(11),
      O => D(1)
    );
\r0_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => Q(0),
      Q => r0_keep(0),
      R => '0'
    );
\r0_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => Q(1),
      Q => r0_keep(1),
      R => '0'
    );
\r0_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => Q(2),
      Q => r0_keep(2),
      R => '0'
    );
r0_last_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^r0_keep_reg[2]_0\,
      D => M_Last,
      Q => r0_last_reg_n_0,
      R => '0'
    );
\r0_reg_sel[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => areset_r,
      I1 => \^d2_valid\,
      I2 => d2_ready,
      O => \r0_reg_sel[3]_i_1_n_0\
    );
\r0_reg_sel_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axis_s2mm_aclk,
      CE => p_0_in1_in,
      D => '0',
      Q => \r0_reg_sel_reg_n_0_[0]\,
      S => \r0_reg_sel[3]_i_1_n_0\
    );
\r0_reg_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => p_0_in1_in,
      D => \r0_reg_sel_reg_n_0_[0]\,
      Q => \r0_reg_sel_reg_n_0_[1]\,
      R => \r0_reg_sel[3]_i_1_n_0\
    );
\r0_reg_sel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => p_0_in1_in,
      D => \r0_reg_sel_reg_n_0_[1]\,
      Q => \r0_reg_sel_reg_n_0_[2]\,
      R => \r0_reg_sel[3]_i_1_n_0\
    );
\r0_reg_sel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => p_0_in1_in,
      D => \r0_reg_sel_reg_n_0_[2]\,
      Q => p_1_in2_in,
      R => \r0_reg_sel[3]_i_1_n_0\
    );
\sig_last_reg_out_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r0_keep_reg[2]_0\,
      I1 => \out\,
      O => E(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEF3FFFEEEEFFFF"
    )
        port map (
      I0 => d2_ready,
      I1 => \state_reg_n_0_[2]\,
      I2 => M_VALID,
      I3 => r0_last_reg_n_0,
      I4 => \^d2_valid\,
      I5 => \^r0_keep_reg[2]_0\,
      O => state(0)
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FC005555CC00"
    )
        port map (
      I0 => d2_ready,
      I1 => state1,
      I2 => r0_last_reg_n_0,
      I3 => \^r0_keep_reg[2]_0\,
      I4 => \^d2_valid\,
      I5 => \state_reg_n_0_[2]\,
      O => state(1)
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04440000"
    )
        port map (
      I0 => \^d2_valid\,
      I1 => \^r0_keep_reg[2]_0\,
      I2 => \state_reg_n_0_[2]\,
      I3 => r0_last_reg_n_0,
      I4 => state114_out,
      I5 => \state[2]_i_3_n_0\,
      O => state(2)
    );
\state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0222"
    )
        port map (
      I0 => M_VALID,
      I1 => p_1_in2_in,
      I2 => p_0_in1_in,
      I3 => \r0_reg_sel_reg_n_0_[2]\,
      O => state114_out
    );
\state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008808"
    )
        port map (
      I0 => \^d2_valid\,
      I1 => d2_ready,
      I2 => \^r0_keep_reg[2]_0\,
      I3 => M_VALID,
      I4 => \state_reg_n_0_[2]\,
      O => \state[2]_i_3_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => state(0),
      Q => \^r0_keep_reg[2]_0\,
      R => areset_r
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => state(1),
      Q => \^d2_valid\,
      R => areset_r
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => state(2),
      Q => \state_reg_n_0_[2]\,
      R => areset_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_vid_cdc is
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_vid_cdc : entity is "axi_vdma_vid_cdc";
end design_1_axi_vdma_0_0_axi_vdma_vid_cdc;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_vid_cdc is
  signal frame_ptr_in_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg : string;
  attribute async_reg of frame_ptr_in_d1_cdc_tig : signal is "true";
  signal frame_ptr_in_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_in_d2 : signal is "true";
  signal frame_ptr_out_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_out_d1_cdc_tig : signal is "true";
  signal frame_ptr_out_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_out_d2 : signal is "true";
  signal othrchnl_frame_ptr_in_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of othrchnl_frame_ptr_in_d1_cdc_tig : signal is "true";
  signal othrchnl_frame_ptr_in_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of othrchnl_frame_ptr_in_d2 : signal is "true";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d1_cdc_tig(5)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d1_cdc_tig(4)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d2(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d2(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d1_cdc_tig(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d1_cdc_tig(4)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d1_cdc_tig(3)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d1_cdc_tig(2)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d1_cdc_tig(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d1_cdc_tig(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d2(5)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d2(4)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d1_cdc_tig(3)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d2(3)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d2(2)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d2(1)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d2(0)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(5)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(4)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(3)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(2)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(1)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d1_cdc_tig(2)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(5)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(4)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(3)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(2)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(1)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d1_cdc_tig(1)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d1_cdc_tig(0)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d2(5)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d2(4)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d2(3)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_vregister is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    zero_vsize_err0 : out STD_LOGIC;
    zero_hsize_err0 : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \dm_address_reg[23]\ : out STD_LOGIC;
    \dm_address_reg[23]_0\ : out STD_LOGIC;
    \dm_address_reg[23]_1\ : out STD_LOGIC;
    \dm_address_reg[23]_2\ : out STD_LOGIC;
    \dm_address_reg[23]_3\ : out STD_LOGIC;
    \dm_address_reg[23]_4\ : out STD_LOGIC;
    \dm_address_reg[23]_5\ : out STD_LOGIC;
    \dm_address_reg[23]_6\ : out STD_LOGIC;
    \dm_address_reg[31]\ : out STD_LOGIC;
    \dm_address_reg[31]_0\ : out STD_LOGIC;
    \dm_address_reg[31]_1\ : out STD_LOGIC;
    \dm_address_reg[31]_2\ : out STD_LOGIC;
    \dm_address_reg[31]_3\ : out STD_LOGIC;
    \dm_address_reg[31]_4\ : out STD_LOGIC;
    \dm_address_reg[31]_5\ : out STD_LOGIC;
    \dm_address_reg[31]_6\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dm_address_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_23_out : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    load_new_addr : in STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ : in STD_LOGIC;
    \dm_address_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_module_vsize_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \reg_module_hsize_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_vregister : entity is "axi_vdma_vregister";
end design_1_axi_vdma_0_0_axi_vdma_vregister;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_vregister is
  signal \^gen_normal_dm_command.cmnd_data_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \dm_address[0]_i_10_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_11_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_12_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_13_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_14_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_15_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_16_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_17_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_18_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_19_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_20_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_21_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_22_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_23_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_24_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_25_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_26_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_3_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_4_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_5_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_6_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_7_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_8_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_9_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_10_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_11_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_12_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_13_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_14_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_15_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_16_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_17_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_18_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_19_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_20_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_21_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_22_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_23_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_24_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_25_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_2_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_3_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_4_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_5_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_6_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_7_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_8_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_9_n_0\ : STD_LOGIC;
  signal \dm_address_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \dm_address_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \dm_address_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \dm_address_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \dm_address_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \dm_address_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \dm_address_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \dm_address_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \dm_address_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \dm_address_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \dm_address_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \dm_address_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \dm_address_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal stride_vid : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal video_reg_update : STD_LOGIC;
  signal zero_hsize_err_i_2_n_0 : STD_LOGIC;
  signal zero_hsize_err_i_3_n_0 : STD_LOGIC;
  signal zero_hsize_err_i_4_n_0 : STD_LOGIC;
  signal zero_vsize_err_i_2_n_0 : STD_LOGIC;
  signal zero_vsize_err_i_3_n_0 : STD_LOGIC;
  signal \NLW_dm_address_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dm_address_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[0]_i_1\ : label is "soft_lutpair42";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\(15 downto 0) <= \^gen_normal_dm_command.cmnd_data_reg[15]\(15 downto 0);
  Q(12 downto 0) <= \^q\(12 downto 0);
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_23_out,
      I2 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[0]_0\(0),
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[0]\(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_23_out,
      I2 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[0]\(0),
      O => D(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(0),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(0),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(10),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(10),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(11),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(11),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(12),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(12),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(13),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(13),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(14),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(14),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(15),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(15),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(16),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(16),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(17),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(17),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(18),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(18),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(19),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(19),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(1),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(1),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(20),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(20),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(21),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(21),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(22),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(22),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(23),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(23),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(24),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(24),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(25),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(25),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(26),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(26),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(27),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(27),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(28),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(28),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(29),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(29),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(2),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(2),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(30),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(30),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(31),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(31),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(3),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(3),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(4),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(4),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(5),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(5),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(6),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(6),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(7),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(7),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(8),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(8),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(9),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(9),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(0),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(0),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(10),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(10),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(11),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(11),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(12),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(12),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(13),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(13),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(14),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(14),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(15),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(15),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(16),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(16),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(17),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(17),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(18),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(18),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(19),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(19),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(1),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(1),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(20),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(20),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(21),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(21),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(22),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(22),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(23),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(23),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(24),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(24),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(25),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(25),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(26),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(26),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(27),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(27),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(28),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(28),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(29),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(29),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(2),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(2),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(30),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(30),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(31),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(31),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(3),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(3),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(4),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(4),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(5),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(5),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(6),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(6),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(7),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(7),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(8),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(8),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(9),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(9),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(0),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(0),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(10),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(10),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(11),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(11),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(12),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(12),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(13),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(13),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(14),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(14),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(15),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(15),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(16),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(16),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(17),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(17),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(18),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(18),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(19),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(19),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(1),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(1),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(20),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(20),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(21),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(21),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(22),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(22),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(23),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(23),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(24),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(24),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(25),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(25),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(26),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(26),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(27),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(27),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(28),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(28),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(29),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(29),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(2),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(2),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(30),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(30),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(31),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(31),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(3),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(3),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(4),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(4),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(5),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(5),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(6),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(6),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(7),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(7),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(8),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(8),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(9),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(9),
      R => SR(0)
    );
\dm_address[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(0),
      I1 => load_new_addr,
      O => \dm_address[0]_i_10_n_0\
    );
\dm_address[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(7),
      I1 => \dm_address_reg[15]_0\(7),
      I2 => load_new_addr,
      I3 => \dm_address[0]_i_19_n_0\,
      O => \dm_address[0]_i_11_n_0\
    );
\dm_address[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(6),
      I1 => \dm_address_reg[15]_0\(6),
      I2 => load_new_addr,
      I3 => \dm_address[0]_i_20_n_0\,
      O => \dm_address[0]_i_12_n_0\
    );
\dm_address[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(5),
      I1 => \dm_address_reg[15]_0\(5),
      I2 => load_new_addr,
      I3 => \dm_address[0]_i_21_n_0\,
      O => \dm_address[0]_i_13_n_0\
    );
\dm_address[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(4),
      I1 => \dm_address_reg[15]_0\(4),
      I2 => load_new_addr,
      I3 => \dm_address[0]_i_22_n_0\,
      O => \dm_address[0]_i_14_n_0\
    );
\dm_address[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(3),
      I1 => \dm_address_reg[15]_0\(3),
      I2 => load_new_addr,
      I3 => \dm_address[0]_i_23_n_0\,
      O => \dm_address[0]_i_15_n_0\
    );
\dm_address[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(2),
      I1 => \dm_address_reg[15]_0\(2),
      I2 => load_new_addr,
      I3 => \dm_address[0]_i_24_n_0\,
      O => \dm_address[0]_i_16_n_0\
    );
\dm_address[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(1),
      I1 => \dm_address_reg[15]_0\(1),
      I2 => load_new_addr,
      I3 => \dm_address[0]_i_25_n_0\,
      O => \dm_address[0]_i_17_n_0\
    );
\dm_address[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(0),
      I1 => \dm_address_reg[15]_0\(0),
      I2 => load_new_addr,
      I3 => \dm_address[0]_i_26_n_0\,
      O => \dm_address[0]_i_18_n_0\
    );
\dm_address[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(7),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(7),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(7),
      O => \dm_address[0]_i_19_n_0\
    );
\dm_address[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(6),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(6),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(6),
      O => \dm_address[0]_i_20_n_0\
    );
\dm_address[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(5),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(5),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(5),
      O => \dm_address[0]_i_21_n_0\
    );
\dm_address[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(4),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(4),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(4),
      O => \dm_address[0]_i_22_n_0\
    );
\dm_address[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(3),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(3),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(3),
      O => \dm_address[0]_i_23_n_0\
    );
\dm_address[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(2),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(2),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(2),
      O => \dm_address[0]_i_24_n_0\
    );
\dm_address[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(1),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(1),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(1),
      O => \dm_address[0]_i_25_n_0\
    );
\dm_address[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(0),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(0),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(0),
      O => \dm_address[0]_i_26_n_0\
    );
\dm_address[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(7),
      I1 => load_new_addr,
      O => \dm_address[0]_i_3_n_0\
    );
\dm_address[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(6),
      I1 => load_new_addr,
      O => \dm_address[0]_i_4_n_0\
    );
\dm_address[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(5),
      I1 => load_new_addr,
      O => \dm_address[0]_i_5_n_0\
    );
\dm_address[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(4),
      I1 => load_new_addr,
      O => \dm_address[0]_i_6_n_0\
    );
\dm_address[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(3),
      I1 => load_new_addr,
      O => \dm_address[0]_i_7_n_0\
    );
\dm_address[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(2),
      I1 => load_new_addr,
      O => \dm_address[0]_i_8_n_0\
    );
\dm_address[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(1),
      I1 => load_new_addr,
      O => \dm_address[0]_i_9_n_0\
    );
\dm_address[16]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(23),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(23),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(23),
      O => \dm_address_reg[23]_6\
    );
\dm_address[16]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(22),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(22),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(22),
      O => \dm_address_reg[23]_5\
    );
\dm_address[16]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(21),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(21),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(21),
      O => \dm_address_reg[23]_4\
    );
\dm_address[16]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(20),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(20),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(20),
      O => \dm_address_reg[23]_3\
    );
\dm_address[16]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(19),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(19),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(19),
      O => \dm_address_reg[23]_2\
    );
\dm_address[16]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(18),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(18),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(18),
      O => \dm_address_reg[23]_1\
    );
\dm_address[16]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(17),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(17),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(17),
      O => \dm_address_reg[23]_0\
    );
\dm_address[16]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(16),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(16),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(16),
      O => \dm_address_reg[23]\
    );
\dm_address[24]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(31),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(31),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(31),
      O => \dm_address_reg[31]_6\
    );
\dm_address[24]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(30),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(30),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(30),
      O => \dm_address_reg[31]_5\
    );
\dm_address[24]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(29),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(29),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(29),
      O => \dm_address_reg[31]_4\
    );
\dm_address[24]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(28),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(28),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(28),
      O => \dm_address_reg[31]_3\
    );
\dm_address[24]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(27),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(27),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(27),
      O => \dm_address_reg[31]_2\
    );
\dm_address[24]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(26),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(26),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(26),
      O => \dm_address_reg[31]_1\
    );
\dm_address[24]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(25),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(25),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(25),
      O => \dm_address_reg[31]_0\
    );
\dm_address[24]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(24),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(24),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(24),
      O => \dm_address_reg[31]\
    );
\dm_address[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(15),
      I1 => \dm_address_reg[15]_0\(15),
      I2 => load_new_addr,
      I3 => \dm_address[8]_i_18_n_0\,
      O => \dm_address[8]_i_10_n_0\
    );
\dm_address[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(14),
      I1 => \dm_address_reg[15]_0\(14),
      I2 => load_new_addr,
      I3 => \dm_address[8]_i_19_n_0\,
      O => \dm_address[8]_i_11_n_0\
    );
\dm_address[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(13),
      I1 => \dm_address_reg[15]_0\(13),
      I2 => load_new_addr,
      I3 => \dm_address[8]_i_20_n_0\,
      O => \dm_address[8]_i_12_n_0\
    );
\dm_address[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(12),
      I1 => \dm_address_reg[15]_0\(12),
      I2 => load_new_addr,
      I3 => \dm_address[8]_i_21_n_0\,
      O => \dm_address[8]_i_13_n_0\
    );
\dm_address[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(11),
      I1 => \dm_address_reg[15]_0\(11),
      I2 => load_new_addr,
      I3 => \dm_address[8]_i_22_n_0\,
      O => \dm_address[8]_i_14_n_0\
    );
\dm_address[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(10),
      I1 => \dm_address_reg[15]_0\(10),
      I2 => load_new_addr,
      I3 => \dm_address[8]_i_23_n_0\,
      O => \dm_address[8]_i_15_n_0\
    );
\dm_address[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(9),
      I1 => \dm_address_reg[15]_0\(9),
      I2 => load_new_addr,
      I3 => \dm_address[8]_i_24_n_0\,
      O => \dm_address[8]_i_16_n_0\
    );
\dm_address[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(8),
      I1 => \dm_address_reg[15]_0\(8),
      I2 => load_new_addr,
      I3 => \dm_address[8]_i_25_n_0\,
      O => \dm_address[8]_i_17_n_0\
    );
\dm_address[8]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(15),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(15),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(15),
      O => \dm_address[8]_i_18_n_0\
    );
\dm_address[8]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(14),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(14),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(14),
      O => \dm_address[8]_i_19_n_0\
    );
\dm_address[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(15),
      I1 => load_new_addr,
      O => \dm_address[8]_i_2_n_0\
    );
\dm_address[8]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(13),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(13),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(13),
      O => \dm_address[8]_i_20_n_0\
    );
\dm_address[8]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(12),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(12),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(12),
      O => \dm_address[8]_i_21_n_0\
    );
\dm_address[8]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(11),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(11),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(11),
      O => \dm_address[8]_i_22_n_0\
    );
\dm_address[8]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(10),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(10),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(10),
      O => \dm_address[8]_i_23_n_0\
    );
\dm_address[8]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(9),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(9),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(9),
      O => \dm_address[8]_i_24_n_0\
    );
\dm_address[8]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(8),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(8),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(8),
      O => \dm_address[8]_i_25_n_0\
    );
\dm_address[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(14),
      I1 => load_new_addr,
      O => \dm_address[8]_i_3_n_0\
    );
\dm_address[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(13),
      I1 => load_new_addr,
      O => \dm_address[8]_i_4_n_0\
    );
\dm_address[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(12),
      I1 => load_new_addr,
      O => \dm_address[8]_i_5_n_0\
    );
\dm_address[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(11),
      I1 => load_new_addr,
      O => \dm_address[8]_i_6_n_0\
    );
\dm_address[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(10),
      I1 => load_new_addr,
      O => \dm_address[8]_i_7_n_0\
    );
\dm_address[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(9),
      I1 => load_new_addr,
      O => \dm_address[8]_i_8_n_0\
    );
\dm_address[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(8),
      I1 => load_new_addr,
      O => \dm_address[8]_i_9_n_0\
    );
\dm_address_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \dm_address_reg[0]_i_2_n_0\,
      CO(6) => \dm_address_reg[0]_i_2_n_1\,
      CO(5) => \dm_address_reg[0]_i_2_n_2\,
      CO(4) => \dm_address_reg[0]_i_2_n_3\,
      CO(3) => \NLW_dm_address_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \dm_address_reg[0]_i_2_n_5\,
      CO(1) => \dm_address_reg[0]_i_2_n_6\,
      CO(0) => \dm_address_reg[0]_i_2_n_7\,
      DI(7) => \dm_address[0]_i_3_n_0\,
      DI(6) => \dm_address[0]_i_4_n_0\,
      DI(5) => \dm_address[0]_i_5_n_0\,
      DI(4) => \dm_address[0]_i_6_n_0\,
      DI(3) => \dm_address[0]_i_7_n_0\,
      DI(2) => \dm_address[0]_i_8_n_0\,
      DI(1) => \dm_address[0]_i_9_n_0\,
      DI(0) => \dm_address[0]_i_10_n_0\,
      O(7 downto 0) => O(7 downto 0),
      S(7) => \dm_address[0]_i_11_n_0\,
      S(6) => \dm_address[0]_i_12_n_0\,
      S(5) => \dm_address[0]_i_13_n_0\,
      S(4) => \dm_address[0]_i_14_n_0\,
      S(3) => \dm_address[0]_i_15_n_0\,
      S(2) => \dm_address[0]_i_16_n_0\,
      S(1) => \dm_address[0]_i_17_n_0\,
      S(0) => \dm_address[0]_i_18_n_0\
    );
\dm_address_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \dm_address_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => CO(0),
      CO(6) => \dm_address_reg[8]_i_1_n_1\,
      CO(5) => \dm_address_reg[8]_i_1_n_2\,
      CO(4) => \dm_address_reg[8]_i_1_n_3\,
      CO(3) => \NLW_dm_address_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dm_address_reg[8]_i_1_n_5\,
      CO(1) => \dm_address_reg[8]_i_1_n_6\,
      CO(0) => \dm_address_reg[8]_i_1_n_7\,
      DI(7) => \dm_address[8]_i_2_n_0\,
      DI(6) => \dm_address[8]_i_3_n_0\,
      DI(5) => \dm_address[8]_i_4_n_0\,
      DI(4) => \dm_address[8]_i_5_n_0\,
      DI(3) => \dm_address[8]_i_6_n_0\,
      DI(2) => \dm_address[8]_i_7_n_0\,
      DI(1) => \dm_address[8]_i_8_n_0\,
      DI(0) => \dm_address[8]_i_9_n_0\,
      O(7 downto 0) => \dm_address_reg[15]\(7 downto 0),
      S(7) => \dm_address[8]_i_10_n_0\,
      S(6) => \dm_address[8]_i_11_n_0\,
      S(5) => \dm_address[8]_i_12_n_0\,
      S(4) => \dm_address[8]_i_13_n_0\,
      S(3) => \dm_address[8]_i_14_n_0\,
      S(2) => \dm_address[8]_i_15_n_0\,
      S(1) => \dm_address[8]_i_16_n_0\,
      S(0) => \dm_address[8]_i_17_n_0\
    );
\hsize_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(0),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(0),
      R => SR(0)
    );
\hsize_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(10),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(10),
      R => SR(0)
    );
\hsize_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(11),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(11),
      R => SR(0)
    );
\hsize_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(12),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(12),
      R => SR(0)
    );
\hsize_vid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(13),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(13),
      R => SR(0)
    );
\hsize_vid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(14),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(14),
      R => SR(0)
    );
\hsize_vid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(15),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(15),
      R => SR(0)
    );
\hsize_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(1),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(1),
      R => SR(0)
    );
\hsize_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(2),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(2),
      R => SR(0)
    );
\hsize_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(3),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(3),
      R => SR(0)
    );
\hsize_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(4),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(4),
      R => SR(0)
    );
\hsize_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(5),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(5),
      R => SR(0)
    );
\hsize_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(6),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(6),
      R => SR(0)
    );
\hsize_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(7),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(7),
      R => SR(0)
    );
\hsize_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(8),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(8),
      R => SR(0)
    );
\hsize_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(9),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(9),
      R => SR(0)
    );
\stride_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(0),
      Q => stride_vid(0),
      R => SR(0)
    );
\stride_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(10),
      Q => stride_vid(10),
      R => SR(0)
    );
\stride_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(11),
      Q => stride_vid(11),
      R => SR(0)
    );
\stride_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(12),
      Q => stride_vid(12),
      R => SR(0)
    );
\stride_vid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(13),
      Q => stride_vid(13),
      R => SR(0)
    );
\stride_vid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(14),
      Q => stride_vid(14),
      R => SR(0)
    );
\stride_vid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15),
      Q => stride_vid(15),
      R => SR(0)
    );
\stride_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(1),
      Q => stride_vid(1),
      R => SR(0)
    );
\stride_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(2),
      Q => stride_vid(2),
      R => SR(0)
    );
\stride_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(3),
      Q => stride_vid(3),
      R => SR(0)
    );
\stride_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(4),
      Q => stride_vid(4),
      R => SR(0)
    );
\stride_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(5),
      Q => stride_vid(5),
      R => SR(0)
    );
\stride_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(6),
      Q => stride_vid(6),
      R => SR(0)
    );
\stride_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(7),
      Q => stride_vid(7),
      R => SR(0)
    );
\stride_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(8),
      Q => stride_vid(8),
      R => SR(0)
    );
\stride_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(9),
      Q => stride_vid(9),
      R => SR(0)
    );
\vsize_vid[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\,
      I1 => p_24_out,
      I2 => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\,
      O => video_reg_update
    );
\vsize_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\vsize_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(10),
      Q => \^q\(10),
      R => SR(0)
    );
\vsize_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(11),
      Q => \^q\(11),
      R => SR(0)
    );
\vsize_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(12),
      Q => \^q\(12),
      R => SR(0)
    );
\vsize_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\vsize_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\vsize_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\vsize_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\vsize_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\vsize_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\vsize_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\vsize_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(8),
      Q => \^q\(8),
      R => SR(0)
    );
\vsize_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(9),
      Q => \^q\(9),
      R => SR(0)
    );
zero_hsize_err_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => zero_hsize_err_i_2_n_0,
      I1 => zero_hsize_err_i_3_n_0,
      I2 => \^gen_normal_dm_command.cmnd_data_reg[15]\(11),
      I3 => \^gen_normal_dm_command.cmnd_data_reg[15]\(4),
      I4 => \^gen_normal_dm_command.cmnd_data_reg[15]\(13),
      O => zero_hsize_err0
    );
zero_hsize_err_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_data_reg[15]\(8),
      I1 => \^gen_normal_dm_command.cmnd_data_reg[15]\(12),
      I2 => \^gen_normal_dm_command.cmnd_data_reg[15]\(7),
      I3 => load_new_addr,
      I4 => \^gen_normal_dm_command.cmnd_data_reg[15]\(15),
      I5 => \^gen_normal_dm_command.cmnd_data_reg[15]\(9),
      O => zero_hsize_err_i_2_n_0
    );
zero_hsize_err_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_data_reg[15]\(5),
      I1 => \^gen_normal_dm_command.cmnd_data_reg[15]\(1),
      I2 => \^gen_normal_dm_command.cmnd_data_reg[15]\(10),
      I3 => \^gen_normal_dm_command.cmnd_data_reg[15]\(3),
      I4 => zero_hsize_err_i_4_n_0,
      O => zero_hsize_err_i_3_n_0
    );
zero_hsize_err_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_data_reg[15]\(6),
      I1 => \^gen_normal_dm_command.cmnd_data_reg[15]\(14),
      I2 => \^gen_normal_dm_command.cmnd_data_reg[15]\(0),
      I3 => \^gen_normal_dm_command.cmnd_data_reg[15]\(2),
      O => zero_hsize_err_i_4_n_0
    );
zero_vsize_err_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => zero_vsize_err_i_2_n_0,
      I1 => zero_vsize_err_i_3_n_0,
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(12),
      I5 => \^q\(7),
      O => zero_vsize_err0
    );
zero_vsize_err_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(6),
      I1 => load_new_addr,
      I2 => \^q\(8),
      I3 => \^q\(11),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => zero_vsize_err_i_2_n_0
    );
zero_vsize_err_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(2),
      I2 => \^q\(10),
      I3 => \^q\(5),
      O => zero_vsize_err_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_cntr_incr_decr_addn_f is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    sig_cmd2data_valid_reg : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_dqual_reg_full : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_cntr_incr_decr_addn_f : entity is "cntr_incr_decr_addn_f";
end design_1_axi_vdma_0_0_cntr_incr_decr_addn_f;

architecture STRUCTURE of design_1_axi_vdma_0_0_cntr_incr_decr_addn_f is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_dqual_reg_empty_reg\ : STD_LOGIC;
  signal sig_next_calc_error_reg_i_7_n_0 : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__3\ : label is "soft_lutpair128";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_dqual_reg_empty_reg <= \^sig_dqual_reg_empty_reg\;
\FIFO_Full_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0040400"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \^q\(1),
      I2 => \^sig_dqual_reg_empty_reg\,
      I3 => sig_cmd2data_valid_reg,
      I4 => \^q\(0),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65559AAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n_reg,
      I3 => p_11_out,
      I4 => \^sig_dqual_reg_empty_reg\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAADFFF45552000"
    )
        port map (
      I0 => \^q\(0),
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n_reg,
      I3 => p_11_out,
      I4 => \^sig_dqual_reg_empty_reg\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"071F0810"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_cmd2data_valid_reg,
      I2 => \^sig_dqual_reg_empty_reg\,
      I3 => \^q\(1),
      I4 => sig_rd_empty,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => sig_stream_rst
    );
sig_next_calc_error_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sig_s_ready_out_reg,
      I1 => sig_last_dbeat_reg,
      I2 => sig_next_sequential_reg,
      I3 => sig_dqual_reg_empty,
      I4 => sig_inhibit_rdy_n_reg_0,
      O => \^sig_dqual_reg_empty_reg\
    );
sig_next_calc_error_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBFBFF"
    )
        port map (
      I0 => sig_next_calc_error_reg_i_7_n_0,
      I1 => sig_dqual_reg_full,
      I2 => sig_next_calc_error_reg,
      I3 => \sig_addr_posted_cntr_reg[2]\(1),
      I4 => \sig_addr_posted_cntr_reg[2]\(2),
      I5 => \sig_addr_posted_cntr_reg[2]\(0),
      O => sig_m_valid_out_reg
    );
sig_next_calc_error_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEFEFEFEFE"
    )
        port map (
      I0 => sig_wdc_status_going_full,
      I1 => sig_rd_empty,
      I2 => sig_next_calc_error_reg,
      I3 => \sig_addr_posted_cntr_reg[2]\(1),
      I4 => \sig_addr_posted_cntr_reg[2]\(0),
      I5 => \sig_addr_posted_cntr_reg[2]\(2),
      O => sig_dqual_reg_empty_reg_0
    );
sig_next_calc_error_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000020"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => sig_posted_to_axi_reg,
      I2 => \sig_addr_posted_cntr_reg[2]\(0),
      I3 => \sig_addr_posted_cntr_reg[2]\(2),
      I4 => \sig_addr_posted_cntr_reg[2]\(1),
      I5 => sig_halt_reg_reg,
      O => sig_next_calc_error_reg_i_7_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_0 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_input_reg_empty_reg : in STD_LOGIC;
    sig_psm_halt_reg : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_0 : entity is "cntr_incr_decr_addn_f";
end design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_0;

architecture STRUCTURE of design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_0 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
FIFO_Full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0451510000000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => sig_input_reg_empty_reg,
      I2 => sig_psm_halt_reg,
      I3 => sig_wr_fifo,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FBFB04"
    )
        port map (
      I0 => \^q\(2),
      I1 => sig_input_reg_empty_reg,
      I2 => sig_psm_halt_reg,
      I3 => sig_wr_fifo,
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5565AAAAAAAAAA9A"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => sig_input_reg_empty_reg,
      I3 => sig_psm_halt_reg,
      I4 => \^q\(0),
      I5 => sig_wr_fifo,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6646CCCCCCCCCCDC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => sig_input_reg_empty_reg,
      I3 => sig_psm_halt_reg,
      I4 => \^q\(0),
      I5 => sig_wr_fifo,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_1 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_61_out : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_1 : entity is "cntr_incr_decr_addn_f";
end design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_1;

architecture STRUCTURE of design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__4\ : label is "soft_lutpair125";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"21020000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => p_61_out,
      I3 => sig_wr_fifo,
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF20DF2020DF20"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => FIFO_Full_reg,
      I2 => sig_wsc2stat_status_valid,
      I3 => p_61_out,
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65AAAA9A"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => p_61_out,
      I3 => \^q\(0),
      I4 => sig_wr_fifo,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7708FF10"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_wr_fifo,
      I2 => p_61_out,
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_2 is
  port (
    sig_posted_to_axi_2_reg : out STD_LOGIC;
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_addr_reg_empty_reg : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_2 : entity is "cntr_incr_decr_addn_f";
end design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_2;

architecture STRUCTURE of design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_push_addr_reg1_out\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_next_addr_reg[31]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of sig_posted_to_axi_2_i_1 : label is "soft_lutpair124";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_push_addr_reg1_out <= \^sig_push_addr_reg1_out\;
\FIFO_Full_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000686600000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => sig_halt_reg_reg,
      I3 => sig_addr_reg_empty_reg,
      I4 => sig_rd_empty,
      I5 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => \^sig_push_addr_reg1_out\,
      I1 => p_22_out,
      I2 => FIFO_Full_reg,
      I3 => sig_inhibit_rdy_n_reg,
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A69AA6A6A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^sig_push_addr_reg1_out\,
      I2 => \^q\(0),
      I3 => sig_inhibit_rdy_n_reg,
      I4 => FIFO_Full_reg,
      I5 => p_22_out,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6646CCCCCCCCCCDC"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_rd_empty,
      I2 => sig_addr_reg_empty_reg,
      I3 => sig_halt_reg_reg,
      I4 => sig_wr_fifo,
      I5 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => sig_stream_rst
    );
\sig_next_addr_reg[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sig_halt_reg_reg,
      I1 => sig_addr_reg_empty_reg,
      I2 => sig_rd_empty,
      O => \^sig_push_addr_reg1_out\
    );
sig_posted_to_axi_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => sig_addr_reg_empty_reg,
      I2 => sig_halt_reg_reg,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_posted_to_axi_2_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_3 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_cmdcntl_sm_state_ns1 : out STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    p_9_out_0 : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_cmdcntl_sm_state_ns119_out : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_cmdcntl_sm_state_ns120_out : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_3 : entity is "cntr_incr_decr_addn_f";
end design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_3;

architecture STRUCTURE of design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_3 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_cmdcntl_sm_state_ns1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__5\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__5\ : label is "soft_lutpair122";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  sig_cmdcntl_sm_state_ns1 <= \^sig_cmdcntl_sm_state_ns1\;
\FIFO_Full_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"21020000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => sig_sm_pop_cmd_fifo,
      I3 => sig_wr_fifo,
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0B0FF00FF30F"
    )
        port map (
      I0 => \^sig_cmdcntl_sm_state_ns1\,
      I1 => sig_cmdcntl_sm_state_ns119_out,
      I2 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(2),
      I3 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(0),
      I4 => sig_cmdcntl_sm_state_ns120_out,
      I5 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(1),
      O => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(0)
    );
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_need_cmd_flush,
      I1 => \^q\(2),
      O => \^sig_cmdcntl_sm_state_ns1\
    );
\FSM_sequential_sig_cmdcntl_sm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540000FF5000"
    )
        port map (
      I0 => \^q\(2),
      I1 => sig_need_cmd_flush,
      I2 => \out\(0),
      I3 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(0),
      I4 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(2),
      I5 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(1),
      O => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(1)
    );
\INFERRED_GEN.cnt_i[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBF40BF4040BF40"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => sig_inhibit_rdy_n_reg,
      I2 => p_9_out_0,
      I3 => sig_sm_pop_cmd_fifo,
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65AAAA9A"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => sig_sm_pop_cmd_fifo,
      I3 => \^q\(0),
      I4 => sig_wr_fifo,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7708FF10"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_wr_fifo,
      I2 => sig_sm_pop_cmd_fifo,
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized0\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized0\ : entity is "cntr_incr_decr_addn_f";
end \design_1_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010008600000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^sig_wr_fifo\,
      I2 => sig_push_coelsc_reg,
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB4BBBBB44B44444"
    )
        port map (
      I0 => \^q\(3),
      I1 => sig_push_coelsc_reg,
      I2 => m_axi_s2mm_bvalid,
      I3 => FIFO_Full_reg,
      I4 => sig_inhibit_rdy_n,
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20DFFF00DF2000"
    )
        port map (
      I0 => m_axi_s2mm_bvalid,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n,
      I3 => \^q\(0),
      I4 => \INFERRED_GEN.cnt_i_reg[3]_0\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFBB0000004"
    )
        port map (
      I0 => \^q\(3),
      I1 => sig_push_coelsc_reg,
      I2 => \^sig_wr_fifo\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7078F0F0F0F0F1F0"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => sig_push_coelsc_reg,
      I4 => \^sig_wr_fifo\,
      I5 => \^q\(0),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => sig_stream_rst
    );
\INFERRED_GEN.data_reg[5][0]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axi_s2mm_bvalid,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized1\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[1]_0\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized1\ : entity is "cntr_incr_decr_addn_f";
end \design_1_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized1\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\FIFO_Full_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001012000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\,
      I3 => \^q\(0),
      I4 => sig_wr_fifo,
      I5 => \^q\(2),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40BFFF00BF4000"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => sig_data2wsc_valid,
      I2 => sig_inhibit_rdy_n_reg,
      I3 => \^q\(0),
      I4 => \INFERRED_GEN.cnt_i_reg[3]_0\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(3),
      I1 => sig_coelsc_reg_empty,
      I2 => \INFERRED_GEN.cnt_i_reg[3]_1\(0),
      O => \INFERRED_GEN.cnt_i_reg[1]_0\
    );
\INFERRED_GEN.cnt_i[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA96AAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sig_wr_fifo,
      I4 => \INFERRED_GEN.cnt_i_reg[3]_0\,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7708FF00FF00FF10"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\,
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized2\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre_halted_reg : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    m_valid_i_reg : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    sig_eop_halt_xfer_reg : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized2\ : entity is "cntr_incr_decr_addn_f";
end \design_1_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized2\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized2\ is
  signal FIFO_Full_i_2_n_0 : STD_LOGIC;
  signal FIFO_Full_i_3_n_0 : STD_LOGIC;
  signal FIFO_Full_i_4_n_0 : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_3 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__6\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__6\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[4]_i_3\ : label is "soft_lutpair115";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  SS(0) <= \^ss\(0);
\FIFO_Full_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A2A8A8A802A2"
    )
        port map (
      I0 => FIFO_Full_i_2_n_0,
      I1 => \^q\(4),
      I2 => sig_dre_halted_reg,
      I3 => FIFO_Full_i_3_n_0,
      I4 => FIFO_Full_i_4_n_0,
      I5 => \^q\(3),
      O => fifo_full_p1
    );
FIFO_Full_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008080000000010"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => sig_dre_halted_reg,
      I3 => sig_wr_fifo,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => FIFO_Full_i_2_n_0
    );
FIFO_Full_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57777777"
    )
        port map (
      I0 => \^q\(2),
      I1 => sig_dre_halted_reg,
      I2 => sig_wr_fifo,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => FIFO_Full_i_3_n_0
    );
FIFO_Full_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEEE00000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => sig_inhibit_rdy_n_reg,
      I3 => FIFO_Full_reg,
      I4 => m_valid_i_reg,
      I5 => sig_dre_halted_reg,
      O => FIFO_Full_i_4_n_0
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^q\(4),
      I1 => sig_m_valid_out_reg,
      I2 => sig_eop_halt_xfer_reg,
      O => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\
    );
\INFERRED_GEN.cnt_i[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => sig_dre_halted_reg,
      I1 => m_valid_i_reg,
      I2 => FIFO_Full_reg,
      I3 => sig_inhibit_rdy_n_reg,
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAAAA66A66666"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_dre_halted_reg,
      I2 => m_valid_i_reg,
      I3 => FIFO_Full_reg,
      I4 => sig_inhibit_rdy_n_reg,
      I5 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAA6"
    )
        port map (
      I0 => \^q\(2),
      I1 => sig_dre_halted_reg,
      I2 => sig_wr_fifo,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE7FFF00018000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => sig_wr_fifo,
      I3 => \^q\(2),
      I4 => sig_dre_halted_reg,
      I5 => \^q\(3),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_eop_sent_reg,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \^ss\(0)
    );
\INFERRED_GEN.cnt_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004DFFF00042000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \INFERRED_GEN.cnt_i[4]_i_3_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => sig_dre_halted_reg,
      I5 => \^q\(4),
      O => addr_i_p1(4)
    );
\INFERRED_GEN.cnt_i[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5155F7FF"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_inhibit_rdy_n_reg,
      I2 => FIFO_Full_reg,
      I3 => m_valid_i_reg,
      I4 => sig_dre_halted_reg,
      O => \INFERRED_GEN.cnt_i[4]_i_3_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(4),
      Q => \^q\(4),
      S => \^ss\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_dynshreg_f is
  port (
    sig_wr_fifo : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    sig_calc_error_reg_reg_0 : out STD_LOGIC;
    p_59_out : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_dynshreg_f : entity is "dynshreg_f";
end design_1_axi_vdma_0_0_dynshreg_f;

architecture STRUCTURE of design_1_axi_vdma_0_0_dynshreg_f is
  signal \^out\ : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal sig_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_5_n_0 : STD_LOGIC;
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  \out\(49 downto 0) <= \^out\(49 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_59_out,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(17),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(18),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(19),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(20),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(21),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(22),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(23),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(24),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(25),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(26),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(27),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(28),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(29),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(30),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(31),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(32),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(33),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(34),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(35),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(36),
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(37),
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(38),
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(39),
      Q => \^out\(40)
    );
\INFERRED_GEN.data_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(40),
      Q => \^out\(41)
    );
\INFERRED_GEN.data_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(41),
      Q => \^out\(42)
    );
\INFERRED_GEN.data_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(42),
      Q => \^out\(43)
    );
\INFERRED_GEN.data_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(43),
      Q => \^out\(44)
    );
\INFERRED_GEN.data_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(44),
      Q => \^out\(45)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(45),
      Q => \^out\(46)
    );
\INFERRED_GEN.data_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(46),
      Q => \^out\(47)
    );
\INFERRED_GEN.data_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(47),
      Q => \^out\(48)
    );
\INFERRED_GEN.data_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(48),
      Q => \^out\(49)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^out\(8),
      I1 => \^out\(6),
      I2 => \^out\(13),
      I3 => \^out\(1),
      I4 => sig_calc_error_reg_i_4_n_0,
      O => sig_calc_error_reg_reg_0
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^out\(10),
      I1 => \^out\(2),
      I2 => \^out\(5),
      I3 => \^out\(3),
      I4 => sig_calc_error_reg_i_5_n_0,
      O => sig_calc_error_reg_reg
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^out\(11),
      I1 => \^out\(15),
      I2 => \^out\(9),
      I3 => \^out\(14),
      O => sig_calc_error_reg_i_4_n_0
    );
sig_calc_error_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(7),
      I2 => \^out\(4),
      I3 => \^out\(12),
      O => sig_calc_error_reg_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_dynshreg_f__parameterized0\ is
  port (
    p_12_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    decerr_i_reg : out STD_LOGIC;
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    p_80_out : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hsize_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_wsc2stat_status_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \design_1_axi_vdma_0_0_dynshreg_f__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_dynshreg_f__parameterized0\ is
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/p_10_in\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/p_3_in\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_10_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_3_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_1\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_2\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_3\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_5\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_6\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_7\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_10_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_3_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_1\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_2\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_3\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_5\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_6\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_7\ : STD_LOGIC;
  signal m_axis_s2mm_sts_tdata : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  signal \NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of decerr_i_i_1 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of slverr_i_i_1 : label is "soft_lutpair126";
begin
  sig_wr_fifo <= \^sig_wr_fifo\;
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => s2mm_halt,
      I1 => p_80_out,
      I2 => dma_err,
      I3 => Q(2),
      I4 => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/p_3_in\,
      I5 => m_axis_s2mm_sts_tdata(31),
      O => p_9_out
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(10),
      I1 => \hsize_vid_reg[15]\(2),
      I2 => m_axis_s2mm_sts_tdata(8),
      I3 => \hsize_vid_reg[15]\(0),
      I4 => \hsize_vid_reg[15]\(1),
      I5 => m_axis_s2mm_sts_tdata(9),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_10_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(30),
      I1 => m_axis_s2mm_sts_tdata(29),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_3_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(27),
      I1 => m_axis_s2mm_sts_tdata(28),
      I2 => m_axis_s2mm_sts_tdata(26),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(24),
      I1 => m_axis_s2mm_sts_tdata(25),
      I2 => \hsize_vid_reg[15]\(15),
      I3 => m_axis_s2mm_sts_tdata(23),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(22),
      I1 => \hsize_vid_reg[15]\(14),
      I2 => m_axis_s2mm_sts_tdata(21),
      I3 => \hsize_vid_reg[15]\(13),
      I4 => \hsize_vid_reg[15]\(12),
      I5 => m_axis_s2mm_sts_tdata(20),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(19),
      I1 => \hsize_vid_reg[15]\(11),
      I2 => m_axis_s2mm_sts_tdata(17),
      I3 => \hsize_vid_reg[15]\(9),
      I4 => \hsize_vid_reg[15]\(10),
      I5 => m_axis_s2mm_sts_tdata(18),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(16),
      I1 => \hsize_vid_reg[15]\(8),
      I2 => m_axis_s2mm_sts_tdata(14),
      I3 => \hsize_vid_reg[15]\(6),
      I4 => \hsize_vid_reg[15]\(7),
      I5 => m_axis_s2mm_sts_tdata(15),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(13),
      I1 => \hsize_vid_reg[15]\(5),
      I2 => m_axis_s2mm_sts_tdata(12),
      I3 => \hsize_vid_reg[15]\(4),
      I4 => \hsize_vid_reg[15]\(3),
      I5 => m_axis_s2mm_sts_tdata(11),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/p_3_in\,
      CO(6) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_1\,
      CO(5) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_2\,
      CO(4) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_3\,
      CO(3) => \NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_CO_UNCONNECTED\(3),
      CO(2) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_5\,
      CO(1) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_6\,
      CO(0) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_3_n_0\,
      S(6) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0\,
      S(5) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0\,
      S(4) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0\,
      S(3) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0\,
      S(2) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0\,
      S(1) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0\,
      S(0) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_10_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/p_10_in\,
      I1 => s2mm_halt,
      I2 => p_80_out,
      I3 => dma_err,
      I4 => Q(2),
      O => p_12_out
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(10),
      I1 => \hsize_vid_reg[15]\(2),
      I2 => m_axis_s2mm_sts_tdata(8),
      I3 => \hsize_vid_reg[15]\(0),
      I4 => \hsize_vid_reg[15]\(1),
      I5 => m_axis_s2mm_sts_tdata(9),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_10_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(30),
      I1 => m_axis_s2mm_sts_tdata(29),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_3_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(27),
      I1 => m_axis_s2mm_sts_tdata(28),
      I2 => m_axis_s2mm_sts_tdata(26),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(24),
      I1 => m_axis_s2mm_sts_tdata(25),
      I2 => \hsize_vid_reg[15]\(15),
      I3 => m_axis_s2mm_sts_tdata(23),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(22),
      I1 => \hsize_vid_reg[15]\(14),
      I2 => m_axis_s2mm_sts_tdata(21),
      I3 => \hsize_vid_reg[15]\(13),
      I4 => \hsize_vid_reg[15]\(12),
      I5 => m_axis_s2mm_sts_tdata(20),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(19),
      I1 => \hsize_vid_reg[15]\(11),
      I2 => m_axis_s2mm_sts_tdata(17),
      I3 => \hsize_vid_reg[15]\(9),
      I4 => \hsize_vid_reg[15]\(10),
      I5 => m_axis_s2mm_sts_tdata(18),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(16),
      I1 => \hsize_vid_reg[15]\(8),
      I2 => m_axis_s2mm_sts_tdata(14),
      I3 => \hsize_vid_reg[15]\(6),
      I4 => \hsize_vid_reg[15]\(7),
      I5 => m_axis_s2mm_sts_tdata(15),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(13),
      I1 => \hsize_vid_reg[15]\(5),
      I2 => m_axis_s2mm_sts_tdata(12),
      I3 => \hsize_vid_reg[15]\(4),
      I4 => \hsize_vid_reg[15]\(3),
      I5 => m_axis_s2mm_sts_tdata(11),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/p_10_in\,
      CO(6) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_1\,
      CO(5) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_2\,
      CO(4) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_3\,
      CO(3) => \NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_CO_UNCONNECTED\(3),
      CO(2) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_5\,
      CO(1) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_6\,
      CO(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_7\,
      DI(7 downto 0) => B"11111111",
      O(7 downto 0) => \NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_3_n_0\,
      S(6) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0\,
      S(5) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0\,
      S(4) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0\,
      S(3) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0\,
      S(2) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0\,
      S(1) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0\,
      S(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_10_n_0\
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(5),
      Q => m_axis_s2mm_sts_tdata(10)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(6),
      Q => m_axis_s2mm_sts_tdata(11)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(7),
      Q => m_axis_s2mm_sts_tdata(12)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(8),
      Q => m_axis_s2mm_sts_tdata(13)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(9),
      Q => m_axis_s2mm_sts_tdata(14)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(10),
      Q => m_axis_s2mm_sts_tdata(15)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(11),
      Q => m_axis_s2mm_sts_tdata(16)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(12),
      Q => m_axis_s2mm_sts_tdata(17)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(13),
      Q => m_axis_s2mm_sts_tdata(18)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(14),
      Q => m_axis_s2mm_sts_tdata(19)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(15),
      Q => m_axis_s2mm_sts_tdata(20)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(16),
      Q => m_axis_s2mm_sts_tdata(21)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(17),
      Q => m_axis_s2mm_sts_tdata(22)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(18),
      Q => m_axis_s2mm_sts_tdata(23)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => '0',
      Q => m_axis_s2mm_sts_tdata(24)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => '0',
      Q => m_axis_s2mm_sts_tdata(25)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => '0',
      Q => m_axis_s2mm_sts_tdata(26)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => '0',
      Q => m_axis_s2mm_sts_tdata(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => '0',
      Q => m_axis_s2mm_sts_tdata(28)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => '0',
      Q => m_axis_s2mm_sts_tdata(29)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => '0',
      Q => m_axis_s2mm_sts_tdata(30)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(19),
      Q => m_axis_s2mm_sts_tdata(31)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0),
      Q => m_axis_s2mm_sts_tdata(4)
    );
\INFERRED_GEN.data_reg[3][4]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_wsc2stat_status_valid,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(1),
      Q => m_axis_s2mm_sts_tdata(5)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(2),
      Q => m_axis_s2mm_sts_tdata(6)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(3),
      Q => m_axis_s2mm_sts_tdata(8)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(4),
      Q => m_axis_s2mm_sts_tdata(9)
    );
decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(5),
      I1 => Q(2),
      O => decerr_i_reg
    );
interr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(4),
      I1 => Q(2),
      O => interr_i_reg
    );
slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(6),
      I1 => Q(2),
      O => slverr_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_dynshreg_f__parameterized1\ is
  port (
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_wr_fifo : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 2 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_dynshreg_f__parameterized1\ : entity is "dynshreg_f";
end \design_1_axi_vdma_0_0_dynshreg_f__parameterized1\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_dynshreg_f__parameterized1\ is
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1\ : label is "soft_lutpair138";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 ";
begin
\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \out\(0),
      I1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0),
      I2 => sig_wresp_sfifo_out(0),
      I3 => sig_wresp_sfifo_out(1),
      O => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4544"
    )
        port map (
      I0 => \out\(0),
      I1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1),
      I2 => sig_wresp_sfifo_out(0),
      I3 => sig_wresp_sfifo_out(1),
      O => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\
    );
\INFERRED_GEN.data_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => m_axi_s2mm_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
\INFERRED_GEN.data_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => m_axi_s2mm_bresp(1),
      Q => sig_wresp_sfifo_out(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_dynshreg_f__parameterized2\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wr_fifo : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    FIFO_Full_reg : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_dynshreg_f__parameterized2\ : entity is "dynshreg_f";
end \design_1_axi_vdma_0_0_dynshreg_f__parameterized2\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_dynshreg_f__parameterized2\ is
  signal \^gen_enable_indet_btt.sig_coelsc_eop_reg\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[3]_i_2\ : label is "soft_lutpair137";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][10]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][10]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][10]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][11]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][11]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][11]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][12]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][12]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][13]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][13]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][13]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][14]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][14]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][14]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][15]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][15]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][15]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][16]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][16]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][16]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][17]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][17]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][17]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][18]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][18]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][18]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][19]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][19]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][19]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][20]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][20]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][20]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][21]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][21]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][21]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][22]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][22]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][22]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][4]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][4]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][5]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][5]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][6]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][6]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][7]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][7]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][8]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][8]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][8]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][9]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][9]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][9]_srl6 ";
begin
  \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ <= \^gen_enable_indet_btt.sig_coelsc_eop_reg\;
  \out\(18 downto 0) <= \^out\(18 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(0),
      I1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      O => p_4_out
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[3]_0\(0),
      I1 => \^out\(0),
      I2 => sig_coelsc_reg_empty,
      I3 => \INFERRED_GEN.cnt_i_reg[3]\(3),
      O => \^gen_enable_indet_btt.sig_coelsc_eop_reg\
    );
\INFERRED_GEN.cnt_i[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65559AAA"
    )
        port map (
      I0 => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      I1 => FIFO_Full_reg_0,
      I2 => sig_data2wsc_valid,
      I3 => sig_inhibit_rdy_n_reg,
      I4 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      O => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\INFERRED_GEN.cnt_i[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => sig_coelsc_reg_empty,
      I1 => \^out\(0),
      I2 => \INFERRED_GEN.cnt_i_reg[3]_0\(0),
      O => FIFO_Full_reg
    );
\INFERRED_GEN.data_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[5][14]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[5][15]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[5][16]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[5][19]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[5][20]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[5][21]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[5][22]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[5][4]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => FIFO_Full_reg_0,
      I1 => sig_data2wsc_valid,
      I2 => sig_inhibit_rdy_n_reg,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\sig_wdc_statcnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99669926CC33CC33"
    )
        port map (
      I0 => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \^sig_wr_fifo\,
      O => D(0)
    );
\sig_wdc_statcnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7CE0831"
    )
        port map (
      I0 => \^sig_wr_fifo\,
      I1 => Q(0),
      I2 => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      I3 => Q(1),
      I4 => Q(2),
      O => D(1)
    );
\sig_wdc_statcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555554AAAAAA2A"
    )
        port map (
      I0 => \^sig_wr_fifo\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(0),
      I5 => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      O => E(0)
    );
\sig_wdc_statcnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFB2004FFFA0005"
    )
        port map (
      I0 => Q(1),
      I1 => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \^sig_wr_fifo\,
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_dynshreg_f__parameterized3\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    sig_cmdcntl_sm_state_ns120_out : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_out_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_next_strt_offset_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_sm_ld_dre_cmd_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dre_halted_reg : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_cmdcntl_sm_state_ns119_out : in STD_LOGIC;
    sig_cmdcntl_sm_state_ns1 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_dynshreg_f__parameterized3\ : entity is "dynshreg_f";
end \design_1_axi_vdma_0_0_dynshreg_f__parameterized3\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_dynshreg_f__parameterized3\ is
  signal \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 26 to 26 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sig_cmdcntl_sm_state[0]_i_4\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2\ : label is "soft_lutpair123";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  \out\(19 downto 0) <= \^out\(19 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(19),
      I1 => Q(2),
      O => sig_cmdcntl_sm_state_ns120_out
    );
\FSM_sequential_sig_cmdcntl_sm_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00045504"
    )
        port map (
      I0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2),
      I1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(1),
      I2 => sig_cmd_fifo_data_out(26),
      I3 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(0),
      I4 => \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2_n_0\,
      O => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0)
    );
\FSM_sequential_sig_cmdcntl_sm_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03FB03AB"
    )
        port map (
      I0 => \^out\(19),
      I1 => sig_cmdcntl_sm_state_ns119_out,
      I2 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(1),
      I3 => Q(2),
      I4 => sig_need_cmd_flush,
      O => \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2_n_0\
    );
\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AABA0000"
    )
        port map (
      I0 => lsig_cmd_fetch_pause,
      I1 => sig_need_cmd_flush,
      I2 => sig_sm_ld_dre_cmd_reg,
      I3 => sig_cmd_fifo_data_out(26),
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_dre_halted_reg,
      O => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(19),
      Q => sig_cmd_fifo_data_out(26)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(20),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][6]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_9_out_0,
      I1 => sig_inhibit_rdy_n_reg,
      I2 => FIFO_Full_reg,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\sig_next_strt_offset[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(2),
      I1 => \sig_next_strt_offset_reg[0]\(0),
      O => D(0)
    );
sig_sm_ld_dre_cmd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040004000400"
    )
        port map (
      I0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2),
      I1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(0),
      I2 => \^out\(19),
      I3 => sig_cmdcntl_sm_state_ns119_out,
      I4 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(1),
      I5 => sig_need_cmd_flush,
      O => sig_sm_ld_dre_cmd_ns
    );
sig_sm_pop_cmd_fifo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040004000400"
    )
        port map (
      I0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2),
      I1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(0),
      I2 => \^out\(19),
      I3 => sig_cmdcntl_sm_state_ns119_out,
      I4 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(1),
      I5 => sig_cmdcntl_sm_state_ns1,
      O => sig_sm_pop_cmd_fifo_ns
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_dynshreg_f__parameterized4\ is
  port (
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_empty_reg : out STD_LOGIC;
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wr_fifo : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_flush_db1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_dre_halted_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : in STD_LOGIC;
    sig_dre_halted_reg_0 : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]\ : in STD_LOGIC;
    m_valid_i_reg : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    \storage_data_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_dynshreg_f__parameterized4\ : entity is "dynshreg_f";
end \design_1_axi_vdma_0_0_dynshreg_f__parameterized4\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_dynshreg_f__parameterized4\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][5]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][5]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][6]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][6]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][7]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][7]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][8]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][8]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 ";
begin
  \out\(8 downto 0) <= \^out\(8 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^out\(0),
      I1 => Q(0),
      O => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555DDDD5555DFFF"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_flush_db1_reg,
      I2 => \^out\(0),
      I3 => Q(0),
      I4 => sig_dre_halted_reg,
      I5 => \INFERRED_GEN.cnt_i_reg[4]\,
      O => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^out\(1),
      I1 => Q(1),
      O => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8]\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555DDDD5555DFFF"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_flush_db1_reg,
      I2 => \^out\(1),
      I3 => Q(1),
      I4 => sig_dre_halted_reg,
      I5 => \INFERRED_GEN.cnt_i_reg[4]\,
      O => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^out\(2),
      I1 => Q(2),
      O => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555DDDD5555DFFF"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_flush_db1_reg,
      I2 => \^out\(2),
      I3 => Q(2),
      I4 => sig_dre_halted_reg,
      I5 => \INFERRED_GEN.cnt_i_reg[4]\,
      O => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^out\(3),
      I1 => Q(3),
      O => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555DDDD5555DFFF"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_flush_db1_reg,
      I2 => \^out\(3),
      I3 => Q(3),
      I4 => sig_dre_halted_reg,
      I5 => \INFERRED_GEN.cnt_i_reg[4]\,
      O => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(0)
    );
\INFERRED_GEN.data_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => \INFERRED_GEN.cnt_i_reg[3]\(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[8]\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[15][0]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_valid_i_reg,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n_reg,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => \INFERRED_GEN.cnt_i_reg[3]\(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[8]\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => \INFERRED_GEN.cnt_i_reg[3]\(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[8]\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => \INFERRED_GEN.cnt_i_reg[3]\(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[8]\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => \INFERRED_GEN.cnt_i_reg[3]\(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[8]\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => \INFERRED_GEN.cnt_i_reg[3]\(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[8]\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => \INFERRED_GEN.cnt_i_reg[3]\(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[8]\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => \INFERRED_GEN.cnt_i_reg[3]\(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[8]\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[3]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[3]\(1),
      A2 => \INFERRED_GEN.cnt_i_reg[3]\(2),
      A3 => \INFERRED_GEN.cnt_i_reg[3]\(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \storage_data_reg[8]\(8),
      Q => \^out\(8)
    );
sig_cmd_full_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => sig_dre_halted_reg_0,
      I1 => \^out\(8),
      I2 => \sig_mssa_index_reg_out_reg[0]\,
      O => sig_cmd_empty_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_dynshreg_f__parameterized5\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 45 downto 0 );
    p_22_out : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_dynshreg_f__parameterized5\ : entity is "dynshreg_f";
end \design_1_axi_vdma_0_0_dynshreg_f__parameterized5\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_dynshreg_f__parameterized5\ is
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \out\(6)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \out\(7)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \out\(8)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \out\(9)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \out\(10)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \out\(11)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \out\(12)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \out\(13)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \out\(14)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \out\(15)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \out\(16)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(17),
      Q => \out\(17)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(18),
      Q => \out\(18)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(19),
      Q => \out\(19)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(20),
      Q => \out\(20)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(21),
      Q => \out\(21)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(22),
      Q => \out\(22)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(23),
      Q => \out\(23)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(24),
      Q => \out\(24)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(25),
      Q => \out\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(26),
      Q => \out\(26)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(27),
      Q => \out\(27)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(28),
      Q => \out\(28)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(29),
      Q => \out\(29)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(30),
      Q => \out\(30)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(31),
      Q => \out\(31)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(32),
      Q => \out\(32)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(33),
      Q => \out\(33)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(34),
      Q => \out\(34)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(35),
      Q => \out\(35)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(36),
      Q => \out\(36)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(37),
      Q => \out\(37)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(38),
      Q => \out\(38)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => '0',
      Q => \out\(39)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => '0',
      Q => \out\(40)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => '1',
      Q => \out\(41)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => '0',
      Q => \out\(42)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(39),
      Q => \out\(43)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => '0',
      Q => \out\(44)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[3][4]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_22_out,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n_reg,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(40),
      Q => \out\(45)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \out\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_dynshreg_f__parameterized6\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC;
    sig_last_dbeat3_out : out STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_single_dbeat2_out : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]_0\ : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[3]_0\ : in STD_LOGIC;
    sig_xfer_calc_err_reg_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_dynshreg_f__parameterized6\ : entity is "dynshreg_f";
end \design_1_axi_vdma_0_0_dynshreg_f__parameterized6\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_dynshreg_f__parameterized6\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 13 downto 6 );
  signal sig_first_dbeat_i_2_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_3_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_5_n_0 : STD_LOGIC;
  signal \^sig_next_calc_error_reg_reg\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[0]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of sig_single_dbeat_i_1 : label is "soft_lutpair129";
begin
  \out\(4 downto 0) <= \^out\(4 downto 0);
  sig_next_calc_error_reg_reg <= \^sig_next_calc_error_reg_reg\;
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(6),
      Q => sig_cmd_fifo_data_out(10)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(7),
      Q => sig_cmd_fifo_data_out(11)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(8),
      Q => sig_cmd_fifo_data_out(12)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => '0',
      Q => sig_cmd_fifo_data_out(13)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(9),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(10),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(11),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][4]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_11_out,
      I1 => sig_inhibit_rdy_n_reg,
      I2 => FIFO_Full_reg,
      O => \^sig_next_calc_error_reg_reg\
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(2),
      Q => sig_cmd_fifo_data_out(6)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(3),
      Q => sig_cmd_fifo_data_out(7)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(4),
      Q => sig_cmd_fifo_data_out(8)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      A1 => \INFERRED_GEN.cnt_i_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_xfer_calc_err_reg_reg(5),
      Q => sig_cmd_fifo_data_out(9)
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(6),
      I1 => sig_last_dbeat_reg,
      I2 => Q(0),
      O => \sig_dbeat_cntr_reg[7]\(0)
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(7),
      I1 => sig_last_dbeat_reg,
      I2 => Q(0),
      I3 => Q(1),
      O => \sig_dbeat_cntr_reg[7]\(1)
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(8),
      I1 => sig_last_dbeat_reg,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      O => \sig_dbeat_cntr_reg[7]\(2)
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(9),
      I1 => sig_last_dbeat_reg,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \sig_dbeat_cntr_reg[7]\(3)
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(10),
      I1 => sig_last_dbeat_reg,
      I2 => Q(4),
      I3 => \sig_dbeat_cntr_reg[3]_0\,
      O => \sig_dbeat_cntr_reg[7]\(4)
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(11),
      I1 => sig_last_dbeat_reg,
      I2 => Q(5),
      I3 => \sig_dbeat_cntr_reg[4]\,
      O => \sig_dbeat_cntr_reg[7]\(5)
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(12),
      I1 => sig_last_dbeat_reg,
      I2 => Q(6),
      I3 => \sig_dbeat_cntr_reg[3]\,
      O => \sig_dbeat_cntr_reg[7]\(6)
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(13),
      I1 => sig_last_dbeat_reg,
      I2 => Q(7),
      I3 => Q(6),
      I4 => \sig_dbeat_cntr_reg[3]\,
      O => \sig_dbeat_cntr_reg[7]\(7)
    );
sig_first_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA00002A002A00"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \sig_dbeat_cntr_reg[7]_0\,
      I2 => sig_s_ready_out_reg,
      I3 => sig_first_dbeat_reg_0,
      I4 => sig_first_dbeat_i_2_n_0,
      I5 => sig_last_dbeat_reg,
      O => sig_first_dbeat_reg
    );
sig_first_dbeat_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(12),
      I1 => sig_cmd_fifo_data_out(11),
      I2 => sig_cmd_fifo_data_out(13),
      I3 => sig_cmd_fifo_data_out(10),
      I4 => sig_last_dbeat_i_5_n_0,
      O => sig_first_dbeat_i_2_n_0
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_last_dbeat_i_3_n_0,
      I1 => sig_last_dbeat_reg,
      I2 => \sig_dbeat_cntr_reg[5]\,
      O => sig_last_dbeat3_out
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_last_dbeat_i_5_n_0,
      I2 => sig_cmd_fifo_data_out(10),
      I3 => sig_cmd_fifo_data_out(13),
      I4 => sig_cmd_fifo_data_out(11),
      I5 => sig_cmd_fifo_data_out(12),
      O => sig_last_dbeat_i_3_n_0
    );
sig_last_dbeat_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(6),
      I1 => sig_cmd_fifo_data_out(8),
      I2 => sig_cmd_fifo_data_out(7),
      I3 => sig_cmd_fifo_data_out(9),
      O => sig_last_dbeat_i_5_n_0
    );
\sig_next_strt_strb_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      O => D(0)
    );
\sig_next_strt_strb_reg[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(1),
      O => D(1)
    );
sig_single_dbeat_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_last_dbeat_reg,
      I1 => sig_last_dbeat_i_3_n_0,
      O => sig_single_dbeat2_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_blk_mem_gen_prim_wrapper is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_s2mm_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_90_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end design_1_axi_vdma_0_0_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of design_1_axi_vdma_0_0_blk_mem_gen_prim_wrapper is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => \gcc0.gc0.count_d1_reg[10]\(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => \gc0.count_d1_reg[10]\(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => s_axis_s2mm_aclk,
      CLKBWRCLK => s_axis_s2mm_aclk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => p_90_out(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000000000000",
      DINPADINP(1) => '0',
      DINPADINP(0) => p_90_out(8),
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOUTADOUT_UNCONNECTED\(15 downto 0),
      DOUTBDOUT(15 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOUTBDOUT_UNCONNECTED\(15 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOUTPBDOUTP_UNCONNECTED\(1),
      DOUTPBDOUTP(0) => D(8),
      ENARDEN => E(0),
      ENBWREN => tmp_ram_rd_en,
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => '0',
      WEA(0) => E(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axis_s2mm_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_90_out : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => \gcc0.gc0.count_d1_reg[10]\(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(14 downto 4) => \gc0.count_d1_reg[10]\(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axis_s2mm_aclk,
      CLKBWRCLK => s_axis_s2mm_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 8) => p_90_out(16 downto 9),
      DINADIN(7 downto 0) => p_90_out(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1) => p_90_out(17),
      DINPADINP(0) => p_90_out(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 16) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 16),
      DOUTBDOUT(15 downto 8) => D(16 downto 9),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 2),
      DOUTPBDOUTP(1) => D(17),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => E(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 2) => B"00",
      WEA(1) => E(0),
      WEA(0) => E(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \sig_mssa_index_reg_out_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0\ : out STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_s_ready_dup3_reg : in STD_LOGIC;
    \sig_strb_skid_reg_reg[1]\ : in STD_LOGIC;
    \sig_strb_skid_reg_reg[2]\ : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_116\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_117\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_118\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_124\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_125\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_126\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_146\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_147\ : STD_LOGIC;
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  DOUTBDOUT(9 downto 0) <= \^doutbdout\(9 downto 0);
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => \gcc0.gc0.count_d1_reg[10]\(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(14 downto 4) => \gc0.count_d1_reg[10]\(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axis_s2mm_aclk,
      CLKBWRCLK => s_axis_s2mm_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 13) => B"0000000000000000000",
      DINADIN(12 downto 8) => DINADIN(9 downto 5),
      DINADIN(7 downto 5) => B"000",
      DINADIN(4 downto 0) => DINADIN(4 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 16) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 16),
      DOUTBDOUT(15) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_116\,
      DOUTBDOUT(14) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_117\,
      DOUTBDOUT(13) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_118\,
      DOUTBDOUT(12 downto 8) => \^doutbdout\(9 downto 5),
      DOUTBDOUT(7) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_124\,
      DOUTBDOUT(6) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_125\,
      DOUTBDOUT(5) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_126\,
      DOUTBDOUT(4 downto 0) => \^doutbdout\(4 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 2),
      DOUTPBDOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_146\,
      DOUTPBDOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_147\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => E(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 2) => B"00",
      WEA(1) => E(0),
      WEA(0) => E(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFBAAAA"
    )
        port map (
      I0 => p_23_out,
      I1 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\,
      I2 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\(0),
      I3 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\(1),
      I4 => \^doutbdout\(9),
      I5 => empty_fwft_i_reg,
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => p_23_out,
      I1 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\,
      I2 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\,
      I3 => \^doutbdout\(9),
      I4 => empty_fwft_i_reg,
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0\
    );
\sig_mssa_index_reg_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"84B4FFFF84B40000"
    )
        port map (
      I0 => \^doutbdout\(7),
      I1 => \^doutbdout\(6),
      I2 => \^doutbdout\(8),
      I3 => \^doutbdout\(5),
      I4 => sig_s_ready_dup3_reg,
      I5 => \sig_strb_skid_reg_reg[2]\,
      O => \sig_mssa_index_reg_out_reg[1]\(0)
    );
\sig_mssa_index_reg_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0F4FFFFA0F40000"
    )
        port map (
      I0 => \^doutbdout\(6),
      I1 => \^doutbdout\(8),
      I2 => \^doutbdout\(7),
      I3 => \^doutbdout\(5),
      I4 => sig_s_ready_dup3_reg,
      I5 => \sig_strb_skid_reg_reg[1]\,
      O => \sig_mssa_index_reg_out_reg[1]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \sig_data_reg_out_reg[34]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_data_skid_reg_reg[34]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_regout_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_s_ready_dup_reg : in STD_LOGIC;
    \sig_data_skid_reg_reg[34]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_100\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_101\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_102\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_103\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_108\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_109\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_110\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_116\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_117\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_118\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_124\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_125\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_126\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_140\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_141\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_142\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_143\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_144\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_145\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_146\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_147\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_68\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_76\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_84\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_93\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_94\ : STD_LOGIC;
  signal \^sig_data_fifo_data_out\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_data_skid_reg[32]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[34]_i_1\ : label is "soft_lutpair76";
begin
  sig_data_fifo_data_out(37 downto 0) <= \^sig_data_fifo_data_out\(37 downto 0);
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 6) => \gc1.count_d2_reg[8]\(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 6) => Q(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"000000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => m_axi_s2mm_aclk,
      CLKBWRCLK => m_axi_s2mm_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 28) => B"0000",
      DINADIN(27 downto 24) => sig_dre2ibtt_tdata(18 downto 15),
      DINADIN(23 downto 21) => B"000",
      DINADIN(20 downto 16) => sig_dre2ibtt_tdata(14 downto 10),
      DINADIN(15 downto 13) => B"000",
      DINADIN(12 downto 8) => sig_dre2ibtt_tdata(9 downto 5),
      DINADIN(7 downto 5) => B"000",
      DINADIN(4 downto 0) => sig_dre2ibtt_tdata(4 downto 0),
      DINBDIN(31 downto 28) => B"0000",
      DINBDIN(27 downto 24) => DINBDIN(5 downto 2),
      DINBDIN(23 downto 21) => B"000",
      DINBDIN(20 downto 19) => DINBDIN(1 downto 0),
      DINBDIN(18 downto 16) => sig_dre2ibtt_tdata(31 downto 29),
      DINBDIN(15 downto 13) => B"000",
      DINBDIN(12 downto 8) => sig_dre2ibtt_tdata(28 downto 24),
      DINBDIN(7 downto 5) => B"000",
      DINBDIN(4 downto 0) => sig_dre2ibtt_tdata(23 downto 19),
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_68\,
      DOUTADOUT(30) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\,
      DOUTADOUT(29) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\,
      DOUTADOUT(28) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71\,
      DOUTADOUT(27 downto 24) => \^sig_data_fifo_data_out\(18 downto 15),
      DOUTADOUT(23) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_76\,
      DOUTADOUT(22) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77\,
      DOUTADOUT(21) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78\,
      DOUTADOUT(20 downto 16) => \^sig_data_fifo_data_out\(14 downto 10),
      DOUTADOUT(15) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_84\,
      DOUTADOUT(14) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85\,
      DOUTADOUT(13) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86\,
      DOUTADOUT(12 downto 8) => \^sig_data_fifo_data_out\(9 downto 5),
      DOUTADOUT(7) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92\,
      DOUTADOUT(6) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_93\,
      DOUTADOUT(5) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_94\,
      DOUTADOUT(4 downto 0) => \^sig_data_fifo_data_out\(4 downto 0),
      DOUTBDOUT(31) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_100\,
      DOUTBDOUT(30) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_101\,
      DOUTBDOUT(29) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_102\,
      DOUTBDOUT(28) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_103\,
      DOUTBDOUT(27 downto 24) => \^sig_data_fifo_data_out\(37 downto 34),
      DOUTBDOUT(23) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_108\,
      DOUTBDOUT(22) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_109\,
      DOUTBDOUT(21) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_110\,
      DOUTBDOUT(20 downto 16) => \^sig_data_fifo_data_out\(33 downto 29),
      DOUTBDOUT(15) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_116\,
      DOUTBDOUT(14) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_117\,
      DOUTBDOUT(13) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_118\,
      DOUTBDOUT(12 downto 8) => \^sig_data_fifo_data_out\(28 downto 24),
      DOUTBDOUT(7) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_124\,
      DOUTBDOUT(6) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_125\,
      DOUTBDOUT(5) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_126\,
      DOUTBDOUT(4 downto 0) => \^sig_data_fifo_data_out\(23 downto 19),
      DOUTPADOUTP(3) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_140\,
      DOUTPADOUTP(2) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_141\,
      DOUTPADOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_142\,
      DOUTPADOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_143\,
      DOUTPBDOUTP(3) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_144\,
      DOUTPBDOUTP(2) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_145\,
      DOUTPBDOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_146\,
      DOUTPBDOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_147\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => E(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => tmp_ram_regout_en,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => SR(0),
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => E(0),
      WEBWE(6) => E(0),
      WEBWE(5) => E(0),
      WEBWE(4) => E(0),
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
\sig_data_reg_out[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6116FFFF61160000"
    )
        port map (
      I0 => \^sig_data_fifo_data_out\(35),
      I1 => \^sig_data_fifo_data_out\(32),
      I2 => \^sig_data_fifo_data_out\(33),
      I3 => \^sig_data_fifo_data_out\(34),
      I4 => sig_s_ready_dup_reg,
      I5 => \sig_data_skid_reg_reg[34]_0\(0),
      O => \sig_data_reg_out_reg[34]\(0)
    );
\sig_data_reg_out[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30A8FFFF30A80000"
    )
        port map (
      I0 => \^sig_data_fifo_data_out\(34),
      I1 => \^sig_data_fifo_data_out\(35),
      I2 => \^sig_data_fifo_data_out\(33),
      I3 => \^sig_data_fifo_data_out\(32),
      I4 => sig_s_ready_dup_reg,
      I5 => \sig_data_skid_reg_reg[34]_0\(1),
      O => \sig_data_reg_out_reg[34]\(1)
    );
\sig_data_reg_out[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \^sig_data_fifo_data_out\(33),
      I1 => \^sig_data_fifo_data_out\(34),
      I2 => \^sig_data_fifo_data_out\(32),
      I3 => \^sig_data_fifo_data_out\(35),
      I4 => sig_s_ready_dup_reg,
      I5 => \sig_data_skid_reg_reg[34]_0\(2),
      O => \sig_data_reg_out_reg[34]\(2)
    );
\sig_data_skid_reg[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6116"
    )
        port map (
      I0 => \^sig_data_fifo_data_out\(35),
      I1 => \^sig_data_fifo_data_out\(32),
      I2 => \^sig_data_fifo_data_out\(33),
      I3 => \^sig_data_fifo_data_out\(34),
      O => \sig_data_skid_reg_reg[34]\(0)
    );
\sig_data_skid_reg[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"30A8"
    )
        port map (
      I0 => \^sig_data_fifo_data_out\(34),
      I1 => \^sig_data_fifo_data_out\(35),
      I2 => \^sig_data_fifo_data_out\(33),
      I3 => \^sig_data_fifo_data_out\(32),
      O => \sig_data_skid_reg_reg[34]\(1)
    );
\sig_data_skid_reg[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^sig_data_fifo_data_out\(33),
      I1 => \^sig_data_fifo_data_out\(34),
      I2 => \^sig_data_fifo_data_out\(32),
      I3 => \^sig_data_fifo_data_out\(35),
      O => \sig_data_skid_reg_reg[34]\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_bram_fifo_rstlogic is
  port (
    sig_halt_cmplt_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    wr_rst_reg_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_bram_fifo_rstlogic : entity is "bram_fifo_rstlogic";
end design_1_axi_vdma_0_0_bram_fifo_rstlogic;

architecture STRUCTURE of design_1_axi_vdma_0_0_bram_fifo_rstlogic is
  signal d_asreg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d_asreg : signal is "true";
  signal \^gpr1.dout_i_reg[0]\ : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC;
  attribute async_reg of rd_rst_reg : signal is "true";
  signal rdrst_q1 : STD_LOGIC;
  attribute async_reg of rdrst_q1 : signal is "true";
  signal rdrst_q2 : STD_LOGIC;
  attribute async_reg of rdrst_q2 : signal is "true";
  signal rdrst_q3 : STD_LOGIC;
  attribute async_reg of rdrst_q3 : signal is "true";
  signal rst_d1 : STD_LOGIC;
  attribute async_reg of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  signal \^sig_stream_rst\ : STD_LOGIC;
  signal wrrst_q1 : STD_LOGIC;
  attribute async_reg of wrrst_q1 : signal is "true";
  signal wrrst_q2 : STD_LOGIC;
  attribute async_reg of wrrst_q2 : signal is "true";
  signal wrrst_q3 : STD_LOGIC;
  attribute async_reg of wrrst_q3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_d1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_d2_reg : label is std.standard.true;
  attribute KEEP of rst_d2_reg : label is "yes";
begin
  \^sig_stream_rst\ <= sig_stream_rst;
  \gpr1.dout_i_reg[0]\ <= \^gpr1.dout_i_reg[0]\;
  sig_halt_cmplt_reg <= \^sig_stream_rst\;
\count[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[0]\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => d_asreg
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rd_rst_reg
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q1
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q2
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q3
    );
rst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_stream_rst\,
      Q => rst_d1,
      R => '0'
    );
rst_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
wr_rst_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wr_rst_reg_reg_0,
      Q => \^gpr1.dout_i_reg[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_bram_fifo_rstlogic_4 is
  port (
    sig_halt_cmplt_reg : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    wr_rst_reg_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_bram_fifo_rstlogic_4 : entity is "bram_fifo_rstlogic";
end design_1_axi_vdma_0_0_bram_fifo_rstlogic_4;

architecture STRUCTURE of design_1_axi_vdma_0_0_bram_fifo_rstlogic_4 is
  signal \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\ : STD_LOGIC;
  signal d_asreg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d_asreg : signal is "true";
  signal rd_rst_reg : STD_LOGIC;
  attribute async_reg of rd_rst_reg : signal is "true";
  signal rdrst_q1 : STD_LOGIC;
  attribute async_reg of rdrst_q1 : signal is "true";
  signal rdrst_q2 : STD_LOGIC;
  attribute async_reg of rdrst_q2 : signal is "true";
  signal rdrst_q3 : STD_LOGIC;
  attribute async_reg of rdrst_q3 : signal is "true";
  signal rst_d1 : STD_LOGIC;
  attribute async_reg of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  signal \^sig_stream_rst\ : STD_LOGIC;
  signal wrrst_q1 : STD_LOGIC;
  attribute async_reg of wrrst_q1 : signal is "true";
  signal wrrst_q2 : STD_LOGIC;
  attribute async_reg of wrrst_q2 : signal is "true";
  signal wrrst_q3 : STD_LOGIC;
  attribute async_reg of wrrst_q3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_d1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_d2_reg : label is std.standard.true;
  attribute KEEP of rst_d2_reg : label is "yes";
begin
  \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ <= \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\;
  \^sig_stream_rst\ <= sig_stream_rst;
  sig_halt_cmplt_reg <= \^sig_stream_rst\;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => d_asreg
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rd_rst_reg
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q1
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q2
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q3
    );
rst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_stream_rst\,
      Q => rst_d1,
      R => '0'
    );
rst_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
wr_rst_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wr_rst_reg_reg_0,
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_bram_fifo_rstlogic_5 is
  port (
    wr_rst_reg_reg_0 : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    s_valid0 : out STD_LOGIC;
    s_axis_fifo_ainit_nosync : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_89_out : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_bram_fifo_rstlogic_5 : entity is "bram_fifo_rstlogic";
end design_1_axi_vdma_0_0_bram_fifo_rstlogic_5;

architecture STRUCTURE of design_1_axi_vdma_0_0_bram_fifo_rstlogic_5 is
  signal d_asreg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d_asreg : signal is "true";
  signal rd_rst_reg : STD_LOGIC;
  attribute async_reg of rd_rst_reg : signal is "true";
  signal rdrst_q1 : STD_LOGIC;
  attribute async_reg of rdrst_q1 : signal is "true";
  signal rdrst_q2 : STD_LOGIC;
  attribute async_reg of rdrst_q2 : signal is "true";
  signal rdrst_q3 : STD_LOGIC;
  attribute async_reg of rdrst_q3 : signal is "true";
  signal rst_d1 : STD_LOGIC;
  attribute async_reg of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  signal wr_rst_reg_i_1_n_0 : STD_LOGIC;
  signal \^wr_rst_reg_reg_0\ : STD_LOGIC;
  signal wrrst_q1 : STD_LOGIC;
  attribute async_reg of wrrst_q1 : signal is "true";
  signal wrrst_q2 : STD_LOGIC;
  attribute async_reg of wrrst_q2 : signal is "true";
  signal wrrst_q3 : STD_LOGIC;
  attribute async_reg of wrrst_q3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_d1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_d2_reg : label is std.standard.true;
  attribute KEEP of rst_d2_reg : label is "yes";
begin
  wr_rst_reg_reg_0 <= \^wr_rst_reg_reg_0\;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => d_asreg
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rd_rst_reg
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q1
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q2
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q3
    );
rst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_axis_fifo_ainit_nosync,
      Q => rst_d1,
      R => '0'
    );
rst_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
s_valid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => p_89_out,
      I1 => s_axis_fifo_ainit_nosync,
      I2 => \^wr_rst_reg_reg_0\,
      I3 => ram_full_i_reg,
      I4 => p_23_out,
      I5 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\,
      O => s_valid0
    );
\sig_m_valid_dup_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wr_rst_reg_reg_0\,
      I1 => \out\,
      O => sig_m_valid_out_reg
    );
wr_rst_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^wr_rst_reg_reg_0\,
      I1 => s_axis_fifo_ainit_nosync,
      O => wr_rst_reg_i_1_n_0
    );
wr_rst_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => wr_rst_reg_i_1_n_0,
      Q => \^wr_rst_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_compare is
  port (
    comp0 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_compare : entity is "compare";
end design_1_axi_vdma_0_0_compare;

architecture STRUCTURE of design_1_axi_vdma_0_0_compare is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 6),
      CO(5) => comp0,
      CO(4) => carrynet_4,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 6),
      S(5) => \gcc0.gc0.count_d1_reg[10]\,
      S(4 downto 0) => v1_reg_0(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_compare_6 is
  port (
    ram_full_i_reg : out STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gcc0.gc0.count_reg[10]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_compare_6 : entity is "compare";
end design_1_axi_vdma_0_0_compare_6;

architecture STRUCTURE of design_1_axi_vdma_0_0_compare_6 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 6),
      CO(5) => comp1,
      CO(4) => carrynet_4,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 6),
      S(5) => \gcc0.gc0.count_reg[10]\,
      S(4 downto 0) => v1_reg_1(4 downto 0)
    );
\ram_full_fb_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFF0808"
    )
        port map (
      I0 => comp1,
      I1 => E(0),
      I2 => ram_empty_fb_i_reg(0),
      I3 => comp0,
      I4 => \out\,
      I5 => srst_full_ff_i,
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_compare_8 is
  port (
    comp0 : out STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_compare_8 : entity is "compare";
end design_1_axi_vdma_0_0_compare_8;

architecture STRUCTURE of design_1_axi_vdma_0_0_compare_8 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 6),
      CO(5) => comp0,
      CO(4) => carrynet_4,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 6),
      S(5) => \gcc0.gc0.count_d1_reg[10]\,
      S(4) => \gc0.count_d1_reg[8]\,
      S(3) => \gc0.count_d1_reg[6]\,
      S(2) => \gc0.count_d1_reg[4]\,
      S(1) => \gc0.count_d1_reg[2]\,
      S(0) => \gc0.count_d1_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_compare_9 is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_reg[10]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_compare_9 : entity is "compare";
end design_1_axi_vdma_0_0_compare_9;

architecture STRUCTURE of design_1_axi_vdma_0_0_compare_9 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 6),
      CO(5) => comp1,
      CO(4) => carrynet_4,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 6),
      S(5) => \gc0.count_reg[10]\,
      S(4 downto 0) => v1_reg_1(4 downto 0)
    );
\ram_empty_fb_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5510FF10"
    )
        port map (
      I0 => E(0),
      I1 => \gpregsm1.curr_fwft_state_reg[1]\,
      I2 => comp1,
      I3 => \out\,
      I4 => comp0,
      I5 => srst_full_ff_i,
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_compare__parameterized5\ is
  port (
    comp0 : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_compare__parameterized5\ : entity is "compare";
end \design_1_axi_vdma_0_0_compare__parameterized5\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_compare__parameterized5\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => comp0,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 5),
      S(4) => \gcc0.gc0.count_d1_reg[8]\,
      S(3) => \gcc0.gc0.count_d1_reg[6]\,
      S(2) => \gcc0.gc0.count_d1_reg[4]\,
      S(1) => \gcc0.gc0.count_d1_reg[2]\,
      S(0) => \gcc0.gc0.count_d1_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_compare__parameterized6\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_ready_out_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_compare__parameterized6\ : entity is "compare";
end \design_1_axi_vdma_0_0_compare__parameterized6\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_compare__parameterized6\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => comp1,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 5),
      S(4) => \gcc0.gc0.count_d1_reg[8]\,
      S(3 downto 0) => v1_reg(3 downto 0)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5510FF10"
    )
        port map (
      I0 => ram_full_fb_i_reg(0),
      I1 => sig_s_ready_out_reg,
      I2 => comp1,
      I3 => \out\,
      I4 => comp0,
      I5 => srst_full_ff_i,
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_compare__parameterized8\ is
  port (
    ram_full_i_reg : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    sig_dre_tvalid_i_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_compare__parameterized8\ : entity is "compare";
end \design_1_axi_vdma_0_0_compare__parameterized8\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_compare__parameterized8\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => comp0,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 5),
      S(4) => \gcc0.gc0.count_d1_reg[8]\,
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000022220000FAAA"
    )
        port map (
      I0 => ram_full_fb_i_reg,
      I1 => comp0,
      I2 => comp1,
      I3 => sig_dre_tvalid_i_reg,
      I4 => SR(0),
      I5 => E(0),
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_compare__parameterized9\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_compare__parameterized9\ : entity is "compare";
end \design_1_axi_vdma_0_0_compare__parameterized9\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_compare__parameterized9\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => comp1,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 5),
      S(4) => \gcc0.gc0.count_reg[8]\,
      S(3 downto 0) => v1_reg(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_dmem is
  port (
    sig_xfer_is_seq_reg_reg : out STD_LOGIC;
    sig_xfer_is_seq_reg_reg_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_csm_state_ns1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_child_addr_cntr_lsh_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_xfer_len_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_child_qual_first_of_2_reg : in STD_LOGIC;
    sig_csm_pop_child_cmd_reg : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[1]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_dmem : entity is "dmem";
end design_1_axi_vdma_0_0_dmem;

architecture STRUCTURE of design_1_axi_vdma_0_0_dmem is
  signal \^sig_xfer_is_seq_reg_reg_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sig_xfer_len_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_len_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_len_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_len_reg[6]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sig_csm_state[2]_i_2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of sig_xfer_is_seq_reg_i_1 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[3]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[4]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[6]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[6]_i_3\ : label is "soft_lutpair84";
begin
  sig_xfer_is_seq_reg_reg_0(10 downto 0) <= \^sig_xfer_is_seq_reg_reg_0\(10 downto 0);
\FSM_sequential_sig_csm_state[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^sig_xfer_is_seq_reg_reg_0\(9),
      I1 => \^sig_xfer_is_seq_reg_reg_0\(10),
      I2 => sig_child_qual_first_of_2_reg,
      O => sig_csm_state_ns1
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \sig_byte_cntr_reg[1]\(0),
      Q => \^sig_xfer_is_seq_reg_reg_0\(0),
      R => SR(0)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \sig_byte_cntr_reg[1]\(10),
      Q => \^sig_xfer_is_seq_reg_reg_0\(10),
      R => SR(0)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \sig_byte_cntr_reg[1]\(1),
      Q => \^sig_xfer_is_seq_reg_reg_0\(1),
      R => SR(0)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \sig_byte_cntr_reg[1]\(2),
      Q => \^sig_xfer_is_seq_reg_reg_0\(2),
      R => SR(0)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \sig_byte_cntr_reg[1]\(3),
      Q => \^sig_xfer_is_seq_reg_reg_0\(3),
      R => SR(0)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \sig_byte_cntr_reg[1]\(4),
      Q => \^sig_xfer_is_seq_reg_reg_0\(4),
      R => SR(0)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \sig_byte_cntr_reg[1]\(5),
      Q => \^sig_xfer_is_seq_reg_reg_0\(5),
      R => SR(0)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \sig_byte_cntr_reg[1]\(6),
      Q => \^sig_xfer_is_seq_reg_reg_0\(6),
      R => SR(0)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \sig_byte_cntr_reg[1]\(7),
      Q => \^sig_xfer_is_seq_reg_reg_0\(7),
      R => SR(0)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \sig_byte_cntr_reg[1]\(8),
      Q => \^sig_xfer_is_seq_reg_reg_0\(8),
      R => SR(0)
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \sig_byte_cntr_reg[1]\(9),
      Q => \^sig_xfer_is_seq_reg_reg_0\(9),
      R => SR(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_xfer_is_seq_reg_reg_0\(8),
      I1 => sig_csm_pop_child_cmd_reg,
      O => \sig_child_addr_cntr_lsh_reg[15]\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_xfer_is_seq_reg_reg_0\(7),
      I1 => sig_csm_pop_child_cmd_reg,
      O => DI(7)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_xfer_is_seq_reg_reg_0\(6),
      I1 => sig_csm_pop_child_cmd_reg,
      O => DI(6)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_xfer_is_seq_reg_reg_0\(5),
      I1 => sig_csm_pop_child_cmd_reg,
      O => DI(5)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_xfer_is_seq_reg_reg_0\(4),
      I1 => sig_csm_pop_child_cmd_reg,
      O => DI(4)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_xfer_is_seq_reg_reg_0\(3),
      I1 => sig_csm_pop_child_cmd_reg,
      O => DI(3)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_xfer_is_seq_reg_reg_0\(2),
      I1 => sig_csm_pop_child_cmd_reg,
      O => DI(2)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_xfer_is_seq_reg_reg_0\(1),
      I1 => sig_csm_pop_child_cmd_reg,
      O => DI(1)
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_xfer_is_seq_reg_reg_0\(0),
      I1 => sig_csm_pop_child_cmd_reg,
      O => DI(0)
    );
sig_xfer_is_seq_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => sig_child_qual_first_of_2_reg,
      I1 => \^sig_xfer_is_seq_reg_reg_0\(10),
      I2 => \^sig_xfer_is_seq_reg_reg_0\(9),
      O => sig_xfer_is_seq_reg_reg
    );
\sig_xfer_len_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFEE001"
    )
        port map (
      I0 => \sig_child_addr_cntr_lsh_reg[1]\(0),
      I1 => \^sig_xfer_is_seq_reg_reg_0\(0),
      I2 => \sig_child_addr_cntr_lsh_reg[1]\(1),
      I3 => \^sig_xfer_is_seq_reg_reg_0\(1),
      I4 => \^sig_xfer_is_seq_reg_reg_0\(2),
      O => \sig_xfer_len_reg_reg[6]\(0)
    );
\sig_xfer_len_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7FFE80808001"
    )
        port map (
      I0 => \^sig_xfer_is_seq_reg_reg_0\(2),
      I1 => \^sig_xfer_is_seq_reg_reg_0\(1),
      I2 => \sig_child_addr_cntr_lsh_reg[1]\(1),
      I3 => \^sig_xfer_is_seq_reg_reg_0\(0),
      I4 => \sig_child_addr_cntr_lsh_reg[1]\(0),
      I5 => \^sig_xfer_is_seq_reg_reg_0\(3),
      O => \sig_xfer_len_reg_reg[6]\(1)
    );
\sig_xfer_len_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sig_xfer_len_reg[5]_i_2_n_0\,
      I1 => \sig_xfer_len_reg[5]_i_3_n_0\,
      I2 => \^sig_xfer_is_seq_reg_reg_0\(4),
      O => \sig_xfer_len_reg_reg[6]\(2)
    );
\sig_xfer_len_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BD42"
    )
        port map (
      I0 => \sig_xfer_len_reg[5]_i_2_n_0\,
      I1 => \^sig_xfer_is_seq_reg_reg_0\(4),
      I2 => \sig_xfer_len_reg[5]_i_3_n_0\,
      I3 => \^sig_xfer_is_seq_reg_reg_0\(5),
      O => \sig_xfer_len_reg_reg[6]\(3)
    );
\sig_xfer_len_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFD4002"
    )
        port map (
      I0 => \sig_xfer_len_reg[5]_i_2_n_0\,
      I1 => \^sig_xfer_is_seq_reg_reg_0\(5),
      I2 => \sig_xfer_len_reg[5]_i_3_n_0\,
      I3 => \^sig_xfer_is_seq_reg_reg_0\(4),
      I4 => \^sig_xfer_is_seq_reg_reg_0\(6),
      O => \sig_xfer_len_reg_reg[6]\(4)
    );
\sig_xfer_len_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFD40000002"
    )
        port map (
      I0 => \sig_xfer_len_reg[5]_i_2_n_0\,
      I1 => \^sig_xfer_is_seq_reg_reg_0\(6),
      I2 => \^sig_xfer_is_seq_reg_reg_0\(4),
      I3 => \sig_xfer_len_reg[5]_i_3_n_0\,
      I4 => \^sig_xfer_is_seq_reg_reg_0\(5),
      I5 => \^sig_xfer_is_seq_reg_reg_0\(7),
      O => \sig_xfer_len_reg_reg[6]\(5)
    );
\sig_xfer_len_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2800008000000001"
    )
        port map (
      I0 => \^sig_xfer_is_seq_reg_reg_0\(2),
      I1 => \^sig_xfer_is_seq_reg_reg_0\(1),
      I2 => \sig_child_addr_cntr_lsh_reg[1]\(1),
      I3 => \^sig_xfer_is_seq_reg_reg_0\(0),
      I4 => \sig_child_addr_cntr_lsh_reg[1]\(0),
      I5 => \^sig_xfer_is_seq_reg_reg_0\(3),
      O => \sig_xfer_len_reg[5]_i_2_n_0\
    );
\sig_xfer_len_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80800000000000"
    )
        port map (
      I0 => \^sig_xfer_is_seq_reg_reg_0\(3),
      I1 => \sig_child_addr_cntr_lsh_reg[1]\(0),
      I2 => \^sig_xfer_is_seq_reg_reg_0\(0),
      I3 => \sig_child_addr_cntr_lsh_reg[1]\(1),
      I4 => \^sig_xfer_is_seq_reg_reg_0\(1),
      I5 => \^sig_xfer_is_seq_reg_reg_0\(2),
      O => \sig_xfer_len_reg[5]_i_3_n_0\
    );
\sig_xfer_len_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BD42"
    )
        port map (
      I0 => \sig_xfer_len_reg[6]_i_2_n_0\,
      I1 => \^sig_xfer_is_seq_reg_reg_0\(7),
      I2 => \sig_xfer_len_reg[6]_i_3_n_0\,
      I3 => \^sig_xfer_is_seq_reg_reg_0\(8),
      O => \sig_xfer_len_reg_reg[6]\(6)
    );
\sig_xfer_len_reg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000002"
    )
        port map (
      I0 => \sig_xfer_len_reg[5]_i_2_n_0\,
      I1 => \^sig_xfer_is_seq_reg_reg_0\(5),
      I2 => \sig_xfer_len_reg[5]_i_3_n_0\,
      I3 => \^sig_xfer_is_seq_reg_reg_0\(4),
      I4 => \^sig_xfer_is_seq_reg_reg_0\(6),
      O => \sig_xfer_len_reg[6]_i_2_n_0\
    );
\sig_xfer_len_reg[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^sig_xfer_is_seq_reg_reg_0\(6),
      I1 => \^sig_xfer_is_seq_reg_reg_0\(4),
      I2 => \sig_xfer_len_reg[5]_i_3_n_0\,
      I3 => \^sig_xfer_is_seq_reg_reg_0\(5),
      O => \sig_xfer_len_reg[6]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_rd_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    ram_empty_i_reg_4 : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gcc0.gc0.count_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_rd_bin_cntr : entity is "rd_bin_cntr";
end design_1_axi_vdma_0_0_rd_bin_cntr;

architecture STRUCTURE of design_1_axi_vdma_0_0_rd_bin_cntr is
  signal \^device_8series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gc0.count[10]_i_2_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 10 to 10 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gc0.count[9]_i_1\ : label is "soft_lutpair48";
begin
  \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0) <= \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(10 downto 0);
  Q(9 downto 0) <= \^q\(9 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => rd_pntr_plus1(10),
      I1 => \^q\(8),
      I2 => \^q\(6),
      I3 => \gc0.count[10]_i_2_n_0\,
      I4 => \^q\(7),
      I5 => \^q\(9),
      O => plusOp(10)
    );
\gc0.count[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \gc0.count[10]_i_2_n_0\
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => plusOp(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => plusOp(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count[10]_i_2_n_0\,
      O => plusOp(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count[10]_i_2_n_0\,
      I2 => \^q\(6),
      O => plusOp(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \gc0.count[10]_i_2_n_0\,
      I3 => \^q\(7),
      O => plusOp(8)
    );
\gc0.count[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \gc0.count[10]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      O => plusOp(9)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \^q\(0),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(0),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(10),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(10),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \^q\(1),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(1),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \^q\(2),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(2),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \^q\(3),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(3),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \^q\(4),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(4),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \^q\(5),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(5),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \^q\(6),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(6),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \^q\(7),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(7),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \^q\(8),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(8),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \^q\(9),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(9),
      R => srst_full_ff_i
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => plusOp(0),
      Q => \^q\(0),
      S => srst_full_ff_i
    );
\gc0.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => plusOp(10),
      Q => rd_pntr_plus1(10),
      R => srst_full_ff_i
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => plusOp(1),
      Q => \^q\(1),
      R => srst_full_ff_i
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => plusOp(2),
      Q => \^q\(2),
      R => srst_full_ff_i
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => plusOp(3),
      Q => \^q\(3),
      R => srst_full_ff_i
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => plusOp(4),
      Q => \^q\(4),
      R => srst_full_ff_i
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => plusOp(5),
      Q => \^q\(5),
      R => srst_full_ff_i
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => plusOp(6),
      Q => \^q\(6),
      R => srst_full_ff_i
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => plusOp(7),
      Q => \^q\(7),
      R => srst_full_ff_i
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => plusOp(8),
      Q => \^q\(8),
      R => srst_full_ff_i
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => plusOp(9),
      Q => \^q\(9),
      R => srst_full_ff_i
    );
\gmux.gm[0].gm1.m1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(0),
      I1 => \gcc0.gc0.count_d1_reg[10]\(0),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(1),
      I3 => \gcc0.gc0.count_d1_reg[10]\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(0),
      I1 => \gcc0.gc0.count_reg[9]\(0),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(1),
      I3 => \gcc0.gc0.count_reg[9]\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(0),
      I1 => \gcc0.gc0.count_d1_reg[10]\(0),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(1),
      I3 => \gcc0.gc0.count_d1_reg[10]\(1),
      O => ram_empty_i_reg
    );
\gmux.gm[1].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(2),
      I1 => \gcc0.gc0.count_d1_reg[10]\(2),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(3),
      I3 => \gcc0.gc0.count_d1_reg[10]\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(2),
      I1 => \gcc0.gc0.count_reg[9]\(2),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(3),
      I3 => \gcc0.gc0.count_reg[9]\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(2),
      I1 => \gcc0.gc0.count_d1_reg[10]\(2),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(3),
      I3 => \gcc0.gc0.count_d1_reg[10]\(3),
      O => ram_empty_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(4),
      I1 => \gcc0.gc0.count_d1_reg[10]\(4),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(5),
      I3 => \gcc0.gc0.count_d1_reg[10]\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(4),
      I1 => \gcc0.gc0.count_reg[9]\(4),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(5),
      I3 => \gcc0.gc0.count_reg[9]\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(4),
      I1 => \gcc0.gc0.count_d1_reg[10]\(4),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(5),
      I3 => \gcc0.gc0.count_d1_reg[10]\(5),
      O => ram_empty_i_reg_1
    );
\gmux.gm[3].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(6),
      I1 => \gcc0.gc0.count_d1_reg[10]\(6),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(7),
      I3 => \gcc0.gc0.count_d1_reg[10]\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(6),
      I1 => \gcc0.gc0.count_reg[9]\(6),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(7),
      I3 => \gcc0.gc0.count_reg[9]\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(6),
      I1 => \gcc0.gc0.count_d1_reg[10]\(6),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(7),
      I3 => \gcc0.gc0.count_d1_reg[10]\(7),
      O => ram_empty_i_reg_2
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(8),
      I1 => \gcc0.gc0.count_d1_reg[10]\(8),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(9),
      I3 => \gcc0.gc0.count_d1_reg[10]\(9),
      O => v1_reg(4)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(8),
      I1 => \gcc0.gc0.count_reg[9]\(8),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(9),
      I3 => \gcc0.gc0.count_reg[9]\(9),
      O => v1_reg_0(4)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(8),
      I1 => \gcc0.gc0.count_d1_reg[10]\(8),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(9),
      I3 => \gcc0.gc0.count_d1_reg[10]\(9),
      O => ram_empty_i_reg_3
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_pntr_plus1(10),
      I1 => \gcc0.gc0.count_d1_reg[10]\(10),
      O => ram_empty_i_reg_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_rd_bin_cntr__parameterized0\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \design_1_axi_vdma_0_0_rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_rd_bin_cntr__parameterized0\ is
  signal plusOp_0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_pntr_plus2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc1.count[0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gc1.count[2]_i_2\ : label is "soft_lutpair80";
begin
\gc1.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus2(0),
      O => plusOp_0(0)
    );
\gc1.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus2(0),
      I1 => rd_pntr_plus2(1),
      O => plusOp_0(1)
    );
\gc1.count[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus2(0),
      I1 => rd_pntr_plus2(1),
      I2 => rd_pntr_plus2(2),
      O => plusOp_0(2)
    );
\gc1.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(0),
      Q => rd_pntr_plus1(0),
      S => SR(0)
    );
\gc1.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(1),
      Q => rd_pntr_plus1(1),
      R => SR(0)
    );
\gc1.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(2),
      Q => rd_pntr_plus1(2),
      R => SR(0)
    );
\gc1.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[1]\(0),
      R => SR(0)
    );
\gc1.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[1]\(1),
      R => SR(0)
    );
\gc1.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[1]\(2),
      R => SR(0)
    );
\gc1.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => plusOp_0(0),
      Q => rd_pntr_plus2(0),
      R => SR(0)
    );
\gc1.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => plusOp_0(1),
      Q => rd_pntr_plus2(1),
      S => SR(0)
    );
\gc1.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => plusOp_0(2),
      Q => rd_pntr_plus2(2),
      R => SR(0)
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => \gcc0.gc0.count_d1_reg[2]\(1),
      I2 => \gcc0.gc0.count_d1_reg[2]\(0),
      I3 => rd_pntr_plus1(0),
      I4 => \gcc0.gc0.count_d1_reg[2]\(2),
      I5 => rd_pntr_plus1(2),
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_rd_bin_cntr__parameterized1\ is
  port (
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_rd_bin_cntr__parameterized1\ : entity is "rd_bin_cntr";
end \design_1_axi_vdma_0_0_rd_bin_cntr__parameterized1\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_rd_bin_cntr__parameterized1\ is
  signal \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gc1.count[8]_i_2_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_plus2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc1.count[0]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \gc1.count[2]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \gc1.count[3]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gc1.count[4]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gc1.count[7]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gc1.count[8]_i_1\ : label is "soft_lutpair71";
begin
  \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) <= \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8 downto 0);
  Q(0) <= \^q\(0);
\gc1.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus2(0),
      O => plusOp(0)
    );
\gc1.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus2(1),
      I1 => rd_pntr_plus2(0),
      O => plusOp(1)
    );
\gc1.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rd_pntr_plus2(2),
      I1 => rd_pntr_plus2(0),
      I2 => rd_pntr_plus2(1),
      O => plusOp(2)
    );
\gc1.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rd_pntr_plus2(3),
      I1 => rd_pntr_plus2(1),
      I2 => rd_pntr_plus2(0),
      I3 => rd_pntr_plus2(2),
      O => plusOp(3)
    );
\gc1.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => rd_pntr_plus2(4),
      I1 => rd_pntr_plus2(2),
      I2 => rd_pntr_plus2(0),
      I3 => rd_pntr_plus2(1),
      I4 => rd_pntr_plus2(3),
      O => plusOp(4)
    );
\gc1.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => rd_pntr_plus2(5),
      I1 => rd_pntr_plus2(3),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(0),
      I4 => rd_pntr_plus2(2),
      I5 => rd_pntr_plus2(4),
      O => plusOp(5)
    );
\gc1.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus2(6),
      I1 => \gc1.count[8]_i_2_n_0\,
      O => plusOp(6)
    );
\gc1.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rd_pntr_plus2(7),
      I1 => \gc1.count[8]_i_2_n_0\,
      I2 => rd_pntr_plus2(6),
      O => plusOp(7)
    );
\gc1.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rd_pntr_plus2(8),
      I1 => rd_pntr_plus2(6),
      I2 => \gc1.count[8]_i_2_n_0\,
      I3 => rd_pntr_plus2(7),
      O => plusOp(8)
    );
\gc1.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_pntr_plus2(5),
      I1 => rd_pntr_plus2(3),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(0),
      I4 => rd_pntr_plus2(2),
      I5 => rd_pntr_plus2(4),
      O => \gc1.count[8]_i_2_n_0\
    );
\gc1.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(0),
      Q => rd_pntr_plus1(0),
      S => srst_full_ff_i
    );
\gc1.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(1),
      Q => rd_pntr_plus1(1),
      R => srst_full_ff_i
    );
\gc1.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(2),
      Q => rd_pntr_plus1(2),
      R => srst_full_ff_i
    );
\gc1.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(3),
      Q => rd_pntr_plus1(3),
      R => srst_full_ff_i
    );
\gc1.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(4),
      Q => rd_pntr_plus1(4),
      R => srst_full_ff_i
    );
\gc1.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(5),
      Q => rd_pntr_plus1(5),
      R => srst_full_ff_i
    );
\gc1.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(6),
      Q => rd_pntr_plus1(6),
      R => srst_full_ff_i
    );
\gc1.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(7),
      Q => rd_pntr_plus1(7),
      R => srst_full_ff_i
    );
\gc1.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus2(8),
      Q => \^q\(0),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^q\(0),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8),
      R => srst_full_ff_i
    );
\gc1.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => plusOp(0),
      Q => rd_pntr_plus2(0),
      R => srst_full_ff_i
    );
\gc1.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => plusOp(1),
      Q => rd_pntr_plus2(1),
      S => srst_full_ff_i
    );
\gc1.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => plusOp(2),
      Q => rd_pntr_plus2(2),
      R => srst_full_ff_i
    );
\gc1.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => plusOp(3),
      Q => rd_pntr_plus2(3),
      R => srst_full_ff_i
    );
\gc1.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => plusOp(4),
      Q => rd_pntr_plus2(4),
      R => srst_full_ff_i
    );
\gc1.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => plusOp(5),
      Q => rd_pntr_plus2(5),
      R => srst_full_ff_i
    );
\gc1.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => plusOp(6),
      Q => rd_pntr_plus2(6),
      R => srst_full_ff_i
    );
\gc1.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => plusOp(7),
      Q => rd_pntr_plus2(7),
      R => srst_full_ff_i
    );
\gc1.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => plusOp(8),
      Q => rd_pntr_plus2(8),
      R => srst_full_ff_i
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => \gcc0.gc0.count_d1_reg[7]\(1),
      I2 => rd_pntr_plus1(0),
      I3 => \gcc0.gc0.count_d1_reg[7]\(0),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      I1 => \gcc0.gc0.count_reg[7]\(0),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      I3 => \gcc0.gc0.count_reg[7]\(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => \gcc0.gc0.count_d1_reg[7]\(3),
      I2 => rd_pntr_plus1(2),
      I3 => \gcc0.gc0.count_d1_reg[7]\(2),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      I1 => \gcc0.gc0.count_reg[7]\(2),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      I3 => \gcc0.gc0.count_reg[7]\(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => \gcc0.gc0.count_d1_reg[7]\(5),
      I2 => rd_pntr_plus1(4),
      I3 => \gcc0.gc0.count_d1_reg[7]\(4),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      I1 => \gcc0.gc0.count_reg[7]\(4),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      I3 => \gcc0.gc0.count_reg[7]\(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(7),
      I1 => \gcc0.gc0.count_d1_reg[7]\(7),
      I2 => rd_pntr_plus1(6),
      I3 => \gcc0.gc0.count_d1_reg[7]\(6),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      I1 => \gcc0.gc0.count_reg[7]\(6),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      I3 => \gcc0.gc0.count_reg[7]\(7),
      O => v1_reg(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_rd_fwft is
  port (
    \out\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    tmp_ram_regout_en : out STD_LOGIC;
    empty_fwft_i_reg_0 : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    hold_ff_q_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_rd_fwft : entity is "rd_fwft";
end design_1_axi_vdma_0_0_rd_fwft;

architecture STRUCTURE of design_1_axi_vdma_0_0_rd_fwft is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_fb_i_i_1_n_0 : STD_LOGIC;
  signal aempty_fwft_fb_i_i_2_n_0 : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_i_i_1_n_0 : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \^empty_fwft_i_reg_0\ : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  E(0) <= \^e\(0);
  empty_fwft_i_reg_0 <= \^empty_fwft_i_reg_0\;
  \out\ <= user_valid;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^e\(0),
      I1 => wr_rst_reg_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => tmp_ram_rd_en
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD550000"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => hold_ff_q_reg_0,
      I2 => user_valid,
      I3 => sig_s_ready_out_reg,
      I4 => curr_fwft_state(1),
      I5 => srst_full_ff_i,
      O => tmp_ram_regout_en
    );
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFEAAAFEEFAAAA"
    )
        port map (
      I0 => srst_full_ff_i,
      I1 => ram_empty_fb_i_reg,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => aempty_fwft_fb_i,
      I5 => aempty_fwft_fb_i_i_2_n_0,
      O => aempty_fwft_fb_i_i_1_n_0
    );
aempty_fwft_fb_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sig_s_ready_out_reg,
      I1 => user_valid,
      I2 => hold_ff_q_reg_0,
      O => aempty_fwft_fb_i_i_2_n_0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => aempty_fwft_fb_i_i_1_n_0,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => aempty_fwft_fb_i_i_1_n_0,
      Q => aempty_fwft_i,
      R => '0'
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF000F4F0"
    )
        port map (
      I0 => \^empty_fwft_i_reg_0\,
      I1 => sig_s_ready_out_reg,
      I2 => empty_fwft_fb_i,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      I5 => srst_full_ff_i,
      O => empty_fwft_fb_i_i_1_n_0
    );
empty_fwft_fb_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_ff_q_reg_0,
      I1 => user_valid,
      O => \^empty_fwft_i_reg_0\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => empty_fwft_fb_i_i_1_n_0,
      Q => empty_fwft_fb_i,
      R => '0'
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FF00E00000"
    )
        port map (
      I0 => hold_ff_q_reg_0,
      I1 => user_valid,
      I2 => sig_s_ready_out_reg,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      I5 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => srst_full_ff_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => empty_fwft_fb_i_i_1_n_0,
      Q => empty_fwft_i,
      R => '0'
    );
\gc1.count_d1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555551515151515"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => hold_ff_q_reg_0,
      I4 => user_valid,
      I5 => sig_s_ready_out_reg,
      O => \^e\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFAAAA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => sig_s_ready_out_reg,
      I2 => user_valid,
      I3 => hold_ff_q_reg_0,
      I4 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00088888FFFFFFFF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => hold_ff_q_reg_0,
      I3 => user_valid,
      I4 => sig_s_ready_out_reg,
      I5 => ram_empty_fb_i_reg,
      O => \gpregsm1.curr_fwft_state[1]_i_1__0_n_0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => srst_full_ff_i
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \gpregsm1.curr_fwft_state[1]_i_1__0_n_0\,
      Q => curr_fwft_state(1),
      R => srst_full_ff_i
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => srst_full_ff_i
    );
hold_ff_q_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_s_ready_out_reg,
      I2 => user_valid,
      I3 => hold_ff_q_reg_0,
      O => hold_ff_q_reg
    );
\ram_empty_fb_i_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57000000"
    )
        port map (
      I0 => sig_s_ready_out_reg,
      I1 => user_valid,
      I2 => hold_ff_q_reg_0,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_rd_fwft_7 is
  port (
    \out\ : out STD_LOGIC;
    tmp_ram_regout_en : out STD_LOGIC;
    empty_fwft_i_reg_0 : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    s_axis_fifo_ainit_nosync : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    s2mm_axis_resetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_rd_fwft_7 : entity is "rd_fwft";
end design_1_axi_vdma_0_0_rd_fwft_7;

architecture STRUCTURE of design_1_axi_vdma_0_0_rd_fwft_7 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal \aempty_fwft_fb_i_i_1__0_n_0\ : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal \empty_fwft_fb_i_i_1__0_n_0\ : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \^empty_fwft_i_reg_0\ : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state[1]_i_2_n_0\ : STD_LOGIC;
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  E(0) <= \^e\(0);
  empty_fwft_i_reg_0 <= \^empty_fwft_i_reg_0\;
  \out\ <= empty_fwft_i;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^e\(0),
      I1 => s2mm_halt,
      I2 => s2mm_axis_resetn,
      I3 => wr_rst_reg_reg,
      O => tmp_ram_rd_en
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004F00"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => sig_s_ready_out_reg,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => wr_rst_reg_reg,
      I5 => s_axis_fifo_ainit_nosync,
      O => tmp_ram_regout_en
    );
\aempty_fwft_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFAAAAFEFFEAAA"
    )
        port map (
      I0 => srst_full_ff_i,
      I1 => ram_empty_fb_i_reg,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => aempty_fwft_fb_i,
      I5 => \^empty_fwft_i_reg_0\,
      O => \aempty_fwft_fb_i_i_1__0_n_0\
    );
\aempty_fwft_fb_i_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => wr_rst_reg_reg,
      I2 => sig_s_ready_out_reg,
      O => \^empty_fwft_i_reg_0\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__0_n_0\,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__0_n_0\,
      Q => aempty_fwft_i,
      R => '0'
    );
\empty_fwft_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFC0DC"
    )
        port map (
      I0 => \^empty_fwft_i_reg_0\,
      I1 => empty_fwft_fb_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => wr_rst_reg_reg,
      I5 => s_axis_fifo_ainit_nosync,
      O => \empty_fwft_fb_i_i_1__0_n_0\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__0_n_0\,
      Q => empty_fwft_fb_i,
      R => '0'
    );
\empty_fwft_fb_o_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FF00020000"
    )
        port map (
      I0 => sig_s_ready_out_reg,
      I1 => wr_rst_reg_reg,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      I5 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => srst_full_ff_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__0_n_0\,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111115155555555"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => curr_fwft_state(0),
      I2 => sig_s_ready_out_reg,
      I3 => wr_rst_reg_reg,
      I4 => empty_fwft_i,
      I5 => curr_fwft_state(1),
      O => \^e\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFAAAA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => empty_fwft_i,
      I2 => wr_rst_reg_reg,
      I3 => sig_s_ready_out_reg,
      I4 => curr_fwft_state(0),
      O => \gpregsm1.curr_fwft_state[0]_i_1__0_n_0\
    );
\gpregsm1.curr_fwft_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA20000FFFFFFFF"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => sig_s_ready_out_reg,
      I2 => wr_rst_reg_reg,
      I3 => empty_fwft_i,
      I4 => curr_fwft_state(1),
      I5 => ram_empty_fb_i_reg,
      O => \gpregsm1.curr_fwft_state[1]_i_2_n_0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \gpregsm1.curr_fwft_state[0]_i_1__0_n_0\,
      Q => curr_fwft_state(0),
      R => srst_full_ff_i
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \gpregsm1.curr_fwft_state[1]_i_2_n_0\,
      Q => curr_fwft_state(1),
      R => srst_full_ff_i
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \gpregsm1.curr_fwft_state[0]_i_1__0_n_0\,
      Q => user_valid,
      R => srst_full_ff_i
    );
\ram_empty_fb_i_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AA0000"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => empty_fwft_i,
      I2 => wr_rst_reg_reg,
      I3 => sig_s_ready_out_reg,
      I4 => curr_fwft_state(0),
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_rd_handshaking_flags is
  port (
    hold_ff_q_reg : out STD_LOGIC;
    hold_ff_q_reg_0 : out STD_LOGIC;
    \FSM_sequential_sig_csm_state_reg[0]\ : out STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    hold_ff_q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_rd_handshaking_flags : entity is "rd_handshaking_flags";
end design_1_axi_vdma_0_0_rd_handshaking_flags;

architecture STRUCTURE of design_1_axi_vdma_0_0_rd_handshaking_flags is
  signal \^hold_ff_q_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sig_csm_state[0]_i_4\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \hold_ff_q_i_1__0\ : label is "soft_lutpair77";
begin
  hold_ff_q_reg <= \^hold_ff_q_reg\;
\FSM_sequential_sig_csm_state[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_ff_q_reg_1,
      I1 => \^hold_ff_q_reg\,
      O => \FSM_sequential_sig_csm_state_reg[0]\
    );
\gv.ram_valid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ram_empty_i_reg,
      Q => \^hold_ff_q_reg\,
      R => '0'
    );
\hold_ff_q_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => p_32_out,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => \^hold_ff_q_reg\,
      I3 => hold_ff_q_reg_1,
      O => hold_ff_q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_rd_status_flags_ss__parameterized0\ is
  port (
    \gc1.count_d2_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \gc1.count_d1_reg[1]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[1]\ : in STD_LOGIC;
    sig_clr_dbc_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    sig_clr_dbc_reg_reg_0 : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    \gv.ram_valid_d1_reg\ : in STD_LOGIC;
    hold_ff_q_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_rd_status_flags_ss__parameterized0\ : entity is "rd_status_flags_ss";
end \design_1_axi_vdma_0_0_rd_status_flags_ss__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_rd_status_flags_ss__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal \ram_empty_fb_i_i_1__0_n_0\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  E(0) <= \^e\(0);
  \gc1.count_d2_reg[0]\ <= ram_empty_i;
\count[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^e\(0),
      I1 => ram_full_fb_i_reg,
      I2 => sig_clr_dbc_reg_reg_0,
      O => \count_reg[0]\(0)
    );
\gc1.count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404445"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => p_32_out,
      I2 => \gv.ram_valid_d1_reg\,
      I3 => hold_ff_q_reg,
      I4 => ram_empty_i,
      O => \^e\(0)
    );
\ram_empty_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FFF0FFF4FFF4"
    )
        port map (
      I0 => \gc1.count_d1_reg[1]\,
      I1 => \^e\(0),
      I2 => SR(0),
      I3 => ram_empty_fb_i,
      I4 => \gcc0.gc0.count_d1_reg[1]\,
      I5 => sig_clr_dbc_reg_reg(0),
      O => \ram_empty_fb_i_i_1__0_n_0\
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \ram_empty_fb_i_i_1__0_n_0\,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \ram_empty_fb_i_i_1__0_n_0\,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_updn_cntr__parameterized0\ is
  port (
    \sig_byte_cntr_reg[8]\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    wr_rst_reg_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_updn_cntr__parameterized0\ : entity is "updn_cntr";
end \design_1_axi_vdma_0_0_updn_cntr__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_updn_cntr__parameterized0\ is
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \count[2]_i_3_n_0\ : STD_LOGIC;
  signal \count_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_byte_cntr[8]_i_6_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \count[2]_i_3\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sig_byte_cntr[8]_i_6\ : label is "soft_lutpair79";
begin
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => E(0),
      I1 => \count_reg_n_0_[0]\,
      I2 => \count_reg_n_0_[1]\,
      O => \count[1]_i_1_n_0\
    );
\count[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A96A"
    )
        port map (
      I0 => \count_reg_n_0_[2]\,
      I1 => \count_reg_n_0_[1]\,
      I2 => \count_reg_n_0_[0]\,
      I3 => E(0),
      O => \count[2]_i_3_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => ram_full_fb_i_reg(0),
      D => \count[0]_i_1_n_0\,
      Q => \count_reg_n_0_[0]\,
      R => SR(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => ram_full_fb_i_reg(0),
      D => \count[1]_i_1_n_0\,
      Q => \count_reg_n_0_[1]\,
      R => SR(0)
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => ram_full_fb_i_reg(0),
      D => \count[2]_i_3_n_0\,
      Q => \count_reg_n_0_[2]\,
      R => SR(0)
    );
\sig_byte_cntr[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFEFFFE"
    )
        port map (
      I0 => \out\,
      I1 => ram_full_i_reg,
      I2 => wr_rst_reg_reg,
      I3 => wr_rst_reg_reg_0,
      I4 => \sig_byte_cntr[8]_i_6_n_0\,
      I5 => \count_reg_n_0_[2]\,
      O => \sig_byte_cntr_reg[8]\
    );
\sig_byte_cntr[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \count_reg_n_0_[1]\,
      I1 => \count_reg_n_0_[0]\,
      O => \sig_byte_cntr[8]_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_wr_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    \gc0.count_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst_full_ff_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_wr_bin_cntr : entity is "wr_bin_cntr";
end design_1_axi_vdma_0_0_wr_bin_cntr;

architecture STRUCTURE of design_1_axi_vdma_0_0_wr_bin_cntr is
  signal \^device_8series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gcc0.gc0.count[10]_i_2_n_0\ : STD_LOGIC;
  signal p_12_out : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[6]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[9]_i_1\ : label is "soft_lutpair52";
begin
  \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0) <= \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(10 downto 0);
  Q(9 downto 0) <= \^q\(9 downto 0);
\gcc0.gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_12_out(10),
      I1 => \^q\(8),
      I2 => \^q\(6),
      I3 => \gcc0.gc0.count[10]_i_2_n_0\,
      I4 => \^q\(7),
      I5 => \^q\(9),
      O => \plusOp__0\(10)
    );
\gcc0.gc0.count[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \gcc0.gc0.count[10]_i_2_n_0\
    );
\gcc0.gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__0\(5)
    );
\gcc0.gc0.count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc0.count[10]_i_2_n_0\,
      O => \plusOp__0\(6)
    );
\gcc0.gc0.count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gcc0.gc0.count[10]_i_2_n_0\,
      I2 => \^q\(6),
      O => \plusOp__0\(7)
    );
\gcc0.gc0.count[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \gcc0.gc0.count[10]_i_2_n_0\,
      I3 => \^q\(7),
      O => \plusOp__0\(8)
    );
\gcc0.gc0.count[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \gcc0.gc0.count[10]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      O => \plusOp__0\(9)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \^q\(0),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(0),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => p_12_out(10),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(10),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \^q\(1),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(1),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \^q\(2),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(2),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \^q\(3),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(3),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \^q\(4),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(4),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \^q\(5),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(5),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \^q\(6),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(6),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \^q\(7),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(7),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \^q\(8),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(8),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \^q\(9),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(9),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^q\(0),
      S => srst_full_ff_i
    );
\gcc0.gc0.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \plusOp__0\(10),
      Q => p_12_out(10),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^q\(1),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^q\(2),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^q\(3),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^q\(4),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^q\(5),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^q\(6),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \^q\(7),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => \^q\(8),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \plusOp__0\(9),
      Q => \^q\(9),
      R => srst_full_ff_i
    );
\gmux.gm[0].gm1.m1_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(0),
      I1 => \gc0.count_reg[9]\(0),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(1),
      I3 => \gc0.count_reg[9]\(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(2),
      I1 => \gc0.count_reg[9]\(2),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(3),
      I3 => \gc0.count_reg[9]\(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(4),
      I1 => \gc0.count_reg[9]\(4),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(5),
      I3 => \gc0.count_reg[9]\(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(6),
      I1 => \gc0.count_reg[9]\(6),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(7),
      I3 => \gc0.count_reg[9]\(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(8),
      I1 => \gc0.count_reg[9]\(8),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(9),
      I3 => \gc0.count_reg[9]\(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(10),
      I1 => \gc0.count_d1_reg[10]\(0),
      O => ram_full_i_reg
    );
\gmux.gm[5].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_12_out(10),
      I1 => \gc0.count_d1_reg[10]\(0),
      O => ram_full_i_reg_0
    );
\gmux.gm[5].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(10),
      I1 => \gc0.count_d1_reg[10]\(0),
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_wr_bin_cntr__parameterized0\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC;
    sig_clr_dbc_reg_reg : in STD_LOGIC;
    \gc1.count_d2_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_reg_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbc_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \design_1_axi_vdma_0_0_wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_wr_bin_cntr__parameterized0\ is
  signal \gcc0.gc0.count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count[2]_i_2_n_0\ : STD_LOGIC;
  signal \^gpr1.dout_i_reg[1]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ram_full_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  signal \^ram_full_fb_i_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[0]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_2 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_3 : label is "soft_lutpair82";
begin
  \gpr1.dout_i_reg[1]\(2 downto 0) <= \^gpr1.dout_i_reg[1]\(2 downto 0);
  ram_full_fb_i_reg_0 <= \^ram_full_fb_i_reg_0\;
\gcc0.gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_12_out(0),
      O => \gcc0.gc0.count[0]_i_1__0_n_0\
    );
\gcc0.gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_12_out(0),
      I1 => p_12_out(1),
      O => \gcc0.gc0.count[1]_i_1__0_n_0\
    );
\gcc0.gc0.count[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => p_12_out(2),
      I1 => p_12_out(1),
      I2 => p_12_out(0),
      O => \gcc0.gc0.count[2]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_clr_dbc_reg_reg_0(0),
      D => p_12_out(0),
      Q => \^gpr1.dout_i_reg[1]\(0),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_clr_dbc_reg_reg_0(0),
      D => p_12_out(1),
      Q => \^gpr1.dout_i_reg[1]\(1),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_clr_dbc_reg_reg_0(0),
      D => p_12_out(2),
      Q => \^gpr1.dout_i_reg[1]\(2),
      R => SR(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_clr_dbc_reg_reg_0(0),
      D => \gcc0.gc0.count[0]_i_1__0_n_0\,
      Q => p_12_out(0),
      S => SR(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_clr_dbc_reg_reg_0(0),
      D => \gcc0.gc0.count[1]_i_1__0_n_0\,
      Q => p_12_out(1),
      R => SR(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_clr_dbc_reg_reg_0(0),
      D => \gcc0.gc0.count[2]_i_2_n_0\,
      Q => p_12_out(2),
      R => SR(0)
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(1),
      I1 => \gc1.count_d2_reg[2]\(1),
      I2 => \gc1.count_d2_reg[2]\(2),
      I3 => \^gpr1.dout_i_reg[1]\(2),
      I4 => \gc1.count_d2_reg[2]\(0),
      I5 => \^gpr1.dout_i_reg[1]\(0),
      O => \^ram_full_fb_i_reg_0\
    );
\ram_full_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004F00000000"
    )
        port map (
      I0 => \^ram_full_fb_i_reg_0\,
      I1 => \out\,
      I2 => E(0),
      I3 => ram_full_fb_i_i_2_n_0,
      I4 => wr_rst_reg_reg,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => ram_full_fb_i_reg
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45555545"
    )
        port map (
      I0 => \out\,
      I1 => ram_full_fb_i_i_3_n_0,
      I2 => sig_clr_dbc_reg_reg,
      I3 => p_12_out(0),
      I4 => \gc1.count_d2_reg[2]\(0),
      O => ram_full_fb_i_i_2_n_0
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_12_out(2),
      I1 => \gc1.count_d2_reg[2]\(2),
      I2 => p_12_out(1),
      I3 => \gc1.count_d2_reg[2]\(1),
      O => ram_full_fb_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_wr_bin_cntr__parameterized1\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    ram_empty_i_reg_4 : out STD_LOGIC;
    \gc1.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_wr_bin_cntr__parameterized1\ : entity is "wr_bin_cntr";
end \design_1_axi_vdma_0_0_wr_bin_cntr__parameterized1\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_wr_bin_cntr__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gcc0.gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1\ : label is "soft_lutpair74";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  \gcc0.gc0.count_d1_reg[7]_0\(7 downto 0) <= \^gcc0.gc0.count_d1_reg[7]_0\(7 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[7]_0\(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[7]_0\(1),
      I1 => \^gcc0.gc0.count_d1_reg[7]_0\(0),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[7]_0\(2),
      I1 => \^gcc0.gc0.count_d1_reg[7]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[7]_0\(1),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[7]_0\(3),
      I1 => \^gcc0.gc0.count_d1_reg[7]_0\(1),
      I2 => \^gcc0.gc0.count_d1_reg[7]_0\(0),
      I3 => \^gcc0.gc0.count_d1_reg[7]_0\(2),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[7]_0\(4),
      I1 => \^gcc0.gc0.count_d1_reg[7]_0\(2),
      I2 => \^gcc0.gc0.count_d1_reg[7]_0\(0),
      I3 => \^gcc0.gc0.count_d1_reg[7]_0\(1),
      I4 => \^gcc0.gc0.count_d1_reg[7]_0\(3),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[7]_0\(5),
      I1 => \^gcc0.gc0.count_d1_reg[7]_0\(3),
      I2 => \^gcc0.gc0.count_d1_reg[7]_0\(1),
      I3 => \^gcc0.gc0.count_d1_reg[7]_0\(0),
      I4 => \^gcc0.gc0.count_d1_reg[7]_0\(2),
      I5 => \^gcc0.gc0.count_d1_reg[7]_0\(4),
      O => \plusOp__0\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[7]_0\(6),
      I1 => \gcc0.gc0.count[8]_i_2_n_0\,
      O => \plusOp__0\(6)
    );
\gcc0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[7]_0\(7),
      I1 => \gcc0.gc0.count[8]_i_2_n_0\,
      I2 => \^gcc0.gc0.count_d1_reg[7]_0\(6),
      O => \plusOp__0\(7)
    );
\gcc0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_12_out(8),
      I1 => \^gcc0.gc0.count_d1_reg[7]_0\(6),
      I2 => \gcc0.gc0.count[8]_i_2_n_0\,
      I3 => \^gcc0.gc0.count_d1_reg[7]_0\(7),
      O => \plusOp__0\(8)
    );
\gcc0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[7]_0\(5),
      I1 => \^gcc0.gc0.count_d1_reg[7]_0\(3),
      I2 => \^gcc0.gc0.count_d1_reg[7]_0\(1),
      I3 => \^gcc0.gc0.count_d1_reg[7]_0\(0),
      I4 => \^gcc0.gc0.count_d1_reg[7]_0\(2),
      I5 => \^gcc0.gc0.count_d1_reg[7]_0\(4),
      O => \gcc0.gc0.count[8]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => ram_full_fb_i_reg(0),
      D => \^gcc0.gc0.count_d1_reg[7]_0\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => ram_full_fb_i_reg(0),
      D => \^gcc0.gc0.count_d1_reg[7]_0\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => ram_full_fb_i_reg(0),
      D => \^gcc0.gc0.count_d1_reg[7]_0\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => ram_full_fb_i_reg(0),
      D => \^gcc0.gc0.count_d1_reg[7]_0\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => ram_full_fb_i_reg(0),
      D => \^gcc0.gc0.count_d1_reg[7]_0\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => ram_full_fb_i_reg(0),
      D => \^gcc0.gc0.count_d1_reg[7]_0\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => ram_full_fb_i_reg(0),
      D => \^gcc0.gc0.count_d1_reg[7]_0\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => ram_full_fb_i_reg(0),
      D => \^gcc0.gc0.count_d1_reg[7]_0\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => ram_full_fb_i_reg(0),
      D => p_12_out(8),
      Q => \^q\(8),
      R => SR(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => ram_full_fb_i_reg(0),
      D => \plusOp__0\(0),
      Q => \^gcc0.gc0.count_d1_reg[7]_0\(0),
      S => SR(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => ram_full_fb_i_reg(0),
      D => \plusOp__0\(1),
      Q => \^gcc0.gc0.count_d1_reg[7]_0\(1),
      R => SR(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => ram_full_fb_i_reg(0),
      D => \plusOp__0\(2),
      Q => \^gcc0.gc0.count_d1_reg[7]_0\(2),
      R => SR(0)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => ram_full_fb_i_reg(0),
      D => \plusOp__0\(3),
      Q => \^gcc0.gc0.count_d1_reg[7]_0\(3),
      R => SR(0)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => ram_full_fb_i_reg(0),
      D => \plusOp__0\(4),
      Q => \^gcc0.gc0.count_d1_reg[7]_0\(4),
      R => SR(0)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => ram_full_fb_i_reg(0),
      D => \plusOp__0\(5),
      Q => \^gcc0.gc0.count_d1_reg[7]_0\(5),
      R => SR(0)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => ram_full_fb_i_reg(0),
      D => \plusOp__0\(6),
      Q => \^gcc0.gc0.count_d1_reg[7]_0\(6),
      R => SR(0)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => ram_full_fb_i_reg(0),
      D => \plusOp__0\(7),
      Q => \^gcc0.gc0.count_d1_reg[7]_0\(7),
      R => SR(0)
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => ram_full_fb_i_reg(0),
      D => \plusOp__0\(8),
      Q => p_12_out(8),
      R => SR(0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc1.count_d2_reg[8]\(0),
      I2 => \^q\(1),
      I3 => \gc1.count_d2_reg[8]\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc1.count_d2_reg[8]\(0),
      I2 => \^q\(1),
      I3 => \gc1.count_d2_reg[8]\(1),
      O => ram_empty_i_reg_1
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc1.count_d2_reg[8]\(2),
      I2 => \^q\(3),
      I3 => \gc1.count_d2_reg[8]\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc1.count_d2_reg[8]\(2),
      I2 => \^q\(3),
      I3 => \gc1.count_d2_reg[8]\(3),
      O => ram_empty_i_reg_2
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc1.count_d2_reg[8]\(4),
      I2 => \^q\(5),
      I3 => \gc1.count_d2_reg[8]\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc1.count_d2_reg[8]\(4),
      I2 => \^q\(5),
      I3 => \gc1.count_d2_reg[8]\(5),
      O => ram_empty_i_reg_3
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc1.count_d2_reg[8]\(6),
      I2 => \^q\(7),
      I3 => \gc1.count_d2_reg[8]\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc1.count_d2_reg[8]\(6),
      I2 => \^q\(7),
      I3 => \gc1.count_d2_reg[8]\(7),
      O => ram_empty_i_reg_4
    );
\gmux.gm[4].gms.ms_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc1.count_d1_reg[8]\(0),
      O => ram_empty_i_reg
    );
\gmux.gm[4].gms.ms_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc1.count_d2_reg[8]\(8),
      O => ram_full_i_reg
    );
\gmux.gm[4].gms.ms_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_12_out(8),
      I1 => \gc1.count_d2_reg[8]\(8),
      O => ram_full_i_reg_0
    );
\gmux.gm[4].gms.ms_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc1.count_d2_reg[8]\(8),
      O => ram_empty_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_wr_status_flags_ss__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \sig_byte_cntr_reg[8]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_clr_dbc_reg_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_wr_status_flags_ss__parameterized0\ : entity is "wr_status_flags_ss";
end \design_1_axi_vdma_0_0_wr_status_flags_ss__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_wr_status_flags_ss__parameterized0\ is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
  \sig_byte_cntr_reg[8]\ <= ram_full_i;
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_clr_dbc_reg_reg,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_genlock_mngr is
  port (
    p_47_out : out STD_LOGIC;
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0\ : out STD_LOGIC;
    s2mm_frame_ptr_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_frame_sync_d2 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    num_fstore_minus1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_74_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_prmry_resetn : in STD_LOGIC;
    p_73_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_genlock_mngr : entity is "axi_vdma_genlock_mngr";
end design_1_axi_vdma_0_0_axi_vdma_genlock_mngr;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_genlock_mngr is
  signal \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0\ : STD_LOGIC;
  signal \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0]\ : STD_LOGIC;
  signal \GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0\ : STD_LOGIC;
  signal \^genlock_for_master.mstr_reverse_order_reg_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_7_n_0\ : STD_LOGIC;
  signal binary_frame_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal mstr_reverse_order : STD_LOGIC;
  signal mstr_reverse_order_d1 : STD_LOGIC;
  signal mstr_reverse_order_d2 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal raw_frame_ptr : STD_LOGIC_VECTOR ( 2 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[1]_inv_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_4\ : label is "soft_lutpair41";
begin
  \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0\ <= \^genlock_for_master.mstr_reverse_order_reg_0\;
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.GREY_CODER_I\: entity work.design_1_axi_vdma_0_0_axi_vdma_greycoder
     port map (
      D(1 downto 0) => p_0_out(1 downto 0),
      Q(2 downto 0) => binary_frame_ptr(2 downto 0)
    );
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0]\,
      O => \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0\
    );
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0\,
      Q => binary_frame_ptr(0),
      R => SR(0)
    );
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0\,
      Q => binary_frame_ptr(1),
      R => SR(0)
    );
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => data0(2),
      Q => binary_frame_ptr(2),
      R => SR(0)
    );
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[1]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40BF"
    )
        port map (
      I0 => Q(0),
      I1 => mstr_reverse_order,
      I2 => num_fstore_minus1(0),
      I3 => Q(1),
      O => raw_frame_ptr(1)
    );
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => mstr_reverse_order,
      I3 => num_fstore_minus1(0),
      I4 => Q(2),
      O => raw_frame_ptr(2)
    );
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => Q(0),
      Q => \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0]\,
      R => SR(0)
    );
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => raw_frame_ptr(1),
      Q => \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0\,
      S => SR(0)
    );
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => raw_frame_ptr(2),
      Q => data0(2),
      R => SR(0)
    );
\GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mstr_reverse_order_d2,
      O => \GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_2_n_0\
    );
\GENLOCK_FOR_MASTER.frame_ptr_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_0_out(0),
      Q => s2mm_frame_ptr_out(0),
      R => SR(0)
    );
\GENLOCK_FOR_MASTER.frame_ptr_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_0_out(1),
      Q => s2mm_frame_ptr_out(1),
      R => SR(0)
    );
\GENLOCK_FOR_MASTER.frame_ptr_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_2_n_0\,
      Q => s2mm_frame_ptr_out(2),
      R => SR(0)
    );
\GENLOCK_FOR_MASTER.mstr_reverse_order_d1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => mstr_reverse_order,
      Q => mstr_reverse_order_d1,
      S => SR(0)
    );
\GENLOCK_FOR_MASTER.mstr_reverse_order_d2_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => mstr_reverse_order_d1,
      Q => mstr_reverse_order_d2,
      S => SR(0)
    );
\GENLOCK_FOR_MASTER.mstr_reverse_order_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6AFF"
    )
        port map (
      I0 => mstr_reverse_order,
      I1 => p_74_out(0),
      I2 => \^genlock_for_master.mstr_reverse_order_reg_0\,
      I3 => s2mm_prmry_resetn,
      I4 => p_73_out(0),
      O => \GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0\
    );
\GENLOCK_FOR_MASTER.mstr_reverse_order_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0\,
      Q => mstr_reverse_order,
      R => '0'
    );
\GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => valid_frame_sync_d2,
      Q => p_47_out,
      R => SR(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_7_n_0\,
      I1 => Q(1),
      I2 => num_fstore_minus1(0),
      O => \^genlock_for_master.mstr_reverse_order_reg_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => valid_frame_sync_d2,
      I4 => Q(0),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_reg_if is
  port (
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s2mm_axi2ip_wrce : out STD_LOGIC_VECTOR ( 9 downto 0 );
    p_8_out : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[3]\ : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmtr_updt_complete_i_reg : out STD_LOGIC;
    lsize_err_reg : out STD_LOGIC;
    ioc_irq_reg : out STD_LOGIC;
    dly_irq_reg : out STD_LOGIC;
    lsize_more_err_reg : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_resetn : in STD_LOGIC;
    p_80_out : in STD_LOGIC;
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]\ : in STD_LOGIC;
    p_74_out : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ch2_irqdelay_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\ : in STD_LOGIC;
    \axi2ip_rdaddr_captured_reg[4]\ : in STD_LOGIC;
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0]\ : in STD_LOGIC;
    \axi2ip_rdaddr_captured_reg[4]_0\ : in STD_LOGIC;
    \axi2ip_rdaddr_captured_reg[4]_1\ : in STD_LOGIC;
    \axi2ip_rdaddr_captured_reg[4]_2\ : in STD_LOGIC;
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \axi2ip_rdaddr_captured_reg[4]_3\ : in STD_LOGIC;
    lsize_err_reg_0 : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[11]\ : in STD_LOGIC;
    ioc_irq_reg_0 : in STD_LOGIC;
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[14]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \axi2ip_rdaddr_captured_reg[4]_4\ : in STD_LOGIC;
    dly_irq_reg_0 : in STD_LOGIC;
    err_irq_reg : in STD_LOGIC;
    lsize_more_err_reg_0 : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[17]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[20]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[22]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[23]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[24]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[26]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[27]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30]\ : in STD_LOGIC;
    s2mm_prmry_resetn : in STD_LOGIC;
    \reg_module_hsize_reg[15]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lsize_mismatch_err : in STD_LOGIC;
    s2mm_ioc_irq_set : in STD_LOGIC;
    ch2_dly_irq_set : in STD_LOGIC;
    lsize_more_mismatch_err : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ptr_ref_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_reg_if : entity is "axi_vdma_reg_if";
end design_1_axi_vdma_0_0_axi_vdma_reg_if;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_reg_if is
  signal mm2s_chnl_current_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of mm2s_chnl_current_frame_cdc_tig : signal is "true";
  signal mm2s_genlock_pair_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_genlock_pair_frame_cdc_tig : signal is "true";
  signal mm2s_ip2axi_frame_ptr_ref_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_ip2axi_frame_ptr_ref_cdc_tig : signal is "true";
  signal mm2s_ip2axi_frame_store_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_ip2axi_frame_store_cdc_tig : signal is "true";
  signal s2mm_capture_dm_done_vsize_counter_cdc_tig : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg of s2mm_capture_dm_done_vsize_counter_cdc_tig : signal is "true";
  signal s2mm_capture_hsize_at_uf_err_cdc_tig : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s2mm_capture_hsize_at_uf_err_cdc_tig : signal is "true";
  signal s2mm_chnl_current_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_chnl_current_frame_cdc_tig : signal is "true";
  signal s2mm_genlock_pair_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_genlock_pair_frame_cdc_tig : signal is "true";
  signal s2mm_ip2axi_frame_ptr_ref_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_ip2axi_frame_ptr_ref_cdc_tig : signal is "true";
  signal s2mm_ip2axi_frame_store_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_ip2axi_frame_store_cdc_tig : signal is "true";
begin
\GEN_AXI_LITE_IF.AXI_LITE_IF_I\: entity work.design_1_axi_vdma_0_0_axi_vdma_lite_if
     port map (
      \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0]\ => \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0]\,
      \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\(2 downto 0) => \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\(2 downto 0),
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]\ => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]\,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]\ => s2mm_axi2ip_wrce(1),
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\(7 downto 0) => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\(7 downto 0),
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23]_0\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23]_1\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23]_0\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[3]_0\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[3]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0\(2 downto 0) => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]\(2 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10]\ => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10]\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[11]\ => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[11]\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15]\(2 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15]\(2 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16]\ => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16]\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[17]\ => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[17]\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18]\ => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18]\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19]\ => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19]\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[20]\ => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[20]\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21]\ => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21]\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[22]\ => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[22]\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[23]\ => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[23]\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[24]\ => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[24]\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25]\ => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25]\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[26]\ => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[26]\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[27]\ => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[27]\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28]\ => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28]\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29]\ => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29]\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30]\ => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30]\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\ => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7]\ => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7]\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9]\ => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9]\,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15]\(6 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15]\(6 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15]\(6 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15]\(6 downto 0),
      \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(2 downto 0) => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(2 downto 0),
      \M_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(2 downto 0) => \M_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(2 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\(4 downto 0) => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\(4 downto 0),
      SR(0) => SR(0),
      SS(0) => SS(0),
      \axi2ip_rdaddr_captured_reg[4]_0\ => \axi2ip_rdaddr_captured_reg[4]\,
      \axi2ip_rdaddr_captured_reg[4]_1\ => \axi2ip_rdaddr_captured_reg[4]_0\,
      \axi2ip_rdaddr_captured_reg[4]_2\ => \axi2ip_rdaddr_captured_reg[4]_1\,
      \axi2ip_rdaddr_captured_reg[4]_3\ => \axi2ip_rdaddr_captured_reg[4]_2\,
      \axi2ip_rdaddr_captured_reg[4]_4\ => \axi2ip_rdaddr_captured_reg[4]_3\,
      \axi2ip_rdaddr_captured_reg[4]_5\ => \axi2ip_rdaddr_captured_reg[4]_4\,
      ch2_dly_irq_set => ch2_dly_irq_set,
      ch2_irqdelay_status(7 downto 0) => ch2_irqdelay_status(7 downto 0),
      dly_irq_reg => dly_irq_reg,
      dly_irq_reg_0 => dly_irq_reg_0,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      err_irq_reg => err_irq_reg,
      in0(28 downto 0) => in0(28 downto 0),
      ioc_irq_reg => ioc_irq_reg,
      ioc_irq_reg_0 => ioc_irq_reg_0,
      lsize_err_reg => lsize_err_reg,
      lsize_err_reg_0 => lsize_err_reg_0,
      lsize_mismatch_err => lsize_mismatch_err,
      lsize_more_err_reg => s2mm_axi2ip_wrce(2),
      lsize_more_err_reg_0 => lsize_more_err_reg,
      lsize_more_err_reg_1 => lsize_more_err_reg_0,
      lsize_more_mismatch_err => lsize_more_mismatch_err,
      \out\(31 downto 0) => \out\(31 downto 0),
      p_74_out(18 downto 0) => p_74_out(18 downto 0),
      p_7_out => p_7_out,
      p_80_out => p_80_out,
      p_8_out => p_8_out,
      prmtr_updt_complete_i_reg => prmtr_updt_complete_i_reg,
      \ptr_ref_i_reg[4]\(4 downto 0) => \ptr_ref_i_reg[4]\(4 downto 0),
      \reg_module_hsize_reg[15]\(2 downto 0) => \reg_module_hsize_reg[15]\(2 downto 0),
      s2mm_axi2ip_wrce(7 downto 1) => s2mm_axi2ip_wrce(9 downto 3),
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(0),
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_prmry_resetn => s2mm_prmry_resetn,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(5 downto 0) => s_axi_lite_araddr(5 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(5 downto 0) => s_axi_lite_awaddr(5 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_resetn => s_axi_lite_resetn,
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_ptr_ref_cdc_tig(4)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_ptr_ref_cdc_tig(3)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_chnl_current_frame_cdc_tig(4)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_chnl_current_frame_cdc_tig(3)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_chnl_current_frame_cdc_tig(2)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_chnl_current_frame_cdc_tig(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_chnl_current_frame_cdc_tig(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_genlock_pair_frame_cdc_tig(4)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_genlock_pair_frame_cdc_tig(3)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_genlock_pair_frame_cdc_tig(2)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_genlock_pair_frame_cdc_tig(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_genlock_pair_frame_cdc_tig(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_ptr_ref_cdc_tig(2)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(4)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(3)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(2)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(1)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(0)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(4)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(3)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(2)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(1)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_ptr_ref_cdc_tig(1)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(4)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(3)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(2)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(1)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(0)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(4)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(3)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(2)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(1)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_ptr_ref_cdc_tig(0)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(15)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(14)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(13)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(12)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(11)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(10)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(9)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(8)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(7)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(6)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_store_cdc_tig(4)
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(5)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(4)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(3)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(2)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(1)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(0)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(12)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(11)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(10)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(9)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_store_cdc_tig(3)
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(8)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(7)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(6)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(5)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(4)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(3)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(2)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(1)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(0)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_store_cdc_tig(2)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_store_cdc_tig(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_store_cdc_tig(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_reg_module is
  port (
    p_74_out : out STD_LOGIC_VECTOR ( 19 downto 0 );
    p_80_out : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_73_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]\ : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_0\ : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_1\ : out STD_LOGIC;
    ioc_irq_reg : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[13]\ : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_2\ : out STD_LOGIC;
    err_d1_reg : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    p_70_out : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\ : out STD_LOGIC;
    ch2_delay_zero : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\ : out STD_LOGIC;
    err_d1_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    err_irq_reg : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]\ : out STD_LOGIC;
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[1]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[2]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[3]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[8]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[16]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[17]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[18]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[19]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[21]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[22]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[24]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[25]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[26]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[27]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[29]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[30]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0\ : out STD_LOGIC;
    \stride_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \vsize_vid_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[11]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[10]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[9]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]\ : out STD_LOGIC;
    \GEN_MIN_FOR_SYNC.sft_rst_dly15_reg\ : out STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    initial_frame0 : out STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]\ : out STD_LOGIC;
    s_soft_reset_i0 : out STD_LOGIC;
    p_76_out : out STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 9 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s2mm_soft_reset_clr : in STD_LOGIC;
    \wdata_reg[2]\ : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    p_8_out : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    halted_clr_reg : in STD_LOGIC;
    \wdata_reg[4]\ : in STD_LOGIC;
    slverr_i_reg : in STD_LOGIC;
    decerr_i_reg : in STD_LOGIC;
    \wdata_reg[8]\ : in STD_LOGIC;
    \wdata_reg[12]\ : in STD_LOGIC;
    \wdata_reg[13]\ : in STD_LOGIC;
    \wdata_reg[15]\ : in STD_LOGIC;
    \wdata_reg[4]_0\ : in STD_LOGIC;
    \axi2ip_wraddr_captured_reg[4]\ : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    p_15_out : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    ch2_dly_irq_set : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    p_49_out : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    p_47_out : in STD_LOGIC;
    s2mm_ioc_irq_set : in STD_LOGIC;
    p_36_out : in STD_LOGIC;
    \axi2ip_rdaddr_captured_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \axi2ip_rdaddr_captured_reg[7]\ : in STD_LOGIC;
    \axi2ip_rdaddr_captured_reg[3]\ : in STD_LOGIC;
    \axi2ip_rdaddr_captured_reg[4]_0\ : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    initial_frame : in STD_LOGIC;
    repeat_frame : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    p_38_out : in STD_LOGIC;
    prmtr_update_complete : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_reg_module : entity is "axi_vdma_reg_module";
end design_1_axi_vdma_0_0_axi_vdma_reg_module;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_reg_module is
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_102\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_103\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_104\ : STD_LOGIC;
  signal I_DMA_REGISTER_n_45 : STD_LOGIC;
  signal I_DMA_REGISTER_n_46 : STD_LOGIC;
  signal I_DMA_REGISTER_n_47 : STD_LOGIC;
  signal \^p_73_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_74_out\ : STD_LOGIC_VECTOR ( 19 downto 0 );
begin
  p_73_out(0) <= \^p_73_out\(0);
  p_74_out(19 downto 0) <= \^p_74_out\(19 downto 0);
\GEN_REG_DIRECT_MODE.REGDIRECT_I\: entity work.design_1_axi_vdma_0_0_axi_vdma_regdirect
     port map (
      D(31 downto 0) => D(31 downto 0),
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[10]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[10]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[11]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[11]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[16]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[16]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[17]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[17]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[18]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[18]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[19]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[19]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[1]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[1]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[21]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[21]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[22]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[22]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[24]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[24]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[25]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[25]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[26]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[26]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[27]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[27]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[29]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[29]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[2]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[2]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[30]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[30]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[3]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[3]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_102\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_103\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_104\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[8]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[8]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[9]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[9]\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0) => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0),
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(31 downto 0) => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(31 downto 0),
      \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(31 downto 0) => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(31 downto 0),
      SR(0) => SR(0),
      \axi2ip_rdaddr_captured_reg[4]\(2 downto 0) => \axi2ip_rdaddr_captured_reg[4]\(2 downto 0),
      \axi2ip_wraddr_captured_reg[4]\ => \axi2ip_wraddr_captured_reg[4]\,
      \dmacr_i_reg[0]\ => \^p_74_out\(0),
      halted_reg => \^p_73_out\(0),
      \hsize_vid_reg[15]\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_24_out => p_24_out,
      p_36_out => p_36_out,
      p_70_out => p_70_out,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      prmtr_update_complete => prmtr_update_complete,
      s2mm_axi2ip_wrce(5 downto 0) => s2mm_axi2ip_wrce(9 downto 4),
      \stride_vid_reg[15]\(15 downto 0) => \stride_vid_reg[15]\(15 downto 0),
      \vsize_vid_reg[12]\(12 downto 0) => \vsize_vid_reg[12]\(12 downto 0)
    );
I_DMA_REGISTER: entity work.design_1_axi_vdma_0_0_axi_vdma_register
     port map (
      D(26 downto 7) => D(31 downto 12),
      D(6 downto 0) => D(6 downto 0),
      E(0) => E(0),
      \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0\ => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\(0) => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\(0),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[13]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[13]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28]\(4 downto 0) => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28]_0\(4 downto 0),
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]\,
      \GEN_MIN_FOR_SYNC.sft_rst_dly15_reg\ => \GEN_MIN_FOR_SYNC.sft_rst_dly15_reg\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ => \^p_73_out\(0),
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]\ => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]\,
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\(0) => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\(0),
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4 downto 0) => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(4 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_0\ => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]\,
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_1\ => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_0\,
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_2\ => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_1\,
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_3\ => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_2\,
      SR(0) => SR(0),
      SS(0) => SS(0),
      \axi2ip_rdaddr_captured_reg[3]\ => \axi2ip_rdaddr_captured_reg[3]\,
      \axi2ip_rdaddr_captured_reg[3]_0\(1 downto 0) => \axi2ip_rdaddr_captured_reg[4]\(1 downto 0),
      \axi2ip_rdaddr_captured_reg[4]\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_102\,
      \axi2ip_rdaddr_captured_reg[4]_0\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_103\,
      \axi2ip_rdaddr_captured_reg[4]_1\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_104\,
      \axi2ip_rdaddr_captured_reg[4]_2\ => \axi2ip_rdaddr_captured_reg[4]_0\,
      \axi2ip_rdaddr_captured_reg[7]\ => \axi2ip_rdaddr_captured_reg[7]\,
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_delay_zero => ch2_delay_zero,
      ch2_dly_irq_set => ch2_dly_irq_set,
      decerr_i_reg => decerr_i_reg,
      dma_err => dma_err,
      err_d1_reg_0 => err_d1_reg,
      err_d1_reg_1(2 downto 0) => err_d1_reg_0(2 downto 0),
      err_irq_reg_0 => err_irq_reg,
      halt_reset => halt_reset,
      halted_clr_reg => halted_clr_reg,
      in0(2) => I_DMA_REGISTER_n_45,
      in0(1) => I_DMA_REGISTER_n_46,
      in0(0) => I_DMA_REGISTER_n_47,
      initial_frame => initial_frame,
      initial_frame0 => initial_frame0,
      ioc_irq_reg_0 => ioc_irq_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      p_15_out => p_15_out,
      p_24_out => p_24_out,
      p_36_out => p_36_out,
      p_38_out => p_38_out,
      p_47_out => p_47_out,
      p_49_out => p_49_out,
      p_53_out => p_53_out,
      p_6_out => p_6_out,
      p_74_out(18 downto 0) => \^p_74_out\(19 downto 1),
      p_76_out => p_76_out,
      p_7_out => p_7_out,
      p_8_out => p_8_out,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      repeat_frame => repeat_frame,
      run_stop_d1_reg => \^p_74_out\(0),
      s2mm_axi2ip_wrce(2 downto 0) => s2mm_axi2ip_wrce(3 downto 1),
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_introut => s2mm_introut,
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_soft_reset_clr => s2mm_soft_reset_clr,
      s_soft_reset_i0 => s_soft_reset_i0,
      slverr_i_reg => slverr_i_reg,
      soft_reset_d1_reg => p_80_out,
      \wdata_reg[12]\ => \wdata_reg[12]\,
      \wdata_reg[13]\ => \wdata_reg[13]\,
      \wdata_reg[15]\ => \wdata_reg[15]\,
      \wdata_reg[2]\ => \wdata_reg[2]\,
      \wdata_reg[4]\ => \wdata_reg[4]\,
      \wdata_reg[4]_0\ => \wdata_reg[4]_0\,
      \wdata_reg[8]\ => \wdata_reg[8]\
    );
LITE_READ_MUX_I: entity work.design_1_axi_vdma_0_0_axi_vdma_reg_mux
     port map (
      in0(31 downto 7) => in0(28 downto 4),
      in0(6) => I_DMA_REGISTER_n_45,
      in0(5) => I_DMA_REGISTER_n_46,
      in0(4) => I_DMA_REGISTER_n_47,
      in0(3 downto 0) => in0(3 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0)
    );
\ptr_ref_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(8),
      Q => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(0),
      R => SR(0)
    );
\ptr_ref_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(9),
      Q => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(1),
      R => SR(0)
    );
\ptr_ref_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(10),
      Q => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(2),
      R => SR(0)
    );
\ptr_ref_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(11),
      Q => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(3),
      R => SR(0)
    );
\ptr_ref_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(12),
      Q => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_rst_module is
  port (
    \out\ : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sts_tready_reg : out STD_LOGIC;
    s_axi_lite_resetn : out STD_LOGIC;
    s2mm_halt : out STD_LOGIC;
    s2mm_soft_reset_clr : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst_full_ff_i : out STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_fifo_ainit_nosync : out STD_LOGIC;
    halt_reset : out STD_LOGIC;
    \cmnds_queued_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_valid_reg : out STD_LOGIC;
    sig_s_h_halt_reg_reg : out STD_LOGIC;
    p_80_out : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_soft_reset_i0 : in STD_LOGIC;
    p_38_out : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    p_74_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_36_out : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_rst_module : entity is "axi_vdma_rst_module";
end design_1_axi_vdma_0_0_axi_vdma_rst_module;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_rst_module is
  signal \^s_axi_lite_resetn\ : STD_LOGIC;
  signal sig_s2mm_axis_resetn : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_s2mm_axis_resetn : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_s2mm_axis_resetn : signal is "no";
  signal sig_s2mm_dm_prmry_resetn : STD_LOGIC;
  attribute RTL_KEEP of sig_s2mm_dm_prmry_resetn : signal is "true";
  attribute equivalent_register_removal of sig_s2mm_dm_prmry_resetn : signal is "no";
  signal sig_s2mm_prmry_resetn : STD_LOGIC;
  attribute RTL_KEEP of sig_s2mm_prmry_resetn : signal is "true";
  attribute equivalent_register_removal of sig_s2mm_prmry_resetn : signal is "no";
begin
  \out\ <= sig_s2mm_prmry_resetn;
  s_axi_lite_resetn <= \^s_axi_lite_resetn\;
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= sig_s2mm_dm_prmry_resetn;
  sts_tready_reg <= sig_s2mm_axis_resetn;
\GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_s2mm_prmry_resetn,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]\(0)
    );
\GEN_RESET_FOR_S2MM.RESET_I\: entity work.design_1_axi_vdma_0_0_axi_vdma_reset
     port map (
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]\(0) => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]\(0),
      \cmnds_queued_reg[7]\ => s2mm_halt,
      \cmnds_queued_reg[7]_0\(0) => \cmnds_queued_reg[7]\(0),
      dma_err => dma_err,
      hrd_resetn_i_reg => \^s_axi_lite_resetn\,
      in0 => sig_s2mm_axis_resetn,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => sig_s2mm_axis_resetn,
      p_23_out => p_23_out,
      p_36_out => p_36_out,
      p_38_out => p_38_out,
      p_3_out => p_3_out,
      p_74_out(0) => p_74_out(0),
      p_80_out => p_80_out,
      prmry_resetn_i_reg_0 => sig_s2mm_prmry_resetn,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_soft_reset_clr => s2mm_soft_reset_clr,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_soft_reset_i0 => s_soft_reset_i0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => halt_reset,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_s2mm_dm_prmry_resetn => sig_s2mm_dm_prmry_resetn,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg,
      srst_full_ff_i => srst_full_ff_i
    );
awready_out_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^s_axi_lite_resetn\,
      O => SR(0)
    );
hrd_resetn_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi_resetn,
      Q => \^s_axi_lite_resetn\,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_s2mm_axis_resetn,
      O => sig_s2mm_prmry_resetn
    );
s_valid_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_s2mm_axis_resetn,
      O => s_valid_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_v6_2_9_axis_dwidth_converter_v1_0_axis_dwidth_converter is
  port (
    \state_reg[2]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r0_keep_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axis_tdata : out STD_LOGIC_VECTOR ( 26 downto 0 );
    p_8_out : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    M_VALID : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    M_Last : in STD_LOGIC;
    s_axis_fifo_ainit_nosync : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_data_reg_out_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_v6_2_9_axis_dwidth_converter_v1_0_axis_dwidth_converter : entity is "axi_vdma_v6_2_9_axis_dwidth_converter_v1_0_axis_dwidth_converter";
end design_1_axi_vdma_0_0_axi_vdma_v6_2_9_axis_dwidth_converter_v1_0_axis_dwidth_converter;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_v6_2_9_axis_dwidth_converter_v1_0_axis_dwidth_converter is
  signal acc_data_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal acc_keep_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal acc_last : STD_LOGIC;
  signal areset_r : STD_LOGIC;
  signal d2_ready : STD_LOGIC;
  signal d2_valid : STD_LOGIC;
  signal \gen_data_accumulator[1].acc_data_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \gen_data_accumulator[1].acc_keep_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_data_accumulator[2].acc_data_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \gen_data_accumulator[2].acc_keep_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_1\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_17\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_18\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_19\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_2\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_20\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_21\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_22\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_23\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_24\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_25\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_26\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_27\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_28\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_29\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_3\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_30\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_31\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_32\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_33\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_34\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_35\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_36\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_37\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_38\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_39\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_4\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_40\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_5\ : STD_LOGIC;
begin
areset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_axis_fifo_ainit_nosync,
      Q => areset_r,
      R => '0'
    );
\gen_downsizer_conversion.axisc_downsizer_0\: entity work.design_1_axi_vdma_0_0_axi_vdma_v6_2_9_axis_dwidth_converter_v1_0_axisc_downsizer
     port map (
      D(1) => \gen_upsizer_conversion.axisc_upsizer_0_n_1\,
      D(0) => \gen_upsizer_conversion.axisc_upsizer_0_n_2\,
      DINADIN(9 downto 0) => DINADIN(9 downto 0),
      \acc_data_reg[95]\(95) => \gen_upsizer_conversion.axisc_upsizer_0_n_17\,
      \acc_data_reg[95]\(94) => \gen_upsizer_conversion.axisc_upsizer_0_n_18\,
      \acc_data_reg[95]\(93) => \gen_upsizer_conversion.axisc_upsizer_0_n_19\,
      \acc_data_reg[95]\(92) => \gen_upsizer_conversion.axisc_upsizer_0_n_20\,
      \acc_data_reg[95]\(91) => \gen_upsizer_conversion.axisc_upsizer_0_n_21\,
      \acc_data_reg[95]\(90) => \gen_upsizer_conversion.axisc_upsizer_0_n_22\,
      \acc_data_reg[95]\(89) => \gen_upsizer_conversion.axisc_upsizer_0_n_23\,
      \acc_data_reg[95]\(88) => \gen_upsizer_conversion.axisc_upsizer_0_n_24\,
      \acc_data_reg[95]\(87) => \gen_upsizer_conversion.axisc_upsizer_0_n_25\,
      \acc_data_reg[95]\(86) => \gen_upsizer_conversion.axisc_upsizer_0_n_26\,
      \acc_data_reg[95]\(85) => \gen_upsizer_conversion.axisc_upsizer_0_n_27\,
      \acc_data_reg[95]\(84) => \gen_upsizer_conversion.axisc_upsizer_0_n_28\,
      \acc_data_reg[95]\(83) => \gen_upsizer_conversion.axisc_upsizer_0_n_29\,
      \acc_data_reg[95]\(82) => \gen_upsizer_conversion.axisc_upsizer_0_n_30\,
      \acc_data_reg[95]\(81) => \gen_upsizer_conversion.axisc_upsizer_0_n_31\,
      \acc_data_reg[95]\(80) => \gen_upsizer_conversion.axisc_upsizer_0_n_32\,
      \acc_data_reg[95]\(79) => \gen_upsizer_conversion.axisc_upsizer_0_n_33\,
      \acc_data_reg[95]\(78) => \gen_upsizer_conversion.axisc_upsizer_0_n_34\,
      \acc_data_reg[95]\(77) => \gen_upsizer_conversion.axisc_upsizer_0_n_35\,
      \acc_data_reg[95]\(76) => \gen_upsizer_conversion.axisc_upsizer_0_n_36\,
      \acc_data_reg[95]\(75) => \gen_upsizer_conversion.axisc_upsizer_0_n_37\,
      \acc_data_reg[95]\(74) => \gen_upsizer_conversion.axisc_upsizer_0_n_38\,
      \acc_data_reg[95]\(73) => \gen_upsizer_conversion.axisc_upsizer_0_n_39\,
      \acc_data_reg[95]\(72) => \gen_upsizer_conversion.axisc_upsizer_0_n_40\,
      \acc_data_reg[95]\(71 downto 48) => \gen_data_accumulator[2].acc_data_reg\(23 downto 0),
      \acc_data_reg[95]\(47 downto 24) => \gen_data_accumulator[1].acc_data_reg\(23 downto 0),
      \acc_data_reg[95]\(23 downto 0) => acc_data_reg(23 downto 0),
      \acc_keep_reg[11]\(11) => \gen_upsizer_conversion.axisc_upsizer_0_n_3\,
      \acc_keep_reg[11]\(10) => \gen_upsizer_conversion.axisc_upsizer_0_n_4\,
      \acc_keep_reg[11]\(9) => \gen_upsizer_conversion.axisc_upsizer_0_n_5\,
      \acc_keep_reg[11]\(8 downto 6) => \gen_data_accumulator[2].acc_keep_reg\(2 downto 0),
      \acc_keep_reg[11]\(5 downto 3) => \gen_data_accumulator[1].acc_keep_reg\(2 downto 0),
      \acc_keep_reg[11]\(2 downto 0) => acc_keep_reg(2 downto 0),
      acc_last => acc_last,
      areset_r => areset_r,
      d2_ready => d2_ready,
      d2_valid => d2_valid,
      p_8_out => p_8_out,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_tdata(26 downto 0) => s_axis_tdata(26 downto 0),
      \state_reg[2]_0\ => \state_reg[2]\
    );
\gen_upsizer_conversion.axisc_upsizer_0\: entity work.design_1_axi_vdma_0_0_axi_vdma_v6_2_9_axis_dwidth_converter_v1_0_axisc_upsizer
     port map (
      D(1) => \gen_upsizer_conversion.axisc_upsizer_0_n_1\,
      D(0) => \gen_upsizer_conversion.axisc_upsizer_0_n_2\,
      E(0) => E(0),
      M_Last => M_Last,
      M_VALID => M_VALID,
      Q(2 downto 0) => Q(2 downto 0),
      acc_last => acc_last,
      areset_r => areset_r,
      d2_ready => d2_ready,
      d2_valid => d2_valid,
      \out\ => \out\,
      \r0_data_reg[95]\(95) => \gen_upsizer_conversion.axisc_upsizer_0_n_17\,
      \r0_data_reg[95]\(94) => \gen_upsizer_conversion.axisc_upsizer_0_n_18\,
      \r0_data_reg[95]\(93) => \gen_upsizer_conversion.axisc_upsizer_0_n_19\,
      \r0_data_reg[95]\(92) => \gen_upsizer_conversion.axisc_upsizer_0_n_20\,
      \r0_data_reg[95]\(91) => \gen_upsizer_conversion.axisc_upsizer_0_n_21\,
      \r0_data_reg[95]\(90) => \gen_upsizer_conversion.axisc_upsizer_0_n_22\,
      \r0_data_reg[95]\(89) => \gen_upsizer_conversion.axisc_upsizer_0_n_23\,
      \r0_data_reg[95]\(88) => \gen_upsizer_conversion.axisc_upsizer_0_n_24\,
      \r0_data_reg[95]\(87) => \gen_upsizer_conversion.axisc_upsizer_0_n_25\,
      \r0_data_reg[95]\(86) => \gen_upsizer_conversion.axisc_upsizer_0_n_26\,
      \r0_data_reg[95]\(85) => \gen_upsizer_conversion.axisc_upsizer_0_n_27\,
      \r0_data_reg[95]\(84) => \gen_upsizer_conversion.axisc_upsizer_0_n_28\,
      \r0_data_reg[95]\(83) => \gen_upsizer_conversion.axisc_upsizer_0_n_29\,
      \r0_data_reg[95]\(82) => \gen_upsizer_conversion.axisc_upsizer_0_n_30\,
      \r0_data_reg[95]\(81) => \gen_upsizer_conversion.axisc_upsizer_0_n_31\,
      \r0_data_reg[95]\(80) => \gen_upsizer_conversion.axisc_upsizer_0_n_32\,
      \r0_data_reg[95]\(79) => \gen_upsizer_conversion.axisc_upsizer_0_n_33\,
      \r0_data_reg[95]\(78) => \gen_upsizer_conversion.axisc_upsizer_0_n_34\,
      \r0_data_reg[95]\(77) => \gen_upsizer_conversion.axisc_upsizer_0_n_35\,
      \r0_data_reg[95]\(76) => \gen_upsizer_conversion.axisc_upsizer_0_n_36\,
      \r0_data_reg[95]\(75) => \gen_upsizer_conversion.axisc_upsizer_0_n_37\,
      \r0_data_reg[95]\(74) => \gen_upsizer_conversion.axisc_upsizer_0_n_38\,
      \r0_data_reg[95]\(73) => \gen_upsizer_conversion.axisc_upsizer_0_n_39\,
      \r0_data_reg[95]\(72) => \gen_upsizer_conversion.axisc_upsizer_0_n_40\,
      \r0_data_reg[95]\(71 downto 48) => \gen_data_accumulator[2].acc_data_reg\(23 downto 0),
      \r0_data_reg[95]\(47 downto 24) => \gen_data_accumulator[1].acc_data_reg\(23 downto 0),
      \r0_data_reg[95]\(23 downto 0) => acc_data_reg(23 downto 0),
      \r0_keep_reg[11]\(11) => \gen_upsizer_conversion.axisc_upsizer_0_n_3\,
      \r0_keep_reg[11]\(10) => \gen_upsizer_conversion.axisc_upsizer_0_n_4\,
      \r0_keep_reg[11]\(9) => \gen_upsizer_conversion.axisc_upsizer_0_n_5\,
      \r0_keep_reg[11]\(8 downto 6) => \gen_data_accumulator[2].acc_keep_reg\(2 downto 0),
      \r0_keep_reg[11]\(5 downto 3) => \gen_data_accumulator[1].acc_keep_reg\(2 downto 0),
      \r0_keep_reg[11]\(2 downto 0) => acc_keep_reg(2 downto 0),
      \r0_keep_reg[2]_0\ => \r0_keep_reg[2]\(0),
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      \sig_data_reg_out_reg[23]\(23 downto 0) => \sig_data_reg_out_reg[23]\(23 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_vidreg_module is
  port (
    \stride_vid_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    zero_vsize_err0 : out STD_LOGIC;
    zero_hsize_err0 : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    all_idle_reg : out STD_LOGIC;
    \stride_vid_reg[0]_0\ : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    \dm_address_reg[23]\ : out STD_LOGIC;
    \dm_address_reg[23]_0\ : out STD_LOGIC;
    \dm_address_reg[23]_1\ : out STD_LOGIC;
    \dm_address_reg[23]_2\ : out STD_LOGIC;
    \dm_address_reg[23]_3\ : out STD_LOGIC;
    \dm_address_reg[23]_4\ : out STD_LOGIC;
    \dm_address_reg[23]_5\ : out STD_LOGIC;
    \dm_address_reg[23]_6\ : out STD_LOGIC;
    \dm_address_reg[31]\ : out STD_LOGIC;
    \dm_address_reg[31]_0\ : out STD_LOGIC;
    \dm_address_reg[31]_1\ : out STD_LOGIC;
    \dm_address_reg[31]_2\ : out STD_LOGIC;
    \dm_address_reg[31]_3\ : out STD_LOGIC;
    \dm_address_reg[31]_4\ : out STD_LOGIC;
    \dm_address_reg[31]_5\ : out STD_LOGIC;
    \dm_address_reg[31]_6\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dm_address_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    prmtr_updt_complete_i_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    load_new_addr : in STD_LOGIC;
    p_38_out : in STD_LOGIC;
    p_70_out : in STD_LOGIC;
    tstvect_fsync_d2 : in STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_24_out : in STD_LOGIC;
    p_74_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \MASTER_MODE_FRAME_CNT.repeat_frame_reg\ : in STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]_0\ : in STD_LOGIC;
    valid_frame_sync_d2 : in STD_LOGIC;
    \dm_address_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_module_vsize_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \reg_module_hsize_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    initial_frame0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_vidreg_module : entity is "axi_vdma_vidreg_module";
end design_1_axi_vdma_0_0_axi_vdma_vidreg_module;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_vidreg_module is
  signal \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\ : STD_LOGIC;
  signal \^stride_vid_reg[0]\ : STD_LOGIC;
  signal \^stride_vid_reg[0]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of all_idle_i_1 : label is "soft_lutpair43";
begin
  \stride_vid_reg[0]\ <= \^stride_vid_reg[0]\;
  \stride_vid_reg[0]_0\ <= \^stride_vid_reg[0]_0\;
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I\: entity work.design_1_axi_vdma_0_0_axi_vdma_vregister
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\(15 downto 0) => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\(15 downto 0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[0]\(0) => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[0]\(0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[0]_0\(0) => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[0]_0\(0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[0]\(0) => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[0]\(0),
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(31 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(31 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(31 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(31 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(31 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(31 downto 0),
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ => \^stride_vid_reg[0]_0\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ => \^stride_vid_reg[0]\,
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1 downto 0) => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1 downto 0),
      \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0) => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0),
      O(7 downto 0) => O(7 downto 0),
      Q(12 downto 0) => Q(12 downto 0),
      SR(0) => SR(0),
      \dm_address_reg[15]\(7 downto 0) => \dm_address_reg[15]\(7 downto 0),
      \dm_address_reg[15]_0\(15 downto 0) => \dm_address_reg[15]_0\(15 downto 0),
      \dm_address_reg[23]\ => \dm_address_reg[23]\,
      \dm_address_reg[23]_0\ => \dm_address_reg[23]_0\,
      \dm_address_reg[23]_1\ => \dm_address_reg[23]_1\,
      \dm_address_reg[23]_2\ => \dm_address_reg[23]_2\,
      \dm_address_reg[23]_3\ => \dm_address_reg[23]_3\,
      \dm_address_reg[23]_4\ => \dm_address_reg[23]_4\,
      \dm_address_reg[23]_5\ => \dm_address_reg[23]_5\,
      \dm_address_reg[23]_6\ => \dm_address_reg[23]_6\,
      \dm_address_reg[31]\ => \dm_address_reg[31]\,
      \dm_address_reg[31]_0\ => \dm_address_reg[31]_0\,
      \dm_address_reg[31]_1\ => \dm_address_reg[31]_1\,
      \dm_address_reg[31]_2\ => \dm_address_reg[31]_2\,
      \dm_address_reg[31]_3\ => \dm_address_reg[31]_3\,
      \dm_address_reg[31]_4\ => \dm_address_reg[31]_4\,
      \dm_address_reg[31]_5\ => \dm_address_reg[31]_5\,
      \dm_address_reg[31]_6\ => \dm_address_reg[31]_6\,
      load_new_addr => load_new_addr,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_23_out => p_23_out,
      p_24_out => p_24_out,
      \reg_module_hsize_reg[15]\(15 downto 0) => \reg_module_hsize_reg[15]\(15 downto 0),
      \reg_module_vsize_reg[12]\(12 downto 0) => \reg_module_vsize_reg[12]\(12 downto 0),
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err0 => zero_vsize_err0
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^stride_vid_reg[0]\,
      I1 => p_24_out,
      I2 => \^stride_vid_reg[0]_0\,
      O => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\,
      Q => \^stride_vid_reg[0]_0\,
      R => initial_frame0
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmtr_updt_complete_i_reg,
      Q => \^stride_vid_reg[0]\,
      R => '0'
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F8FFFFF8F8"
    )
        port map (
      I0 => p_74_out(1),
      I1 => \MASTER_MODE_FRAME_CNT.repeat_frame_reg\,
      I2 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]_0\,
      I3 => \^stride_vid_reg[0]_0\,
      I4 => valid_frame_sync_d2,
      I5 => p_74_out(0),
      O => E(0)
    );
\MASTER_MODE_FRAME_CNT.tstvect_fsync_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^stride_vid_reg[0]_0\,
      I1 => tstvect_fsync_d2,
      O => p_8_out
    );
all_idle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => p_38_out,
      I1 => \^stride_vid_reg[0]_0\,
      I2 => \^stride_vid_reg[0]\,
      I3 => p_70_out,
      O => all_idle_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_srl_fifo_rbu_f is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    sig_calc_error_reg_reg_0 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    sig_input_reg_empty_reg : in STD_LOGIC;
    sig_psm_halt_reg : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_srl_fifo_rbu_f : entity is "srl_fifo_rbu_f";
end design_1_axi_vdma_0_0_srl_fifo_rbu_f;

architecture STRUCTURE of design_1_axi_vdma_0_0_srl_fifo_rbu_f is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_0
     port map (
      Q(2) => Q(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_input_reg_empty_reg => sig_input_reg_empty_reg,
      sig_psm_halt_reg => sig_psm_halt_reg,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.design_1_axi_vdma_0_0_dynshreg_f
     port map (
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(48 downto 0) => \in\(48 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(49 downto 0) => \out\(49 downto 0),
      p_59_out => p_59_out,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_calc_error_reg_reg_0 => sig_calc_error_reg_reg_0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => sig_stream_rst
    );
\s_axis_cmd_tdata[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => cmnd_wr,
      I1 => sig_inhibit_rdy_n,
      I2 => FIFO_Full_reg_n_0,
      I3 => s2mm_halt,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0\ is
  port (
    p_12_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_out : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : out STD_LOGIC;
    decerr_i_reg : out STD_LOGIC;
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    p_80_out : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    \hsize_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_wdc_status_going_full_reg : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_4 : label is "soft_lutpair127";
begin
  Q(0) <= \^q\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_1
     port map (
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_61_out => p_61_out,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
DYNSHREG_F_I: entity work.\design_1_axi_vdma_0_0_dynshreg_f__parameterized0\
     port map (
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(19 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(19 downto 0),
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      decerr_i_reg => decerr_i_reg,
      dma_err => dma_err,
      \hsize_vid_reg[15]\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      interr_i_reg => interr_i_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_12_out => p_12_out,
      p_80_out => p_80_out,
      p_9_out => p_9_out,
      s2mm_halt => s2mm_halt,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_wr_fifo => sig_wr_fifo,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      slverr_i_reg => slverr_i_reg
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => sig_stream_rst
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => FIFO_Full_reg_n_0,
      I2 => sig_wsc2stat_status_valid,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\
    );
sig_next_calc_error_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => FIFO_Full_reg_n_0,
      I2 => sig_wsc2stat_status_valid,
      I3 => sig_wdc_status_going_full_reg,
      O => sig_dqual_reg_empty_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_halt_reg_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1\ : entity is "srl_fifo_rbu_f";
end \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.\design_1_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized0\
     port map (
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \INFERRED_GEN.cnt_i_reg[3]\,
      Q(3) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\design_1_axi_vdma_0_0_dynshreg_f__parameterized1\
     port map (
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0),
      addr(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      addr(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      addr(2) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      \out\(0) => \out\(0),
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => sig_stream_rst
    );
m_axi_s2mm_bready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_halt_reg_reg,
      I1 => FIFO_Full_reg_n_0,
      I2 => sig_inhibit_rdy_n,
      O => m_axi_s2mm_bready
    );
\sig_addr_posted_cntr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB44444444BBBB"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => sig_posted_to_axi_reg,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => D(0)
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1E1E1E1F878E1E1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => sig_posted_to_axi_reg,
      I5 => sig_wr_fifo,
      O => D(1)
    );
\sig_addr_posted_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4666666666666662"
    )
        port map (
      I0 => sig_posted_to_axi_reg,
      I1 => sig_wr_fifo,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(3),
      O => E(0)
    );
\sig_addr_posted_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEFE00801101"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => sig_posted_to_axi_reg,
      I3 => sig_wr_fifo,
      I4 => Q(2),
      I5 => Q(3),
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    p_4_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2\ : entity is "srl_fifo_rbu_f";
end \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal DYNSHREG_F_I_n_26 : STD_LOGIC;
  signal \^gen_enable_indet_btt.sig_coelsc_eop_reg\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[0]\ : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ <= \^gen_enable_indet_btt.sig_coelsc_eop_reg\;
  \INFERRED_GEN.cnt_i_reg[0]\ <= \^inferred_gen.cnt_i_reg[0]\;
CNTR_INCR_DECR_ADDN_F_I: entity work.\design_1_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized1\
     port map (
      D(0) => addr_i_p1(0),
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[0]\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => DYNSHREG_F_I_n_26,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      \INFERRED_GEN.cnt_i_reg[3]_1\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(3) => sig_rd_empty,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\design_1_axi_vdma_0_0_dynshreg_f__parameterized2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => DYNSHREG_F_I_n_26,
      FIFO_Full_reg_0 => \^inferred_gen.cnt_i_reg[0]\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ => \^gen_enable_indet_btt.sig_coelsc_eop_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      \INFERRED_GEN.cnt_i_reg[0]\(0) => addr_i_p1(0),
      \INFERRED_GEN.cnt_i_reg[3]\(3) => sig_rd_empty,
      \INFERRED_GEN.cnt_i_reg[3]\(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \INFERRED_GEN.cnt_i_reg[3]\(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      \INFERRED_GEN.cnt_i_reg[3]_0\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      \in\(18 downto 0) => \in\(18 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(18 downto 0) => \out\(18 downto 0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^inferred_gen.cnt_i_reg[0]\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized3\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    p_9_out_0 : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    \sig_next_strt_offset_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_sm_ld_dre_cmd_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dre_halted_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_cmdcntl_sm_state_ns119_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized3\ : entity is "srl_fifo_rbu_f";
end \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized3\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized3\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[0]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 27 to 27 );
  signal sig_cmdcntl_sm_state_ns1 : STD_LOGIC;
  signal sig_cmdcntl_sm_state_ns120_out : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[0]\ <= \^inferred_gen.cnt_i_reg[0]\;
  Q(0) <= \^q\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_3
     port map (
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[0]\,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(1) => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(2 downto 0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(2 downto 0),
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(0) => sig_cmd_fifo_data_out(27),
      p_9_out_0 => p_9_out_0,
      sig_cmdcntl_sm_state_ns1 => sig_cmdcntl_sm_state_ns1,
      sig_cmdcntl_sm_state_ns119_out => sig_cmdcntl_sm_state_ns119_out,
      sig_cmdcntl_sm_state_ns120_out => sig_cmdcntl_sm_state_ns120_out,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\design_1_axi_vdma_0_0_dynshreg_f__parameterized3\
     port map (
      D(0) => D(0),
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[0]\,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(1),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2 downto 0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(2 downto 0),
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(20 downto 0) => \in\(20 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(19) => sig_cmd_fifo_data_out(27),
      \out\(18 downto 0) => \out\(18 downto 0),
      p_9_out_0 => p_9_out_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmdcntl_sm_state_ns1 => sig_cmdcntl_sm_state_ns1,
      sig_cmdcntl_sm_state_ns119_out => sig_cmdcntl_sm_state_ns119_out,
      sig_cmdcntl_sm_state_ns120_out => sig_cmdcntl_sm_state_ns120_out,
      sig_dre_halted_reg => sig_dre_halted_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_need_cmd_flush => sig_need_cmd_flush,
      \sig_next_strt_offset_reg[0]\(0) => \sig_next_strt_offset_reg[0]\(0),
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_ld_dre_cmd_reg => sig_sm_ld_dre_cmd_reg,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^inferred_gen.cnt_i_reg[0]\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized4\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\ : out STD_LOGIC;
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_Full_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_empty_reg : out STD_LOGIC;
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_flush_db1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_dre_halted_reg : in STD_LOGIC;
    sig_dre_halted_reg_0 : in STD_LOGIC;
    m_valid_i_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]\ : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    sig_eop_halt_xfer_reg : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    \storage_data_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized4\ : entity is "srl_fifo_rbu_f";
end \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized4\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized4\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_5 : STD_LOGIC;
  signal \^gen_input_reg[3].sig_input_data_reg_reg[3][9]_0\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[1]\ : STD_LOGIC;
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\ <= \^gen_input_reg[3].sig_input_data_reg_reg[3][9]_0\;
  \INFERRED_GEN.cnt_i_reg[1]\ <= \^inferred_gen.cnt_i_reg[1]\;
  SS(0) <= \^ss\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.\design_1_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized2\
     port map (
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[1]\,
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ => \^gen_input_reg[3].sig_input_data_reg_reg[3][9]_0\,
      Q(4) => FIFO_Full_reg_0(0),
      Q(3) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_5,
      SS(0) => \^ss\(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_valid_i_reg => m_valid_i_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre_halted_reg => sig_dre_halted_reg_0,
      sig_eop_halt_xfer_reg => sig_eop_halt_xfer_reg,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\design_1_axi_vdma_0_0_dynshreg_f__parameterized4\
     port map (
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[1]\,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]\(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]\(0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8]\(0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8]\(0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\(0) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\(0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(0) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]\(0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]\(0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(0),
      \INFERRED_GEN.cnt_i_reg[3]\(3) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \INFERRED_GEN.cnt_i_reg[3]\(2) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \INFERRED_GEN.cnt_i_reg[3]\(1) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => CNTR_INCR_DECR_ADDN_F_I_n_5,
      \INFERRED_GEN.cnt_i_reg[4]\ => \^gen_input_reg[3].sig_input_data_reg_reg[3][9]_0\,
      Q(3 downto 0) => Q(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_valid_i_reg => m_valid_i_reg,
      \out\(8 downto 0) => \out\(8 downto 0),
      sig_cmd_empty_reg => sig_cmd_empty_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre_halted_reg => sig_dre_halted_reg,
      sig_dre_halted_reg_0 => sig_dre_halted_reg_0,
      sig_flush_db1_reg => sig_flush_db1_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      \sig_mssa_index_reg_out_reg[0]\ => \sig_mssa_index_reg_out_reg[0]\,
      sig_wr_fifo => sig_wr_fifo,
      \storage_data_reg[8]\(8 downto 0) => \storage_data_reg[8]\(8 downto 0)
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^inferred_gen.cnt_i_reg[1]\,
      R => \^ss\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized5\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_posted_to_axi_2_reg : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    \sig_xfer_len_reg_reg[0]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 45 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_addr_reg_empty_reg : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized5\ : entity is "srl_fifo_rbu_f";
end \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized5\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized5\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[1]\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[1]\ <= \^inferred_gen.cnt_i_reg[1]\;
CNTR_INCR_DECR_ADDN_F_I: entity work.design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_2
     port map (
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[1]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_22_out => p_22_out,
      sig_addr_reg_empty_reg => sig_addr_reg_empty_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\design_1_axi_vdma_0_0_dynshreg_f__parameterized5\
     port map (
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[1]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(40 downto 0) => \in\(40 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(45 downto 0) => \out\(45 downto 0),
      p_22_out => p_22_out,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^inferred_gen.cnt_i_reg[1]\,
      R => sig_stream_rst
    );
\sig_xfer_addr_reg[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_inhibit_rdy_n_reg,
      I1 => \^inferred_gen.cnt_i_reg[1]\,
      O => \sig_xfer_len_reg_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized6\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sel : out STD_LOGIC;
    sig_last_dbeat3_out : out STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_single_dbeat2_out : out STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]_0\ : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[3]_0\ : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_dqual_reg_full : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_xfer_calc_err_reg_reg : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized6\ : entity is "srl_fifo_rbu_f";
end \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized6\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized6\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[1]\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
  signal \^sig_dqual_reg_empty_reg\ : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[1]\ <= \^inferred_gen.cnt_i_reg[1]\;
  sel <= \^sel\;
  sig_dqual_reg_empty_reg <= \^sig_dqual_reg_empty_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.design_1_axi_vdma_0_0_cntr_incr_decr_addn_f
     port map (
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[1]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_11_out => p_11_out,
      \sig_addr_posted_cntr_reg[2]\(2 downto 0) => \sig_addr_posted_cntr_reg[2]\(2 downto 0),
      sig_cmd2data_valid_reg => \^sel\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => \^sig_dqual_reg_empty_reg\,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n_reg_0,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_posted_to_axi_reg => sig_posted_to_axi_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full
    );
DYNSHREG_F_I: entity work.\design_1_axi_vdma_0_0_dynshreg_f__parameterized6\
     port map (
      D(1 downto 0) => D(1 downto 0),
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]\(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      \INFERRED_GEN.cnt_i_reg[1]\(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(7 downto 0) => Q(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(4 downto 0) => \out\(4 downto 0),
      p_11_out => p_11_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr_reg[3]\,
      \sig_dbeat_cntr_reg[3]_0\ => \sig_dbeat_cntr_reg[3]_0\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[7]\(7 downto 0) => \sig_dbeat_cntr_reg[7]\(7 downto 0),
      \sig_dbeat_cntr_reg[7]_0\ => \sig_dbeat_cntr_reg[7]_0\,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_last_dbeat3_out => sig_last_dbeat3_out,
      sig_last_dbeat_reg => \^sig_dqual_reg_empty_reg\,
      sig_next_calc_error_reg_reg => \^sel\,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_single_dbeat2_out => sig_single_dbeat2_out,
      sig_xfer_calc_err_reg_reg(11 downto 0) => sig_xfer_calc_err_reg_reg(11 downto 0)
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^inferred_gen.cnt_i_reg[1]\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_blk_mem_gen_prim_width is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_s2mm_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_90_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end design_1_axi_vdma_0_0_blk_mem_gen_prim_width;

architecture STRUCTURE of design_1_axi_vdma_0_0_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.design_1_axi_vdma_0_0_blk_mem_gen_prim_wrapper
     port map (
      D(8 downto 0) => D(8 downto 0),
      E(0) => E(0),
      \gc0.count_d1_reg[10]\(10 downto 0) => \gc0.count_d1_reg[10]\(10 downto 0),
      \gcc0.gc0.count_d1_reg[10]\(10 downto 0) => \gcc0.gc0.count_d1_reg[10]\(10 downto 0),
      p_90_out(8 downto 0) => p_90_out(8 downto 0),
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axis_s2mm_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_90_out : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      D(17 downto 0) => D(17 downto 0),
      E(0) => E(0),
      \gc0.count_d1_reg[10]\(10 downto 0) => \gc0.count_d1_reg[10]\(10 downto 0),
      \gcc0.gc0.count_d1_reg[10]\(10 downto 0) => \gcc0.gc0.count_d1_reg[10]\(10 downto 0),
      p_90_out(17 downto 0) => p_90_out(17 downto 0),
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \sig_mssa_index_reg_out_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0\ : out STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_s_ready_dup3_reg : in STD_LOGIC;
    \sig_strb_skid_reg_reg[1]\ : in STD_LOGIC;
    \sig_strb_skid_reg_reg[2]\ : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      DINADIN(9 downto 0) => DINADIN(9 downto 0),
      DOUTBDOUT(9 downto 0) => DOUTBDOUT(9 downto 0),
      E(0) => E(0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\(1 downto 0) => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\(1 downto 0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\(0) => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\(0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0\,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gc0.count_d1_reg[10]\(10 downto 0) => \gc0.count_d1_reg[10]\(10 downto 0),
      \gcc0.gc0.count_d1_reg[10]\(10 downto 0) => \gcc0.gc0.count_d1_reg[10]\(10 downto 0),
      p_23_out => p_23_out,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      \sig_mssa_index_reg_out_reg[1]\(1 downto 0) => \sig_mssa_index_reg_out_reg[1]\(1 downto 0),
      sig_s_ready_dup3_reg => sig_s_ready_dup3_reg,
      \sig_strb_skid_reg_reg[1]\ => \sig_strb_skid_reg_reg[1]\,
      \sig_strb_skid_reg_reg[2]\ => \sig_strb_skid_reg_reg[2]\,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \sig_data_reg_out_reg[34]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_data_skid_reg_reg[34]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_regout_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_s_ready_dup_reg : in STD_LOGIC;
    \sig_data_skid_reg_reg[34]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vdma_0_0_blk_mem_gen_prim_wrapper__parameterized2\
     port map (
      DINBDIN(5 downto 0) => DINBDIN(5 downto 0),
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => SR(0),
      \gc1.count_d2_reg[8]\(8 downto 0) => \gc1.count_d2_reg[8]\(8 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_data_fifo_data_out(37 downto 0) => sig_data_fifo_data_out(37 downto 0),
      \sig_data_reg_out_reg[34]\(2 downto 0) => \sig_data_reg_out_reg[34]\(2 downto 0),
      \sig_data_skid_reg_reg[34]\(2 downto 0) => \sig_data_skid_reg_reg[34]\(2 downto 0),
      \sig_data_skid_reg_reg[34]_0\(2 downto 0) => \sig_data_skid_reg_reg[34]_0\(2 downto 0),
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_dc_ss is
  port (
    \sig_byte_cntr_reg[8]\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    wr_rst_reg_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_dc_ss : entity is "dc_ss";
end design_1_axi_vdma_0_0_dc_ss;

architecture STRUCTURE of design_1_axi_vdma_0_0_dc_ss is
begin
\gsym_dc.dc\: entity work.\design_1_axi_vdma_0_0_updn_cntr__parameterized0\
     port map (
      E(0) => E(0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      ram_full_i_reg => ram_full_i_reg,
      \sig_byte_cntr_reg[8]\ => \sig_byte_cntr_reg[8]\,
      wr_rst_reg_reg => wr_rst_reg_reg,
      wr_rst_reg_reg_0 => wr_rst_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_memory__parameterized0\ is
  port (
    sig_xfer_is_seq_reg_reg : out STD_LOGIC;
    sig_xfer_is_seq_reg_reg_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_csm_state_ns1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_child_addr_cntr_lsh_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_xfer_len_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_child_qual_first_of_2_reg : in STD_LOGIC;
    sig_csm_pop_child_cmd_reg : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[1]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_memory__parameterized0\ : entity is "memory";
end \design_1_axi_vdma_0_0_memory__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_memory__parameterized0\ is
begin
\gdm.dm_gen.dm\: entity work.design_1_axi_vdma_0_0_dmem
     port map (
      DI(7 downto 0) => DI(7 downto 0),
      E(0) => E(0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \sig_byte_cntr_reg[1]\(10 downto 0) => \sig_byte_cntr_reg[1]\(10 downto 0),
      \sig_child_addr_cntr_lsh_reg[15]\(0) => \sig_child_addr_cntr_lsh_reg[15]\(0),
      \sig_child_addr_cntr_lsh_reg[1]\(1 downto 0) => \sig_child_addr_cntr_lsh_reg[1]\(1 downto 0),
      sig_child_qual_first_of_2_reg => sig_child_qual_first_of_2_reg,
      sig_csm_pop_child_cmd_reg => sig_csm_pop_child_cmd_reg,
      sig_csm_state_ns1 => sig_csm_state_ns1,
      sig_xfer_is_seq_reg_reg => sig_xfer_is_seq_reg_reg,
      sig_xfer_is_seq_reg_reg_0(10 downto 0) => sig_xfer_is_seq_reg_reg_0(10 downto 0),
      \sig_xfer_len_reg_reg[6]\(6 downto 0) => \sig_xfer_len_reg_reg[6]\(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_reg[10]\ : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_rd_status_flags_ss : entity is "rd_status_flags_ss";
end design_1_axi_vdma_0_0_rd_status_flags_ss;

architecture STRUCTURE of design_1_axi_vdma_0_0_rd_status_flags_ss is
  signal c2_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c1: entity work.design_1_axi_vdma_0_0_compare_8
     port map (
      comp0 => comp0,
      \gc0.count_d1_reg[0]\ => \gc0.count_d1_reg[0]\,
      \gc0.count_d1_reg[2]\ => \gc0.count_d1_reg[2]\,
      \gc0.count_d1_reg[4]\ => \gc0.count_d1_reg[4]\,
      \gc0.count_d1_reg[6]\ => \gc0.count_d1_reg[6]\,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      \gcc0.gc0.count_d1_reg[10]\ => \gcc0.gc0.count_d1_reg[10]\
    );
c2: entity work.design_1_axi_vdma_0_0_compare_9
     port map (
      E(0) => E(0),
      comp0 => comp0,
      \gc0.count_reg[10]\ => \gc0.count_reg[10]\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg => c2_n_0,
      srst_full_ff_i => srst_full_ff_i,
      v1_reg_1(4 downto 0) => v1_reg_1(4 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_rd_status_flags_ss__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[8]_0\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_ready_out_reg : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_rd_status_flags_ss__parameterized1\ : entity is "rd_status_flags_ss";
end \design_1_axi_vdma_0_0_rd_status_flags_ss__parameterized1\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_rd_status_flags_ss__parameterized1\ is
  signal c2_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c1: entity work.\design_1_axi_vdma_0_0_compare__parameterized5\
     port map (
      comp0 => comp0,
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      \gcc0.gc0.count_d1_reg[8]\ => \gcc0.gc0.count_d1_reg[8]\
    );
c2: entity work.\design_1_axi_vdma_0_0_compare__parameterized6\
     port map (
      comp0 => comp0,
      \gcc0.gc0.count_d1_reg[8]\ => \gcc0.gc0.count_d1_reg[8]_0\,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg => c2_n_0,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      srst_full_ff_i => srst_full_ff_i,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_reset_blk_ramfifo is
  port (
    wr_rst_reg_reg : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    s_valid0 : out STD_LOGIC;
    s_axis_fifo_ainit_nosync : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_89_out : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end design_1_axi_vdma_0_0_reset_blk_ramfifo;

architecture STRUCTURE of design_1_axi_vdma_0_0_reset_blk_ramfifo is
begin
\g8serrst.usrst_inst\: entity work.design_1_axi_vdma_0_0_bram_fifo_rstlogic_5
     port map (
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\,
      \out\ => \out\,
      p_23_out => p_23_out,
      p_89_out => p_89_out,
      ram_full_i_reg => ram_full_i_reg,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_valid0 => s_valid0,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      wr_rst_reg_reg_0 => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_reset_blk_ramfifo__parameterized0\ is
  port (
    sig_halt_cmplt_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_reset_blk_ramfifo__parameterized0\ : entity is "reset_blk_ramfifo";
end \design_1_axi_vdma_0_0_reset_blk_ramfifo__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_reset_blk_ramfifo__parameterized0\ is
begin
\g8serrst.usrst_inst\: entity work.design_1_axi_vdma_0_0_bram_fifo_rstlogic
     port map (
      SR(0) => SR(0),
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg,
      sig_stream_rst => sig_stream_rst,
      wr_rst_reg_reg_0 => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_reset_blk_ramfifo__parameterized1\ is
  port (
    sig_halt_cmplt_reg : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_reset_blk_ramfifo__parameterized1\ : entity is "reset_blk_ramfifo";
end \design_1_axi_vdma_0_0_reset_blk_ramfifo__parameterized1\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_reset_blk_ramfifo__parameterized1\ is
begin
\g8serrst.usrst_inst\: entity work.design_1_axi_vdma_0_0_bram_fifo_rstlogic_4
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg,
      sig_stream_rst => sig_stream_rst,
      wr_rst_reg_reg_0 => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_wr_logic__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \sig_byte_cntr_reg[8]\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gcc0.gc0.count_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_clr_dbc_reg_reg : in STD_LOGIC;
    \gc1.count_d2_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_reg_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_wr_logic__parameterized0\ : entity is "wr_logic";
end \design_1_axi_vdma_0_0_wr_logic__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_wr_logic__parameterized0\ is
  signal \^gcc0.gc0.count_reg[2]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
begin
  \gcc0.gc0.count_reg[2]\(0) <= \^gcc0.gc0.count_reg[2]\(0);
  \out\ <= \^out\;
\gwss.wsts\: entity work.\design_1_axi_vdma_0_0_wr_status_flags_ss__parameterized0\
     port map (
      E(0) => \^gcc0.gc0.count_reg[2]\(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \^out\,
      ram_full_fb_i_reg_0 => wpntr_n_0,
      \sig_byte_cntr_reg[8]\ => \sig_byte_cntr_reg[8]\,
      sig_clr_dbc_reg_reg => sig_clr_dbc_reg_reg
    );
wpntr: entity work.\design_1_axi_vdma_0_0_wr_bin_cntr__parameterized0\
     port map (
      E(0) => E(0),
      SR(0) => SR(0),
      \gc1.count_d2_reg[2]\(2 downto 0) => \gc1.count_d2_reg[2]\(2 downto 0),
      \gpr1.dout_i_reg[1]\(2 downto 0) => \gpr1.dout_i_reg[1]\(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \^out\,
      ram_full_fb_i_reg => wpntr_n_0,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg,
      sig_clr_dbc_reg_reg => sig_clr_dbc_reg_reg,
      sig_clr_dbc_reg_reg_0(0) => \^gcc0.gc0.count_reg[2]\(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_wr_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\ : out STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gcc0.gc0.count_reg[10]\ : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_1\ : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    s2mm_axis_resetn : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[6]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[7]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[10]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst_full_ff_i : in STD_LOGIC;
    p_89_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_wr_status_flags_ss : entity is "wr_status_flags_ss";
end design_1_axi_vdma_0_0_wr_status_flags_ss;

architecture STRUCTURE of design_1_axi_vdma_0_0_wr_status_flags_ss is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gen_no_fsync_logic.gen_no_sof_vcount.chnl_ready_reg_0\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_6_n_0\ : STD_LOGIC;
  signal c1_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  E(0) <= \^e\(0);
  \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_0\ <= \^gen_no_fsync_logic.gen_no_sof_vcount.chnl_ready_reg_0\;
  \out\ <= ram_full_i;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_1\,
      I2 => p_23_out,
      I3 => ram_full_i,
      I4 => srst_full_ff_i,
      I5 => p_89_out,
      O => \^e\(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => p_23_out,
      I1 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[6]\,
      I2 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[7]\,
      I3 => \^gen_no_fsync_logic.gen_no_sof_vcount.chnl_ready_reg_0\,
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[10]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => DINADIN(0),
      I4 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_6_n_0\,
      O => \^gen_no_fsync_logic.gen_no_sof_vcount.chnl_ready_reg_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => p_23_out,
      I1 => ram_full_i,
      I2 => wr_rst_reg_reg,
      I3 => s2mm_axis_resetn,
      I4 => s2mm_halt,
      I5 => p_89_out,
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_6_n_0\
    );
c0: entity work.design_1_axi_vdma_0_0_compare
     port map (
      comp0 => comp0,
      \gcc0.gc0.count_d1_reg[10]\ => \gcc0.gc0.count_d1_reg[10]\,
      v1_reg_0(4 downto 0) => v1_reg_0(4 downto 0)
    );
c1: entity work.design_1_axi_vdma_0_0_compare_6
     port map (
      E(0) => \^e\(0),
      comp0 => comp0,
      \gcc0.gc0.count_reg[10]\ => \gcc0.gc0.count_reg[10]\,
      \out\ => ram_full_fb_i,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg(0),
      ram_full_i_reg => c1_n_0,
      srst_full_ff_i => srst_full_ff_i,
      v1_reg_1(4 downto 0) => v1_reg_1(4 downto 0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
\r0_out_sel_next_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_1\,
      I1 => p_23_out,
      I2 => ram_full_i,
      I3 => wr_rst_reg_reg,
      I4 => s2mm_axis_resetn,
      I5 => s2mm_halt,
      O => p_8_out
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => c1_n_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => c1_n_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_wr_status_flags_ss__parameterized1\ is
  port (
    ram_full_i_reg_0 : out STD_LOGIC;
    \sig_byte_cntr_reg[8]\ : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_dre_tvalid_i_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_wr_status_flags_ss__parameterized1\ : entity is "wr_status_flags_ss";
end \design_1_axi_vdma_0_0_wr_status_flags_ss__parameterized1\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_wr_status_flags_ss__parameterized1\ is
  signal c0_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  ram_full_i_reg_0 <= ram_full_fb_i;
  \sig_byte_cntr_reg[8]\ <= ram_full_i;
c0: entity work.\design_1_axi_vdma_0_0_compare__parameterized8\
     port map (
      E(0) => E(0),
      SR(0) => SR(0),
      comp1 => comp1,
      \gcc0.gc0.count_d1_reg[8]\ => \gcc0.gc0.count_d1_reg[8]\,
      ram_full_fb_i_reg => ram_full_fb_i,
      ram_full_i_reg => c0_n_0,
      sig_dre_tvalid_i_reg => sig_dre_tvalid_i_reg,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
c1: entity work.\design_1_axi_vdma_0_0_compare__parameterized9\
     port map (
      comp1 => comp1,
      \gcc0.gc0.count_reg[8]\ => \gcc0.gc0.count_reg[8]\,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => c0_n_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => c0_n_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_mngr is
  port (
    cmnd_wr : out STD_LOGIC;
    p_61_out : out STD_LOGIC;
    lsize_mismatch_err : out STD_LOGIC;
    lsize_more_mismatch_err : out STD_LOGIC;
    p_37_out : out STD_LOGIC;
    prmtr_update_complete : out STD_LOGIC;
    p_47_out : out STD_LOGIC;
    initial_frame : out STD_LOGIC;
    repeat_frame : out STD_LOGIC;
    p_36_out : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    p_59_out : out STD_LOGIC;
    datamover_idle : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_38_out : out STD_LOGIC;
    p_49_out : out STD_LOGIC;
    dma_err : out STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    halted_reg : out STD_LOGIC;
    dma_interr_reg : out STD_LOGIC;
    dma_slverr_reg : out STD_LOGIC;
    dma_decerr_reg : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\ : out STD_LOGIC;
    \sig_input_addr_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 48 downto 0 );
    s2mm_frame_ptr_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    frame_sync_aligned : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    s2mm_prmry_resetn : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_74_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    prmtr_updt_complete_i_reg : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    initial_frame0 : in STD_LOGIC;
    \GEN_FREE_RUN_MODE.frame_sync_i_reg\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_cmplt_reg : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_70_out : in STD_LOGIC;
    \dmacr_i_reg[2]\ : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    p_80_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_24_out : in STD_LOGIC;
    \ptr_ref_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_NOSYNCEN_BIT.dmacr_i_reg[15]\ : in STD_LOGIC;
    p_73_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wdata_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_interr_reg_0 : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ : in STD_LOGIC;
    \reg_module_vsize_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \reg_module_hsize_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    prmry_resetn_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    err_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_mngr : entity is "axi_vdma_mngr";
end design_1_axi_vdma_0_0_axi_vdma_mngr;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_mngr is
  signal \^gen_normal_dm_command.cmnd_data_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal I_CMDSTS_n_1 : STD_LOGIC;
  signal I_CMDSTS_n_5 : STD_LOGIC;
  signal I_SM_n_24 : STD_LOGIC;
  signal I_SM_n_25 : STD_LOGIC;
  signal I_SM_n_26 : STD_LOGIC;
  signal I_SM_n_27 : STD_LOGIC;
  signal I_SM_n_28 : STD_LOGIC;
  signal I_SM_n_29 : STD_LOGIC;
  signal I_SM_n_30 : STD_LOGIC;
  signal I_SM_n_31 : STD_LOGIC;
  signal I_SM_n_32 : STD_LOGIC;
  signal I_SM_n_33 : STD_LOGIC;
  signal I_SM_n_34 : STD_LOGIC;
  signal I_SM_n_35 : STD_LOGIC;
  signal I_SM_n_36 : STD_LOGIC;
  signal I_SM_n_37 : STD_LOGIC;
  signal I_SM_n_38 : STD_LOGIC;
  signal I_SM_n_39 : STD_LOGIC;
  signal I_SM_n_40 : STD_LOGIC;
  signal I_SM_n_41 : STD_LOGIC;
  signal I_SM_n_42 : STD_LOGIC;
  signal I_SM_n_43 : STD_LOGIC;
  signal I_SM_n_44 : STD_LOGIC;
  signal I_SM_n_45 : STD_LOGIC;
  signal I_SM_n_46 : STD_LOGIC;
  signal I_SM_n_47 : STD_LOGIC;
  signal I_SM_n_48 : STD_LOGIC;
  signal I_SM_n_49 : STD_LOGIC;
  signal I_SM_n_50 : STD_LOGIC;
  signal I_SM_n_51 : STD_LOGIC;
  signal I_SM_n_52 : STD_LOGIC;
  signal I_SM_n_53 : STD_LOGIC;
  signal I_SM_n_54 : STD_LOGIC;
  signal I_SM_n_55 : STD_LOGIC;
  signal I_SM_n_56 : STD_LOGIC;
  signal I_SM_n_57 : STD_LOGIC;
  signal I_SM_n_58 : STD_LOGIC;
  signal I_SM_n_59 : STD_LOGIC;
  signal I_SM_n_60 : STD_LOGIC;
  signal I_SM_n_61 : STD_LOGIC;
  signal I_SM_n_62 : STD_LOGIC;
  signal I_SM_n_63 : STD_LOGIC;
  signal I_SM_n_64 : STD_LOGIC;
  signal I_SM_n_65 : STD_LOGIC;
  signal I_SM_n_66 : STD_LOGIC;
  signal I_SM_n_67 : STD_LOGIC;
  signal I_SM_n_68 : STD_LOGIC;
  signal I_SM_n_69 : STD_LOGIC;
  signal I_SM_n_70 : STD_LOGIC;
  signal I_SM_n_71 : STD_LOGIC;
  signal I_SM_n_72 : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0\ : STD_LOGIC;
  signal \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal VIDEO_GENLOCK_I_n_1 : STD_LOGIC;
  signal VIDEO_REG_I_n_34 : STD_LOGIC;
  signal VIDEO_REG_I_n_37 : STD_LOGIC;
  signal VIDEO_REG_I_n_38 : STD_LOGIC;
  signal VIDEO_REG_I_n_39 : STD_LOGIC;
  signal VIDEO_REG_I_n_40 : STD_LOGIC;
  signal VIDEO_REG_I_n_41 : STD_LOGIC;
  signal VIDEO_REG_I_n_42 : STD_LOGIC;
  signal VIDEO_REG_I_n_43 : STD_LOGIC;
  signal VIDEO_REG_I_n_44 : STD_LOGIC;
  signal VIDEO_REG_I_n_45 : STD_LOGIC;
  signal VIDEO_REG_I_n_46 : STD_LOGIC;
  signal VIDEO_REG_I_n_47 : STD_LOGIC;
  signal VIDEO_REG_I_n_48 : STD_LOGIC;
  signal VIDEO_REG_I_n_49 : STD_LOGIC;
  signal VIDEO_REG_I_n_50 : STD_LOGIC;
  signal VIDEO_REG_I_n_51 : STD_LOGIC;
  signal VIDEO_REG_I_n_52 : STD_LOGIC;
  signal VIDEO_REG_I_n_53 : STD_LOGIC;
  signal VIDEO_REG_I_n_54 : STD_LOGIC;
  signal VIDEO_REG_I_n_55 : STD_LOGIC;
  signal VIDEO_REG_I_n_56 : STD_LOGIC;
  signal VIDEO_REG_I_n_57 : STD_LOGIC;
  signal VIDEO_REG_I_n_58 : STD_LOGIC;
  signal VIDEO_REG_I_n_59 : STD_LOGIC;
  signal VIDEO_REG_I_n_60 : STD_LOGIC;
  signal VIDEO_REG_I_n_61 : STD_LOGIC;
  signal VIDEO_REG_I_n_62 : STD_LOGIC;
  signal VIDEO_REG_I_n_63 : STD_LOGIC;
  signal VIDEO_REG_I_n_64 : STD_LOGIC;
  signal VIDEO_REG_I_n_65 : STD_LOGIC;
  signal VIDEO_REG_I_n_66 : STD_LOGIC;
  signal VIDEO_REG_I_n_67 : STD_LOGIC;
  signal VIDEO_REG_I_n_68 : STD_LOGIC;
  signal VIDEO_REG_I_n_69 : STD_LOGIC;
  signal VIDEO_REG_I_n_70 : STD_LOGIC;
  signal \^cmnd_wr\ : STD_LOGIC;
  signal \^datamover_idle\ : STD_LOGIC;
  signal dm_address_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dma_err\ : STD_LOGIC;
  signal frame_sync_reg : STD_LOGIC;
  signal halted_set_i0 : STD_LOGIC;
  signal load_new_addr : STD_LOGIC;
  signal num_fstore_minus1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_0_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal \^p_38_out\ : STD_LOGIC;
  signal \^p_49_out\ : STD_LOGIC;
  signal p_51_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_59_out\ : STD_LOGIC;
  signal \^p_61_out\ : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal \^repeat_frame\ : STD_LOGIC;
  signal repeat_frame_nmbr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal stop_i : STD_LOGIC;
  signal tstvect_fsync_d2 : STD_LOGIC;
  signal valid_frame_sync_d1 : STD_LOGIC;
  signal valid_frame_sync_d2 : STD_LOGIC;
  signal zero_hsize_err : STD_LOGIC;
  signal zero_hsize_err0 : STD_LOGIC;
  signal zero_vsize_err : STD_LOGIC;
  signal zero_vsize_err0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6\ : label is "soft_lutpair44";
begin
  \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\(15 downto 0) <= \^gen_normal_dm_command.cmnd_data_reg[15]\(15 downto 0);
  \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0\(4 downto 0) <= \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(4 downto 0);
  Q(11 downto 0) <= \^q\(11 downto 0);
  cmnd_wr <= \^cmnd_wr\;
  datamover_idle <= \^datamover_idle\;
  dma_err <= \^dma_err\;
  p_38_out <= \^p_38_out\;
  p_49_out <= \^p_49_out\;
  p_59_out <= \^p_59_out\;
  p_61_out <= \^p_61_out\;
  repeat_frame <= \^repeat_frame\;
I_CMDSTS: entity work.design_1_axi_vdma_0_0_axi_vdma_cmdsts_if
     port map (
      D(48) => I_SM_n_24,
      D(47) => I_SM_n_25,
      D(46) => I_SM_n_26,
      D(45) => I_SM_n_27,
      D(44) => I_SM_n_28,
      D(43) => I_SM_n_29,
      D(42) => I_SM_n_30,
      D(41) => I_SM_n_31,
      D(40) => I_SM_n_32,
      D(39) => I_SM_n_33,
      D(38) => I_SM_n_34,
      D(37) => I_SM_n_35,
      D(36) => I_SM_n_36,
      D(35) => I_SM_n_37,
      D(34) => I_SM_n_38,
      D(33) => I_SM_n_39,
      D(32) => I_SM_n_40,
      D(31) => I_SM_n_41,
      D(30) => I_SM_n_42,
      D(29) => I_SM_n_43,
      D(28) => I_SM_n_44,
      D(27) => I_SM_n_45,
      D(26) => I_SM_n_46,
      D(25) => I_SM_n_47,
      D(24) => I_SM_n_48,
      D(23) => I_SM_n_49,
      D(22) => I_SM_n_50,
      D(21) => I_SM_n_51,
      D(20) => I_SM_n_52,
      D(19) => I_SM_n_53,
      D(18) => I_SM_n_54,
      D(17) => I_SM_n_55,
      D(16) => I_SM_n_56,
      D(15) => I_SM_n_57,
      D(14) => I_SM_n_58,
      D(13) => I_SM_n_59,
      D(12) => I_SM_n_60,
      D(11) => I_SM_n_61,
      D(10) => I_SM_n_62,
      D(9) => I_SM_n_63,
      D(8) => I_SM_n_64,
      D(7) => I_SM_n_65,
      D(6) => I_SM_n_66,
      D(5) => I_SM_n_67,
      D(4) => I_SM_n_68,
      D(3) => I_SM_n_69,
      D(2) => I_SM_n_70,
      D(1) => I_SM_n_71,
      D(0) => I_SM_n_72,
      E(0) => E(0),
      \FSM_sequential_dmacntrl_cs_reg[2]\ => \^p_59_out\,
      \GEN_MIN_FOR_SYNC.sft_rst_dly15_reg\ => I_CMDSTS_n_5,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\ => \^cmnd_wr\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ => \^p_49_out\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => \INFERRED_GEN.cnt_i_reg[2]_1\,
      \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[0]\(0) => p_1_out,
      SR(0) => SR(0),
      dma_decerr_reg => dma_decerr_reg,
      dma_decerr_reg_0 => dma_decerr_reg_0,
      dma_slverr_reg => dma_slverr_reg,
      dma_slverr_reg_0 => dma_slverr_reg_0,
      err_i_reg_0 => I_CMDSTS_n_1,
      frame_sync_reg => frame_sync_reg,
      initial_frame0 => initial_frame0,
      lsize_mismatch_err => lsize_mismatch_err,
      lsize_more_mismatch_err => lsize_more_mismatch_err,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_12_out => p_12_out,
      p_61_out => \^p_61_out\,
      p_74_out(0) => p_74_out(0),
      p_80_out => p_80_out,
      p_9_out => p_9_out,
      s2mm_halt => s2mm_halt,
      s2mm_prmry_resetn => s2mm_prmry_resetn,
      \sig_input_addr_reg_reg[31]\(48 downto 0) => \sig_input_addr_reg_reg[31]\(48 downto 0),
      stop_i => stop_i,
      stop_reg => \^dma_err\,
      zero_hsize_err => zero_hsize_err,
      zero_vsize_err => zero_vsize_err
    );
I_SM: entity work.design_1_axi_vdma_0_0_axi_vdma_sm
     port map (
      CO(0) => VIDEO_REG_I_n_62,
      D(48) => I_SM_n_24,
      D(47) => I_SM_n_25,
      D(46) => I_SM_n_26,
      D(45) => I_SM_n_27,
      D(44) => I_SM_n_28,
      D(43) => I_SM_n_29,
      D(42) => I_SM_n_30,
      D(41) => I_SM_n_31,
      D(40) => I_SM_n_32,
      D(39) => I_SM_n_33,
      D(38) => I_SM_n_34,
      D(37) => I_SM_n_35,
      D(36) => I_SM_n_36,
      D(35) => I_SM_n_37,
      D(34) => I_SM_n_38,
      D(33) => I_SM_n_39,
      D(32) => I_SM_n_40,
      D(31) => I_SM_n_41,
      D(30) => I_SM_n_42,
      D(29) => I_SM_n_43,
      D(28) => I_SM_n_44,
      D(27) => I_SM_n_45,
      D(26) => I_SM_n_46,
      D(25) => I_SM_n_47,
      D(24) => I_SM_n_48,
      D(23) => I_SM_n_49,
      D(22) => I_SM_n_50,
      D(21) => I_SM_n_51,
      D(20) => I_SM_n_52,
      D(19) => I_SM_n_53,
      D(18) => I_SM_n_54,
      D(17) => I_SM_n_55,
      D(16) => I_SM_n_56,
      D(15) => I_SM_n_57,
      D(14) => I_SM_n_58,
      D(13) => I_SM_n_59,
      D(12) => I_SM_n_60,
      D(11) => I_SM_n_61,
      D(10) => I_SM_n_62,
      D(9) => I_SM_n_63,
      D(8) => I_SM_n_64,
      D(7) => I_SM_n_65,
      D(6) => I_SM_n_66,
      D(5) => I_SM_n_67,
      D(4) => I_SM_n_68,
      D(3) => I_SM_n_69,
      D(2) => I_SM_n_70,
      D(1) => I_SM_n_71,
      D(0) => I_SM_n_72,
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0\(15 downto 0) => dm_address_reg(15 downto 0),
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ => \^p_49_out\,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16]\ => VIDEO_REG_I_n_37,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17]\ => VIDEO_REG_I_n_38,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18]\ => VIDEO_REG_I_n_39,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19]\ => VIDEO_REG_I_n_40,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20]\ => VIDEO_REG_I_n_41,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21]\ => VIDEO_REG_I_n_42,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22]\ => VIDEO_REG_I_n_43,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23]\ => VIDEO_REG_I_n_44,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24]\ => VIDEO_REG_I_n_45,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25]\ => VIDEO_REG_I_n_46,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26]\ => VIDEO_REG_I_n_47,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27]\ => VIDEO_REG_I_n_48,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28]\ => VIDEO_REG_I_n_49,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29]\ => VIDEO_REG_I_n_50,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30]\ => VIDEO_REG_I_n_51,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\ => VIDEO_REG_I_n_52,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]_2\(0),
      O(7) => VIDEO_REG_I_n_54,
      O(6) => VIDEO_REG_I_n_55,
      O(5) => VIDEO_REG_I_n_56,
      O(4) => VIDEO_REG_I_n_57,
      O(3) => VIDEO_REG_I_n_58,
      O(2) => VIDEO_REG_I_n_59,
      O(1) => VIDEO_REG_I_n_60,
      O(0) => VIDEO_REG_I_n_61,
      Q(12 downto 1) => \^q\(11 downto 0),
      Q(0) => p_51_out(0),
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\ => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\,
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\,
      SR(0) => SR(0),
      datamover_idle => \^datamover_idle\,
      dma_interr_reg => dma_interr_reg,
      dma_interr_reg_0 => dma_interr_reg_0,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      err_i_reg => \^dma_err\,
      err_i_reg_0(0) => err_i_reg(0),
      frame_sync_aligned => frame_sync_aligned,
      frame_sync_reg => frame_sync_reg,
      halt_i_reg => I_CMDSTS_n_5,
      halted_set_i0 => halted_set_i0,
      \hsize_vid_reg[15]\(15 downto 0) => \^gen_normal_dm_command.cmnd_data_reg[15]\(15 downto 0),
      interr_i_reg => I_CMDSTS_n_1,
      load_new_addr => load_new_addr,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_24_out => p_24_out,
      p_2_out => p_2_out,
      p_38_out => \^p_38_out\,
      p_61_out => \^p_61_out\,
      p_74_out(0) => p_74_out(0),
      p_80_out => p_80_out,
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(0),
      s2mm_halt => s2mm_halt,
      s2mm_prmry_resetn => s2mm_prmry_resetn,
      s_axis_cmd_tvalid_reg => \^cmnd_wr\,
      s_axis_cmd_tvalid_reg_0 => \^p_59_out\,
      \stride_vid_reg[15]\(7) => VIDEO_REG_I_n_63,
      \stride_vid_reg[15]\(6) => VIDEO_REG_I_n_64,
      \stride_vid_reg[15]\(5) => VIDEO_REG_I_n_65,
      \stride_vid_reg[15]\(4) => VIDEO_REG_I_n_66,
      \stride_vid_reg[15]\(3) => VIDEO_REG_I_n_67,
      \stride_vid_reg[15]\(2) => VIDEO_REG_I_n_68,
      \stride_vid_reg[15]\(1) => VIDEO_REG_I_n_69,
      \stride_vid_reg[15]\(0) => VIDEO_REG_I_n_70,
      tstvect_fsync_d2 => tstvect_fsync_d2,
      \wdata_reg[4]\(0) => \wdata_reg[4]\(0),
      zero_hsize_err => zero_hsize_err,
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err => zero_vsize_err,
      zero_vsize_err0 => zero_vsize_err0
    );
I_STS_MNGR: entity work.design_1_axi_vdma_0_0_axi_vdma_sts_mngr
     port map (
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ => VIDEO_REG_I_n_34,
      SR(0) => SR(0),
      datamover_idle => \^datamover_idle\,
      halted_reg => halted_reg,
      halted_set_i0 => halted_set_i0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_37_out => p_37_out,
      p_73_out(0) => p_73_out(0),
      p_74_out(0) => p_74_out(0),
      s2mm_prmry_resetn => s2mm_prmry_resetn,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888B8BB"
    )
        port map (
      I0 => \ptr_ref_i_reg[4]\(0),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5_n_0\,
      I2 => repeat_frame_nmbr(0),
      I3 => \GEN_NOSYNCEN_BIT.dmacr_i_reg[15]\,
      I4 => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(0),
      I5 => VIDEO_GENLOCK_I_n_1,
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \ptr_ref_i_reg[4]\(1),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5_n_0\,
      I2 => repeat_frame_nmbr(1),
      I3 => \GEN_NOSYNCEN_BIT.dmacr_i_reg[15]\,
      I4 => \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_2_n_0\,
      I5 => VIDEO_GENLOCK_I_n_1,
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(0),
      I1 => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(1),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_2_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ptr_ref_i_reg[4]\(2),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5_n_0\,
      I2 => repeat_frame_nmbr(2),
      I3 => p_74_out(2),
      I4 => \^repeat_frame\,
      I5 => \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0\,
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(2),
      I1 => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(1),
      I2 => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(0),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB8BBB888"
    )
        port map (
      I0 => \ptr_ref_i_reg[4]\(3),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5_n_0\,
      I2 => repeat_frame_nmbr(3),
      I3 => \GEN_NOSYNCEN_BIT.dmacr_i_reg[15]\,
      I4 => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(3),
      I5 => \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_3_n_0\,
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(2),
      I1 => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(1),
      I2 => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(0),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_3_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ptr_ref_i_reg[4]\(4),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5_n_0\,
      I2 => repeat_frame_nmbr(4),
      I3 => p_74_out(2),
      I4 => \^repeat_frame\,
      I5 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0\,
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => valid_frame_sync_d2,
      I1 => p_74_out(1),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(4),
      I1 => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(2),
      I2 => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(1),
      I3 => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(0),
      I4 => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(3),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => VIDEO_REG_I_n_53,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0\,
      Q => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(0),
      R => prmry_resetn_i_reg(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => VIDEO_REG_I_n_53,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0\,
      Q => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(1),
      R => prmry_resetn_i_reg(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => VIDEO_REG_I_n_53,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0\,
      Q => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(2),
      R => prmry_resetn_i_reg(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => VIDEO_REG_I_n_53,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0\,
      Q => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(3),
      R => prmry_resetn_i_reg(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => VIDEO_REG_I_n_53,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0\,
      Q => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(4),
      R => prmry_resetn_i_reg(0)
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => valid_frame_sync_d2,
      I1 => s2mm_prmry_resetn,
      O => p_0_out
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_1_out,
      D => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(0),
      Q => repeat_frame_nmbr(0),
      R => p_0_out
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_1_out,
      D => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(1),
      Q => repeat_frame_nmbr(1),
      R => p_0_out
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_1_out,
      D => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(2),
      Q => repeat_frame_nmbr(2),
      R => p_0_out
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_1_out,
      D => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(3),
      Q => repeat_frame_nmbr(3),
      R => p_0_out
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_1_out,
      D => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(4),
      Q => repeat_frame_nmbr(4),
      R => p_0_out
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_1_out,
      D => p_1_out,
      Q => \^repeat_frame\,
      R => p_0_out
    );
\MASTER_MODE_FRAME_CNT.tstvect_fsync_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_8_out,
      Q => p_53_out,
      R => SR(0)
    );
\MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_48_out,
      Q => valid_frame_sync_d1,
      R => SR(0)
    );
\MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => valid_frame_sync_d1,
      Q => valid_frame_sync_d2,
      R => SR(0)
    );
VIDEO_GENLOCK_I: entity work.design_1_axi_vdma_0_0_axi_vdma_genlock_mngr
     port map (
      \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0\ => VIDEO_GENLOCK_I_n_1,
      Q(4 downto 0) => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(4 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      num_fstore_minus1(0) => num_fstore_minus1(1),
      p_47_out => p_47_out,
      p_73_out(0) => p_73_out(0),
      p_74_out(0) => p_74_out(1),
      s2mm_frame_ptr_out(2 downto 0) => s2mm_frame_ptr_out(2 downto 0),
      s2mm_prmry_resetn => s2mm_prmry_resetn,
      valid_frame_sync_d2 => valid_frame_sync_d2
    );
VIDEO_REG_I: entity work.design_1_axi_vdma_0_0_axi_vdma_vidreg_module
     port map (
      CO(0) => VIDEO_REG_I_n_62,
      D(0) => D(0),
      E(0) => VIDEO_REG_I_n_53,
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\(15 downto 0) => \^gen_normal_dm_command.cmnd_data_reg[15]\(15 downto 0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[0]\(0) => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[0]\(0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[0]_0\(0) => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[0]_0\(0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[0]\(0) => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[0]\(0),
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(31 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(31 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(31 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(31 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(31 downto 0) => \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(31 downto 0),
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\(1 downto 0) => \^master_mode_frame_cnt.repeat_frame_nmbr_reg[4]_0\(1 downto 0),
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]_0\ => VIDEO_GENLOCK_I_n_1,
      \MASTER_MODE_FRAME_CNT.repeat_frame_reg\ => \^repeat_frame\,
      \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0) => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0),
      O(7) => VIDEO_REG_I_n_54,
      O(6) => VIDEO_REG_I_n_55,
      O(5) => VIDEO_REG_I_n_56,
      O(4) => VIDEO_REG_I_n_57,
      O(3) => VIDEO_REG_I_n_58,
      O(2) => VIDEO_REG_I_n_59,
      O(1) => VIDEO_REG_I_n_60,
      O(0) => VIDEO_REG_I_n_61,
      Q(12 downto 1) => \^q\(11 downto 0),
      Q(0) => p_51_out(0),
      SR(0) => SR(0),
      all_idle_reg => VIDEO_REG_I_n_34,
      \dm_address_reg[15]\(7) => VIDEO_REG_I_n_63,
      \dm_address_reg[15]\(6) => VIDEO_REG_I_n_64,
      \dm_address_reg[15]\(5) => VIDEO_REG_I_n_65,
      \dm_address_reg[15]\(4) => VIDEO_REG_I_n_66,
      \dm_address_reg[15]\(3) => VIDEO_REG_I_n_67,
      \dm_address_reg[15]\(2) => VIDEO_REG_I_n_68,
      \dm_address_reg[15]\(1) => VIDEO_REG_I_n_69,
      \dm_address_reg[15]\(0) => VIDEO_REG_I_n_70,
      \dm_address_reg[15]_0\(15 downto 0) => dm_address_reg(15 downto 0),
      \dm_address_reg[23]\ => VIDEO_REG_I_n_37,
      \dm_address_reg[23]_0\ => VIDEO_REG_I_n_38,
      \dm_address_reg[23]_1\ => VIDEO_REG_I_n_39,
      \dm_address_reg[23]_2\ => VIDEO_REG_I_n_40,
      \dm_address_reg[23]_3\ => VIDEO_REG_I_n_41,
      \dm_address_reg[23]_4\ => VIDEO_REG_I_n_42,
      \dm_address_reg[23]_5\ => VIDEO_REG_I_n_43,
      \dm_address_reg[23]_6\ => VIDEO_REG_I_n_44,
      \dm_address_reg[31]\ => VIDEO_REG_I_n_45,
      \dm_address_reg[31]_0\ => VIDEO_REG_I_n_46,
      \dm_address_reg[31]_1\ => VIDEO_REG_I_n_47,
      \dm_address_reg[31]_2\ => VIDEO_REG_I_n_48,
      \dm_address_reg[31]_3\ => VIDEO_REG_I_n_49,
      \dm_address_reg[31]_4\ => VIDEO_REG_I_n_50,
      \dm_address_reg[31]_5\ => VIDEO_REG_I_n_51,
      \dm_address_reg[31]_6\ => VIDEO_REG_I_n_52,
      initial_frame0 => initial_frame0,
      load_new_addr => load_new_addr,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_23_out => p_23_out,
      p_24_out => p_24_out,
      p_38_out => \^p_38_out\,
      p_70_out => p_70_out,
      p_74_out(1 downto 0) => p_74_out(2 downto 1),
      p_8_out => p_8_out,
      prmtr_updt_complete_i_reg => prmtr_updt_complete_i_reg,
      \reg_module_hsize_reg[15]\(15 downto 0) => \reg_module_hsize_reg[15]\(15 downto 0),
      \reg_module_vsize_reg[12]\(12 downto 0) => \reg_module_vsize_reg[12]\(12 downto 0),
      \stride_vid_reg[0]\ => prmtr_update_complete,
      \stride_vid_reg[0]_0\ => \^p_49_out\,
      tstvect_fsync_d2 => tstvect_fsync_d2,
      valid_frame_sync_d2 => valid_frame_sync_d2,
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err0 => zero_vsize_err0
    );
initial_frame_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_FREE_RUN_MODE.frame_sync_i_reg\,
      Q => initial_frame,
      R => initial_frame0
    );
\num_fstore_minus1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => num_fstore_minus1(1),
      R => SR(0)
    );
stop_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => stop_i,
      Q => p_36_out,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_s2mm_axis_dwidth_converter is
  port (
    p_89_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_88_out : out STD_LOGIC;
    DINADIN : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axis_tdata : out STD_LOGIC_VECTOR ( 26 downto 0 );
    p_8_out : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    M_VALID : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    M_Last : in STD_LOGIC;
    s_axis_fifo_ainit_nosync : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_data_reg_out_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_s2mm_axis_dwidth_converter : entity is "axi_vdma_s2mm_axis_dwidth_converter";
end design_1_axi_vdma_0_0_axi_vdma_s2mm_axis_dwidth_converter;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_s2mm_axis_dwidth_converter is
begin
\GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I\: entity work.design_1_axi_vdma_0_0_axi_vdma_v6_2_9_axis_dwidth_converter_v1_0_axis_dwidth_converter
     port map (
      DINADIN(9 downto 0) => DINADIN(9 downto 0),
      E(0) => E(0),
      M_Last => M_Last,
      M_VALID => M_VALID,
      Q(2 downto 0) => Q(2 downto 0),
      \out\ => \out\,
      p_8_out => p_8_out,
      \r0_keep_reg[2]\(0) => p_88_out,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_tdata(26 downto 0) => s_axis_tdata(26 downto 0),
      \sig_data_reg_out_reg[23]\(23 downto 0) => \sig_data_reg_out_reg[23]\(23 downto 0),
      \state_reg[2]\ => p_89_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_srl_fifo_f is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    sig_calc_error_reg_reg_0 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    sig_input_reg_empty_reg : in STD_LOGIC;
    sig_psm_halt_reg : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_srl_fifo_f : entity is "srl_fifo_f";
end design_1_axi_vdma_0_0_srl_fifo_f;

architecture STRUCTURE of design_1_axi_vdma_0_0_srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.design_1_axi_vdma_0_0_srl_fifo_rbu_f
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      cmnd_wr => cmnd_wr,
      \in\(48 downto 0) => \in\(48 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(49 downto 0) => \out\(49 downto 0),
      p_59_out => p_59_out,
      s2mm_halt => s2mm_halt,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_calc_error_reg_reg_0 => sig_calc_error_reg_reg_0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty_reg => sig_input_reg_empty_reg,
      sig_psm_halt_reg => sig_psm_halt_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_srl_fifo_f__parameterized0\ is
  port (
    p_12_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_out : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : out STD_LOGIC;
    decerr_i_reg : out STD_LOGIC;
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    p_80_out : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    \hsize_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_wdc_status_going_full_reg : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \design_1_axi_vdma_0_0_srl_fifo_f__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0\
     port map (
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(19 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(19 downto 0),
      Q(0) => Q(0),
      decerr_i_reg => decerr_i_reg,
      dma_err => dma_err,
      \hsize_vid_reg[15]\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      interr_i_reg => interr_i_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_12_out => p_12_out,
      p_61_out => p_61_out,
      p_80_out => p_80_out,
      p_9_out => p_9_out,
      s2mm_halt => s2mm_halt,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full_reg => sig_wdc_status_going_full_reg,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      slverr_i_reg => slverr_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_srl_fifo_f__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_halt_reg_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_srl_fifo_f__parameterized1\ : entity is "srl_fifo_f";
end \design_1_axi_vdma_0_0_srl_fifo_f__parameterized1\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_srl_fifo_f__parameterized1\ is
begin
I_SRL_FIFO_RBU_F: entity work.\design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0),
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      \INFERRED_GEN.cnt_i_reg[3]\ => \INFERRED_GEN.cnt_i_reg[3]\,
      Q(3 downto 0) => Q(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\(0) => \out\(0),
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_posted_to_axi_reg => sig_posted_to_axi_reg,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_srl_fifo_f__parameterized2\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    p_4_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_srl_fifo_f__parameterized2\ : entity is "srl_fifo_f";
end \design_1_axi_vdma_0_0_srl_fifo_f__parameterized2\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_srl_fifo_f__parameterized2\ is
begin
I_SRL_FIFO_RBU_F: entity work.\design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      \in\(18 downto 0) => \in\(18 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(18 downto 0) => \out\(18 downto 0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_srl_fifo_f__parameterized3\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    p_9_out_0 : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    \sig_next_strt_offset_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_sm_ld_dre_cmd_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dre_halted_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_cmdcntl_sm_state_ns119_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_srl_fifo_f__parameterized3\ : entity is "srl_fifo_f";
end \design_1_axi_vdma_0_0_srl_fifo_f__parameterized3\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_srl_fifo_f__parameterized3\ is
begin
I_SRL_FIFO_RBU_F: entity work.\design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized3\
     port map (
      D(0) => D(0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2 downto 0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2 downto 0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(2 downto 0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(2 downto 0),
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(0) => Q(0),
      \in\(20 downto 0) => \in\(20 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(18 downto 0) => \out\(18 downto 0),
      p_9_out_0 => p_9_out_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmdcntl_sm_state_ns119_out => sig_cmdcntl_sm_state_ns119_out,
      sig_dre_halted_reg => sig_dre_halted_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_need_cmd_flush => sig_need_cmd_flush,
      \sig_next_strt_offset_reg[0]\(0) => \sig_next_strt_offset_reg[0]\(0),
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_ld_dre_cmd_reg => sig_sm_ld_dre_cmd_reg,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_srl_fifo_f__parameterized4\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\ : out STD_LOGIC;
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_Full_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_empty_reg : out STD_LOGIC;
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_flush_db1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_dre_halted_reg : in STD_LOGIC;
    sig_dre_halted_reg_0 : in STD_LOGIC;
    m_valid_i_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]\ : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    sig_eop_halt_xfer_reg : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    \storage_data_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_srl_fifo_f__parameterized4\ : entity is "srl_fifo_f";
end \design_1_axi_vdma_0_0_srl_fifo_f__parameterized4\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_srl_fifo_f__parameterized4\ is
begin
I_SRL_FIFO_RBU_F: entity work.\design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized4\
     port map (
      FIFO_Full_reg_0(0) => FIFO_Full_reg(0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]\(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]\(0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8]\(0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8]\(0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\(0) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\(0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(0) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]\(0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]\(0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\ => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(3 downto 0) => Q(3 downto 0),
      SS(0) => SS(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_valid_i_reg => m_valid_i_reg,
      \out\(8 downto 0) => \out\(8 downto 0),
      sig_cmd_empty_reg => sig_cmd_empty_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre_halted_reg => sig_dre_halted_reg,
      sig_dre_halted_reg_0 => sig_dre_halted_reg_0,
      sig_eop_halt_xfer_reg => sig_eop_halt_xfer_reg,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_flush_db1_reg => sig_flush_db1_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      \sig_mssa_index_reg_out_reg[0]\ => \sig_mssa_index_reg_out_reg[0]\,
      \storage_data_reg[8]\(8 downto 0) => \storage_data_reg[8]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_srl_fifo_f__parameterized5\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_posted_to_axi_2_reg : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    \sig_xfer_len_reg_reg[0]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 45 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_addr_reg_empty_reg : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_srl_fifo_f__parameterized5\ : entity is "srl_fifo_f";
end \design_1_axi_vdma_0_0_srl_fifo_f__parameterized5\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_srl_fifo_f__parameterized5\ is
begin
I_SRL_FIFO_RBU_F: entity work.\design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized5\
     port map (
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \in\(40 downto 0) => \in\(40 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(45 downto 0) => \out\(45 downto 0),
      p_22_out => p_22_out,
      sig_addr_reg_empty_reg => sig_addr_reg_empty_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst,
      \sig_xfer_len_reg_reg[0]\ => \sig_xfer_len_reg_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_srl_fifo_f__parameterized6\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC;
    sig_last_dbeat3_out : out STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_single_dbeat2_out : out STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]_0\ : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[3]_0\ : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_dqual_reg_full : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_xfer_calc_err_reg_reg : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_srl_fifo_f__parameterized6\ : entity is "srl_fifo_f";
end \design_1_axi_vdma_0_0_srl_fifo_f__parameterized6\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_srl_fifo_f__parameterized6\ is
begin
I_SRL_FIFO_RBU_F: entity work.\design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized6\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(7 downto 0) => Q(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(4 downto 0) => \out\(4 downto 0),
      p_11_out => p_11_out,
      sel => sig_next_calc_error_reg_reg,
      \sig_addr_posted_cntr_reg[2]\(2 downto 0) => \sig_addr_posted_cntr_reg[2]\(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr_reg[3]\,
      \sig_dbeat_cntr_reg[3]_0\ => \sig_dbeat_cntr_reg[3]_0\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[7]\(7 downto 0) => \sig_dbeat_cntr_reg[7]\(7 downto 0),
      \sig_dbeat_cntr_reg[7]_0\ => \sig_dbeat_cntr_reg[7]_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n_reg_0,
      sig_last_dbeat3_out => sig_last_dbeat3_out,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_posted_to_axi_reg => sig_posted_to_axi_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_single_dbeat2_out => sig_single_dbeat2_out,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_xfer_calc_err_reg_reg(11 downto 0) => sig_xfer_calc_err_reg_reg(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_blk_mem_gen_generic_cstr is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \sig_mssa_index_reg_out_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0\ : out STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_90_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_s_ready_dup3_reg : in STD_LOGIC;
    \sig_strb_skid_reg_reg[1]\ : in STD_LOGIC;
    \sig_strb_skid_reg_reg[2]\ : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end design_1_axi_vdma_0_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of design_1_axi_vdma_0_0_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.design_1_axi_vdma_0_0_blk_mem_gen_prim_width
     port map (
      D(8 downto 0) => D(8 downto 0),
      E(0) => E(0),
      \gc0.count_d1_reg[10]\(10 downto 0) => \gc0.count_d1_reg[10]\(10 downto 0),
      \gcc0.gc0.count_d1_reg[10]\(10 downto 0) => \gcc0.gc0.count_d1_reg[10]\(10 downto 0),
      p_90_out(8 downto 0) => p_90_out(8 downto 0),
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\ramloop[1].ram.r\: entity work.\design_1_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      D(17 downto 0) => D(26 downto 9),
      E(0) => E(0),
      \gc0.count_d1_reg[10]\(10 downto 0) => \gc0.count_d1_reg[10]\(10 downto 0),
      \gcc0.gc0.count_d1_reg[10]\(10 downto 0) => \gcc0.gc0.count_d1_reg[10]\(10 downto 0),
      p_90_out(17 downto 0) => p_90_out(26 downto 9),
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\ramloop[2].ram.r\: entity work.\design_1_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      DINADIN(9 downto 5) => DINADIN(4 downto 0),
      DINADIN(4 downto 0) => p_90_out(31 downto 27),
      DOUTBDOUT(9 downto 5) => DOUTBDOUT(4 downto 0),
      DOUTBDOUT(4 downto 0) => D(31 downto 27),
      E(0) => E(0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\(1 downto 0) => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\(1 downto 0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\(0) => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\(0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0\,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gc0.count_d1_reg[10]\(10 downto 0) => \gc0.count_d1_reg[10]\(10 downto 0),
      \gcc0.gc0.count_d1_reg[10]\(10 downto 0) => \gcc0.gc0.count_d1_reg[10]\(10 downto 0),
      p_23_out => p_23_out,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      \sig_mssa_index_reg_out_reg[1]\(1 downto 0) => \sig_mssa_index_reg_out_reg[1]\(1 downto 0),
      sig_s_ready_dup3_reg => sig_s_ready_dup3_reg,
      \sig_strb_skid_reg_reg[1]\ => \sig_strb_skid_reg_reg[1]\,
      \sig_strb_skid_reg_reg[2]\ => \sig_strb_skid_reg_reg[2]\,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \sig_data_reg_out_reg[34]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_data_skid_reg_reg[34]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_regout_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_s_ready_dup_reg : in STD_LOGIC;
    \sig_data_skid_reg_reg[34]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \design_1_axi_vdma_0_0_blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_blk_mem_gen_generic_cstr__parameterized0\ is
begin
\ramloop[0].ram.r\: entity work.\design_1_axi_vdma_0_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      DINBDIN(5 downto 0) => DINBDIN(5 downto 0),
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => SR(0),
      \gc1.count_d2_reg[8]\(8 downto 0) => \gc1.count_d2_reg[8]\(8 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_data_fifo_data_out(37 downto 0) => sig_data_fifo_data_out(37 downto 0),
      \sig_data_reg_out_reg[34]\(2 downto 0) => \sig_data_reg_out_reg[34]\(2 downto 0),
      \sig_data_skid_reg_reg[34]\(2 downto 0) => \sig_data_skid_reg_reg[34]\(2 downto 0),
      \sig_data_skid_reg_reg[34]_0\(2 downto 0) => \sig_data_skid_reg_reg[34]_0\(2 downto 0),
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_rd_logic is
  port (
    \out\ : out STD_LOGIC;
    tmp_ram_regout_en : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    \gc0.count_d1_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axis_s2mm_aclk : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    s_axis_fifo_ainit_nosync : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_halt : in STD_LOGIC;
    s2mm_axis_resetn : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gcc0.gc0.count_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_rd_logic : entity is "rd_logic";
end design_1_axi_vdma_0_0_rd_logic;

architecture STRUCTURE of design_1_axi_vdma_0_0_rd_logic is
  signal \^gc0.count_d1_reg[10]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gr1.gr1_int.rfwft_n_5\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal rpntr_n_31 : STD_LOGIC;
  signal rpntr_n_32 : STD_LOGIC;
  signal rpntr_n_33 : STD_LOGIC;
  signal rpntr_n_34 : STD_LOGIC;
  signal rpntr_n_35 : STD_LOGIC;
  signal rpntr_n_36 : STD_LOGIC;
begin
  \gc0.count_d1_reg[10]\(0) <= \^gc0.count_d1_reg[10]\(0);
\gr1.gr1_int.rfwft\: entity work.design_1_axi_vdma_0_0_rd_fwft_7
     port map (
      E(0) => \^gc0.count_d1_reg[10]\(0),
      empty_fwft_i_reg_0 => empty_fwft_i_reg,
      \out\ => \out\,
      ram_empty_fb_i_reg => p_2_out,
      ram_empty_i_reg => \gr1.gr1_int.rfwft_n_5\,
      s2mm_axis_resetn => s2mm_axis_resetn,
      s2mm_halt => s2mm_halt,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
\grss.rsts\: entity work.design_1_axi_vdma_0_0_rd_status_flags_ss
     port map (
      E(0) => E(0),
      \gc0.count_d1_reg[0]\ => rpntr_n_31,
      \gc0.count_d1_reg[2]\ => rpntr_n_32,
      \gc0.count_d1_reg[4]\ => rpntr_n_33,
      \gc0.count_d1_reg[6]\ => rpntr_n_34,
      \gc0.count_d1_reg[8]\ => rpntr_n_35,
      \gc0.count_reg[10]\ => rpntr_n_36,
      \gcc0.gc0.count_d1_reg[10]\ => \gcc0.gc0.count_d1_reg[10]\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gr1.gr1_int.rfwft_n_5\,
      \out\ => p_2_out,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      srst_full_ff_i => srst_full_ff_i,
      v1_reg_1(4 downto 0) => v1_reg_1(4 downto 0)
    );
rpntr: entity work.design_1_axi_vdma_0_0_rd_bin_cntr
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0),
      E(0) => \^gc0.count_d1_reg[10]\(0),
      Q(9 downto 0) => Q(9 downto 0),
      \gcc0.gc0.count_d1_reg[10]\(10 downto 0) => \gcc0.gc0.count_d1_reg[10]_0\(10 downto 0),
      \gcc0.gc0.count_reg[9]\(9 downto 0) => \gcc0.gc0.count_reg[9]\(9 downto 0),
      ram_empty_i_reg => rpntr_n_31,
      ram_empty_i_reg_0 => rpntr_n_32,
      ram_empty_i_reg_1 => rpntr_n_33,
      ram_empty_i_reg_2 => rpntr_n_34,
      ram_empty_i_reg_3 => rpntr_n_35,
      ram_empty_i_reg_4 => rpntr_n_36,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      srst_full_ff_i => srst_full_ff_i,
      v1_reg(4 downto 0) => v1_reg(4 downto 0),
      v1_reg_0(4 downto 0) => v1_reg_0(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_rd_logic__parameterized0\ is
  port (
    \gc1.count_d2_reg[0]\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    hold_ff_q_reg_0 : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    \sig_byte_cntr_reg[8]\ : out STD_LOGIC;
    \FSM_sequential_sig_csm_state_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    hold_ff_q_reg_1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    wr_rst_reg_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[1]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    sig_clr_dbc_reg_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_rd_logic__parameterized0\ : entity is "rd_logic";
end \design_1_axi_vdma_0_0_rd_logic__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_rd_logic__parameterized0\ is
  signal cntr_en : STD_LOGIC;
  signal \^hold_ff_q_reg\ : STD_LOGIC;
  signal \^p_7_out\ : STD_LOGIC;
  signal rpntr_n_0 : STD_LOGIC;
begin
  hold_ff_q_reg <= \^hold_ff_q_reg\;
  p_7_out <= \^p_7_out\;
\grhf.rhf\: entity work.design_1_axi_vdma_0_0_rd_handshaking_flags
     port map (
      \FSM_sequential_sig_csm_state_reg[0]\ => \FSM_sequential_sig_csm_state_reg[0]\,
      hold_ff_q_reg => \^hold_ff_q_reg\,
      hold_ff_q_reg_0 => hold_ff_q_reg_0,
      hold_ff_q_reg_1 => hold_ff_q_reg_1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_32_out => p_32_out,
      ram_empty_i_reg => ram_empty_i_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\grss.gdc.dc\: entity work.design_1_axi_vdma_0_0_dc_ss
     port map (
      E(0) => \^p_7_out\,
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      ram_full_fb_i_reg(0) => cntr_en,
      ram_full_i_reg => ram_full_i_reg,
      \sig_byte_cntr_reg[8]\ => \sig_byte_cntr_reg[8]\,
      wr_rst_reg_reg => wr_rst_reg_reg,
      wr_rst_reg_reg_0 => wr_rst_reg_reg_0
    );
\grss.rsts\: entity work.\design_1_axi_vdma_0_0_rd_status_flags_ss__parameterized0\
     port map (
      E(0) => \^p_7_out\,
      SR(0) => SR(0),
      \count_reg[0]\(0) => cntr_en,
      \gc1.count_d1_reg[1]\ => rpntr_n_0,
      \gc1.count_d2_reg[0]\ => \gc1.count_d2_reg[0]\,
      \gcc0.gc0.count_d1_reg[1]\ => \gcc0.gc0.count_d1_reg[1]\,
      \gv.ram_valid_d1_reg\ => \^hold_ff_q_reg\,
      hold_ff_q_reg => hold_ff_q_reg_1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_32_out => p_32_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      sig_clr_dbc_reg_reg(0) => E(0),
      sig_clr_dbc_reg_reg_0 => sig_clr_dbc_reg_reg
    );
rpntr: entity work.\design_1_axi_vdma_0_0_rd_bin_cntr__parameterized0\
     port map (
      E(0) => \^p_7_out\,
      SR(0) => SR(0),
      \gcc0.gc0.count_d1_reg[2]\(2 downto 0) => \gcc0.gc0.count_d1_reg[2]\(2 downto 0),
      \gpr1.dout_i_reg[1]\(2 downto 0) => \gpr1.dout_i_reg[1]\(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      ram_empty_i_reg => rpntr_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_rd_logic__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_regout_en : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_0\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    hold_ff_q_reg_0 : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_reg_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_rd_logic__parameterized1\ : entity is "rd_logic";
end \design_1_axi_vdma_0_0_rd_logic__parameterized1\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_rd_logic__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gr1.gr1_int.rfwft_n_3\ : STD_LOGIC;
  signal p_2_out_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gr1.gr1_int.rfwft\: entity work.design_1_axi_vdma_0_0_rd_fwft
     port map (
      E(0) => \^e\(0),
      empty_fwft_i_reg_0 => empty_fwft_i_reg,
      hold_ff_q_reg => hold_ff_q_reg,
      hold_ff_q_reg_0 => hold_ff_q_reg_0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      ram_empty_fb_i_reg => p_2_out_0,
      ram_empty_i_reg => \gr1.gr1_int.rfwft_n_3\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
\grss.rsts\: entity work.\design_1_axi_vdma_0_0_rd_status_flags_ss__parameterized1\
     port map (
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      \gcc0.gc0.count_d1_reg[8]\ => \gcc0.gc0.count_d1_reg[8]\,
      \gcc0.gc0.count_d1_reg[8]_0\ => \gcc0.gc0.count_d1_reg[8]_0\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => p_2_out_0,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      sig_s_ready_out_reg => \gr1.gr1_int.rfwft_n_3\,
      srst_full_ff_i => srst_full_ff_i,
      v1_reg(3 downto 0) => \c2/v1_reg\(3 downto 0)
    );
rpntr: entity work.\design_1_axi_vdma_0_0_rd_bin_cntr__parameterized1\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0),
      E(0) => \^e\(0),
      Q(0) => Q(0),
      \gcc0.gc0.count_d1_reg[7]\(7 downto 0) => \gcc0.gc0.count_d1_reg[7]\(7 downto 0),
      \gcc0.gc0.count_reg[7]\(7 downto 0) => \gcc0.gc0.count_reg[7]\(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      srst_full_ff_i => srst_full_ff_i,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => \c2/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_wr_logic is
  port (
    \out\ : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\ : out STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axis_s2mm_aclk : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_1\ : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    s2mm_axis_resetn : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[6]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[7]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[10]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst_full_ff_i : in STD_LOGIC;
    p_89_out : in STD_LOGIC;
    \gc0.count_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_wr_logic : entity is "wr_logic";
end design_1_axi_vdma_0_0_wr_logic;

architecture STRUCTURE of design_1_axi_vdma_0_0_wr_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wpntr_n_26 : STD_LOGIC;
  signal wpntr_n_27 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.design_1_axi_vdma_0_0_wr_status_flags_ss
     port map (
      DINADIN(0) => DINADIN(0),
      E(0) => \^e\(0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_0\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_0\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_1\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_1\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[10]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[10]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[6]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[6]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[7]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[7]\,
      Q(1 downto 0) => Q(1 downto 0),
      \gcc0.gc0.count_d1_reg[10]\ => wpntr_n_26,
      \gcc0.gc0.count_reg[10]\ => wpntr_n_27,
      \out\ => \out\,
      p_23_out => p_23_out,
      p_89_out => p_89_out,
      p_8_out => p_8_out,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg(0),
      s2mm_axis_resetn => s2mm_axis_resetn,
      s2mm_halt => s2mm_halt,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      srst_full_ff_i => srst_full_ff_i,
      v1_reg_0(4 downto 0) => v1_reg_0(4 downto 0),
      v1_reg_1(4 downto 0) => v1_reg_1(4 downto 0),
      wr_rst_reg_reg => wr_rst_reg_reg
    );
wpntr: entity work.design_1_axi_vdma_0_0_wr_bin_cntr
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0),
      E(0) => \^e\(0),
      Q(9 downto 0) => \gcc0.gc0.count_d1_reg[9]\(9 downto 0),
      \gc0.count_d1_reg[10]\(0) => \gc0.count_d1_reg[10]\(0),
      \gc0.count_reg[9]\(9 downto 0) => \gc0.count_reg[9]\(9 downto 0),
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_i_reg => wpntr_n_26,
      ram_full_i_reg_0 => wpntr_n_27,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      srst_full_ff_i => srst_full_ff_i,
      v1_reg(4 downto 0) => v1_reg(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_wr_logic__parameterized1\ is
  port (
    ram_full_i_reg : out STD_LOGIC;
    \sig_byte_cntr_reg[8]\ : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    ram_empty_i_reg_4 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \gc1.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_dre_tvalid_i_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_wr_logic__parameterized1\ : entity is "wr_logic";
end \design_1_axi_vdma_0_0_wr_logic__parameterized1\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_wr_logic__parameterized1\ is
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wpntr_n_10 : STD_LOGIC;
  signal wpntr_n_11 : STD_LOGIC;
begin
\gwss.wsts\: entity work.\design_1_axi_vdma_0_0_wr_status_flags_ss__parameterized1\
     port map (
      E(0) => E(0),
      SR(0) => SR(0),
      \gcc0.gc0.count_d1_reg[8]\ => wpntr_n_10,
      \gcc0.gc0.count_reg[8]\ => wpntr_n_11,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      ram_full_i_reg_0 => ram_full_i_reg,
      \sig_byte_cntr_reg[8]\ => \sig_byte_cntr_reg[8]\,
      sig_dre_tvalid_i_reg => sig_dre_tvalid_i_reg,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => \gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg\(3 downto 0)
    );
wpntr: entity work.\design_1_axi_vdma_0_0_wr_bin_cntr__parameterized1\
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => SR(0),
      \gc1.count_d1_reg[8]\(0) => \gc1.count_d1_reg[8]\(0),
      \gc1.count_d2_reg[8]\(8 downto 0) => \gc1.count_d2_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[7]_0\(7 downto 0) => \gcc0.gc0.count_d1_reg[7]\(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      ram_empty_i_reg_1 => ram_empty_i_reg_1,
      ram_empty_i_reg_2 => ram_empty_i_reg_2,
      ram_empty_i_reg_3 => ram_empty_i_reg_3,
      ram_empty_i_reg_4 => ram_empty_i_reg_4,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      ram_full_i_reg => wpntr_n_10,
      ram_full_i_reg_0 => wpntr_n_11,
      v1_reg(3 downto 0) => \gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_fifo is
  port (
    sig_init_done : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    sig_calc_error_reg_reg_0 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_reg_reg : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    sig_input_reg_empty_reg : in STD_LOGIC;
    sig_psm_halt_reg : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_fifo : entity is "axi_datamover_fifo";
end design_1_axi_vdma_0_0_axi_datamover_fifo;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_fifo is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.design_1_axi_vdma_0_0_srl_fifo_f
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      cmnd_wr => cmnd_wr,
      \in\(48 downto 0) => \in\(48 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(49 downto 0) => \out\(49 downto 0),
      p_59_out => p_59_out,
      s2mm_halt => s2mm_halt,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_calc_error_reg_reg_0 => sig_calc_error_reg_reg_0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty_reg => sig_input_reg_empty_reg,
      sig_psm_halt_reg => sig_psm_halt_reg,
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg_reg,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized0\ is
  port (
    sig_init_done_0 : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_out : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : out STD_LOGIC;
    decerr_i_reg : out STD_LOGIC;
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_reg_reg : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    p_80_out : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    \hsize_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_wdc_status_going_full_reg : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized0\ : entity is "axi_datamover_fifo";
end \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized0\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done_0\ : STD_LOGIC;
begin
  sig_init_done_0 <= \^sig_init_done_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\design_1_axi_vdma_0_0_srl_fifo_f__parameterized0\
     port map (
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(19 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(19 downto 0),
      Q(0) => Q(0),
      decerr_i_reg => decerr_i_reg,
      dma_err => dma_err,
      \hsize_vid_reg[15]\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      interr_i_reg => interr_i_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_12_out => p_12_out,
      p_61_out => p_61_out,
      p_80_out => p_80_out,
      p_9_out => p_9_out,
      s2mm_halt => s2mm_halt,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full_reg => sig_wdc_status_going_full_reg,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      slverr_i_reg => slverr_i_reg
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done_0\,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg_reg,
      Q => \^sig_init_done_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized1\ is
  port (
    sig_init_reg2_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_input_cache_type_reg0 : out STD_LOGIC;
    sig_child_error_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done_reg_0 : out STD_LOGIC;
    sig_init_done_reg_1 : out STD_LOGIC;
    sig_init_done_reg_2 : out STD_LOGIC;
    sig_init_done_reg_3 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_halt_reg_reg : in STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC;
    sig_psm_pop_input_cmd : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized1\ : entity is "axi_datamover_fifo";
end \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized1\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized1\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done_3 : STD_LOGIC;
  signal sig_init_done_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_reg2_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \I_CMD_FIFO/sig_init_done_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sig_input_addr_reg[31]_i_1\ : label is "soft_lutpair141";
begin
  sig_init_reg2_reg <= \^sig_init_reg2_reg\;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg2_reg\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => sig_init_done_reg_0
    );
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg2_reg\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_0,
      O => sig_init_done_reg_1
    );
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg2_reg\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_1,
      O => sig_init_done_reg_2
    );
\I_CMD_FIFO/sig_init_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg2_reg\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_2,
      O => sig_init_done_reg_3
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\design_1_axi_vdma_0_0_srl_fifo_f__parameterized1\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0),
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      \INFERRED_GEN.cnt_i_reg[3]\ => \INFERRED_GEN.cnt_i_reg[3]\,
      Q(3 downto 0) => Q(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\(0) => \out\(0),
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_posted_to_axi_reg => sig_posted_to_axi_reg,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst
    );
sig_child_error_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_reg2_reg\,
      I1 => sig_csm_pop_child_cmd,
      O => sig_child_error_reg_reg(0)
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done_3,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => sig_stream_rst
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg2_reg\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_3,
      O => sig_init_done_i_1_n_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_i_1_n_0,
      Q => sig_init_done_3,
      R => '0'
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_stream_rst,
      Q => \^sig_init_reg2_reg\,
      R => '0'
    );
\sig_input_addr_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_reg2_reg\,
      I1 => sig_psm_pop_input_cmd,
      O => sig_input_cache_type_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized2\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    sig_push_coelsc_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    p_4_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    sig_init_reg_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized2\ : entity is "axi_datamover_fifo";
end \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized2\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized2\ is
  signal \^inferred_gen.cnt_i_reg[0]_0\ : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_done_i_1_n_0 : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[0]_0\ <= \^inferred_gen.cnt_i_reg[0]_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\design_1_axi_vdma_0_0_srl_fifo_f__parameterized2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ => sig_push_coelsc_reg,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      \in\(18 downto 0) => \in\(18 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(18 downto 0) => \out\(18 downto 0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n_reg => \^inferred_gen.cnt_i_reg[0]_0\,
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => \^inferred_gen.cnt_i_reg[0]_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^inferred_gen.cnt_i_reg[0]_0\,
      R => sig_stream_rst
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_init_reg_reg,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => sig_init_done_i_1_n_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_i_1_n_0,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized3\ is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[0]_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    p_9_out_0 : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    \sig_next_strt_offset_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_sm_ld_dre_cmd_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dre_halted_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_cmdcntl_sm_state_ns119_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized3\ : entity is "axi_datamover_fifo";
end \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized3\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized3\ is
  signal \^inferred_gen.cnt_i_reg[0]_0\ : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_done_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[0]_0\ <= \^inferred_gen.cnt_i_reg[0]_0\;
  sig_init_reg2 <= \^sig_init_reg2\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\design_1_axi_vdma_0_0_srl_fifo_f__parameterized3\
     port map (
      D(0) => D(0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2 downto 0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2 downto 0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(2 downto 0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(2 downto 0),
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(0) => Q(0),
      \in\(20 downto 0) => \in\(20 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(18 downto 0) => \out\(18 downto 0),
      p_9_out_0 => p_9_out_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmdcntl_sm_state_ns119_out => sig_cmdcntl_sm_state_ns119_out,
      sig_dre_halted_reg => sig_dre_halted_reg,
      sig_inhibit_rdy_n_reg => \^inferred_gen.cnt_i_reg[0]_0\,
      sig_need_cmd_flush => sig_need_cmd_flush,
      \sig_next_strt_offset_reg[0]\(0) => \sig_next_strt_offset_reg[0]\(0),
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_ld_dre_cmd_reg => sig_sm_ld_dre_cmd_reg,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => \^inferred_gen.cnt_i_reg[0]_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^inferred_gen.cnt_i_reg[0]_0\,
      R => sig_stream_rst
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => SR(0),
      I1 => \^sig_init_reg2\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => sig_init_done_i_1_n_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_i_1_n_0,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => SR(0),
      Q => \^sig_init_reg2\,
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized4\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\ : out STD_LOGIC;
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_Full_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[1]_0\ : out STD_LOGIC;
    sig_cmd_empty_reg : out STD_LOGIC;
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_flush_db1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_dre_halted_reg : in STD_LOGIC;
    sig_dre_halted_reg_0 : in STD_LOGIC;
    m_valid_i_reg : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]\ : in STD_LOGIC;
    sig_m_valid_out_reg : in STD_LOGIC;
    sig_eop_halt_xfer_reg : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    \storage_data_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized4\ : entity is "axi_datamover_fifo";
end \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized4\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized4\ is
  signal \^inferred_gen.cnt_i_reg[1]_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_done_i_1_n_0 : STD_LOGIC;
  signal sig_init_reg : STD_LOGIC;
  signal sig_init_reg2 : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[1]_0\ <= \^inferred_gen.cnt_i_reg[1]_0\;
  SR(0) <= \^sr\(0);
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\design_1_axi_vdma_0_0_srl_fifo_f__parameterized4\
     port map (
      FIFO_Full_reg(0) => FIFO_Full_reg(0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]\(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]\(0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8]\(0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8]\(0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\(0) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\(0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(0) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]\(0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]\(0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\ => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(3 downto 0) => Q(3 downto 0),
      SS(0) => \^sr\(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_valid_i_reg => m_valid_i_reg,
      \out\(8 downto 0) => \out\(8 downto 0),
      sig_cmd_empty_reg => sig_cmd_empty_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre_halted_reg => sig_dre_halted_reg,
      sig_dre_halted_reg_0 => sig_dre_halted_reg_0,
      sig_eop_halt_xfer_reg => sig_eop_halt_xfer_reg,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_flush_db1_reg => sig_flush_db1_reg,
      sig_inhibit_rdy_n_reg => \^inferred_gen.cnt_i_reg[1]_0\,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      \sig_mssa_index_reg_out_reg[0]\ => \sig_mssa_index_reg_out_reg[0]\,
      \storage_data_reg[8]\(8 downto 0) => \storage_data_reg[8]\(8 downto 0)
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => \^inferred_gen.cnt_i_reg[1]_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^inferred_gen.cnt_i_reg[1]_0\,
      R => \^sr\(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_init_reg2,
      I2 => sig_eop_sent_reg,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => sig_init_done,
      O => sig_init_done_i_1_n_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_i_1_n_0,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg,
      Q => sig_init_reg2,
      S => \^sr\(0)
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sr\(0),
      Q => sig_init_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized5\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_posted_to_axi_2_reg : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : out STD_LOGIC;
    \sig_xfer_len_reg_reg[0]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 45 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_reg_reg : in STD_LOGIC;
    sig_addr_reg_empty_reg : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized5\ : entity is "axi_datamover_fifo";
end \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized5\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized5\ is
  signal \^inferred_gen.cnt_i_reg[1]_0\ : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[1]_0\ <= \^inferred_gen.cnt_i_reg[1]_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\design_1_axi_vdma_0_0_srl_fifo_f__parameterized5\
     port map (
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \in\(40 downto 0) => \in\(40 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(45 downto 0) => \out\(45 downto 0),
      p_22_out => p_22_out,
      sig_addr_reg_empty_reg => sig_addr_reg_empty_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n_reg => \^inferred_gen.cnt_i_reg[1]_0\,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst,
      \sig_xfer_len_reg_reg[0]\ => \sig_xfer_len_reg_reg[0]\
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^inferred_gen.cnt_i_reg[1]_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^inferred_gen.cnt_i_reg[1]_0\,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg_reg,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized6\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sel : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : out STD_LOGIC;
    sig_last_dbeat3_out : out STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_single_dbeat2_out : out STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_reg_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]_0\ : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[3]_0\ : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_dqual_reg_full : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_xfer_calc_err_reg_reg : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized6\ : entity is "axi_datamover_fifo";
end \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized6\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized6\ is
  signal \^inferred_gen.cnt_i_reg[1]_0\ : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[1]_0\ <= \^inferred_gen.cnt_i_reg[1]_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\design_1_axi_vdma_0_0_srl_fifo_f__parameterized6\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(7 downto 0) => Q(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(4 downto 0) => \out\(4 downto 0),
      p_11_out => p_11_out,
      \sig_addr_posted_cntr_reg[2]\(2 downto 0) => \sig_addr_posted_cntr_reg[2]\(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr_reg[3]\,
      \sig_dbeat_cntr_reg[3]_0\ => \sig_dbeat_cntr_reg[3]_0\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[7]\(7 downto 0) => \sig_dbeat_cntr_reg[7]\(7 downto 0),
      \sig_dbeat_cntr_reg[7]_0\ => \sig_dbeat_cntr_reg[7]_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n_reg => \^inferred_gen.cnt_i_reg[1]_0\,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n_reg_0,
      sig_last_dbeat3_out => sig_last_dbeat3_out,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_reg => sel,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_posted_to_axi_reg => sig_posted_to_axi_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_single_dbeat2_out => sig_single_dbeat2_out,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_xfer_calc_err_reg_reg(11 downto 0) => sig_xfer_calc_err_reg_reg(11 downto 0)
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^inferred_gen.cnt_i_reg[1]_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^inferred_gen.cnt_i_reg[1]_0\,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg_reg,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_blk_mem_gen_top is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \sig_mssa_index_reg_out_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0\ : out STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_90_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_s_ready_dup3_reg : in STD_LOGIC;
    \sig_strb_skid_reg_reg[1]\ : in STD_LOGIC;
    \sig_strb_skid_reg_reg[2]\ : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end design_1_axi_vdma_0_0_blk_mem_gen_top;

architecture STRUCTURE of design_1_axi_vdma_0_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.design_1_axi_vdma_0_0_blk_mem_gen_generic_cstr
     port map (
      D(31 downto 0) => D(31 downto 0),
      DINADIN(4 downto 0) => DINADIN(4 downto 0),
      DOUTBDOUT(4 downto 0) => DOUTBDOUT(4 downto 0),
      E(0) => E(0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\(1 downto 0) => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\(1 downto 0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\(0) => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\(0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0\,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gc0.count_d1_reg[10]\(10 downto 0) => \gc0.count_d1_reg[10]\(10 downto 0),
      \gcc0.gc0.count_d1_reg[10]\(10 downto 0) => \gcc0.gc0.count_d1_reg[10]\(10 downto 0),
      p_23_out => p_23_out,
      p_90_out(31 downto 0) => p_90_out(31 downto 0),
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      \sig_mssa_index_reg_out_reg[1]\(1 downto 0) => \sig_mssa_index_reg_out_reg[1]\(1 downto 0),
      sig_s_ready_dup3_reg => sig_s_ready_dup3_reg,
      \sig_strb_skid_reg_reg[1]\ => \sig_strb_skid_reg_reg[1]\,
      \sig_strb_skid_reg_reg[2]\ => \sig_strb_skid_reg_reg[2]\,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_blk_mem_gen_top__parameterized0\ is
  port (
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \sig_data_reg_out_reg[34]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_data_skid_reg_reg[34]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_regout_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_s_ready_dup_reg : in STD_LOGIC;
    \sig_data_skid_reg_reg[34]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \design_1_axi_vdma_0_0_blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\design_1_axi_vdma_0_0_blk_mem_gen_generic_cstr__parameterized0\
     port map (
      DINBDIN(5 downto 0) => DINBDIN(5 downto 0),
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => SR(0),
      \gc1.count_d2_reg[8]\(8 downto 0) => \gc1.count_d2_reg[8]\(8 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_data_fifo_data_out(37 downto 0) => sig_data_fifo_data_out(37 downto 0),
      \sig_data_reg_out_reg[34]\(2 downto 0) => \sig_data_reg_out_reg[34]\(2 downto 0),
      \sig_data_skid_reg_reg[34]\(2 downto 0) => \sig_data_skid_reg_reg[34]\(2 downto 0),
      \sig_data_skid_reg_reg[34]_0\(2 downto 0) => \sig_data_skid_reg_reg[34]_0\(2 downto 0),
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_fifo_generator_ramfifo__parameterized0\ is
  port (
    sig_halt_cmplt_reg : out STD_LOGIC;
    \gc1.count_d2_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hold_ff_q_reg_0 : out STD_LOGIC;
    sig_xfer_is_seq_reg_reg : out STD_LOGIC;
    sig_xfer_is_seq_reg_reg_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_csm_state_ns1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_child_addr_cntr_lsh_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[8]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sig_csm_state_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_xfer_len_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    sig_clr_dbc_reg_reg : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    hold_ff_q_reg_1 : in STD_LOGIC;
    sig_child_qual_first_of_2_reg : in STD_LOGIC;
    sig_csm_pop_child_cmd_reg : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    wr_rst_reg_reg_0 : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_byte_cntr_reg[1]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \design_1_axi_vdma_0_0_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_fifo_generator_ramfifo__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal \^gpr1.dout_i_reg[0]\ : STD_LOGIC;
  signal \^gpr1.dout_i_reg[1]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gpr1.dout_i_reg[1]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_7_out : STD_LOGIC;
  signal srst_full_ff_i : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  \gpr1.dout_i_reg[0]\ <= \^gpr1.dout_i_reg[0]\;
  \gpr1.dout_i_reg[1]\(2 downto 0) <= \^gpr1.dout_i_reg[1]\(2 downto 0);
  \gpr1.dout_i_reg[1]_0\(2 downto 0) <= \^gpr1.dout_i_reg[1]_0\(2 downto 0);
\gntv_or_sync_fifo.gl0.rd\: entity work.\design_1_axi_vdma_0_0_rd_logic__parameterized0\
     port map (
      E(0) => \^e\(0),
      \FSM_sequential_sig_csm_state_reg[0]\ => \FSM_sequential_sig_csm_state_reg[0]\,
      SR(0) => srst_full_ff_i,
      \gc1.count_d2_reg[0]\ => \gc1.count_d2_reg[0]\,
      \gcc0.gc0.count_d1_reg[1]\ => \gntv_or_sync_fifo.gl0.wr_n_2\,
      \gcc0.gc0.count_d1_reg[2]\(2 downto 0) => \^gpr1.dout_i_reg[1]_0\(2 downto 0),
      \gpr1.dout_i_reg[1]\(2 downto 0) => \^gpr1.dout_i_reg[1]\(2 downto 0),
      hold_ff_q_reg => hold_ff_q_reg,
      hold_ff_q_reg_0 => hold_ff_q_reg_0,
      hold_ff_q_reg_1 => hold_ff_q_reg_1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_1\,
      p_32_out => p_32_out,
      p_7_out => p_7_out,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_full_i_reg => ram_full_i_reg,
      \sig_byte_cntr_reg[8]\ => \sig_byte_cntr_reg[8]\,
      sig_clr_dbc_reg_reg => sig_clr_dbc_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      wr_rst_reg_reg => wr_rst_reg_reg_0,
      wr_rst_reg_reg_0 => \^gpr1.dout_i_reg[0]\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\design_1_axi_vdma_0_0_wr_logic__parameterized0\
     port map (
      E(0) => p_7_out,
      SR(0) => srst_full_ff_i,
      \gc1.count_d2_reg[2]\(2 downto 0) => \^gpr1.dout_i_reg[1]\(2 downto 0),
      \gcc0.gc0.count_reg[2]\(0) => \^e\(0),
      \gpr1.dout_i_reg[1]\(2 downto 0) => \^gpr1.dout_i_reg[1]_0\(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      \sig_byte_cntr_reg[8]\ => \gntv_or_sync_fifo.gl0.wr_n_1\,
      sig_clr_dbc_reg_reg => sig_clr_dbc_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      wr_rst_reg_reg => \^gpr1.dout_i_reg[0]\
    );
\gntv_or_sync_fifo.mem\: entity work.\design_1_axi_vdma_0_0_memory__parameterized0\
     port map (
      DI(7 downto 0) => DI(7 downto 0),
      E(0) => p_7_out,
      SR(0) => srst_full_ff_i,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \sig_byte_cntr_reg[1]\(10 downto 0) => \sig_byte_cntr_reg[1]\(10 downto 0),
      \sig_child_addr_cntr_lsh_reg[15]\(0) => \sig_child_addr_cntr_lsh_reg[15]\(0),
      \sig_child_addr_cntr_lsh_reg[1]\(1 downto 0) => \sig_child_addr_cntr_lsh_reg[1]\(1 downto 0),
      sig_child_qual_first_of_2_reg => sig_child_qual_first_of_2_reg,
      sig_csm_pop_child_cmd_reg => sig_csm_pop_child_cmd_reg,
      sig_csm_state_ns1 => sig_csm_state_ns1,
      sig_xfer_is_seq_reg_reg => sig_xfer_is_seq_reg_reg,
      sig_xfer_is_seq_reg_reg_0(10 downto 0) => sig_xfer_is_seq_reg_reg_0(10 downto 0),
      \sig_xfer_len_reg_reg[6]\(6 downto 0) => \sig_xfer_len_reg_reg[6]\(6 downto 0)
    );
rstblk: entity work.\design_1_axi_vdma_0_0_reset_blk_ramfifo__parameterized0\
     port map (
      SR(0) => srst_full_ff_i,
      \gpr1.dout_i_reg[0]\ => \^gpr1.dout_i_reg[0]\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg,
      sig_stream_rst => sig_stream_rst,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_addr_cntl is
  port (
    \out\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_addr_reg_empty : out STD_LOGIC;
    sig_addr2wsc_calc_error : out STD_LOGIC;
    sig_calc_error_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    \sig_xfer_len_reg_reg[0]\ : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_0_in_2 : in STD_LOGIC;
    sig_init_reg_reg : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_addr_cntl : entity is "axi_datamover_addr_cntl";
end design_1_axi_vdma_0_0_axi_datamover_addr_cntl;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_addr_cntl is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 48 downto 4 );
  signal \^sig_addr2wsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr_reg_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal \^sig_calc_error_reg_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sig_next_addr_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi;
  sig_addr2wsc_calc_error <= \^sig_addr2wsc_calc_error\;
  sig_addr_reg_empty <= \^sig_addr_reg_empty\;
  sig_calc_error_reg_reg_0(0) <= \^sig_calc_error_reg_reg_0\(0);
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized5\
     port map (
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => sig_inhibit_rdy_n,
      \in\(40 downto 0) => \in\(40 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(45) => \^sig_calc_error_reg_reg_0\(0),
      \out\(44 downto 0) => p_1_out(48 downto 4),
      p_22_out => p_22_out,
      sig_addr_reg_empty_reg => \^sig_addr_reg_empty\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_init_done => sig_init_done,
      sig_init_reg_reg => sig_init_reg_reg,
      sig_posted_to_axi_2_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst,
      \sig_xfer_len_reg_reg[0]\ => \sig_xfer_len_reg_reg[0]\
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr_reg_empty\,
      S => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_push_addr_reg1_out,
      Q => sig_addr_reg_full,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_0_in_2,
      Q => m_axi_s2mm_awvalid,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => \^sig_calc_error_reg_reg_0\(0),
      Q => \^sig_addr2wsc_calc_error\,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^sig_addr2wsc_calc_error\,
      I1 => m_axi_s2mm_awready,
      I2 => sig_addr_reg_full,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(4),
      Q => m_axi_s2mm_awaddr(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(14),
      Q => m_axi_s2mm_awaddr(10),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(15),
      Q => m_axi_s2mm_awaddr(11),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(16),
      Q => m_axi_s2mm_awaddr(12),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(17),
      Q => m_axi_s2mm_awaddr(13),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(18),
      Q => m_axi_s2mm_awaddr(14),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(19),
      Q => m_axi_s2mm_awaddr(15),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(20),
      Q => m_axi_s2mm_awaddr(16),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(21),
      Q => m_axi_s2mm_awaddr(17),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(22),
      Q => m_axi_s2mm_awaddr(18),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(23),
      Q => m_axi_s2mm_awaddr(19),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(5),
      Q => m_axi_s2mm_awaddr(1),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(24),
      Q => m_axi_s2mm_awaddr(20),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(25),
      Q => m_axi_s2mm_awaddr(21),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(26),
      Q => m_axi_s2mm_awaddr(22),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(27),
      Q => m_axi_s2mm_awaddr(23),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(28),
      Q => m_axi_s2mm_awaddr(24),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(29),
      Q => m_axi_s2mm_awaddr(25),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(30),
      Q => m_axi_s2mm_awaddr(26),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(31),
      Q => m_axi_s2mm_awaddr(27),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(32),
      Q => m_axi_s2mm_awaddr(28),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(33),
      Q => m_axi_s2mm_awaddr(29),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(6),
      Q => m_axi_s2mm_awaddr(2),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(34),
      Q => m_axi_s2mm_awaddr(30),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(35),
      Q => m_axi_s2mm_awaddr(31),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(7),
      Q => m_axi_s2mm_awaddr(3),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(8),
      Q => m_axi_s2mm_awaddr(4),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(9),
      Q => m_axi_s2mm_awaddr(5),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(10),
      Q => m_axi_s2mm_awaddr(6),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(11),
      Q => m_axi_s2mm_awaddr(7),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(12),
      Q => m_axi_s2mm_awaddr(8),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(13),
      Q => m_axi_s2mm_awaddr(9),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(47),
      Q => m_axi_s2mm_awburst(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_burst_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(48),
      Q => m_axi_s2mm_awburst(1),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(36),
      Q => m_axi_s2mm_awlen(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(37),
      Q => m_axi_s2mm_awlen(1),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(38),
      Q => m_axi_s2mm_awlen(2),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(39),
      Q => m_axi_s2mm_awlen(3),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(40),
      Q => m_axi_s2mm_awlen(4),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(41),
      Q => m_axi_s2mm_awlen(5),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(42),
      Q => m_axi_s2mm_awlen(6),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(43),
      Q => m_axi_s2mm_awlen(7),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(44),
      Q => m_axi_s2mm_awsize(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(45),
      Q => m_axi_s2mm_awsize(1),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_size_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(46),
      Q => m_axi_s2mm_awsize(2),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_cmd_status is
  port (
    sig_init_done : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_12_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_out : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : out STD_LOGIC;
    decerr_i_reg : out STD_LOGIC;
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    sig_calc_error_reg_reg_0 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_reg_reg : in STD_LOGIC;
    sig_init_reg_reg_0 : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    p_80_out : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    \hsize_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_input_reg_empty_reg : in STD_LOGIC;
    sig_psm_halt_reg : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    sig_wdc_status_going_full_reg : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_cmd_status : entity is "axi_datamover_cmd_status";
end design_1_axi_vdma_0_0_axi_datamover_cmd_status;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_cmd_status is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized0\
     port map (
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(19 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(19 downto 0),
      Q(0) => Q(0),
      decerr_i_reg => decerr_i_reg,
      dma_err => dma_err,
      \hsize_vid_reg[15]\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      interr_i_reg => interr_i_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_12_out => p_12_out,
      p_61_out => p_61_out,
      p_80_out => p_80_out,
      p_9_out => p_9_out,
      s2mm_halt => s2mm_halt,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_init_done_0 => sig_init_done_0,
      sig_init_reg_reg => sig_init_reg_reg_0,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full_reg => sig_wdc_status_going_full_reg,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      slverr_i_reg => slverr_i_reg
    );
I_CMD_FIFO: entity work.design_1_axi_vdma_0_0_axi_datamover_fifo
     port map (
      E(0) => E(0),
      Q(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      cmnd_wr => cmnd_wr,
      \in\(48 downto 0) => \in\(48 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(49 downto 0) => \out\(49 downto 0),
      p_59_out => p_59_out,
      s2mm_halt => s2mm_halt,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_calc_error_reg_reg_0 => sig_calc_error_reg_reg_0,
      sig_init_done => sig_init_done,
      sig_init_reg_reg => sig_init_reg_reg,
      sig_input_reg_empty_reg => sig_input_reg_empty_reg,
      sig_psm_halt_reg => sig_psm_halt_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_s2mm_scatter is
  port (
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \sig_strb_reg_out_reg[3]\ : out STD_LOGIC;
    sig_last_reg_out_reg : out STD_LOGIC;
    sig_last_skid_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    ld_btt_cntr_reg1 : out STD_LOGIC;
    \sig_max_first_increment_reg[1]_0\ : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    ld_btt_cntr_reg3_reg_0 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_mssa_index_reg_out_reg[1]\ : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]\ : out STD_LOGIC;
    \sig_btt_cntr_dup_reg[0]_0\ : out STD_LOGIC;
    sig_eop_sent_reg_reg_0 : out STD_LOGIC;
    \storage_data_reg[8]\ : out STD_LOGIC;
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\ : out STD_LOGIC;
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[1]_0\ : out STD_LOGIC;
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_empty_reg_0 : out STD_LOGIC;
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\ : out STD_LOGIC;
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_eop_halt_xfer : out STD_LOGIC;
    sig_tstrb_fifo_valid : out STD_LOGIC;
    ld_btt_cntr_reg3_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_curr_strt_offset_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_32.sig_shift_case_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_last_skid_mux_out : in STD_LOGIC;
    sig_realign_eof_reg_reg : in STD_LOGIC_VECTOR ( 18 downto 0 );
    m_valid_i_reg : in STD_LOGIC;
    ld_btt_cntr_reg1_reg_0 : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre_halted_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_sm_ld_dre_cmd_reg : in STD_LOGIC;
    sig_flush_db1_reg : in STD_LOGIC;
    sig_dre_halted_reg_0 : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_s2mm_scatter : entity is "axi_datamover_s2mm_scatter";
end design_1_axi_vdma_0_0_axi_datamover_s2mm_scatter;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_s2mm_scatter is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_INDET_BTT.lsig_absorb2tlast_i_1_n_0\ : STD_LOGIC;
  signal \^gen_input_reg[3].sig_input_data_reg_reg[3][9]_2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^inferred_gen.cnt_i_reg[1]\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[1]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SLICE_INSERTION_n_1 : STD_LOGIC;
  signal SLICE_INSERTION_n_10 : STD_LOGIC;
  signal SLICE_INSERTION_n_11 : STD_LOGIC;
  signal SLICE_INSERTION_n_12 : STD_LOGIC;
  signal SLICE_INSERTION_n_3 : STD_LOGIC;
  signal SLICE_INSERTION_n_4 : STD_LOGIC;
  signal SLICE_INSERTION_n_5 : STD_LOGIC;
  signal SLICE_INSERTION_n_6 : STD_LOGIC;
  signal SLICE_INSERTION_n_7 : STD_LOGIC;
  signal SLICE_INSERTION_n_8 : STD_LOGIC;
  signal SLICE_INSERTION_n_9 : STD_LOGIC;
  signal \^ld_btt_cntr_reg1\ : STD_LOGIC;
  signal ld_btt_cntr_reg10 : STD_LOGIC;
  signal ld_btt_cntr_reg2 : STD_LOGIC;
  signal ld_btt_cntr_reg3 : STD_LOGIC;
  signal ld_btt_cntr_reg30 : STD_LOGIC;
  signal \^ld_btt_cntr_reg3_reg_0\ : STD_LOGIC;
  signal lsig_absorb2tlast : STD_LOGIC;
  signal lsig_set_absorb2tlast : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_8_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sel0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_btt_cntr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_btt_cntr03_out : STD_LOGIC;
  signal sig_btt_cntr_dup : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_btt_cntr_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_btt_cntr_dup : signal is "no";
  signal \^sig_btt_cntr_dup_reg[0]_0\ : STD_LOGIC;
  signal sig_btt_cntr_prv0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_btt_cntr_prv0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_7\ : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_1 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_2 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_3 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_5 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_6 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_7 : STD_LOGIC;
  signal sig_btt_eq_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_1_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_4_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_5_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_1 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_2 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_3 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_5 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_6 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_7 : STD_LOGIC;
  signal \^sig_cmd_empty_reg_0\ : STD_LOGIC;
  signal sig_cmd_full0 : STD_LOGIC;
  signal sig_curr_eof_reg : STD_LOGIC;
  signal sig_curr_strt_offset : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_curr_strt_offset0 : STD_LOGIC;
  signal \^sig_curr_strt_offset_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sig_eop_halt_xfer\ : STD_LOGIC;
  signal sig_eop_halt_xfer_i_1_n_0 : STD_LOGIC;
  signal sig_eop_sent : STD_LOGIC;
  signal sig_eop_sent_reg : STD_LOGIC;
  signal sig_eop_sent_reg0 : STD_LOGIC;
  signal \^sig_eop_sent_reg_reg_0\ : STD_LOGIC;
  signal sig_fifo_mssai : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_fifo_mssai0 : STD_LOGIC;
  signal sig_fifo_mssai00_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \sig_fifo_mssai[0]_i_1_n_0\ : STD_LOGIC;
  signal sig_ld_cmd : STD_LOGIC;
  signal sig_max_first_increment0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \sig_max_first_increment[2]_i_1_n_0\ : STD_LOGIC;
  signal \^sig_max_first_increment_reg[1]_0\ : STD_LOGIC;
  signal \sig_max_first_increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_max_first_increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_max_first_increment_reg_n_0_[2]\ : STD_LOGIC;
  signal sig_strm_tlast : STD_LOGIC;
  signal sig_strm_tstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_tstrb_fifo_data_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sig_tstrb_fifo_rdy : STD_LOGIC;
  signal slice_insert_data : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^storage_data_reg[8]\ : STD_LOGIC;
  signal NLW_sig_btt_cntr_prv0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_btt_cntr_prv0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_sig_btt_lteq_max_first_incr0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2\ : label is "soft_lutpair121";
  attribute KEEP : string;
  attribute KEEP of \sig_btt_cntr_dup_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[0]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[10]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[11]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[12]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[13]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[14]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[14]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[15]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[15]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[1]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[2]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[3]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[4]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[5]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[6]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[7]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[8]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[9]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[9]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[10]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[11]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[12]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[13]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[14]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[15]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[4]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[5]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[6]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[7]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[8]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[9]\ : label is "no";
  attribute SOFT_HLUTNM of \sig_fifo_mssai[1]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sig_next_strt_offset[1]_i_1\ : label is "soft_lutpair120";
begin
  CO(0) <= \^co\(0);
  \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(9 downto 0) <= \^gen_input_reg[3].sig_input_data_reg_reg[3][9]_2\(9 downto 0);
  \INFERRED_GEN.cnt_i_reg[1]\ <= \^inferred_gen.cnt_i_reg[1]\;
  \INFERRED_GEN.cnt_i_reg[1]_0\ <= \^inferred_gen.cnt_i_reg[1]_0\;
  Q(0) <= \^q\(0);
  ld_btt_cntr_reg1 <= \^ld_btt_cntr_reg1\;
  ld_btt_cntr_reg3_reg_0 <= \^ld_btt_cntr_reg3_reg_0\;
  \out\ <= \^out\;
  \sig_btt_cntr_dup_reg[0]_0\ <= \^sig_btt_cntr_dup_reg[0]_0\;
  sig_cmd_empty_reg_0 <= \^sig_cmd_empty_reg_0\;
  \sig_curr_strt_offset_reg[0]_0\(0) <= \^sig_curr_strt_offset_reg[0]_0\(0);
  sig_eop_halt_xfer <= \^sig_eop_halt_xfer\;
  sig_eop_sent_reg_reg_0 <= \^sig_eop_sent_reg_reg_0\;
  \sig_max_first_increment_reg[1]_0\ <= \^sig_max_first_increment_reg[1]_0\;
  \storage_data_reg[8]\ <= \^storage_data_reg[8]\;
\GEN_INDET_BTT.lsig_absorb2tlast_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08C8C8C8"
    )
        port map (
      I0 => lsig_set_absorb2tlast,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => lsig_absorb2tlast,
      I3 => sig_strm_tlast,
      I4 => \^out\,
      O => \GEN_INDET_BTT.lsig_absorb2tlast_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_absorb2tlast_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INDET_BTT.lsig_absorb2tlast_i_1_n_0\,
      Q => lsig_absorb2tlast,
      R => '0'
    );
\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sig_curr_strt_offset_reg[0]_0\(0),
      I1 => sig_realign_eof_reg_reg(0),
      O => \GEN_MUXFARM_32.sig_shift_case_reg_reg[1]\(0)
    );
\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \^sig_curr_strt_offset_reg[0]_0\(0),
      I1 => sig_realign_eof_reg_reg(0),
      I2 => sig_realign_eof_reg_reg(1),
      I3 => p_8_out(1),
      O => \GEN_MUXFARM_32.sig_shift_case_reg_reg[1]\(1)
    );
I_MSSAI_SKID_BUF: entity work.design_1_axi_vdma_0_0_axi_datamover_mssai_skid_buf
     port map (
      D(0) => \^co\(0),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(31 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0),
      DOUTBDOUT(4 downto 0) => DOUTBDOUT(4 downto 0),
      E(0) => E(0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(8) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(9),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(7 downto 0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(7 downto 0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(8) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(9),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(7 downto 0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(7 downto 0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\,
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(8) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1\(9),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(7 downto 0) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1\(7 downto 0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(8) => \^gen_input_reg[3].sig_input_data_reg_reg[3][9]_2\(9),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(7 downto 0) => \^gen_input_reg[3].sig_input_data_reg_reg[3][9]_2\(7 downto 0),
      \INFERRED_GEN.cnt_i_reg[4]\(0) => \^q\(0),
      Q(3 downto 0) => sig_strm_tstrb(3 downto 0),
      SR(0) => SR(0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      ld_btt_cntr_reg10 => ld_btt_cntr_reg10,
      ld_btt_cntr_reg3_reg(0) => \^storage_data_reg[8]\,
      lsig_absorb2tlast => lsig_absorb2tlast,
      lsig_set_absorb2tlast => lsig_set_absorb2tlast,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \^out\,
      p_3_out => p_3_out,
      \sig_btt_cntr_dup_reg[0]\(0) => \^sig_btt_cntr_dup_reg[0]_0\,
      sig_cmd_full0 => sig_cmd_full0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre_halted_reg => sig_dre_halted_reg,
      sig_dre_halted_reg_0 => \^sig_cmd_empty_reg_0\,
      sig_eop_halt_xfer_reg => \^sig_eop_halt_xfer\,
      sig_eop_sent => sig_eop_sent,
      sig_eop_sent_reg_reg => \^sig_eop_sent_reg_reg_0\,
      sig_last_reg_out_reg_0 => sig_last_reg_out_reg,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      \sig_mssa_index_reg_out_reg[0]_0\ => \sig_mssa_index_reg_out_reg[0]\,
      \sig_mssa_index_reg_out_reg[1]_0\ => \sig_mssa_index_reg_out_reg[1]\,
      \sig_strb_reg_out_reg[3]_0\ => \sig_strb_reg_out_reg[3]\,
      \sig_strb_reg_out_reg[3]_1\(0) => \^gen_input_reg[3].sig_input_data_reg_reg[3][9]_2\(8),
      sig_stream_rst => sig_stream_rst,
      sig_strm_tlast => sig_strm_tlast,
      \storage_data_reg[8]\(8 downto 0) => sig_tstrb_fifo_data_out(8 downto 0),
      wr_rst_reg_reg => wr_rst_reg_reg
    );
I_TSTRB_FIFO: entity work.\design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized4\
     port map (
      FIFO_Full_reg(0) => \^q\(0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]\(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(8),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8]\(0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(8),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\(0) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1\(8),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(0) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]\(0) => \^gen_input_reg[3].sig_input_data_reg_reg[3][9]_2\(8),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\ => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^inferred_gen.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \^inferred_gen.cnt_i_reg[1]_0\,
      Q(3 downto 0) => sig_strm_tstrb(3 downto 0),
      SR(0) => sig_eop_sent_reg0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_valid_i_reg => \^ld_btt_cntr_reg3_reg_0\,
      \out\(8 downto 0) => sig_tstrb_fifo_data_out(8 downto 0),
      sig_cmd_empty_reg => \^sig_cmd_empty_reg_0\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre_halted_reg => sig_dre_halted_reg_0,
      sig_dre_halted_reg_0 => sig_dre_halted_reg,
      sig_eop_halt_xfer_reg => \^sig_eop_halt_xfer\,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_flush_db1_reg => sig_flush_db1_reg,
      sig_m_valid_out_reg => \^out\,
      \sig_mssa_index_reg_out_reg[0]\ => \^sig_eop_sent_reg_reg_0\,
      \storage_data_reg[8]\(8 downto 0) => slice_insert_data(8 downto 0)
    );
SLICE_INSERTION: entity work.design_1_axi_vdma_0_0_axi_datamover_slice
     port map (
      D(0) => \^co\(0),
      DI(1) => SLICE_INSERTION_n_3,
      DI(0) => SLICE_INSERTION_n_4,
      E(0) => \^storage_data_reg[8]\,
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[1]\,
      Q(1 downto 0) => sig_curr_strt_offset(1 downto 0),
      S(7) => SLICE_INSERTION_n_5,
      S(6) => SLICE_INSERTION_n_6,
      S(5) => SLICE_INSERTION_n_7,
      S(4) => SLICE_INSERTION_n_8,
      S(3) => SLICE_INSERTION_n_9,
      S(2) => SLICE_INSERTION_n_10,
      S(1) => SLICE_INSERTION_n_11,
      S(0) => SLICE_INSERTION_n_12,
      SR(0) => SLICE_INSERTION_n_1,
      ld_btt_cntr_reg2 => ld_btt_cntr_reg2,
      ld_btt_cntr_reg3 => ld_btt_cntr_reg3,
      ld_btt_cntr_reg3_reg => \^ld_btt_cntr_reg3_reg_0\,
      ld_btt_cntr_reg3_reg_0(0) => ld_btt_cntr_reg3_reg_1(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_valid_i_reg_0 => m_valid_i_reg,
      \out\(15 downto 0) => sig_btt_cntr_dup(15 downto 0),
      \sig_btt_cntr_dup_reg[0]\(0) => sig_btt_cntr03_out,
      \sig_btt_cntr_reg[15]\(15 downto 0) => sig_btt_cntr(15 downto 0),
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_cmd_empty_reg(8 downto 0) => slice_insert_data(8 downto 0),
      sig_cmd_full_reg => \^sig_max_first_increment_reg[1]_0\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_curr_eof_reg => sig_curr_eof_reg,
      \sig_curr_strt_offset_reg[0]\(0) => sig_curr_strt_offset0,
      sig_eop_sent_reg => sig_eop_sent_reg,
      \sig_fifo_mssai_reg[1]\(1 downto 0) => sig_fifo_mssai(1 downto 0),
      sig_inhibit_rdy_n_reg => \^inferred_gen.cnt_i_reg[1]_0\,
      \sig_max_first_increment_reg[1]\(1) => \sig_max_first_increment_reg_n_0_[1]\,
      \sig_max_first_increment_reg[1]\(0) => \sig_max_first_increment_reg_n_0_[0]\,
      \sig_max_first_increment_reg[2]\ => \sig_max_first_increment_reg_n_0_[2]\,
      sig_sm_ld_dre_cmd_reg => sig_sm_ld_dre_cmd_reg,
      sig_stream_rst => sig_stream_rst,
      sig_tstrb_fifo_rdy => sig_tstrb_fifo_rdy,
      sig_tstrb_fifo_valid => sig_tstrb_fifo_valid
    );
ld_btt_cntr_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ld_btt_cntr_reg1_reg_0,
      Q => \^ld_btt_cntr_reg1\,
      R => '0'
    );
ld_btt_cntr_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_tstrb_fifo_rdy,
      D => \^ld_btt_cntr_reg1\,
      Q => ld_btt_cntr_reg2,
      R => ld_btt_cntr_reg10
    );
ld_btt_cntr_reg3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ld_btt_cntr_reg3,
      I1 => ld_btt_cntr_reg2,
      O => ld_btt_cntr_reg30
    );
ld_btt_cntr_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_tstrb_fifo_rdy,
      D => ld_btt_cntr_reg30,
      Q => ld_btt_cntr_reg3,
      R => ld_btt_cntr_reg10
    );
\sig_btt_cntr[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(2),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(0),
      O => sel0(0)
    );
\sig_btt_cntr[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(12),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(10),
      O => sel0(10)
    );
\sig_btt_cntr[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(13),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(11),
      O => sel0(11)
    );
\sig_btt_cntr[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(14),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(12),
      O => sel0(12)
    );
\sig_btt_cntr[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(15),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(13),
      O => sel0(13)
    );
\sig_btt_cntr[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(16),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(14),
      O => sel0(14)
    );
\sig_btt_cntr[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(17),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(15),
      O => sel0(15)
    );
\sig_btt_cntr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(3),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(1),
      O => sel0(1)
    );
\sig_btt_cntr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(4),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(2),
      O => sel0(2)
    );
\sig_btt_cntr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(5),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(3),
      O => sel0(3)
    );
\sig_btt_cntr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(6),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(4),
      O => sel0(4)
    );
\sig_btt_cntr[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(7),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(5),
      O => sel0(5)
    );
\sig_btt_cntr[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(8),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(6),
      O => sel0(6)
    );
\sig_btt_cntr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(9),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(7),
      O => sel0(7)
    );
\sig_btt_cntr[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(10),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(8),
      O => sel0(8)
    );
\sig_btt_cntr[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_realign_eof_reg_reg(11),
      I1 => sig_sm_ld_dre_cmd_reg,
      I2 => \^sig_max_first_increment_reg[1]_0\,
      I3 => sig_btt_cntr_prv0(9),
      O => sel0(9)
    );
\sig_btt_cntr_dup_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(0),
      Q => sig_btt_cntr_dup(0),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_dup_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(10),
      Q => sig_btt_cntr_dup(10),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_dup_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(11),
      Q => sig_btt_cntr_dup(11),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_dup_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(12),
      Q => sig_btt_cntr_dup(12),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_dup_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(13),
      Q => sig_btt_cntr_dup(13),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_dup_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(14),
      Q => sig_btt_cntr_dup(14),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_dup_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(15),
      Q => sig_btt_cntr_dup(15),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_dup_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(1),
      Q => sig_btt_cntr_dup(1),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_dup_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(2),
      Q => sig_btt_cntr_dup(2),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_dup_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(3),
      Q => sig_btt_cntr_dup(3),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_dup_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(4),
      Q => sig_btt_cntr_dup(4),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_dup_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(5),
      Q => sig_btt_cntr_dup(5),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_dup_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(6),
      Q => sig_btt_cntr_dup(6),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_dup_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(7),
      Q => sig_btt_cntr_dup(7),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_dup_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(8),
      Q => sig_btt_cntr_dup(8),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_dup_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(9),
      Q => sig_btt_cntr_dup(9),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
sig_btt_cntr_prv0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sig_btt_cntr_prv0_carry_n_0,
      CO(6) => sig_btt_cntr_prv0_carry_n_1,
      CO(5) => sig_btt_cntr_prv0_carry_n_2,
      CO(4) => sig_btt_cntr_prv0_carry_n_3,
      CO(3) => NLW_sig_btt_cntr_prv0_carry_CO_UNCONNECTED(3),
      CO(2) => sig_btt_cntr_prv0_carry_n_5,
      CO(1) => sig_btt_cntr_prv0_carry_n_6,
      CO(0) => sig_btt_cntr_prv0_carry_n_7,
      DI(7 downto 0) => sig_btt_cntr_dup(7 downto 0),
      O(7 downto 0) => sig_btt_cntr_prv0(7 downto 0),
      S(7) => sig_btt_cntr_prv0_carry_i_1_n_0,
      S(6) => sig_btt_cntr_prv0_carry_i_2_n_0,
      S(5) => sig_btt_cntr_prv0_carry_i_3_n_0,
      S(4) => sig_btt_cntr_prv0_carry_i_4_n_0,
      S(3) => sig_btt_cntr_prv0_carry_i_5_n_0,
      S(2) => sig_btt_cntr_prv0_carry_i_6_n_0,
      S(1) => sig_btt_cntr_prv0_carry_i_7_n_0,
      S(0) => sig_btt_cntr_prv0_carry_i_8_n_0
    );
\sig_btt_cntr_prv0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sig_btt_cntr_prv0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \NLW_sig_btt_cntr_prv0_carry__0_CO_UNCONNECTED\(7),
      CO(6) => \sig_btt_cntr_prv0_carry__0_n_1\,
      CO(5) => \sig_btt_cntr_prv0_carry__0_n_2\,
      CO(4) => \sig_btt_cntr_prv0_carry__0_n_3\,
      CO(3) => \NLW_sig_btt_cntr_prv0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \sig_btt_cntr_prv0_carry__0_n_5\,
      CO(1) => \sig_btt_cntr_prv0_carry__0_n_6\,
      CO(0) => \sig_btt_cntr_prv0_carry__0_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => sig_btt_cntr_dup(14 downto 8),
      O(7 downto 0) => sig_btt_cntr_prv0(15 downto 8),
      S(7) => \sig_btt_cntr_prv0_carry__0_i_1_n_0\,
      S(6) => \sig_btt_cntr_prv0_carry__0_i_2_n_0\,
      S(5) => \sig_btt_cntr_prv0_carry__0_i_3_n_0\,
      S(4) => \sig_btt_cntr_prv0_carry__0_i_4_n_0\,
      S(3) => \sig_btt_cntr_prv0_carry__0_i_5_n_0\,
      S(2) => \sig_btt_cntr_prv0_carry__0_i_6_n_0\,
      S(1) => \sig_btt_cntr_prv0_carry__0_i_7_n_0\,
      S(0) => \sig_btt_cntr_prv0_carry__0_i_8_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(15),
      I1 => \^co\(0),
      I2 => sig_btt_cntr(15),
      O => \sig_btt_cntr_prv0_carry__0_i_1_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(14),
      I1 => sig_btt_cntr(14),
      I2 => \^co\(0),
      O => \sig_btt_cntr_prv0_carry__0_i_2_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(13),
      I1 => sig_btt_cntr(13),
      I2 => \^co\(0),
      O => \sig_btt_cntr_prv0_carry__0_i_3_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(12),
      I1 => sig_btt_cntr(12),
      I2 => \^co\(0),
      O => \sig_btt_cntr_prv0_carry__0_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(11),
      I1 => sig_btt_cntr(11),
      I2 => \^co\(0),
      O => \sig_btt_cntr_prv0_carry__0_i_5_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(10),
      I1 => sig_btt_cntr(10),
      I2 => \^co\(0),
      O => \sig_btt_cntr_prv0_carry__0_i_6_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(9),
      I1 => sig_btt_cntr(9),
      I2 => \^co\(0),
      O => \sig_btt_cntr_prv0_carry__0_i_7_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(8),
      I1 => sig_btt_cntr(8),
      I2 => \^co\(0),
      O => \sig_btt_cntr_prv0_carry__0_i_8_n_0\
    );
sig_btt_cntr_prv0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(7),
      I1 => sig_btt_cntr(7),
      I2 => \^co\(0),
      O => sig_btt_cntr_prv0_carry_i_1_n_0
    );
sig_btt_cntr_prv0_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(6),
      I1 => sig_btt_cntr(6),
      I2 => \^co\(0),
      O => sig_btt_cntr_prv0_carry_i_2_n_0
    );
sig_btt_cntr_prv0_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(5),
      I1 => sig_btt_cntr(5),
      I2 => \^co\(0),
      O => sig_btt_cntr_prv0_carry_i_3_n_0
    );
sig_btt_cntr_prv0_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(4),
      I1 => sig_btt_cntr(4),
      I2 => \^co\(0),
      O => sig_btt_cntr_prv0_carry_i_4_n_0
    );
sig_btt_cntr_prv0_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(3),
      I1 => sig_btt_cntr(3),
      I2 => \^co\(0),
      O => sig_btt_cntr_prv0_carry_i_5_n_0
    );
sig_btt_cntr_prv0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sig_btt_cntr_dup(2),
      I1 => \sig_max_first_increment_reg_n_0_[2]\,
      I2 => \^co\(0),
      I3 => sig_btt_cntr(2),
      O => sig_btt_cntr_prv0_carry_i_6_n_0
    );
sig_btt_cntr_prv0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sig_btt_cntr_dup(1),
      I1 => \sig_max_first_increment_reg_n_0_[1]\,
      I2 => \^co\(0),
      I3 => sig_btt_cntr(1),
      O => sig_btt_cntr_prv0_carry_i_7_n_0
    );
sig_btt_cntr_prv0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sig_btt_cntr_dup(0),
      I1 => \sig_max_first_increment_reg_n_0_[0]\,
      I2 => \^co\(0),
      I3 => sig_btt_cntr(0),
      O => sig_btt_cntr_prv0_carry_i_8_n_0
    );
\sig_btt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(0),
      Q => sig_btt_cntr(0),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(10),
      Q => sig_btt_cntr(10),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(11),
      Q => sig_btt_cntr(11),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(12),
      Q => sig_btt_cntr(12),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(13),
      Q => sig_btt_cntr(13),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(14),
      Q => sig_btt_cntr(14),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(15),
      Q => sig_btt_cntr(15),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(1),
      Q => sig_btt_cntr(1),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(2),
      Q => sig_btt_cntr(2),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(3),
      Q => sig_btt_cntr(3),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(4),
      Q => sig_btt_cntr(4),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(5),
      Q => sig_btt_cntr(5),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(6),
      Q => sig_btt_cntr(6),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(7),
      Q => sig_btt_cntr(7),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(8),
      Q => sig_btt_cntr(8),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
\sig_btt_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(9),
      Q => sig_btt_cntr(9),
      R => \^sig_btt_cntr_dup_reg[0]_0\
    );
sig_btt_eq_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2222222E"
    )
        port map (
      I0 => sig_btt_eq_0,
      I1 => sig_btt_cntr03_out,
      I2 => sig_btt_eq_0_i_2_n_0,
      I3 => sig_btt_eq_0_i_3_n_0,
      I4 => sig_btt_eq_0_i_4_n_0,
      I5 => \^sig_btt_cntr_dup_reg[0]_0\,
      O => sig_btt_eq_0_i_1_n_0
    );
sig_btt_eq_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sel0(13),
      I1 => sel0(14),
      I2 => sel0(15),
      I3 => sel0(12),
      I4 => sig_btt_eq_0_i_5_n_0,
      I5 => sig_btt_eq_0_i_6_n_0,
      O => sig_btt_eq_0_i_2_n_0
    );
sig_btt_eq_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => sel0(5),
      I1 => sig_realign_eof_reg_reg(8),
      I2 => sig_ld_cmd,
      I3 => sig_btt_cntr_prv0(6),
      I4 => sel0(4),
      I5 => sel0(7),
      O => sig_btt_eq_0_i_3_n_0
    );
sig_btt_eq_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => sel0(0),
      I1 => sig_realign_eof_reg_reg(5),
      I2 => sig_ld_cmd,
      I3 => sig_btt_cntr_prv0(3),
      I4 => sel0(1),
      I5 => sel0(2),
      O => sig_btt_eq_0_i_4_n_0
    );
sig_btt_eq_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFAFAFACCFAFA"
    )
        port map (
      I0 => sig_btt_cntr_prv0(9),
      I1 => sig_realign_eof_reg_reg(11),
      I2 => sig_btt_cntr_prv0(8),
      I3 => \^sig_max_first_increment_reg[1]_0\,
      I4 => sig_sm_ld_dre_cmd_reg,
      I5 => sig_realign_eof_reg_reg(10),
      O => sig_btt_eq_0_i_5_n_0
    );
sig_btt_eq_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFAFAFACCFAFA"
    )
        port map (
      I0 => sig_btt_cntr_prv0(10),
      I1 => sig_realign_eof_reg_reg(12),
      I2 => sig_btt_cntr_prv0(11),
      I3 => \^sig_max_first_increment_reg[1]_0\,
      I4 => sig_sm_ld_dre_cmd_reg,
      I5 => sig_realign_eof_reg_reg(13),
      O => sig_btt_eq_0_i_6_n_0
    );
sig_btt_eq_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_btt_eq_0_i_1_n_0,
      Q => sig_btt_eq_0,
      R => '0'
    );
sig_btt_lteq_max_first_incr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \^co\(0),
      CO(6) => sig_btt_lteq_max_first_incr0_carry_n_1,
      CO(5) => sig_btt_lteq_max_first_incr0_carry_n_2,
      CO(4) => sig_btt_lteq_max_first_incr0_carry_n_3,
      CO(3) => NLW_sig_btt_lteq_max_first_incr0_carry_CO_UNCONNECTED(3),
      CO(2) => sig_btt_lteq_max_first_incr0_carry_n_5,
      CO(1) => sig_btt_lteq_max_first_incr0_carry_n_6,
      CO(0) => sig_btt_lteq_max_first_incr0_carry_n_7,
      DI(7 downto 2) => B"000000",
      DI(1) => SLICE_INSERTION_n_3,
      DI(0) => SLICE_INSERTION_n_4,
      O(7 downto 0) => NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED(7 downto 0),
      S(7) => SLICE_INSERTION_n_5,
      S(6) => SLICE_INSERTION_n_6,
      S(5) => SLICE_INSERTION_n_7,
      S(4) => SLICE_INSERTION_n_8,
      S(3) => SLICE_INSERTION_n_9,
      S(2) => SLICE_INSERTION_n_10,
      S(1) => SLICE_INSERTION_n_11,
      S(0) => SLICE_INSERTION_n_12
    );
sig_cmd_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => '0',
      Q => p_9_out,
      S => sig_cmd_full0
    );
sig_cmd_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => sig_ld_cmd,
      Q => \^sig_max_first_increment_reg[1]_0\,
      R => sig_cmd_full0
    );
sig_curr_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => sig_realign_eof_reg_reg(18),
      Q => sig_curr_eof_reg,
      R => sig_eop_sent_reg0
    );
\sig_curr_strt_offset[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_sm_ld_dre_cmd_reg,
      I1 => \^sig_max_first_increment_reg[1]_0\,
      O => sig_ld_cmd
    );
\sig_curr_strt_offset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => \^sig_curr_strt_offset_reg[0]_0\(0),
      Q => sig_curr_strt_offset(0),
      R => sig_curr_strt_offset0
    );
\sig_curr_strt_offset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => p_8_out(1),
      Q => sig_curr_strt_offset(1),
      R => sig_curr_strt_offset0
    );
sig_eop_halt_xfer_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^storage_data_reg[8]\,
      I1 => \^sig_eop_halt_xfer\,
      I2 => \^sig_btt_cntr_dup_reg[0]_0\,
      O => sig_eop_halt_xfer_i_1_n_0
    );
sig_eop_halt_xfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_eop_halt_xfer_i_1_n_0,
      Q => \^sig_eop_halt_xfer\,
      R => '0'
    );
sig_eop_sent_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_eop_sent,
      Q => sig_eop_sent_reg,
      R => sig_eop_sent_reg0
    );
\sig_fifo_mssai[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_curr_strt_offset_reg[0]_0\(0),
      O => \sig_fifo_mssai[0]_i_1_n_0\
    );
\sig_fifo_mssai[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ld_btt_cntr_reg1\,
      I1 => ld_btt_cntr_reg2,
      O => sig_fifo_mssai0
    );
\sig_fifo_mssai[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sig_curr_strt_offset_reg[0]_0\(0),
      I1 => p_8_out(1),
      O => sig_fifo_mssai00_in(1)
    );
\sig_fifo_mssai_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_fifo_mssai0,
      D => \sig_fifo_mssai[0]_i_1_n_0\,
      Q => sig_fifo_mssai(0),
      R => sig_eop_sent_reg0
    );
\sig_fifo_mssai_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_fifo_mssai0,
      D => sig_fifo_mssai00_in(1),
      Q => sig_fifo_mssai(1),
      R => sig_eop_sent_reg0
    );
\sig_max_first_increment[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_8_out(1),
      I1 => \^sig_curr_strt_offset_reg[0]_0\(0),
      O => sig_max_first_increment0(1)
    );
\sig_max_first_increment[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1FFF1FFF1F0010"
    )
        port map (
      I0 => \^sig_curr_strt_offset_reg[0]_0\(0),
      I1 => p_8_out(1),
      I2 => sig_sm_ld_dre_cmd_reg,
      I3 => \^sig_max_first_increment_reg[1]_0\,
      I4 => \^storage_data_reg[8]\,
      I5 => \sig_max_first_increment_reg_n_0_[2]\,
      O => \sig_max_first_increment[2]_i_1_n_0\
    );
\sig_max_first_increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => \^sig_curr_strt_offset_reg[0]_0\(0),
      Q => \sig_max_first_increment_reg_n_0_[0]\,
      R => SLICE_INSERTION_n_1
    );
\sig_max_first_increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => sig_max_first_increment0(1),
      Q => \sig_max_first_increment_reg_n_0_[1]\,
      R => SLICE_INSERTION_n_1
    );
\sig_max_first_increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_max_first_increment[2]_i_1_n_0\,
      Q => \sig_max_first_increment_reg_n_0_[2]\,
      R => sig_stream_rst
    );
\sig_next_strt_offset[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^sig_curr_strt_offset_reg[0]_0\(0),
      I1 => sig_realign_eof_reg_reg(2),
      I2 => p_8_out(1),
      I3 => sig_realign_eof_reg_reg(3),
      O => \p_0_in__1\(1)
    );
\sig_next_strt_offset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => D(0),
      Q => \^sig_curr_strt_offset_reg[0]_0\(0),
      R => sig_eop_sent_reg0
    );
\sig_next_strt_offset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => \p_0_in__1\(1),
      Q => p_8_out(1),
      R => sig_eop_sent_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_wr_status_cntl is
  port (
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    sig_wdc_status_going_full : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_reg_dly1_reg : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    sig_halt_cmplt_reg_0 : out STD_LOGIC;
    sig_input_cache_type_reg0 : out STD_LOGIC;
    sig_child_error_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done_reg : out STD_LOGIC;
    sig_init_done_reg_0 : out STD_LOGIC;
    sig_init_done_reg_1 : out STD_LOGIC;
    sig_init_done_reg_2 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    p_0_in_1 : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    sig_posted_to_axi_reg : in STD_LOGIC;
    sig_dqual_reg_full_reg : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_addr2wsc_calc_error : in STD_LOGIC;
    sig_psm_pop_input_cmd : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_wr_status_cntl : entity is "axi_datamover_wr_status_cntl";
end design_1_axi_vdma_0_0_axi_datamover_wr_status_cntl;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_wr_status_cntl is
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_6\ : STD_LOGIC;
  signal \^gen_sts_grtr_than_8.ovrflo_err_reg\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal I_WRESP_STATUS_FIFO_n_1 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_2 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_3 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_4 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_5 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_7 : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_4_out : STD_LOGIC;
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal sig_addr_posted_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 22 downto 4 );
  signal \^sig_halt_reg_dly1_reg\ : STD_LOGIC;
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal \sig_wdc_statcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_wdc_statcnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_halt_cmplt_i_2 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of sig_halt_cmplt_i_4 : label is "soft_lutpair142";
begin
  \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(19 downto 0) <= \^gen_sts_grtr_than_8.ovrflo_err_reg\(19 downto 0);
  SR(0) <= \^sr\(0);
  \out\(0) <= \^out\(0);
  sig_halt_reg_dly1_reg <= \^sig_halt_reg_dly1_reg\;
\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO\: entity work.\design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized2\
     port map (
      D(2) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4\,
      D(1) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_5\,
      D(0) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_6\,
      E(0) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \^gen_sts_grtr_than_8.ovrflo_err_reg\(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => sig_inhibit_rdy_n,
      \INFERRED_GEN.cnt_i_reg[1]\ => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => sig_rd_empty,
      Q(3 downto 0) => \sig_wdc_statcnt_reg__0\(3 downto 0),
      \in\(18 downto 0) => \in\(18 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(18 downto 2) => sig_dcntl_sfifo_out(22 downto 6),
      \out\(1) => \^out\(0),
      \out\(0) => sig_dcntl_sfifo_out(4),
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_init_reg2 => sig_init_reg2,
      sig_init_reg_reg => \^sr\(0),
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(6),
      Q => \^gen_sts_grtr_than_8.ovrflo_err_reg\(3),
      R => sig_inhibit_rdy_n_reg
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(16),
      Q => \^gen_sts_grtr_than_8.ovrflo_err_reg\(13),
      R => sig_inhibit_rdy_n_reg
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(17),
      Q => \^gen_sts_grtr_than_8.ovrflo_err_reg\(14),
      R => sig_inhibit_rdy_n_reg
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(18),
      Q => \^gen_sts_grtr_than_8.ovrflo_err_reg\(15),
      R => sig_inhibit_rdy_n_reg
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(19),
      Q => \^gen_sts_grtr_than_8.ovrflo_err_reg\(16),
      R => sig_inhibit_rdy_n_reg
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(20),
      Q => \^gen_sts_grtr_than_8.ovrflo_err_reg\(17),
      R => sig_inhibit_rdy_n_reg
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(21),
      Q => \^gen_sts_grtr_than_8.ovrflo_err_reg\(18),
      R => sig_inhibit_rdy_n_reg
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(7),
      Q => \^gen_sts_grtr_than_8.ovrflo_err_reg\(4),
      R => sig_inhibit_rdy_n_reg
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(8),
      Q => \^gen_sts_grtr_than_8.ovrflo_err_reg\(5),
      R => sig_inhibit_rdy_n_reg
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(9),
      Q => \^gen_sts_grtr_than_8.ovrflo_err_reg\(6),
      R => sig_inhibit_rdy_n_reg
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(10),
      Q => \^gen_sts_grtr_than_8.ovrflo_err_reg\(7),
      R => sig_inhibit_rdy_n_reg
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(11),
      Q => \^gen_sts_grtr_than_8.ovrflo_err_reg\(8),
      R => sig_inhibit_rdy_n_reg
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(12),
      Q => \^gen_sts_grtr_than_8.ovrflo_err_reg\(9),
      R => sig_inhibit_rdy_n_reg
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(13),
      Q => \^gen_sts_grtr_than_8.ovrflo_err_reg\(10),
      R => sig_inhibit_rdy_n_reg
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(14),
      Q => \^gen_sts_grtr_than_8.ovrflo_err_reg\(11),
      R => sig_inhibit_rdy_n_reg
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(15),
      Q => \^gen_sts_grtr_than_8.ovrflo_err_reg\(12),
      R => sig_inhibit_rdy_n_reg
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_4,
      Q => \^gen_sts_grtr_than_8.ovrflo_err_reg\(1),
      R => sig_inhibit_rdy_n_reg
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(22),
      Q => \^gen_sts_grtr_than_8.ovrflo_err_reg\(19),
      R => sig_inhibit_rdy_n_reg
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => p_4_out,
      Q => \^gen_sts_grtr_than_8.ovrflo_err_reg\(0),
      R => sig_inhibit_rdy_n_reg
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => p_0_in_1,
      Q => sig_coelsc_reg_empty,
      S => sig_inhibit_rdy_n_reg
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => \^out\(0),
      Q => sig_wsc2stat_status_valid,
      R => sig_inhibit_rdy_n_reg
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_5,
      Q => \^gen_sts_grtr_than_8.ovrflo_err_reg\(2),
      R => sig_inhibit_rdy_n_reg
    );
\GEN_INDET_BTT.lsig_eop_reg_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^sig_halt_reg_dly1_reg\,
      I1 => sig_dqual_reg_full_reg,
      I2 => sig_s_ready_out_reg,
      O => sig_m_valid_out_reg
    );
I_WRESP_STATUS_FIFO: entity work.\design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized1\
     port map (
      D(2) => I_WRESP_STATUS_FIFO_n_1,
      D(1) => I_WRESP_STATUS_FIFO_n_2,
      D(0) => I_WRESP_STATUS_FIFO_n_3,
      E(0) => I_WRESP_STATUS_FIFO_n_7,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => I_WRESP_STATUS_FIFO_n_4,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ => I_WRESP_STATUS_FIFO_n_5,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0) => \^gen_sts_grtr_than_8.ovrflo_err_reg\(2 downto 1),
      \INFERRED_GEN.cnt_i_reg[0]\(0) => sig_rd_empty,
      \INFERRED_GEN.cnt_i_reg[3]\ => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27\,
      Q(3 downto 0) => sig_addr_posted_cntr_reg(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\(0) => sig_dcntl_sfifo_out(4),
      sig_child_error_reg_reg(0) => sig_child_error_reg_reg(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_halt_reg_reg => \^sig_halt_reg_dly1_reg\,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_init_done_reg_1 => sig_init_done_reg_0,
      sig_init_done_reg_2 => sig_init_done_reg_1,
      sig_init_done_reg_3 => sig_init_done_reg_2,
      sig_init_reg2 => sig_init_reg2,
      sig_init_reg2_reg => \^sr\(0),
      sig_input_cache_type_reg0 => sig_input_cache_type_reg0,
      sig_posted_to_axi_reg => sig_posted_to_axi_reg,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr_reg(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_7,
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => sig_addr_posted_cntr_reg(0),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_7,
      D => I_WRESP_STATUS_FIFO_n_3,
      Q => sig_addr_posted_cntr_reg(1),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_7,
      D => I_WRESP_STATUS_FIFO_n_2,
      Q => sig_addr_posted_cntr_reg(2),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_7,
      D => I_WRESP_STATUS_FIFO_n_1,
      Q => sig_addr_posted_cntr_reg(3),
      R => sig_stream_rst
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => sig_addr2wsc_calc_error,
      I1 => sig_addr_posted_cntr_reg(1),
      I2 => sig_addr_posted_cntr_reg(0),
      I3 => sig_addr_posted_cntr_reg(3),
      I4 => sig_addr_posted_cntr_reg(2),
      O => sig_halt_cmplt_reg
    );
sig_halt_cmplt_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_addr_posted_cntr_reg(1),
      I1 => sig_addr_posted_cntr_reg(0),
      I2 => sig_addr_posted_cntr_reg(2),
      I3 => sig_addr_posted_cntr_reg(3),
      O => sig_halt_cmplt_reg_0
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_s_h_halt_reg_reg,
      Q => \^sig_halt_reg_dly1_reg\,
      R => sig_stream_rst
    );
\sig_wdc_statcnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_wdc_statcnt_reg__0\(0),
      O => \sig_wdc_statcnt[0]_i_1_n_0\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3\,
      D => \sig_wdc_statcnt[0]_i_1_n_0\,
      Q => \sig_wdc_statcnt_reg__0\(0),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_6\,
      Q => \sig_wdc_statcnt_reg__0\(1),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_5\,
      Q => \sig_wdc_statcnt_reg__0\(2),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4\,
      Q => \sig_wdc_statcnt_reg__0\(3),
      R => sig_stream_rst
    );
sig_wdc_status_going_full_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sig_wdc_statcnt_reg__0\(2),
      I1 => \sig_wdc_statcnt_reg__0\(3),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_wrdata_cntl is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_data2wsc_valid : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    sig_next_cmd_cmplt_reg : out STD_LOGIC;
    lsig_end_of_cmd_reg : out STD_LOGIC;
    sig_ld_new_cmd_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    \sig_next_strt_strb_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_first_dbeat_reg_0 : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    sig_last_skid_mux_out : out STD_LOGIC;
    sig_data2skid_wlast : out STD_LOGIC;
    \sig_strb_reg_out_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_strb_skid_reg_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_last_mmap_dbeat : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_5_out : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_init_reg_reg : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    sig_m_valid_out_reg_1 : in STD_LOGIC;
    sig_halt_reg_reg_0 : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_11_out : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_s_ready_dup_reg : in STD_LOGIC;
    sig_last_skid_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_xfer_calc_err_reg_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_wrdata_cntl : entity is "axi_datamover_wrdata_cntl";
end design_1_axi_vdma_0_0_axi_datamover_wrdata_cntl;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_wrdata_cntl is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_10_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_9_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_10\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_11\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_12\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_13\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_14\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_15\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_8\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_9\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \^lsig_end_of_cmd_reg\ : STD_LOGIC;
  signal lsig_eop_reg : STD_LOGIC;
  signal p_0_in_4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_2_n_0\ : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 26 downto 24 );
  signal \^sig_data2wsc_valid\ : STD_LOGIC;
  signal \sig_dbeat_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal \^sig_first_dbeat_reg_0\ : STD_LOGIC;
  signal sig_first_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_last_dbeat3_out : STD_LOGIC;
  signal sig_last_dbeat_i_1_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_4_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_6_n_0 : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_last_reg_out_i_2_n_0 : STD_LOGIC;
  signal \^sig_ld_new_cmd_reg\ : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_calc_error_reg_i_1_n_0 : STD_LOGIC;
  signal \^sig_next_cmd_cmplt_reg\ : STD_LOGIC;
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_push_err2wsc : STD_LOGIC;
  signal sig_push_err2wsc_i_1_n_0 : STD_LOGIC;
  signal sig_push_to_wsc_i_1_n_0 : STD_LOGIC;
  signal sig_set_push2wsc : STD_LOGIC;
  signal sig_single_dbeat2_out : STD_LOGIC;
  signal sig_single_dbeat_reg_n_0 : STD_LOGIC;
  signal \sig_strb_reg_out[3]_i_3_n_0\ : STD_LOGIC;
  signal \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[5][22]_srl6_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[4]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of sig_last_mmap_dbeat_reg_i_2 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of sig_last_skid_reg_i_1 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of sig_push_err2wsc_i_1 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sig_strb_reg_out[3]_i_3\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[3]_i_1\ : label is "soft_lutpair133";
begin
  E(0) <= \^e\(0);
  \in\(18 downto 0) <= \^in\(18 downto 0);
  lsig_end_of_cmd_reg <= \^lsig_end_of_cmd_reg\;
  sig_data2wsc_valid <= \^sig_data2wsc_valid\;
  sig_first_dbeat_reg_0 <= \^sig_first_dbeat_reg_0\;
  sig_ld_new_cmd_reg <= \^sig_ld_new_cmd_reg\;
  sig_next_cmd_cmplt_reg <= \^sig_next_cmd_cmplt_reg\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized6\
     port map (
      D(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      D(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => sig_inhibit_rdy_n,
      Q(7 downto 0) => \sig_dbeat_cntr_reg__0\(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(4 downto 2) => sig_cmd_fifo_data_out(26 downto 24),
      \out\(1 downto 0) => \sig_next_strt_strb_reg_reg[1]_0\(1 downto 0),
      p_11_out => p_11_out,
      sel => sig_wr_fifo,
      \sig_addr_posted_cntr_reg[2]\(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      \sig_dbeat_cntr_reg[3]\ => sig_last_reg_out_i_2_n_0,
      \sig_dbeat_cntr_reg[3]_0\ => \sig_dbeat_cntr[4]_i_2_n_0\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr[5]_i_2_n_0\,
      \sig_dbeat_cntr_reg[5]\ => sig_last_dbeat_i_4_n_0,
      \sig_dbeat_cntr_reg[7]\(7 downto 0) => p_0_in_4(7 downto 0),
      \sig_dbeat_cntr_reg[7]_0\ => \^sig_first_dbeat_reg_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => \^e\(0),
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_n_0,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n_reg,
      sig_init_done => sig_init_done,
      sig_init_reg_reg => sig_init_reg_reg,
      sig_last_dbeat3_out => sig_last_dbeat3_out,
      sig_last_dbeat_reg => sig_last_dbeat_reg_n_0,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_posted_to_axi_reg => \out\,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_single_dbeat2_out => sig_single_dbeat2_out,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_xfer_calc_err_reg_reg(11 downto 0) => sig_xfer_calc_err_reg_reg(11 downto 0)
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^lsig_end_of_cmd_reg\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out_reg_1,
      I1 => sig_halt_reg_reg_0,
      I2 => \^in\(10),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_10_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out_reg_1,
      I1 => sig_halt_reg_reg_0,
      I2 => \^in\(17),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_3_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out_reg_1,
      I1 => sig_halt_reg_reg_0,
      I2 => \^in\(16),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out_reg_1,
      I1 => sig_halt_reg_reg_0,
      I2 => \^in\(15),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out_reg_1,
      I1 => sig_halt_reg_reg_0,
      I2 => \^in\(14),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out_reg_1,
      I1 => sig_halt_reg_reg_0,
      I2 => \^in\(13),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out_reg_1,
      I1 => sig_halt_reg_reg_0,
      I2 => \^in\(12),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_8_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out_reg_1,
      I1 => sig_halt_reg_reg_0,
      I2 => \^in\(11),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_9_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out_reg_1,
      I1 => sig_halt_reg_reg_0,
      I2 => \^in\(5),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out_reg_1,
      I1 => sig_halt_reg_reg_0,
      I2 => \^in\(9),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(4)
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out_reg_1,
      I1 => sig_halt_reg_reg_0,
      I2 => \^in\(8),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(3)
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out_reg_1,
      I1 => sig_halt_reg_reg_0,
      I2 => \^in\(7),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(2)
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out_reg_1,
      I1 => sig_halt_reg_reg_0,
      I2 => \^in\(6),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(1)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_m_valid_out_reg_0(0),
      D => sig_m_valid_out_reg_2(0),
      Q => \^in\(2),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_m_valid_out_reg_0(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_13\,
      Q => \^in\(12),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_m_valid_out_reg_0(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_12\,
      Q => \^in\(13),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_m_valid_out_reg_0(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_11\,
      Q => \^in\(14),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_m_valid_out_reg_0(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_10\,
      Q => \^in\(15),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_m_valid_out_reg_0(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_9\,
      Q => \^in\(16),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_m_valid_out_reg_0(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_8\,
      Q => \^in\(17),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => CO(0),
      CI_TOP => '0',
      CO(7) => \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_1\,
      CO(5) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_2\,
      CO(4) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_3\,
      CO(3) => \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_5\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_6\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_8\,
      O(6) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_9\,
      O(5) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_10\,
      O(4) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_11\,
      O(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_12\,
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_13\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_14\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_15\,
      S(7) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_3_n_0\,
      S(6) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0\,
      S(5) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0\,
      S(4) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0\,
      S(3) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0\,
      S(2) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_8_n_0\,
      S(1) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_9_n_0\,
      S(0) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_10_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_m_valid_out_reg_0(0),
      D => sig_m_valid_out_reg_2(1),
      Q => \^in\(3),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_m_valid_out_reg_0(0),
      D => sig_m_valid_out_reg_2(2),
      Q => \^in\(4),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_m_valid_out_reg_0(0),
      D => sig_m_valid_out_reg_2(3),
      Q => \^in\(5),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_m_valid_out_reg_0(0),
      D => sig_m_valid_out_reg_2(4),
      Q => \^in\(6),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_m_valid_out_reg_0(0),
      D => sig_m_valid_out_reg_2(5),
      Q => \^in\(7),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_m_valid_out_reg_0(0),
      D => sig_m_valid_out_reg_2(6),
      Q => \^in\(8),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_m_valid_out_reg_0(0),
      D => sig_m_valid_out_reg_2(7),
      Q => \^in\(9),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_m_valid_out_reg_0(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_15\,
      Q => \^in\(10),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_m_valid_out_reg_0(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_2_n_14\,
      Q => \^in\(11),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_m_valid_out_reg_0(0),
      D => p_5_out,
      Q => \^lsig_end_of_cmd_reg\,
      R => sig_stream_rst
    );
\GEN_INDET_BTT.lsig_eop_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_m_valid_out_reg_0(0),
      D => \sig_strb_reg_out_reg[4]\(4),
      Q => lsig_eop_reg,
      R => sig_stream_rst
    );
\INFERRED_GEN.data_reg[5][22]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lsig_eop_reg,
      I1 => sig_next_calc_error_reg,
      O => \^in\(18)
    );
\sig_addr_posted_cntr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1__0_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44BB44B"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => \out\,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(2),
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFE00"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_last_mmap_dbeat_reg,
      I4 => \out\,
      O => \sig_addr_posted_cntr[2]_i_1__0_n_0\
    );
\sig_addr_posted_cntr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1E1F8E1"
    )
        port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(2),
      I3 => \out\,
      I4 => sig_last_mmap_dbeat_reg,
      O => \sig_addr_posted_cntr[2]_i_2_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__0_n_0\,
      D => \sig_addr_posted_cntr[0]_i_1__0_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__0_n_0\,
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__0_n_0\,
      D => \sig_addr_posted_cntr[2]_i_2_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => sig_stream_rst
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_set_push2wsc,
      D => sig_next_calc_error_reg,
      Q => \^in\(0),
      R => sig_push_to_wsc_i_1_n_0
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_set_push2wsc,
      D => \^sig_next_cmd_cmplt_reg\,
      Q => \^in\(1),
      R => sig_push_to_wsc_i_1_n_0
    );
\sig_dbeat_cntr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg__0\(3),
      I1 => \sig_dbeat_cntr_reg__0\(2),
      I2 => \sig_dbeat_cntr_reg__0\(0),
      I3 => \sig_dbeat_cntr_reg__0\(1),
      O => \sig_dbeat_cntr[4]_i_2_n_0\
    );
\sig_dbeat_cntr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg__0\(4),
      I1 => \sig_dbeat_cntr_reg__0\(1),
      I2 => \sig_dbeat_cntr_reg__0\(0),
      I3 => \sig_dbeat_cntr_reg__0\(2),
      I4 => \sig_dbeat_cntr_reg__0\(3),
      O => \sig_dbeat_cntr[5]_i_2_n_0\
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_s_ready_out_reg,
      I1 => \^sig_first_dbeat_reg_0\,
      I2 => \^e\(0),
      O => \sig_dbeat_cntr[7]_i_1_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => p_0_in_4(0),
      Q => \sig_dbeat_cntr_reg__0\(0),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => p_0_in_4(1),
      Q => \sig_dbeat_cntr_reg__0\(1),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => p_0_in_4(2),
      Q => \sig_dbeat_cntr_reg__0\(2),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => p_0_in_4(3),
      Q => \sig_dbeat_cntr_reg__0\(3),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => p_0_in_4(4),
      Q => \sig_dbeat_cntr_reg__0\(4),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => p_0_in_4(5),
      Q => \sig_dbeat_cntr_reg__0\(5),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => p_0_in_4(6),
      Q => \sig_dbeat_cntr_reg__0\(6),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => p_0_in_4(7),
      Q => \sig_dbeat_cntr_reg__0\(7),
      R => sig_stream_rst
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => '0',
      Q => sig_dqual_reg_empty,
      S => sig_next_calc_error_reg_i_1_n_0
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => \^e\(0),
      Q => sig_dqual_reg_full,
      R => sig_next_calc_error_reg_i_1_n_0
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      Q => sig_first_dbeat_reg_n_0,
      R => '0'
    );
sig_halt_cmplt_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFFFFFFFFFFFF"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_next_calc_error_reg,
      I4 => sig_halt_reg_dly3,
      I5 => sig_halt_reg_reg,
      O => sig_halt_cmplt_reg
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_reg,
      Q => sig_halt_reg_dly1,
      R => sig_stream_rst
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => sig_halt_reg_dly2,
      R => sig_stream_rst
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_dly2,
      Q => sig_halt_reg_dly3,
      R => sig_stream_rst
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD5"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      I1 => \^sig_first_dbeat_reg_0\,
      I2 => sig_s_ready_out_reg,
      I3 => \^e\(0),
      O => sig_last_dbeat_i_1_n_0
    );
sig_last_dbeat_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => sig_s_ready_out_reg,
      I1 => sig_last_dbeat_i_6_n_0,
      I2 => \sig_dbeat_cntr_reg__0\(5),
      I3 => \sig_dbeat_cntr_reg__0\(2),
      I4 => \sig_dbeat_cntr_reg__0\(6),
      O => sig_last_dbeat_i_4_n_0
    );
sig_last_dbeat_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg__0\(0),
      I1 => \sig_dbeat_cntr_reg__0\(1),
      I2 => \sig_dbeat_cntr_reg__0\(7),
      I3 => \sig_dbeat_cntr_reg__0\(3),
      I4 => \sig_dbeat_cntr_reg__0\(4),
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      O => sig_last_dbeat_i_6_n_0
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_last_dbeat_i_1_n_0,
      D => sig_last_dbeat3_out,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
sig_last_mmap_dbeat_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg__0\(7),
      I1 => \sig_dbeat_cntr_reg__0\(6),
      I2 => sig_last_reg_out_i_2_n_0,
      O => \^sig_first_dbeat_reg_0\
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => sig_stream_rst
    );
\sig_last_reg_out_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080000"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_last_reg_out_i_2_n_0,
      I2 => \sig_dbeat_cntr_reg__0\(6),
      I3 => \sig_dbeat_cntr_reg__0\(7),
      I4 => sig_s_ready_dup_reg,
      I5 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg__0\(3),
      I1 => \sig_dbeat_cntr_reg__0\(2),
      I2 => \sig_dbeat_cntr_reg__0\(0),
      I3 => \sig_dbeat_cntr_reg__0\(1),
      I4 => \sig_dbeat_cntr_reg__0\(4),
      I5 => \sig_dbeat_cntr_reg__0\(5),
      O => sig_last_reg_out_i_2_n_0
    );
sig_last_skid_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_last_reg_out_i_2_n_0,
      I2 => \sig_dbeat_cntr_reg__0\(6),
      I3 => \sig_dbeat_cntr_reg__0\(7),
      O => sig_data2skid_wlast
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      Q => \^sig_ld_new_cmd_reg\,
      R => '0'
    );
sig_next_calc_error_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^e\(0),
      I1 => sig_last_mmap_dbeat,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      O => sig_next_calc_error_reg_i_1_n_0
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_cmd_fifo_data_out(26),
      Q => sig_next_calc_error_reg,
      R => sig_next_calc_error_reg_i_1_n_0
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_cmd_fifo_data_out(25),
      Q => \^sig_next_cmd_cmplt_reg\,
      R => sig_next_calc_error_reg_i_1_n_0
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_cmd_fifo_data_out(24),
      Q => sig_next_sequential_reg,
      R => sig_next_calc_error_reg_i_1_n_0
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      Q => sig_next_strt_strb_reg(0),
      R => sig_next_calc_error_reg_i_1_n_0
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      Q => sig_next_strt_strb_reg(1),
      R => sig_next_calc_error_reg_i_1_n_0
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => D(0),
      Q => sig_next_strt_strb_reg(2),
      R => sig_next_calc_error_reg_i_1_n_0
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => '1',
      Q => sig_next_strt_strb_reg(3),
      R => sig_next_calc_error_reg_i_1_n_0
    );
sig_push_err2wsc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => \^sig_ld_new_cmd_reg\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      I3 => sig_push_err2wsc,
      O => sig_push_err2wsc_i_1_n_0
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_push_err2wsc_i_1_n_0,
      Q => sig_push_err2wsc,
      R => '0'
    );
sig_push_to_wsc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => sig_push_err2wsc,
      I1 => sig_last_mmap_dbeat,
      I2 => FIFO_Full_reg,
      I3 => \^sig_data2wsc_valid\,
      I4 => sig_inhibit_rdy_n_0,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      O => sig_push_to_wsc_i_1_n_0
    );
sig_push_to_wsc_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_push_err2wsc,
      I1 => sig_last_mmap_dbeat,
      O => sig_set_push2wsc
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_set_push2wsc,
      D => sig_set_push2wsc,
      Q => \^sig_data2wsc_valid\,
      R => sig_push_to_wsc_i_1_n_0
    );
sig_single_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_last_dbeat_i_1_n_0,
      D => sig_single_dbeat2_out,
      Q => sig_single_dbeat_reg_n_0,
      R => '0'
    );
\sig_strb_reg_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(0),
      I1 => \sig_strb_reg_out[3]_i_3_n_0\,
      I2 => sig_halt_reg_reg,
      I3 => \sig_strb_reg_out_reg[4]\(0),
      I4 => sig_s_ready_dup_reg,
      I5 => Q(0),
      O => \sig_strb_reg_out_reg[3]\(0)
    );
\sig_strb_reg_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(1),
      I1 => \sig_strb_reg_out[3]_i_3_n_0\,
      I2 => sig_halt_reg_reg,
      I3 => \sig_strb_reg_out_reg[4]\(1),
      I4 => sig_s_ready_dup_reg,
      I5 => Q(1),
      O => \sig_strb_reg_out_reg[3]\(1)
    );
\sig_strb_reg_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(2),
      I1 => \sig_strb_reg_out[3]_i_3_n_0\,
      I2 => sig_halt_reg_reg,
      I3 => \sig_strb_reg_out_reg[4]\(2),
      I4 => sig_s_ready_dup_reg,
      I5 => Q(2),
      O => \sig_strb_reg_out_reg[3]\(2)
    );
\sig_strb_reg_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(3),
      I1 => \sig_strb_reg_out[3]_i_3_n_0\,
      I2 => sig_halt_reg_reg,
      I3 => \sig_strb_reg_out_reg[4]\(3),
      I4 => sig_s_ready_dup_reg,
      I5 => Q(3),
      O => \sig_strb_reg_out_reg[3]\(3)
    );
\sig_strb_reg_out[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_first_dbeat_reg_n_0,
      I1 => sig_single_dbeat_reg_n_0,
      O => \sig_strb_reg_out[3]_i_3_n_0\
    );
\sig_strb_skid_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(0),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_reg,
      I4 => \sig_strb_reg_out_reg[4]\(0),
      O => \sig_strb_skid_reg_reg[3]\(0)
    );
\sig_strb_skid_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(1),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_reg,
      I4 => \sig_strb_reg_out_reg[4]\(1),
      O => \sig_strb_skid_reg_reg[3]\(1)
    );
\sig_strb_skid_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(2),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_reg,
      I4 => \sig_strb_reg_out_reg[4]\(2),
      O => \sig_strb_skid_reg_reg[3]\(2)
    );
\sig_strb_skid_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(3),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_reg,
      I4 => \sig_strb_reg_out_reg[4]\(3),
      O => \sig_strb_skid_reg_reg[3]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_blk_mem_gen_v8_3_4_synth is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \sig_mssa_index_reg_out_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0\ : out STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_90_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_s_ready_dup3_reg : in STD_LOGIC;
    \sig_strb_skid_reg_reg[1]\ : in STD_LOGIC;
    \sig_strb_skid_reg_reg[2]\ : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_blk_mem_gen_v8_3_4_synth : entity is "blk_mem_gen_v8_3_4_synth";
end design_1_axi_vdma_0_0_blk_mem_gen_v8_3_4_synth;

architecture STRUCTURE of design_1_axi_vdma_0_0_blk_mem_gen_v8_3_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.design_1_axi_vdma_0_0_blk_mem_gen_top
     port map (
      D(31 downto 0) => D(31 downto 0),
      DINADIN(4 downto 0) => DINADIN(4 downto 0),
      DOUTBDOUT(4 downto 0) => DOUTBDOUT(4 downto 0),
      E(0) => E(0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\(1 downto 0) => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\(1 downto 0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\(0) => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\(0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0\,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gc0.count_d1_reg[10]\(10 downto 0) => \gc0.count_d1_reg[10]\(10 downto 0),
      \gcc0.gc0.count_d1_reg[10]\(10 downto 0) => \gcc0.gc0.count_d1_reg[10]\(10 downto 0),
      p_23_out => p_23_out,
      p_90_out(31 downto 0) => p_90_out(31 downto 0),
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      \sig_mssa_index_reg_out_reg[1]\(1 downto 0) => \sig_mssa_index_reg_out_reg[1]\(1 downto 0),
      sig_s_ready_dup3_reg => sig_s_ready_dup3_reg,
      \sig_strb_skid_reg_reg[1]\ => \sig_strb_skid_reg_reg[1]\,
      \sig_strb_skid_reg_reg[2]\ => \sig_strb_skid_reg_reg[2]\,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_blk_mem_gen_v8_3_4_synth__parameterized0\ is
  port (
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \sig_data_reg_out_reg[34]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_data_skid_reg_reg[34]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_regout_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_s_ready_dup_reg : in STD_LOGIC;
    \sig_data_skid_reg_reg[34]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_blk_mem_gen_v8_3_4_synth__parameterized0\ : entity is "blk_mem_gen_v8_3_4_synth";
end \design_1_axi_vdma_0_0_blk_mem_gen_v8_3_4_synth__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_blk_mem_gen_v8_3_4_synth__parameterized0\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\design_1_axi_vdma_0_0_blk_mem_gen_top__parameterized0\
     port map (
      DINBDIN(5 downto 0) => DINBDIN(5 downto 0),
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => SR(0),
      \gc1.count_d2_reg[8]\(8 downto 0) => \gc1.count_d2_reg[8]\(8 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_data_fifo_data_out(37 downto 0) => sig_data_fifo_data_out(37 downto 0),
      \sig_data_reg_out_reg[34]\(2 downto 0) => \sig_data_reg_out_reg[34]\(2 downto 0),
      \sig_data_skid_reg_reg[34]\(2 downto 0) => \sig_data_skid_reg_reg[34]\(2 downto 0),
      \sig_data_skid_reg_reg[34]_0\(2 downto 0) => \sig_data_skid_reg_reg[34]_0\(2 downto 0),
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_fifo_generator_top__parameterized0\ is
  port (
    sig_halt_cmplt_reg : out STD_LOGIC;
    \gc1.count_d2_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hold_ff_q_reg_0 : out STD_LOGIC;
    sig_xfer_is_seq_reg_reg : out STD_LOGIC;
    sig_xfer_is_seq_reg_reg_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_csm_state_ns1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_child_addr_cntr_lsh_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[8]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sig_csm_state_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_xfer_len_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    sig_clr_dbc_reg_reg : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    hold_ff_q_reg_1 : in STD_LOGIC;
    sig_child_qual_first_of_2_reg : in STD_LOGIC;
    sig_csm_pop_child_cmd_reg : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    wr_rst_reg_reg_0 : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_byte_cntr_reg[1]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \design_1_axi_vdma_0_0_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\design_1_axi_vdma_0_0_fifo_generator_ramfifo__parameterized0\
     port map (
      DI(7 downto 0) => DI(7 downto 0),
      E(0) => E(0),
      \FSM_sequential_sig_csm_state_reg[0]\ => \FSM_sequential_sig_csm_state_reg[0]\,
      \gc1.count_d2_reg[0]\ => \gc1.count_d2_reg[0]\,
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      \gpr1.dout_i_reg[1]\(2 downto 0) => \gpr1.dout_i_reg[1]\(2 downto 0),
      \gpr1.dout_i_reg[1]_0\(2 downto 0) => \gpr1.dout_i_reg[1]_0\(2 downto 0),
      hold_ff_q_reg => hold_ff_q_reg,
      hold_ff_q_reg_0 => hold_ff_q_reg_0,
      hold_ff_q_reg_1 => hold_ff_q_reg_1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_32_out => p_32_out,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      \sig_byte_cntr_reg[1]\(10 downto 0) => \sig_byte_cntr_reg[1]\(10 downto 0),
      \sig_byte_cntr_reg[8]\ => \sig_byte_cntr_reg[8]\,
      \sig_child_addr_cntr_lsh_reg[15]\(0) => \sig_child_addr_cntr_lsh_reg[15]\(0),
      \sig_child_addr_cntr_lsh_reg[1]\(1 downto 0) => \sig_child_addr_cntr_lsh_reg[1]\(1 downto 0),
      sig_child_qual_first_of_2_reg => sig_child_qual_first_of_2_reg,
      sig_clr_dbc_reg_reg => sig_clr_dbc_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd_reg => sig_csm_pop_child_cmd_reg,
      sig_csm_state_ns1 => sig_csm_state_ns1,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg,
      sig_stream_rst => sig_stream_rst,
      sig_xfer_is_seq_reg_reg => sig_xfer_is_seq_reg_reg,
      sig_xfer_is_seq_reg_reg_0(10 downto 0) => sig_xfer_is_seq_reg_reg_0(10 downto 0),
      \sig_xfer_len_reg_reg[6]\(6 downto 0) => \sig_xfer_len_reg_reg[6]\(6 downto 0),
      wr_rst_reg_reg => wr_rst_reg_reg,
      wr_rst_reg_reg_0 => wr_rst_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_s2mm_realign is
  port (
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    sig_last_reg_out_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    DINBDIN : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_last_skid_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    ld_btt_cntr_reg1 : out STD_LOGIC;
    \sig_max_first_increment_reg[1]\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0\ : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    sig_tlast_out_reg : out STD_LOGIC;
    sig_dre_halted_reg : out STD_LOGIC;
    ld_btt_cntr_reg3_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_mssa_index_reg_out_reg[1]\ : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]\ : out STD_LOGIC;
    \sig_byte_cntr_reg[8]\ : out STD_LOGIC;
    \sig_byte_cntr_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_btt_cntr_dup_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0\ : out STD_LOGIC;
    sig_dre_halted_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : out STD_LOGIC;
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : out STD_LOGIC;
    sig_tstrb_fifo_valid : out STD_LOGIC;
    ld_btt_cntr_reg3_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre2ibtt_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_byte_cntr_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_last_skid_mux_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_flush_db1_reg : in STD_LOGIC;
    sig_flush_db2_reg : in STD_LOGIC;
    m_valid_i_reg : in STD_LOGIC;
    ld_btt_cntr_reg1_reg : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    p_9_out_0 : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_burst_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \sig_byte_cntr_reg[8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_ld_byte_cntr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_s2mm_realign : entity is "axi_datamover_s2mm_realign";
end design_1_axi_vdma_0_0_axi_datamover_s2mm_realign;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_s2mm_realign is
  signal \^gen_enable_indet_btt.lsig_cmd_fetch_pause_reg_0\ : STD_LOGIC;
  signal \^gen_enable_indet_btt.sig_need_cmd_flush_reg_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_42\ : STD_LOGIC;
  signal \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_44\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_14\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_17\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_27\ : STD_LOGIC;
  signal I_DRE_CNTL_FIFO_n_24 : STD_LOGIC;
  signal I_DRE_CNTL_FIFO_n_27 : STD_LOGIC;
  signal I_DRE_CNTL_FIFO_n_28 : STD_LOGIC;
  signal I_DRE_CNTL_FIFO_n_29 : STD_LOGIC;
  signal \I_TSTRB_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal lsig_cmd_fetch_pause : STD_LOGIC;
  signal lsig_eop_reg : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_18_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_28_out : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_9_out : STD_LOGIC;
  signal s_case_i_32 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 25 downto 6 );
  signal sig_cmdcntl_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_cmdcntl_sm_state : signal is "yes";
  signal sig_cmdcntl_sm_state_ns119_out : STD_LOGIC;
  signal sig_data_reg_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^sig_dre_halted_reg_0\ : STD_LOGIC;
  signal sig_eop_halt_xfer : STD_LOGIC;
  signal sig_need_cmd_flush : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_scatter2dre_tstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_sm_ld_dre_cmd_ns : STD_LOGIC;
  signal sig_sm_pop_cmd_fifo : STD_LOGIC;
  signal sig_sm_pop_cmd_fifo_ns : STD_LOGIC;
  signal sig_strm_tvalid : STD_LOGIC;
  signal sig_tlast_enables : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_tlast_out_reg\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : label is "yes";
begin
  \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0\ <= \^gen_enable_indet_btt.lsig_cmd_fetch_pause_reg_0\;
  \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0\ <= \^gen_enable_indet_btt.sig_need_cmd_flush_reg_0\;
  sig_dre_halted_reg_0 <= \^sig_dre_halted_reg_0\;
  sig_tlast_out_reg <= \^sig_tlast_out_reg\;
\FSM_sequential_sig_cmdcntl_sm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_DRE_CNTL_FIFO_n_29,
      Q => sig_cmdcntl_sm_state(0),
      R => sig_stream_rst
    );
\FSM_sequential_sig_cmdcntl_sm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_DRE_CNTL_FIFO_n_28,
      Q => sig_cmdcntl_sm_state(1),
      R => sig_stream_rst
    );
\FSM_sequential_sig_cmdcntl_sm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_DRE_CNTL_FIFO_n_27,
      Q => sig_cmdcntl_sm_state(2),
      R => sig_stream_rst
    );
\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_DRE_CNTL_FIFO_n_24,
      Q => lsig_cmd_fetch_pause,
      R => '0'
    );
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_42\,
      Q => sig_need_cmd_flush,
      R => '0'
    );
\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\: entity work.design_1_axi_vdma_0_0_axi_datamover_s2mm_dre
     port map (
      D(1 downto 0) => s_case_i_32(1 downto 0),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => DINBDIN(4),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(8) => DINBDIN(3),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(7 downto 0) => sig_dre2ibtt_tdata(31 downto 24),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1\(8) => DINBDIN(1),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1\(7 downto 0) => sig_dre2ibtt_tdata(15 downto 8),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2\(8) => DINBDIN(0),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2\(7 downto 0) => sig_dre2ibtt_tdata(7 downto 0),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_3\(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(0),
      DINBDIN(0) => DINBDIN(5),
      E(0) => p_47_out,
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ => \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_42\,
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0\ => \^gen_enable_indet_btt.sig_need_cmd_flush_reg_0\,
      \GEN_INCLUDE_DRE.lsig_eop_reg_reg\ => \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_44\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => sig_rd_empty,
      \INFERRED_GEN.cnt_i_reg[4]\ => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_17\,
      \INFERRED_GEN.cnt_i_reg[4]_0\(0) => \I_TSTRB_FIFO/sig_rd_empty\,
      Q(8) => DINBDIN(2),
      Q(7 downto 0) => sig_dre2ibtt_tdata(23 downto 16),
      S(4 downto 0) => S(4 downto 0),
      SR(0) => p_21_out,
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_eop_reg => lsig_eop_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => sig_strm_tvalid,
      p_9_out => p_9_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      \sig_burst_dbeat_cntr_reg[4]\ => \sig_burst_dbeat_cntr_reg[4]\,
      \sig_burst_dbeat_cntr_reg[5]\(0) => Q(0),
      \sig_byte_cntr_reg[2]\(2 downto 0) => \sig_byte_cntr_reg[2]\(2 downto 0),
      \sig_byte_cntr_reg[7]\(0) => \sig_byte_cntr_reg[7]\(0),
      \sig_byte_cntr_reg[8]\ => \sig_byte_cntr_reg[8]\,
      \sig_byte_cntr_reg[8]_0\(8 downto 0) => \sig_byte_cntr_reg[8]_0\(8 downto 0),
      \sig_byte_cntr_reg[8]_1\(0) => \sig_byte_cntr_reg[8]_1\(0),
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(0) => p_24_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(0) => p_28_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2(0) => p_18_out,
      sig_cmdcntl_sm_state_ns119_out => sig_cmdcntl_sm_state_ns119_out,
      sig_dre_halted_reg_0 => sig_dre_halted_reg,
      sig_dre_halted_reg_1 => \^sig_dre_halted_reg_0\,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_flush_db1_reg_0 => sig_flush_db1_reg,
      sig_flush_db2_reg_0 => sig_flush_db2_reg,
      sig_ld_byte_cntr => sig_ld_byte_cntr,
      \sig_mssa_index_reg_out_reg[0]\ => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_14\,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd_reg => \^gen_enable_indet_btt.lsig_cmd_fetch_pause_reg_0\,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      \sig_strb_reg_out_reg[0]\(0) => p_54_out,
      \sig_strb_reg_out_reg[1]\(0) => p_51_out,
      \sig_strb_reg_out_reg[1]_0\(9) => sig_tlast_enables(1),
      \sig_strb_reg_out_reg[1]_0\(8) => sig_scatter2dre_tstrb(1),
      \sig_strb_reg_out_reg[1]_0\(7 downto 0) => sig_data_reg_out(15 downto 8),
      \sig_strb_reg_out_reg[1]_1\(9) => sig_tlast_enables(0),
      \sig_strb_reg_out_reg[1]_1\(8) => sig_scatter2dre_tstrb(0),
      \sig_strb_reg_out_reg[1]_1\(7 downto 0) => sig_data_reg_out(7 downto 0),
      \sig_strb_reg_out_reg[2]\(9) => sig_tlast_enables(2),
      \sig_strb_reg_out_reg[2]\(8) => sig_scatter2dre_tstrb(2),
      \sig_strb_reg_out_reg[2]\(7 downto 0) => sig_data_reg_out(23 downto 16),
      \sig_strb_reg_out_reg[3]\(0) => p_43_out,
      \sig_strb_reg_out_reg[3]_0\(9) => sig_tlast_enables(3),
      \sig_strb_reg_out_reg[3]_0\(8) => sig_scatter2dre_tstrb(3),
      \sig_strb_reg_out_reg[3]_0\(7 downto 0) => sig_data_reg_out(31 downto 24),
      sig_stream_rst => sig_stream_rst,
      sig_tlast_out_reg_0 => \^sig_tlast_out_reg\
    );
\GEN_INCLUDE_DRE.lsig_eop_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_44\,
      Q => lsig_eop_reg,
      R => '0'
    );
\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\: entity work.design_1_axi_vdma_0_0_axi_datamover_s2mm_scatter
     port map (
      CO(0) => D(0),
      D(0) => \p_0_in__1\(0),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(31 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0),
      DOUTBDOUT(4 downto 0) => DOUTBDOUT(4 downto 0),
      E(0) => p_47_out,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0) => p_28_out,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0) => p_54_out,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(9) => sig_tlast_enables(0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(8) => sig_scatter2dre_tstrb(0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(7 downto 0) => sig_data_reg_out(7 downto 0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(0) => p_24_out,
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0) => p_51_out,
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(9) => sig_tlast_enables(1),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(8) => sig_scatter2dre_tstrb(1),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(7 downto 0) => sig_data_reg_out(15 downto 8),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\(0) => p_21_out,
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\ => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\,
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1\(9) => sig_tlast_enables(2),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1\(8) => sig_scatter2dre_tstrb(2),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1\(7 downto 0) => sig_data_reg_out(23 downto 16),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(0) => p_18_out,
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\ => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_17\,
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0) => p_43_out,
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(9) => sig_tlast_enables(3),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(8) => sig_scatter2dre_tstrb(3),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(7 downto 0) => sig_data_reg_out(31 downto 24),
      \GEN_MUXFARM_32.sig_shift_case_reg_reg[1]\(1 downto 0) => s_case_i_32(1 downto 0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]_0\,
      Q(0) => \I_TSTRB_FIFO/sig_rd_empty\,
      SR(0) => SR(0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg1_reg_0 => ld_btt_cntr_reg1_reg,
      ld_btt_cntr_reg3_reg_0 => ld_btt_cntr_reg3_reg,
      ld_btt_cntr_reg3_reg_1(0) => ld_btt_cntr_reg3_reg_0(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_valid_i_reg => m_valid_i_reg,
      \out\ => sig_strm_tvalid,
      p_3_out => p_3_out,
      p_9_out => p_9_out,
      \sig_btt_cntr_dup_reg[0]_0\ => \sig_btt_cntr_dup_reg[0]\(0),
      sig_cmd_empty_reg_0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_27\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_curr_strt_offset_reg[0]_0\(0) => p_8_out(0),
      sig_dre_halted_reg => \^gen_enable_indet_btt.sig_need_cmd_flush_reg_0\,
      sig_dre_halted_reg_0 => \^sig_dre_halted_reg_0\,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_eop_sent_reg_reg_0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_14\,
      sig_flush_db1_reg => \^sig_tlast_out_reg\,
      sig_last_reg_out_reg => sig_last_reg_out_reg,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      \sig_max_first_increment_reg[1]_0\ => \sig_max_first_increment_reg[1]\,
      \sig_mssa_index_reg_out_reg[0]\ => \sig_mssa_index_reg_out_reg[0]\,
      \sig_mssa_index_reg_out_reg[1]\ => \sig_mssa_index_reg_out_reg[1]\,
      sig_realign_eof_reg_reg(18) => sig_cmd_fifo_data_out(25),
      sig_realign_eof_reg_reg(17 downto 0) => sig_cmd_fifo_data_out(23 downto 6),
      sig_sm_ld_dre_cmd_reg => \^gen_enable_indet_btt.lsig_cmd_fetch_pause_reg_0\,
      \sig_strb_reg_out_reg[3]\ => \out\,
      sig_stream_rst => sig_stream_rst,
      sig_tstrb_fifo_valid => sig_tstrb_fifo_valid,
      \storage_data_reg[8]\ => E(0),
      wr_rst_reg_reg => wr_rst_reg_reg
    );
I_DRE_CNTL_FIFO: entity work.\design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized3\
     port map (
      D(0) => \p_0_in__1\(0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2) => I_DRE_CNTL_FIFO_n_27,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(1) => I_DRE_CNTL_FIFO_n_28,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(0) => I_DRE_CNTL_FIFO_n_29,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(2 downto 0) => sig_cmdcntl_sm_state(2 downto 0),
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => I_DRE_CNTL_FIFO_n_24,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => sig_inhibit_rdy_n,
      Q(0) => sig_rd_empty,
      SR(0) => SR(0),
      \in\(20 downto 0) => \in\(20 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(18) => sig_cmd_fifo_data_out(25),
      \out\(17 downto 0) => sig_cmd_fifo_data_out(23 downto 6),
      p_9_out_0 => p_9_out_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmdcntl_sm_state_ns119_out => sig_cmdcntl_sm_state_ns119_out,
      sig_dre_halted_reg => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_27\,
      sig_init_reg2 => sig_init_reg2,
      sig_need_cmd_flush => sig_need_cmd_flush,
      \sig_next_strt_offset_reg[0]\(0) => p_8_out(0),
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_ld_dre_cmd_reg => \^gen_enable_indet_btt.lsig_cmd_fetch_pause_reg_0\,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_stream_rst => sig_stream_rst
    );
sig_sm_ld_dre_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sm_ld_dre_cmd_ns,
      Q => \^gen_enable_indet_btt.lsig_cmd_fetch_pause_reg_0\,
      R => sig_stream_rst
    );
sig_sm_pop_cmd_fifo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sm_pop_cmd_fifo_ns,
      Q => sig_sm_pop_cmd_fifo,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_blk_mem_gen_v8_3_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \sig_mssa_index_reg_out_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0\ : out STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_90_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_s_ready_dup3_reg : in STD_LOGIC;
    \sig_strb_skid_reg_reg[1]\ : in STD_LOGIC;
    \sig_strb_skid_reg_reg[2]\ : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_blk_mem_gen_v8_3_4 : entity is "blk_mem_gen_v8_3_4";
end design_1_axi_vdma_0_0_blk_mem_gen_v8_3_4;

architecture STRUCTURE of design_1_axi_vdma_0_0_blk_mem_gen_v8_3_4 is
begin
inst_blk_mem_gen: entity work.design_1_axi_vdma_0_0_blk_mem_gen_v8_3_4_synth
     port map (
      D(31 downto 0) => D(31 downto 0),
      DINADIN(4 downto 0) => DINADIN(4 downto 0),
      DOUTBDOUT(4 downto 0) => DOUTBDOUT(4 downto 0),
      E(0) => E(0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\(1 downto 0) => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\(1 downto 0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\(0) => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\(0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0\,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gc0.count_d1_reg[10]\(10 downto 0) => \gc0.count_d1_reg[10]\(10 downto 0),
      \gcc0.gc0.count_d1_reg[10]\(10 downto 0) => \gcc0.gc0.count_d1_reg[10]\(10 downto 0),
      p_23_out => p_23_out,
      p_90_out(31 downto 0) => p_90_out(31 downto 0),
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      \sig_mssa_index_reg_out_reg[1]\(1 downto 0) => \sig_mssa_index_reg_out_reg[1]\(1 downto 0),
      sig_s_ready_dup3_reg => sig_s_ready_dup3_reg,
      \sig_strb_skid_reg_reg[1]\ => \sig_strb_skid_reg_reg[1]\,
      \sig_strb_skid_reg_reg[2]\ => \sig_strb_skid_reg_reg[2]\,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_blk_mem_gen_v8_3_4__parameterized1\ is
  port (
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \sig_data_reg_out_reg[34]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_data_skid_reg_reg[34]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_regout_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_s_ready_dup_reg : in STD_LOGIC;
    \sig_data_skid_reg_reg[34]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_blk_mem_gen_v8_3_4__parameterized1\ : entity is "blk_mem_gen_v8_3_4";
end \design_1_axi_vdma_0_0_blk_mem_gen_v8_3_4__parameterized1\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_blk_mem_gen_v8_3_4__parameterized1\ is
begin
inst_blk_mem_gen: entity work.\design_1_axi_vdma_0_0_blk_mem_gen_v8_3_4_synth__parameterized0\
     port map (
      DINBDIN(5 downto 0) => DINBDIN(5 downto 0),
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => SR(0),
      \gc1.count_d2_reg[8]\(8 downto 0) => \gc1.count_d2_reg[8]\(8 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_data_fifo_data_out(37 downto 0) => sig_data_fifo_data_out(37 downto 0),
      \sig_data_reg_out_reg[34]\(2 downto 0) => \sig_data_reg_out_reg[34]\(2 downto 0),
      \sig_data_skid_reg_reg[34]\(2 downto 0) => \sig_data_skid_reg_reg[34]\(2 downto 0),
      \sig_data_skid_reg_reg[34]_0\(2 downto 0) => \sig_data_skid_reg_reg[34]_0\(2 downto 0),
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_fifo_generator_v13_1_2_synth__parameterized0\ is
  port (
    sig_halt_cmplt_reg : out STD_LOGIC;
    \gc1.count_d2_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hold_ff_q_reg_0 : out STD_LOGIC;
    sig_xfer_is_seq_reg_reg : out STD_LOGIC;
    sig_xfer_is_seq_reg_reg_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_csm_state_ns1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_child_addr_cntr_lsh_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[8]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sig_csm_state_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_xfer_len_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    sig_clr_dbc_reg_reg : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    hold_ff_q_reg_1 : in STD_LOGIC;
    sig_child_qual_first_of_2_reg : in STD_LOGIC;
    sig_csm_pop_child_cmd_reg : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    wr_rst_reg_reg_0 : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_byte_cntr_reg[1]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is "fifo_generator_v13_1_2_synth";
end \design_1_axi_vdma_0_0_fifo_generator_v13_1_2_synth__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_fifo_generator_v13_1_2_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\design_1_axi_vdma_0_0_fifo_generator_top__parameterized0\
     port map (
      DI(7 downto 0) => DI(7 downto 0),
      E(0) => E(0),
      \FSM_sequential_sig_csm_state_reg[0]\ => \FSM_sequential_sig_csm_state_reg[0]\,
      \gc1.count_d2_reg[0]\ => \gc1.count_d2_reg[0]\,
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      \gpr1.dout_i_reg[1]\(2 downto 0) => \gpr1.dout_i_reg[1]\(2 downto 0),
      \gpr1.dout_i_reg[1]_0\(2 downto 0) => \gpr1.dout_i_reg[1]_0\(2 downto 0),
      hold_ff_q_reg => hold_ff_q_reg,
      hold_ff_q_reg_0 => hold_ff_q_reg_0,
      hold_ff_q_reg_1 => hold_ff_q_reg_1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_32_out => p_32_out,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      \sig_byte_cntr_reg[1]\(10 downto 0) => \sig_byte_cntr_reg[1]\(10 downto 0),
      \sig_byte_cntr_reg[8]\ => \sig_byte_cntr_reg[8]\,
      \sig_child_addr_cntr_lsh_reg[15]\(0) => \sig_child_addr_cntr_lsh_reg[15]\(0),
      \sig_child_addr_cntr_lsh_reg[1]\(1 downto 0) => \sig_child_addr_cntr_lsh_reg[1]\(1 downto 0),
      sig_child_qual_first_of_2_reg => sig_child_qual_first_of_2_reg,
      sig_clr_dbc_reg_reg => sig_clr_dbc_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd_reg => sig_csm_pop_child_cmd_reg,
      sig_csm_state_ns1 => sig_csm_state_ns1,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg,
      sig_stream_rst => sig_stream_rst,
      sig_xfer_is_seq_reg_reg => sig_xfer_is_seq_reg_reg,
      sig_xfer_is_seq_reg_reg_0(10 downto 0) => sig_xfer_is_seq_reg_reg_0(10 downto 0),
      \sig_xfer_len_reg_reg[6]\(6 downto 0) => \sig_xfer_len_reg_reg[6]\(6 downto 0),
      wr_rst_reg_reg => wr_rst_reg_reg,
      wr_rst_reg_reg_0 => wr_rst_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_fifo_generator_v13_1_2__parameterized0\ is
  port (
    sig_halt_cmplt_reg : out STD_LOGIC;
    \gc1.count_d2_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hold_ff_q_reg_0 : out STD_LOGIC;
    sig_xfer_is_seq_reg_reg : out STD_LOGIC;
    sig_xfer_is_seq_reg_reg_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_csm_state_ns1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_child_addr_cntr_lsh_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[8]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sig_csm_state_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_xfer_len_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    sig_clr_dbc_reg_reg : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    hold_ff_q_reg_1 : in STD_LOGIC;
    sig_child_qual_first_of_2_reg : in STD_LOGIC;
    sig_csm_pop_child_cmd_reg : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    wr_rst_reg_reg_0 : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_byte_cntr_reg[1]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_fifo_generator_v13_1_2__parameterized0\ : entity is "fifo_generator_v13_1_2";
end \design_1_axi_vdma_0_0_fifo_generator_v13_1_2__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_fifo_generator_v13_1_2__parameterized0\ is
begin
inst_fifo_gen: entity work.\design_1_axi_vdma_0_0_fifo_generator_v13_1_2_synth__parameterized0\
     port map (
      DI(7 downto 0) => DI(7 downto 0),
      E(0) => E(0),
      \FSM_sequential_sig_csm_state_reg[0]\ => \FSM_sequential_sig_csm_state_reg[0]\,
      \gc1.count_d2_reg[0]\ => \gc1.count_d2_reg[0]\,
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      \gpr1.dout_i_reg[1]\(2 downto 0) => \gpr1.dout_i_reg[1]\(2 downto 0),
      \gpr1.dout_i_reg[1]_0\(2 downto 0) => \gpr1.dout_i_reg[1]_0\(2 downto 0),
      hold_ff_q_reg => hold_ff_q_reg,
      hold_ff_q_reg_0 => hold_ff_q_reg_0,
      hold_ff_q_reg_1 => hold_ff_q_reg_1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_32_out => p_32_out,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      \sig_byte_cntr_reg[1]\(10 downto 0) => \sig_byte_cntr_reg[1]\(10 downto 0),
      \sig_byte_cntr_reg[8]\ => \sig_byte_cntr_reg[8]\,
      \sig_child_addr_cntr_lsh_reg[15]\(0) => \sig_child_addr_cntr_lsh_reg[15]\(0),
      \sig_child_addr_cntr_lsh_reg[1]\(1 downto 0) => \sig_child_addr_cntr_lsh_reg[1]\(1 downto 0),
      sig_child_qual_first_of_2_reg => sig_child_qual_first_of_2_reg,
      sig_clr_dbc_reg_reg => sig_clr_dbc_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd_reg => sig_csm_pop_child_cmd_reg,
      sig_csm_state_ns1 => sig_csm_state_ns1,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg,
      sig_stream_rst => sig_stream_rst,
      sig_xfer_is_seq_reg_reg => sig_xfer_is_seq_reg_reg,
      sig_xfer_is_seq_reg_reg_0(10 downto 0) => sig_xfer_is_seq_reg_reg_0(10 downto 0),
      \sig_xfer_len_reg_reg[6]\(6 downto 0) => \sig_xfer_len_reg_reg[6]\(6 downto 0),
      wr_rst_reg_reg => wr_rst_reg_reg,
      wr_rst_reg_reg_0 => wr_rst_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_memory is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \sig_mssa_index_reg_out_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0\ : out STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_90_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_s_ready_dup3_reg : in STD_LOGIC;
    \sig_strb_skid_reg_reg[1]\ : in STD_LOGIC;
    \sig_strb_skid_reg_reg[2]\ : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_memory : entity is "memory";
end design_1_axi_vdma_0_0_memory;

architecture STRUCTURE of design_1_axi_vdma_0_0_memory is
begin
\gbm.gbmg.gbmgb.ngecc.bmg\: entity work.design_1_axi_vdma_0_0_blk_mem_gen_v8_3_4
     port map (
      D(31 downto 0) => D(31 downto 0),
      DINADIN(4 downto 0) => DINADIN(4 downto 0),
      DOUTBDOUT(4 downto 0) => DOUTBDOUT(4 downto 0),
      E(0) => E(0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\(1 downto 0) => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\(1 downto 0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\(0) => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\(0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0\,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gc0.count_d1_reg[10]\(10 downto 0) => \gc0.count_d1_reg[10]\(10 downto 0),
      \gcc0.gc0.count_d1_reg[10]\(10 downto 0) => \gcc0.gc0.count_d1_reg[10]\(10 downto 0),
      p_23_out => p_23_out,
      p_90_out(31 downto 0) => p_90_out(31 downto 0),
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      \sig_mssa_index_reg_out_reg[1]\(1 downto 0) => \sig_mssa_index_reg_out_reg[1]\(1 downto 0),
      sig_s_ready_dup3_reg => sig_s_ready_dup3_reg,
      \sig_strb_skid_reg_reg[1]\ => \sig_strb_skid_reg_reg[1]\,
      \sig_strb_skid_reg_reg[2]\ => \sig_strb_skid_reg_reg[2]\,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_memory__parameterized1\ is
  port (
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \sig_data_reg_out_reg[34]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_data_skid_reg_reg[34]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_regout_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_s_ready_dup_reg : in STD_LOGIC;
    \sig_data_skid_reg_reg[34]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_memory__parameterized1\ : entity is "memory";
end \design_1_axi_vdma_0_0_memory__parameterized1\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_memory__parameterized1\ is
begin
\gbm.gbmg.gbmgb.ngecc.bmg\: entity work.\design_1_axi_vdma_0_0_blk_mem_gen_v8_3_4__parameterized1\
     port map (
      DINBDIN(5 downto 0) => DINBDIN(5 downto 0),
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => SR(0),
      \gc1.count_d2_reg[8]\(8 downto 0) => \gc1.count_d2_reg[8]\(8 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_data_fifo_data_out(37 downto 0) => sig_data_fifo_data_out(37 downto 0),
      \sig_data_reg_out_reg[34]\(2 downto 0) => \sig_data_reg_out_reg[34]\(2 downto 0),
      \sig_data_skid_reg_reg[34]\(2 downto 0) => \sig_data_skid_reg_reg[34]\(2 downto 0),
      \sig_data_skid_reg_reg[34]_0\(2 downto 0) => \sig_data_skid_reg_reg[34]_0\(2 downto 0),
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_sync_fifo_fg is
  port (
    sig_halt_cmplt_reg : out STD_LOGIC;
    \gc1.count_d2_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hold_ff_q_reg_0 : out STD_LOGIC;
    sig_xfer_is_seq_reg_reg : out STD_LOGIC;
    sig_xfer_is_seq_reg_reg_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_csm_state_ns1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_child_addr_cntr_lsh_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[8]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sig_csm_state_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_xfer_len_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    sig_clr_dbc_reg_reg : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    hold_ff_q_reg_1 : in STD_LOGIC;
    sig_child_qual_first_of_2_reg : in STD_LOGIC;
    sig_csm_pop_child_cmd_reg : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    wr_rst_reg_reg_0 : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_byte_cntr_reg[1]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_sync_fifo_fg : entity is "sync_fifo_fg";
end design_1_axi_vdma_0_0_sync_fifo_fg;

architecture STRUCTURE of design_1_axi_vdma_0_0_sync_fifo_fg is
begin
\FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM\: entity work.\design_1_axi_vdma_0_0_fifo_generator_v13_1_2__parameterized0\
     port map (
      DI(7 downto 0) => DI(7 downto 0),
      E(0) => E(0),
      \FSM_sequential_sig_csm_state_reg[0]\ => \FSM_sequential_sig_csm_state_reg[0]\,
      \gc1.count_d2_reg[0]\ => \gc1.count_d2_reg[0]\,
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      \gpr1.dout_i_reg[1]\(2 downto 0) => \gpr1.dout_i_reg[1]\(2 downto 0),
      \gpr1.dout_i_reg[1]_0\(2 downto 0) => \gpr1.dout_i_reg[1]_0\(2 downto 0),
      hold_ff_q_reg => hold_ff_q_reg,
      hold_ff_q_reg_0 => hold_ff_q_reg_0,
      hold_ff_q_reg_1 => hold_ff_q_reg_1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_32_out => p_32_out,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      \sig_byte_cntr_reg[1]\(10 downto 0) => \sig_byte_cntr_reg[1]\(10 downto 0),
      \sig_byte_cntr_reg[8]\ => \sig_byte_cntr_reg[8]\,
      \sig_child_addr_cntr_lsh_reg[15]\(0) => \sig_child_addr_cntr_lsh_reg[15]\(0),
      \sig_child_addr_cntr_lsh_reg[1]\(1 downto 0) => \sig_child_addr_cntr_lsh_reg[1]\(1 downto 0),
      sig_child_qual_first_of_2_reg => sig_child_qual_first_of_2_reg,
      sig_clr_dbc_reg_reg => sig_clr_dbc_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd_reg => sig_csm_pop_child_cmd_reg,
      sig_csm_state_ns1 => sig_csm_state_ns1,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg,
      sig_stream_rst => sig_stream_rst,
      sig_xfer_is_seq_reg_reg => sig_xfer_is_seq_reg_reg,
      sig_xfer_is_seq_reg_reg_0(10 downto 0) => sig_xfer_is_seq_reg_reg_0(10 downto 0),
      \sig_xfer_len_reg_reg[6]\(6 downto 0) => \sig_xfer_len_reg_reg[6]\(6 downto 0),
      wr_rst_reg_reg => wr_rst_reg_reg,
      wr_rst_reg_reg_0 => wr_rst_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_fifo_generator_ramfifo is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \out\ : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_8_out : out STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\ : out STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg : out STD_LOGIC;
    s_valid0 : out STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\ : out STD_LOGIC;
    s_axis_fifo_ainit_nosync : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    p_90_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 4 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    sig_s_ready_dup3_reg : in STD_LOGIC;
    \sig_strb_skid_reg_reg[1]\ : in STD_LOGIC;
    \sig_strb_skid_reg_reg[2]\ : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_1\ : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    s2mm_axis_resetn : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[6]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[7]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[10]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_89_out : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end design_1_axi_vdma_0_0_fifo_generator_ramfifo;

architecture STRUCTURE of design_1_axi_vdma_0_0_fifo_generator_ramfifo is
  signal \gntv_or_sync_fifo.gl0.rd_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_31\ : STD_LOGIC;
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gwss.wsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^out\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal p_2_out_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmp_ram_rd_en : STD_LOGIC;
  signal tmp_ram_regout_en : STD_LOGIC;
  signal \^wr_rst_reg_reg\ : STD_LOGIC;
begin
  \out\ <= \^out\;
  wr_rst_reg_reg <= \^wr_rst_reg_reg\;
\gntv_or_sync_fifo.gl0.rd\: entity work.design_1_axi_vdma_0_0_rd_logic
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0) => p_0_out(10 downto 0),
      E(0) => p_17_out,
      Q(9 downto 0) => rd_pntr_plus1(9 downto 0),
      empty_fwft_i_reg => \gntv_or_sync_fifo.gl0.rd_n_2\,
      \gc0.count_d1_reg[10]\(0) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      \gcc0.gc0.count_d1_reg[10]\ => \gntv_or_sync_fifo.gl0.wr_n_31\,
      \gcc0.gc0.count_d1_reg[10]_0\(10 downto 0) => p_11_out(10 downto 0),
      \gcc0.gc0.count_reg[9]\(9 downto 0) => p_12_out(9 downto 0),
      \out\ => \^out\,
      s2mm_axis_resetn => s2mm_axis_resetn,
      s2mm_halt => s2mm_halt,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en,
      v1_reg(4 downto 0) => \gwss.wsts/c0/v1_reg\(4 downto 0),
      v1_reg_0(4 downto 0) => \gwss.wsts/c1/v1_reg\(4 downto 0),
      v1_reg_1(4 downto 0) => \grss.rsts/c2/v1_reg\(4 downto 0),
      wr_rst_reg_reg => \^wr_rst_reg_reg\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.design_1_axi_vdma_0_0_wr_logic
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10 downto 0) => p_11_out(10 downto 0),
      DINADIN(0) => DINADIN(4),
      E(0) => p_17_out,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_0\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_0\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_1\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_1\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[10]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[10]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[6]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[6]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[7]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[7]\,
      Q(1 downto 0) => Q(1 downto 0),
      \gc0.count_d1_reg[10]\(0) => p_0_out(10),
      \gc0.count_reg[9]\(9 downto 0) => rd_pntr_plus1(9 downto 0),
      \gcc0.gc0.count_d1_reg[9]\(9 downto 0) => p_12_out(9 downto 0),
      \out\ => p_2_out_0,
      p_23_out => p_23_out,
      p_89_out => p_89_out,
      p_8_out => p_8_out,
      ram_empty_fb_i_reg(0) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_31\,
      s2mm_axis_resetn => s2mm_axis_resetn,
      s2mm_halt => s2mm_halt,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      srst_full_ff_i => srst_full_ff_i,
      v1_reg(4 downto 0) => \grss.rsts/c2/v1_reg\(4 downto 0),
      v1_reg_0(4 downto 0) => \gwss.wsts/c0/v1_reg\(4 downto 0),
      v1_reg_1(4 downto 0) => \gwss.wsts/c1/v1_reg\(4 downto 0),
      wr_rst_reg_reg => \^wr_rst_reg_reg\
    );
\gntv_or_sync_fifo.mem\: entity work.design_1_axi_vdma_0_0_memory
     port map (
      D(31 downto 0) => D(31 downto 0),
      DINADIN(4 downto 0) => DINADIN(4 downto 0),
      DOUTBDOUT(4 downto 0) => DOUTBDOUT(4 downto 0),
      E(0) => p_17_out,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\(1 downto 0) => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\(1 downto 0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\(0) => E(0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg_0\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\,
      empty_fwft_i_reg => \gntv_or_sync_fifo.gl0.rd_n_2\,
      \gc0.count_d1_reg[10]\(10 downto 0) => p_0_out(10 downto 0),
      \gcc0.gc0.count_d1_reg[10]\(10 downto 0) => p_11_out(10 downto 0),
      p_23_out => p_23_out,
      p_90_out(31 downto 0) => p_90_out(31 downto 0),
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      \sig_mssa_index_reg_out_reg[1]\(1 downto 0) => \sig_mssa_index_reg_out_reg[1]\(1 downto 0),
      sig_s_ready_dup3_reg => sig_s_ready_dup3_reg,
      \sig_strb_skid_reg_reg[1]\ => \sig_strb_skid_reg_reg[1]\,
      \sig_strb_skid_reg_reg[2]\ => \sig_strb_skid_reg_reg[2]\,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
rstblk: entity work.design_1_axi_vdma_0_0_reset_blk_ramfifo
     port map (
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_1\,
      \out\ => \^out\,
      p_23_out => p_23_out,
      p_89_out => p_89_out,
      ram_full_i_reg => p_2_out_0,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_valid0 => s_valid0,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      wr_rst_reg_reg => \^wr_rst_reg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_fifo_generator_ramfifo__parameterized1\ is
  port (
    sig_halt_cmplt_reg : out STD_LOGIC;
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \out\ : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    \sig_byte_cntr_reg[8]\ : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    \sig_data_reg_out_reg[34]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_data_skid_reg_reg[34]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_rst_reg_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    hold_ff_q_reg_0 : in STD_LOGIC;
    sig_dre_tvalid_i_reg : in STD_LOGIC;
    sig_s_ready_dup_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_fifo_generator_ramfifo__parameterized1\ : entity is "fifo_generator_ramfifo";
end \design_1_axi_vdma_0_0_fifo_generator_ramfifo__parameterized1\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_fifo_generator_ramfifo__parameterized1\ is
  signal \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_20\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_21\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_22\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_23\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_24\ : STD_LOGIC;
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal srst_full_ff_i : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal tmp_ram_regout_en : STD_LOGIC;
begin
  \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ <= \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\design_1_axi_vdma_0_0_rd_logic__parameterized1\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => p_0_out(8 downto 0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      Q(0) => rd_pntr_plus1(8),
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gcc0.gc0.count_d1_reg[0]\ => \gntv_or_sync_fifo.gl0.wr_n_21\,
      \gcc0.gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_22\,
      \gcc0.gc0.count_d1_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_23\,
      \gcc0.gc0.count_d1_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_24\,
      \gcc0.gc0.count_d1_reg[7]\(7 downto 0) => p_11_out(7 downto 0),
      \gcc0.gc0.count_d1_reg[8]\ => \gntv_or_sync_fifo.gl0.wr_n_20\,
      \gcc0.gc0.count_d1_reg[8]_0\ => \gntv_or_sync_fifo.gl0.wr_n_2\,
      \gcc0.gc0.count_reg[7]\(7 downto 0) => p_12_out(7 downto 0),
      hold_ff_q_reg => hold_ff_q_reg,
      hold_ff_q_reg_0 => hold_ff_q_reg_0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      ram_full_fb_i_reg(0) => E(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en,
      v1_reg(3 downto 0) => \gwss.wsts/c1/v1_reg\(3 downto 0),
      wr_rst_reg_reg => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\design_1_axi_vdma_0_0_wr_logic__parameterized1\
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      Q(8 downto 0) => p_11_out(8 downto 0),
      SR(0) => srst_full_ff_i,
      \gc1.count_d1_reg[8]\(0) => rd_pntr_plus1(8),
      \gc1.count_d2_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      \gcc0.gc0.count_d1_reg[7]\(7 downto 0) => p_12_out(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_20\,
      ram_empty_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_21\,
      ram_empty_i_reg_2 => \gntv_or_sync_fifo.gl0.wr_n_22\,
      ram_empty_i_reg_3 => \gntv_or_sync_fifo.gl0.wr_n_23\,
      ram_empty_i_reg_4 => \gntv_or_sync_fifo.gl0.wr_n_24\,
      ram_full_fb_i_reg(0) => E(0),
      ram_full_i_reg => ram_full_i_reg,
      \sig_byte_cntr_reg[8]\ => \sig_byte_cntr_reg[8]\,
      sig_dre_tvalid_i_reg => sig_dre_tvalid_i_reg,
      v1_reg(3 downto 0) => \gwss.wsts/c1/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.mem\: entity work.\design_1_axi_vdma_0_0_memory__parameterized1\
     port map (
      DINBDIN(5 downto 0) => DINBDIN(5 downto 0),
      E(0) => E(0),
      Q(8 downto 0) => p_11_out(8 downto 0),
      SR(0) => srst_full_ff_i,
      \gc1.count_d2_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_data_fifo_data_out(37 downto 0) => sig_data_fifo_data_out(37 downto 0),
      \sig_data_reg_out_reg[34]\(2 downto 0) => \sig_data_reg_out_reg[34]\(2 downto 0),
      \sig_data_skid_reg_reg[34]\(2 downto 0) => \sig_data_skid_reg_reg[34]\(2 downto 0),
      \sig_data_skid_reg_reg[34]_0\(2 downto 0) => Q(2 downto 0),
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
rstblk: entity work.\design_1_axi_vdma_0_0_reset_blk_ramfifo__parameterized1\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\,
      SR(0) => srst_full_ff_i,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg,
      sig_stream_rst => sig_stream_rst,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_sfifo_autord is
  port (
    sig_halt_cmplt_reg : out STD_LOGIC;
    \gc1.count_d2_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    hold_ff_q_reg_0 : out STD_LOGIC;
    \gc1.count_d2_reg[0]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_xfer_is_seq_reg_reg : out STD_LOGIC;
    sig_xfer_is_seq_reg_reg_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sig_csm_state_ns1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_child_addr_cntr_lsh_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[8]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sig_csm_state_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_xfer_len_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    sig_clr_dbc_reg_reg : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_child_qual_first_of_2_reg : in STD_LOGIC;
    sig_csm_pop_child_cmd_reg : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    wr_rst_reg_reg_0 : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_byte_cntr_reg[1]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_sfifo_autord : entity is "axi_datamover_sfifo_autord";
end design_1_axi_vdma_0_0_axi_datamover_sfifo_autord;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_sfifo_autord is
  signal \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_7\ : STD_LOGIC;
  signal \^gc1.count_d2_reg[0]_0\ : STD_LOGIC;
begin
  \gc1.count_d2_reg[0]_0\ <= \^gc1.count_d2_reg[0]_0\;
\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.design_1_axi_vdma_0_0_sync_fifo_fg
     port map (
      DI(7 downto 0) => DI(7 downto 0),
      E(0) => E(0),
      \FSM_sequential_sig_csm_state_reg[0]\ => \FSM_sequential_sig_csm_state_reg[0]\,
      \gc1.count_d2_reg[0]\ => \gc1.count_d2_reg[0]\,
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      \gpr1.dout_i_reg[1]\(2 downto 0) => \gpr1.dout_i_reg[1]\(2 downto 0),
      \gpr1.dout_i_reg[1]_0\(2 downto 0) => \gpr1.dout_i_reg[1]_0\(2 downto 0),
      hold_ff_q_reg => hold_ff_q_reg_0,
      hold_ff_q_reg_0 => \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_7\,
      hold_ff_q_reg_1 => \^gc1.count_d2_reg[0]_0\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_32_out => p_32_out,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      \sig_byte_cntr_reg[1]\(10 downto 0) => \sig_byte_cntr_reg[1]\(10 downto 0),
      \sig_byte_cntr_reg[8]\ => \sig_byte_cntr_reg[8]\,
      \sig_child_addr_cntr_lsh_reg[15]\(0) => \sig_child_addr_cntr_lsh_reg[15]\(0),
      \sig_child_addr_cntr_lsh_reg[1]\(1 downto 0) => \sig_child_addr_cntr_lsh_reg[1]\(1 downto 0),
      sig_child_qual_first_of_2_reg => sig_child_qual_first_of_2_reg,
      sig_clr_dbc_reg_reg => sig_clr_dbc_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd_reg => sig_csm_pop_child_cmd_reg,
      sig_csm_state_ns1 => sig_csm_state_ns1,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg,
      sig_stream_rst => sig_stream_rst,
      sig_xfer_is_seq_reg_reg => sig_xfer_is_seq_reg_reg,
      sig_xfer_is_seq_reg_reg_0(10 downto 0) => sig_xfer_is_seq_reg_reg_0(10 downto 0),
      \sig_xfer_len_reg_reg[6]\(6 downto 0) => \sig_xfer_len_reg_reg[6]\(6 downto 0),
      wr_rst_reg_reg => wr_rst_reg_reg,
      wr_rst_reg_reg_0 => wr_rst_reg_reg_0
    );
hold_ff_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_7\,
      Q => \^gc1.count_d2_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_fifo_generator_top is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \out\ : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_8_out : out STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\ : out STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg : out STD_LOGIC;
    s_valid0 : out STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\ : out STD_LOGIC;
    s_axis_fifo_ainit_nosync : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    p_90_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 4 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    sig_s_ready_dup3_reg : in STD_LOGIC;
    \sig_strb_skid_reg_reg[1]\ : in STD_LOGIC;
    \sig_strb_skid_reg_reg[2]\ : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_1\ : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    s2mm_axis_resetn : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[6]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[7]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[10]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_89_out : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_fifo_generator_top : entity is "fifo_generator_top";
end design_1_axi_vdma_0_0_fifo_generator_top;

architecture STRUCTURE of design_1_axi_vdma_0_0_fifo_generator_top is
begin
\grf.rf\: entity work.design_1_axi_vdma_0_0_fifo_generator_ramfifo
     port map (
      D(31 downto 0) => D(31 downto 0),
      DINADIN(4 downto 0) => DINADIN(4 downto 0),
      DOUTBDOUT(4 downto 0) => DOUTBDOUT(4 downto 0),
      E(0) => E(0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_0\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_0\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_1\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_1\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\(1 downto 0) => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\(1 downto 0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[10]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[10]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[6]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[6]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[7]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[7]\,
      Q(1 downto 0) => Q(1 downto 0),
      \out\ => \out\,
      p_23_out => p_23_out,
      p_89_out => p_89_out,
      p_8_out => p_8_out,
      p_90_out(31 downto 0) => p_90_out(31 downto 0),
      s2mm_axis_resetn => s2mm_axis_resetn,
      s2mm_halt => s2mm_halt,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_valid0 => s_valid0,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      \sig_mssa_index_reg_out_reg[1]\(1 downto 0) => \sig_mssa_index_reg_out_reg[1]\(1 downto 0),
      sig_s_ready_dup3_reg => sig_s_ready_dup3_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      \sig_strb_skid_reg_reg[1]\ => \sig_strb_skid_reg_reg[1]\,
      \sig_strb_skid_reg_reg[2]\ => \sig_strb_skid_reg_reg[2]\,
      srst_full_ff_i => srst_full_ff_i,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_fifo_generator_top__parameterized1\ is
  port (
    sig_halt_cmplt_reg : out STD_LOGIC;
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \out\ : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    \sig_byte_cntr_reg[8]\ : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    \sig_data_reg_out_reg[34]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_data_skid_reg_reg[34]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_rst_reg_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    hold_ff_q_reg_0 : in STD_LOGIC;
    sig_dre_tvalid_i_reg : in STD_LOGIC;
    sig_s_ready_dup_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_fifo_generator_top__parameterized1\ : entity is "fifo_generator_top";
end \design_1_axi_vdma_0_0_fifo_generator_top__parameterized1\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_fifo_generator_top__parameterized1\ is
begin
\grf.rf\: entity work.\design_1_axi_vdma_0_0_fifo_generator_ramfifo__parameterized1\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DINBDIN(5 downto 0) => DINBDIN(5 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      hold_ff_q_reg => hold_ff_q_reg,
      hold_ff_q_reg_0 => hold_ff_q_reg_0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      ram_full_i_reg => ram_full_i_reg,
      \sig_byte_cntr_reg[8]\ => \sig_byte_cntr_reg[8]\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_data_out(37 downto 0) => sig_data_fifo_data_out(37 downto 0),
      \sig_data_reg_out_reg[34]\(2 downto 0) => \sig_data_reg_out_reg[34]\(2 downto 0),
      \sig_data_skid_reg_reg[34]\(2 downto 0) => \sig_data_skid_reg_reg[34]\(2 downto 0),
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_dre_tvalid_i_reg => sig_dre_tvalid_i_reg,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg,
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_stream_rst => sig_stream_rst,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_fifo_generator_v13_1_2_synth is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \out\ : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_8_out : out STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\ : out STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg : out STD_LOGIC;
    s_valid0 : out STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\ : out STD_LOGIC;
    s_axis_fifo_ainit_nosync : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    p_90_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 4 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    sig_s_ready_dup3_reg : in STD_LOGIC;
    \sig_strb_skid_reg_reg[1]\ : in STD_LOGIC;
    \sig_strb_skid_reg_reg[2]\ : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_1\ : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    s2mm_axis_resetn : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[6]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[7]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[10]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_89_out : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_fifo_generator_v13_1_2_synth : entity is "fifo_generator_v13_1_2_synth";
end design_1_axi_vdma_0_0_fifo_generator_v13_1_2_synth;

architecture STRUCTURE of design_1_axi_vdma_0_0_fifo_generator_v13_1_2_synth is
begin
\gconvfifo.rf\: entity work.design_1_axi_vdma_0_0_fifo_generator_top
     port map (
      D(31 downto 0) => D(31 downto 0),
      DINADIN(4 downto 0) => DINADIN(4 downto 0),
      DOUTBDOUT(4 downto 0) => DOUTBDOUT(4 downto 0),
      E(0) => E(0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_0\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_0\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_1\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_1\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\(1 downto 0) => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\(1 downto 0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[10]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[10]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[6]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[6]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[7]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[7]\,
      Q(1 downto 0) => Q(1 downto 0),
      \out\ => \out\,
      p_23_out => p_23_out,
      p_89_out => p_89_out,
      p_8_out => p_8_out,
      p_90_out(31 downto 0) => p_90_out(31 downto 0),
      s2mm_axis_resetn => s2mm_axis_resetn,
      s2mm_halt => s2mm_halt,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_valid0 => s_valid0,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      \sig_mssa_index_reg_out_reg[1]\(1 downto 0) => \sig_mssa_index_reg_out_reg[1]\(1 downto 0),
      sig_s_ready_dup3_reg => sig_s_ready_dup3_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      \sig_strb_skid_reg_reg[1]\ => \sig_strb_skid_reg_reg[1]\,
      \sig_strb_skid_reg_reg[2]\ => \sig_strb_skid_reg_reg[2]\,
      srst_full_ff_i => srst_full_ff_i,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_fifo_generator_v13_1_2_synth__parameterized1\ is
  port (
    sig_halt_cmplt_reg : out STD_LOGIC;
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \out\ : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    \sig_byte_cntr_reg[8]\ : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    \sig_data_reg_out_reg[34]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_data_skid_reg_reg[34]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_rst_reg_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    hold_ff_q_reg_0 : in STD_LOGIC;
    sig_dre_tvalid_i_reg : in STD_LOGIC;
    sig_s_ready_dup_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_fifo_generator_v13_1_2_synth__parameterized1\ : entity is "fifo_generator_v13_1_2_synth";
end \design_1_axi_vdma_0_0_fifo_generator_v13_1_2_synth__parameterized1\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_fifo_generator_v13_1_2_synth__parameterized1\ is
begin
\gconvfifo.rf\: entity work.\design_1_axi_vdma_0_0_fifo_generator_top__parameterized1\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DINBDIN(5 downto 0) => DINBDIN(5 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      hold_ff_q_reg => hold_ff_q_reg,
      hold_ff_q_reg_0 => hold_ff_q_reg_0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      ram_full_i_reg => ram_full_i_reg,
      \sig_byte_cntr_reg[8]\ => \sig_byte_cntr_reg[8]\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_data_out(37 downto 0) => sig_data_fifo_data_out(37 downto 0),
      \sig_data_reg_out_reg[34]\(2 downto 0) => \sig_data_reg_out_reg[34]\(2 downto 0),
      \sig_data_skid_reg_reg[34]\(2 downto 0) => \sig_data_skid_reg_reg[34]\(2 downto 0),
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_dre_tvalid_i_reg => sig_dre_tvalid_i_reg,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg,
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_stream_rst => sig_stream_rst,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_fifo_generator_v13_1_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \out\ : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_8_out : out STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\ : out STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg : out STD_LOGIC;
    s_valid0 : out STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\ : out STD_LOGIC;
    s_axis_fifo_ainit_nosync : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    p_90_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 4 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    sig_s_ready_dup3_reg : in STD_LOGIC;
    \sig_strb_skid_reg_reg[1]\ : in STD_LOGIC;
    \sig_strb_skid_reg_reg[2]\ : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_1\ : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    s2mm_axis_resetn : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[6]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[7]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[10]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_89_out : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_fifo_generator_v13_1_2 : entity is "fifo_generator_v13_1_2";
end design_1_axi_vdma_0_0_fifo_generator_v13_1_2;

architecture STRUCTURE of design_1_axi_vdma_0_0_fifo_generator_v13_1_2 is
begin
inst_fifo_gen: entity work.design_1_axi_vdma_0_0_fifo_generator_v13_1_2_synth
     port map (
      D(31 downto 0) => D(31 downto 0),
      DINADIN(4 downto 0) => DINADIN(4 downto 0),
      DOUTBDOUT(4 downto 0) => DOUTBDOUT(4 downto 0),
      E(0) => E(0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_0\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_0\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_1\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_1\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\(1 downto 0) => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\(1 downto 0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[10]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[10]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[6]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[6]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[7]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[7]\,
      Q(1 downto 0) => Q(1 downto 0),
      \out\ => \out\,
      p_23_out => p_23_out,
      p_89_out => p_89_out,
      p_8_out => p_8_out,
      p_90_out(31 downto 0) => p_90_out(31 downto 0),
      s2mm_axis_resetn => s2mm_axis_resetn,
      s2mm_halt => s2mm_halt,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_valid0 => s_valid0,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      \sig_mssa_index_reg_out_reg[1]\(1 downto 0) => \sig_mssa_index_reg_out_reg[1]\(1 downto 0),
      sig_s_ready_dup3_reg => sig_s_ready_dup3_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      \sig_strb_skid_reg_reg[1]\ => \sig_strb_skid_reg_reg[1]\,
      \sig_strb_skid_reg_reg[2]\ => \sig_strb_skid_reg_reg[2]\,
      srst_full_ff_i => srst_full_ff_i,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_fifo_generator_v13_1_2__parameterized1\ is
  port (
    sig_halt_cmplt_reg : out STD_LOGIC;
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \out\ : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    \sig_byte_cntr_reg[8]\ : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    \sig_data_reg_out_reg[34]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_data_skid_reg_reg[34]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_rst_reg_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    hold_ff_q_reg_0 : in STD_LOGIC;
    sig_dre_tvalid_i_reg : in STD_LOGIC;
    sig_s_ready_dup_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_fifo_generator_v13_1_2__parameterized1\ : entity is "fifo_generator_v13_1_2";
end \design_1_axi_vdma_0_0_fifo_generator_v13_1_2__parameterized1\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_fifo_generator_v13_1_2__parameterized1\ is
begin
inst_fifo_gen: entity work.\design_1_axi_vdma_0_0_fifo_generator_v13_1_2_synth__parameterized1\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DINBDIN(5 downto 0) => DINBDIN(5 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      hold_ff_q_reg => hold_ff_q_reg,
      hold_ff_q_reg_0 => hold_ff_q_reg_0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      ram_full_i_reg => ram_full_i_reg,
      \sig_byte_cntr_reg[8]\ => \sig_byte_cntr_reg[8]\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_data_out(37 downto 0) => sig_data_fifo_data_out(37 downto 0),
      \sig_data_reg_out_reg[34]\(2 downto 0) => \sig_data_reg_out_reg[34]\(2 downto 0),
      \sig_data_skid_reg_reg[34]\(2 downto 0) => \sig_data_skid_reg_reg[34]\(2 downto 0),
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_dre_tvalid_i_reg => sig_dre_tvalid_i_reg,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg,
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_stream_rst => sig_stream_rst,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_sfifo is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \out\ : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_8_out : out STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\ : out STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg : out STD_LOGIC;
    s_valid0 : out STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\ : out STD_LOGIC;
    s_axis_fifo_ainit_nosync : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    p_90_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 4 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    sig_s_ready_dup3_reg : in STD_LOGIC;
    \sig_strb_skid_reg_reg[1]\ : in STD_LOGIC;
    \sig_strb_skid_reg_reg[2]\ : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_1\ : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    s2mm_axis_resetn : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[6]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[7]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[10]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_89_out : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\ : in STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_sfifo : entity is "axi_vdma_sfifo";
end design_1_axi_vdma_0_0_axi_vdma_sfifo;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_sfifo is
begin
fg_inst: entity work.design_1_axi_vdma_0_0_fifo_generator_v13_1_2
     port map (
      D(31 downto 0) => D(31 downto 0),
      DINADIN(4 downto 0) => DINADIN(4 downto 0),
      DOUTBDOUT(4 downto 0) => DOUTBDOUT(4 downto 0),
      E(0) => E(0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_0\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_0\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_1\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_1\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\(1 downto 0) => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\(1 downto 0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[10]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[10]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[6]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[6]\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[7]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[7]\,
      Q(1 downto 0) => Q(1 downto 0),
      \out\ => \out\,
      p_23_out => p_23_out,
      p_89_out => p_89_out,
      p_8_out => p_8_out,
      p_90_out(31 downto 0) => p_90_out(31 downto 0),
      s2mm_axis_resetn => s2mm_axis_resetn,
      s2mm_halt => s2mm_halt,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_valid0 => s_valid0,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      \sig_mssa_index_reg_out_reg[1]\(1 downto 0) => \sig_mssa_index_reg_out_reg[1]\(1 downto 0),
      sig_s_ready_dup3_reg => sig_s_ready_dup3_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      \sig_strb_skid_reg_reg[1]\ => \sig_strb_skid_reg_reg[1]\,
      \sig_strb_skid_reg_reg[2]\ => \sig_strb_skid_reg_reg[2]\,
      srst_full_ff_i => srst_full_ff_i,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_sync_fifo_fg__parameterized0\ is
  port (
    sig_halt_cmplt_reg : out STD_LOGIC;
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \out\ : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    \sig_byte_cntr_reg[8]\ : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    \sig_data_reg_out_reg[34]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_data_skid_reg_reg[34]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_rst_reg_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    hold_ff_q_reg_0 : in STD_LOGIC;
    sig_dre_tvalid_i_reg : in STD_LOGIC;
    sig_s_ready_dup_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_sync_fifo_fg__parameterized0\ : entity is "sync_fifo_fg";
end \design_1_axi_vdma_0_0_sync_fifo_fg__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_sync_fifo_fg__parameterized0\ is
begin
\FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM\: entity work.\design_1_axi_vdma_0_0_fifo_generator_v13_1_2__parameterized1\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DINBDIN(5 downto 0) => DINBDIN(5 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      hold_ff_q_reg => hold_ff_q_reg,
      hold_ff_q_reg_0 => hold_ff_q_reg_0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      ram_full_i_reg => ram_full_i_reg,
      \sig_byte_cntr_reg[8]\ => \sig_byte_cntr_reg[8]\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_data_out(37 downto 0) => sig_data_fifo_data_out(37 downto 0),
      \sig_data_reg_out_reg[34]\(2 downto 0) => \sig_data_reg_out_reg[34]\(2 downto 0),
      \sig_data_skid_reg_reg[34]\(2 downto 0) => \sig_data_skid_reg_reg[34]\(2 downto 0),
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_dre_tvalid_i_reg => sig_dre_tvalid_i_reg,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg,
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_stream_rst => sig_stream_rst,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_axi_datamover_sfifo_autord__parameterized0\ is
  port (
    sig_halt_cmplt_reg : out STD_LOGIC;
    sig_data_fifo_data_out : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \out\ : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    \sig_byte_cntr_reg[8]\ : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    hold_ff_q : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    \sig_data_reg_out_reg[34]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_data_skid_reg_reg[34]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_rst_reg_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    sig_dre_tvalid_i_reg : in STD_LOGIC;
    sig_s_ready_dup_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_axi_datamover_sfifo_autord__parameterized0\ : entity is "axi_datamover_sfifo_autord";
end \design_1_axi_vdma_0_0_axi_datamover_sfifo_autord__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_axi_datamover_sfifo_autord__parameterized0\ is
  signal \BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_43\ : STD_LOGIC;
  signal \^hold_ff_q\ : STD_LOGIC;
begin
  hold_ff_q <= \^hold_ff_q\;
\BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.\design_1_axi_vdma_0_0_sync_fifo_fg__parameterized0\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DINBDIN(5 downto 0) => DINBDIN(5 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      hold_ff_q_reg => \BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_43\,
      hold_ff_q_reg_0 => \^hold_ff_q\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      ram_full_i_reg => ram_full_i_reg,
      \sig_byte_cntr_reg[8]\ => \sig_byte_cntr_reg[8]\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_data_out(37 downto 0) => sig_data_fifo_data_out(37 downto 0),
      \sig_data_reg_out_reg[34]\(2 downto 0) => \sig_data_reg_out_reg[34]\(2 downto 0),
      \sig_data_skid_reg_reg[34]\(2 downto 0) => \sig_data_skid_reg_reg[34]\(2 downto 0),
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_dre_tvalid_i_reg => sig_dre_tvalid_i_reg,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg,
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_stream_rst => sig_stream_rst,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
hold_ff_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_43\,
      Q => \^hold_ff_q\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_s2mm_linebuf is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \out\ : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_8_out : out STD_LOGIC;
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg : out STD_LOGIC;
    s_valid0 : out STD_LOGIC;
    s_axis_fifo_ainit_nosync : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    p_90_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 4 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_FREE_RUN_MODE.frame_sync_out_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_s_ready_dup3_reg : in STD_LOGIC;
    \sig_strb_skid_reg_reg[1]\ : in STD_LOGIC;
    \sig_strb_skid_reg_reg[2]\ : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    s2mm_axis_resetn : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    p_89_out : in STD_LOGIC;
    \vsize_vid_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vsize_vid_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \vsize_vid_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_s2mm_linebuf : entity is "axi_vdma_s2mm_linebuf";
end design_1_axi_vdma_0_0_axi_vdma_s2mm_linebuf;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_s2mm_linebuf is
  signal \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_42\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_44\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_47\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_i_2_n_0\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_i_3_n_0\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_i_4_n_0\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_n_0\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[10]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[9]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_no_fsync_logic.gen_no_sof_vcount.done_vsize_counter_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_i_2_n_0\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_i_4_n_0\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[10]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[7]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal crnt_vsize_cdc_tig : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg : string;
  attribute async_reg of crnt_vsize_cdc_tig : signal is "true";
  signal crnt_vsize_d1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg of crnt_vsize_d1 : signal is "true";
  signal data_count_af_threshold_cdc_tig : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg of data_count_af_threshold_cdc_tig : signal is "true";
  signal data_count_af_threshold_d1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg of data_count_af_threshold_d1 : signal is "true";
  signal done_vsize_counter : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal p_1_in : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal vsize_counter : STD_LOGIC_VECTOR ( 12 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[2]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_i_4\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[4]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[7]_i_2\ : label is "soft_lutpair58";
begin
  \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[2]_0\(0) <= \^gen_no_fsync_logic.gen_no_sof_vcount.done_vsize_counter_reg[2]_0\(0);
  Q(0) <= \^q\(0);
\GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO\: entity work.design_1_axi_vdma_0_0_axi_vdma_sfifo
     port map (
      D(31 downto 0) => D(31 downto 0),
      DINADIN(4 downto 0) => DINADIN(4 downto 0),
      DOUTBDOUT(4 downto 0) => DOUTBDOUT(4 downto 0),
      E(0) => \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_44\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\ => \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_42\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_0\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_0\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_1\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_n_0\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_i_3_n_0\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\(1 downto 0) => done_vsize_counter(12 downto 11),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_4_n_0\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_i_2_n_0\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\ => \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_47\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[10]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_5_n_0\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[6]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_i_2_n_0\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[7]\ => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_i_3_n_0\,
      Q(1 downto 0) => vsize_counter(12 downto 11),
      \out\ => \out\,
      p_23_out => p_23_out,
      p_89_out => p_89_out,
      p_8_out => p_8_out,
      p_90_out(31 downto 0) => p_90_out(31 downto 0),
      s2mm_axis_resetn => s2mm_axis_resetn,
      s2mm_halt => s2mm_halt,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_valid0 => s_valid0,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      \sig_mssa_index_reg_out_reg[1]\(1 downto 0) => \sig_mssa_index_reg_out_reg[1]\(1 downto 0),
      sig_s_ready_dup3_reg => sig_s_ready_dup3_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      \sig_strb_skid_reg_reg[1]\ => \sig_strb_skid_reg_reg[1]\,
      \sig_strb_skid_reg_reg[2]\ => \sig_strb_skid_reg_reg[2]\,
      srst_full_ff_i => srst_full_ff_i,
      wr_rst_reg_reg => p_3_out
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => vsize_counter(6),
      I1 => vsize_counter(5),
      I2 => vsize_counter(8),
      I3 => vsize_counter(9),
      I4 => vsize_counter(12),
      I5 => vsize_counter(11),
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_i_2_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => vsize_counter(7),
      I1 => vsize_counter(10),
      I2 => vsize_counter(4),
      I3 => vsize_counter(1),
      I4 => \^q\(0),
      I5 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_i_4_n_0\,
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_i_3_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => vsize_counter(2),
      I1 => vsize_counter(3),
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_i_4_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_42\,
      Q => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_n_0\,
      R => SR(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB8B8B8B8"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(9),
      I1 => p_23_out,
      I2 => done_vsize_counter(10),
      I3 => done_vsize_counter(8),
      I4 => done_vsize_counter(9),
      I5 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[10]_i_2_n_0\,
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[10]_i_1_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_2_n_0\,
      I1 => done_vsize_counter(3),
      I2 => done_vsize_counter(6),
      I3 => done_vsize_counter(7),
      I4 => done_vsize_counter(4),
      I5 => done_vsize_counter(5),
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[10]_i_2_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(10),
      I1 => p_23_out,
      I2 => done_vsize_counter(11),
      I3 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_4_n_0\,
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[11]_i_1_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(11),
      I1 => p_23_out,
      I2 => done_vsize_counter(12),
      I3 => done_vsize_counter(11),
      I4 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_4_n_0\,
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_3_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => done_vsize_counter(8),
      I1 => done_vsize_counter(9),
      I2 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[10]_i_2_n_0\,
      I3 => done_vsize_counter(10),
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_4_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(0),
      I1 => p_23_out,
      I2 => \^gen_no_fsync_logic.gen_no_sof_vcount.done_vsize_counter_reg[2]_0\(0),
      I3 => done_vsize_counter(1),
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[1]_i_1_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(1),
      I1 => p_23_out,
      I2 => \^gen_no_fsync_logic.gen_no_sof_vcount.done_vsize_counter_reg[2]_0\(0),
      I3 => done_vsize_counter(1),
      I4 => done_vsize_counter(2),
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[2]_i_1_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(2),
      I1 => p_23_out,
      I2 => done_vsize_counter(3),
      I3 => \^gen_no_fsync_logic.gen_no_sof_vcount.done_vsize_counter_reg[2]_0\(0),
      I4 => done_vsize_counter(1),
      I5 => done_vsize_counter(2),
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[3]_i_1_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BB8B88"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(3),
      I1 => p_23_out,
      I2 => done_vsize_counter(3),
      I3 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_2_n_0\,
      I4 => done_vsize_counter(4),
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_1_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => done_vsize_counter(2),
      I1 => done_vsize_counter(1),
      I2 => \^gen_no_fsync_logic.gen_no_sof_vcount.done_vsize_counter_reg[2]_0\(0),
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_2_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(4),
      I1 => p_23_out,
      I2 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[7]_i_2_n_0\,
      I3 => done_vsize_counter(5),
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[5]_i_1_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(5),
      I1 => p_23_out,
      I2 => done_vsize_counter(6),
      I3 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[7]_i_2_n_0\,
      I4 => done_vsize_counter(5),
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[6]_i_1_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(6),
      I1 => p_23_out,
      I2 => done_vsize_counter(7),
      I3 => done_vsize_counter(5),
      I4 => done_vsize_counter(6),
      I5 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[7]_i_2_n_0\,
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[7]_i_1_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => done_vsize_counter(4),
      I1 => done_vsize_counter(3),
      I2 => \^gen_no_fsync_logic.gen_no_sof_vcount.done_vsize_counter_reg[2]_0\(0),
      I3 => done_vsize_counter(1),
      I4 => done_vsize_counter(2),
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[7]_i_2_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(7),
      I1 => p_23_out,
      I2 => done_vsize_counter(8),
      I3 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[10]_i_2_n_0\,
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[8]_i_1_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(8),
      I1 => p_23_out,
      I2 => done_vsize_counter(9),
      I3 => done_vsize_counter(8),
      I4 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[10]_i_2_n_0\,
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[9]_i_1_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_44\,
      D => \vsize_vid_reg[0]_0\(0),
      Q => \^gen_no_fsync_logic.gen_no_sof_vcount.done_vsize_counter_reg[2]_0\(0),
      R => \GEN_FREE_RUN_MODE.frame_sync_out_reg\(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_44\,
      D => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[10]_i_1_n_0\,
      Q => done_vsize_counter(10),
      R => \GEN_FREE_RUN_MODE.frame_sync_out_reg\(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_44\,
      D => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[11]_i_1_n_0\,
      Q => done_vsize_counter(11),
      R => \GEN_FREE_RUN_MODE.frame_sync_out_reg\(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_44\,
      D => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[12]_i_3_n_0\,
      Q => done_vsize_counter(12),
      R => \GEN_FREE_RUN_MODE.frame_sync_out_reg\(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_44\,
      D => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[1]_i_1_n_0\,
      Q => done_vsize_counter(1),
      R => \GEN_FREE_RUN_MODE.frame_sync_out_reg\(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_44\,
      D => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[2]_i_1_n_0\,
      Q => done_vsize_counter(2),
      R => \GEN_FREE_RUN_MODE.frame_sync_out_reg\(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_44\,
      D => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[3]_i_1_n_0\,
      Q => done_vsize_counter(3),
      R => \GEN_FREE_RUN_MODE.frame_sync_out_reg\(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_44\,
      D => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[4]_i_1_n_0\,
      Q => done_vsize_counter(4),
      R => \GEN_FREE_RUN_MODE.frame_sync_out_reg\(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_44\,
      D => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[5]_i_1_n_0\,
      Q => done_vsize_counter(5),
      R => \GEN_FREE_RUN_MODE.frame_sync_out_reg\(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_44\,
      D => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[6]_i_1_n_0\,
      Q => done_vsize_counter(6),
      R => \GEN_FREE_RUN_MODE.frame_sync_out_reg\(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_44\,
      D => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[7]_i_1_n_0\,
      Q => done_vsize_counter(7),
      R => \GEN_FREE_RUN_MODE.frame_sync_out_reg\(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_44\,
      D => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[8]_i_1_n_0\,
      Q => done_vsize_counter(8),
      R => \GEN_FREE_RUN_MODE.frame_sync_out_reg\(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_44\,
      D => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter[9]_i_1_n_0\,
      Q => done_vsize_counter(9),
      R => \GEN_FREE_RUN_MODE.frame_sync_out_reg\(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => done_vsize_counter(9),
      I1 => done_vsize_counter(8),
      I2 => done_vsize_counter(5),
      I3 => done_vsize_counter(6),
      I4 => done_vsize_counter(3),
      I5 => done_vsize_counter(4),
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_i_2_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => done_vsize_counter(10),
      I1 => \^gen_no_fsync_logic.gen_no_sof_vcount.done_vsize_counter_reg[2]_0\(0),
      I2 => done_vsize_counter(2),
      I3 => done_vsize_counter(1),
      I4 => done_vsize_counter(7),
      I5 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_i_4_n_0\,
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_i_3_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => done_vsize_counter(12),
      I1 => done_vsize_counter(11),
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_i_4_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_44\,
      D => \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_47\,
      Q => p_2_out,
      S => \GEN_FREE_RUN_MODE.frame_sync_out_reg\(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(9),
      I1 => p_23_out,
      I2 => vsize_counter(10),
      I3 => vsize_counter(8),
      I4 => vsize_counter(9),
      I5 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[10]_i_2_n_0\,
      O => p_1_in(10)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[4]_i_2_n_0\,
      I1 => vsize_counter(6),
      I2 => vsize_counter(7),
      I3 => vsize_counter(4),
      I4 => vsize_counter(5),
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[10]_i_2_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(10),
      I1 => p_23_out,
      I2 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_5_n_0\,
      I3 => vsize_counter(11),
      O => p_1_in(11)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(11),
      I1 => p_23_out,
      I2 => vsize_counter(12),
      I3 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_5_n_0\,
      I4 => vsize_counter(11),
      O => p_1_in(12)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vsize_counter(10),
      I1 => vsize_counter(8),
      I2 => vsize_counter(9),
      I3 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[10]_i_2_n_0\,
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_5_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(0),
      I1 => p_23_out,
      I2 => \^q\(0),
      I3 => vsize_counter(1),
      O => p_1_in(1)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(1),
      I1 => p_23_out,
      I2 => \^q\(0),
      I3 => vsize_counter(1),
      I4 => vsize_counter(2),
      O => p_1_in(2)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(2),
      I1 => p_23_out,
      I2 => vsize_counter(3),
      I3 => \^q\(0),
      I4 => vsize_counter(1),
      I5 => vsize_counter(2),
      O => p_1_in(3)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(3),
      I1 => p_23_out,
      I2 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[4]_i_2_n_0\,
      I3 => vsize_counter(4),
      O => p_1_in(4)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vsize_counter(1),
      I1 => \^q\(0),
      I2 => vsize_counter(3),
      I3 => vsize_counter(2),
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[4]_i_2_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(4),
      I1 => p_23_out,
      I2 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[7]_i_2_n_0\,
      I3 => vsize_counter(5),
      O => p_1_in(5)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(5),
      I1 => p_23_out,
      I2 => vsize_counter(6),
      I3 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[7]_i_2_n_0\,
      I4 => vsize_counter(5),
      O => p_1_in(6)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(6),
      I1 => p_23_out,
      I2 => vsize_counter(7),
      I3 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[7]_i_2_n_0\,
      I4 => vsize_counter(5),
      I5 => vsize_counter(6),
      O => p_1_in(7)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => vsize_counter(4),
      I1 => vsize_counter(2),
      I2 => vsize_counter(3),
      I3 => \^q\(0),
      I4 => vsize_counter(1),
      O => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[7]_i_2_n_0\
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(7),
      I1 => p_23_out,
      I2 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[10]_i_2_n_0\,
      I3 => vsize_counter(8),
      O => p_1_in(8)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(8),
      I1 => p_23_out,
      I2 => vsize_counter(9),
      I3 => \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[10]_i_2_n_0\,
      I4 => vsize_counter(8),
      O => p_1_in(9)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => \vsize_vid_reg[0]\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => p_1_in(10),
      Q => vsize_counter(10),
      R => SR(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => p_1_in(11),
      Q => vsize_counter(11),
      R => SR(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => p_1_in(12),
      Q => vsize_counter(12),
      R => SR(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => p_1_in(1),
      Q => vsize_counter(1),
      R => SR(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => p_1_in(2),
      Q => vsize_counter(2),
      R => SR(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => p_1_in(3),
      Q => vsize_counter(3),
      R => SR(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => p_1_in(4),
      Q => vsize_counter(4),
      R => SR(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => p_1_in(5),
      Q => vsize_counter(5),
      R => SR(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => p_1_in(6),
      Q => vsize_counter(6),
      R => SR(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => p_1_in(7),
      Q => vsize_counter(7),
      R => SR(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => p_1_in(8),
      Q => vsize_counter(8),
      R => SR(0)
    );
\GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => p_1_in(9),
      Q => vsize_counter(9),
      R => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(12)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(11)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(2)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(12)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(11)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(10)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(9)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(8)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(7)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(6)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(10)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(5)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(4)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(3)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(2)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(1)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(0)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_cdc_tig(10)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_cdc_tig(9)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_cdc_tig(8)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_cdc_tig(7)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(9)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_cdc_tig(6)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_cdc_tig(5)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_cdc_tig(4)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_cdc_tig(3)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_cdc_tig(2)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_cdc_tig(1)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_cdc_tig(0)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_d1(10)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_d1(9)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_d1(8)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(8)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_d1(7)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_d1(6)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_d1(5)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_d1(4)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_d1(3)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_d1(2)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_d1(1)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_d1(0)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(7)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(6)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(5)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(4)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_indet_btt is
  port (
    sig_halt_cmplt_reg : out STD_LOGIC;
    \gc1.count_d2_reg[0]\ : out STD_LOGIC;
    sig_halt_cmplt_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7]\ : out STD_LOGIC;
    sig_ibtt2wdc_tlast : out STD_LOGIC;
    sig_clr_dbc_reg : out STD_LOGIC;
    DIE : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIF : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    \gc1.count_d2_reg[0]_0\ : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[5]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_byte_cntr_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_xfer_is_seq_reg_reg : out STD_LOGIC;
    sig_xfer_is_seq_reg_reg_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \GEN_INDET_BTT.lsig_eop_reg_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_ready_dup_reg : out STD_LOGIC;
    sig_csm_state_ns1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_child_addr_cntr_lsh_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ld_byte_cntr : out STD_LOGIC;
    \sig_byte_cntr_reg[8]_1\ : out STD_LOGIC;
    \gcc0.gc0.count_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sig_csm_state_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_xfer_len_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_data_skid_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_INDET_BTT.lsig_eop_reg_reg_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_clr_dbeat_cntr0_out : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    wr_rst_reg_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_reg_reg : in STD_LOGIC;
    sig_dre_tvalid_i_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    lsig_end_of_cmd_reg : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_m_valid_out_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_child_qual_first_of_2_reg : in STD_LOGIC;
    sig_halt_reg_reg_0 : in STD_LOGIC;
    sig_dqual_reg_full_reg : in STD_LOGIC;
    sig_csm_pop_child_cmd_reg : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_byte_cntr_reg[8]_2\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_clr_dbc_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_indet_btt : entity is "axi_datamover_indet_btt";
end design_1_axi_vdma_0_0_axi_datamover_indet_btt;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_indet_btt is
  signal \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\ : STD_LOGIC;
  signal \^die\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal I_DATA_FIFO_n_39 : STD_LOGIC;
  signal I_DATA_FIFO_n_41 : STD_LOGIC;
  signal I_DATA_FIFO_n_44 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gpr1.dout_i_reg[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hold_ff_q : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_4_out : STD_LOGIC;
  signal s_data : STD_LOGIC_VECTOR ( 34 downto 32 );
  signal \sig_burst_dbeat_cntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \^sig_burst_dbeat_cntr_reg[5]_0\ : STD_LOGIC;
  signal \sig_burst_dbeat_cntr_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \sig_byte_cntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \^sig_clr_dbc_reg\ : STD_LOGIC;
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 34 downto 32 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 34 downto 32 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[1]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[4]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of sig_clr_dbc_reg_i_2 : label is "soft_lutpair86";
begin
  \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ <= \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\;
  DIE(1 downto 0) <= \^die\(1 downto 0);
  Q(0) <= \^q\(0);
  \gpr1.dout_i_reg[1]\(7 downto 0) <= \^gpr1.dout_i_reg[1]\(7 downto 0);
  \sig_burst_dbeat_cntr_reg[5]_0\ <= \^sig_burst_dbeat_cntr_reg[5]_0\;
  sig_clr_dbc_reg <= \^sig_clr_dbc_reg\;
\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF\: entity work.design_1_axi_vdma_0_0_axi_datamover_skid_buf
     port map (
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(2 downto 0) => sig_data_skid_mux_out(34 downto 32),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(2 downto 0) => s_data(34 downto 32),
      \GEN_INDET_BTT.lsig_byte_cntr_reg[2]\(2 downto 0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[2]\(2 downto 0),
      \GEN_INDET_BTT.lsig_byte_cntr_reg[7]\ => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(0),
      \GEN_INDET_BTT.lsig_eop_reg_reg\(0) => \GEN_INDET_BTT.lsig_eop_reg_reg\(0),
      \GEN_INDET_BTT.lsig_eop_reg_reg_0\(4 downto 0) => \GEN_INDET_BTT.lsig_eop_reg_reg_0\(4 downto 0),
      Q(2 downto 0) => sig_data_skid_reg(34 downto 32),
      SR(0) => SR(0),
      \gpregsm1.user_valid_reg\ => p_4_out,
      \gpregsm1.user_valid_reg_0\ => I_DATA_FIFO_n_39,
      hold_ff_q => hold_ff_q,
      hold_ff_q_reg => I_DATA_FIFO_n_44,
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => p_0_in5_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_data_out(37 downto 0) => sig_data_fifo_data_out(37 downto 0),
      \sig_data_skid_reg_reg[31]_0\(31 downto 0) => \sig_data_skid_reg_reg[31]\(31 downto 0),
      sig_dqual_reg_full_reg => sig_dqual_reg_full_reg,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_halt_reg_reg_0 => sig_halt_reg_reg_0,
      sig_ibtt2wdc_tlast => sig_ibtt2wdc_tlast,
      sig_m_valid_out_reg_0(4 downto 0) => sig_m_valid_out_reg(4 downto 0),
      sig_s_ready_dup_reg_0 => sig_s_ready_dup_reg,
      sig_stream_rst => sig_stream_rst
    );
I_DATA_FIFO: entity work.\design_1_axi_vdma_0_0_axi_datamover_sfifo_autord__parameterized0\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\,
      DINBDIN(5 downto 0) => DINBDIN(5 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => sig_data_skid_reg(34 downto 32),
      empty_fwft_i_reg => I_DATA_FIFO_n_44,
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => I_DATA_FIFO_n_39,
      ram_full_i_reg => \out\,
      \sig_byte_cntr_reg[8]\ => I_DATA_FIFO_n_41,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_data_out(37 downto 0) => sig_data_fifo_data_out(37 downto 0),
      \sig_data_reg_out_reg[34]\(2 downto 0) => sig_data_skid_mux_out(34 downto 32),
      \sig_data_skid_reg_reg[34]\(2 downto 0) => s_data(34 downto 32),
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_dre_tvalid_i_reg => sig_dre_tvalid_i_reg,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg_0,
      sig_s_ready_dup_reg => p_0_in5_in,
      sig_s_ready_out_reg => p_4_out,
      sig_stream_rst => sig_stream_rst,
      wr_rst_reg_reg => wr_rst_reg_reg_0
    );
I_XD_FIFO: entity work.design_1_axi_vdma_0_0_axi_datamover_sfifo_autord
     port map (
      DI(7 downto 0) => DI(7 downto 0),
      E(0) => \gcc0.gc0.count_reg[2]\(0),
      \FSM_sequential_sig_csm_state_reg[0]\ => \FSM_sequential_sig_csm_state_reg[0]\,
      \gc1.count_d2_reg[0]\ => \gc1.count_d2_reg[0]\,
      \gc1.count_d2_reg[0]_0\ => \gc1.count_d2_reg[0]_0\,
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      \gpr1.dout_i_reg[1]\(2 downto 0) => \gpr1.dout_i_reg[1]_0\(2 downto 0),
      \gpr1.dout_i_reg[1]_0\(2 downto 0) => \gpr1.dout_i_reg[1]_1\(2 downto 0),
      hold_ff_q_reg_0 => hold_ff_q_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_32_out => p_32_out,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_i_reg => I_DATA_FIFO_n_41,
      \sig_byte_cntr_reg[1]\(10 downto 0) => \sig_byte_cntr_reg[1]_0\(10 downto 0),
      \sig_byte_cntr_reg[8]\ => \sig_byte_cntr_reg[8]_1\,
      \sig_child_addr_cntr_lsh_reg[15]\(0) => \sig_child_addr_cntr_lsh_reg[15]\(0),
      \sig_child_addr_cntr_lsh_reg[1]\(1 downto 0) => \sig_child_addr_cntr_lsh_reg[1]\(1 downto 0),
      sig_child_qual_first_of_2_reg => sig_child_qual_first_of_2_reg,
      sig_clr_dbc_reg_reg => \^sig_clr_dbc_reg\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd_reg => sig_csm_pop_child_cmd_reg,
      sig_csm_state_ns1 => sig_csm_state_ns1,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg,
      sig_stream_rst => sig_stream_rst,
      sig_xfer_is_seq_reg_reg => sig_xfer_is_seq_reg_reg,
      sig_xfer_is_seq_reg_reg_0(10 downto 0) => sig_xfer_is_seq_reg_reg_0(10 downto 0),
      \sig_xfer_len_reg_reg[6]\(6 downto 0) => \sig_xfer_len_reg_reg[6]\(6 downto 0),
      wr_rst_reg_reg => wr_rst_reg_reg,
      wr_rst_reg_reg_0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\
    );
\sig_burst_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(0),
      O => \p_0_in__2\(0)
    );
\sig_burst_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(1),
      I1 => \sig_burst_dbeat_cntr_reg__0\(0),
      O => \p_0_in__2\(1)
    );
\sig_burst_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(2),
      I1 => \sig_burst_dbeat_cntr_reg__0\(0),
      I2 => \sig_burst_dbeat_cntr_reg__0\(1),
      O => \p_0_in__2\(2)
    );
\sig_burst_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(3),
      I1 => \sig_burst_dbeat_cntr_reg__0\(1),
      I2 => \sig_burst_dbeat_cntr_reg__0\(0),
      I3 => \sig_burst_dbeat_cntr_reg__0\(2),
      O => \p_0_in__2\(3)
    );
\sig_burst_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(4),
      I1 => \sig_burst_dbeat_cntr_reg__0\(2),
      I2 => \sig_burst_dbeat_cntr_reg__0\(0),
      I3 => \sig_burst_dbeat_cntr_reg__0\(1),
      I4 => \sig_burst_dbeat_cntr_reg__0\(3),
      O => \p_0_in__2\(4)
    );
\sig_burst_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F800FFFF"
    )
        port map (
      I0 => \^sig_burst_dbeat_cntr_reg[5]_0\,
      I1 => \^q\(0),
      I2 => DINBDIN(4),
      I3 => sig_dre_tvalid_i_reg,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_burst_dbeat_cntr[5]_i_1_n_0\
    );
\sig_burst_dbeat_cntr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \sig_burst_dbeat_cntr_reg__0\(3),
      I2 => \sig_burst_dbeat_cntr_reg__0\(1),
      I3 => \sig_burst_dbeat_cntr_reg__0\(0),
      I4 => \sig_burst_dbeat_cntr_reg__0\(2),
      I5 => \sig_burst_dbeat_cntr_reg__0\(4),
      O => \p_0_in__2\(5)
    );
\sig_burst_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_dre_tvalid_i_reg,
      D => \p_0_in__2\(0),
      Q => \sig_burst_dbeat_cntr_reg__0\(0),
      R => \sig_burst_dbeat_cntr[5]_i_1_n_0\
    );
\sig_burst_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_dre_tvalid_i_reg,
      D => \p_0_in__2\(1),
      Q => \sig_burst_dbeat_cntr_reg__0\(1),
      R => \sig_burst_dbeat_cntr[5]_i_1_n_0\
    );
\sig_burst_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_dre_tvalid_i_reg,
      D => \p_0_in__2\(2),
      Q => \sig_burst_dbeat_cntr_reg__0\(2),
      R => \sig_burst_dbeat_cntr[5]_i_1_n_0\
    );
\sig_burst_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_dre_tvalid_i_reg,
      D => \p_0_in__2\(3),
      Q => \sig_burst_dbeat_cntr_reg__0\(3),
      R => \sig_burst_dbeat_cntr[5]_i_1_n_0\
    );
\sig_burst_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_dre_tvalid_i_reg,
      D => \p_0_in__2\(4),
      Q => \sig_burst_dbeat_cntr_reg__0\(4),
      R => \sig_burst_dbeat_cntr[5]_i_1_n_0\
    );
\sig_burst_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_dre_tvalid_i_reg,
      D => \p_0_in__2\(5),
      Q => \^q\(0),
      R => \sig_burst_dbeat_cntr[5]_i_1_n_0\
    );
\sig_byte_cntr[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(3),
      I1 => sig_dre_tvalid_i_reg,
      I2 => \^sig_clr_dbc_reg\,
      O => S(0)
    );
\sig_byte_cntr[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_clr_dbc_reg\,
      I1 => sig_dre_tvalid_i_reg,
      O => sig_ld_byte_cntr
    );
\sig_byte_cntr[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(7),
      I1 => sig_dre_tvalid_i_reg,
      I2 => \^sig_clr_dbc_reg\,
      O => S(4)
    );
\sig_byte_cntr[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(6),
      I1 => sig_dre_tvalid_i_reg,
      I2 => \^sig_clr_dbc_reg\,
      O => S(3)
    );
\sig_byte_cntr[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(5),
      I1 => sig_dre_tvalid_i_reg,
      I2 => \^sig_clr_dbc_reg\,
      O => S(2)
    );
\sig_byte_cntr[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(4),
      I1 => sig_dre_tvalid_i_reg,
      I2 => \^sig_clr_dbc_reg\,
      O => S(1)
    );
\sig_byte_cntr[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_clr_dbc_reg\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_byte_cntr[8]_i_1_n_0\
    );
\sig_byte_cntr[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^die\(0),
      I1 => sig_dre_tvalid_i_reg,
      I2 => \^sig_clr_dbc_reg\,
      O => \sig_byte_cntr_reg[8]_0\(0)
    );
\sig_byte_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_dre_tvalid_i_reg,
      D => \sig_byte_cntr_reg[8]_2\(0),
      Q => \^gpr1.dout_i_reg[1]\(0),
      R => sig_clr_dbc_reg_reg_0(0)
    );
\sig_byte_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_dre_tvalid_i_reg,
      D => \sig_byte_cntr_reg[8]_2\(1),
      Q => \^gpr1.dout_i_reg[1]\(1),
      R => sig_clr_dbc_reg_reg_0(0)
    );
\sig_byte_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_dre_tvalid_i_reg,
      D => \sig_byte_cntr_reg[8]_2\(2),
      Q => \^gpr1.dout_i_reg[1]\(2),
      R => sig_clr_dbc_reg_reg_0(0)
    );
\sig_byte_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_dre_tvalid_i_reg,
      D => \sig_byte_cntr_reg[8]_2\(3),
      Q => \^gpr1.dout_i_reg[1]\(3),
      R => sig_clr_dbc_reg_reg_0(0)
    );
\sig_byte_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_dre_tvalid_i_reg,
      D => \sig_byte_cntr_reg[8]_2\(4),
      Q => \^gpr1.dout_i_reg[1]\(4),
      R => sig_clr_dbc_reg_reg_0(0)
    );
\sig_byte_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_dre_tvalid_i_reg,
      D => \sig_byte_cntr_reg[8]_2\(5),
      Q => \^gpr1.dout_i_reg[1]\(5),
      R => sig_clr_dbc_reg_reg_0(0)
    );
\sig_byte_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_dre_tvalid_i_reg,
      D => \sig_byte_cntr_reg[8]_2\(6),
      Q => \^gpr1.dout_i_reg[1]\(6),
      R => sig_clr_dbc_reg_reg_0(0)
    );
\sig_byte_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_dre_tvalid_i_reg,
      D => \sig_byte_cntr_reg[8]_2\(7),
      Q => \^gpr1.dout_i_reg[1]\(7),
      R => sig_clr_dbc_reg_reg_0(0)
    );
\sig_byte_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_dre_tvalid_i_reg,
      D => \sig_byte_cntr_reg[8]_2\(8),
      Q => \^die\(0),
      R => \sig_byte_cntr[8]_i_1_n_0\
    );
sig_clr_dbc_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(4),
      I1 => \sig_burst_dbeat_cntr_reg__0\(2),
      I2 => \sig_burst_dbeat_cntr_reg__0\(0),
      I3 => \sig_burst_dbeat_cntr_reg__0\(1),
      I4 => \sig_burst_dbeat_cntr_reg__0\(3),
      O => \^sig_burst_dbeat_cntr_reg[5]_0\
    );
sig_clr_dbc_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_clr_dbeat_cntr0_out,
      Q => \^sig_clr_dbc_reg\,
      R => sig_stream_rst
    );
sig_dre2ibtt_eop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => DINBDIN(5),
      Q => DIF(0),
      R => sig_stream_rst
    );
sig_dre2ibtt_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => DINBDIN(4),
      Q => \^die\(1),
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_s2mm_full_wrap is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_calc_error_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    sig_push_dqual_reg : out STD_LOGIC;
    \sig_next_strt_strb_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_next_cmd_cmplt_reg : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    sig_psm_ld_chcmd_reg : out STD_LOGIC;
    sig_init_reg : out STD_LOGIC;
    p_10_out : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    sig_psm_ld_realigner_reg : out STD_LOGIC;
    sig_csm_pop_child_cmd : out STD_LOGIC;
    sig_needed_2_realign_cmds : out STD_LOGIC;
    sig_psm_halt : out STD_LOGIC;
    sig_input_reg_empty : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \sig_strb_reg_out_reg[3]\ : out STD_LOGIC;
    sig_last_reg_out_reg : out STD_LOGIC;
    sig_last_skid_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    ld_btt_cntr_reg1 : out STD_LOGIC;
    sig_cmd_full : out STD_LOGIC;
    sig_sm_ld_dre_cmd : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    \gc1.count_d2_reg[0]\ : out STD_LOGIC;
    sig_halt_cmplt_reg_0 : out STD_LOGIC;
    sig_ibtt2wdc_tlast : out STD_LOGIC;
    DIE : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIF : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    sig_halt_reg : out STD_LOGIC;
    sig_ld_new_cmd_reg : out STD_LOGIC;
    sig_skip_align2mbaa_s_h : out STD_LOGIC;
    sig_child_qual_first_of_2 : out STD_LOGIC;
    sig_flush_db1 : out STD_LOGIC;
    sig_flush_db2 : out STD_LOGIC;
    slice_insert_valid : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    hold_ff_q_reg : out STD_LOGIC;
    hold_ff_q : out STD_LOGIC;
    p_0_in_0 : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]\ : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_12_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_out : out STD_LOGIC;
    datamover_idle_reg : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_btt_cntr_dup_reg[0]\ : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    sig_dre_halted_reg : out STD_LOGIC;
    sig_valid_fifo_ld12_out : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    decerr_i_reg : out STD_LOGIC;
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ld_btt_cntr_reg3_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    O300 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : out STD_LOGIC;
    \gcc0.gc0.count_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[1]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_xfer_is_seq_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_bready : out STD_LOGIC;
    sig_skip_align2mbaa : out STD_LOGIC;
    sig_scatter2dre_tlast : out STD_LOGIC;
    sig_tstrb_fifo_valid : out STD_LOGIC;
    sig_calc_error_reg_reg_0 : out STD_LOGIC;
    sig_calc_error_reg_reg_1 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_0_in_1 : in STD_LOGIC;
    p_0_in_2 : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_last_skid_mux_out : in STD_LOGIC;
    s_soft_reset_i_reg : in STD_LOGIC;
    halt_i_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    sig_skip_align2mbaa_s_h_reg : in STD_LOGIC;
    sig_child_qual_first_of_2_reg : in STD_LOGIC;
    sig_flush_db1_reg : in STD_LOGIC;
    sig_flush_db2_reg : in STD_LOGIC;
    m_valid_i_reg : in STD_LOGIC;
    ld_btt_cntr_reg1_reg : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    wr_rst_reg_reg_0 : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    p_80_out : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    \hsize_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_74_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_byte_cntr_reg[1]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_59_out : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    wr_rst_reg_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_s2mm_full_wrap : entity is "axi_datamover_s2mm_full_wrap";
end design_1_axi_vdma_0_0_axi_datamover_s2mm_full_wrap;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_s2mm_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_20\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_3\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_60\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_63\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_64\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_65\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_66\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_68\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_70\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_22\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_23\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_3\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal I_ADDR_CNTL_n_1 : STD_LOGIC;
  signal I_ADDR_CNTL_n_8 : STD_LOGIC;
  signal \I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal I_CMD_STATUS_n_11 : STD_LOGIC;
  signal I_CMD_STATUS_n_6 : STD_LOGIC;
  signal \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out\ : STD_LOGIC;
  signal \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \I_DRE_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal I_S2MM_MMAP_SKID_BUF_n_6 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_0 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_28 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_29 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_30 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_31 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_32 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_33 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_36 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_37 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_38 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_0 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_26 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_29 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_30 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_33 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_34 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_35 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_36 : STD_LOGIC;
  signal \^gpr1.dout_i_reg[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lsig_end_of_cmd_reg : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_12_out_1 : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_1_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_22_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^p_32_out\ : STD_LOGIC;
  signal p_3_out_2 : STD_LOGIC;
  signal p_5_out_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_6_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_9_out_0 : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_burst_dbeat_cntr_reg : STD_LOGIC_VECTOR ( 5 to 5 );
  signal sig_child_addr_cntr_lsh_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^sig_child_qual_first_of_2\ : STD_LOGIC;
  signal sig_child_tag_reg0 : STD_LOGIC;
  signal sig_clr_dbc_reg : STD_LOGIC;
  signal sig_clr_dbeat_cntr0_out : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal \^sig_csm_pop_child_cmd\ : STD_LOGIC;
  signal sig_csm_state_ns1 : STD_LOGIC;
  signal sig_data2skid_wlast : STD_LOGIC;
  signal sig_data2skid_wstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_data2wsc_bytes_rcvd : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_data2wsc_eop : STD_LOGIC;
  signal sig_data2wsc_valid : STD_LOGIC;
  signal sig_dre2ibtt_eop : STD_LOGIC;
  signal sig_dre2ibtt_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_dre2ibtt_tlast : STD_LOGIC;
  signal sig_dre2ibtt_tstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_good_strm_dbeat11_out : STD_LOGIC;
  signal \^sig_halt_reg\ : STD_LOGIC;
  signal sig_ibtt2wdc_eop : STD_LOGIC;
  signal sig_ibtt2wdc_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_ibtt2wdc_tstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_ibtt2wdc_tvalid : STD_LOGIC;
  signal \^sig_init_reg\ : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal \^sig_input_reg_empty\ : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_skid_mux_out_1 : STD_LOGIC;
  signal sig_last_skid_reg_0 : STD_LOGIC;
  signal sig_ld_byte_cntr : STD_LOGIC;
  signal \^sig_psm_halt\ : STD_LOGIC;
  signal sig_psm_pop_input_cmd : STD_LOGIC;
  signal sig_sf2pcc_packet_eop : STD_LOGIC;
  signal sig_sf2pcc_xfer_bytes : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sig_skid2data_wready : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_stream_rst : STD_LOGIC;
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal sig_wsc2stat_status_valid : STD_LOGIC;
  signal \^sig_xfer_is_seq_reg_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_xfer_len : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
  \INFERRED_GEN.cnt_i_reg[0]\(0) <= \^inferred_gen.cnt_i_reg[0]\(0);
  \gpr1.dout_i_reg[1]\(7 downto 0) <= \^gpr1.dout_i_reg[1]\(7 downto 0);
  p_32_out <= \^p_32_out\;
  sig_child_qual_first_of_2 <= \^sig_child_qual_first_of_2\;
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
  sig_csm_pop_child_cmd <= \^sig_csm_pop_child_cmd\;
  sig_halt_reg <= \^sig_halt_reg\;
  sig_init_reg <= \^sig_init_reg\;
  sig_input_reg_empty <= \^sig_input_reg_empty\;
  sig_psm_halt <= \^sig_psm_halt\;
  sig_xfer_is_seq_reg_reg(0) <= \^sig_xfer_is_seq_reg_reg\(0);
\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\: entity work.design_1_axi_vdma_0_0_axi_datamover_indet_btt
     port map (
      CO(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34\,
      D(7) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35\,
      D(6) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36\,
      D(5) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37\,
      D(4) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38\,
      D(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39\,
      D(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40\,
      D(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41\,
      D(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42\,
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => p_0_in_0,
      DI(7) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58\,
      DI(6) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59\,
      DI(5) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_60\,
      DI(4) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61\,
      DI(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62\,
      DI(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_63\,
      DI(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_64\,
      DI(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_65\,
      DIE(1 downto 0) => DIE(1 downto 0),
      DIF(0) => DIF(0),
      DINBDIN(5) => sig_dre2ibtt_eop,
      DINBDIN(4) => sig_dre2ibtt_tlast,
      DINBDIN(3 downto 0) => sig_dre2ibtt_tstrb(3 downto 0),
      E(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out\,
      \FSM_sequential_sig_csm_state_reg[0]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_70\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[2]\(2 downto 0) => sig_data2wsc_bytes_rcvd(2 downto 0),
      \GEN_INDET_BTT.lsig_byte_cntr_reg[7]\ => sig_ibtt2wdc_tvalid,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33\,
      \GEN_INDET_BTT.lsig_eop_reg_reg\(0) => sig_good_strm_dbeat11_out,
      \GEN_INDET_BTT.lsig_eop_reg_reg_0\(4) => sig_ibtt2wdc_eop,
      \GEN_INDET_BTT.lsig_eop_reg_reg_0\(3 downto 0) => sig_ibtt2wdc_tstrb(3 downto 0),
      Q(0) => sig_burst_dbeat_cntr_reg(5),
      S(4) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16\,
      S(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17\,
      S(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18\,
      S(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19\,
      S(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_20\,
      SR(0) => \^sig_init_reg\,
      \gc1.count_d2_reg[0]\ => \gc1.count_d2_reg[0]\,
      \gc1.count_d2_reg[0]_0\ => hold_ff_q,
      \gcc0.gc0.count_reg[2]\(0) => \gcc0.gc0.count_reg[2]\(0),
      \gpr1.dout_i_reg[0]\ => p_0_in,
      \gpr1.dout_i_reg[1]\(7 downto 0) => \^gpr1.dout_i_reg[1]\(7 downto 0),
      \gpr1.dout_i_reg[1]_0\(2 downto 0) => \gpr1.dout_i_reg[1]_0\(2 downto 0),
      \gpr1.dout_i_reg[1]_1\(2 downto 0) => \gpr1.dout_i_reg[1]_1\(2 downto 0),
      hold_ff_q_reg => hold_ff_q_reg,
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_3\,
      p_32_out => \^p_32_out\,
      ram_empty_i_reg => ram_empty_i_reg,
      \sig_burst_dbeat_cntr_reg[5]_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14\,
      \sig_byte_cntr_reg[1]_0\(10 downto 0) => \sig_byte_cntr_reg[1]\(10 downto 0),
      \sig_byte_cntr_reg[8]_0\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29\,
      \sig_byte_cntr_reg[8]_1\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_68\,
      \sig_byte_cntr_reg[8]_2\(8) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67\,
      \sig_byte_cntr_reg[8]_2\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68\,
      \sig_byte_cntr_reg[8]_2\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69\,
      \sig_byte_cntr_reg[8]_2\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70\,
      \sig_byte_cntr_reg[8]_2\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71\,
      \sig_byte_cntr_reg[8]_2\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72\,
      \sig_byte_cntr_reg[8]_2\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73\,
      \sig_byte_cntr_reg[8]_2\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74\,
      \sig_byte_cntr_reg[8]_2\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75\,
      \sig_child_addr_cntr_lsh_reg[15]\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_66\,
      \sig_child_addr_cntr_lsh_reg[1]\(1 downto 0) => sig_child_addr_cntr_lsh_reg(1 downto 0),
      sig_child_qual_first_of_2_reg => \^sig_child_qual_first_of_2\,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbc_reg_reg_0(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_23\,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_csm_pop_child_cmd_reg => \^sig_csm_pop_child_cmd\,
      sig_csm_state_ns1 => sig_csm_state_ns1,
      \sig_data_skid_reg_reg[31]\(31 downto 0) => sig_ibtt2wdc_tdata(31 downto 0),
      sig_dqual_reg_full_reg => I_WR_DATA_CNTL_n_38,
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_dre_tvalid_i_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_22\,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg,
      sig_halt_cmplt_reg_0 => sig_halt_cmplt_reg_0,
      sig_halt_reg_reg => I_WR_STATUS_CNTLR_n_26,
      sig_halt_reg_reg_0 => \^sig_halt_reg\,
      sig_ibtt2wdc_tlast => sig_ibtt2wdc_tlast,
      sig_ld_byte_cntr => sig_ld_byte_cntr,
      sig_m_valid_out_reg(4) => I_WR_DATA_CNTL_n_28,
      sig_m_valid_out_reg(3) => I_WR_DATA_CNTL_n_29,
      sig_m_valid_out_reg(2) => I_WR_DATA_CNTL_n_30,
      sig_m_valid_out_reg(1) => I_WR_DATA_CNTL_n_31,
      sig_m_valid_out_reg(0) => I_WR_DATA_CNTL_n_32,
      sig_s_ready_dup_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56\,
      sig_stream_rst => sig_stream_rst,
      sig_xfer_is_seq_reg_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43\,
      sig_xfer_is_seq_reg_reg_0(10) => sig_sf2pcc_packet_eop,
      sig_xfer_is_seq_reg_reg_0(9) => \^sig_xfer_is_seq_reg_reg\(0),
      sig_xfer_is_seq_reg_reg_0(8 downto 0) => sig_sf2pcc_xfer_bytes(8 downto 0),
      \sig_xfer_len_reg_reg[6]\(6 downto 0) => sig_xfer_len(6 downto 0),
      wr_rst_reg_reg => wr_rst_reg_reg,
      wr_rst_reg_reg_0 => wr_rst_reg_reg_0
    );
\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\: entity work.design_1_axi_vdma_0_0_axi_datamover_ibttcc
     port map (
      D(6 downto 0) => sig_xfer_len(6 downto 0),
      DI(7) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58\,
      DI(6) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59\,
      DI(5) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_60\,
      DI(4) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61\,
      DI(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62\,
      DI(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_63\,
      DI(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_64\,
      DI(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_65\,
      E(0) => sig_psm_ld_realigner_reg,
      FIFO_Full_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_3\,
      FIFO_Full_reg_0 => I_WR_DATA_CNTL_n_0,
      FIFO_Full_reg_1 => I_ADDR_CNTL_n_1,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\(0) => \^inferred_gen.cnt_i_reg[0]\(0),
      Q(1 downto 0) => sig_child_addr_cntr_lsh_reg(1 downto 0),
      SR(0) => \^sig_init_reg\,
      \gpr1.dout_i_reg[10]\(10) => sig_sf2pcc_packet_eop,
      \gpr1.dout_i_reg[10]\(9) => \^sig_xfer_is_seq_reg_reg\(0),
      \gpr1.dout_i_reg[10]\(8 downto 0) => sig_sf2pcc_xfer_bytes(8 downto 0),
      \gpr1.dout_i_reg[8]\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_66\,
      hold_ff_q_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_70\,
      \in\(40) => p_13_out,
      \in\(39) => p_27_out(0),
      \in\(38 downto 32) => p_19_out(6 downto 0),
      \in\(31 downto 2) => p_30_out(31 downto 2),
      \in\(1 downto 0) => p_20_out(1 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(49 downto 18) => sig_cmd2mstr_command(63 downto 32),
      \out\(17) => sig_cmd2mstr_command(30),
      \out\(16) => sig_cmd2mstr_command(23),
      \out\(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      p_11_out => p_11_out,
      p_22_out => p_22_out,
      p_32_out => \^p_32_out\,
      p_9_out_0 => p_9_out_0,
      sig_child_cmd_reg_full_reg_0 => sig_psm_ld_chcmd_reg,
      sig_child_qual_error_reg_reg_0 => \^sig_csm_pop_child_cmd\,
      sig_child_qual_first_of_2 => \^sig_child_qual_first_of_2\,
      sig_child_qual_first_of_2_reg_0 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43\,
      sig_child_qual_first_of_2_reg_1 => sig_child_qual_first_of_2_reg,
      sig_csm_state_ns1 => sig_csm_state_ns1,
      sig_inhibit_rdy_n => \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_1 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_reg => I_ADDR_CNTL_n_8,
      sig_init_reg_reg(0) => sig_child_tag_reg0,
      sig_input_cache_type_reg0 => sig_input_cache_type_reg0,
      sig_input_reg_empty_reg_0 => \^sig_psm_halt\,
      sig_input_reg_empty_reg_1 => \^sig_input_reg_empty\,
      sig_needed_2_realign_cmds => sig_needed_2_realign_cmds,
      sig_next_cmd_cmplt_reg_reg(1) => p_12_out_1,
      sig_next_cmd_cmplt_reg_reg(0) => p_14_out,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      sig_realign_calc_err_reg_reg_0 => p_10_out,
      sig_skip_align2mbaa => sig_skip_align2mbaa,
      sig_skip_align2mbaa_s_h => sig_skip_align2mbaa_s_h,
      sig_skip_align2mbaa_s_h_reg_0 => sig_skip_align2mbaa_s_h_reg,
      sig_sm_pop_cmd_fifo_reg(20) => p_1_out,
      sig_sm_pop_cmd_fifo_reg(19) => p_2_out,
      sig_sm_pop_cmd_fifo_reg(18) => p_3_out_2,
      sig_sm_pop_cmd_fifo_reg(17 downto 2) => p_5_out_3(15 downto 0),
      sig_sm_pop_cmd_fifo_reg(1 downto 0) => p_6_out(1 downto 0),
      sig_wr_fifo => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\
    );
\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\: entity work.design_1_axi_vdma_0_0_axi_datamover_s2mm_realign
     port map (
      D(0) => O300(0),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(31 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out\,
      DINBDIN(5) => sig_dre2ibtt_eop,
      DINBDIN(4) => sig_dre2ibtt_tlast,
      DINBDIN(3 downto 0) => sig_dre2ibtt_tstrb(3 downto 0),
      DOUTBDOUT(4 downto 0) => DOUTBDOUT(4 downto 0),
      E(0) => sig_valid_fifo_ld12_out,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0\ => sig_sm_ld_dre_cmd,
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0\ => p_4_out,
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ => sig_scatter2dre_tlast,
      \INFERRED_GEN.cnt_i_reg[0]\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_3\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => sig_inhibit_rdy_n,
      Q(0) => sig_burst_dbeat_cntr_reg(5),
      S(4) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16\,
      S(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17\,
      S(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18\,
      S(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19\,
      S(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_20\,
      SR(0) => \^sig_init_reg\,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      \in\(20) => p_1_out,
      \in\(19) => p_2_out,
      \in\(18) => p_3_out_2,
      \in\(17 downto 2) => p_5_out_3(15 downto 0),
      \in\(1 downto 0) => p_6_out(1 downto 0),
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg1_reg => ld_btt_cntr_reg1_reg,
      ld_btt_cntr_reg3_reg => slice_insert_valid,
      ld_btt_cntr_reg3_reg_0(0) => ld_btt_cntr_reg3_reg(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_valid_i_reg => m_valid_i_reg,
      \out\ => \sig_strb_reg_out_reg[3]\,
      p_3_out => p_3_out,
      p_9_out_0 => p_9_out_0,
      ram_full_fb_i_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_3\,
      ram_full_i_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_68\,
      \sig_btt_cntr_dup_reg[0]\(0) => \sig_btt_cntr_dup_reg[0]\,
      \sig_burst_dbeat_cntr_reg[4]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14\,
      \sig_byte_cntr_reg[2]\(2 downto 0) => \^gpr1.dout_i_reg[1]\(2 downto 0),
      \sig_byte_cntr_reg[7]\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_23\,
      \sig_byte_cntr_reg[8]\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_22\,
      \sig_byte_cntr_reg[8]_0\(8) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67\,
      \sig_byte_cntr_reg[8]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68\,
      \sig_byte_cntr_reg[8]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69\,
      \sig_byte_cntr_reg[8]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70\,
      \sig_byte_cntr_reg[8]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71\,
      \sig_byte_cntr_reg[8]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72\,
      \sig_byte_cntr_reg[8]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73\,
      \sig_byte_cntr_reg[8]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74\,
      \sig_byte_cntr_reg[8]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75\,
      \sig_byte_cntr_reg[8]_1\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29\,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_dre_halted_reg => sig_flush_db2,
      sig_dre_halted_reg_0 => sig_dre_halted_reg,
      sig_flush_db1_reg => sig_flush_db1_reg,
      sig_flush_db2_reg => sig_flush_db2_reg,
      sig_inhibit_rdy_n => \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg2 => \I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_last_reg_out_reg => sig_last_reg_out_reg,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_ld_byte_cntr => sig_ld_byte_cntr,
      \sig_max_first_increment_reg[1]\ => sig_cmd_full,
      \sig_mssa_index_reg_out_reg[0]\ => \sig_mssa_index_reg_out_reg[0]\,
      \sig_mssa_index_reg_out_reg[1]\ => \sig_mssa_index_reg_out_reg[1]\,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_out_reg => sig_flush_db1,
      sig_tstrb_fifo_valid => sig_tstrb_fifo_valid,
      wr_rst_reg_reg => wr_rst_reg_reg_1
    );
I_ADDR_CNTL: entity work.design_1_axi_vdma_0_0_axi_datamover_addr_cntl
     port map (
      \INFERRED_GEN.cnt_i_reg[1]\ => I_ADDR_CNTL_n_1,
      \in\(40) => p_13_out,
      \in\(39) => p_27_out(0),
      \in\(38 downto 32) => p_19_out(6 downto 0),
      \in\(31 downto 2) => p_30_out(31 downto 2),
      \in\(1 downto 0) => p_20_out(1 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(1 downto 0) => m_axi_s2mm_awburst(1 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(2 downto 0) => m_axi_s2mm_awsize(2 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      \out\ => sig_addr2data_addr_posted,
      p_0_in_2 => p_0_in_2,
      p_22_out => p_22_out,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg_0(0) => sig_calc_error_reg_reg(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_halt_reg_reg => \^sig_halt_reg\,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_reg_reg => I_WR_STATUS_CNTLR_n_33,
      sig_stream_rst => sig_stream_rst,
      \sig_xfer_len_reg_reg[0]\ => I_ADDR_CNTL_n_8
    );
I_CMD_STATUS: entity work.design_1_axi_vdma_0_0_axi_datamover_cmd_status
     port map (
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ => I_CMD_STATUS_n_6,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(19) => sig_wsc2stat_status(31),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(18 downto 3) => sig_wsc2stat_status(23 downto 8),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \^inferred_gen.cnt_i_reg[0]\(0),
      Q(0) => Q(0),
      cmnd_wr => cmnd_wr,
      decerr_i_reg => decerr_i_reg,
      dma_err => dma_err,
      \hsize_vid_reg[15]\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      \in\(48 downto 0) => \in\(48 downto 0),
      interr_i_reg => interr_i_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(49 downto 18) => sig_cmd2mstr_command(63 downto 32),
      \out\(17) => sig_cmd2mstr_command(30),
      \out\(16) => sig_cmd2mstr_command(23),
      \out\(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      p_12_out => p_12_out,
      p_59_out => p_59_out,
      p_61_out => p_61_out,
      p_80_out => p_80_out,
      p_9_out => p_9_out,
      s2mm_halt => s2mm_halt,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg_0,
      sig_calc_error_reg_reg_0 => sig_calc_error_reg_reg_1,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_dqual_reg_empty_reg => I_CMD_STATUS_n_11,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_reg_reg => I_WR_STATUS_CNTLR_n_36,
      sig_init_reg_reg_0 => I_WR_STATUS_CNTLR_n_35,
      sig_input_reg_empty_reg => \^sig_input_reg_empty\,
      sig_psm_halt_reg => \^sig_psm_halt\,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full_reg => I_WR_DATA_CNTL_n_36,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      slverr_i_reg => slverr_i_reg
    );
I_RESET: entity work.design_1_axi_vdma_0_0_axi_datamover_reset
     port map (
      datamover_idle => datamover_idle,
      datamover_idle_reg => datamover_idle_reg,
      halt_i_reg => halt_i_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_74_out(0) => p_74_out(0),
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s_soft_reset_i_reg => s_soft_reset_i_reg,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      \sig_addr_posted_cntr_reg[0]\ => I_WR_DATA_CNTL_n_37,
      \sig_addr_posted_cntr_reg[1]\ => I_WR_STATUS_CNTLR_n_30,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => I_WR_STATUS_CNTLR_n_29,
      sig_halt_cmplt_reg_0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_stream_rst => sig_stream_rst
    );
I_S2MM_MMAP_SKID_BUF: entity work.design_1_axi_vdma_0_0_axi_datamover_skid2mm_buf
     port map (
      D(31 downto 0) => sig_ibtt2wdc_tdata(31 downto 0),
      Q(3 downto 0) => sig_strb_skid_reg(3 downto 0),
      SR(0) => \^sig_init_reg\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_wdata(31 downto 0) => m_axi_s2mm_wdata(31 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(3 downto 0) => m_axi_s2mm_wstrb(3 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      \out\ => p_0_in3_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_data2skid_wlast => sig_data2skid_wlast,
      \sig_dbeat_cntr_reg[7]\ => I_WR_DATA_CNTL_n_33,
      sig_dqual_reg_full_reg => I_WR_DATA_CNTL_n_38,
      sig_halt_reg_reg => \^sig_halt_reg\,
      sig_last_mmap_dbeat => sig_last_mmap_dbeat,
      sig_last_mmap_dbeat_reg_reg => sig_skid2data_wready,
      sig_last_mmap_dbeat_reg_reg_0 => I_S2MM_MMAP_SKID_BUF_n_6,
      sig_last_skid_mux_out => sig_last_skid_mux_out_1,
      sig_last_skid_reg => sig_last_skid_reg_0,
      sig_m_valid_out_reg_0 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56\,
      sig_m_valid_out_reg_1 => sig_ibtt2wdc_tvalid,
      \sig_next_strt_strb_reg_reg[3]\(3 downto 0) => sig_data2skid_wstrb(3 downto 0),
      \sig_next_strt_strb_reg_reg[3]_0\(3 downto 0) => sig_strb_skid_mux_out(3 downto 0),
      sig_stream_rst => sig_stream_rst
    );
I_WR_DATA_CNTL: entity work.design_1_axi_vdma_0_0_axi_datamover_wrdata_cntl
     port map (
      CO(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34\,
      D(0) => D(0),
      E(0) => sig_push_dqual_reg,
      FIFO_Full_reg => I_WR_STATUS_CNTLR_n_0,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(4) => I_WR_DATA_CNTL_n_28,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(3) => I_WR_DATA_CNTL_n_29,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(2) => I_WR_DATA_CNTL_n_30,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(1) => I_WR_DATA_CNTL_n_31,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(0) => I_WR_DATA_CNTL_n_32,
      \INFERRED_GEN.cnt_i_reg[1]\ => I_WR_DATA_CNTL_n_0,
      Q(3 downto 0) => sig_strb_skid_reg(3 downto 0),
      SR(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33\,
      \in\(18) => sig_data2wsc_eop,
      \in\(17 downto 2) => sig_data2wsc_bytes_rcvd(15 downto 0),
      \in\(1) => sig_data2wsc_cmd_cmplt,
      \in\(0) => sig_data2wsc_calc_err,
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => sig_addr2data_addr_posted,
      p_11_out => p_11_out,
      p_5_out => p_5_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_dqual_reg_empty_reg_0 => I_WR_DATA_CNTL_n_36,
      sig_first_dbeat_reg_0 => I_WR_DATA_CNTL_n_33,
      sig_halt_cmplt_reg => I_WR_DATA_CNTL_n_37,
      sig_halt_reg_reg => \^sig_halt_reg\,
      sig_halt_reg_reg_0 => I_WR_STATUS_CNTLR_n_26,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_reg => I_CMD_STATUS_n_11,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_reg_reg => I_WR_STATUS_CNTLR_n_34,
      sig_last_mmap_dbeat => sig_last_mmap_dbeat,
      sig_last_skid_mux_out => sig_last_skid_mux_out_1,
      sig_last_skid_reg => sig_last_skid_reg_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_m_valid_out_reg => I_WR_DATA_CNTL_n_38,
      sig_m_valid_out_reg_0(0) => sig_good_strm_dbeat11_out,
      sig_m_valid_out_reg_1 => sig_ibtt2wdc_tvalid,
      sig_m_valid_out_reg_2(7) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35\,
      sig_m_valid_out_reg_2(6) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36\,
      sig_m_valid_out_reg_2(5) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37\,
      sig_m_valid_out_reg_2(4) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38\,
      sig_m_valid_out_reg_2(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39\,
      sig_m_valid_out_reg_2(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40\,
      sig_m_valid_out_reg_2(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41\,
      sig_m_valid_out_reg_2(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42\,
      sig_next_cmd_cmplt_reg => sig_next_cmd_cmplt_reg,
      \sig_next_strt_strb_reg_reg[1]_0\(1 downto 0) => \sig_next_strt_strb_reg_reg[1]\(1 downto 0),
      sig_s_ready_dup_reg => p_0_in3_in,
      sig_s_ready_out_reg => I_S2MM_MMAP_SKID_BUF_n_6,
      \sig_strb_reg_out_reg[3]\(3 downto 0) => sig_strb_skid_mux_out(3 downto 0),
      \sig_strb_reg_out_reg[4]\(4) => sig_ibtt2wdc_eop,
      \sig_strb_reg_out_reg[4]\(3 downto 0) => sig_ibtt2wdc_tstrb(3 downto 0),
      \sig_strb_skid_reg_reg[3]\(3 downto 0) => sig_data2skid_wstrb(3 downto 0),
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\,
      sig_xfer_calc_err_reg_reg(11) => p_13_out,
      sig_xfer_calc_err_reg_reg(10) => p_12_out_1,
      sig_xfer_calc_err_reg_reg(9) => p_14_out,
      sig_xfer_calc_err_reg_reg(8 downto 2) => p_19_out(6 downto 0),
      sig_xfer_calc_err_reg_reg(1 downto 0) => p_20_out(1 downto 0)
    );
I_WR_STATUS_CNTLR: entity work.design_1_axi_vdma_0_0_axi_datamover_wr_status_cntl
     port map (
      \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(19) => sig_wsc2stat_status(31),
      \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(18 downto 3) => sig_wsc2stat_status(23 downto 8),
      \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      \INFERRED_GEN.cnt_i_reg[0]\ => I_WR_STATUS_CNTLR_n_0,
      SR(0) => \^sig_init_reg\,
      \in\(18) => sig_data2wsc_eop,
      \in\(17 downto 2) => sig_data2wsc_bytes_rcvd(15 downto 0),
      \in\(1) => sig_data2wsc_cmd_cmplt,
      \in\(0) => sig_data2wsc_calc_err,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\(0) => \out\(0),
      p_0_in_1 => p_0_in_1,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_child_error_reg_reg(0) => sig_child_tag_reg0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_csm_pop_child_cmd => \^sig_csm_pop_child_cmd\,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_dqual_reg_full_reg => I_WR_DATA_CNTL_n_38,
      sig_halt_cmplt_reg => I_WR_STATUS_CNTLR_n_29,
      sig_halt_cmplt_reg_0 => I_WR_STATUS_CNTLR_n_30,
      sig_halt_reg_dly1_reg => \^sig_halt_reg\,
      sig_inhibit_rdy_n => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_reg => I_CMD_STATUS_n_6,
      sig_init_done => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_1 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_2 => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_reg => I_WR_STATUS_CNTLR_n_33,
      sig_init_done_reg_0 => I_WR_STATUS_CNTLR_n_34,
      sig_init_done_reg_1 => I_WR_STATUS_CNTLR_n_35,
      sig_init_done_reg_2 => I_WR_STATUS_CNTLR_n_36,
      sig_init_reg2 => \I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_input_cache_type_reg0 => sig_input_cache_type_reg0,
      sig_m_valid_out_reg => I_WR_STATUS_CNTLR_n_26,
      sig_posted_to_axi_reg => sig_addr2data_addr_posted,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg,
      sig_s_ready_out_reg => sig_skid2data_wready,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover is
  port (
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \sig_strb_reg_out_reg[3]\ : out STD_LOGIC;
    DIE : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIF : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rst2all_stop_request : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]\ : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_12_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_out : out STD_LOGIC;
    datamover_idle_reg : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    decerr_i_reg : out STD_LOGIC;
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[1]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_bready : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_soft_reset_i_reg : in STD_LOGIC;
    halt_i_reg : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    p_80_out : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    \hsize_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_74_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_byte_cntr_reg[1]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_59_out : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover : entity is "axi_datamover";
end design_1_axi_vdma_0_0_axi_datamover;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover is
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/p_0_in\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/p_0_in\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/p_0_in\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/p_0_in\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/hold_ff_q\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/p_3_out\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_reg_empty\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_needed_2_realign_cmds\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_halt\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db1\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db2\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_skid_mux_out\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_skid_reg\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/p_1_in\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg1\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_cmd_full\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_valid\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_valid_fifo_ld12_out\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/slice_insert_valid\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/p_4_out\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_scatter2dre_tlast\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_166\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_167\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_20\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_22\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_43\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_62\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_64\ : STD_LOGIC;
  signal \I_ADDR_CNTL/p_0_in\ : STD_LOGIC;
  signal \I_ADDR_CNTL/p_1_out\ : STD_LOGIC_VECTOR ( 50 to 50 );
  signal \I_CMD_STATUS/I_CMD_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/p_0_out\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \I_WR_DATA_CNTL/p_5_out\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_cmd_fifo_data_out\ : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \I_WR_DATA_CNTL/sig_ld_new_cmd_reg\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_push_dqual_reg\ : STD_LOGIC;
  signal \I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \I_WR_STATUS_CNTLR/p_0_in\ : STD_LOGIC;
  signal \I_WR_STATUS_CNTLR/sig_dcntl_sfifo_out\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \I_WR_STATUS_CNTLR/sig_halt_reg\ : STD_LOGIC;
  signal \gv.ram_valid_d1_i_1_n_0\ : STD_LOGIC;
  signal ld_btt_cntr_reg1_i_1_n_0 : STD_LOGIC;
  signal m_valid_i_i_1_n_0 : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal sig_calc_error_reg_i_1_n_0 : STD_LOGIC;
  signal sig_child_qual_first_of_2_i_1_n_0 : STD_LOGIC;
  signal sig_cmd_stat_rst_user_reg_n_cdc_from_reg : STD_LOGIC;
  signal sig_flush_db1_i_2_n_0 : STD_LOGIC;
  signal sig_flush_db2_i_1_n_0 : STD_LOGIC;
  signal sig_halt_reg_i_1_n_0 : STD_LOGIC;
  signal sig_ibtt2wdc_tlast : STD_LOGIC;
  signal sig_ld_new_cmd_reg_i_1_n_0 : STD_LOGIC;
  signal \^sig_rst2all_stop_request\ : STD_LOGIC;
  signal sig_sf2pcc_cmd_cmplt : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_1_n_0 : STD_LOGIC;
  signal \wr_rst_reg_i_1__0_n_0\ : STD_LOGIC;
  signal wr_rst_reg_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_flush_db1_i_2 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of sig_flush_db2_i_1 : label is "soft_lutpair143";
begin
  sig_rst2all_stop_request <= \^sig_rst2all_stop_request\;
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \I_WR_STATUS_CNTLR/sig_dcntl_sfifo_out\(5),
      O => \I_WR_STATUS_CNTLR/p_0_in\
    );
\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg\,
      I1 => sig_ibtt2wdc_tlast,
      O => \I_WR_DATA_CNTL/p_5_out\
    );
\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\: entity work.design_1_axi_vdma_0_0_axi_datamover_s2mm_full_wrap
     port map (
      D(0) => \I_WR_DATA_CNTL/p_0_out\(2),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(31 downto 0) => D(31 downto 0),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1 downto 0),
      DIE(1 downto 0) => DIE(1 downto 0),
      DIF(0) => DIF(0),
      DOUTBDOUT(4 downto 0) => DOUTBDOUT(4 downto 0),
      E(0) => E(0),
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \I_CMD_STATUS/I_CMD_FIFO/sig_rd_empty\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_22\,
      \INFERRED_GEN.cnt_i_reg[2]\ => sig_calc_error_reg_i_1_n_0,
      O300(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      Q(0) => Q(0),
      cmnd_wr => cmnd_wr,
      datamover_idle => datamover_idle,
      datamover_idle_reg => datamover_idle_reg,
      decerr_i_reg => decerr_i_reg,
      dma_err => dma_err,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gc1.count_d2_reg[0]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/p_3_out\,
      \gcc0.gc0.count_reg[2]\(0) => \gcc0.gc0.count_reg[2]\(0),
      \gpr1.dout_i_reg[1]\(7 downto 0) => \gpr1.dout_i_reg[1]\(7 downto 0),
      \gpr1.dout_i_reg[1]_0\(2 downto 0) => \gpr1.dout_i_reg[1]_0\(2 downto 0),
      \gpr1.dout_i_reg[1]_1\(2 downto 0) => \gpr1.dout_i_reg[1]_1\(2 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\ => \out\,
      halt_i_reg => halt_i_reg,
      hold_ff_q => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/hold_ff_q\,
      hold_ff_q_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_43\,
      \hsize_vid_reg[15]\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      \in\(48 downto 0) => \in\(48 downto 0),
      interr_i_reg => interr_i_reg,
      ld_btt_cntr_reg1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg1\,
      ld_btt_cntr_reg1_reg => ld_btt_cntr_reg1_i_1_n_0,
      ld_btt_cntr_reg3_reg(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/p_1_in\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(1 downto 0) => m_axi_s2mm_awburst(1 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(2 downto 0) => m_axi_s2mm_awsize(2 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(31 downto 0) => m_axi_s2mm_wdata(31 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(3 downto 0) => m_axi_s2mm_wstrb(3 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_valid_i_reg => m_valid_i_i_1_n_0,
      \out\(0) => \I_WR_STATUS_CNTLR/sig_dcntl_sfifo_out\(5),
      p_0_in => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/p_0_in\,
      p_0_in_0 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/p_0_in\,
      p_0_in_1 => \I_WR_STATUS_CNTLR/p_0_in\,
      p_0_in_2 => \I_ADDR_CNTL/p_0_in\,
      p_10_out => p_10_out,
      p_12_out => p_12_out,
      p_32_out => p_32_out,
      p_3_out => p_3_out,
      p_4_out => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/p_4_out\,
      p_59_out => p_59_out,
      p_5_out => \I_WR_DATA_CNTL/p_5_out\,
      p_61_out => p_61_out,
      p_74_out(0) => p_74_out(0),
      p_80_out => p_80_out,
      p_9_out => p_9_out,
      ram_empty_i_reg => \gv.ram_valid_d1_i_1_n_0\,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s_soft_reset_i_reg => s_soft_reset_i_reg,
      \sig_btt_cntr_dup_reg[0]\ => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_62\,
      \sig_byte_cntr_reg[1]\(10 downto 0) => \sig_byte_cntr_reg[1]\(10 downto 0),
      sig_calc_error_reg_reg(0) => \I_ADDR_CNTL/p_1_out\(50),
      sig_calc_error_reg_reg_0 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_166\,
      sig_calc_error_reg_reg_1 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_167\,
      sig_child_qual_first_of_2 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2\,
      sig_child_qual_first_of_2_reg => sig_child_qual_first_of_2_i_1_n_0,
      sig_cmd_full => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_cmd_full\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_ld_new_cmd_reg_i_1_n_0,
      sig_csm_pop_child_cmd => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd\,
      sig_dre_halted_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_64\,
      sig_flush_db1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db1\,
      sig_flush_db1_reg => sig_flush_db1_i_2_n_0,
      sig_flush_db2 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db2\,
      sig_flush_db2_reg => sig_flush_db2_i_1_n_0,
      sig_halt_cmplt_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/p_0_in\,
      sig_halt_cmplt_reg_0 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/p_0_in\,
      sig_halt_reg => \I_WR_STATUS_CNTLR/sig_halt_reg\,
      sig_ibtt2wdc_tlast => sig_ibtt2wdc_tlast,
      sig_inhibit_rdy_n => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_input_reg_empty => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_reg_empty\,
      sig_last_reg_out_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_20\,
      sig_last_skid_mux_out => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_skid_mux_out\,
      sig_last_skid_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_skid_reg\,
      sig_ld_new_cmd_reg => \I_WR_DATA_CNTL/sig_ld_new_cmd_reg\,
      \sig_mssa_index_reg_out_reg[0]\ => \sig_mssa_index_reg_out_reg[0]\,
      \sig_mssa_index_reg_out_reg[1]\ => \sig_mssa_index_reg_out_reg[1]\,
      sig_needed_2_realign_cmds => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_needed_2_realign_cmds\,
      sig_next_cmd_cmplt_reg => \I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg\,
      \sig_next_strt_strb_reg_reg[1]\(1 downto 0) => \I_WR_DATA_CNTL/sig_cmd_fifo_data_out\(5 downto 4),
      sig_psm_halt => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_halt\,
      sig_psm_ld_chcmd_reg => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg\,
      sig_psm_ld_realigner_reg => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg\,
      sig_push_dqual_reg => \I_WR_DATA_CNTL/sig_push_dqual_reg\,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      sig_s_h_halt_reg_reg => sig_halt_reg_i_1_n_0,
      sig_scatter2dre_tlast => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_scatter2dre_tlast\,
      sig_skip_align2mbaa => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa\,
      sig_skip_align2mbaa_s_h => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h\,
      sig_skip_align2mbaa_s_h_reg => sig_skip_align2mbaa_s_h_i_1_n_0,
      sig_sm_ld_dre_cmd => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd\,
      \sig_strb_reg_out_reg[3]\ => \sig_strb_reg_out_reg[3]\,
      sig_tstrb_fifo_valid => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_valid\,
      sig_valid_fifo_ld12_out => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_valid_fifo_ld12_out\,
      sig_xfer_is_seq_reg_reg(0) => sig_sf2pcc_cmd_cmplt,
      slice_insert_valid => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/slice_insert_valid\,
      slverr_i_reg => slverr_i_reg,
      wr_rst_reg_reg => wr_rst_reg_i_1_n_0,
      wr_rst_reg_reg_0 => \wr_rst_reg_i_1__0_n_0\,
      wr_rst_reg_reg_1 => wr_rst_reg_reg
    );
\gv.ram_valid_d1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044450000"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/p_3_out\,
      I1 => p_32_out,
      I2 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_43\,
      I3 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/hold_ff_q\,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/p_0_in\,
      O => \gv.ram_valid_d1_i_1_n_0\
    );
ld_btt_cntr_reg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000AEAEAE"
    )
        port map (
      I0 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg1\,
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd\,
      I2 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_cmd_full\,
      I3 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      I4 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_valid_fifo_ld12_out\,
      I5 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_62\,
      O => ld_btt_cntr_reg1_i_1_n_0
    );
m_valid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EECE"
    )
        port map (
      I0 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/slice_insert_valid\,
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_valid\,
      I2 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_inhibit_rdy_n\,
      I3 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_22\,
      I4 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/p_1_in\,
      O => m_valid_i_i_1_n_0
    );
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \I_ADDR_CNTL/p_1_out\(50),
      O => \I_ADDR_CNTL/p_0_in\
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000200"
    )
        port map (
      I0 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_167\,
      I1 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_166\,
      I2 => \I_CMD_STATUS/I_CMD_FIFO/sig_rd_empty\,
      I3 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_reg_empty\,
      I4 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_halt\,
      I5 => p_10_out,
      O => sig_calc_error_reg_i_1_n_0
    );
sig_child_qual_first_of_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E2E2E2"
    )
        port map (
      I0 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2\,
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd\,
      I2 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_needed_2_realign_cmds\,
      I3 => sig_sf2pcc_cmd_cmplt,
      I4 => p_32_out,
      I5 => \I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      O => sig_child_qual_first_of_2_i_1_n_0
    );
sig_flush_db1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_scatter2dre_tlast\,
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/p_4_out\,
      I2 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db1\,
      O => sig_flush_db1_i_2_n_0
    );
sig_flush_db2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db2\,
      I1 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_64\,
      I2 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db1\,
      O => sig_flush_db2_i_1_n_0
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rst2all_stop_request\,
      I1 => \I_WR_STATUS_CNTLR/sig_halt_reg\,
      O => sig_halt_reg_i_1_n_0
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOUTBDOUT(4),
      I1 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_20\,
      I2 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_skid_reg\,
      O => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_skid_mux_out\
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \I_WR_DATA_CNTL/sig_push_dqual_reg\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => \I_WR_DATA_CNTL/sig_ld_new_cmd_reg\,
      O => sig_ld_new_cmd_reg_i_1_n_0
    );
\sig_next_strt_strb_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \I_WR_DATA_CNTL/sig_cmd_fifo_data_out\(4),
      I1 => \I_WR_DATA_CNTL/sig_cmd_fifo_data_out\(5),
      O => \I_WR_DATA_CNTL/p_0_out\(2)
    );
sig_skip_align2mbaa_s_h_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CC0A"
    )
        port map (
      I0 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h\,
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa\,
      I2 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg\,
      I3 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg\,
      I4 => \I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      O => sig_skip_align2mbaa_s_h_i_1_n_0
    );
wr_rst_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/p_0_in\,
      I1 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/p_0_in\,
      O => wr_rst_reg_i_1_n_0
    );
\wr_rst_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/p_0_in\,
      I1 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/p_0_in\,
      O => \wr_rst_reg_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_fsync : in STD_LOGIC;
    mm2s_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s2mm_fsync : in STD_LOGIC;
    s2mm_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s2mm_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_buffer_empty : out STD_LOGIC;
    mm2s_buffer_almost_empty : out STD_LOGIC;
    s2mm_buffer_full : out STD_LOGIC;
    s2mm_buffer_almost_full : out STD_LOGIC;
    mm2s_fsync_out : out STD_LOGIC;
    s2mm_fsync_out : out STD_LOGIC;
    mm2s_prmtr_update : out STD_LOGIC;
    s2mm_prmtr_update : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    axi_vdma_tstvec : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of design_1_axi_vdma_0_0_axi_vdma : entity is 125;
  attribute C_DYNAMIC_RESOLUTION : integer;
  attribute C_DYNAMIC_RESOLUTION of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_ALL : integer;
  attribute C_ENABLE_DEBUG_ALL of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_0 : integer;
  attribute C_ENABLE_DEBUG_INFO_0 of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_1 : integer;
  attribute C_ENABLE_DEBUG_INFO_1 of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_10 : integer;
  attribute C_ENABLE_DEBUG_INFO_10 of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_11 : integer;
  attribute C_ENABLE_DEBUG_INFO_11 of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_12 : integer;
  attribute C_ENABLE_DEBUG_INFO_12 of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_13 : integer;
  attribute C_ENABLE_DEBUG_INFO_13 of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_14 : integer;
  attribute C_ENABLE_DEBUG_INFO_14 of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_15 : integer;
  attribute C_ENABLE_DEBUG_INFO_15 of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_2 : integer;
  attribute C_ENABLE_DEBUG_INFO_2 of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_3 : integer;
  attribute C_ENABLE_DEBUG_INFO_3 of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_4 : integer;
  attribute C_ENABLE_DEBUG_INFO_4 of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_5 : integer;
  attribute C_ENABLE_DEBUG_INFO_5 of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_6 : integer;
  attribute C_ENABLE_DEBUG_INFO_6 of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_7 : integer;
  attribute C_ENABLE_DEBUG_INFO_7 of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_8 : integer;
  attribute C_ENABLE_DEBUG_INFO_8 of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_9 : integer;
  attribute C_ENABLE_DEBUG_INFO_9 of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_VIDPRMTR_READS : integer;
  attribute C_ENABLE_VIDPRMTR_READS of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_1_axi_vdma_0_0_axi_vdma : entity is "zynquplus";
  attribute C_FLUSH_ON_FSYNC : integer;
  attribute C_FLUSH_ON_FSYNC of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_INTERNAL_GENLOCK : integer;
  attribute C_INCLUDE_INTERNAL_GENLOCK of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of design_1_axi_vdma_0_0_axi_vdma : entity is "axi_vdma";
  attribute C_MM2S_GENLOCK_MODE : integer;
  attribute C_MM2S_GENLOCK_MODE of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_MM2S_GENLOCK_NUM_MASTERS : integer;
  attribute C_MM2S_GENLOCK_NUM_MASTERS of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_MM2S_GENLOCK_REPEAT_EN : integer;
  attribute C_MM2S_GENLOCK_REPEAT_EN of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_MM2S_LINEBUFFER_DEPTH : integer;
  attribute C_MM2S_LINEBUFFER_DEPTH of design_1_axi_vdma_0_0_axi_vdma : entity is 512;
  attribute C_MM2S_LINEBUFFER_THRESH : integer;
  attribute C_MM2S_LINEBUFFER_THRESH of design_1_axi_vdma_0_0_axi_vdma : entity is 4;
  attribute C_MM2S_MAX_BURST_LENGTH : integer;
  attribute C_MM2S_MAX_BURST_LENGTH of design_1_axi_vdma_0_0_axi_vdma : entity is 8;
  attribute C_MM2S_SOF_ENABLE : integer;
  attribute C_MM2S_SOF_ENABLE of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of design_1_axi_vdma_0_0_axi_vdma : entity is 32;
  attribute C_M_AXIS_MM2S_TUSER_BITS : integer;
  attribute C_M_AXIS_MM2S_TUSER_BITS of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of design_1_axi_vdma_0_0_axi_vdma : entity is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of design_1_axi_vdma_0_0_axi_vdma : entity is 64;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of design_1_axi_vdma_0_0_axi_vdma : entity is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of design_1_axi_vdma_0_0_axi_vdma : entity is 32;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of design_1_axi_vdma_0_0_axi_vdma : entity is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of design_1_axi_vdma_0_0_axi_vdma : entity is 32;
  attribute C_NUM_FSTORES : integer;
  attribute C_NUM_FSTORES of design_1_axi_vdma_0_0_axi_vdma : entity is 3;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_S2MM_GENLOCK_MODE : integer;
  attribute C_S2MM_GENLOCK_MODE of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_S2MM_GENLOCK_NUM_MASTERS : integer;
  attribute C_S2MM_GENLOCK_NUM_MASTERS of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_S2MM_GENLOCK_REPEAT_EN : integer;
  attribute C_S2MM_GENLOCK_REPEAT_EN of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_S2MM_LINEBUFFER_DEPTH : integer;
  attribute C_S2MM_LINEBUFFER_DEPTH of design_1_axi_vdma_0_0_axi_vdma : entity is 2048;
  attribute C_S2MM_LINEBUFFER_THRESH : integer;
  attribute C_S2MM_LINEBUFFER_THRESH of design_1_axi_vdma_0_0_axi_vdma : entity is 4;
  attribute C_S2MM_MAX_BURST_LENGTH : integer;
  attribute C_S2MM_MAX_BURST_LENGTH of design_1_axi_vdma_0_0_axi_vdma : entity is 64;
  attribute C_S2MM_SOF_ENABLE : integer;
  attribute C_S2MM_SOF_ENABLE of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of design_1_axi_vdma_0_0_axi_vdma : entity is 24;
  attribute C_S_AXIS_S2MM_TUSER_BITS : integer;
  attribute C_S_AXIS_S2MM_TUSER_BITS of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of design_1_axi_vdma_0_0_axi_vdma : entity is 9;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of design_1_axi_vdma_0_0_axi_vdma : entity is 32;
  attribute C_USE_FSYNC : integer;
  attribute C_USE_FSYNC of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_USE_MM2S_FSYNC : integer;
  attribute C_USE_MM2S_FSYNC of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_USE_S2MM_FSYNC : integer;
  attribute C_USE_S2MM_FSYNC of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma : entity is "axi_vdma";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_axi_vdma_0_0_axi_vdma : entity is "yes";
  attribute ip_group : string;
  attribute ip_group of design_1_axi_vdma_0_0_axi_vdma : entity is "LOGICORE";
  attribute iptype : string;
  attribute iptype of design_1_axi_vdma_0_0_axi_vdma : entity is "PERIPHERAL";
  attribute run_ngcbuild : string;
  attribute run_ngcbuild of design_1_axi_vdma_0_0_axi_vdma : entity is "TRUE";
end design_1_axi_vdma_0_0_axi_vdma;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_3 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_48 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_49 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_50 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_51 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_52 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_53 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_54 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_55 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_56 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_57 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_58 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_59 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_60 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_61 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_62 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_63 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_64 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_65 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_66 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_67 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_68 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_69 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_70 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_71 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_72 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_73 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_74 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_75 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_76 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_77 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_81 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_82 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_83 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_84 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_85 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_86 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_87 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_88 : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_0\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_1\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_11\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_2\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_3\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_4\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_5\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_6\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_7\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_8\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_9\ : STD_LOGIC;
  signal \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/srst_full_ff_i\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/halt_reset\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_11_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_dre2ibtt_eop_reg\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_dre2ibtt_tlast_reg\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_1\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_26\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_51\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_52\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_53\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_54\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_55\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_4\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_5\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_7\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_43\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_46\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_174\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_175\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_176\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_177\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_178\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_179\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_180\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_181\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_182\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_183\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_184\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_185\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_186\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_187\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_188\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_189\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_190\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_191\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_192\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_193\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_194\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_195\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_241\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_242\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_243\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_244\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_245\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_246\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_248\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_251\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_54\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_65\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_69\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_70\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_72\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_76\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_77\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_SOF_I_n_1\ : STD_LOGIC;
  signal I_AXI_DMA_INTRPT_n_19 : STD_LOGIC;
  signal \I_CMDSTS/p_12_out\ : STD_LOGIC;
  signal \I_CMDSTS/p_9_out\ : STD_LOGIC;
  signal \I_DMA_REGISTER/p_7_out\ : STD_LOGIC;
  signal \I_DMA_REGISTER/p_8_out\ : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_10 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_11 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_15 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_28 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_29 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_30 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_4 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_9 : STD_LOGIC;
  signal I_RST_MODULE_n_12 : STD_LOGIC;
  signal I_RST_MODULE_n_13 : STD_LOGIC;
  signal I_RST_MODULE_n_14 : STD_LOGIC;
  signal \I_STS_MNGR/datamover_idle\ : STD_LOGIC;
  signal ch2_delay_cnt_en : STD_LOGIC;
  signal ch2_delay_zero : STD_LOGIC;
  signal cmnd_wr : STD_LOGIC;
  signal crnt_hsize : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dm2linebuf_s2mm_tready : STD_LOGIC;
  signal dma_err : STD_LOGIC;
  signal dma_irq_mask_i : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal done_vsize_counter : STD_LOGIC_VECTOR ( 0 to 0 );
  signal frame_sync_aligned : STD_LOGIC;
  signal initial_frame : STD_LOGIC;
  signal initial_frame0 : STD_LOGIC;
  signal linebuf2dm_s2mm_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal linebuf2dm_s2mm_tkeep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mask_fsync_out_i : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in_2 : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_23_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_36_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC;
  signal p_38_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC;
  signal p_48_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_4_out_0 : STD_LOGIC;
  signal p_4_out_1 : STD_LOGIC;
  signal p_51_out : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal p_53_out : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_60_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_61_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal p_73_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_74_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_76_out : STD_LOGIC;
  signal p_80_out : STD_LOGIC;
  signal p_82_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_83_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_84_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_88_out : STD_LOGIC;
  signal p_89_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_90_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_91_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_92_out : STD_LOGIC;
  signal p_96_out : STD_LOGIC;
  signal p_97_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_98_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_99_out : STD_LOGIC;
  signal prmtr_update_complete : STD_LOGIC;
  signal repeat_frame : STD_LOGIC;
  signal s2mm_axi2ip_rdaddr : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal s2mm_axi2ip_wrce : STD_LOGIC_VECTOR ( 45 downto 10 );
  signal s2mm_axi2ip_wrdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s2mm_axis_resetn : STD_LOGIC;
  signal s2mm_dly_irq_set : STD_LOGIC;
  signal s2mm_dm_prmry_resetn : STD_LOGIC;
  signal \^s2mm_frame_ptr_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s2mm_halt : STD_LOGIC;
  signal s2mm_halt_cmplt : STD_LOGIC;
  signal s2mm_ioc_irq_set : STD_LOGIC;
  signal s2mm_irqdelay_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s2mm_irqthresh_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s2mm_prmry_resetn : STD_LOGIC;
  signal s2mm_reg_module_hsize : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s2mm_reg_module_stride : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \s2mm_reg_module_strt_addr[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \s2mm_reg_module_strt_addr[1]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \s2mm_reg_module_strt_addr[2]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s2mm_reg_module_vsize : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal s2mm_soft_reset_clr : STD_LOGIC;
  signal s_axi_lite_resetn : STD_LOGIC;
  signal s_axis_fifo_ainit_nosync : STD_LOGIC;
  signal s_valid0 : STD_LOGIC;
  signal vsize_counter : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5\ : label is "";
begin
  axi_vdma_tstvec(63) <= \<const0>\;
  axi_vdma_tstvec(62) <= \<const0>\;
  axi_vdma_tstvec(61) <= \<const0>\;
  axi_vdma_tstvec(60) <= \<const0>\;
  axi_vdma_tstvec(59) <= \<const0>\;
  axi_vdma_tstvec(58) <= \<const0>\;
  axi_vdma_tstvec(57) <= \<const0>\;
  axi_vdma_tstvec(56) <= \<const0>\;
  axi_vdma_tstvec(55) <= \<const0>\;
  axi_vdma_tstvec(54) <= \<const0>\;
  axi_vdma_tstvec(53) <= \<const0>\;
  axi_vdma_tstvec(52) <= \<const0>\;
  axi_vdma_tstvec(51) <= \<const0>\;
  axi_vdma_tstvec(50) <= \<const0>\;
  axi_vdma_tstvec(49) <= \<const0>\;
  axi_vdma_tstvec(48) <= \<const0>\;
  axi_vdma_tstvec(47) <= \<const0>\;
  axi_vdma_tstvec(46) <= \<const0>\;
  axi_vdma_tstvec(45) <= \<const0>\;
  axi_vdma_tstvec(44) <= \<const0>\;
  axi_vdma_tstvec(43) <= \<const0>\;
  axi_vdma_tstvec(42) <= \<const0>\;
  axi_vdma_tstvec(41) <= \<const0>\;
  axi_vdma_tstvec(40) <= \<const0>\;
  axi_vdma_tstvec(39) <= \<const0>\;
  axi_vdma_tstvec(38) <= \<const0>\;
  axi_vdma_tstvec(37) <= \<const0>\;
  axi_vdma_tstvec(36) <= \<const0>\;
  axi_vdma_tstvec(35) <= \<const0>\;
  axi_vdma_tstvec(34) <= \<const0>\;
  axi_vdma_tstvec(33) <= \<const0>\;
  axi_vdma_tstvec(32) <= \<const0>\;
  axi_vdma_tstvec(31) <= \<const0>\;
  axi_vdma_tstvec(30) <= \<const0>\;
  axi_vdma_tstvec(29) <= \<const0>\;
  axi_vdma_tstvec(28) <= \<const0>\;
  axi_vdma_tstvec(27) <= \<const0>\;
  axi_vdma_tstvec(26) <= \<const0>\;
  axi_vdma_tstvec(25) <= \<const0>\;
  axi_vdma_tstvec(24) <= \<const0>\;
  axi_vdma_tstvec(23) <= \<const0>\;
  axi_vdma_tstvec(22) <= \<const0>\;
  axi_vdma_tstvec(21) <= \<const0>\;
  axi_vdma_tstvec(20) <= \<const0>\;
  axi_vdma_tstvec(19) <= \<const0>\;
  axi_vdma_tstvec(18) <= \<const0>\;
  axi_vdma_tstvec(17) <= \<const0>\;
  axi_vdma_tstvec(16) <= \<const0>\;
  axi_vdma_tstvec(15) <= \<const0>\;
  axi_vdma_tstvec(14) <= \<const0>\;
  axi_vdma_tstvec(13) <= \<const0>\;
  axi_vdma_tstvec(12) <= \<const0>\;
  axi_vdma_tstvec(11) <= \<const0>\;
  axi_vdma_tstvec(10) <= \<const0>\;
  axi_vdma_tstvec(9) <= \<const0>\;
  axi_vdma_tstvec(8) <= \<const0>\;
  axi_vdma_tstvec(7) <= \<const0>\;
  axi_vdma_tstvec(6) <= \<const0>\;
  axi_vdma_tstvec(5) <= \<const0>\;
  axi_vdma_tstvec(4) <= \<const0>\;
  axi_vdma_tstvec(3) <= \<const0>\;
  axi_vdma_tstvec(2) <= \<const0>\;
  axi_vdma_tstvec(1) <= \<const0>\;
  axi_vdma_tstvec(0) <= \<const0>\;
  m_axi_mm2s_araddr(31) <= \<const0>\;
  m_axi_mm2s_araddr(30) <= \<const0>\;
  m_axi_mm2s_araddr(29) <= \<const0>\;
  m_axi_mm2s_araddr(28) <= \<const0>\;
  m_axi_mm2s_araddr(27) <= \<const0>\;
  m_axi_mm2s_araddr(26) <= \<const0>\;
  m_axi_mm2s_araddr(25) <= \<const0>\;
  m_axi_mm2s_araddr(24) <= \<const0>\;
  m_axi_mm2s_araddr(23) <= \<const0>\;
  m_axi_mm2s_araddr(22) <= \<const0>\;
  m_axi_mm2s_araddr(21) <= \<const0>\;
  m_axi_mm2s_araddr(20) <= \<const0>\;
  m_axi_mm2s_araddr(19) <= \<const0>\;
  m_axi_mm2s_araddr(18) <= \<const0>\;
  m_axi_mm2s_araddr(17) <= \<const0>\;
  m_axi_mm2s_araddr(16) <= \<const0>\;
  m_axi_mm2s_araddr(15) <= \<const0>\;
  m_axi_mm2s_araddr(14) <= \<const0>\;
  m_axi_mm2s_araddr(13) <= \<const0>\;
  m_axi_mm2s_araddr(12) <= \<const0>\;
  m_axi_mm2s_araddr(11) <= \<const0>\;
  m_axi_mm2s_araddr(10) <= \<const0>\;
  m_axi_mm2s_araddr(9) <= \<const0>\;
  m_axi_mm2s_araddr(8) <= \<const0>\;
  m_axi_mm2s_araddr(7) <= \<const0>\;
  m_axi_mm2s_araddr(6) <= \<const0>\;
  m_axi_mm2s_araddr(5) <= \<const0>\;
  m_axi_mm2s_araddr(4) <= \<const0>\;
  m_axi_mm2s_araddr(3) <= \<const0>\;
  m_axi_mm2s_araddr(2) <= \<const0>\;
  m_axi_mm2s_araddr(1) <= \<const0>\;
  m_axi_mm2s_araddr(0) <= \<const0>\;
  m_axi_mm2s_arburst(1) <= \<const0>\;
  m_axi_mm2s_arburst(0) <= \<const0>\;
  m_axi_mm2s_arcache(3) <= \<const0>\;
  m_axi_mm2s_arcache(2) <= \<const0>\;
  m_axi_mm2s_arcache(1) <= \<const0>\;
  m_axi_mm2s_arcache(0) <= \<const0>\;
  m_axi_mm2s_arlen(7) <= \<const0>\;
  m_axi_mm2s_arlen(6) <= \<const0>\;
  m_axi_mm2s_arlen(5) <= \<const0>\;
  m_axi_mm2s_arlen(4) <= \<const0>\;
  m_axi_mm2s_arlen(3) <= \<const0>\;
  m_axi_mm2s_arlen(2) <= \<const0>\;
  m_axi_mm2s_arlen(1) <= \<const0>\;
  m_axi_mm2s_arlen(0) <= \<const0>\;
  m_axi_mm2s_arprot(2) <= \<const0>\;
  m_axi_mm2s_arprot(1) <= \<const0>\;
  m_axi_mm2s_arprot(0) <= \<const0>\;
  m_axi_mm2s_arsize(2) <= \<const0>\;
  m_axi_mm2s_arsize(1) <= \<const0>\;
  m_axi_mm2s_arsize(0) <= \<const0>\;
  m_axi_mm2s_arvalid <= \<const0>\;
  m_axi_mm2s_rready <= \<const0>\;
  m_axi_s2mm_awcache(3) <= \<const0>\;
  m_axi_s2mm_awcache(2) <= \<const0>\;
  m_axi_s2mm_awcache(1) <= \<const1>\;
  m_axi_s2mm_awcache(0) <= \<const1>\;
  m_axi_s2mm_awprot(2) <= \<const0>\;
  m_axi_s2mm_awprot(1) <= \<const0>\;
  m_axi_s2mm_awprot(0) <= \<const0>\;
  m_axi_sg_araddr(31) <= \<const0>\;
  m_axi_sg_araddr(30) <= \<const0>\;
  m_axi_sg_araddr(29) <= \<const0>\;
  m_axi_sg_araddr(28) <= \<const0>\;
  m_axi_sg_araddr(27) <= \<const0>\;
  m_axi_sg_araddr(26) <= \<const0>\;
  m_axi_sg_araddr(25) <= \<const0>\;
  m_axi_sg_araddr(24) <= \<const0>\;
  m_axi_sg_araddr(23) <= \<const0>\;
  m_axi_sg_araddr(22) <= \<const0>\;
  m_axi_sg_araddr(21) <= \<const0>\;
  m_axi_sg_araddr(20) <= \<const0>\;
  m_axi_sg_araddr(19) <= \<const0>\;
  m_axi_sg_araddr(18) <= \<const0>\;
  m_axi_sg_araddr(17) <= \<const0>\;
  m_axi_sg_araddr(16) <= \<const0>\;
  m_axi_sg_araddr(15) <= \<const0>\;
  m_axi_sg_araddr(14) <= \<const0>\;
  m_axi_sg_araddr(13) <= \<const0>\;
  m_axi_sg_araddr(12) <= \<const0>\;
  m_axi_sg_araddr(11) <= \<const0>\;
  m_axi_sg_araddr(10) <= \<const0>\;
  m_axi_sg_araddr(9) <= \<const0>\;
  m_axi_sg_araddr(8) <= \<const0>\;
  m_axi_sg_araddr(7) <= \<const0>\;
  m_axi_sg_araddr(6) <= \<const0>\;
  m_axi_sg_araddr(5) <= \<const0>\;
  m_axi_sg_araddr(4) <= \<const0>\;
  m_axi_sg_araddr(3) <= \<const0>\;
  m_axi_sg_araddr(2) <= \<const0>\;
  m_axi_sg_araddr(1) <= \<const0>\;
  m_axi_sg_araddr(0) <= \<const0>\;
  m_axi_sg_arburst(1) <= \<const0>\;
  m_axi_sg_arburst(0) <= \<const0>\;
  m_axi_sg_arcache(3) <= \<const0>\;
  m_axi_sg_arcache(2) <= \<const0>\;
  m_axi_sg_arcache(1) <= \<const0>\;
  m_axi_sg_arcache(0) <= \<const0>\;
  m_axi_sg_arlen(7) <= \<const0>\;
  m_axi_sg_arlen(6) <= \<const0>\;
  m_axi_sg_arlen(5) <= \<const0>\;
  m_axi_sg_arlen(4) <= \<const0>\;
  m_axi_sg_arlen(3) <= \<const0>\;
  m_axi_sg_arlen(2) <= \<const0>\;
  m_axi_sg_arlen(1) <= \<const0>\;
  m_axi_sg_arlen(0) <= \<const0>\;
  m_axi_sg_arprot(2) <= \<const0>\;
  m_axi_sg_arprot(1) <= \<const0>\;
  m_axi_sg_arprot(0) <= \<const0>\;
  m_axi_sg_arsize(2) <= \<const0>\;
  m_axi_sg_arsize(1) <= \<const0>\;
  m_axi_sg_arsize(0) <= \<const0>\;
  m_axi_sg_arvalid <= \<const0>\;
  m_axi_sg_rready <= \<const0>\;
  m_axis_mm2s_tdata(31) <= \<const0>\;
  m_axis_mm2s_tdata(30) <= \<const0>\;
  m_axis_mm2s_tdata(29) <= \<const0>\;
  m_axis_mm2s_tdata(28) <= \<const0>\;
  m_axis_mm2s_tdata(27) <= \<const0>\;
  m_axis_mm2s_tdata(26) <= \<const0>\;
  m_axis_mm2s_tdata(25) <= \<const0>\;
  m_axis_mm2s_tdata(24) <= \<const0>\;
  m_axis_mm2s_tdata(23) <= \<const0>\;
  m_axis_mm2s_tdata(22) <= \<const0>\;
  m_axis_mm2s_tdata(21) <= \<const0>\;
  m_axis_mm2s_tdata(20) <= \<const0>\;
  m_axis_mm2s_tdata(19) <= \<const0>\;
  m_axis_mm2s_tdata(18) <= \<const0>\;
  m_axis_mm2s_tdata(17) <= \<const0>\;
  m_axis_mm2s_tdata(16) <= \<const0>\;
  m_axis_mm2s_tdata(15) <= \<const0>\;
  m_axis_mm2s_tdata(14) <= \<const0>\;
  m_axis_mm2s_tdata(13) <= \<const0>\;
  m_axis_mm2s_tdata(12) <= \<const0>\;
  m_axis_mm2s_tdata(11) <= \<const0>\;
  m_axis_mm2s_tdata(10) <= \<const0>\;
  m_axis_mm2s_tdata(9) <= \<const0>\;
  m_axis_mm2s_tdata(8) <= \<const0>\;
  m_axis_mm2s_tdata(7) <= \<const0>\;
  m_axis_mm2s_tdata(6) <= \<const0>\;
  m_axis_mm2s_tdata(5) <= \<const0>\;
  m_axis_mm2s_tdata(4) <= \<const0>\;
  m_axis_mm2s_tdata(3) <= \<const0>\;
  m_axis_mm2s_tdata(2) <= \<const0>\;
  m_axis_mm2s_tdata(1) <= \<const0>\;
  m_axis_mm2s_tdata(0) <= \<const0>\;
  m_axis_mm2s_tkeep(3) <= \<const0>\;
  m_axis_mm2s_tkeep(2) <= \<const0>\;
  m_axis_mm2s_tkeep(1) <= \<const0>\;
  m_axis_mm2s_tkeep(0) <= \<const0>\;
  m_axis_mm2s_tlast <= \<const0>\;
  m_axis_mm2s_tuser(0) <= \<const0>\;
  m_axis_mm2s_tvalid <= \<const0>\;
  mm2s_buffer_almost_empty <= \<const0>\;
  mm2s_buffer_empty <= \<const0>\;
  mm2s_frame_ptr_out(5) <= \<const0>\;
  mm2s_frame_ptr_out(4) <= \<const0>\;
  mm2s_frame_ptr_out(3) <= \<const0>\;
  mm2s_frame_ptr_out(2) <= \<const0>\;
  mm2s_frame_ptr_out(1) <= \<const0>\;
  mm2s_frame_ptr_out(0) <= \<const0>\;
  mm2s_fsync_out <= \<const0>\;
  mm2s_introut <= \<const0>\;
  mm2s_prmry_reset_out_n <= \<const1>\;
  mm2s_prmtr_update <= \<const0>\;
  s2mm_buffer_almost_full <= \<const0>\;
  s2mm_buffer_full <= \<const0>\;
  s2mm_frame_ptr_out(5) <= \<const0>\;
  s2mm_frame_ptr_out(4) <= \<const0>\;
  s2mm_frame_ptr_out(3) <= \<const0>\;
  s2mm_frame_ptr_out(2 downto 0) <= \^s2mm_frame_ptr_out\(2 downto 0);
  s2mm_fsync_out <= \<const0>\;
  s2mm_prmry_reset_out_n <= \<const1>\;
  s2mm_prmtr_update <= \<const0>\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
AXI_LITE_REG_INTERFACE_I: entity work.design_1_axi_vdma_0_0_axi_vdma_reg_if
     port map (
      \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_195\,
      \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\(2 downto 0) => dma_irq_mask_i(3 downto 1),
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_72\,
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\(7 downto 0) => s2mm_irqthresh_status(7 downto 0),
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23]\ => AXI_LITE_REG_INTERFACE_I_n_77,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23]_0\ => AXI_LITE_REG_INTERFACE_I_n_81,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[3]\ => AXI_LITE_REG_INTERFACE_I_n_82,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]\(2 downto 0) => s2mm_axi2ip_rdaddr(4 downto 2),
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_242\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[11]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_241\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15]\(2 downto 0) => \s2mm_reg_module_strt_addr[0]\(15 downto 13),
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_180\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[17]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_181\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_182\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_183\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[20]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_184\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_185\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[22]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_186\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[23]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_187\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[24]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_188\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_189\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[26]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_190\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[27]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_191\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_192\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_193\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_194\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_77\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_244\,
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_243\,
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15]\(6 downto 4) => \s2mm_reg_module_strt_addr[1]\(15 downto 13),
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15]\(3 downto 1) => \s2mm_reg_module_strt_addr[1]\(11 downto 9),
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15]\(0) => \s2mm_reg_module_strt_addr[1]\(7),
      \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15]\(6 downto 4) => \s2mm_reg_module_strt_addr[2]\(15 downto 13),
      \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15]\(3 downto 1) => \s2mm_reg_module_strt_addr[2]\(11 downto 9),
      \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15]\(0) => \s2mm_reg_module_strt_addr[2]\(7),
      \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(2 downto 0) => s2mm_reg_module_stride(15 downto 13),
      \M_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(2) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68\,
      \M_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(1) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_69\,
      \M_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(0) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_70\,
      Q(31 downto 0) => s2mm_axi2ip_wrdata(31 downto 0),
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\(4 downto 0) => p_82_out(4 downto 0),
      SR(0) => p_0_in_2,
      SS(0) => AXI_LITE_REG_INTERFACE_I_n_83,
      \axi2ip_rdaddr_captured_reg[4]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_174\,
      \axi2ip_rdaddr_captured_reg[4]_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_175\,
      \axi2ip_rdaddr_captured_reg[4]_1\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_176\,
      \axi2ip_rdaddr_captured_reg[4]_2\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_177\,
      \axi2ip_rdaddr_captured_reg[4]_3\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_178\,
      \axi2ip_rdaddr_captured_reg[4]_4\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_179\,
      ch2_dly_irq_set => s2mm_dly_irq_set,
      ch2_irqdelay_status(7 downto 0) => s2mm_irqdelay_status(7 downto 0),
      dly_irq_reg => AXI_LITE_REG_INTERFACE_I_n_87,
      dly_irq_reg_0 => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59\,
      \dmacr_i_reg[2]\ => AXI_LITE_REG_INTERFACE_I_n_3,
      err_irq_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_76\,
      in0(28) => AXI_LITE_REG_INTERFACE_I_n_48,
      in0(27) => AXI_LITE_REG_INTERFACE_I_n_49,
      in0(26) => AXI_LITE_REG_INTERFACE_I_n_50,
      in0(25) => AXI_LITE_REG_INTERFACE_I_n_51,
      in0(24) => AXI_LITE_REG_INTERFACE_I_n_52,
      in0(23) => AXI_LITE_REG_INTERFACE_I_n_53,
      in0(22) => AXI_LITE_REG_INTERFACE_I_n_54,
      in0(21) => AXI_LITE_REG_INTERFACE_I_n_55,
      in0(20) => AXI_LITE_REG_INTERFACE_I_n_56,
      in0(19) => AXI_LITE_REG_INTERFACE_I_n_57,
      in0(18) => AXI_LITE_REG_INTERFACE_I_n_58,
      in0(17) => AXI_LITE_REG_INTERFACE_I_n_59,
      in0(16) => AXI_LITE_REG_INTERFACE_I_n_60,
      in0(15) => AXI_LITE_REG_INTERFACE_I_n_61,
      in0(14) => AXI_LITE_REG_INTERFACE_I_n_62,
      in0(13) => AXI_LITE_REG_INTERFACE_I_n_63,
      in0(12) => AXI_LITE_REG_INTERFACE_I_n_64,
      in0(11) => AXI_LITE_REG_INTERFACE_I_n_65,
      in0(10) => AXI_LITE_REG_INTERFACE_I_n_66,
      in0(9) => AXI_LITE_REG_INTERFACE_I_n_67,
      in0(8) => AXI_LITE_REG_INTERFACE_I_n_68,
      in0(7) => AXI_LITE_REG_INTERFACE_I_n_69,
      in0(6) => AXI_LITE_REG_INTERFACE_I_n_70,
      in0(5) => AXI_LITE_REG_INTERFACE_I_n_71,
      in0(4) => AXI_LITE_REG_INTERFACE_I_n_72,
      in0(3) => AXI_LITE_REG_INTERFACE_I_n_73,
      in0(2) => AXI_LITE_REG_INTERFACE_I_n_74,
      in0(1) => AXI_LITE_REG_INTERFACE_I_n_75,
      in0(0) => AXI_LITE_REG_INTERFACE_I_n_76,
      ioc_irq_reg => AXI_LITE_REG_INTERFACE_I_n_86,
      ioc_irq_reg_0 => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58\,
      lsize_err_reg => AXI_LITE_REG_INTERFACE_I_n_85,
      lsize_err_reg_0 => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57\,
      lsize_mismatch_err => p_41_out,
      lsize_more_err_reg => AXI_LITE_REG_INTERFACE_I_n_88,
      lsize_more_err_reg_0 => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60\,
      lsize_more_mismatch_err => p_42_out,
      \out\(31 downto 0) => p_84_out(31 downto 0),
      p_74_out(18 downto 2) => p_74_out(31 downto 15),
      p_74_out(1 downto 0) => p_74_out(1 downto 0),
      p_7_out => \I_DMA_REGISTER/p_7_out\,
      p_80_out => p_80_out,
      p_8_out => \I_DMA_REGISTER/p_8_out\,
      prmtr_updt_complete_i_reg => AXI_LITE_REG_INTERFACE_I_n_84,
      \ptr_ref_i_reg[4]\(4 downto 0) => p_83_out(4 downto 0),
      \reg_module_hsize_reg[15]\(2 downto 0) => s2mm_reg_module_hsize(15 downto 13),
      s2mm_axi2ip_wrce(9 downto 4) => s2mm_axi2ip_wrce(45 downto 40),
      s2mm_axi2ip_wrce(3) => s2mm_axi2ip_wrce(15),
      s2mm_axi2ip_wrce(2 downto 1) => s2mm_axi2ip_wrce(13 downto 12),
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(10),
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_prmry_resetn => s2mm_prmry_resetn,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(5 downto 0) => s_axi_lite_araddr(7 downto 2),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(5 downto 0) => s_axi_lite_awaddr(7 downto 2),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_resetn => s_axi_lite_resetn,
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5\: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(2 downto 0),
      ADDRE(4 downto 3) => B"00",
      ADDRE(2 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(2 downto 0),
      ADDRF(4 downto 3) => B"00",
      ADDRF(2 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(2 downto 0),
      ADDRG(4 downto 3) => B"00",
      ADDRG(2 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(2 downto 0),
      ADDRH(4 downto 3) => B"00",
      ADDRH(2 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_11_out\(2 downto 0),
      DIA(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr\(1 downto 0),
      DIB(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr\(3 downto 2),
      DIC(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr\(5 downto 4),
      DID(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr\(7 downto 6),
      DIE(1) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_dre2ibtt_tlast_reg\,
      DIE(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr\(8),
      DIF(1) => '0',
      DIF(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_dre2ibtt_eop_reg\,
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_0\,
      DOA(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_1\,
      DOB(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_2\,
      DOB(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_3\,
      DOC(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_4\,
      DOC(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_5\,
      DOD(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_6\,
      DOD(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_7\,
      DOE(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_8\,
      DOE(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_9\,
      DOF(1) => \NLW_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_DOF_UNCONNECTED\(1),
      DOF(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_11\,
      DOG(1 downto 0) => \NLW_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_DOH_UNCONNECTED\(1 downto 0),
      WCLK => m_axi_s2mm_aclk,
      WE => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out\
    );
\GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I\: entity work.design_1_axi_vdma_0_0_axi_vdma_s2mm_axis_dwidth_converter
     port map (
      DINADIN(9) => p_92_out,
      DINADIN(8 downto 5) => p_91_out(3 downto 0),
      DINADIN(4 downto 0) => p_90_out(31 downto 27),
      E(0) => \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_1\,
      M_Last => p_99_out,
      M_VALID => p_96_out,
      Q(2 downto 0) => p_98_out(2 downto 0),
      \out\ => p_0_in2_in,
      p_88_out => p_88_out,
      p_89_out => p_89_out,
      p_8_out => p_8_out,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_tdata(26 downto 0) => p_90_out(26 downto 0),
      \sig_data_reg_out_reg[23]\(23 downto 0) => p_97_out(23 downto 0)
    );
\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF\: entity work.design_1_axi_vdma_0_0_axi_vdma_skid_buf
     port map (
      E(0) => \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_1\,
      M_Data(23 downto 0) => p_97_out(23 downto 0),
      M_Last => p_99_out,
      M_STRB(2 downto 0) => p_98_out(2 downto 0),
      M_VALID => p_96_out,
      \out\ => p_0_in2_in,
      p_88_out => p_88_out,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tdata(23 downto 0) => s_axis_s2mm_tdata(23 downto 0),
      s_axis_s2mm_tkeep(2 downto 0) => s_axis_s2mm_tkeep(2 downto 0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid
    );
\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR\: entity work.design_1_axi_vdma_0_0_axi_vdma_mngr
     port map (
      D(0) => p_1_in(0),
      E(0) => I_PRMRY_DATAMOVER_n_11,
      \GEN_FREE_RUN_MODE.frame_sync_i_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_5\,
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\(15 downto 0) => crnt_hsize(15 downto 0),
      \GEN_NOSYNCEN_BIT.dmacr_i_reg[15]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_248\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[0]\(0) => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_26\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[0]_0\(0) => done_vsize_counter(0),
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[0]\(0) => vsize_counter(0),
      \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]\(31 downto 0) => \s2mm_reg_module_strt_addr[0]\(31 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]\(31 downto 0) => \s2mm_reg_module_strt_addr[1]\(31 downto 0),
      \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]\(31 downto 0) => \s2mm_reg_module_strt_addr[2]\(31 downto 0),
      \INFERRED_GEN.cnt_i_reg[2]\ => I_PRMRY_DATAMOVER_n_28,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => I_PRMRY_DATAMOVER_n_29,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => I_PRMRY_DATAMOVER_n_30,
      \INFERRED_GEN.cnt_i_reg[2]_2\(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\,
      \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0\(4 downto 0) => p_33_out(4 downto 0),
      \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0) => s2mm_reg_module_stride(15 downto 0),
      Q(11 downto 0) => p_51_out(12 downto 1),
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_55\,
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61\,
      SR(0) => p_0_in,
      cmnd_wr => cmnd_wr,
      datamover_idle => \I_STS_MNGR/datamover_idle\,
      dma_decerr_reg => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_54\,
      dma_decerr_reg_0 => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56\,
      dma_err => dma_err,
      dma_interr_reg => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_52\,
      dma_interr_reg_0 => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_54\,
      dma_slverr_reg => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_53\,
      dma_slverr_reg_0 => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55\,
      \dmacr_i_reg[2]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_245\,
      err_i_reg(0) => I_RST_MODULE_n_12,
      frame_sync_aligned => frame_sync_aligned,
      halted_reg => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_51\,
      initial_frame => initial_frame,
      initial_frame0 => initial_frame0,
      lsize_mismatch_err => p_41_out,
      lsize_more_mismatch_err => p_42_out,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_12_out => \I_CMDSTS/p_12_out\,
      p_23_out => p_23_out,
      p_24_out => p_24_out,
      p_2_out => p_2_out,
      p_36_out => p_36_out,
      p_37_out => p_37_out,
      p_38_out => p_38_out,
      p_47_out => p_47_out,
      p_48_out => p_48_out,
      p_49_out => p_49_out,
      p_53_out => p_53_out,
      p_59_out => p_59_out,
      p_61_out => p_61_out,
      p_70_out => p_70_out,
      p_73_out(0) => p_73_out(0),
      p_74_out(2) => p_74_out(15),
      p_74_out(1 downto 0) => p_74_out(1 downto 0),
      p_80_out => p_80_out,
      p_9_out => \I_CMDSTS/p_9_out\,
      prmry_resetn_i_reg(0) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_246\,
      prmtr_update_complete => prmtr_update_complete,
      prmtr_updt_complete_i_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_251\,
      \ptr_ref_i_reg[4]\(4 downto 0) => p_83_out(4 downto 0),
      \reg_module_hsize_reg[15]\(15 downto 0) => s2mm_reg_module_hsize(15 downto 0),
      \reg_module_vsize_reg[12]\(12 downto 0) => s2mm_reg_module_vsize(12 downto 0),
      repeat_frame => repeat_frame,
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(13),
      s2mm_frame_ptr_out(2 downto 0) => \^s2mm_frame_ptr_out\(2 downto 0),
      s2mm_halt => s2mm_halt,
      s2mm_prmry_resetn => s2mm_prmry_resetn,
      sig_halt_cmplt_reg => I_PRMRY_DATAMOVER_n_15,
      \sig_input_addr_reg_reg[31]\(48 downto 17) => p_60_out(63 downto 32),
      \sig_input_addr_reg_reg[31]\(16) => p_60_out(23),
      \sig_input_addr_reg_reg[31]\(15 downto 0) => p_60_out(15 downto 0),
      \wdata_reg[4]\(0) => s2mm_axi2ip_wrdata(4)
    );
\GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I\: entity work.design_1_axi_vdma_0_0_axi_vdma_fsync_gen
     port map (
      E(0) => \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_4\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg\(0) => \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_7\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]\ => \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_43\,
      Q(7 downto 0) => s2mm_irqthresh_status(7 downto 0),
      SR(0) => p_0_in,
      frame_sync_aligned => frame_sync_aligned,
      initial_frame => initial_frame,
      initial_frame_reg => \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_5\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      p_23_out => p_23_out,
      p_24_out => p_24_out,
      p_37_out => p_37_out,
      p_48_out => p_48_out,
      p_49_out => p_49_out,
      p_4_out => p_4_out_0,
      p_74_out(1) => p_74_out(4),
      p_74_out(0) => p_74_out(0),
      prmry_resetn_i_reg => I_AXI_DMA_INTRPT_n_19,
      s2mm_halt => s2mm_halt,
      s2mm_prmry_resetn => s2mm_prmry_resetn
    );
\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I\: entity work.design_1_axi_vdma_0_0_axi_vdma_s2mm_linebuf
     port map (
      D(31 downto 0) => linebuf2dm_s2mm_tdata(31 downto 0),
      DINADIN(4) => p_92_out,
      DINADIN(3 downto 0) => p_91_out(3 downto 0),
      DOUTBDOUT(4) => p_4_out,
      DOUTBDOUT(3 downto 0) => linebuf2dm_s2mm_tkeep(3 downto 0),
      E(0) => \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_4\,
      \GEN_FREE_RUN_MODE.frame_sync_out_reg\(0) => \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_7\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.chnl_ready_reg_0\ => \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_43\,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[2]_0\(0) => done_vsize_counter(0),
      Q(0) => vsize_counter(0),
      SR(0) => p_16_out,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => p_0_out,
      p_23_out => p_23_out,
      p_2_out => p_2_out,
      p_3_out => p_3_out,
      p_89_out => p_89_out,
      p_8_out => p_8_out,
      p_90_out(31 downto 0) => p_90_out(31 downto 0),
      s2mm_axis_resetn => s2mm_axis_resetn,
      s2mm_halt => s2mm_halt,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_valid0 => s_valid0,
      sig_m_valid_out_reg => \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_46\,
      \sig_mssa_index_reg_out_reg[1]\(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out\(1 downto 0),
      sig_s_ready_dup3_reg => I_PRMRY_DATAMOVER_n_4,
      sig_s_ready_out_reg => dm2linebuf_s2mm_tready,
      \sig_strb_skid_reg_reg[1]\ => I_PRMRY_DATAMOVER_n_9,
      \sig_strb_skid_reg_reg[2]\ => I_PRMRY_DATAMOVER_n_10,
      srst_full_ff_i => \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/srst_full_ff_i\,
      \vsize_vid_reg[0]\(0) => p_1_in(0),
      \vsize_vid_reg[0]_0\(0) => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_26\,
      \vsize_vid_reg[12]\(11 downto 0) => p_51_out(12 downto 1)
    );
\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I\: entity work.design_1_axi_vdma_0_0_axi_vdma_reg_module
     port map (
      D(31 downto 0) => s2mm_axi2ip_wrdata(31 downto 0),
      E(0) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71\,
      \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_72\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\(0) => p_4_out_1,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_65\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_174\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_195\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[10]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_242\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[11]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_241\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_179\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[13]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[16]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_180\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[17]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_181\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[18]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_182\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[19]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_183\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[1]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_175\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_184\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[21]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_185\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[22]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_186\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_187\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[24]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_188\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[25]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_189\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[26]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_190\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[27]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_191\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_192\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28]_0\(4 downto 0) => p_82_out(4 downto 0),
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[29]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_193\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[2]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_176\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[30]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_194\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_77\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[3]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_177\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_244\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[8]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_178\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[9]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_243\,
      \GEN_MIN_FOR_SYNC.sft_rst_dly15_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_245\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_251\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0) => \s2mm_reg_module_strt_addr[0]\(31 downto 0),
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(31 downto 0) => \s2mm_reg_module_strt_addr[1]\(31 downto 0),
      \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(31 downto 0) => \s2mm_reg_module_strt_addr[2]\(31 downto 0),
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_248\,
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\(0) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_246\,
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4 downto 0) => p_83_out(4 downto 0),
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(4 downto 0) => p_33_out(4 downto 0),
      Q(2) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68\,
      Q(1) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_69\,
      Q(0) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_70\,
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_54\,
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56\,
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_1\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57\,
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_2\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60\,
      SR(0) => p_0_in,
      SS(0) => AXI_LITE_REG_INTERFACE_I_n_83,
      \axi2ip_rdaddr_captured_reg[3]\ => AXI_LITE_REG_INTERFACE_I_n_77,
      \axi2ip_rdaddr_captured_reg[4]\(2 downto 0) => s2mm_axi2ip_rdaddr(4 downto 2),
      \axi2ip_rdaddr_captured_reg[4]_0\ => AXI_LITE_REG_INTERFACE_I_n_82,
      \axi2ip_rdaddr_captured_reg[7]\ => AXI_LITE_REG_INTERFACE_I_n_81,
      \axi2ip_wraddr_captured_reg[4]\ => AXI_LITE_REG_INTERFACE_I_n_84,
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_delay_zero => ch2_delay_zero,
      ch2_dly_irq_set => s2mm_dly_irq_set,
      decerr_i_reg => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_54\,
      dma_err => dma_err,
      err_d1_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61\,
      err_d1_reg_0(2 downto 0) => dma_irq_mask_i(3 downto 1),
      err_irq_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_76\,
      halt_reset => \GEN_RESET_FOR_S2MM.RESET_I/halt_reset\,
      halted_clr_reg => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_51\,
      \hsize_vid_reg[15]\(15 downto 0) => s2mm_reg_module_hsize(15 downto 0),
      in0(28) => AXI_LITE_REG_INTERFACE_I_n_48,
      in0(27) => AXI_LITE_REG_INTERFACE_I_n_49,
      in0(26) => AXI_LITE_REG_INTERFACE_I_n_50,
      in0(25) => AXI_LITE_REG_INTERFACE_I_n_51,
      in0(24) => AXI_LITE_REG_INTERFACE_I_n_52,
      in0(23) => AXI_LITE_REG_INTERFACE_I_n_53,
      in0(22) => AXI_LITE_REG_INTERFACE_I_n_54,
      in0(21) => AXI_LITE_REG_INTERFACE_I_n_55,
      in0(20) => AXI_LITE_REG_INTERFACE_I_n_56,
      in0(19) => AXI_LITE_REG_INTERFACE_I_n_57,
      in0(18) => AXI_LITE_REG_INTERFACE_I_n_58,
      in0(17) => AXI_LITE_REG_INTERFACE_I_n_59,
      in0(16) => AXI_LITE_REG_INTERFACE_I_n_60,
      in0(15) => AXI_LITE_REG_INTERFACE_I_n_61,
      in0(14) => AXI_LITE_REG_INTERFACE_I_n_62,
      in0(13) => AXI_LITE_REG_INTERFACE_I_n_63,
      in0(12) => AXI_LITE_REG_INTERFACE_I_n_64,
      in0(11) => AXI_LITE_REG_INTERFACE_I_n_65,
      in0(10) => AXI_LITE_REG_INTERFACE_I_n_66,
      in0(9) => AXI_LITE_REG_INTERFACE_I_n_67,
      in0(8) => AXI_LITE_REG_INTERFACE_I_n_68,
      in0(7) => AXI_LITE_REG_INTERFACE_I_n_69,
      in0(6) => AXI_LITE_REG_INTERFACE_I_n_70,
      in0(5) => AXI_LITE_REG_INTERFACE_I_n_71,
      in0(4) => AXI_LITE_REG_INTERFACE_I_n_72,
      in0(3) => AXI_LITE_REG_INTERFACE_I_n_73,
      in0(2) => AXI_LITE_REG_INTERFACE_I_n_74,
      in0(1) => AXI_LITE_REG_INTERFACE_I_n_75,
      in0(0) => AXI_LITE_REG_INTERFACE_I_n_76,
      initial_frame => initial_frame,
      initial_frame0 => initial_frame0,
      ioc_irq_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      \out\(31 downto 0) => p_84_out(31 downto 0),
      p_15_out => p_15_out,
      p_24_out => p_24_out,
      p_36_out => p_36_out,
      p_38_out => p_38_out,
      p_47_out => p_47_out,
      p_49_out => p_49_out,
      p_53_out => p_53_out,
      p_6_out => p_6_out,
      p_70_out => p_70_out,
      p_73_out(0) => p_73_out(0),
      p_74_out(19 downto 3) => p_74_out(31 downto 15),
      p_74_out(2) => p_74_out(4),
      p_74_out(1 downto 0) => p_74_out(1 downto 0),
      p_76_out => p_76_out,
      p_7_out => \I_DMA_REGISTER/p_7_out\,
      p_80_out => p_80_out,
      p_8_out => \I_DMA_REGISTER/p_8_out\,
      prmry_resetn_i_reg => s2mm_prmry_resetn,
      prmtr_update_complete => prmtr_update_complete,
      repeat_frame => repeat_frame,
      s2mm_axi2ip_wrce(9 downto 4) => s2mm_axi2ip_wrce(45 downto 40),
      s2mm_axi2ip_wrce(3) => s2mm_axi2ip_wrce(15),
      s2mm_axi2ip_wrce(2 downto 1) => s2mm_axi2ip_wrce(13 downto 12),
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(10),
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_introut => s2mm_introut,
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_soft_reset_clr => s2mm_soft_reset_clr,
      s_soft_reset_i0 => \GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0\,
      slverr_i_reg => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_53\,
      \stride_vid_reg[15]\(15 downto 0) => s2mm_reg_module_stride(15 downto 0),
      \vsize_vid_reg[12]\(12 downto 0) => s2mm_reg_module_vsize(12 downto 0),
      \wdata_reg[12]\ => AXI_LITE_REG_INTERFACE_I_n_86,
      \wdata_reg[13]\ => AXI_LITE_REG_INTERFACE_I_n_87,
      \wdata_reg[15]\ => AXI_LITE_REG_INTERFACE_I_n_88,
      \wdata_reg[2]\ => AXI_LITE_REG_INTERFACE_I_n_3,
      \wdata_reg[4]\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_52\,
      \wdata_reg[4]_0\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_55\,
      \wdata_reg[8]\ => AXI_LITE_REG_INTERFACE_I_n_85
    );
\GEN_SPRT_FOR_S2MM.S2MM_SOF_I\: entity work.design_1_axi_vdma_0_0_axi_vdma_sof_gen
     port map (
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_SOF_I_n_1\,
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      \out\ => s2mm_axis_resetn,
      p_15_out => p_15_out,
      p_23_out => p_23_out,
      p_53_out => p_53_out,
      prmry_resetn_i_reg => I_RST_MODULE_n_13,
      prmry_resetn_i_reg_0 => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_65\,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_valid0 => s_valid0
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
I_AXI_DMA_INTRPT: entity work.design_1_axi_vdma_0_0_axi_vdma_intrpt
     port map (
      E(0) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71\,
      \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\ => I_AXI_DMA_INTRPT_n_19,
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0\(7 downto 0) => s2mm_irqthresh_status(7 downto 0),
      \MASTER_MODE_FRAME_CNT.tstvect_fsync_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_SOF_I_n_1\,
      Q(7 downto 0) => s2mm_irqdelay_status(7 downto 0),
      SR(0) => p_4_out_1,
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_delay_zero => ch2_delay_zero,
      ch2_dly_irq_set => s2mm_dly_irq_set,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      \out\ => s2mm_prmry_resetn,
      p_15_out => p_15_out,
      p_4_out => p_4_out_0,
      p_53_out => p_53_out,
      p_6_out => p_6_out,
      p_74_out(15 downto 0) => p_74_out(31 downto 16),
      p_76_out => p_76_out,
      prmry_resetn_i_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_65\,
      prmry_resetn_i_reg_0(0) => p_0_in,
      s2mm_ioc_irq_set => s2mm_ioc_irq_set
    );
I_PRMRY_DATAMOVER: entity work.design_1_axi_vdma_0_0_axi_datamover
     port map (
      D(31 downto 0) => linebuf2dm_s2mm_tdata(31 downto 0),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out\(1 downto 0),
      DIE(1) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_dre2ibtt_tlast_reg\,
      DIE(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr\(8),
      DIF(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_dre2ibtt_eop_reg\,
      DOUTBDOUT(4) => p_4_out,
      DOUTBDOUT(3 downto 0) => linebuf2dm_s2mm_tkeep(3 downto 0),
      E(0) => I_PRMRY_DATAMOVER_n_11,
      Q(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\,
      cmnd_wr => cmnd_wr,
      datamover_idle => \I_STS_MNGR/datamover_idle\,
      datamover_idle_reg => I_PRMRY_DATAMOVER_n_15,
      decerr_i_reg => I_PRMRY_DATAMOVER_n_28,
      dma_err => dma_err,
      empty_fwft_i_reg => p_0_out,
      \gcc0.gc0.count_reg[2]\(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out\,
      \gpr1.dout_i_reg[1]\(7 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr\(7 downto 0),
      \gpr1.dout_i_reg[1]_0\(2 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(2 downto 0),
      \gpr1.dout_i_reg[1]_1\(2 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_11_out\(2 downto 0),
      halt_i_reg => I_RST_MODULE_n_14,
      \hsize_vid_reg[15]\(15 downto 0) => crnt_hsize(15 downto 0),
      \in\(48 downto 17) => p_60_out(63 downto 32),
      \in\(16) => p_60_out(23),
      \in\(15 downto 0) => p_60_out(15 downto 0),
      interr_i_reg => I_PRMRY_DATAMOVER_n_30,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(1 downto 0) => m_axi_s2mm_awburst(1 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(2 downto 0) => m_axi_s2mm_awsize(2 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(31 downto 0) => m_axi_s2mm_wdata(31 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(3 downto 0) => m_axi_s2mm_wstrb(3 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      \out\ => dm2linebuf_s2mm_tready,
      p_12_out => \I_CMDSTS/p_12_out\,
      p_3_out => p_3_out,
      p_59_out => p_59_out,
      p_61_out => p_61_out,
      p_74_out(0) => p_74_out(0),
      p_80_out => p_80_out,
      p_9_out => \I_CMDSTS/p_9_out\,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s_soft_reset_i_reg => s2mm_dm_prmry_resetn,
      \sig_byte_cntr_reg[1]\(10) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_11\,
      \sig_byte_cntr_reg[1]\(9) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_8\,
      \sig_byte_cntr_reg[1]\(8) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_9\,
      \sig_byte_cntr_reg[1]\(7) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_6\,
      \sig_byte_cntr_reg[1]\(6) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_7\,
      \sig_byte_cntr_reg[1]\(5) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_4\,
      \sig_byte_cntr_reg[1]\(4) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_5\,
      \sig_byte_cntr_reg[1]\(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_2\,
      \sig_byte_cntr_reg[1]\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_3\,
      \sig_byte_cntr_reg[1]\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_0\,
      \sig_byte_cntr_reg[1]\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_1\,
      \sig_mssa_index_reg_out_reg[0]\ => I_PRMRY_DATAMOVER_n_10,
      \sig_mssa_index_reg_out_reg[1]\ => I_PRMRY_DATAMOVER_n_9,
      sig_rst2all_stop_request => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request\,
      \sig_strb_reg_out_reg[3]\ => I_PRMRY_DATAMOVER_n_4,
      slverr_i_reg => I_PRMRY_DATAMOVER_n_29,
      wr_rst_reg_reg => \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_46\
    );
I_RST_MODULE: entity work.design_1_axi_vdma_0_0_axi_vdma_rst_module
     port map (
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]\(0) => p_0_in,
      \GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12]\(0) => p_16_out,
      SR(0) => p_0_in_2,
      axi_resetn => axi_resetn,
      \cmnds_queued_reg[7]\(0) => I_RST_MODULE_n_12,
      dma_err => dma_err,
      halt_reset => \GEN_RESET_FOR_S2MM.RESET_I/halt_reset\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => s2mm_prmry_resetn,
      p_23_out => p_23_out,
      p_36_out => p_36_out,
      p_38_out => p_38_out,
      p_3_out => p_3_out,
      p_74_out(0) => p_74_out(0),
      p_80_out => p_80_out,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_soft_reset_clr => s2mm_soft_reset_clr,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_resetn => s_axi_lite_resetn,
      s_axis_fifo_ainit_nosync => s_axis_fifo_ainit_nosync,
      s_soft_reset_i0 => \GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0\,
      s_valid_reg => I_RST_MODULE_n_13,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => s2mm_dm_prmry_resetn,
      sig_rst2all_stop_request => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_s_h_halt_reg_reg => I_RST_MODULE_n_14,
      srst_full_ff_i => \GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/srst_full_ff_i\,
      sts_tready_reg => s2mm_axis_resetn
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0 is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s2mm_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s2mm_introut : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_axi_vdma_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_axi_vdma_0_0 : entity is "design_1_axi_vdma_0_0,axi_vdma,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_axi_vdma_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of design_1_axi_vdma_0_0 : entity is "axi_vdma,Vivado 2016.3_sdx";
end design_1_axi_vdma_0_0;

architecture STRUCTURE of design_1_axi_vdma_0_0 is
  signal NLW_U0_m_axi_mm2s_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_mm2s_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_mm2s_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_mm2s_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_buffer_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_fsync_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_introut_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_prmtr_update_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_buffer_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_buffer_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_fsync_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_prmtr_update_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_vdma_tstvec_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_mm2s_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_mm2s_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_mm2s_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_mm2s_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_mm2s_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_mm2s_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_sg_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_sg_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axis_mm2s_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axis_mm2s_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_mm2s_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_mm2s_frame_ptr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of U0 : label is 125;
  attribute C_DYNAMIC_RESOLUTION : integer;
  attribute C_DYNAMIC_RESOLUTION of U0 : label is 1;
  attribute C_ENABLE_DEBUG_ALL : integer;
  attribute C_ENABLE_DEBUG_ALL of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_0 : integer;
  attribute C_ENABLE_DEBUG_INFO_0 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_1 : integer;
  attribute C_ENABLE_DEBUG_INFO_1 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_10 : integer;
  attribute C_ENABLE_DEBUG_INFO_10 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_11 : integer;
  attribute C_ENABLE_DEBUG_INFO_11 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_12 : integer;
  attribute C_ENABLE_DEBUG_INFO_12 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_13 : integer;
  attribute C_ENABLE_DEBUG_INFO_13 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_14 : integer;
  attribute C_ENABLE_DEBUG_INFO_14 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_15 : integer;
  attribute C_ENABLE_DEBUG_INFO_15 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_2 : integer;
  attribute C_ENABLE_DEBUG_INFO_2 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_3 : integer;
  attribute C_ENABLE_DEBUG_INFO_3 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_4 : integer;
  attribute C_ENABLE_DEBUG_INFO_4 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_5 : integer;
  attribute C_ENABLE_DEBUG_INFO_5 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_6 : integer;
  attribute C_ENABLE_DEBUG_INFO_6 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_7 : integer;
  attribute C_ENABLE_DEBUG_INFO_7 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_8 : integer;
  attribute C_ENABLE_DEBUG_INFO_8 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_9 : integer;
  attribute C_ENABLE_DEBUG_INFO_9 of U0 : label is 0;
  attribute C_ENABLE_VIDPRMTR_READS : integer;
  attribute C_ENABLE_VIDPRMTR_READS of U0 : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FLUSH_ON_FSYNC : integer;
  attribute C_FLUSH_ON_FSYNC of U0 : label is 1;
  attribute C_INCLUDE_INTERNAL_GENLOCK : integer;
  attribute C_INCLUDE_INTERNAL_GENLOCK of U0 : label is 1;
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of U0 : label is 0;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of U0 : label is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of U0 : label is 0;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of U0 : label is 1;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of U0 : label is 1;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of U0 : label is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of U0 : label is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "axi_vdma";
  attribute C_MM2S_GENLOCK_MODE : integer;
  attribute C_MM2S_GENLOCK_MODE of U0 : label is 0;
  attribute C_MM2S_GENLOCK_NUM_MASTERS : integer;
  attribute C_MM2S_GENLOCK_NUM_MASTERS of U0 : label is 1;
  attribute C_MM2S_GENLOCK_REPEAT_EN : integer;
  attribute C_MM2S_GENLOCK_REPEAT_EN of U0 : label is 0;
  attribute C_MM2S_LINEBUFFER_DEPTH : integer;
  attribute C_MM2S_LINEBUFFER_DEPTH of U0 : label is 512;
  attribute C_MM2S_LINEBUFFER_THRESH : integer;
  attribute C_MM2S_LINEBUFFER_THRESH of U0 : label is 4;
  attribute C_MM2S_MAX_BURST_LENGTH : integer;
  attribute C_MM2S_MAX_BURST_LENGTH of U0 : label is 8;
  attribute C_MM2S_SOF_ENABLE : integer;
  attribute C_MM2S_SOF_ENABLE of U0 : label is 1;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of U0 : label is 32;
  attribute C_M_AXIS_MM2S_TUSER_BITS : integer;
  attribute C_M_AXIS_MM2S_TUSER_BITS of U0 : label is 1;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of U0 : label is 64;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of U0 : label is 32;
  attribute C_NUM_FSTORES : integer;
  attribute C_NUM_FSTORES of U0 : label is 3;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of U0 : label is 0;
  attribute C_S2MM_GENLOCK_MODE : integer;
  attribute C_S2MM_GENLOCK_MODE of U0 : label is 0;
  attribute C_S2MM_GENLOCK_NUM_MASTERS : integer;
  attribute C_S2MM_GENLOCK_NUM_MASTERS of U0 : label is 1;
  attribute C_S2MM_GENLOCK_REPEAT_EN : integer;
  attribute C_S2MM_GENLOCK_REPEAT_EN of U0 : label is 1;
  attribute C_S2MM_LINEBUFFER_DEPTH : integer;
  attribute C_S2MM_LINEBUFFER_DEPTH of U0 : label is 2048;
  attribute C_S2MM_LINEBUFFER_THRESH : integer;
  attribute C_S2MM_LINEBUFFER_THRESH of U0 : label is 4;
  attribute C_S2MM_MAX_BURST_LENGTH : integer;
  attribute C_S2MM_MAX_BURST_LENGTH of U0 : label is 64;
  attribute C_S2MM_SOF_ENABLE : integer;
  attribute C_S2MM_SOF_ENABLE of U0 : label is 1;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of U0 : label is 24;
  attribute C_S_AXIS_S2MM_TUSER_BITS : integer;
  attribute C_S_AXIS_S2MM_TUSER_BITS of U0 : label is 1;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of U0 : label is 9;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of U0 : label is 32;
  attribute C_USE_FSYNC : integer;
  attribute C_USE_FSYNC of U0 : label is 1;
  attribute C_USE_MM2S_FSYNC : integer;
  attribute C_USE_MM2S_FSYNC of U0 : label is 0;
  attribute C_USE_S2MM_FSYNC : integer;
  attribute C_USE_S2MM_FSYNC of U0 : label is 0;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute ip_group : string;
  attribute ip_group of U0 : label is "LOGICORE";
  attribute iptype : string;
  attribute iptype of U0 : label is "PERIPHERAL";
  attribute run_ngcbuild : string;
  attribute run_ngcbuild of U0 : label is "TRUE";
begin
U0: entity work.design_1_axi_vdma_0_0_axi_vdma
     port map (
      axi_resetn => axi_resetn,
      axi_vdma_tstvec(63 downto 0) => NLW_U0_axi_vdma_tstvec_UNCONNECTED(63 downto 0),
      m_axi_mm2s_aclk => '0',
      m_axi_mm2s_araddr(31 downto 0) => NLW_U0_m_axi_mm2s_araddr_UNCONNECTED(31 downto 0),
      m_axi_mm2s_arburst(1 downto 0) => NLW_U0_m_axi_mm2s_arburst_UNCONNECTED(1 downto 0),
      m_axi_mm2s_arcache(3 downto 0) => NLW_U0_m_axi_mm2s_arcache_UNCONNECTED(3 downto 0),
      m_axi_mm2s_arlen(7 downto 0) => NLW_U0_m_axi_mm2s_arlen_UNCONNECTED(7 downto 0),
      m_axi_mm2s_arprot(2 downto 0) => NLW_U0_m_axi_mm2s_arprot_UNCONNECTED(2 downto 0),
      m_axi_mm2s_arready => '0',
      m_axi_mm2s_arsize(2 downto 0) => NLW_U0_m_axi_mm2s_arsize_UNCONNECTED(2 downto 0),
      m_axi_mm2s_arvalid => NLW_U0_m_axi_mm2s_arvalid_UNCONNECTED,
      m_axi_mm2s_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_mm2s_rlast => '0',
      m_axi_mm2s_rready => NLW_U0_m_axi_mm2s_rready_UNCONNECTED,
      m_axi_mm2s_rresp(1 downto 0) => B"00",
      m_axi_mm2s_rvalid => '0',
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(1 downto 0) => m_axi_s2mm_awburst(1 downto 0),
      m_axi_s2mm_awcache(3 downto 0) => m_axi_s2mm_awcache(3 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awprot(2 downto 0) => m_axi_s2mm_awprot(2 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(2 downto 0) => m_axi_s2mm_awsize(2 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(31 downto 0) => m_axi_s2mm_wdata(31 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(3 downto 0) => m_axi_s2mm_wstrb(3 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axi_sg_aclk => '0',
      m_axi_sg_araddr(31 downto 0) => NLW_U0_m_axi_sg_araddr_UNCONNECTED(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => NLW_U0_m_axi_sg_arburst_UNCONNECTED(1 downto 0),
      m_axi_sg_arcache(3 downto 0) => NLW_U0_m_axi_sg_arcache_UNCONNECTED(3 downto 0),
      m_axi_sg_arlen(7 downto 0) => NLW_U0_m_axi_sg_arlen_UNCONNECTED(7 downto 0),
      m_axi_sg_arprot(2 downto 0) => NLW_U0_m_axi_sg_arprot_UNCONNECTED(2 downto 0),
      m_axi_sg_arready => '0',
      m_axi_sg_arsize(2 downto 0) => NLW_U0_m_axi_sg_arsize_UNCONNECTED(2 downto 0),
      m_axi_sg_arvalid => NLW_U0_m_axi_sg_arvalid_UNCONNECTED,
      m_axi_sg_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_sg_rlast => '0',
      m_axi_sg_rready => NLW_U0_m_axi_sg_rready_UNCONNECTED,
      m_axi_sg_rresp(1 downto 0) => B"00",
      m_axi_sg_rvalid => '0',
      m_axis_mm2s_aclk => '0',
      m_axis_mm2s_tdata(31 downto 0) => NLW_U0_m_axis_mm2s_tdata_UNCONNECTED(31 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => NLW_U0_m_axis_mm2s_tkeep_UNCONNECTED(3 downto 0),
      m_axis_mm2s_tlast => NLW_U0_m_axis_mm2s_tlast_UNCONNECTED,
      m_axis_mm2s_tready => '0',
      m_axis_mm2s_tuser(0) => NLW_U0_m_axis_mm2s_tuser_UNCONNECTED(0),
      m_axis_mm2s_tvalid => NLW_U0_m_axis_mm2s_tvalid_UNCONNECTED,
      mm2s_buffer_almost_empty => NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED,
      mm2s_buffer_empty => NLW_U0_mm2s_buffer_empty_UNCONNECTED,
      mm2s_frame_ptr_in(5 downto 0) => B"000000",
      mm2s_frame_ptr_out(5 downto 0) => NLW_U0_mm2s_frame_ptr_out_UNCONNECTED(5 downto 0),
      mm2s_fsync => '0',
      mm2s_fsync_out => NLW_U0_mm2s_fsync_out_UNCONNECTED,
      mm2s_introut => NLW_U0_mm2s_introut_UNCONNECTED,
      mm2s_prmry_reset_out_n => NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED,
      mm2s_prmtr_update => NLW_U0_mm2s_prmtr_update_UNCONNECTED,
      s2mm_buffer_almost_full => NLW_U0_s2mm_buffer_almost_full_UNCONNECTED,
      s2mm_buffer_full => NLW_U0_s2mm_buffer_full_UNCONNECTED,
      s2mm_frame_ptr_in(5 downto 0) => B"000000",
      s2mm_frame_ptr_out(5 downto 0) => s2mm_frame_ptr_out(5 downto 0),
      s2mm_fsync => '0',
      s2mm_fsync_out => NLW_U0_s2mm_fsync_out_UNCONNECTED,
      s2mm_introut => s2mm_introut,
      s2mm_prmry_reset_out_n => NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED,
      s2mm_prmtr_update => NLW_U0_s2mm_prmtr_update_UNCONNECTED,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(8 downto 0) => s_axi_lite_araddr(8 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(8 downto 0) => s_axi_lite_awaddr(8 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => s_axi_lite_bresp(1 downto 0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1 downto 0) => s_axi_lite_rresp(1 downto 0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tdata(23 downto 0) => s_axis_s2mm_tdata(23 downto 0),
      s_axis_s2mm_tkeep(2 downto 0) => s_axis_s2mm_tkeep(2 downto 0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tuser(0) => s_axis_s2mm_tuser(0),
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid
    );
end STRUCTURE;
