<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M471M/R1/S BSP: StdDriver/inc/spi.h File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M471M/R1/S BSP<span id="projectnumber">&#160;V3.02.000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M471M/R1/S</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_0d398eaf8b2db165a9197a6619ec9f0e.html">StdDriver</a></li><li class="navelem"><a class="el" href="../../dir_727df3ff8d6c08f79694ae8f401a0b8b.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">spi.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>M471M/R1/S SPI driver header file.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="../../d6/d7f/_nu_micro_8h_source.html">NuMicro.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for spi.h:</div>
<div class="dyncontent">
<div class="center"><img src="../../d9/d6b/spi_8h__incl.png" border="0" usemap="#a_std_driver_2inc_2spi_8h" alt=""/></div>
<map name="a_std_driver_2inc_2spi_8h" id="a_std_driver_2inc_2spi_8h">
<area shape="rect" title="M471M/R1/S SPI driver header file." alt="" coords="942,5,1069,32"/>
<area shape="rect" href="../../d6/d7f/_nu_micro_8h.html" title="NuMicro peripheral access layer header file." alt="" coords="1005,80,1086,107"/>
<area shape="rect" href="../../d4/d15/_m471_m___r1___s_8h.html" title=" " alt="" coords="909,155,1024,181"/>
<area shape="rect" title=" " alt="" coords="80,229,171,256"/>
<area shape="rect" href="../../d7/d54/system___m471_m___r1___s_8h.html" title=" " alt="" coords="245,229,411,256"/>
<area shape="rect" title=" " alt="" coords="235,304,301,331"/>
<area shape="rect" href="../../d9/d87/sys_8h.html" title="M471M/R1/S SYS Header File." alt="" coords="435,229,490,256"/>
<area shape="rect" href="../../d3/d89/clk_8h.html" title="M471M/R1/S CLK Header File." alt="" coords="515,229,565,256"/>
<area shape="rect" href="../../d6/d7c/gpio_8h.html" title="M471M/R1/S GPIO driver header file." alt="" coords="590,229,647,256"/>
<area shape="rect" href="../../d5/daf/i2c_8h.html" title="M471M/R1/S I2C Driver Header File." alt="" coords="5,229,56,256"/>
<area shape="rect" href="../../dc/de6/crc_8h.html" title="M471M/R1/S CRC driver header file." alt="" coords="672,229,723,256"/>
<area shape="rect" href="../../da/d96/ebi_8h.html" title="M471M/R1/S EBI driver header file." alt="" coords="747,229,797,256"/>
<area shape="rect" href="../../dc/d1b/rtc_8h.html" title="M471M/R1/S RTC driver header file." alt="" coords="821,229,869,256"/>
<area shape="rect" href="../../d5/dd0/timer_8h.html" title="M471M/R1/S Timer driver header file." alt="" coords="894,229,957,256"/>
<area shape="rect" href="../../d0/de2/wdt_8h.html" title="M471M/R1/S WDT driver header file." alt="" coords="981,229,1035,256"/>
<area shape="rect" href="../../dd/d09/wwdt_8h.html" title="M471M/R1/S WWDT driver header file." alt="" coords="1059,229,1122,256"/>
<area shape="rect" href="../../d9/d50/sc_8h.html" title="M471M/R1/S Smartcard (SC) driver header file." alt="" coords="1146,229,1193,256"/>
<area shape="rect" href="../../dc/d0b/scuart_8h.html" title="M471M/R1/S Smartcard UART mode (SCUART) driver header file." alt="" coords="1217,229,1287,256"/>
<area shape="rect" href="../../da/da5/eadc_8h.html" title="M471M/R1/S EADC driver header file." alt="" coords="1649,229,1711,256"/>
<area shape="rect" href="../../da/ddf/usbd_8h.html" title="M471M/R1/S Timer USBD driver header file." alt="" coords="1311,229,1372,256"/>
<area shape="rect" href="../../dc/d00/fmc_8h.html" title="M471M/R1/S Flash Memory Controller Driver Header File." alt="" coords="1735,229,1790,256"/>
<area shape="rect" href="../../d2/d86/uart_8h.html" title="M471M/R1/S UART driver header file." alt="" coords="1397,229,1451,256"/>
<area shape="rect" href="../../d6/db9/pwm_8h.html" title="M471M/R1/S PWM driver header file." alt="" coords="1475,229,1535,256"/>
<area shape="rect" href="../../d1/d47/pdma_8h.html" title="M471M/R1/S PDMA driver header file." alt="" coords="1559,229,1625,256"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="../../d9/da0/spi_8h__dep__incl.png" border="0" usemap="#a_std_driver_2inc_2spi_8hdep" alt=""/></div>
<map name="a_std_driver_2inc_2spi_8hdep" id="a_std_driver_2inc_2spi_8hdep">
<area shape="rect" title="M471M/R1/S SPI driver header file." alt="" coords="387,5,514,32"/>
<area shape="rect" href="../../d4/d15/_m471_m___r1___s_8h.html" title=" " alt="" coords="280,80,483,121"/>
<area shape="rect" href="../../d6/d7f/_nu_micro_8h.html" title="NuMicro peripheral access layer header file." alt="" coords="3145,169,3314,211"/>
<area shape="rect" href="../../db/dbe/system___m471_m___r1___s_8c.html" title="CMSIS Cortex&#45;M4 Core Peripheral Access Layer Source File for M471M/R1/S." alt="" coords="4431,259,4633,315"/>
<area shape="rect" href="../../d8/de4/sclib_8h.html" title="Smartcard library header file." alt="" coords="4657,266,4801,307"/>
<area shape="rect" href="../../da/da5/eadc_8h.html" title="M471M/R1/S EADC driver header file." alt="" coords="312,273,451,300"/>
<area shape="rect" href="../../dc/d00/fmc_8h.html" title="M471M/R1/S Flash Memory Controller Driver Header File." alt="" coords="5,273,136,300"/>
<area shape="rect" href="../../d5/daf/i2c_8h.html" title="M471M/R1/S I2C Driver Header File." alt="" coords="161,273,287,300"/>
<area shape="rect" href="../../de/da0/clk_8c.html" title="M471M/R1/S CLK driver source file." alt="" coords="4825,273,4953,300"/>
<area shape="rect" href="../../d8/d13/crc_8c.html" title="M471M/R1/S CRC driver source file." alt="" coords="4978,273,5107,300"/>
<area shape="rect" href="../../d2/d01/eadc_8c.html" title="M471M/R1/S EADC driver source file." alt="" coords="5132,273,5271,300"/>
<area shape="rect" href="../../d1/d7e/ebi_8c.html" title="M471M/R1/S EBI driver source file." alt="" coords="5295,273,5423,300"/>
<area shape="rect" href="../../d0/dbc/fmc_8c.html" title="M471M/R1/S FMC driver source file." alt="" coords="5447,273,5579,300"/>
<area shape="rect" href="../../d8/da0/gpio_8c.html" title="M471M/R1/S GPIO driver source file." alt="" coords="5603,273,5738,300"/>
<area shape="rect" href="../../d9/dcb/i2c_8c.html" title="M471M/R1/S I2C driver source file." alt="" coords="5763,273,5891,300"/>
<area shape="rect" href="../../d2/d14/pdma_8c.html" title="M471M/R1/S PDMA driver source file." alt="" coords="5915,273,6058,300"/>
<area shape="rect" href="../../de/d5c/pwm_8c.html" title="M471M/R1/S PWM driver source file." alt="" coords="6083,273,6221,300"/>
<area shape="rect" href="../../d3/d3d/retarget_8c.html" title="M471M/R1/S Debug Port and Semihost Setting Source File." alt="" coords="6245,273,6400,300"/>
<area shape="rect" href="../../d4/dcc/rtc_8c.html" title="M471M/R1/S RTC driver source file." alt="" coords="475,273,602,300"/>
<area shape="rect" href="../../df/d60/sc_8c.html" title="M471M/R1/S Smartcard(SC) driver source file." alt="" coords="627,273,752,300"/>
<area shape="rect" href="../../df/d4a/scuart_8c.html" title="M471M/R1/S Smartcard UART mode (SCUART) driver source file." alt="" coords="776,273,923,300"/>
<area shape="rect" href="../../da/d00/spi_8c.html" title="M471M/R1/S SPI driver source file." alt="" coords="947,273,1075,300"/>
<area shape="rect" href="../../d8/d91/sys_8c.html" title="M471M/R1/S SYS driver source file." alt="" coords="1099,273,1231,300"/>
<area shape="rect" href="../../df/d41/timer_8c.html" title="M471M/R1/S Timer driver source file." alt="" coords="1255,273,1395,300"/>
<area shape="rect" href="../../d1/d87/uart_8c.html" title="M471M/R1/S UART driver source file." alt="" coords="1420,273,1553,300"/>
<area shape="rect" href="../../dc/dd9/usbd_8c.html" title="M471M/R1/S Timer USBD driver source file." alt="" coords="1577,273,1716,300"/>
<area shape="rect" href="../../db/d1a/wdt_8c.html" title="M471M/R1/S WDT driver source file." alt="" coords="1740,273,1871,300"/>
<area shape="rect" href="../../d9/d90/wwdt_8c.html" title="M471M/R1/S WWDT driver source file." alt="" coords="1895,273,2035,300"/>
<area shape="rect" href="../../de/d60/usbh__cdc_8h.html" title="USB Host CDC(Communication Device Class) driver header file." alt="" coords="2045,437,2187,479"/>
<area shape="rect" href="../../dc/d55/cdc__core_8c.html" title="M471M/R1/S MCU USB Host CDC library core." alt="" coords="1935,527,2073,568"/>
<area shape="rect" href="../../d0/ded/cdc__driver_8c.html" title="M471M/R1/S MCU USB Host CDC driver." alt="" coords="2109,527,2248,568"/>
<area shape="rect" href="../../d6/d3c/cdc__parser_8c.html" title="M471M/R1/S MCU USB Host CDC Class driver." alt="" coords="2296,527,2435,568"/>
<area shape="rect" href="../../d4/dff/usbh__hid_8h.html" title="USB Host HID class driver header file." alt="" coords="2770,437,2913,479"/>
<area shape="rect" href="../../d0/d8a/hid__core_8c.html" title="M471M/R1/S USB Host HID driver." alt="" coords="2563,527,2698,568"/>
<area shape="rect" href="../../d3/d98/hid__driver_8c.html" title="M471M/R1/S MCU USB Host HID driver." alt="" coords="2749,527,2883,568"/>
<area shape="rect" href="../../dc/d92/hid__parser_8c.html" title="M471M/R1/S MCU USB Host HID report descriptor parser." alt="" coords="2959,527,3094,568"/>
<area shape="rect" href="../../dc/d00/usbh__lib_8h.html" title="USB Host library exported header file." alt="" coords="3022,266,3165,307"/>
<area shape="rect" href="../../d3/dcc/usbh__uac_8h.html" title="USB Host UAC class driver header file." alt="" coords="4229,437,4371,479"/>
<area shape="rect" href="../../da/dca/uac__core_8c.html" title=" " alt="" coords="3623,527,3761,568"/>
<area shape="rect" href="../../da/dd9/uac__driver_8c.html" title="M471M/R1/S MCU USB Host Audio Class driver." alt="" coords="4272,527,4411,568"/>
<area shape="rect" href="../../dc/dea/uac__parser_8c.html" title="M471M/R1/S MCU USB Host Audio Class driver." alt="" coords="4516,527,4655,568"/>
<area shape="rect" href="../../dc/d4e/hub_8c.html" title="USB Host library hub class driver." alt="" coords="3293,437,3435,479"/>
<area shape="rect" href="../../da/d0b/mem__alloc_8c.html" title="USB host library memory allocation functions." alt="" coords="3459,437,3602,479"/>
<area shape="rect" href="../../d0/de5/ohci_8c.html" title="USB Host library OHCI (USB 1.1) host controller driver." alt="" coords="3626,437,3769,479"/>
<area shape="rect" href="../../de/d38/usb__core_8c.html" title="USB Host library core." alt="" coords="3793,437,3935,479"/>
<area shape="rect" href="../../de/d13/msc__driver_8c.html" title="Lightweight USB mass storage class driver." alt="" coords="3959,437,4102,479"/>
<area shape="rect" href="../../d2/dc1/msc__xfer_8c.html" title="Lightweight USB mass storage class transfer layer." alt="" coords="4395,437,4538,479"/>
<area shape="rect" href="../../dc/de4/usb_8h.html" title="USB Host library header file." alt="" coords="3131,363,3277,389"/>
</map>
</div>
</div>
<p><a href="../../da/d87/spi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1ec07ad94d5f6276c1c0b41d0550fe52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1ec07ad94d5f6276c1c0b41d0550fe52">SPI_MODE_0</a>&#160;&#160;&#160;(<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#aabe1be930f374e109e21abf9d683d638">SPI_CTL_TXNEG_Msk</a>)</td></tr>
<tr class="separator:ga1ec07ad94d5f6276c1c0b41d0550fe52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2af9f45539491c9753960535dc20fde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf2af9f45539491c9753960535dc20fde">SPI_MODE_1</a>&#160;&#160;&#160;(<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a756a8f3d3a7816036aa74d7ba82e11ce">SPI_CTL_RXNEG_Msk</a>)</td></tr>
<tr class="separator:gaf2af9f45539491c9753960535dc20fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fa3edd8616f8803490c93f09243a612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8fa3edd8616f8803490c93f09243a612">SPI_MODE_2</a>&#160;&#160;&#160;(<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#acec5e35a0dc3155f33e1c87db8805d49">SPI_CTL_CLKPOL_Msk</a> | <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a756a8f3d3a7816036aa74d7ba82e11ce">SPI_CTL_RXNEG_Msk</a>)</td></tr>
<tr class="separator:ga8fa3edd8616f8803490c93f09243a612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a091da9f9011457fe28ab25f64c858d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a091da9f9011457fe28ab25f64c858d">SPI_MODE_3</a>&#160;&#160;&#160;(<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#acec5e35a0dc3155f33e1c87db8805d49">SPI_CTL_CLKPOL_Msk</a> | <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#aabe1be930f374e109e21abf9d683d638">SPI_CTL_TXNEG_Msk</a>)</td></tr>
<tr class="separator:ga6a091da9f9011457fe28ab25f64c858d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943af7f8a98cf5a3f2107ed593215a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga943af7f8a98cf5a3f2107ed593215a4b">SPI_SLAVE</a>&#160;&#160;&#160;(<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a84244b4b7a7afff6ceba71288bd07cfb">SPI_CTL_SLAVE_Msk</a>)</td></tr>
<tr class="separator:ga943af7f8a98cf5a3f2107ed593215a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09a2779c2d141aa6a8f8be6d78fe210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae09a2779c2d141aa6a8f8be6d78fe210">SPI_MASTER</a>&#160;&#160;&#160;(0x0)</td></tr>
<tr class="separator:gae09a2779c2d141aa6a8f8be6d78fe210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81f0aae3c3a2adba06ac3b802b38915a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga81f0aae3c3a2adba06ac3b802b38915a">SPI_SS</a>&#160;&#160;&#160;(<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a15fadef5cf9eb4ea0b30d845f839e279">SPI_SSCTL_SS_Msk</a>)</td></tr>
<tr class="separator:ga81f0aae3c3a2adba06ac3b802b38915a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bfc94771e6451d3c1eaeb0c4fa5838b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8bfc94771e6451d3c1eaeb0c4fa5838b">SPI_SS_ACTIVE_HIGH</a>&#160;&#160;&#160;(<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a06fc0c282f85d41ed22e243e67120abc">SPI_SSCTL_SSACTPOL_Msk</a>)</td></tr>
<tr class="separator:ga8bfc94771e6451d3c1eaeb0c4fa5838b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a2045f4f16d45f92fd22075416a7d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga67a2045f4f16d45f92fd22075416a7d6">SPI_SS_ACTIVE_LOW</a>&#160;&#160;&#160;(0x0)</td></tr>
<tr class="separator:ga67a2045f4f16d45f92fd22075416a7d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7adcc451bbd353a87ae006e65ae5f26d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7adcc451bbd353a87ae006e65ae5f26d">SPI_UNIT_INT_MASK</a>&#160;&#160;&#160;(0x001)</td></tr>
<tr class="separator:ga7adcc451bbd353a87ae006e65ae5f26d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373416a9ff9d78a3a44b196e88530d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga373416a9ff9d78a3a44b196e88530d56">SPI_SSACT_INT_MASK</a>&#160;&#160;&#160;(0x002)</td></tr>
<tr class="separator:ga373416a9ff9d78a3a44b196e88530d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb7e64f2c8c9544b36a141a9f7b2980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5bb7e64f2c8c9544b36a141a9f7b2980">SPI_SSINACT_INT_MASK</a>&#160;&#160;&#160;(0x004)</td></tr>
<tr class="separator:ga5bb7e64f2c8c9544b36a141a9f7b2980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16e7ae67314264b9b402c80ead733eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab16e7ae67314264b9b402c80ead733eb">SPI_SLVUR_INT_MASK</a>&#160;&#160;&#160;(0x008)</td></tr>
<tr class="separator:gab16e7ae67314264b9b402c80ead733eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20656da10a6c589af67a0b2a66285831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga20656da10a6c589af67a0b2a66285831">SPI_SLVBE_INT_MASK</a>&#160;&#160;&#160;(0x010)</td></tr>
<tr class="separator:ga20656da10a6c589af67a0b2a66285831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b4aa2baca60b86dd14bda0ead23f43e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8b4aa2baca60b86dd14bda0ead23f43e">SPI_SLVTO_INT_MASK</a>&#160;&#160;&#160;(0x020)</td></tr>
<tr class="separator:ga8b4aa2baca60b86dd14bda0ead23f43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4010b8b64f3a6759d4e9d23c274766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9c4010b8b64f3a6759d4e9d23c274766">SPI_TXUF_INT_MASK</a>&#160;&#160;&#160;(0x040)</td></tr>
<tr class="separator:ga9c4010b8b64f3a6759d4e9d23c274766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82b24c06e618b2db86a89832b5f815ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga82b24c06e618b2db86a89832b5f815ac">SPI_FIFO_TXTH_INT_MASK</a>&#160;&#160;&#160;(0x080)</td></tr>
<tr class="separator:ga82b24c06e618b2db86a89832b5f815ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b047d6888348d2ee11f82976b35dead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1b047d6888348d2ee11f82976b35dead">SPI_FIFO_RXTH_INT_MASK</a>&#160;&#160;&#160;(0x100)</td></tr>
<tr class="separator:ga1b047d6888348d2ee11f82976b35dead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba5aef0fa99e7498989dba5732b75a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaba5aef0fa99e7498989dba5732b75a1">SPI_FIFO_RXOV_INT_MASK</a>&#160;&#160;&#160;(0x200)</td></tr>
<tr class="separator:gaaba5aef0fa99e7498989dba5732b75a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0781f7afc8e4d9ab2644cd0937d5ee3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0781f7afc8e4d9ab2644cd0937d5ee3c">SPI_FIFO_RXTO_INT_MASK</a>&#160;&#160;&#160;(0x400)</td></tr>
<tr class="separator:ga0781f7afc8e4d9ab2644cd0937d5ee3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb22160df9addadbf101b3314056f6ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabb22160df9addadbf101b3314056f6ad">SPI_BUSY_MASK</a>&#160;&#160;&#160;(0x01)</td></tr>
<tr class="separator:gabb22160df9addadbf101b3314056f6ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c886804dc69080bceee5f50da1cb5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga16c886804dc69080bceee5f50da1cb5c">SPI_RX_EMPTY_MASK</a>&#160;&#160;&#160;(0x02)</td></tr>
<tr class="separator:ga16c886804dc69080bceee5f50da1cb5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf69d03dd35050141788ac8034d14f3b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf69d03dd35050141788ac8034d14f3b1">SPI_RX_FULL_MASK</a>&#160;&#160;&#160;(0x04)</td></tr>
<tr class="separator:gaf69d03dd35050141788ac8034d14f3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ea891bf8449231ee8f69e0ca13a2c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8ea891bf8449231ee8f69e0ca13a2c44">SPI_TX_EMPTY_MASK</a>&#160;&#160;&#160;(0x08)</td></tr>
<tr class="separator:ga8ea891bf8449231ee8f69e0ca13a2c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae81c3aa508944049486c219dec8b50d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae81c3aa508944049486c219dec8b50d1">SPI_TX_FULL_MASK</a>&#160;&#160;&#160;(0x10)</td></tr>
<tr class="separator:gae81c3aa508944049486c219dec8b50d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a940aff92ace0c8bef541a57964ef74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a940aff92ace0c8bef541a57964ef74">SPI_TXRX_RESET_MASK</a>&#160;&#160;&#160;(0x20)</td></tr>
<tr class="separator:ga9a940aff92ace0c8bef541a57964ef74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2fa100853d116f0304a359c4bf2e43f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab2fa100853d116f0304a359c4bf2e43f">SPI_SPIEN_STS_MASK</a>&#160;&#160;&#160;(0x40)</td></tr>
<tr class="separator:gab2fa100853d116f0304a359c4bf2e43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e6cdcac6537c01e895e9c5fd475fe71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d36/group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4e6cdcac6537c01e895e9c5fd475fe71">SPI_SSLINE_STS_MASK</a>&#160;&#160;&#160;(0x80)</td></tr>
<tr class="separator:ga4e6cdcac6537c01e895e9c5fd475fe71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc919e1780ef049f97d3b4def65e05f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafc919e1780ef049f97d3b4def65e05f9">SPI_CLR_UNIT_TRANS_INT_FLAG</a>(spi)&#160;&#160;&#160;((spi)-&gt;STATUS = <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a54b5cf3ce7f0cf4874b824d4d75856df">SPI_STATUS_UNITIF_Msk</a>)</td></tr>
<tr class="memdesc:gafc919e1780ef049f97d3b4def65e05f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the unit transfer interrupt flag.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafc919e1780ef049f97d3b4def65e05f9">More...</a><br /></td></tr>
<tr class="separator:gafc919e1780ef049f97d3b4def65e05f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312aec82fa602a0ac22d24b55b281333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga312aec82fa602a0ac22d24b55b281333">SPI_DISABLE_2BIT_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#aea601a95c2fdeeed842e45625e65abae">SPI_CTL_TWOBIT_Msk</a>)</td></tr>
<tr class="memdesc:ga312aec82fa602a0ac22d24b55b281333"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable 2-bit Transfer mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga312aec82fa602a0ac22d24b55b281333">More...</a><br /></td></tr>
<tr class="separator:ga312aec82fa602a0ac22d24b55b281333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95240de57d0c033276e43bdc5b6b9dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga95240de57d0c033276e43bdc5b6b9dcc">SPI_DISABLE_3WIRE_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;SSCTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ac5146a9e0bf01b86e11b3b1babc08ed0">SPI_SSCTL_SLV3WIRE_Msk</a>)</td></tr>
<tr class="memdesc:ga95240de57d0c033276e43bdc5b6b9dcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Slave 3-wire mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga95240de57d0c033276e43bdc5b6b9dcc">More...</a><br /></td></tr>
<tr class="separator:ga95240de57d0c033276e43bdc5b6b9dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f1d37f34c726d1a88c0eaa2fc891078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8f1d37f34c726d1a88c0eaa2fc891078">SPI_DISABLE_DUAL_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab08e47679c5c85c34a146a2efe39fc2b">SPI_CTL_DUALIOEN_Msk</a>)</td></tr>
<tr class="memdesc:ga8f1d37f34c726d1a88c0eaa2fc891078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Dual I/O mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8f1d37f34c726d1a88c0eaa2fc891078">More...</a><br /></td></tr>
<tr class="separator:ga8f1d37f34c726d1a88c0eaa2fc891078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga826e32cd66db71816729cfdd4d5d6c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga826e32cd66db71816729cfdd4d5d6c1d">SPI_DISABLE_QUAD_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a51bfa1b8f5fe83b2072accea0d7094f5">SPI_CTL_QUADIOEN_Msk</a>)</td></tr>
<tr class="memdesc:ga826e32cd66db71816729cfdd4d5d6c1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Quad I/O mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga826e32cd66db71816729cfdd4d5d6c1d">More...</a><br /></td></tr>
<tr class="separator:ga826e32cd66db71816729cfdd4d5d6c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ab536ad8ae455cc2dd56aeac52c613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ab536ad8ae455cc2dd56aeac52c613">SPI_ENABLE_2BIT_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL |= <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#aea601a95c2fdeeed842e45625e65abae">SPI_CTL_TWOBIT_Msk</a>)</td></tr>
<tr class="memdesc:gae7ab536ad8ae455cc2dd56aeac52c613"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable 2-bit Transfer mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ab536ad8ae455cc2dd56aeac52c613">More...</a><br /></td></tr>
<tr class="separator:gae7ab536ad8ae455cc2dd56aeac52c613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca327c37cb730cbd0b6aa4db7f980b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0ca327c37cb730cbd0b6aa4db7f980b5">SPI_ENABLE_3WIRE_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;SSCTL |= <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ac5146a9e0bf01b86e11b3b1babc08ed0">SPI_SSCTL_SLV3WIRE_Msk</a>)</td></tr>
<tr class="memdesc:ga0ca327c37cb730cbd0b6aa4db7f980b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Slave 3-wire mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0ca327c37cb730cbd0b6aa4db7f980b5">More...</a><br /></td></tr>
<tr class="separator:ga0ca327c37cb730cbd0b6aa4db7f980b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12ca66437b0ff94b2d52640fb9a02432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga12ca66437b0ff94b2d52640fb9a02432">SPI_ENABLE_DUAL_INPUT_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL = ((spi)-&gt;CTL &amp; (~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab2a6dfa05c463c13bdfa4cf01bef3d5a">SPI_CTL_QDIODIR_Msk</a>)) | <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab08e47679c5c85c34a146a2efe39fc2b">SPI_CTL_DUALIOEN_Msk</a>)</td></tr>
<tr class="memdesc:ga12ca66437b0ff94b2d52640fb9a02432"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Dual input mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga12ca66437b0ff94b2d52640fb9a02432">More...</a><br /></td></tr>
<tr class="separator:ga12ca66437b0ff94b2d52640fb9a02432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d97a086b74d7c7bd7ab88b92648352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga40d97a086b74d7c7bd7ab88b92648352">SPI_ENABLE_DUAL_OUTPUT_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL |= (<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab2a6dfa05c463c13bdfa4cf01bef3d5a">SPI_CTL_QDIODIR_Msk</a> | <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab08e47679c5c85c34a146a2efe39fc2b">SPI_CTL_DUALIOEN_Msk</a>))</td></tr>
<tr class="memdesc:ga40d97a086b74d7c7bd7ab88b92648352"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Dual output mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga40d97a086b74d7c7bd7ab88b92648352">More...</a><br /></td></tr>
<tr class="separator:ga40d97a086b74d7c7bd7ab88b92648352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f7b05bc120059a4122fd89cc082dad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa0f7b05bc120059a4122fd89cc082dad">SPI_ENABLE_QUAD_INPUT_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL = ((spi)-&gt;CTL &amp; (~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab2a6dfa05c463c13bdfa4cf01bef3d5a">SPI_CTL_QDIODIR_Msk</a>)) | <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a51bfa1b8f5fe83b2072accea0d7094f5">SPI_CTL_QUADIOEN_Msk</a>)</td></tr>
<tr class="memdesc:gaa0f7b05bc120059a4122fd89cc082dad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Quad input mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa0f7b05bc120059a4122fd89cc082dad">More...</a><br /></td></tr>
<tr class="separator:gaa0f7b05bc120059a4122fd89cc082dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa042691227fbb23517dd243cee19afcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa042691227fbb23517dd243cee19afcc">SPI_ENABLE_QUAD_OUTPUT_MODE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL |= (<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab2a6dfa05c463c13bdfa4cf01bef3d5a">SPI_CTL_QDIODIR_Msk</a> | <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a51bfa1b8f5fe83b2072accea0d7094f5">SPI_CTL_QUADIOEN_Msk</a>))</td></tr>
<tr class="memdesc:gaa042691227fbb23517dd243cee19afcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Quad output mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa042691227fbb23517dd243cee19afcc">More...</a><br /></td></tr>
<tr class="separator:gaa042691227fbb23517dd243cee19afcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b6528bc0f7800dff5dcf54e238e73a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8b6528bc0f7800dff5dcf54e238e73a0">SPI_TRIGGER_RX_PDMA</a>(spi)&#160;&#160;&#160;((spi)-&gt;PDMACTL |= <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a842a8839ae59e0ff2ffde5fad97fd579">SPI_PDMACTL_RXPDMAEN_Msk</a>)</td></tr>
<tr class="memdesc:ga8b6528bc0f7800dff5dcf54e238e73a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger RX PDMA function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8b6528bc0f7800dff5dcf54e238e73a0">More...</a><br /></td></tr>
<tr class="separator:ga8b6528bc0f7800dff5dcf54e238e73a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82e6b47e118d5bf3333e49a77ea5bd11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga82e6b47e118d5bf3333e49a77ea5bd11">SPI_TRIGGER_TX_PDMA</a>(spi)&#160;&#160;&#160;((spi)-&gt;PDMACTL |= <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab2ad4356bd9e67c81a5669f049fabc00">SPI_PDMACTL_TXPDMAEN_Msk</a>)</td></tr>
<tr class="memdesc:ga82e6b47e118d5bf3333e49a77ea5bd11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger TX PDMA function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga82e6b47e118d5bf3333e49a77ea5bd11">More...</a><br /></td></tr>
<tr class="separator:ga82e6b47e118d5bf3333e49a77ea5bd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d669ece8661ddfa49d5fc8716dadc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa4d669ece8661ddfa49d5fc8716dadc1">SPI_DISABLE_RX_PDMA</a>(spi)&#160;&#160;&#160;( (spi)-&gt;PDMACTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a842a8839ae59e0ff2ffde5fad97fd579">SPI_PDMACTL_RXPDMAEN_Msk</a> )</td></tr>
<tr class="memdesc:gaa4d669ece8661ddfa49d5fc8716dadc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RX PDMA transfer.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa4d669ece8661ddfa49d5fc8716dadc1">More...</a><br /></td></tr>
<tr class="separator:gaa4d669ece8661ddfa49d5fc8716dadc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga866db4a52212324cdd89fc9b6d5b1da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga866db4a52212324cdd89fc9b6d5b1da7">SPI_DISABLE_TX_PDMA</a>(spi)&#160;&#160;&#160;( (spi)-&gt;PDMACTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ab2ad4356bd9e67c81a5669f049fabc00">SPI_PDMACTL_TXPDMAEN_Msk</a> )</td></tr>
<tr class="memdesc:ga866db4a52212324cdd89fc9b6d5b1da7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable TX PDMA transfer.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga866db4a52212324cdd89fc9b6d5b1da7">More...</a><br /></td></tr>
<tr class="separator:ga866db4a52212324cdd89fc9b6d5b1da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga984898177d313359fdd1fcdc0f4bf193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga984898177d313359fdd1fcdc0f4bf193">SPI_GET_RX_FIFO_COUNT</a>(spi)&#160;&#160;&#160;(((spi)-&gt;STATUS &amp; <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a64073efdcf725335cb337f0634bd35fc">SPI_STATUS_RXCNT_Msk</a>) &gt;&gt; <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#aa8c8251107f5f1f4aef2cac4cf2e48b4">SPI_STATUS_RXCNT_Pos</a>)</td></tr>
<tr class="memdesc:ga984898177d313359fdd1fcdc0f4bf193"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the count of available data in RX FIFO.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga984898177d313359fdd1fcdc0f4bf193">More...</a><br /></td></tr>
<tr class="separator:ga984898177d313359fdd1fcdc0f4bf193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb40ca921663b20308a0a841ba7ce73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaaeb40ca921663b20308a0a841ba7ce73">SPI_GET_RX_FIFO_EMPTY_FLAG</a>(spi)&#160;&#160;&#160;(((spi)-&gt;STATUS &amp; <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#abe86199957458a4a0a96c31b442ce2be">SPI_STATUS_RXEMPTY_Msk</a>)&gt;&gt;<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a01fc2ba2a9cb98b50a3e542d9b764cc2">SPI_STATUS_RXEMPTY_Pos</a>)</td></tr>
<tr class="memdesc:gaaeb40ca921663b20308a0a841ba7ce73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the RX FIFO empty flag.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaaeb40ca921663b20308a0a841ba7ce73">More...</a><br /></td></tr>
<tr class="separator:gaaeb40ca921663b20308a0a841ba7ce73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e0bc926739bf60d35df6a774f06cceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3e0bc926739bf60d35df6a774f06cceb">SPI_GET_TX_FIFO_EMPTY_FLAG</a>(spi)&#160;&#160;&#160;(((spi)-&gt;STATUS &amp; <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a85fceb8842ac2fa6f6bc1eae2c8166bc">SPI_STATUS_TXEMPTY_Msk</a>)&gt;&gt;<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a7ffc2da6a9ea09b8d10746014555d185">SPI_STATUS_TXEMPTY_Pos</a>)</td></tr>
<tr class="memdesc:ga3e0bc926739bf60d35df6a774f06cceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the TX FIFO empty flag.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3e0bc926739bf60d35df6a774f06cceb">More...</a><br /></td></tr>
<tr class="separator:ga3e0bc926739bf60d35df6a774f06cceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5523e2a8d5469337f2ba5605d57d24de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5523e2a8d5469337f2ba5605d57d24de">SPI_GET_TX_FIFO_FULL_FLAG</a>(spi)&#160;&#160;&#160;(((spi)-&gt;STATUS &amp; <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a0484cd31fa5aaf1f5bc9fbd6ed0302d9">SPI_STATUS_TXFULL_Msk</a>)&gt;&gt;<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a0fc84b6585fd58b50251fe00b21d8123">SPI_STATUS_TXFULL_Pos</a>)</td></tr>
<tr class="memdesc:ga5523e2a8d5469337f2ba5605d57d24de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the TX FIFO full flag.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5523e2a8d5469337f2ba5605d57d24de">More...</a><br /></td></tr>
<tr class="separator:ga5523e2a8d5469337f2ba5605d57d24de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb889294d2c4d5ed1dfd6fad32d836f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9eb889294d2c4d5ed1dfd6fad32d836f">SPI_READ_RX</a>(spi)&#160;&#160;&#160;((spi)-&gt;RX)</td></tr>
<tr class="memdesc:ga9eb889294d2c4d5ed1dfd6fad32d836f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the datum read from RX register.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9eb889294d2c4d5ed1dfd6fad32d836f">More...</a><br /></td></tr>
<tr class="separator:ga9eb889294d2c4d5ed1dfd6fad32d836f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab93785c2240ec750938f7763dba9a1b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab93785c2240ec750938f7763dba9a1b2">SPI_WRITE_TX</a>(spi,  u32TxData)&#160;&#160;&#160;((spi)-&gt;TX = (u32TxData))</td></tr>
<tr class="memdesc:gab93785c2240ec750938f7763dba9a1b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write datum to TX register.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab93785c2240ec750938f7763dba9a1b2">More...</a><br /></td></tr>
<tr class="separator:gab93785c2240ec750938f7763dba9a1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ec8906a2f6cb016c90a26477062ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ec8906a2f6cb016c90a26477062ee7">SPI_SET_SS_HIGH</a>(spi)&#160;&#160;&#160;((spi)-&gt;SSCTL = ((spi)-&gt;SSCTL &amp; (~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ae08ab0da743444f089083f6245a498d3">SPI_SSCTL_AUTOSS_Msk</a>)) | (<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a06fc0c282f85d41ed22e243e67120abc">SPI_SSCTL_SSACTPOL_Msk</a> | <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a15fadef5cf9eb4ea0b30d845f839e279">SPI_SSCTL_SS_Msk</a>))</td></tr>
<tr class="memdesc:gae7ec8906a2f6cb016c90a26477062ee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPIn_SS pin to high state.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ec8906a2f6cb016c90a26477062ee7">More...</a><br /></td></tr>
<tr class="separator:gae7ec8906a2f6cb016c90a26477062ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16416fcb5b991c9b2bd2737a6c6a90b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad16416fcb5b991c9b2bd2737a6c6a90b">SPI_SET_SS_LOW</a>(spi)&#160;&#160;&#160;((spi)-&gt;SSCTL = ((spi)-&gt;SSCTL &amp; (~(<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ae08ab0da743444f089083f6245a498d3">SPI_SSCTL_AUTOSS_Msk</a> | <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a06fc0c282f85d41ed22e243e67120abc">SPI_SSCTL_SSACTPOL_Msk</a>))) | <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a15fadef5cf9eb4ea0b30d845f839e279">SPI_SSCTL_SS_Msk</a>)</td></tr>
<tr class="memdesc:gad16416fcb5b991c9b2bd2737a6c6a90b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPIn_SS pin to low state.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad16416fcb5b991c9b2bd2737a6c6a90b">More...</a><br /></td></tr>
<tr class="separator:gad16416fcb5b991c9b2bd2737a6c6a90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa795ff6d2dac96bcc9add693f3446d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa795ff6d2dac96bcc9add693f3446d36">SPI_ENABLE_BYTE_REORDER</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL |=  <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a2379807361caa7eb1449863e1437b2b4">SPI_CTL_REORDER_Msk</a>)</td></tr>
<tr class="memdesc:gaa795ff6d2dac96bcc9add693f3446d36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Byte Reorder function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa795ff6d2dac96bcc9add693f3446d36">More...</a><br /></td></tr>
<tr class="separator:gaa795ff6d2dac96bcc9add693f3446d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704f049cd3351d0d0f7130a75ca394bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga704f049cd3351d0d0f7130a75ca394bf">SPI_DISABLE_BYTE_REORDER</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a2379807361caa7eb1449863e1437b2b4">SPI_CTL_REORDER_Msk</a>)</td></tr>
<tr class="memdesc:ga704f049cd3351d0d0f7130a75ca394bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Byte Reorder function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga704f049cd3351d0d0f7130a75ca394bf">More...</a><br /></td></tr>
<tr class="separator:ga704f049cd3351d0d0f7130a75ca394bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga356f36b6fc4c8c03904b3ef0d9ff8660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga356f36b6fc4c8c03904b3ef0d9ff8660">SPI_SET_SUSPEND_CYCLE</a>(spi,  u32SuspCycle)&#160;&#160;&#160;((spi)-&gt;CTL = ((spi)-&gt;CTL &amp; ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a95079b8e2cef42f1d6255893cb376118">SPI_CTL_SUSPITV_Msk</a>) | ((u32SuspCycle) &lt;&lt; <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ae14ffb0bd0d8c06aa25d853b1e2e6e7d">SPI_CTL_SUSPITV_Pos</a>))</td></tr>
<tr class="memdesc:ga356f36b6fc4c8c03904b3ef0d9ff8660"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the length of suspend interval.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga356f36b6fc4c8c03904b3ef0d9ff8660">More...</a><br /></td></tr>
<tr class="separator:ga356f36b6fc4c8c03904b3ef0d9ff8660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950a4385d8641da85456398b268368ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga950a4385d8641da85456398b268368ae">SPI_SET_LSB_FIRST</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL |= <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a0ba81df5c15078aded346a4a64f38084">SPI_CTL_LSB_Msk</a>)</td></tr>
<tr class="memdesc:ga950a4385d8641da85456398b268368ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI transfer sequence with LSB first.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga950a4385d8641da85456398b268368ae">More...</a><br /></td></tr>
<tr class="separator:ga950a4385d8641da85456398b268368ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cbade2af2ae16ff7b5cd4fd834592cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5cbade2af2ae16ff7b5cd4fd834592cb">SPI_SET_MSB_FIRST</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a0ba81df5c15078aded346a4a64f38084">SPI_CTL_LSB_Msk</a>)</td></tr>
<tr class="memdesc:ga5cbade2af2ae16ff7b5cd4fd834592cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI transfer sequence with MSB first.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5cbade2af2ae16ff7b5cd4fd834592cb">More...</a><br /></td></tr>
<tr class="separator:ga5cbade2af2ae16ff7b5cd4fd834592cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013418823f990b1205ec04bd6942cc1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga013418823f990b1205ec04bd6942cc1e">SPI_SET_DATA_WIDTH</a>(spi,  u32Width)&#160;&#160;&#160;((spi)-&gt;CTL = ((spi)-&gt;CTL &amp; ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a1ea587a4ddd3c2c9522fab8c69ca26ce">SPI_CTL_DWIDTH_Msk</a>) | (((u32Width)&amp;0x1F) &lt;&lt; <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a212321ecc1552cbc0e76dcf8aeeeb09e">SPI_CTL_DWIDTH_Pos</a>))</td></tr>
<tr class="memdesc:ga013418823f990b1205ec04bd6942cc1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the data width of a SPI transaction.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga013418823f990b1205ec04bd6942cc1e">More...</a><br /></td></tr>
<tr class="separator:ga013418823f990b1205ec04bd6942cc1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab09ba12aaae1e080cc39237e340dff96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab09ba12aaae1e080cc39237e340dff96">SPI_IS_BUSY</a>(spi)&#160;&#160;&#160;( ((spi)-&gt;STATUS &amp; <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#ae1339bbd34e65dd9f1b2f3e1ec714cd6">SPI_STATUS_BUSY_Msk</a>)&gt;&gt;<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a93de2581267bac300b0bdecf560f72ee">SPI_STATUS_BUSY_Pos</a> )</td></tr>
<tr class="memdesc:gab09ba12aaae1e080cc39237e340dff96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the SPI busy state.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab09ba12aaae1e080cc39237e340dff96">More...</a><br /></td></tr>
<tr class="separator:gab09ba12aaae1e080cc39237e340dff96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b8b63b52ff1838fa764fa14d9754d7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2b8b63b52ff1838fa764fa14d9754d7a">SPI_ENABLE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL |= <a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a837f91889e5cbb4be958ff7f8b480ed8">SPI_CTL_SPIEN_Msk</a>)</td></tr>
<tr class="memdesc:ga2b8b63b52ff1838fa764fa14d9754d7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SPI controller.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2b8b63b52ff1838fa764fa14d9754d7a">More...</a><br /></td></tr>
<tr class="separator:ga2b8b63b52ff1838fa764fa14d9754d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e66bc02d0327c0ce9565f96f31c599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">SPI_DISABLE</a>(spi)&#160;&#160;&#160;((spi)-&gt;CTL &amp;= ~<a class="el" href="../../d4/d15/_m471_m___r1___s_8h.html#a837f91889e5cbb4be958ff7f8b480ed8">SPI_CTL_SPIEN_Msk</a>)</td></tr>
<tr class="memdesc:ga69e66bc02d0327c0ce9565f96f31c599"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI controller.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">More...</a><br /></td></tr>
<tr class="separator:ga69e66bc02d0327c0ce9565f96f31c599"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gad923655d26fb14da88c61d4ed0125c44"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">SPI_Open</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32MasterSlave, uint32_t u32SPIMode, uint32_t u32DataWidth, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:gad923655d26fb14da88c61d4ed0125c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function make SPI module be ready to transfer.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">More...</a><br /></td></tr>
<tr class="separator:gad923655d26fb14da88c61d4ed0125c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">SPI_Close</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI controller.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">More...</a><br /></td></tr>
<tr class="separator:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae59c481764af06e5512f4416a91c5da2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">SPI_ClearRxFIFO</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gae59c481764af06e5512f4416a91c5da2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear RX FIFO buffer.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">More...</a><br /></td></tr>
<tr class="separator:gae59c481764af06e5512f4416a91c5da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c25325aceb6a6ed417055225aff01b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">SPI_ClearTxFIFO</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gad1c25325aceb6a6ed417055225aff01b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear TX FIFO buffer.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">More...</a><br /></td></tr>
<tr class="separator:gad1c25325aceb6a6ed417055225aff01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">SPI_DisableAutoSS</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the automatic slave selection function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">More...</a><br /></td></tr>
<tr class="separator:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b31f9a751c6e784ad0022bc9155153"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">SPI_EnableAutoSS</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32SSPinMask, uint32_t u32ActiveLevel)</td></tr>
<tr class="memdesc:ga55b31f9a751c6e784ad0022bc9155153"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the automatic slave selection function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">More...</a><br /></td></tr>
<tr class="separator:ga55b31f9a751c6e784ad0022bc9155153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">SPI_SetBusClock</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI bus clock.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">More...</a><br /></td></tr>
<tr class="separator:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa50388ee5b14b42bceda88c2389fc335"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa50388ee5b14b42bceda88c2389fc335">SPI_SetFIFO</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</td></tr>
<tr class="memdesc:gaa50388ee5b14b42bceda88c2389fc335"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure FIFO threshold setting.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa50388ee5b14b42bceda88c2389fc335">More...</a><br /></td></tr>
<tr class="separator:gaa50388ee5b14b42bceda88c2389fc335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a43e332cf4de4b416980eeab502d07"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">SPI_GetBusClock</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gae3a43e332cf4de4b416980eeab502d07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the actual frequency of SPI bus clock. Only available in Master mode.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">More...</a><br /></td></tr>
<tr class="separator:gae3a43e332cf4de4b416980eeab502d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">SPI_EnableInt</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupt function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">More...</a><br /></td></tr>
<tr class="separator:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">SPI_DisableInt</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupt function.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">More...</a><br /></td></tr>
<tr class="separator:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf61c358cf20523ea2c596fcfad6c2c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1cf61c358cf20523ea2c596fcfad6c2c">SPI_GetIntFlag</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga1cf61c358cf20523ea2c596fcfad6c2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get interrupt flag.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1cf61c358cf20523ea2c596fcfad6c2c">More...</a><br /></td></tr>
<tr class="separator:ga1cf61c358cf20523ea2c596fcfad6c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga650564b1befc6ce3efcfcd255cbb143e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga650564b1befc6ce3efcfcd255cbb143e">SPI_ClearIntFlag</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga650564b1befc6ce3efcfcd255cbb143e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear interrupt flag.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga650564b1befc6ce3efcfcd255cbb143e">More...</a><br /></td></tr>
<tr class="separator:ga650564b1befc6ce3efcfcd255cbb143e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd4350275013b1125563e4d8c39a5739"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabd4350275013b1125563e4d8c39a5739">SPI_GetStatus</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:gabd4350275013b1125563e4d8c39a5739"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI status.  <a href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabd4350275013b1125563e4d8c39a5739">More...</a><br /></td></tr>
<tr class="separator:gabd4350275013b1125563e4d8c39a5739"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >M471M/R1/S SPI driver header file. </p>
<p >SPDX-License-Identifier: Apache-2.0 </p><dl class="section copyright"><dt>Copyright</dt><dd>(C) 2020 Nuvoton Technology Corp. All rights reserved. </dd></dl>

<p class="definition">Definition in file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Oct 17 2024 10:27:39 for M471M/R1/S BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
