
*** Running vivado
    with args -log hdmi_tx_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_tx_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source hdmi_tx_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sean/Downloads/git/ECE385_FP/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/alottadata/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hdmi_tx_0
Command: synth_design -top hdmi_tx_0 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12792
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/alottadata/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN0' becomes localparam in 'encode' with formal parameter declaration list [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v:145]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN1' becomes localparam in 'encode' with formal parameter declaration list [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v:146]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN2' becomes localparam in 'encode' with formal parameter declaration list [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v:147]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN3' becomes localparam in 'encode' with formal parameter declaration list [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v:148]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2160.516 ; gain = 370.801 ; free physical = 16932 ; free virtual = 20885
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.371; parent = 1162.267; children = 204.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3784.371; parent = 2163.488; children = 1620.883
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/synth/hdmi_tx_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_v1_0' [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'srldelay' [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v:70]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/alottadata/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [/alottadata/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6155] done synthesizing module 'srldelay' (0#1) [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v:70]
INFO: [Synth 8-6157] synthesizing module 'encode' [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v:79]
INFO: [Synth 8-6155] done synthesizing module 'encode' (0#1) [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'encode__parameterized0' [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v:79]
INFO: [Synth 8-6155] done synthesizing module 'encode__parameterized0' (0#1) [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'encode__parameterized1' [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v:79]
INFO: [Synth 8-6155] done synthesizing module 'encode__parameterized1' (0#1) [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'serdes_10_to_1' [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v:43]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/alottadata/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/alottadata/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [/alottadata/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [/alottadata/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'serdes_10_to_1' (0#1) [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v:43]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/alottadata/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/alottadata/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_v1_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v:70]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/synth/hdmi_tx_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element hdmi_ctl1_reg was removed.  [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v:148]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2235.453 ; gain = 445.738 ; free physical = 17010 ; free virtual = 20964
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.371; parent = 1162.267; children = 204.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3856.340; parent = 2235.457; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2253.266 ; gain = 463.551 ; free physical = 17010 ; free virtual = 20964
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.371; parent = 1162.267; children = 204.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3874.152; parent = 2253.270; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2253.266 ; gain = 463.551 ; free physical = 17010 ; free virtual = 20964
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.371; parent = 1162.267; children = 204.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3874.152; parent = 2253.270; children = 1620.883
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2259.203 ; gain = 0.000 ; free physical = 17000 ; free virtual = 20954
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2410.016 ; gain = 0.000 ; free physical = 17051 ; free virtual = 21006
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2410.016 ; gain = 0.000 ; free physical = 17051 ; free virtual = 21006
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/alottadata/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2410.016 ; gain = 620.301 ; free physical = 17102 ; free virtual = 21056
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.371; parent = 1162.267; children = 204.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3998.887; parent = 2378.004; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2410.016 ; gain = 620.301 ; free physical = 17102 ; free virtual = 21056
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.371; parent = 1162.267; children = 204.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3998.887; parent = 2378.004; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2410.016 ; gain = 620.301 ; free physical = 17102 ; free virtual = 21056
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.371; parent = 1162.267; children = 204.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3998.887; parent = 2378.004; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2410.016 ; gain = 620.301 ; free physical = 17092 ; free virtual = 21047
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.371; parent = 1162.267; children = 204.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3998.887; parent = 2378.004; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input    5 Bit       Adders := 6     
	   4 Input    5 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 15    
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input   10 Bit        Muxes := 6     
	  22 Input   10 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 12    
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2410.016 ; gain = 620.301 ; free physical = 17071 ; free virtual = 21034
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.371; parent = 1162.267; children = 204.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3998.887; parent = 2378.004; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2410.016 ; gain = 620.301 ; free physical = 16964 ; free virtual = 20924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1455.516; parent = 1251.452; children = 204.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3998.887; parent = 2378.004; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2410.016 ; gain = 620.301 ; free physical = 16957 ; free virtual = 20916
Synthesis current peak Physical Memory [PSS] (MB): peak = 1455.672; parent = 1251.608; children = 204.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3998.887; parent = 2378.004; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2410.016 ; gain = 620.301 ; free physical = 16921 ; free virtual = 20884
Synthesis current peak Physical Memory [PSS] (MB): peak = 1458.762; parent = 1254.698; children = 204.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3998.887; parent = 2378.004; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2410.016 ; gain = 620.301 ; free physical = 16922 ; free virtual = 20881
Synthesis current peak Physical Memory [PSS] (MB): peak = 1458.918; parent = 1254.854; children = 204.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3998.887; parent = 2378.004; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2410.016 ; gain = 620.301 ; free physical = 16922 ; free virtual = 20881
Synthesis current peak Physical Memory [PSS] (MB): peak = 1458.934; parent = 1254.870; children = 204.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3998.887; parent = 2378.004; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2410.016 ; gain = 620.301 ; free physical = 16922 ; free virtual = 20881
Synthesis current peak Physical Memory [PSS] (MB): peak = 1458.973; parent = 1254.909; children = 204.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3998.887; parent = 2378.004; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2410.016 ; gain = 620.301 ; free physical = 16922 ; free virtual = 20881
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.035; parent = 1254.972; children = 204.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3998.887; parent = 2378.004; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2410.016 ; gain = 620.301 ; free physical = 16921 ; free virtual = 20881
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.035; parent = 1254.972; children = 204.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3998.887; parent = 2378.004; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2410.016 ; gain = 620.301 ; free physical = 16921 ; free virtual = 20881
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.051; parent = 1254.987; children = 204.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3998.887; parent = 2378.004; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hdmi_tx_0   | inst/encg/c0_reg_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hdmi_tx_0   | inst/encr/c0_reg_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |LUT2      |    10|
|2     |LUT3      |    39|
|3     |LUT4      |    32|
|4     |LUT5      |    76|
|5     |LUT6      |   121|
|6     |MUXF7     |     1|
|7     |OSERDESE2 |     8|
|9     |SRL16E    |    40|
|10    |FDCE      |    42|
|11    |FDRE      |   113|
|12    |OBUFDS    |     4|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2410.016 ; gain = 620.301 ; free physical = 16921 ; free virtual = 20881
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.082; parent = 1255.019; children = 204.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3998.887; parent = 2378.004; children = 1620.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2410.016 ; gain = 463.551 ; free physical = 16978 ; free virtual = 20938
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2410.016 ; gain = 620.301 ; free physical = 16978 ; free virtual = 20938
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2410.016 ; gain = 0.000 ; free physical = 16980 ; free virtual = 20940
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2410.016 ; gain = 0.000 ; free physical = 17025 ; free virtual = 20984
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e1af8bd5
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2410.016 ; gain = 866.613 ; free physical = 17234 ; free virtual = 21193
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.runs/hdmi_tx_0_synth_1/hdmi_tx_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP hdmi_tx_0, cache-ID = 6368d7ce3798e92a
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.runs/hdmi_tx_0_synth_1/hdmi_tx_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hdmi_tx_0_utilization_synth.rpt -pb hdmi_tx_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 15:49:26 2024...
