<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>MY RESUME</title>
</head>
<body style="font-family:Calibri;">
    <p>
        <img src="./assets/image/jahedul.png" alt="jahedul" height="170">
        <h1 style="color: blue; margin: 0;">Md. Jahedul Alam</h1>
        <strong>Nationality:</strong>Bangladeshi <br>
        <strong >Date of birth: </strong> 01/01/1995 &nbsp; <strong>Gender:</strong> Male <br>
        <a href="mdjahedulalam789@gmail.com"><strong>Email:</strong>mdjahedulalam789@gmail.com</a><br>
        <strong>Adders:</strong>House: 27 (3rd Floor East Side), Mitali Road, Hazaribug, Dhaka-1209 <br>
    </p>
    <br>
    <h3 style="color: blue; margin: 0;">ABOUT ME</h3><hr>
    <p>Eager to establish a successful career as an Electrical and Electronic Engineer and to participate in advanced research
        and training in the advancement of Engineering.
    </p>

    <h3 style="color: blue; margin: 0;">WORK EXPERIENCE </h3><hr>
    <p>
        <h4 style="color: blue; margin: 0;">Assistant Engineer (IC Mask Design)  </h4>
        <strong>ULKASEMI Ltd </strong> [ 01/08/2019 – 31/01/2020] <strong>City:</strong> Dhaka <strong>Country:</strong> Bangladesh 
        <ul>
            <li>Good understanding of SRAM's arrangement, as well as customer particular requirements. </li>
            <li>
                Designed full custom layout from scratch to macros, meeting the latest design rule specifications of 5nm and
                7nm processors in FinFET technology.
            </li>
            <li>
                Participating in the power planning strategy, signals distribution between blocks and, floorplan strategy.
            </li>
            <li>Debugging physical verification as LVS/DRC/EDRC/EM/IR.</li>
            <li>Organized and completed design tasks according to customer deadlines.</li>
        </ul>
    </p>
    <p>
        <h3 style="color: blue; margin: 0">EDUCATION</h3>
        <hr>
        <h4 style="color: blue; margin: 0">B.Sc. in Electrical and Electronic Engineering  </h4>
        <strong>United International University</strong> [ 01/02/2014 – 30/06/2018] <br> 
        <strong>Address:</strong> United City, Madani Ave, 1212 Dhaka (Bangladesh) <br>
        <a href="http://www.uiu.ac.bd/">http://www.uiu.ac.bd/</a> &nbsp; <strong>Final grade : 3.33 </strong>

    </p>

    <h3 style="color: blue; margin: 0;">UNDERGRADUATE THESIS WORK </h3>
    <hr>
    <p>
        <strong style="margin:0">TCAD Implementation of Dual Junction Solar Cell Using TCO as Interconnector</strong><br>
        <article align="right" style="margin:0">Supervised by Dr. Md. Iqbal Bahar Chowdhury, Associate Professor Dept. of EEE.</article>
        We work on multi junction solar cell and using TCO material in a dual junction solar cell as an inter-connector instead
        of tunnel junction also to investigate the Internal Quantum efficiency. 
    </p>
    <p>
        <h3 style="color: blue; margin: 0;">PROFESSIONAL TRAINING </h3>
        <hr>
        <strong>Digital Logic Design Using Verilog (2 Months) [ 01/05/2017 – 30/06/2017]</strong><br>
        There cover design, test and implementation digital logic design hierarchy and modelling of structure. Introduce
        gate level, behavioral and register transfer level modeling. Also, cover how to write RTL Verilog code for synthesis.
        
        <br>

        <strong>Circuit and Layout Design (2 Months) [ 01/08/2017 – 30/09/2017]</strong><br>
        There covers analog circuit design ﬂow with Cadence Virtuoso. Process starts with modeling, schematic design, 
        simulation and sizing followed by layout, LVS, DRC, RC extraction and delay calculation. 
    </p>

    <p>
        <h3 style="color: blue; margin: 0;">TECHNICAL </h3>
        <hr>
        <strong>Programing Knowledge:</strong> HTML, CSS, JavaScript, C, Verilog <br>
        <strong>EDA Tools:</strong> Virtuoso, Layout X/XL, Encounter, RTL Compiler, Calibre <br>
        <strong>Software:</strong> MATLAB, Auto CAD, Keil, Xilinx, Proteus, Logo Soft, etc. <br>
        <strong> Device Simulator:</strong> SILVACO TCAD (Atlas) <br>
        <strong>Operating System and Packages:</strong> Windows10, Linux, Office 365

    </p>
    <p>
        <h3 style="color: blue; margin: 0%;">ACTIVITISE </h3>
        <hr>
        <strong>Co-curriculum Activities and Achievements  </strong><br>
        <ul style="margin: 0%;">
            <li> Member of IEEE </li>
            <li> Member of EEC (Electrical and Electronics Club) in UIU </li>
            <li> 1st Prize winner in Overall Category in “EEE undergraduate project/thesis presentation”</li>
            <li> University Merit Scholarship (50% tuition scholarship 1 trimester, 25% tuition scholarship 3 trimesters</li>
        </ul>
    </p>


    
</body>
</html>