<profile>

<section name = "Vivado HLS Report for 'dct'" level="0">
<item name = "Date">Tue Nov  5 19:25:35 2019
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">dct_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160t-fbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.00, 5.790, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">4215, 4215, 4215, 4215, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_dct_2d_fu_150">dct_2d, 3796, 3796, 3796, 3796, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- RD_Loop_Row">208, 208, 26, -, -, 8, no</column>
<column name=" + RD_Loop_Col">24, 24, 3, -, -, 8, no</column>
<column name="- WR_Loop_Row">208, 208, 26, -, -, 8, no</column>
<column name=" + WR_Loop_Col">24, 24, 3, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 156, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">3, 1, 243, 683, 0</column>
<column name="Memory">2, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 155, -</column>
<column name="Register">-, -, 103, -, -</column>
<specialColumn name="Available">650, 600, 202800, 101400, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dct_2d_fu_150">dct_2d, 3, 1, 243, 683, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buf_2d_in_U">dct_2d_row_outbuf, 1, 0, 0, 0, 64, 16, 1, 1024</column>
<column name="buf_2d_out_U">dct_2d_row_outbuf, 1, 0, 0, 0, 64, 16, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln60_1_fu_224_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln60_fu_210_p2">+, 0, 0, 15, 6, 6</column>
<column name="add_ln72_1_fu_289_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln72_fu_299_p2">+, 0, 0, 15, 6, 6</column>
<column name="c_1_fu_279_p2">+, 0, 0, 13, 4, 1</column>
<column name="c_fu_204_p2">+, 0, 0, 13, 4, 1</column>
<column name="r_1_fu_239_p2">+, 0, 0, 13, 4, 1</column>
<column name="r_fu_164_p2">+, 0, 0, 13, 4, 1</column>
<column name="icmp_ln57_fu_158_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="icmp_ln59_fu_198_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="icmp_ln69_fu_233_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="icmp_ln71_fu_273_p2">icmp, 0, 0, 11, 4, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">50, 11, 1, 11</column>
<column name="buf_2d_in_address0">15, 3, 6, 18</column>
<column name="buf_2d_in_ce0">15, 3, 1, 3</column>
<column name="buf_2d_out_address0">15, 3, 6, 18</column>
<column name="buf_2d_out_ce0">15, 3, 1, 3</column>
<column name="buf_2d_out_we0">9, 2, 1, 2</column>
<column name="c_0_i4_reg_139">9, 2, 4, 8</column>
<column name="c_0_i_reg_117">9, 2, 4, 8</column>
<column name="r_0_i2_reg_128">9, 2, 4, 8</column>
<column name="r_0_i_reg_106">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln60_1_reg_339">8, 0, 8, 0</column>
<column name="add_ln72_reg_380">6, 0, 6, 0</column>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="buf_2d_out_load_reg_385">16, 0, 16, 0</column>
<column name="c_0_i4_reg_139">4, 0, 4, 0</column>
<column name="c_0_i_reg_117">4, 0, 4, 0</column>
<column name="c_1_reg_370">4, 0, 4, 0</column>
<column name="c_reg_329">4, 0, 4, 0</column>
<column name="grp_dct_2d_fu_150_ap_start_reg">1, 0, 1, 0</column>
<column name="input_load_reg_344">16, 0, 16, 0</column>
<column name="r_0_i2_reg_128">4, 0, 4, 0</column>
<column name="r_0_i_reg_106">4, 0, 4, 0</column>
<column name="r_1_reg_352">4, 0, 4, 0</column>
<column name="r_reg_311">4, 0, 4, 0</column>
<column name="shl_ln1_reg_362">3, 0, 6, 3</column>
<column name="shl_ln_reg_316">3, 0, 6, 3</column>
<column name="zext_ln59_1_reg_321">4, 0, 8, 4</column>
<column name="zext_ln72_reg_357">4, 0, 8, 4</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="input_r_address0">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 6, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
