{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685536180089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685536180090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 14:29:39 2023 " "Processing started: Wed May 31 14:29:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685536180090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536180090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ascii-roller-seven-segment-display -c ascii-roller-seven-segment-display " "Command: quartus_map --read_settings_files=on --write_settings_files=off ascii-roller-seven-segment-display -c ascii-roller-seven-segment-display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536180090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685536180600 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685536180600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dokumente/informatik-wettbewerbe/invent_a_chip/chip-designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_seven_segment_decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /dokumente/informatik-wettbewerbe/invent_a_chip/chip-designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_seven_segment_decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_seven_segment_decoder-rtl " "Found design unit 1: ascii_seven_segment_decoder-rtl" {  } { { "../vhdl/modules/ascii_seven_segment_decoder.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_seven_segment_decoder.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536189312 ""} { "Info" "ISGN_ENTITY_NAME" "1 ascii_seven_segment_decoder " "Found entity 1: ascii_seven_segment_decoder" {  } { { "../vhdl/modules/ascii_seven_segment_decoder.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_seven_segment_decoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536189312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536189312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dokumente/informatik-wettbewerbe/invent_a_chip/chip-designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /dokumente/informatik-wettbewerbe/invent_a_chip/chip-designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_roller-rtl " "Found design unit 1: ascii_roller-rtl" {  } { { "../vhdl/modules/ascii_roller.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536189315 ""} { "Info" "ISGN_ENTITY_NAME" "1 ascii_roller " "Found entity 1: ascii_roller" {  } { { "../vhdl/modules/ascii_roller.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536189315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536189315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dokumente/informatik-wettbewerbe/invent_a_chip/chip-designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /dokumente/informatik-wettbewerbe/invent_a_chip/chip-designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_display_top-rtl " "Found design unit 1: ascii_display_top-rtl" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536189318 ""} { "Info" "ISGN_ENTITY_NAME" "1 ascii_display_top " "Found entity 1: ascii_display_top" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536189318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536189318 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ascii_display_top " "Elaborating entity \"ascii_display_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685536189411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_roller ascii_roller:ascii_roller_1 " "Elaborating entity \"ascii_roller\" for hierarchy \"ascii_roller:ascii_roller_1\"" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "ascii_roller_1" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685536189432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_seven_segment_decoder ascii_seven_segment_decoder:ascii_decoder_1 " "Elaborating entity \"ascii_seven_segment_decoder\" for hierarchy \"ascii_seven_segment_decoder:ascii_decoder_1\"" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "ascii_decoder_1" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685536189464 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ascii_roller:ascii_roller_1\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ascii_roller:ascii_roller_1\|Mod5\"" {  } { { "../vhdl/modules/ascii_roller.vhdl" "Mod5" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685536189841 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ascii_roller:ascii_roller_1\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ascii_roller:ascii_roller_1\|Mod4\"" {  } { { "../vhdl/modules/ascii_roller.vhdl" "Mod4" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685536189841 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ascii_roller:ascii_roller_1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ascii_roller:ascii_roller_1\|Mod3\"" {  } { { "../vhdl/modules/ascii_roller.vhdl" "Mod3" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685536189841 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ascii_roller:ascii_roller_1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ascii_roller:ascii_roller_1\|Mod2\"" {  } { { "../vhdl/modules/ascii_roller.vhdl" "Mod2" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685536189841 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ascii_roller:ascii_roller_1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ascii_roller:ascii_roller_1\|Mod1\"" {  } { { "../vhdl/modules/ascii_roller.vhdl" "Mod1" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685536189841 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ascii_roller:ascii_roller_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ascii_roller:ascii_roller_1\|Mod0\"" {  } { { "../vhdl/modules/ascii_roller.vhdl" "Mod0" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685536189841 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1685536189841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascii_roller:ascii_roller_1\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"ascii_roller:ascii_roller_1\|lpm_divide:Mod5\"" {  } { { "../vhdl/modules/ascii_roller.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685536189903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascii_roller:ascii_roller_1\|lpm_divide:Mod5 " "Instantiated megafunction \"ascii_roller:ascii_roller_1\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685536189904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685536189904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685536189904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685536189904 ""}  } { { "../vhdl/modules/ascii_roller.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685536189904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_anl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_anl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_anl " "Found entity 1: lpm_divide_anl" {  } { { "db/lpm_divide_anl.tdf" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/db/lpm_divide_anl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536189961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536189961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536189979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536189979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536190060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536190060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536190144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536190144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536190204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536190204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascii_roller:ascii_roller_1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ascii_roller:ascii_roller_1\|lpm_divide:Mod0\"" {  } { { "../vhdl/modules/ascii_roller.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685536190280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascii_roller:ascii_roller_1\|lpm_divide:Mod0 " "Instantiated megafunction \"ascii_roller:ascii_roller_1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685536190281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685536190281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685536190281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685536190281 ""}  } { { "../vhdl/modules/ascii_roller.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685536190281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8nl " "Found entity 1: lpm_divide_8nl" {  } { { "db/lpm_divide_8nl.tdf" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/db/lpm_divide_8nl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536190339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536190339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536190361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536190361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_oke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_oke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_oke " "Found entity 1: alt_u_div_oke" {  } { { "db/alt_u_div_oke.tdf" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/db/alt_u_div_oke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536190452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536190452 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segment_dp_1 VCC " "Pin \"segment_dp_1\" is stuck at VCC" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685536192824 "|ascii_display_top|segment_dp_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_dp_2 VCC " "Pin \"segment_dp_2\" is stuck at VCC" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685536192824 "|ascii_display_top|segment_dp_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_dp_3 VCC " "Pin \"segment_dp_3\" is stuck at VCC" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685536192824 "|ascii_display_top|segment_dp_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_dp_4 VCC " "Pin \"segment_dp_4\" is stuck at VCC" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685536192824 "|ascii_display_top|segment_dp_4"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_dp_5 VCC " "Pin \"segment_dp_5\" is stuck at VCC" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685536192824 "|ascii_display_top|segment_dp_5"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_dp_6 VCC " "Pin \"segment_dp_6\" is stuck at VCC" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685536192824 "|ascii_display_top|segment_dp_6"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685536192824 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685536192904 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ascii_roller:ascii_roller_1\|lpm_divide:Mod5\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_31_result_int\[0\]~64 " "Logic cell \"ascii_roller:ascii_roller_1\|lpm_divide:Mod5\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_31_result_int\[0\]~64\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_31_result_int\[0\]~64" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/db/alt_u_div_ske.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685536193341 ""} { "Info" "ISCL_SCL_CELL_NAME" "ascii_roller:ascii_roller_1\|Add8~0 " "Logic cell \"ascii_roller:ascii_roller_1\|Add8~0\"" {  } { { "../vhdl/modules/ascii_roller.vhdl" "Add8~0" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685536193341 ""} { "Info" "ISCL_SCL_CELL_NAME" "ascii_roller:ascii_roller_1\|lpm_divide:Mod2\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_30_result_int\[0\]~62 " "Logic cell \"ascii_roller:ascii_roller_1\|lpm_divide:Mod2\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_30_result_int\[0\]~62\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_30_result_int\[0\]~62" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/db/alt_u_div_ske.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685536193341 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1685536193341 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685536193522 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685536193522 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "679 " "Implemented 679 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685536193584 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685536193584 ""} { "Info" "ICUT_CUT_TM_LCELLS" "628 " "Implemented 628 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685536193584 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685536193584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4925 " "Peak virtual memory: 4925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685536193605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 31 14:29:53 2023 " "Processing ended: Wed May 31 14:29:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685536193605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685536193605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685536193605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536193605 ""}
