--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: time_sim.vhd
-- /___/   /\     Timestamp: Wed Mar 26 13:06:20 2014
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -w -sim -ofmt vhdl -pcf group_photos_top2.pcf -tpw 0 -rpw 100 -s 5 -ar Structure -insert_pp_buffers true group_photos_top2.ncd time_sim.vhd 
-- Device	: 3s500efg320-5 (PRODUCTION 1.27 2013-10-13)
-- Input file	: group_photos_top2.ncd
-- Output file	: time_sim.vhd
-- # of Entities	: 1
-- Design Name	: group_photos_top2
-- Xilinx	: C:\Xilinx\14.7\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity group_photos_top2 is
  port (
    vsync : out STD_LOGIC; 
    hsync : out STD_LOGIC; 
    mclk : in STD_LOGIC := 'X'; 
    blue : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    green : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    red : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    btn : in STD_LOGIC_VECTOR ( 3 downto 0 ) 
  );
end group_photos_top2;

architecture Structure of group_photos_top2 is
  signal vga_sprite_Msub_ypixMona_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0000_4_0 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0000_5_0 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0001_lut_7_0 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0001_lut_8_0 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_Q : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_1_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_Q : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0003_5_0 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_8_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_7_0 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_9_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_Q : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_1_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0002_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0002_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_Q : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0002_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_8_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_9_Q : STD_LOGIC; 
  signal b_dcvskye_not0002_0 : STD_LOGIC; 
  signal btn_3_IBUF_5110 : STD_LOGIC; 
  signal b_Madd_dcvskye_sub0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_dcvskye_sub0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_dcvskye_sub0000_cy_5_Q : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_red_cmp_le0000 : STD_LOGIC; 
  signal b_dcvmona_not0002_0 : STD_LOGIC; 
  signal b_Madd_dcvmona_sub0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_dcvmona_sub0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_dcvmona_sub0000_cy_5_Q : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Msub_xpixMona_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Msub_xpixMona_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_xpixMona_sub0000_4_0 : STD_LOGIC; 
  signal vga_sprite_xpixMona_sub0000_5_0 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixMona_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_xpixMona_sub0000_6_0 : STD_LOGIC; 
  signal vga_sprite_xpixMona_sub0000_7_0 : STD_LOGIC; 
  signal vga_sprite_xpixMona_sub0000_8_0 : STD_LOGIC; 
  signal vga_sprite_xpixMona_sub0000_8_bdd0 : STD_LOGIC; 
  signal b_rmonav_not0001 : STD_LOGIC; 
  signal b_Maccum_creyv_cy_1_Q : STD_LOGIC; 
  signal b_Maccum_creyv_cy_3_Q : STD_LOGIC; 
  signal b_Maccum_creyv_cy_5_Q : STD_LOGIC; 
  signal btn_1_IBUF_5241 : STD_LOGIC; 
  signal btn_2_IBUF_5242 : STD_LOGIC; 
  signal U1_q_171 : STD_LOGIC; 
  signal mclk_BUFGP : STD_LOGIC; 
  signal U1_q_01 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q : STD_LOGIC; 
  signal U2_vidon_and000026 : STD_LOGIC; 
  signal U2_vidon_and000018 : STD_LOGIC; 
  signal U2_vidon_and000065 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_0 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000 : STD_LOGIC; 
  signal vga_sprite_reyspriteon : STD_LOGIC; 
  signal U2_N2 : STD_LOGIC; 
  signal N2_0 : STD_LOGIC; 
  signal b_dcvskye_not00027_0 : STD_LOGIC; 
  signal b_dcvskye_not00024_O : STD_LOGIC; 
  signal b_dcvmona_not00027_0 : STD_LOGIC; 
  signal b_dcvmona_not00024_O : STD_LOGIC; 
  signal b_drvskye_not000221_SW1_O : STD_LOGIC; 
  signal N20_0 : STD_LOGIC; 
  signal b_drvskye_not00026_0 : STD_LOGIC; 
  signal b_drvskye_not0002_0 : STD_LOGIC; 
  signal b_dcvrey_not00027_0 : STD_LOGIC; 
  signal b_dcvrey_not00024_O : STD_LOGIC; 
  signal b_dcvrey_not0002_0 : STD_LOGIC; 
  signal b_drvmona_not000221_SW1_O : STD_LOGIC; 
  signal N26_0 : STD_LOGIC; 
  signal b_drvmona_not00026_0 : STD_LOGIC; 
  signal b_drvmona_not0002_0 : STD_LOGIC; 
  signal U2_VSENABLE_5381 : STD_LOGIC; 
  signal U2_vcs_cmp_eq0000_5383 : STD_LOGIC; 
  signal vga_sprite_present_state_cmp_gt000027_5384 : STD_LOGIC; 
  signal vga_sprite_present_state_cmp_gt0000219_5385 : STD_LOGIC; 
  signal vga_sprite_present_state_cmp_gt000022_0 : STD_LOGIC; 
  signal vga_sprite_present_state_cmp_gt0000_0 : STD_LOGIC; 
  signal b_drvskye_not00021_O : STD_LOGIC; 
  signal b_drvmona_not00021_O : STD_LOGIC; 
  signal U2_N3 : STD_LOGIC; 
  signal U2_HCS_cmp_eq00005_0 : STD_LOGIC; 
  signal b_drvrey_not000221_SW1_O : STD_LOGIC; 
  signal N23_0 : STD_LOGIC; 
  signal b_drvrey_not00026_0 : STD_LOGIC; 
  signal b_drvrey_not0002_0 : STD_LOGIC; 
  signal b_drvrey_not00021_O : STD_LOGIC; 
  signal U2_Result_1_1 : STD_LOGIC; 
  signal U2_HCS_cmp_eq000010_5412 : STD_LOGIC; 
  signal U2_Result_0_1 : STD_LOGIC; 
  signal U2_Result_3_1 : STD_LOGIC; 
  signal U2_Result_2_1 : STD_LOGIC; 
  signal U2_Result_5_1 : STD_LOGIC; 
  signal U2_Result_4_1 : STD_LOGIC; 
  signal U2_Result_7_1 : STD_LOGIC; 
  signal U2_Result_6_1 : STD_LOGIC; 
  signal U2_Result_9_1 : STD_LOGIC; 
  signal U2_Result_8_1 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0001_3_0 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0000_5_0 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0001_5_0 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0001_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0001_lut_8_0 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0003_5_0 : STD_LOGIC; 
  signal vga_sprite_N4_0 : STD_LOGIC; 
  signal MSkye_5_0 : STD_LOGIC; 
  signal vga_sprite_N6 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal MRey_5_0 : STD_LOGIC; 
  signal vga_sprite_N8_0 : STD_LOGIC; 
  signal MMona_5_0 : STD_LOGIC; 
  signal vga_sprite_N5_0 : STD_LOGIC; 
  signal MSkye_6_0 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal MRey_6_0 : STD_LOGIC; 
  signal MMona_6_0 : STD_LOGIC; 
  signal MSkye_7_0 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal MRey_7_0 : STD_LOGIC; 
  signal MMona_7_0 : STD_LOGIC; 
  signal U2_vidon_and00006_0 : STD_LOGIC; 
  signal U2_vidon_and00000_5468 : STD_LOGIC; 
  signal U2_vidon_and000039_0 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0001_5_0 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0000_5_0 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0001_lut_7_0 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0001_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0000_4_0 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0001_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0001_lut_8_0 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0001_3_0 : STD_LOGIC; 
  signal b_calc_5483 : STD_LOGIC; 
  signal cp_delay3_5484 : STD_LOGIC; 
  signal cp_delay2_5485 : STD_LOGIC; 
  signal cp_delay1_5486 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd3_5487 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd1_5488 : STD_LOGIC; 
  signal vga_sprite_N7 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd2_5490 : STD_LOGIC; 
  signal vga_sprite_N2_0 : STD_LOGIC; 
  signal vga_sprite_N3_0 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0001_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0001_6_0 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0001_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0001_9_0 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000 : STD_LOGIC; 
  signal N31 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_0 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0003_5_0 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_5_Q : STD_LOGIC; 
  signal N01_0 : STD_LOGIC; 
  signal U2_vidon_and000080_0 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0001_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0001_6_0 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0001_lut_7_0 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0001_9_0 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0001_6_0 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0001_9_0 : STD_LOGIC; 
  signal MSkye_2_0 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal MRey_2_0 : STD_LOGIC; 
  signal MMona_2_0 : STD_LOGIC; 
  signal MSkye_3_0 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal MRey_3_0 : STD_LOGIC; 
  signal MMona_3_0 : STD_LOGIC; 
  signal MSkye_4_0 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal MRey_4_0 : STD_LOGIC; 
  signal MMona_4_0 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_7_0 : STD_LOGIC; 
  signal U2_vidon_and0000105_0 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_7_0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11 : STD_LOGIC; 
  signal MRey_0_0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11 : STD_LOGIC; 
  signal MMona_0_0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11 : STD_LOGIC; 
  signal MSkye_0_0 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0000_4_0 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0001_5_0 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0001_3_0 : STD_LOGIC; 
  signal U2_vidon_and0000117_5568 : STD_LOGIC; 
  signal vidon_0 : STD_LOGIC; 
  signal MRey_1_0 : STD_LOGIC; 
  signal MMona_1_0 : STD_LOGIC; 
  signal MSkye_1_0 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0001_2_0 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0001_2_0 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0001_2_0 : STD_LOGIC; 
  signal vga_sprite_blue_1_4_0 : STD_LOGIC; 
  signal vga_sprite_blue_0_20_0 : STD_LOGIC; 
  signal vga_sprite_blue_0_4_0 : STD_LOGIC; 
  signal vga_sprite_blue_0_25_5580 : STD_LOGIC; 
  signal vga_sprite_blue_1_25_5581 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0002_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0002_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0002_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixRey_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixRey_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixRey_cy_5_Q : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_5_Q : STD_LOGIC; 
  signal b_Madd_drvrey_sub0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_drvrey_sub0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_drvrey_sub0000_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_1_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_8_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_9_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixSkye_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixSkye_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixSkye_cy_5_Q : STD_LOGIC; 
  signal b_Madd_dcvrey_sub0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_dcvrey_sub0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_dcvrey_sub0000_cy_5_Q : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_1_Q : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_3_Q : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_6_Q : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0002_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0002_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0002_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_sub0000_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_sub0000_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_sub0000_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Mcount_wall_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Mcount_wall_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Mcount_wall_cy_5_Q : STD_LOGIC; 
  signal b_Maccum_cskyev_cy_1_Q : STD_LOGIC; 
  signal b_Maccum_cskyev_cy_3_Q : STD_LOGIC; 
  signal b_Maccum_cskyev_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Msub_xpixSkye_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Msub_xpixSkye_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Msub_xpixSkye_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_6_Q : STD_LOGIC; 
  signal b_Maccum_rskyev_cy_1_Q : STD_LOGIC; 
  signal b_Maccum_rskyev_cy_3_Q : STD_LOGIC; 
  signal b_Maccum_rskyev_cy_5_Q : STD_LOGIC; 
  signal U2_Mcount_HCS_cy_1_Q : STD_LOGIC; 
  signal U2_Mcount_HCS_cy_3_Q : STD_LOGIC; 
  signal U2_Mcount_HCS_cy_5_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_1_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_3_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_5_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_7_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_9_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_11_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_13_Q : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_5_Q : STD_LOGIC; 
  signal b_Maccum_rreyv_cy_1_Q : STD_LOGIC; 
  signal b_Maccum_rreyv_cy_3_Q : STD_LOGIC; 
  signal b_Maccum_rreyv_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_9_Q : STD_LOGIC; 
  signal b_Maccum_cmonav_cy_1_Q : STD_LOGIC; 
  signal b_Maccum_cmonav_cy_3_Q : STD_LOGIC; 
  signal b_Maccum_cmonav_cy_5_Q : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_6_Q : STD_LOGIC; 
  signal b_Maccum_rmonav_cy_1_Q : STD_LOGIC; 
  signal b_Maccum_rmonav_cy_3_Q : STD_LOGIC; 
  signal b_Maccum_rmonav_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_Msub_xpixRey_cy_1_Q : STD_LOGIC; 
  signal vga_sprite_Msub_xpixRey_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_Msub_xpixRey_cy_5_Q : STD_LOGIC; 
  signal b_Madd_drvskye_sub0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_drvskye_sub0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_drvskye_sub0000_cy_5_Q : STD_LOGIC; 
  signal b_Madd_drvmona_sub0000_cy_1_Q : STD_LOGIC; 
  signal b_Madd_drvmona_sub0000_cy_3_Q : STD_LOGIC; 
  signal b_Madd_drvmona_sub0000_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_XORF_5931 : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_CYINIT_5930 : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_CY0F_5929 : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_CYSELF_5921 : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_BXINV_5919 : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_XORG_5917 : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_CYMUXG_5916 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_CY0G_5914 : STD_LOGIC; 
  signal vga_sprite_ypixMona_0_CYSELG_5906 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_XORF_5970 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CYINIT_5969 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CY0F_5968 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_XORG_5958 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CYSELF_5956 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CYMUXFAST_5955 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CYAND_5954 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_FASTCARRY_5953 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CYMUXG2_5952 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CYMUXF2_5951 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CY0G_5950 : STD_LOGIC; 
  signal vga_sprite_ypixMona_2_CYSELG_5942 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_XORF_6009 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CYINIT_6008 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CY0F_6007 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_XORG_5997 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CYSELF_5995 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CYMUXFAST_5994 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CYAND_5993 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_FASTCARRY_5992 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CYMUXG2_5991 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CYMUXF2_5990 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CY0G_5989 : STD_LOGIC; 
  signal vga_sprite_ypixMona_4_CYSELG_5981 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_XORF_6048 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CYINIT_6047 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CY0F_6046 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_XORG_6036 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CYSELF_6034 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CYMUXFAST_6033 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CYAND_6032 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_FASTCARRY_6031 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CYMUXG2_6030 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CYMUXF2_6029 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CY0G_6028 : STD_LOGIC; 
  signal vga_sprite_ypixMona_6_CYSELG_6020 : STD_LOGIC; 
  signal vga_sprite_ypixMona_8_XORF_6079 : STD_LOGIC; 
  signal vga_sprite_ypixMona_8_CYINIT_6078 : STD_LOGIC; 
  signal vga_sprite_ypixMona_8_CY0F_6077 : STD_LOGIC; 
  signal vga_sprite_ypixMona_8_CYSELF_6069 : STD_LOGIC; 
  signal vga_sprite_ypixMona_8_XORG_6066 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_cy_8_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYINIT_6110 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CY0F_6109 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYSELF_6101 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_BXINV_6099 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYMUXG_6098 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CY0G_6096 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYSELG_6088 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0F_6141 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELF_6132 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXFAST_6131 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYAND_6130 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_FASTCARRY_6129 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXG2_6128 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXF2_6127 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0G_6126 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELG_6118 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0F_6172 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELF_6164 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXFAST_6163 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYAND_6162 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_FASTCARRY_6161 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXG2_6160 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXF2_6159 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0G_6158 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELG_6152 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0F_6205 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELF_6197 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXFAST_6196 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYAND_6195 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_FASTCARRY_6194 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXG2_6193 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXF2_6192 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0G_6191 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELG_6183 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0F_6238 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELF_6231 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXFAST_6230 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYAND_6229 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_FASTCARRY_6228 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXG2_6227 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXF2_6226 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0G_6225 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELG_6219 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYINIT_6268 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CY0F_6267 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYSELF_6259 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_BXINV_6257 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYMUXG_6256 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CY0G_6254 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYSELG_6246 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0F_6299 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELF_6290 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXFAST_6289 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYAND_6288 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_FASTCARRY_6287 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXG2_6286 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXF2_6285 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0G_6284 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELG_6277 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0F_6330 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELF_6323 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXFAST_6322 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYAND_6321 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_FASTCARRY_6320 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXG2_6319 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXF2_6318 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0G_6317 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELG_6309 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0F_6361 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELF_6353 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXFAST_6352 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYAND_6351 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_FASTCARRY_6350 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXG2_6349 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXF2_6348 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0G_6347 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELG_6341 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0F_6392 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELF_6384 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXFAST_6383 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYAND_6382 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_FASTCARRY_6381 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXG2_6380 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXF2_6379 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0G_6378 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELG_6372 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_XORF_6426 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_CYINIT_6425 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_CYSELF_6416 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_BXINV_6414 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_XORG_6412 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_CYMUXG_6411 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0002_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_LOGIC_ONE_6409 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_0_CYSELG_6400 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XORF_6464 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYINIT_6463 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XORG_6452 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0002_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELF_6450 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXFAST_6449 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYAND_6448 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_FASTCARRY_6447 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXG2_6446 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXF2_6445 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_LOGIC_ONE_6444 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELG_6435 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XORF_6503 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ONE_6502 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYINIT_6501 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XORG_6490 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0002_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELF_6488 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXFAST_6487 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYAND_6486 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_FASTCARRY_6485 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXG2_6484 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXF2_6483 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ZERO_6482 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELG_6473 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_4_G : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_XORF_6541 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_CYINIT_6540 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_F : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_XORG_6529 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0002_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_CYSELF_6527 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_CYMUXFAST_6526 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_CYAND_6525 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_FASTCARRY_6524 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_CYMUXG2_6523 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_CYMUXF2_6522 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_LOGIC_ZERO_6521 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_CYSELG_6512 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0002_6_G : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XORF_6572 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_8_LOGIC_ZERO_6571 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYINIT_6570 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYSELF_6561 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_8_F : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XORG_6558 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0002_cy_8_Q : STD_LOGIC; 
  signal b_rskyev_9_rt_6555 : STD_LOGIC; 
  signal b_dcvskye_0_DXMUX_6623 : STD_LOGIC; 
  signal b_dcvskye_0_XORF_6621 : STD_LOGIC; 
  signal b_dcvskye_0_LOGIC_ONE_6620 : STD_LOGIC; 
  signal b_dcvskye_0_CYINIT_6619 : STD_LOGIC; 
  signal b_dcvskye_0_CYSELF_6610 : STD_LOGIC; 
  signal b_dcvskye_0_F : STD_LOGIC; 
  signal b_dcvskye_0_BXINV_6608 : STD_LOGIC; 
  signal b_dcvskye_0_DYMUX_6601 : STD_LOGIC; 
  signal b_dcvskye_0_XORG_6599 : STD_LOGIC; 
  signal b_dcvskye_0_CYMUXG_6598 : STD_LOGIC; 
  signal b_Madd_dcvskye_sub0000_cy_0_Q : STD_LOGIC; 
  signal b_dcvskye_0_LOGIC_ZERO_6596 : STD_LOGIC; 
  signal b_dcvskye_0_CYSELG_6587 : STD_LOGIC; 
  signal b_dcvskye_0_SRINV_6585 : STD_LOGIC; 
  signal b_dcvskye_0_CLKINV_6584 : STD_LOGIC; 
  signal b_dcvskye_0_CEINV_6583 : STD_LOGIC; 
  signal b_dcvskye_2_DXMUX_6681 : STD_LOGIC; 
  signal b_dcvskye_2_XORF_6679 : STD_LOGIC; 
  signal b_dcvskye_2_CYINIT_6678 : STD_LOGIC; 
  signal b_dcvskye_2_DYMUX_6662 : STD_LOGIC; 
  signal b_dcvskye_2_XORG_6660 : STD_LOGIC; 
  signal b_Madd_dcvskye_sub0000_cy_2_Q : STD_LOGIC; 
  signal b_dcvskye_2_CYSELF_6658 : STD_LOGIC; 
  signal b_dcvskye_2_CYMUXFAST_6657 : STD_LOGIC; 
  signal b_dcvskye_2_CYAND_6656 : STD_LOGIC; 
  signal b_dcvskye_2_FASTCARRY_6655 : STD_LOGIC; 
  signal b_dcvskye_2_CYMUXG2_6654 : STD_LOGIC; 
  signal b_dcvskye_2_CYMUXF2_6653 : STD_LOGIC; 
  signal b_dcvskye_2_LOGIC_ZERO_6652 : STD_LOGIC; 
  signal b_dcvskye_2_CYSELG_6643 : STD_LOGIC; 
  signal b_dcvskye_2_SRINV_6641 : STD_LOGIC; 
  signal b_dcvskye_2_CLKINV_6640 : STD_LOGIC; 
  signal b_dcvskye_2_CEINV_6639 : STD_LOGIC; 
  signal b_dcvskye_4_DXMUX_6739 : STD_LOGIC; 
  signal b_dcvskye_4_XORF_6737 : STD_LOGIC; 
  signal b_dcvskye_4_CYINIT_6736 : STD_LOGIC; 
  signal b_dcvskye_4_DYMUX_6720 : STD_LOGIC; 
  signal b_dcvskye_4_XORG_6718 : STD_LOGIC; 
  signal b_Madd_dcvskye_sub0000_cy_4_Q : STD_LOGIC; 
  signal b_dcvskye_4_CYSELF_6716 : STD_LOGIC; 
  signal b_dcvskye_4_CYMUXFAST_6715 : STD_LOGIC; 
  signal b_dcvskye_4_CYAND_6714 : STD_LOGIC; 
  signal b_dcvskye_4_FASTCARRY_6713 : STD_LOGIC; 
  signal b_dcvskye_4_CYMUXG2_6712 : STD_LOGIC; 
  signal b_dcvskye_4_CYMUXF2_6711 : STD_LOGIC; 
  signal b_dcvskye_4_LOGIC_ZERO_6710 : STD_LOGIC; 
  signal b_dcvskye_4_CYSELG_6701 : STD_LOGIC; 
  signal b_dcvskye_4_SRINV_6699 : STD_LOGIC; 
  signal b_dcvskye_4_CLKINV_6698 : STD_LOGIC; 
  signal b_dcvskye_4_CEINV_6697 : STD_LOGIC; 
  signal b_dcvskye_6_DXMUX_6797 : STD_LOGIC; 
  signal b_dcvskye_6_XORF_6795 : STD_LOGIC; 
  signal b_dcvskye_6_CYINIT_6794 : STD_LOGIC; 
  signal b_dcvskye_6_DYMUX_6778 : STD_LOGIC; 
  signal b_dcvskye_6_XORG_6776 : STD_LOGIC; 
  signal b_Madd_dcvskye_sub0000_cy_6_Q : STD_LOGIC; 
  signal b_dcvskye_6_CYSELF_6774 : STD_LOGIC; 
  signal b_dcvskye_6_CYMUXFAST_6773 : STD_LOGIC; 
  signal b_dcvskye_6_CYAND_6772 : STD_LOGIC; 
  signal b_dcvskye_6_FASTCARRY_6771 : STD_LOGIC; 
  signal b_dcvskye_6_CYMUXG2_6770 : STD_LOGIC; 
  signal b_dcvskye_6_CYMUXF2_6769 : STD_LOGIC; 
  signal b_dcvskye_6_LOGIC_ZERO_6768 : STD_LOGIC; 
  signal b_dcvskye_6_CYSELG_6759 : STD_LOGIC; 
  signal b_dcvskye_6_SRINV_6757 : STD_LOGIC; 
  signal b_dcvskye_6_CLKINV_6756 : STD_LOGIC; 
  signal b_dcvskye_6_CEINV_6755 : STD_LOGIC; 
  signal b_dcvskye_8_DXMUX_6848 : STD_LOGIC; 
  signal b_dcvskye_8_XORF_6846 : STD_LOGIC; 
  signal b_dcvskye_8_LOGIC_ZERO_6845 : STD_LOGIC; 
  signal b_dcvskye_8_CYINIT_6844 : STD_LOGIC; 
  signal b_dcvskye_8_CYSELF_6835 : STD_LOGIC; 
  signal b_dcvskye_8_DYMUX_6827 : STD_LOGIC; 
  signal b_dcvskye_8_XORG_6825 : STD_LOGIC; 
  signal b_Madd_dcvskye_sub0000_cy_8_Q : STD_LOGIC; 
  signal b_dcvskye_8_SRINV_6814 : STD_LOGIC; 
  signal b_dcvskye_8_CLKINV_6813 : STD_LOGIC; 
  signal b_dcvskye_8_CEINV_6812 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_1_CYINIT_6884 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_1_CY0F_6883 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_1_CYSELF_6875 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_1_BXINV_6873 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_1_CYMUXG_6872 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_0_Q : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_1_CY0G_6870 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_1_CYSELG_6862 : STD_LOGIC; 
  signal b_add0003_add0000_2_XORF_6922 : STD_LOGIC; 
  signal b_add0003_add0000_2_CYINIT_6921 : STD_LOGIC; 
  signal b_add0003_add0000_2_CY0F_6920 : STD_LOGIC; 
  signal b_add0003_add0000_2_XORG_6910 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_2_Q : STD_LOGIC; 
  signal b_add0003_add0000_2_CYSELF_6908 : STD_LOGIC; 
  signal b_add0003_add0000_2_CYMUXFAST_6907 : STD_LOGIC; 
  signal b_add0003_add0000_2_CYAND_6906 : STD_LOGIC; 
  signal b_add0003_add0000_2_FASTCARRY_6905 : STD_LOGIC; 
  signal b_add0003_add0000_2_CYMUXG2_6904 : STD_LOGIC; 
  signal b_add0003_add0000_2_CYMUXF2_6903 : STD_LOGIC; 
  signal b_add0003_add0000_2_CY0G_6902 : STD_LOGIC; 
  signal b_add0003_add0000_2_CYSELG_6894 : STD_LOGIC; 
  signal b_add0003_add0000_4_XORF_6961 : STD_LOGIC; 
  signal b_add0003_add0000_4_CYINIT_6960 : STD_LOGIC; 
  signal b_add0003_add0000_4_CY0F_6959 : STD_LOGIC; 
  signal b_add0003_add0000_4_XORG_6949 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_4_Q : STD_LOGIC; 
  signal b_add0003_add0000_4_CYSELF_6947 : STD_LOGIC; 
  signal b_add0003_add0000_4_CYMUXFAST_6946 : STD_LOGIC; 
  signal b_add0003_add0000_4_CYAND_6945 : STD_LOGIC; 
  signal b_add0003_add0000_4_FASTCARRY_6944 : STD_LOGIC; 
  signal b_add0003_add0000_4_CYMUXG2_6943 : STD_LOGIC; 
  signal b_add0003_add0000_4_CYMUXF2_6942 : STD_LOGIC; 
  signal b_add0003_add0000_4_CY0G_6941 : STD_LOGIC; 
  signal b_add0003_add0000_4_CYSELG_6933 : STD_LOGIC; 
  signal b_add0003_add0000_6_XORF_7000 : STD_LOGIC; 
  signal b_add0003_add0000_6_CYINIT_6999 : STD_LOGIC; 
  signal b_add0003_add0000_6_CY0F_6998 : STD_LOGIC; 
  signal b_add0003_add0000_6_XORG_6988 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_6_Q : STD_LOGIC; 
  signal b_add0003_add0000_6_CYSELF_6986 : STD_LOGIC; 
  signal b_add0003_add0000_6_CYMUXFAST_6985 : STD_LOGIC; 
  signal b_add0003_add0000_6_CYAND_6984 : STD_LOGIC; 
  signal b_add0003_add0000_6_FASTCARRY_6983 : STD_LOGIC; 
  signal b_add0003_add0000_6_CYMUXG2_6982 : STD_LOGIC; 
  signal b_add0003_add0000_6_CYMUXF2_6981 : STD_LOGIC; 
  signal b_add0003_add0000_6_CY0G_6980 : STD_LOGIC; 
  signal b_add0003_add0000_6_CYSELG_6972 : STD_LOGIC; 
  signal b_add0003_add0000_8_XORF_7031 : STD_LOGIC; 
  signal b_add0003_add0000_8_CYINIT_7030 : STD_LOGIC; 
  signal b_add0003_add0000_8_CY0F_7029 : STD_LOGIC; 
  signal b_add0003_add0000_8_CYSELF_7021 : STD_LOGIC; 
  signal b_add0003_add0000_8_XORG_7018 : STD_LOGIC; 
  signal b_Madd_add0003_add0000_cy_8_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYINIT_7062 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_1_CY0F_7061 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYSELF_7053 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_1_BXINV_7051 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYMUXG_7050 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_1_CY0G_7048 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYSELG_7040 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_3_CY0F_7093 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYSELF_7084 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYMUXFAST_7083 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYAND_7082 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_3_FASTCARRY_7081 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYMUXG2_7080 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYMUXF2_7079 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_3_CY0G_7078 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYSELG_7070 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_5_CY0F_7124 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYSELF_7115 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYMUXFAST_7114 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYAND_7113 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_5_FASTCARRY_7112 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYMUXG2_7111 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYMUXF2_7110 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_5_CY0G_7109 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYSELG_7101 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_7_CY0F_7155 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYSELF_7146 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYMUXFAST_7145 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYAND_7144 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_7_FASTCARRY_7143 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYMUXG2_7142 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYMUXF2_7141 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_7_CY0G_7140 : STD_LOGIC; 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYSELG_7132 : STD_LOGIC; 
  signal vga_sprite_red_cmp_le0000_CY0F_7186 : STD_LOGIC; 
  signal vga_sprite_red_cmp_le0000_CYSELF_7177 : STD_LOGIC; 
  signal vga_sprite_red_cmp_le0000_CYMUXFAST_7176 : STD_LOGIC; 
  signal vga_sprite_red_cmp_le0000_CYAND_7175 : STD_LOGIC; 
  signal vga_sprite_red_cmp_le0000_FASTCARRY_7174 : STD_LOGIC; 
  signal vga_sprite_red_cmp_le0000_CYMUXG2_7173 : STD_LOGIC; 
  signal vga_sprite_red_cmp_le0000_CYMUXF2_7172 : STD_LOGIC; 
  signal vga_sprite_red_cmp_le0000_CY0G_7171 : STD_LOGIC; 
  signal vga_sprite_red_cmp_le0000_CYSELG_7163 : STD_LOGIC; 
  signal b_dcvmona_0_DXMUX_7237 : STD_LOGIC; 
  signal b_dcvmona_0_XORF_7235 : STD_LOGIC; 
  signal b_dcvmona_0_LOGIC_ONE_7234 : STD_LOGIC; 
  signal b_dcvmona_0_CYINIT_7233 : STD_LOGIC; 
  signal b_dcvmona_0_CYSELF_7224 : STD_LOGIC; 
  signal b_dcvmona_0_F : STD_LOGIC; 
  signal b_dcvmona_0_BXINV_7222 : STD_LOGIC; 
  signal b_dcvmona_0_DYMUX_7214 : STD_LOGIC; 
  signal b_dcvmona_0_XORG_7212 : STD_LOGIC; 
  signal b_dcvmona_0_CYMUXG_7211 : STD_LOGIC; 
  signal b_Madd_dcvmona_sub0000_cy_0_Q : STD_LOGIC; 
  signal b_dcvmona_0_LOGIC_ZERO_7209 : STD_LOGIC; 
  signal b_dcvmona_0_CYSELG_7200 : STD_LOGIC; 
  signal b_dcvmona_0_SRINV_7198 : STD_LOGIC; 
  signal b_dcvmona_0_CLKINV_7197 : STD_LOGIC; 
  signal b_dcvmona_0_CEINV_7196 : STD_LOGIC; 
  signal b_dcvmona_2_FFY_RST : STD_LOGIC; 
  signal b_dcvmona_2_FFX_RST : STD_LOGIC; 
  signal b_dcvmona_2_DXMUX_7296 : STD_LOGIC; 
  signal b_dcvmona_2_XORF_7294 : STD_LOGIC; 
  signal b_dcvmona_2_CYINIT_7293 : STD_LOGIC; 
  signal b_dcvmona_2_DYMUX_7276 : STD_LOGIC; 
  signal b_dcvmona_2_XORG_7274 : STD_LOGIC; 
  signal b_Madd_dcvmona_sub0000_cy_2_Q : STD_LOGIC; 
  signal b_dcvmona_2_CYSELF_7272 : STD_LOGIC; 
  signal b_dcvmona_2_CYMUXFAST_7271 : STD_LOGIC; 
  signal b_dcvmona_2_CYAND_7270 : STD_LOGIC; 
  signal b_dcvmona_2_FASTCARRY_7269 : STD_LOGIC; 
  signal b_dcvmona_2_CYMUXG2_7268 : STD_LOGIC; 
  signal b_dcvmona_2_CYMUXF2_7267 : STD_LOGIC; 
  signal b_dcvmona_2_LOGIC_ZERO_7266 : STD_LOGIC; 
  signal b_dcvmona_2_CYSELG_7257 : STD_LOGIC; 
  signal b_dcvmona_2_SRINV_7255 : STD_LOGIC; 
  signal b_dcvmona_2_CLKINV_7254 : STD_LOGIC; 
  signal b_dcvmona_2_CEINV_7253 : STD_LOGIC; 
  signal b_dcvmona_4_DXMUX_7356 : STD_LOGIC; 
  signal b_dcvmona_4_XORF_7354 : STD_LOGIC; 
  signal b_dcvmona_4_CYINIT_7353 : STD_LOGIC; 
  signal b_dcvmona_4_DYMUX_7336 : STD_LOGIC; 
  signal b_dcvmona_4_XORG_7334 : STD_LOGIC; 
  signal b_Madd_dcvmona_sub0000_cy_4_Q : STD_LOGIC; 
  signal b_dcvmona_4_CYSELF_7332 : STD_LOGIC; 
  signal b_dcvmona_4_CYMUXFAST_7331 : STD_LOGIC; 
  signal b_dcvmona_4_CYAND_7330 : STD_LOGIC; 
  signal b_dcvmona_4_FASTCARRY_7329 : STD_LOGIC; 
  signal b_dcvmona_4_CYMUXG2_7328 : STD_LOGIC; 
  signal b_dcvmona_4_CYMUXF2_7327 : STD_LOGIC; 
  signal b_dcvmona_4_LOGIC_ZERO_7326 : STD_LOGIC; 
  signal b_dcvmona_4_CYSELG_7317 : STD_LOGIC; 
  signal b_dcvmona_4_SRINV_7315 : STD_LOGIC; 
  signal b_dcvmona_4_CLKINV_7314 : STD_LOGIC; 
  signal b_dcvmona_4_CEINV_7313 : STD_LOGIC; 
  signal b_dcvmona_6_DXMUX_7416 : STD_LOGIC; 
  signal b_dcvmona_6_XORF_7414 : STD_LOGIC; 
  signal b_dcvmona_6_CYINIT_7413 : STD_LOGIC; 
  signal b_dcvmona_6_DYMUX_7396 : STD_LOGIC; 
  signal b_dcvmona_6_XORG_7394 : STD_LOGIC; 
  signal b_Madd_dcvmona_sub0000_cy_6_Q : STD_LOGIC; 
  signal b_dcvmona_6_CYSELF_7392 : STD_LOGIC; 
  signal b_dcvmona_6_CYMUXFAST_7391 : STD_LOGIC; 
  signal b_dcvmona_6_CYAND_7390 : STD_LOGIC; 
  signal b_dcvmona_6_FASTCARRY_7389 : STD_LOGIC; 
  signal b_dcvmona_6_CYMUXG2_7388 : STD_LOGIC; 
  signal b_dcvmona_6_CYMUXF2_7387 : STD_LOGIC; 
  signal b_dcvmona_6_LOGIC_ZERO_7386 : STD_LOGIC; 
  signal b_dcvmona_6_CYSELG_7377 : STD_LOGIC; 
  signal b_dcvmona_6_SRINV_7375 : STD_LOGIC; 
  signal b_dcvmona_6_CLKINV_7374 : STD_LOGIC; 
  signal b_dcvmona_6_CEINV_7373 : STD_LOGIC; 
  signal b_dcvmona_8_DXMUX_7469 : STD_LOGIC; 
  signal b_dcvmona_8_XORF_7467 : STD_LOGIC; 
  signal b_dcvmona_8_LOGIC_ZERO_7466 : STD_LOGIC; 
  signal b_dcvmona_8_CYINIT_7465 : STD_LOGIC; 
  signal b_dcvmona_8_CYSELF_7456 : STD_LOGIC; 
  signal b_dcvmona_8_DYMUX_7447 : STD_LOGIC; 
  signal b_dcvmona_8_XORG_7445 : STD_LOGIC; 
  signal b_Madd_dcvmona_sub0000_cy_8_Q : STD_LOGIC; 
  signal b_dcvmona_8_SRINV_7434 : STD_LOGIC; 
  signal b_dcvmona_8_CLKINV_7433 : STD_LOGIC; 
  signal b_dcvmona_8_CEINV_7432 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_1_CYINIT_7506 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_1_CY0F_7505 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_1_CYSELF_7497 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_1_BXINV_7495 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_1_CYMUXG_7494 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_0_Q : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_1_CY0G_7492 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_1_CYSELG_7484 : STD_LOGIC; 
  signal b_add0000_add0000_2_XORF_7544 : STD_LOGIC; 
  signal b_add0000_add0000_2_CYINIT_7543 : STD_LOGIC; 
  signal b_add0000_add0000_2_CY0F_7542 : STD_LOGIC; 
  signal b_add0000_add0000_2_XORG_7532 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_2_Q : STD_LOGIC; 
  signal b_add0000_add0000_2_CYSELF_7530 : STD_LOGIC; 
  signal b_add0000_add0000_2_CYMUXFAST_7529 : STD_LOGIC; 
  signal b_add0000_add0000_2_CYAND_7528 : STD_LOGIC; 
  signal b_add0000_add0000_2_FASTCARRY_7527 : STD_LOGIC; 
  signal b_add0000_add0000_2_CYMUXG2_7526 : STD_LOGIC; 
  signal b_add0000_add0000_2_CYMUXF2_7525 : STD_LOGIC; 
  signal b_add0000_add0000_2_CY0G_7524 : STD_LOGIC; 
  signal b_add0000_add0000_2_CYSELG_7516 : STD_LOGIC; 
  signal b_add0000_add0000_4_XORF_7583 : STD_LOGIC; 
  signal b_add0000_add0000_4_CYINIT_7582 : STD_LOGIC; 
  signal b_add0000_add0000_4_CY0F_7581 : STD_LOGIC; 
  signal b_add0000_add0000_4_XORG_7571 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_4_Q : STD_LOGIC; 
  signal b_add0000_add0000_4_CYSELF_7569 : STD_LOGIC; 
  signal b_add0000_add0000_4_CYMUXFAST_7568 : STD_LOGIC; 
  signal b_add0000_add0000_4_CYAND_7567 : STD_LOGIC; 
  signal b_add0000_add0000_4_FASTCARRY_7566 : STD_LOGIC; 
  signal b_add0000_add0000_4_CYMUXG2_7565 : STD_LOGIC; 
  signal b_add0000_add0000_4_CYMUXF2_7564 : STD_LOGIC; 
  signal b_add0000_add0000_4_CY0G_7563 : STD_LOGIC; 
  signal b_add0000_add0000_4_CYSELG_7555 : STD_LOGIC; 
  signal b_add0000_add0000_6_XORF_7622 : STD_LOGIC; 
  signal b_add0000_add0000_6_CYINIT_7621 : STD_LOGIC; 
  signal b_add0000_add0000_6_CY0F_7620 : STD_LOGIC; 
  signal b_add0000_add0000_6_XORG_7610 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_6_Q : STD_LOGIC; 
  signal b_add0000_add0000_6_CYSELF_7608 : STD_LOGIC; 
  signal b_add0000_add0000_6_CYMUXFAST_7607 : STD_LOGIC; 
  signal b_add0000_add0000_6_CYAND_7606 : STD_LOGIC; 
  signal b_add0000_add0000_6_FASTCARRY_7605 : STD_LOGIC; 
  signal b_add0000_add0000_6_CYMUXG2_7604 : STD_LOGIC; 
  signal b_add0000_add0000_6_CYMUXF2_7603 : STD_LOGIC; 
  signal b_add0000_add0000_6_CY0G_7602 : STD_LOGIC; 
  signal b_add0000_add0000_6_CYSELG_7594 : STD_LOGIC; 
  signal b_add0000_add0000_8_XORF_7653 : STD_LOGIC; 
  signal b_add0000_add0000_8_CYINIT_7652 : STD_LOGIC; 
  signal b_add0000_add0000_8_CY0F_7651 : STD_LOGIC; 
  signal b_add0000_add0000_8_CYSELF_7643 : STD_LOGIC; 
  signal b_add0000_add0000_8_XORG_7640 : STD_LOGIC; 
  signal b_Madd_add0000_add0000_cy_8_Q : STD_LOGIC; 
  signal romMona_addr14_0_XORF_7689 : STD_LOGIC; 
  signal romMona_addr14_0_CYINIT_7688 : STD_LOGIC; 
  signal romMona_addr14_0_CY0F_7687 : STD_LOGIC; 
  signal romMona_addr14_0_CYSELF_7679 : STD_LOGIC; 
  signal romMona_addr14_0_BXINV_7677 : STD_LOGIC; 
  signal romMona_addr14_0_XORG_7675 : STD_LOGIC; 
  signal romMona_addr14_0_CYMUXG_7674 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixMona_cy_0_Q : STD_LOGIC; 
  signal romMona_addr14_0_CY0G_7672 : STD_LOGIC; 
  signal romMona_addr14_0_CYSELG_7664 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_XORF_7728 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CYINIT_7727 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CY0F_7726 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_XORG_7716 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixMona_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CYSELF_7714 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CYMUXFAST_7713 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CYAND_7712 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_FASTCARRY_7711 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CYMUXG2_7710 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CYMUXF2_7709 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CY0G_7708 : STD_LOGIC; 
  signal vga_sprite_xpixMona_2_CYSELG_7700 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_XORF_7767 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CYINIT_7766 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CY0F_7765 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_XORG_7756 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixMona_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CYSELF_7754 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CYMUXFAST_7753 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CYAND_7752 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_FASTCARRY_7751 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CYMUXG2_7750 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CYMUXF2_7749 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CY0G_7748 : STD_LOGIC; 
  signal vga_sprite_xpixMona_4_CYSELG_7742 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_XORF_7808 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CYINIT_7807 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CY0F_7806 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_XORG_7797 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixMona_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CYSELF_7795 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CYMUXFAST_7794 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CYAND_7793 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_FASTCARRY_7792 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CYMUXG2_7791 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CYMUXF2_7790 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CY0G_7789 : STD_LOGIC; 
  signal vga_sprite_xpixMona_6_CYSELG_7781 : STD_LOGIC; 
  signal vga_sprite_xpixMona_8_XORF_7839 : STD_LOGIC; 
  signal vga_sprite_xpixMona_8_CYINIT_7838 : STD_LOGIC; 
  signal vga_sprite_xpixMona_8_CY0F_7837 : STD_LOGIC; 
  signal vga_sprite_xpixMona_8_CYSELF_7831 : STD_LOGIC; 
  signal vga_sprite_xpixMona_8_XORG_7828 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixMona_cy_8_Q : STD_LOGIC; 
  signal b_creyv_0_DXMUX_7891 : STD_LOGIC; 
  signal b_creyv_0_XORF_7889 : STD_LOGIC; 
  signal b_creyv_0_CYINIT_7888 : STD_LOGIC; 
  signal b_creyv_0_CY0F_7887 : STD_LOGIC; 
  signal b_creyv_0_CYSELF_7879 : STD_LOGIC; 
  signal b_creyv_0_BXINV_7877 : STD_LOGIC; 
  signal b_creyv_0_DYMUX_7869 : STD_LOGIC; 
  signal b_creyv_0_XORG_7867 : STD_LOGIC; 
  signal b_creyv_0_CYMUXG_7866 : STD_LOGIC; 
  signal b_Maccum_creyv_cy_0_Q : STD_LOGIC; 
  signal b_creyv_0_CY0G_7864 : STD_LOGIC; 
  signal b_creyv_0_CYSELG_7856 : STD_LOGIC; 
  signal b_creyv_0_SRINV_7854 : STD_LOGIC; 
  signal b_creyv_0_CLKINV_7853 : STD_LOGIC; 
  signal b_creyv_0_CEINV_7852 : STD_LOGIC; 
  signal b_creyv_2_FFY_RST : STD_LOGIC; 
  signal b_creyv_2_DXMUX_7952 : STD_LOGIC; 
  signal b_creyv_2_XORF_7950 : STD_LOGIC; 
  signal b_creyv_2_CYINIT_7949 : STD_LOGIC; 
  signal b_creyv_2_CY0F_7948 : STD_LOGIC; 
  signal b_creyv_2_DYMUX_7932 : STD_LOGIC; 
  signal b_creyv_2_XORG_7930 : STD_LOGIC; 
  signal b_Maccum_creyv_cy_2_Q : STD_LOGIC; 
  signal b_creyv_2_CYSELF_7928 : STD_LOGIC; 
  signal b_creyv_2_CYMUXFAST_7927 : STD_LOGIC; 
  signal b_creyv_2_CYAND_7926 : STD_LOGIC; 
  signal b_creyv_2_FASTCARRY_7925 : STD_LOGIC; 
  signal b_creyv_2_CYMUXG2_7924 : STD_LOGIC; 
  signal b_creyv_2_CYMUXF2_7923 : STD_LOGIC; 
  signal b_creyv_2_CY0G_7922 : STD_LOGIC; 
  signal b_creyv_2_CYSELG_7914 : STD_LOGIC; 
  signal b_creyv_2_SRINV_7912 : STD_LOGIC; 
  signal b_creyv_2_CLKINV_7911 : STD_LOGIC; 
  signal b_creyv_2_CEINV_7910 : STD_LOGIC; 
  signal b_creyv_4_DXMUX_8013 : STD_LOGIC; 
  signal b_creyv_4_XORF_8011 : STD_LOGIC; 
  signal b_creyv_4_CYINIT_8010 : STD_LOGIC; 
  signal b_creyv_4_CY0F_8009 : STD_LOGIC; 
  signal b_creyv_4_DYMUX_7993 : STD_LOGIC; 
  signal b_creyv_4_XORG_7991 : STD_LOGIC; 
  signal b_Maccum_creyv_cy_4_Q : STD_LOGIC; 
  signal b_creyv_4_CYSELF_7989 : STD_LOGIC; 
  signal b_creyv_4_CYMUXFAST_7988 : STD_LOGIC; 
  signal b_creyv_4_CYAND_7987 : STD_LOGIC; 
  signal b_creyv_4_FASTCARRY_7986 : STD_LOGIC; 
  signal b_creyv_4_CYMUXG2_7985 : STD_LOGIC; 
  signal b_creyv_4_CYMUXF2_7984 : STD_LOGIC; 
  signal b_creyv_4_CY0G_7983 : STD_LOGIC; 
  signal b_creyv_4_CYSELG_7975 : STD_LOGIC; 
  signal b_creyv_4_SRINV_7973 : STD_LOGIC; 
  signal b_creyv_4_CLKINV_7972 : STD_LOGIC; 
  signal b_creyv_4_CEINV_7971 : STD_LOGIC; 
  signal b_creyv_6_DXMUX_8073 : STD_LOGIC; 
  signal b_creyv_6_XORF_8071 : STD_LOGIC; 
  signal b_creyv_6_CYINIT_8070 : STD_LOGIC; 
  signal b_creyv_6_CY0F_8069 : STD_LOGIC; 
  signal b_creyv_6_DYMUX_8053 : STD_LOGIC; 
  signal b_creyv_6_XORG_8051 : STD_LOGIC; 
  signal b_Maccum_creyv_cy_6_Q : STD_LOGIC; 
  signal b_creyv_6_CYSELF_8049 : STD_LOGIC; 
  signal b_creyv_6_CYMUXFAST_8048 : STD_LOGIC; 
  signal b_creyv_6_CYAND_8047 : STD_LOGIC; 
  signal b_creyv_6_FASTCARRY_8046 : STD_LOGIC; 
  signal b_creyv_6_CYMUXG2_8045 : STD_LOGIC; 
  signal b_creyv_6_CYMUXF2_8044 : STD_LOGIC; 
  signal b_creyv_6_CY0G_8043 : STD_LOGIC; 
  signal b_creyv_6_CYSELG_8035 : STD_LOGIC; 
  signal b_creyv_6_SRINV_8033 : STD_LOGIC; 
  signal b_creyv_6_CLKINV_8032 : STD_LOGIC; 
  signal b_creyv_6_CEINV_8031 : STD_LOGIC; 
  signal b_creyv_8_FFX_RST : STD_LOGIC; 
  signal b_creyv_8_DXMUX_8125 : STD_LOGIC; 
  signal b_creyv_8_XORF_8123 : STD_LOGIC; 
  signal b_creyv_8_CYINIT_8122 : STD_LOGIC; 
  signal b_creyv_8_CY0F_8121 : STD_LOGIC; 
  signal b_creyv_8_CYSELF_8113 : STD_LOGIC; 
  signal b_creyv_8_DYMUX_8104 : STD_LOGIC; 
  signal b_creyv_8_XORG_8102 : STD_LOGIC; 
  signal b_Maccum_creyv_cy_8_Q : STD_LOGIC; 
  signal b_Maccum_creyv_lut_9_1_8099 : STD_LOGIC; 
  signal b_creyv_8_SRINV_8092 : STD_LOGIC; 
  signal b_creyv_8_CLKINV_8091 : STD_LOGIC; 
  signal b_creyv_8_CEINV_8090 : STD_LOGIC; 
  signal mclk_INBUF : STD_LOGIC; 
  signal blue_0_O : STD_LOGIC; 
  signal blue_1_O : STD_LOGIC; 
  signal hsync_O : STD_LOGIC; 
  signal vsync_O : STD_LOGIC; 
  signal btn_0_INBUF : STD_LOGIC; 
  signal btn_1_INBUF : STD_LOGIC; 
  signal btn_2_INBUF : STD_LOGIC; 
  signal btn_3_INBUF : STD_LOGIC; 
  signal red_0_O : STD_LOGIC; 
  signal red_1_O : STD_LOGIC; 
  signal red_2_O : STD_LOGIC; 
  signal green_0_O : STD_LOGIC; 
  signal green_1_O : STD_LOGIC; 
  signal green_2_O : STD_LOGIC; 
  signal U1_q_17_BUFG_S_INVNOT : STD_LOGIC; 
  signal U1_q_17_BUFG_I0_INV : STD_LOGIC; 
  signal mclk_BUFGP_BUFG_S_INVNOT : STD_LOGIC; 
  signal mclk_BUFGP_BUFG_I0_INV : STD_LOGIC; 
  signal U1_q_0_BUFG_S_INVNOT : STD_LOGIC; 
  signal U1_q_0_BUFG_I0_INV : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC;
 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC;
 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC;
 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC;
 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC;
 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC;
 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC;
 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT : STD_LOGIC;
 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPB0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB7 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB6 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB5 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB4 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB3 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB2 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPA0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIPA0 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA7 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA6 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA5 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA4 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA3 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA2 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA1 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPB0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB7 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB6 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB5 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB4 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB3 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB2 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPA0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIPA0 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA7 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA6 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA5 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA4 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA3 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA2 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA1 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPB0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB7 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB6 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB5 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB4 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB3 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB2 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPA0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIPA0 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA7 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA6 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA5 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA4 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA3 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA2 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA1 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA0 : STD_LOGIC; 
  signal U2_vidon_and000026_F5MUX_8995 : STD_LOGIC; 
  signal U2_vidon_and0000261_8993 : STD_LOGIC; 
  signal U2_vidon_and000026_BXINV_8988 : STD_LOGIC; 
  signal U2_vidon_and000026_G : STD_LOGIC; 
  signal U2_vidon_and000018_F5MUX_9020 : STD_LOGIC; 
  signal U2_vidon_and000018_F : STD_LOGIC; 
  signal U2_vidon_and000018_BXINV_9009 : STD_LOGIC; 
  signal U2_vidon_and0000181_9007 : STD_LOGIC; 
  signal U2_vidon_and000065_F5MUX_9045 : STD_LOGIC; 
  signal U2_vidon_and0000651_9043 : STD_LOGIC; 
  signal U2_vidon_and000065_BXINV_9038 : STD_LOGIC; 
  signal U2_vidon_and000065_G : STD_LOGIC; 
  signal vga_sprite_reyspriteon_F5MUX_9070 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_F : STD_LOGIC; 
  signal vga_sprite_reyspriteon_BXINV_9059 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_and0000 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal U2_N2_pack_1 : STD_LOGIC; 
  signal b_dcvskye_not0002 : STD_LOGIC; 
  signal b_dcvskye_not00024_O_pack_1 : STD_LOGIC; 
  signal b_dcvmona_not0002 : STD_LOGIC; 
  signal b_dcvmona_not00024_O_pack_1 : STD_LOGIC; 
  signal b_drvskye_not0002 : STD_LOGIC; 
  signal b_drvskye_not000221_SW1_O_pack_1 : STD_LOGIC; 
  signal b_dcvrey_not0002 : STD_LOGIC; 
  signal b_dcvrey_not00024_O_pack_1 : STD_LOGIC; 
  signal b_drvmona_not0002 : STD_LOGIC; 
  signal b_drvmona_not000221_SW1_O_pack_1 : STD_LOGIC; 
  signal U2_vcs_0_DXMUX_9246 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_0 : STD_LOGIC; 
  signal U2_vcs_cmp_eq0000_pack_2 : STD_LOGIC; 
  signal U2_vcs_0_CLKINV_9228 : STD_LOGIC; 
  signal U2_vcs_0_CEINV_9227 : STD_LOGIC; 
  signal vga_sprite_present_state_cmp_gt0000 : STD_LOGIC; 
  signal vga_sprite_present_state_cmp_gt0000219_pack_1 : STD_LOGIC; 
  signal vga_sprite_present_state_cmp_gt0000_inv : STD_LOGIC; 
  signal vga_sprite_present_state_cmp_gt000027_pack_1 : STD_LOGIC; 
  signal b_drvskye_not00026_9323 : STD_LOGIC; 
  signal b_drvskye_not00021_O_pack_1 : STD_LOGIC; 
  signal b_drvmona_not00026_9347 : STD_LOGIC; 
  signal b_drvmona_not00021_O_pack_1 : STD_LOGIC; 
  signal U2_HCS_cmp_eq00005_9371 : STD_LOGIC; 
  signal U2_N3_pack_1 : STD_LOGIC; 
  signal b_drvrey_not0002 : STD_LOGIC; 
  signal b_drvrey_not000221_SW1_O_pack_1 : STD_LOGIC; 
  signal b_drvrey_not00026_9419 : STD_LOGIC; 
  signal b_drvrey_not00021_O_pack_1 : STD_LOGIC; 
  signal U2_HCS_1_FFY_RST : STD_LOGIC; 
  signal U2_HCS_1_FFX_RST : STD_LOGIC; 
  signal U2_HCS_1_DXMUX_9457 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_1 : STD_LOGIC; 
  signal U2_HCS_1_DYMUX_9442 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_0 : STD_LOGIC; 
  signal U2_HCS_1_SRINV_9433 : STD_LOGIC; 
  signal U2_HCS_1_CLKINV_9432 : STD_LOGIC; 
  signal U2_HCS_3_DXMUX_9499 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_3 : STD_LOGIC; 
  signal U2_HCS_3_DYMUX_9484 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_2 : STD_LOGIC; 
  signal U2_HCS_3_SRINV_9475 : STD_LOGIC; 
  signal U2_HCS_3_CLKINV_9474 : STD_LOGIC; 
  signal U2_HCS_5_DXMUX_9541 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_5 : STD_LOGIC; 
  signal U2_HCS_5_DYMUX_9526 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_4 : STD_LOGIC; 
  signal U2_HCS_5_SRINV_9517 : STD_LOGIC; 
  signal U2_HCS_5_CLKINV_9516 : STD_LOGIC; 
  signal U2_HCS_7_DXMUX_9583 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_7 : STD_LOGIC; 
  signal U2_HCS_7_DYMUX_9568 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_6 : STD_LOGIC; 
  signal U2_HCS_7_SRINV_9559 : STD_LOGIC; 
  signal U2_HCS_7_CLKINV_9558 : STD_LOGIC; 
  signal U2_HCS_9_DXMUX_9625 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_9 : STD_LOGIC; 
  signal U2_HCS_9_DYMUX_9610 : STD_LOGIC; 
  signal U2_Mcount_HCS_eqn_8 : STD_LOGIC; 
  signal U2_HCS_9_SRINV_9601 : STD_LOGIC; 
  signal U2_HCS_9_CLKINV_9600 : STD_LOGIC; 
  signal U2_vcs_1_FFY_RST : STD_LOGIC; 
  signal U2_vcs_1_DYMUX_9650 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_1 : STD_LOGIC; 
  signal U2_vcs_1_CLKINV_9639 : STD_LOGIC; 
  signal U2_vcs_1_CEINV_9638 : STD_LOGIC; 
  signal U2_vcs_3_FFY_RST : STD_LOGIC; 
  signal U2_vcs_3_DXMUX_9696 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_3 : STD_LOGIC; 
  signal U2_vcs_3_DYMUX_9679 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_2 : STD_LOGIC; 
  signal U2_vcs_3_SRINV_9669 : STD_LOGIC; 
  signal U2_vcs_3_CLKINV_9668 : STD_LOGIC; 
  signal U2_vcs_3_CEINV_9667 : STD_LOGIC; 
  signal U2_vcs_5_DXMUX_9742 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_5 : STD_LOGIC; 
  signal U2_vcs_5_DYMUX_9725 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_4 : STD_LOGIC; 
  signal U2_vcs_5_SRINV_9715 : STD_LOGIC; 
  signal U2_vcs_5_CLKINV_9714 : STD_LOGIC; 
  signal U2_vcs_5_CEINV_9713 : STD_LOGIC; 
  signal U2_vcs_7_DXMUX_9788 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_7 : STD_LOGIC; 
  signal U2_vcs_7_DYMUX_9771 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_6 : STD_LOGIC; 
  signal U2_vcs_7_SRINV_9761 : STD_LOGIC; 
  signal U2_vcs_7_CLKINV_9760 : STD_LOGIC; 
  signal U2_vcs_7_CEINV_9759 : STD_LOGIC; 
  signal U2_vcs_9_DXMUX_9834 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_9 : STD_LOGIC; 
  signal U2_vcs_9_DYMUX_9817 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_8 : STD_LOGIC; 
  signal U2_vcs_9_SRINV_9807 : STD_LOGIC; 
  signal U2_vcs_9_CLKINV_9806 : STD_LOGIC; 
  signal U2_vcs_9_CEINV_9805 : STD_LOGIC; 
  signal b_dcvskye_not00027_9959 : STD_LOGIC; 
  signal b_dcvmona_not00027_9971 : STD_LOGIC; 
  signal red_0_OBUF_9995 : STD_LOGIC; 
  signal N12_pack_1 : STD_LOGIC; 
  signal red_1_OBUF_10019 : STD_LOGIC; 
  signal N10_pack_1 : STD_LOGIC; 
  signal red_2_OBUF_10043 : STD_LOGIC; 
  signal N8_pack_1 : STD_LOGIC; 
  signal U2_vidon_and000039_10067 : STD_LOGIC; 
  signal U2_vidon_and00000_pack_1 : STD_LOGIC; 
  signal U2_vidon_and00006_10084 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0000_6_pack_1 : STD_LOGIC; 
  signal vga_sprite_present_state_cmp_gt000022_10199 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal b_rmonav_not0001_pack_1 : STD_LOGIC; 
  signal vga_sprite_N2 : STD_LOGIC; 
  signal vga_sprite_N3 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0000_cy_7_pack_1 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0001_cy_5_pack_3 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0001_cy_7_pack_1 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd2_DXMUX_10366 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd2_DYMUX_10357 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd2_SRINV_10355 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd2_CLKINV_10354 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd2_CEINV_10353 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd3_DYMUX_10383 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd3_CLKINV_10380 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd3_CEINV_10379 : STD_LOGIC; 
  signal N23 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal vga_sprite_monaspriteon : STD_LOGIC; 
  signal N31_pack_1 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0000_cy_7_pack_1 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_5_pack_1 : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
  signal U2_vidon_and000080_10511 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0000_cy_7_pack_1 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0001_cy_5_pack_3 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0001_cy_7_pack_1 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0001_cy_5_pack_3 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0001_cy_7_pack_1 : STD_LOGIC; 
  signal go1 : STD_LOGIC; 
  signal green_0_OBUF_10675 : STD_LOGIC; 
  signal N18_pack_1 : STD_LOGIC; 
  signal green_1_OBUF_10699 : STD_LOGIC; 
  signal N16_pack_1 : STD_LOGIC; 
  signal green_2_OBUF_10723 : STD_LOGIC; 
  signal N14_pack_1 : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_skyespriteon_addsub0003_cy_5_pack_1 : STD_LOGIC; 
  signal U2_vidon_and0000105_10771 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_5_pack_1 : STD_LOGIC; 
  signal b_calc_FFY_RST : STD_LOGIC; 
  signal b_calc_DYMUX_10807 : STD_LOGIC; 
  signal b_calc_BYINV_10806 : STD_LOGIC; 
  signal b_calc_CLKINV_10804 : STD_LOGIC; 
  signal b_calc_CEINV_10803 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2 : STD_LOGIC; 
  signal U2_VSENABLE_DXMUX_10951 : STD_LOGIC; 
  signal U2_HCS_cmp_eq0000 : STD_LOGIC; 
  signal U2_HCS_cmp_eq000010_pack_1 : STD_LOGIC; 
  signal U2_VSENABLE_CLKINV_10934 : STD_LOGIC; 
  signal U2_VSENABLE_CEINVNOT : STD_LOGIC; 
  signal vga_sprite_skyespriteon : STD_LOGIC; 
  signal b_dcvrey_not00027_10977 : STD_LOGIC; 
  signal hsync_OBUF_11037 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0000_6_pack_1 : STD_LOGIC; 
  signal vidon : STD_LOGIC; 
  signal U2_vidon_and0000117_pack_1 : STD_LOGIC; 
  signal cp_delay2_FFY_RST : STD_LOGIC; 
  signal cp_delay2_DXMUX_11177 : STD_LOGIC; 
  signal cp_delay2_DYMUX_11169 : STD_LOGIC; 
  signal cp_delay2_SRINV_11167 : STD_LOGIC; 
  signal cp_delay2_CLKINV_11166 : STD_LOGIC; 
  signal cp_delay3_DYMUX_11191 : STD_LOGIC; 
  signal cp_delay3_CLKINV_11188 : STD_LOGIC; 
  signal vsync_OBUF_11459 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_addsub0000_6_pack_1 : STD_LOGIC; 
  signal vga_sprite_xpixMona_sub0000_8_bdd0_pack_1 : STD_LOGIC; 
  signal vga_sprite_blue_1_4_11579 : STD_LOGIC; 
  signal vga_sprite_N6_pack_1 : STD_LOGIC; 
  signal vga_sprite_blue_0_20 : STD_LOGIC; 
  signal vga_sprite_N5 : STD_LOGIC; 
  signal blue_0_OBUF_11627 : STD_LOGIC; 
  signal vga_sprite_blue_0_25_pack_1 : STD_LOGIC; 
  signal vga_sprite_blue_0_4 : STD_LOGIC; 
  signal vga_sprite_N4 : STD_LOGIC; 
  signal vga_sprite_N7_pack_1 : STD_LOGIC; 
  signal vga_sprite_N8 : STD_LOGIC; 
  signal blue_1_OBUF_11699 : STD_LOGIC; 
  signal vga_sprite_blue_1_25_pack_1 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_XORF_11735 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_CYINIT_11734 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_CYSELF_11725 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_BXINV_11723 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_XORG_11721 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_CYMUXG_11720 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0002_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_LOGIC_ONE_11718 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_0_CYSELG_11709 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XORF_11773 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYINIT_11772 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XORG_11761 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0002_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELF_11759 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXFAST_11758 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYAND_11757 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_FASTCARRY_11756 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXG2_11755 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXF2_11754 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_LOGIC_ONE_11753 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELG_11744 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XORF_11812 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ONE_11811 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYINIT_11810 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XORG_11799 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0002_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELF_11797 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXFAST_11796 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYAND_11795 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_FASTCARRY_11794 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXG2_11793 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXF2_11792 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ZERO_11791 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELG_11782 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_4_G : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_XORF_11850 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_CYINIT_11849 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_F : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_XORG_11838 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0002_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_CYSELF_11836 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_CYMUXFAST_11835 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_CYAND_11834 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_FASTCARRY_11833 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_CYMUXG2_11832 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_CYMUXF2_11831 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_LOGIC_ZERO_11830 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_CYSELG_11821 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_addsub0002_6_G : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XORF_11881 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_8_LOGIC_ZERO_11880 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYINIT_11879 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYSELF_11870 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_8_F : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XORG_11867 : STD_LOGIC; 
  signal vga_sprite_Madd_reyspriteon_addsub0002_cy_8_Q : STD_LOGIC; 
  signal b_rreyv_9_rt_11864 : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_XORF_11917 : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_CYINIT_11916 : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_CY0F_11915 : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_CYSELF_11907 : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_BXINV_11905 : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_XORG_11903 : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_CYMUXG_11902 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixRey_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_CY0G_11900 : STD_LOGIC; 
  signal vga_sprite_ypixRey_0_CYSELG_11892 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_XORF_11956 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CYINIT_11955 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CY0F_11954 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_XORG_11944 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixRey_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CYSELF_11942 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CYMUXFAST_11941 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CYAND_11940 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_FASTCARRY_11939 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CYMUXG2_11938 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CYMUXF2_11937 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CY0G_11936 : STD_LOGIC; 
  signal vga_sprite_ypixRey_2_CYSELG_11928 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_XORF_11995 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CYINIT_11994 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CY0F_11993 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_XORG_11983 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixRey_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CYSELF_11981 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CYMUXFAST_11980 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CYAND_11979 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_FASTCARRY_11978 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CYMUXG2_11977 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CYMUXF2_11976 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CY0G_11975 : STD_LOGIC; 
  signal vga_sprite_ypixRey_4_CYSELG_11967 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_XORF_12034 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CYINIT_12033 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CY0F_12032 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_XORG_12022 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixRey_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CYSELF_12020 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CYMUXFAST_12019 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CYAND_12018 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_FASTCARRY_12017 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CYMUXG2_12016 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CYMUXF2_12015 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CY0G_12014 : STD_LOGIC; 
  signal vga_sprite_ypixRey_6_CYSELG_12006 : STD_LOGIC; 
  signal vga_sprite_ypixRey_8_XORF_12065 : STD_LOGIC; 
  signal vga_sprite_ypixRey_8_CYINIT_12064 : STD_LOGIC; 
  signal vga_sprite_ypixRey_8_CY0F_12063 : STD_LOGIC; 
  signal vga_sprite_ypixRey_8_CYSELF_12055 : STD_LOGIC; 
  signal vga_sprite_ypixRey_8_XORG_12052 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixRey_cy_8_Q : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_1_CYINIT_12096 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_1_CY0F_12095 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_1_CYSELF_12087 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_1_BXINV_12085 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_1_CYMUXG_12084 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_0_Q : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_1_CY0G_12082 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_1_CYSELG_12074 : STD_LOGIC; 
  signal b_add0005_add0000_2_XORF_12134 : STD_LOGIC; 
  signal b_add0005_add0000_2_CYINIT_12133 : STD_LOGIC; 
  signal b_add0005_add0000_2_CY0F_12132 : STD_LOGIC; 
  signal b_add0005_add0000_2_XORG_12122 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_2_Q : STD_LOGIC; 
  signal b_add0005_add0000_2_CYSELF_12120 : STD_LOGIC; 
  signal b_add0005_add0000_2_CYMUXFAST_12119 : STD_LOGIC; 
  signal b_add0005_add0000_2_CYAND_12118 : STD_LOGIC; 
  signal b_add0005_add0000_2_FASTCARRY_12117 : STD_LOGIC; 
  signal b_add0005_add0000_2_CYMUXG2_12116 : STD_LOGIC; 
  signal b_add0005_add0000_2_CYMUXF2_12115 : STD_LOGIC; 
  signal b_add0005_add0000_2_CY0G_12114 : STD_LOGIC; 
  signal b_add0005_add0000_2_CYSELG_12106 : STD_LOGIC; 
  signal b_add0005_add0000_4_XORF_12173 : STD_LOGIC; 
  signal b_add0005_add0000_4_CYINIT_12172 : STD_LOGIC; 
  signal b_add0005_add0000_4_CY0F_12171 : STD_LOGIC; 
  signal b_add0005_add0000_4_XORG_12161 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_4_Q : STD_LOGIC; 
  signal b_add0005_add0000_4_CYSELF_12159 : STD_LOGIC; 
  signal b_add0005_add0000_4_CYMUXFAST_12158 : STD_LOGIC; 
  signal b_add0005_add0000_4_CYAND_12157 : STD_LOGIC; 
  signal b_add0005_add0000_4_FASTCARRY_12156 : STD_LOGIC; 
  signal b_add0005_add0000_4_CYMUXG2_12155 : STD_LOGIC; 
  signal b_add0005_add0000_4_CYMUXF2_12154 : STD_LOGIC; 
  signal b_add0005_add0000_4_CY0G_12153 : STD_LOGIC; 
  signal b_add0005_add0000_4_CYSELG_12145 : STD_LOGIC; 
  signal b_add0005_add0000_6_XORF_12212 : STD_LOGIC; 
  signal b_add0005_add0000_6_CYINIT_12211 : STD_LOGIC; 
  signal b_add0005_add0000_6_CY0F_12210 : STD_LOGIC; 
  signal b_add0005_add0000_6_XORG_12200 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_6_Q : STD_LOGIC; 
  signal b_add0005_add0000_6_CYSELF_12198 : STD_LOGIC; 
  signal b_add0005_add0000_6_CYMUXFAST_12197 : STD_LOGIC; 
  signal b_add0005_add0000_6_CYAND_12196 : STD_LOGIC; 
  signal b_add0005_add0000_6_FASTCARRY_12195 : STD_LOGIC; 
  signal b_add0005_add0000_6_CYMUXG2_12194 : STD_LOGIC; 
  signal b_add0005_add0000_6_CYMUXF2_12193 : STD_LOGIC; 
  signal b_add0005_add0000_6_CY0G_12192 : STD_LOGIC; 
  signal b_add0005_add0000_6_CYSELG_12184 : STD_LOGIC; 
  signal b_add0005_add0000_8_XORF_12243 : STD_LOGIC; 
  signal b_add0005_add0000_8_CYINIT_12242 : STD_LOGIC; 
  signal b_add0005_add0000_8_CY0F_12241 : STD_LOGIC; 
  signal b_add0005_add0000_8_CYSELF_12233 : STD_LOGIC; 
  signal b_add0005_add0000_8_XORG_12230 : STD_LOGIC; 
  signal b_Madd_add0005_add0000_cy_8_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_XORF_12279 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_CYINIT_12278 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_CY0F_12277 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_CYSELF_12269 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_BXINV_12267 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_XORG_12265 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_CYMUXG_12264 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_CY0G_12262 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_5_CYSELG_12254 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_XORF_12318 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CYINIT_12317 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CY0F_12316 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_XORG_12306 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CYSELF_12304 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CYMUXFAST_12303 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CYAND_12302 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_FASTCARRY_12301 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CYMUXG2_12300 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CYMUXF2_12299 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CY0G_12298 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_7_CYSELG_12290 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_XORF_12357 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CYINIT_12356 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CY0F_12355 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_XORG_12345 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CYSELF_12343 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CYMUXFAST_12342 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CYAND_12341 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_FASTCARRY_12340 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CYMUXG2_12339 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CYMUXF2_12338 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CY0G_12337 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_9_CYSELG_12329 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_XORF_12396 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_CYINIT_12395 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_CY0F_12394 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_XORG_12384 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_CYSELF_12382 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_CYMUXFAST_12381 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_CYAND_12380 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_FASTCARRY_12379 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_CYMUXG2_12378 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_CYMUXF2_12377 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_LOGIC_ZERO_12376 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_CYSELG_12367 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_11_G : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_13_XORF_12411 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_13_CYINIT_12410 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_13_rt_12408 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYINIT_12442 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CY0F_12441 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYSELF_12433 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_BXINV_12431 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYMUXG_12430 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CY0G_12428 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYSELG_12420 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0F_12473 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELF_12464 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXFAST_12463 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYAND_12462 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_FASTCARRY_12461 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXG2_12460 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXF2_12459 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0G_12458 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELG_12450 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0F_12504 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELF_12496 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXFAST_12495 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYAND_12494 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_FASTCARRY_12493 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXG2_12492 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXF2_12491 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0G_12490 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELG_12484 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0F_12537 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELF_12529 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXFAST_12528 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYAND_12527 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_FASTCARRY_12526 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXG2_12525 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXF2_12524 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0G_12523 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELG_12515 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0F_12570 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELF_12563 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXFAST_12562 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYAND_12561 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_FASTCARRY_12560 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXG2_12559 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXF2_12558 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0G_12557 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELG_12551 : STD_LOGIC; 
  signal b_drvrey_0_FFY_RST : STD_LOGIC; 
  signal b_drvrey_0_DXMUX_12621 : STD_LOGIC; 
  signal b_drvrey_0_XORF_12619 : STD_LOGIC; 
  signal b_drvrey_0_LOGIC_ONE_12618 : STD_LOGIC; 
  signal b_drvrey_0_CYINIT_12617 : STD_LOGIC; 
  signal b_drvrey_0_CYSELF_12608 : STD_LOGIC; 
  signal b_drvrey_0_F : STD_LOGIC; 
  signal b_drvrey_0_BXINV_12606 : STD_LOGIC; 
  signal b_drvrey_0_DYMUX_12598 : STD_LOGIC; 
  signal b_drvrey_0_XORG_12596 : STD_LOGIC; 
  signal b_drvrey_0_CYMUXG_12595 : STD_LOGIC; 
  signal b_Madd_drvrey_sub0000_cy_0_Q : STD_LOGIC; 
  signal b_drvrey_0_LOGIC_ZERO_12593 : STD_LOGIC; 
  signal b_drvrey_0_CYSELG_12584 : STD_LOGIC; 
  signal b_drvrey_0_SRINV_12582 : STD_LOGIC; 
  signal b_drvrey_0_CLKINV_12581 : STD_LOGIC; 
  signal b_drvrey_0_CEINV_12580 : STD_LOGIC; 
  signal b_drvrey_2_DXMUX_12680 : STD_LOGIC; 
  signal b_drvrey_2_XORF_12678 : STD_LOGIC; 
  signal b_drvrey_2_CYINIT_12677 : STD_LOGIC; 
  signal b_drvrey_2_DYMUX_12660 : STD_LOGIC; 
  signal b_drvrey_2_XORG_12658 : STD_LOGIC; 
  signal b_Madd_drvrey_sub0000_cy_2_Q : STD_LOGIC; 
  signal b_drvrey_2_CYSELF_12656 : STD_LOGIC; 
  signal b_drvrey_2_CYMUXFAST_12655 : STD_LOGIC; 
  signal b_drvrey_2_CYAND_12654 : STD_LOGIC; 
  signal b_drvrey_2_FASTCARRY_12653 : STD_LOGIC; 
  signal b_drvrey_2_CYMUXG2_12652 : STD_LOGIC; 
  signal b_drvrey_2_CYMUXF2_12651 : STD_LOGIC; 
  signal b_drvrey_2_LOGIC_ZERO_12650 : STD_LOGIC; 
  signal b_drvrey_2_CYSELG_12641 : STD_LOGIC; 
  signal b_drvrey_2_SRINV_12639 : STD_LOGIC; 
  signal b_drvrey_2_CLKINV_12638 : STD_LOGIC; 
  signal b_drvrey_2_CEINV_12637 : STD_LOGIC; 
  signal b_drvrey_4_DXMUX_12740 : STD_LOGIC; 
  signal b_drvrey_4_XORF_12738 : STD_LOGIC; 
  signal b_drvrey_4_CYINIT_12737 : STD_LOGIC; 
  signal b_drvrey_4_DYMUX_12720 : STD_LOGIC; 
  signal b_drvrey_4_XORG_12718 : STD_LOGIC; 
  signal b_Madd_drvrey_sub0000_cy_4_Q : STD_LOGIC; 
  signal b_drvrey_4_CYSELF_12716 : STD_LOGIC; 
  signal b_drvrey_4_CYMUXFAST_12715 : STD_LOGIC; 
  signal b_drvrey_4_CYAND_12714 : STD_LOGIC; 
  signal b_drvrey_4_FASTCARRY_12713 : STD_LOGIC; 
  signal b_drvrey_4_CYMUXG2_12712 : STD_LOGIC; 
  signal b_drvrey_4_CYMUXF2_12711 : STD_LOGIC; 
  signal b_drvrey_4_LOGIC_ZERO_12710 : STD_LOGIC; 
  signal b_drvrey_4_CYSELG_12701 : STD_LOGIC; 
  signal b_drvrey_4_SRINV_12699 : STD_LOGIC; 
  signal b_drvrey_4_CLKINV_12698 : STD_LOGIC; 
  signal b_drvrey_4_CEINV_12697 : STD_LOGIC; 
  signal b_drvrey_6_DXMUX_12800 : STD_LOGIC; 
  signal b_drvrey_6_XORF_12798 : STD_LOGIC; 
  signal b_drvrey_6_CYINIT_12797 : STD_LOGIC; 
  signal b_drvrey_6_DYMUX_12780 : STD_LOGIC; 
  signal b_drvrey_6_XORG_12778 : STD_LOGIC; 
  signal b_Madd_drvrey_sub0000_cy_6_Q : STD_LOGIC; 
  signal b_drvrey_6_CYSELF_12776 : STD_LOGIC; 
  signal b_drvrey_6_CYMUXFAST_12775 : STD_LOGIC; 
  signal b_drvrey_6_CYAND_12774 : STD_LOGIC; 
  signal b_drvrey_6_FASTCARRY_12773 : STD_LOGIC; 
  signal b_drvrey_6_CYMUXG2_12772 : STD_LOGIC; 
  signal b_drvrey_6_CYMUXF2_12771 : STD_LOGIC; 
  signal b_drvrey_6_LOGIC_ZERO_12770 : STD_LOGIC; 
  signal b_drvrey_6_CYSELG_12761 : STD_LOGIC; 
  signal b_drvrey_6_SRINV_12759 : STD_LOGIC; 
  signal b_drvrey_6_CLKINV_12758 : STD_LOGIC; 
  signal b_drvrey_6_CEINV_12757 : STD_LOGIC; 
  signal b_drvrey_8_FFY_RST : STD_LOGIC; 
  signal b_drvrey_8_FFX_RST : STD_LOGIC; 
  signal b_drvrey_8_DXMUX_12853 : STD_LOGIC; 
  signal b_drvrey_8_XORF_12851 : STD_LOGIC; 
  signal b_drvrey_8_LOGIC_ZERO_12850 : STD_LOGIC; 
  signal b_drvrey_8_CYINIT_12849 : STD_LOGIC; 
  signal b_drvrey_8_CYSELF_12840 : STD_LOGIC; 
  signal b_drvrey_8_DYMUX_12831 : STD_LOGIC; 
  signal b_drvrey_8_XORG_12829 : STD_LOGIC; 
  signal b_Madd_drvrey_sub0000_cy_8_Q : STD_LOGIC; 
  signal b_drvrey_8_SRINV_12818 : STD_LOGIC; 
  signal b_drvrey_8_CLKINV_12817 : STD_LOGIC; 
  signal b_drvrey_8_CEINV_12816 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYINIT_12890 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CY0F_12889 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYSELF_12881 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_BXINV_12879 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYMUXG_12878 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CY0G_12876 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYSELG_12868 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0F_12921 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELF_12912 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXFAST_12911 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYAND_12910 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_FASTCARRY_12909 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXG2_12908 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXF2_12907 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0G_12906 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELG_12899 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0F_12952 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELF_12945 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXFAST_12944 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYAND_12943 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_FASTCARRY_12942 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXG2_12941 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXF2_12940 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0G_12939 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELG_12931 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0F_12983 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELF_12975 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXFAST_12974 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYAND_12973 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_FASTCARRY_12972 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXG2_12971 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXF2_12970 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0G_12969 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELG_12963 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0F_13014 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELF_13006 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXFAST_13005 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYAND_13004 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_FASTCARRY_13003 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXG2_13002 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXF2_13001 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0G_13000 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELG_12994 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_XORF_13049 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_CYINIT_13048 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_CY0F_13047 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_CYSELF_13039 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_BXINV_13037 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_XORG_13035 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_CYMUXG_13034 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixSkye_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_CY0G_13032 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_0_CYSELG_13024 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_XORF_13088 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CYINIT_13087 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CY0F_13086 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_XORG_13076 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixSkye_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CYSELF_13074 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CYMUXFAST_13073 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CYAND_13072 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_FASTCARRY_13071 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CYMUXG2_13070 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CYMUXF2_13069 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CY0G_13068 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_2_CYSELG_13060 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_XORF_13127 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CYINIT_13126 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CY0F_13125 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_XORG_13115 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixSkye_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CYSELF_13113 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CYMUXFAST_13112 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CYAND_13111 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_FASTCARRY_13110 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CYMUXG2_13109 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CYMUXF2_13108 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CY0G_13107 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_4_CYSELG_13099 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_XORF_13166 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CYINIT_13165 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CY0F_13164 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_XORG_13154 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixSkye_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CYSELF_13152 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CYMUXFAST_13151 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CYAND_13150 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_FASTCARRY_13149 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CYMUXG2_13148 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CYMUXF2_13147 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CY0G_13146 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_6_CYSELG_13138 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_8_XORF_13197 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_8_CYINIT_13196 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_8_CY0F_13195 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_8_CYSELF_13187 : STD_LOGIC; 
  signal vga_sprite_ypixSkye_8_XORG_13184 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixSkye_cy_8_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYINIT_13228 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CY0F_13227 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYSELF_13219 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_BXINV_13217 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYMUXG_13216 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CY0G_13214 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYSELG_13206 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0F_13259 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELF_13250 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXFAST_13249 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYAND_13248 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_FASTCARRY_13247 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXG2_13246 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXF2_13245 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0G_13244 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELG_13236 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0F_13290 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELF_13281 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXFAST_13280 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYAND_13279 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_FASTCARRY_13278 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXG2_13277 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXF2_13276 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0G_13275 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELG_13267 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0F_13321 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELF_13312 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXFAST_13311 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYAND_13310 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_FASTCARRY_13309 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXG2_13308 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXF2_13307 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0G_13306 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELG_13298 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_CY0F_13352 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_CYSELF_13343 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_CYMUXFAST_13342 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_CYAND_13341 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_FASTCARRY_13340 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_CYMUXG2_13339 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_CYMUXF2_13338 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_CY0G_13337 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_ge0000_CYSELG_13329 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYINIT_13382 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CY0F_13381 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYSELF_13373 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_BXINV_13371 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYMUXG_13370 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CY0G_13368 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYSELG_13360 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0F_13413 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELF_13405 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXFAST_13404 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYAND_13403 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_FASTCARRY_13402 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXG2_13401 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXF2_13400 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0G_13399 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELG_13393 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0F_13446 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELF_13438 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXFAST_13437 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYAND_13436 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_FASTCARRY_13435 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXG2_13434 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXF2_13433 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0G_13432 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELG_13424 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0F_13479 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELF_13472 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXFAST_13471 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYAND_13470 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_FASTCARRY_13469 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXG2_13468 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXF2_13467 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0G_13466 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELG_13460 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_CY0F_13512 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_CYSELF_13504 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_CYMUXFAST_13503 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_CYAND_13502 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_FASTCARRY_13501 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_CYMUXG2_13500 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_CYMUXF2_13499 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_CY0G_13498 : STD_LOGIC; 
  signal vga_sprite_skyespriteon_cmp_le0000_CYSELG_13490 : STD_LOGIC; 
  signal b_dcvrey_0_FFY_RST : STD_LOGIC; 
  signal b_dcvrey_0_DXMUX_13563 : STD_LOGIC; 
  signal b_dcvrey_0_XORF_13561 : STD_LOGIC; 
  signal b_dcvrey_0_LOGIC_ONE_13560 : STD_LOGIC; 
  signal b_dcvrey_0_CYINIT_13559 : STD_LOGIC; 
  signal b_dcvrey_0_CYSELF_13550 : STD_LOGIC; 
  signal b_dcvrey_0_F : STD_LOGIC; 
  signal b_dcvrey_0_BXINV_13548 : STD_LOGIC; 
  signal b_dcvrey_0_DYMUX_13540 : STD_LOGIC; 
  signal b_dcvrey_0_XORG_13538 : STD_LOGIC; 
  signal b_dcvrey_0_CYMUXG_13537 : STD_LOGIC; 
  signal b_Madd_dcvrey_sub0000_cy_0_Q : STD_LOGIC; 
  signal b_dcvrey_0_LOGIC_ZERO_13535 : STD_LOGIC; 
  signal b_dcvrey_0_CYSELG_13526 : STD_LOGIC; 
  signal b_dcvrey_0_SRINV_13524 : STD_LOGIC; 
  signal b_dcvrey_0_CLKINV_13523 : STD_LOGIC; 
  signal b_dcvrey_0_CEINV_13522 : STD_LOGIC; 
  signal b_dcvrey_2_DXMUX_13622 : STD_LOGIC; 
  signal b_dcvrey_2_XORF_13620 : STD_LOGIC; 
  signal b_dcvrey_2_CYINIT_13619 : STD_LOGIC; 
  signal b_dcvrey_2_DYMUX_13602 : STD_LOGIC; 
  signal b_dcvrey_2_XORG_13600 : STD_LOGIC; 
  signal b_Madd_dcvrey_sub0000_cy_2_Q : STD_LOGIC; 
  signal b_dcvrey_2_CYSELF_13598 : STD_LOGIC; 
  signal b_dcvrey_2_CYMUXFAST_13597 : STD_LOGIC; 
  signal b_dcvrey_2_CYAND_13596 : STD_LOGIC; 
  signal b_dcvrey_2_FASTCARRY_13595 : STD_LOGIC; 
  signal b_dcvrey_2_CYMUXG2_13594 : STD_LOGIC; 
  signal b_dcvrey_2_CYMUXF2_13593 : STD_LOGIC; 
  signal b_dcvrey_2_LOGIC_ZERO_13592 : STD_LOGIC; 
  signal b_dcvrey_2_CYSELG_13583 : STD_LOGIC; 
  signal b_dcvrey_2_SRINV_13581 : STD_LOGIC; 
  signal b_dcvrey_2_CLKINV_13580 : STD_LOGIC; 
  signal b_dcvrey_2_CEINV_13579 : STD_LOGIC; 
  signal b_dcvrey_4_DXMUX_13682 : STD_LOGIC; 
  signal b_dcvrey_4_XORF_13680 : STD_LOGIC; 
  signal b_dcvrey_4_CYINIT_13679 : STD_LOGIC; 
  signal b_dcvrey_4_DYMUX_13662 : STD_LOGIC; 
  signal b_dcvrey_4_XORG_13660 : STD_LOGIC; 
  signal b_Madd_dcvrey_sub0000_cy_4_Q : STD_LOGIC; 
  signal b_dcvrey_4_CYSELF_13658 : STD_LOGIC; 
  signal b_dcvrey_4_CYMUXFAST_13657 : STD_LOGIC; 
  signal b_dcvrey_4_CYAND_13656 : STD_LOGIC; 
  signal b_dcvrey_4_FASTCARRY_13655 : STD_LOGIC; 
  signal b_dcvrey_4_CYMUXG2_13654 : STD_LOGIC; 
  signal b_dcvrey_4_CYMUXF2_13653 : STD_LOGIC; 
  signal b_dcvrey_4_LOGIC_ZERO_13652 : STD_LOGIC; 
  signal b_dcvrey_4_CYSELG_13643 : STD_LOGIC; 
  signal b_dcvrey_4_SRINV_13641 : STD_LOGIC; 
  signal b_dcvrey_4_CLKINV_13640 : STD_LOGIC; 
  signal b_dcvrey_4_CEINV_13639 : STD_LOGIC; 
  signal b_dcvrey_6_FFX_RST : STD_LOGIC; 
  signal b_dcvrey_6_DXMUX_13742 : STD_LOGIC; 
  signal b_dcvrey_6_XORF_13740 : STD_LOGIC; 
  signal b_dcvrey_6_CYINIT_13739 : STD_LOGIC; 
  signal b_dcvrey_6_DYMUX_13722 : STD_LOGIC; 
  signal b_dcvrey_6_XORG_13720 : STD_LOGIC; 
  signal b_Madd_dcvrey_sub0000_cy_6_Q : STD_LOGIC; 
  signal b_dcvrey_6_CYSELF_13718 : STD_LOGIC; 
  signal b_dcvrey_6_CYMUXFAST_13717 : STD_LOGIC; 
  signal b_dcvrey_6_CYAND_13716 : STD_LOGIC; 
  signal b_dcvrey_6_FASTCARRY_13715 : STD_LOGIC; 
  signal b_dcvrey_6_CYMUXG2_13714 : STD_LOGIC; 
  signal b_dcvrey_6_CYMUXF2_13713 : STD_LOGIC; 
  signal b_dcvrey_6_LOGIC_ZERO_13712 : STD_LOGIC; 
  signal b_dcvrey_6_CYSELG_13703 : STD_LOGIC; 
  signal b_dcvrey_6_SRINV_13701 : STD_LOGIC; 
  signal b_dcvrey_6_CLKINV_13700 : STD_LOGIC; 
  signal b_dcvrey_6_CEINV_13699 : STD_LOGIC; 
  signal b_dcvrey_8_FFY_RST : STD_LOGIC; 
  signal b_dcvrey_8_DXMUX_13795 : STD_LOGIC; 
  signal b_dcvrey_8_XORF_13793 : STD_LOGIC; 
  signal b_dcvrey_8_LOGIC_ZERO_13792 : STD_LOGIC; 
  signal b_dcvrey_8_CYINIT_13791 : STD_LOGIC; 
  signal b_dcvrey_8_CYSELF_13782 : STD_LOGIC; 
  signal b_dcvrey_8_DYMUX_13773 : STD_LOGIC; 
  signal b_dcvrey_8_XORG_13771 : STD_LOGIC; 
  signal b_Madd_dcvrey_sub0000_cy_8_Q : STD_LOGIC; 
  signal b_dcvrey_8_SRINV_13760 : STD_LOGIC; 
  signal b_dcvrey_8_CLKINV_13759 : STD_LOGIC; 
  signal b_dcvrey_8_CEINV_13758 : STD_LOGIC; 
  signal U2_Result_0_XORF_13837 : STD_LOGIC; 
  signal U2_Result_0_LOGIC_ONE_13836 : STD_LOGIC; 
  signal U2_Result_0_CYINIT_13835 : STD_LOGIC; 
  signal U2_Result_0_CYSELF_13826 : STD_LOGIC; 
  signal U2_Result_0_BXINV_13824 : STD_LOGIC; 
  signal U2_Result_0_XORG_13822 : STD_LOGIC; 
  signal U2_Result_0_CYMUXG_13821 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_0_Q : STD_LOGIC; 
  signal U2_Result_0_LOGIC_ZERO_13819 : STD_LOGIC; 
  signal U2_Result_0_CYSELG_13810 : STD_LOGIC; 
  signal U2_Result_0_G : STD_LOGIC; 
  signal U2_Result_2_XORF_13875 : STD_LOGIC; 
  signal U2_Result_2_CYINIT_13874 : STD_LOGIC; 
  signal U2_Result_2_F : STD_LOGIC; 
  signal U2_Result_2_XORG_13863 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_2_Q : STD_LOGIC; 
  signal U2_Result_2_CYSELF_13861 : STD_LOGIC; 
  signal U2_Result_2_CYMUXFAST_13860 : STD_LOGIC; 
  signal U2_Result_2_CYAND_13859 : STD_LOGIC; 
  signal U2_Result_2_FASTCARRY_13858 : STD_LOGIC; 
  signal U2_Result_2_CYMUXG2_13857 : STD_LOGIC; 
  signal U2_Result_2_CYMUXF2_13856 : STD_LOGIC; 
  signal U2_Result_2_LOGIC_ZERO_13855 : STD_LOGIC; 
  signal U2_Result_2_CYSELG_13846 : STD_LOGIC; 
  signal U2_Result_2_G : STD_LOGIC; 
  signal U2_Result_4_XORF_13913 : STD_LOGIC; 
  signal U2_Result_4_CYINIT_13912 : STD_LOGIC; 
  signal U2_Result_4_F : STD_LOGIC; 
  signal U2_Result_4_XORG_13901 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_4_Q : STD_LOGIC; 
  signal U2_Result_4_CYSELF_13899 : STD_LOGIC; 
  signal U2_Result_4_CYMUXFAST_13898 : STD_LOGIC; 
  signal U2_Result_4_CYAND_13897 : STD_LOGIC; 
  signal U2_Result_4_FASTCARRY_13896 : STD_LOGIC; 
  signal U2_Result_4_CYMUXG2_13895 : STD_LOGIC; 
  signal U2_Result_4_CYMUXF2_13894 : STD_LOGIC; 
  signal U2_Result_4_LOGIC_ZERO_13893 : STD_LOGIC; 
  signal U2_Result_4_CYSELG_13884 : STD_LOGIC; 
  signal U2_Result_4_G : STD_LOGIC; 
  signal U2_Result_6_XORF_13951 : STD_LOGIC; 
  signal U2_Result_6_CYINIT_13950 : STD_LOGIC; 
  signal U2_Result_6_F : STD_LOGIC; 
  signal U2_Result_6_XORG_13939 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_6_Q : STD_LOGIC; 
  signal U2_Result_6_CYSELF_13937 : STD_LOGIC; 
  signal U2_Result_6_CYMUXFAST_13936 : STD_LOGIC; 
  signal U2_Result_6_CYAND_13935 : STD_LOGIC; 
  signal U2_Result_6_FASTCARRY_13934 : STD_LOGIC; 
  signal U2_Result_6_CYMUXG2_13933 : STD_LOGIC; 
  signal U2_Result_6_CYMUXF2_13932 : STD_LOGIC; 
  signal U2_Result_6_LOGIC_ZERO_13931 : STD_LOGIC; 
  signal U2_Result_6_CYSELG_13922 : STD_LOGIC; 
  signal U2_Result_6_G : STD_LOGIC; 
  signal U2_Result_8_XORF_13982 : STD_LOGIC; 
  signal U2_Result_8_LOGIC_ZERO_13981 : STD_LOGIC; 
  signal U2_Result_8_CYINIT_13980 : STD_LOGIC; 
  signal U2_Result_8_CYSELF_13971 : STD_LOGIC; 
  signal U2_Result_8_F : STD_LOGIC; 
  signal U2_Result_8_XORG_13968 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_8_Q : STD_LOGIC; 
  signal U2_vcs_9_rt_13965 : STD_LOGIC; 
  signal romRey_addr14_2_XORF_14018 : STD_LOGIC; 
  signal romRey_addr14_2_CYINIT_14017 : STD_LOGIC; 
  signal romRey_addr14_2_CY0F_14016 : STD_LOGIC; 
  signal romRey_addr14_2_CYSELF_14008 : STD_LOGIC; 
  signal romRey_addr14_2_BXINV_14006 : STD_LOGIC; 
  signal romRey_addr14_2_XORG_14004 : STD_LOGIC; 
  signal romRey_addr14_2_CYMUXG_14003 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_2_Q : STD_LOGIC; 
  signal romRey_addr14_2_CY0G_14001 : STD_LOGIC; 
  signal romRey_addr14_2_CYSELG_13993 : STD_LOGIC; 
  signal romRey_addr14_4_XORF_14057 : STD_LOGIC; 
  signal romRey_addr14_4_CYINIT_14056 : STD_LOGIC; 
  signal romRey_addr14_4_CY0F_14055 : STD_LOGIC; 
  signal romRey_addr14_4_XORG_14045 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_4_Q : STD_LOGIC; 
  signal romRey_addr14_4_CYSELF_14043 : STD_LOGIC; 
  signal romRey_addr14_4_CYMUXFAST_14042 : STD_LOGIC; 
  signal romRey_addr14_4_CYAND_14041 : STD_LOGIC; 
  signal romRey_addr14_4_FASTCARRY_14040 : STD_LOGIC; 
  signal romRey_addr14_4_CYMUXG2_14039 : STD_LOGIC; 
  signal romRey_addr14_4_CYMUXF2_14038 : STD_LOGIC; 
  signal romRey_addr14_4_CY0G_14037 : STD_LOGIC; 
  signal romRey_addr14_4_CYSELG_14029 : STD_LOGIC; 
  signal romRey_addr14_6_XORF_14096 : STD_LOGIC; 
  signal romRey_addr14_6_CYINIT_14095 : STD_LOGIC; 
  signal romRey_addr14_6_CY0F_14094 : STD_LOGIC; 
  signal romRey_addr14_6_XORG_14084 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_6_Q : STD_LOGIC; 
  signal romRey_addr14_6_CYSELF_14082 : STD_LOGIC; 
  signal romRey_addr14_6_CYMUXFAST_14081 : STD_LOGIC; 
  signal romRey_addr14_6_CYAND_14080 : STD_LOGIC; 
  signal romRey_addr14_6_FASTCARRY_14079 : STD_LOGIC; 
  signal romRey_addr14_6_CYMUXG2_14078 : STD_LOGIC; 
  signal romRey_addr14_6_CYMUXF2_14077 : STD_LOGIC; 
  signal romRey_addr14_6_CY0G_14076 : STD_LOGIC; 
  signal romRey_addr14_6_CYSELG_14068 : STD_LOGIC; 
  signal romRey_addr14_8_XORF_14135 : STD_LOGIC; 
  signal romRey_addr14_8_CYINIT_14134 : STD_LOGIC; 
  signal romRey_addr14_8_CY0F_14133 : STD_LOGIC; 
  signal romRey_addr14_8_XORG_14123 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_8_Q : STD_LOGIC; 
  signal romRey_addr14_8_CYSELF_14121 : STD_LOGIC; 
  signal romRey_addr14_8_CYMUXFAST_14120 : STD_LOGIC; 
  signal romRey_addr14_8_CYAND_14119 : STD_LOGIC; 
  signal romRey_addr14_8_FASTCARRY_14118 : STD_LOGIC; 
  signal romRey_addr14_8_CYMUXG2_14117 : STD_LOGIC; 
  signal romRey_addr14_8_CYMUXF2_14116 : STD_LOGIC; 
  signal romRey_addr14_8_CY0G_14115 : STD_LOGIC; 
  signal romRey_addr14_8_CYSELG_14107 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_14180 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_14179 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_14166 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_14165 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_14164 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_10_Q : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_14162 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_14161 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_14160 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_14159 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_14158 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_14157 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_14156 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_14147 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_14145 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_14221 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_14220 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_14219 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_14218 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_14217 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_14208 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_14203 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_14202 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_14201 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_cy_12_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_13_rt_14198 : STD_LOGIC; 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_14190 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_XORF_14259 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_CYINIT_14258 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_CY0F_14257 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_CYSELF_14249 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_BXINV_14247 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_XORG_14245 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_CYMUXG_14244 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_CY0G_14242 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_6_CYSELG_14234 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_XORF_14298 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CYINIT_14297 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CY0F_14296 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_XORG_14286 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CYSELF_14284 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CYMUXFAST_14283 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CYAND_14282 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_FASTCARRY_14281 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CYMUXG2_14280 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CYMUXF2_14279 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CY0G_14278 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_8_CYSELG_14270 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_XORF_14337 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CYINIT_14336 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CY0F_14335 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_XORG_14325 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CYSELF_14323 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CYMUXFAST_14322 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CYAND_14321 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_FASTCARRY_14320 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CYMUXG2_14319 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CYMUXF2_14318 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CY0G_14317 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_10_CYSELG_14309 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_12_XORF_14368 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_12_CYINIT_14367 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_12_CY0F_14366 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_12_CYSELF_14358 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_12_XORG_14355 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_9_Q : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_1_CYINIT_14399 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_1_CY0F_14398 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_1_CYSELF_14390 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_1_BXINV_14388 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_1_CYMUXG_14387 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_0_Q : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_1_CY0G_14385 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_1_CYSELG_14377 : STD_LOGIC; 
  signal b_add0002_add0000_2_XORF_14437 : STD_LOGIC; 
  signal b_add0002_add0000_2_CYINIT_14436 : STD_LOGIC; 
  signal b_add0002_add0000_2_CY0F_14435 : STD_LOGIC; 
  signal b_add0002_add0000_2_XORG_14425 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_2_Q : STD_LOGIC; 
  signal b_add0002_add0000_2_CYSELF_14423 : STD_LOGIC; 
  signal b_add0002_add0000_2_CYMUXFAST_14422 : STD_LOGIC; 
  signal b_add0002_add0000_2_CYAND_14421 : STD_LOGIC; 
  signal b_add0002_add0000_2_FASTCARRY_14420 : STD_LOGIC; 
  signal b_add0002_add0000_2_CYMUXG2_14419 : STD_LOGIC; 
  signal b_add0002_add0000_2_CYMUXF2_14418 : STD_LOGIC; 
  signal b_add0002_add0000_2_CY0G_14417 : STD_LOGIC; 
  signal b_add0002_add0000_2_CYSELG_14409 : STD_LOGIC; 
  signal b_add0002_add0000_4_XORF_14476 : STD_LOGIC; 
  signal b_add0002_add0000_4_CYINIT_14475 : STD_LOGIC; 
  signal b_add0002_add0000_4_CY0F_14474 : STD_LOGIC; 
  signal b_add0002_add0000_4_XORG_14464 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_4_Q : STD_LOGIC; 
  signal b_add0002_add0000_4_CYSELF_14462 : STD_LOGIC; 
  signal b_add0002_add0000_4_CYMUXFAST_14461 : STD_LOGIC; 
  signal b_add0002_add0000_4_CYAND_14460 : STD_LOGIC; 
  signal b_add0002_add0000_4_FASTCARRY_14459 : STD_LOGIC; 
  signal b_add0002_add0000_4_CYMUXG2_14458 : STD_LOGIC; 
  signal b_add0002_add0000_4_CYMUXF2_14457 : STD_LOGIC; 
  signal b_add0002_add0000_4_CY0G_14456 : STD_LOGIC; 
  signal b_add0002_add0000_4_CYSELG_14448 : STD_LOGIC; 
  signal b_add0002_add0000_6_XORF_14515 : STD_LOGIC; 
  signal b_add0002_add0000_6_CYINIT_14514 : STD_LOGIC; 
  signal b_add0002_add0000_6_CY0F_14513 : STD_LOGIC; 
  signal b_add0002_add0000_6_XORG_14503 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_6_Q : STD_LOGIC; 
  signal b_add0002_add0000_6_CYSELF_14501 : STD_LOGIC; 
  signal b_add0002_add0000_6_CYMUXFAST_14500 : STD_LOGIC; 
  signal b_add0002_add0000_6_CYAND_14499 : STD_LOGIC; 
  signal b_add0002_add0000_6_FASTCARRY_14498 : STD_LOGIC; 
  signal b_add0002_add0000_6_CYMUXG2_14497 : STD_LOGIC; 
  signal b_add0002_add0000_6_CYMUXF2_14496 : STD_LOGIC; 
  signal b_add0002_add0000_6_CY0G_14495 : STD_LOGIC; 
  signal b_add0002_add0000_6_CYSELG_14487 : STD_LOGIC; 
  signal b_add0002_add0000_8_XORF_14546 : STD_LOGIC; 
  signal b_add0002_add0000_8_CYINIT_14545 : STD_LOGIC; 
  signal b_add0002_add0000_8_CY0F_14544 : STD_LOGIC; 
  signal b_add0002_add0000_8_CYSELF_14536 : STD_LOGIC; 
  signal b_add0002_add0000_8_XORG_14533 : STD_LOGIC; 
  signal b_Madd_add0002_add0000_cy_8_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_XORF_14581 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_CYINIT_14580 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_CYSELF_14571 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_BXINV_14569 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_XORG_14567 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_CYMUXG_14566 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0002_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_LOGIC_ONE_14564 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_0_CYSELG_14555 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XORF_14619 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYINIT_14618 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XORG_14607 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0002_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELF_14605 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXFAST_14604 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYAND_14603 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_FASTCARRY_14602 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXG2_14601 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXF2_14600 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_LOGIC_ONE_14599 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELG_14590 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XORF_14658 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ONE_14657 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYINIT_14656 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XORG_14645 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0002_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELF_14643 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXFAST_14642 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYAND_14641 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_FASTCARRY_14640 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXG2_14639 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXF2_14638 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ZERO_14637 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELG_14628 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_4_G : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_XORF_14696 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_CYINIT_14695 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_F : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_XORG_14684 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0002_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_CYSELF_14682 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_CYMUXFAST_14681 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_CYAND_14680 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_FASTCARRY_14679 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_CYMUXG2_14678 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_CYMUXF2_14677 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_LOGIC_ZERO_14676 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_CYSELG_14667 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_addsub0002_6_G : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XORF_14727 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_8_LOGIC_ZERO_14726 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYINIT_14725 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYSELF_14716 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_8_F : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XORG_14713 : STD_LOGIC; 
  signal vga_sprite_Madd_monaspriteon_addsub0002_cy_8_Q : STD_LOGIC; 
  signal b_rmonav_9_rt_14710 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYINIT_14758 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CY0F_14757 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYSELF_14749 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_BXINV_14747 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYMUXG_14746 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CY0G_14744 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYSELG_14736 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0F_14789 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELF_14780 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXFAST_14779 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYAND_14778 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_FASTCARRY_14777 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXG2_14776 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXF2_14775 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0G_14774 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELG_14766 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0F_14820 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELF_14811 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXFAST_14810 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYAND_14809 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_FASTCARRY_14808 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXG2_14807 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXF2_14806 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0G_14805 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELG_14797 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0F_14851 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELF_14842 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXFAST_14841 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYAND_14840 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_FASTCARRY_14839 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXG2_14838 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXF2_14837 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0G_14836 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELG_14828 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_CY0F_14882 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_CYSELF_14873 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_CYMUXFAST_14872 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_CYAND_14871 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_FASTCARRY_14870 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_CYMUXG2_14869 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_CYMUXF2_14868 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_CY0G_14867 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_ge0000_CYSELG_14859 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYINIT_14912 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CY0F_14911 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYSELF_14903 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_BXINV_14901 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYMUXG_14900 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CY0G_14898 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYSELG_14890 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0F_14943 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELF_14935 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXFAST_14934 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYAND_14933 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_FASTCARRY_14932 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXG2_14931 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXF2_14930 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0G_14929 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELG_14923 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0F_14976 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELF_14968 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXFAST_14967 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYAND_14966 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_FASTCARRY_14965 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXG2_14964 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXF2_14963 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0G_14962 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELG_14954 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0F_15009 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELF_15002 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXFAST_15001 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYAND_15000 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_FASTCARRY_14999 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXG2_14998 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXF2_14997 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0G_14996 : STD_LOGIC; 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELG_14990 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_CY0F_15042 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_CYSELF_15034 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_CYMUXFAST_15033 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_CYAND_15032 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_FASTCARRY_15031 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_CYMUXG2_15030 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_CYMUXF2_15029 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_CY0G_15028 : STD_LOGIC; 
  signal vga_sprite_reyspriteon_cmp_le0000_CYSELG_15020 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_XORF_15076 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_CYINIT_15075 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_CYSELF_15066 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_F : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_BXINV_15064 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_XORG_15062 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_CYMUXG_15061 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_sub0000_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_LOGIC_ZERO_15059 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_CYSELG_15050 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_0_G : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_XORF_15114 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_CYINIT_15113 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_F : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_XORG_15102 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_sub0000_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_CYSELF_15100 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_CYMUXFAST_15099 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_CYAND_15098 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_FASTCARRY_15097 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_CYMUXG2_15096 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_CYMUXF2_15095 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_LOGIC_ZERO_15094 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_CYSELG_15085 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_2_G : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_XORF_15153 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_LOGIC_ZERO_15152 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_CYINIT_15151 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_F : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_XORG_15140 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_sub0000_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_CYSELF_15138 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_CYMUXFAST_15137 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_CYAND_15136 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_FASTCARRY_15135 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_CYMUXG2_15134 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_CYMUXF2_15133 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_LOGIC_ONE_15132 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_4_CYSELG_15123 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_XORF_15191 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_CYINIT_15190 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_XORG_15179 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_sub0000_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_CYSELF_15177 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_CYMUXFAST_15176 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_CYAND_15175 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_FASTCARRY_15174 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_CYMUXG2_15173 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_CYMUXF2_15172 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_LOGIC_ONE_15171 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_6_CYSELG_15162 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_8_XORF_15222 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_8_LOGIC_ONE_15221 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_8_CYINIT_15220 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_8_CYSELF_15211 : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000_8_XORG_15208 : STD_LOGIC; 
  signal vga_sprite_Msub_ypixMona_sub0000_cy_8_Q : STD_LOGIC; 
  signal vga_sprite_wall_0_DXMUX_15270 : STD_LOGIC; 
  signal vga_sprite_wall_0_XORF_15268 : STD_LOGIC; 
  signal vga_sprite_wall_0_CYINIT_15267 : STD_LOGIC; 
  signal vga_sprite_wall_0_CYSELF_15259 : STD_LOGIC; 
  signal vga_sprite_wall_0_DYMUX_15250 : STD_LOGIC; 
  signal vga_sprite_wall_0_XORG_15248 : STD_LOGIC; 
  signal vga_sprite_wall_0_CYMUXG_15247 : STD_LOGIC; 
  signal vga_sprite_Mcount_wall_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_wall_0_LOGIC_ZERO_15245 : STD_LOGIC; 
  signal vga_sprite_wall_0_CYSELG_15237 : STD_LOGIC; 
  signal vga_sprite_wall_0_SRINV_15235 : STD_LOGIC; 
  signal vga_sprite_wall_0_CLKINV_15234 : STD_LOGIC; 
  signal vga_sprite_wall_2_DXMUX_15326 : STD_LOGIC; 
  signal vga_sprite_wall_2_XORF_15324 : STD_LOGIC; 
  signal vga_sprite_wall_2_CYINIT_15323 : STD_LOGIC; 
  signal vga_sprite_wall_2_DYMUX_15308 : STD_LOGIC; 
  signal vga_sprite_wall_2_XORG_15306 : STD_LOGIC; 
  signal vga_sprite_Mcount_wall_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_wall_2_CYSELF_15304 : STD_LOGIC; 
  signal vga_sprite_wall_2_CYMUXFAST_15303 : STD_LOGIC; 
  signal vga_sprite_wall_2_CYAND_15302 : STD_LOGIC; 
  signal vga_sprite_wall_2_FASTCARRY_15301 : STD_LOGIC; 
  signal vga_sprite_wall_2_CYMUXG2_15300 : STD_LOGIC; 
  signal vga_sprite_wall_2_CYMUXF2_15299 : STD_LOGIC; 
  signal vga_sprite_wall_2_LOGIC_ZERO_15298 : STD_LOGIC; 
  signal vga_sprite_wall_2_CYSELG_15290 : STD_LOGIC; 
  signal vga_sprite_wall_2_SRINV_15288 : STD_LOGIC; 
  signal vga_sprite_wall_2_CLKINV_15287 : STD_LOGIC; 
  signal vga_sprite_wall_4_FFY_RST : STD_LOGIC; 
  signal vga_sprite_wall_4_DXMUX_15382 : STD_LOGIC; 
  signal vga_sprite_wall_4_XORF_15380 : STD_LOGIC; 
  signal vga_sprite_wall_4_CYINIT_15379 : STD_LOGIC; 
  signal vga_sprite_wall_4_DYMUX_15366 : STD_LOGIC; 
  signal vga_sprite_wall_4_XORG_15364 : STD_LOGIC; 
  signal vga_sprite_Mcount_wall_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_wall_4_CYSELF_15362 : STD_LOGIC; 
  signal vga_sprite_wall_4_CYMUXFAST_15361 : STD_LOGIC; 
  signal vga_sprite_wall_4_CYAND_15360 : STD_LOGIC; 
  signal vga_sprite_wall_4_FASTCARRY_15359 : STD_LOGIC; 
  signal vga_sprite_wall_4_CYMUXG2_15358 : STD_LOGIC; 
  signal vga_sprite_wall_4_CYMUXF2_15357 : STD_LOGIC; 
  signal vga_sprite_wall_4_LOGIC_ZERO_15356 : STD_LOGIC; 
  signal vga_sprite_wall_4_CYSELG_15348 : STD_LOGIC; 
  signal vga_sprite_wall_4_SRINV_15346 : STD_LOGIC; 
  signal vga_sprite_wall_4_CLKINV_15345 : STD_LOGIC; 
  signal vga_sprite_wall_6_DXMUX_15436 : STD_LOGIC; 
  signal vga_sprite_wall_6_XORF_15434 : STD_LOGIC; 
  signal vga_sprite_wall_6_CYINIT_15433 : STD_LOGIC; 
  signal vga_sprite_wall_6_DYMUX_15419 : STD_LOGIC; 
  signal vga_sprite_wall_6_XORG_15417 : STD_LOGIC; 
  signal vga_sprite_Mcount_wall_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_wall_6_CYSELF_15415 : STD_LOGIC; 
  signal vga_sprite_wall_6_CYMUXFAST_15414 : STD_LOGIC; 
  signal vga_sprite_wall_6_CYAND_15413 : STD_LOGIC; 
  signal vga_sprite_wall_6_FASTCARRY_15412 : STD_LOGIC; 
  signal vga_sprite_wall_6_CYMUXG2_15411 : STD_LOGIC; 
  signal vga_sprite_wall_6_CYMUXF2_15410 : STD_LOGIC; 
  signal vga_sprite_wall_6_LOGIC_ZERO_15409 : STD_LOGIC; 
  signal vga_sprite_wall_6_CYSELG_15401 : STD_LOGIC; 
  signal vga_sprite_wall_6_SRINV_15399 : STD_LOGIC; 
  signal vga_sprite_wall_6_CLKINV_15398 : STD_LOGIC; 
  signal vga_sprite_wall_8_DXMUX_15485 : STD_LOGIC; 
  signal vga_sprite_wall_8_XORF_15483 : STD_LOGIC; 
  signal vga_sprite_wall_8_LOGIC_ZERO_15482 : STD_LOGIC; 
  signal vga_sprite_wall_8_CYINIT_15481 : STD_LOGIC; 
  signal vga_sprite_wall_8_CYSELF_15473 : STD_LOGIC; 
  signal vga_sprite_wall_8_DYMUX_15465 : STD_LOGIC; 
  signal vga_sprite_wall_8_XORG_15463 : STD_LOGIC; 
  signal vga_sprite_Mcount_wall_cy_8_Q : STD_LOGIC; 
  signal vga_sprite_wall_8_SRINV_15453 : STD_LOGIC; 
  signal vga_sprite_wall_8_CLKINV_15452 : STD_LOGIC; 
  signal b_cskyev_0_DXMUX_15542 : STD_LOGIC; 
  signal b_cskyev_0_XORF_15540 : STD_LOGIC; 
  signal b_cskyev_0_CYINIT_15539 : STD_LOGIC; 
  signal b_cskyev_0_CY0F_15538 : STD_LOGIC; 
  signal b_cskyev_0_CYSELF_15530 : STD_LOGIC; 
  signal b_cskyev_0_BXINV_15528 : STD_LOGIC; 
  signal b_cskyev_0_DYMUX_15520 : STD_LOGIC; 
  signal b_cskyev_0_XORG_15518 : STD_LOGIC; 
  signal b_cskyev_0_CYMUXG_15517 : STD_LOGIC; 
  signal b_Maccum_cskyev_cy_0_Q : STD_LOGIC; 
  signal b_cskyev_0_CY0G_15515 : STD_LOGIC; 
  signal b_cskyev_0_CYSELG_15507 : STD_LOGIC; 
  signal b_cskyev_0_SRINV_15505 : STD_LOGIC; 
  signal b_cskyev_0_CLKINV_15504 : STD_LOGIC; 
  signal b_cskyev_0_CEINV_15503 : STD_LOGIC; 
  signal b_cskyev_2_FFY_RST : STD_LOGIC; 
  signal b_cskyev_2_DXMUX_15603 : STD_LOGIC; 
  signal b_cskyev_2_XORF_15601 : STD_LOGIC; 
  signal b_cskyev_2_CYINIT_15600 : STD_LOGIC; 
  signal b_cskyev_2_CY0F_15599 : STD_LOGIC; 
  signal b_cskyev_2_DYMUX_15583 : STD_LOGIC; 
  signal b_cskyev_2_XORG_15581 : STD_LOGIC; 
  signal b_Maccum_cskyev_cy_2_Q : STD_LOGIC; 
  signal b_cskyev_2_CYSELF_15579 : STD_LOGIC; 
  signal b_cskyev_2_CYMUXFAST_15578 : STD_LOGIC; 
  signal b_cskyev_2_CYAND_15577 : STD_LOGIC; 
  signal b_cskyev_2_FASTCARRY_15576 : STD_LOGIC; 
  signal b_cskyev_2_CYMUXG2_15575 : STD_LOGIC; 
  signal b_cskyev_2_CYMUXF2_15574 : STD_LOGIC; 
  signal b_cskyev_2_CY0G_15573 : STD_LOGIC; 
  signal b_cskyev_2_CYSELG_15565 : STD_LOGIC; 
  signal b_cskyev_2_SRINV_15563 : STD_LOGIC; 
  signal b_cskyev_2_CLKINV_15562 : STD_LOGIC; 
  signal b_cskyev_2_CEINV_15561 : STD_LOGIC; 
  signal b_cskyev_4_DXMUX_15664 : STD_LOGIC; 
  signal b_cskyev_4_XORF_15662 : STD_LOGIC; 
  signal b_cskyev_4_CYINIT_15661 : STD_LOGIC; 
  signal b_cskyev_4_CY0F_15660 : STD_LOGIC; 
  signal b_cskyev_4_DYMUX_15644 : STD_LOGIC; 
  signal b_cskyev_4_XORG_15642 : STD_LOGIC; 
  signal b_Maccum_cskyev_cy_4_Q : STD_LOGIC; 
  signal b_cskyev_4_CYSELF_15640 : STD_LOGIC; 
  signal b_cskyev_4_CYMUXFAST_15639 : STD_LOGIC; 
  signal b_cskyev_4_CYAND_15638 : STD_LOGIC; 
  signal b_cskyev_4_FASTCARRY_15637 : STD_LOGIC; 
  signal b_cskyev_4_CYMUXG2_15636 : STD_LOGIC; 
  signal b_cskyev_4_CYMUXF2_15635 : STD_LOGIC; 
  signal b_cskyev_4_CY0G_15634 : STD_LOGIC; 
  signal b_cskyev_4_CYSELG_15626 : STD_LOGIC; 
  signal b_cskyev_4_SRINV_15624 : STD_LOGIC; 
  signal b_cskyev_4_CLKINV_15623 : STD_LOGIC; 
  signal b_cskyev_4_CEINV_15622 : STD_LOGIC; 
  signal b_cskyev_6_DXMUX_15724 : STD_LOGIC; 
  signal b_cskyev_6_XORF_15722 : STD_LOGIC; 
  signal b_cskyev_6_CYINIT_15721 : STD_LOGIC; 
  signal b_cskyev_6_CY0F_15720 : STD_LOGIC; 
  signal b_cskyev_6_DYMUX_15704 : STD_LOGIC; 
  signal b_cskyev_6_XORG_15702 : STD_LOGIC; 
  signal b_Maccum_cskyev_cy_6_Q : STD_LOGIC; 
  signal b_cskyev_6_CYSELF_15700 : STD_LOGIC; 
  signal b_cskyev_6_CYMUXFAST_15699 : STD_LOGIC; 
  signal b_cskyev_6_CYAND_15698 : STD_LOGIC; 
  signal b_cskyev_6_FASTCARRY_15697 : STD_LOGIC; 
  signal b_cskyev_6_CYMUXG2_15696 : STD_LOGIC; 
  signal b_cskyev_6_CYMUXF2_15695 : STD_LOGIC; 
  signal b_cskyev_6_CY0G_15694 : STD_LOGIC; 
  signal b_cskyev_6_CYSELG_15686 : STD_LOGIC; 
  signal b_cskyev_6_SRINV_15684 : STD_LOGIC; 
  signal b_cskyev_6_CLKINV_15683 : STD_LOGIC; 
  signal b_cskyev_6_CEINV_15682 : STD_LOGIC; 
  signal b_cskyev_8_FFX_RST : STD_LOGIC; 
  signal b_cskyev_8_DXMUX_15776 : STD_LOGIC; 
  signal b_cskyev_8_XORF_15774 : STD_LOGIC; 
  signal b_cskyev_8_CYINIT_15773 : STD_LOGIC; 
  signal b_cskyev_8_CY0F_15772 : STD_LOGIC; 
  signal b_cskyev_8_CYSELF_15764 : STD_LOGIC; 
  signal b_cskyev_8_DYMUX_15755 : STD_LOGIC; 
  signal b_cskyev_8_XORG_15753 : STD_LOGIC; 
  signal b_Maccum_cskyev_cy_8_Q : STD_LOGIC; 
  signal b_Maccum_cskyev_lut_9_1_15750 : STD_LOGIC; 
  signal b_cskyev_8_SRINV_15743 : STD_LOGIC; 
  signal b_cskyev_8_CLKINV_15742 : STD_LOGIC; 
  signal b_cskyev_8_CEINV_15741 : STD_LOGIC; 
  signal romSkye_addr14_0_XORF_15818 : STD_LOGIC; 
  signal romSkye_addr14_0_CYINIT_15817 : STD_LOGIC; 
  signal romSkye_addr14_0_CY0F_15816 : STD_LOGIC; 
  signal romSkye_addr14_0_CYSELF_15808 : STD_LOGIC; 
  signal romSkye_addr14_0_BXINV_15806 : STD_LOGIC; 
  signal romSkye_addr14_0_XORG_15804 : STD_LOGIC; 
  signal romSkye_addr14_0_CYMUXG_15803 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixSkye_cy_0_Q : STD_LOGIC; 
  signal romSkye_addr14_0_CY0G_15801 : STD_LOGIC; 
  signal romSkye_addr14_0_CYSELG_15793 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_XORF_15857 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CYINIT_15856 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CY0F_15855 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_XORG_15845 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixSkye_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CYSELF_15843 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CYMUXFAST_15842 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CYAND_15841 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_FASTCARRY_15840 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CYMUXG2_15839 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CYMUXF2_15838 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CY0G_15837 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_2_CYSELG_15829 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_XORF_15896 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CYINIT_15895 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CY0F_15894 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_XORG_15885 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixSkye_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CYSELF_15883 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CYMUXFAST_15882 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CYAND_15881 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_FASTCARRY_15880 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CYMUXG2_15879 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CYMUXF2_15878 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CY0G_15877 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_4_CYSELG_15871 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_XORF_15937 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CYINIT_15936 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CY0F_15935 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_XORG_15926 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixSkye_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CYSELF_15924 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CYMUXFAST_15923 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CYAND_15922 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_FASTCARRY_15921 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CYMUXG2_15920 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CYMUXF2_15919 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CY0G_15918 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_6_CYSELG_15910 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_8_XORF_15968 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_8_CYINIT_15967 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_8_CY0F_15966 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_8_CYSELF_15960 : STD_LOGIC; 
  signal vga_sprite_xpixSkye_8_XORG_15957 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixSkye_cy_8_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_XORF_16004 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_CYINIT_16003 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_CY0F_16002 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_CYSELF_15994 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_BXINV_15992 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_XORG_15990 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_CYMUXG_15989 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_CY0G_15987 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_6_CYSELG_15979 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_XORF_16043 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CYINIT_16042 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CY0F_16041 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_XORG_16031 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CYSELF_16029 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CYMUXFAST_16028 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CYAND_16027 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_FASTCARRY_16026 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CYMUXG2_16025 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CYMUXF2_16024 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CY0G_16023 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_8_CYSELG_16015 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_XORF_16082 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CYINIT_16081 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CY0F_16080 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_XORG_16070 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CYSELF_16068 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CYMUXFAST_16067 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CYAND_16066 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_FASTCARRY_16065 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CYMUXG2_16064 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CYMUXF2_16063 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CY0G_16062 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_10_CYSELG_16054 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_12_XORF_16113 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_12_CYINIT_16112 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_12_CY0F_16111 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_12_CYSELF_16103 : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0000_12_XORG_16100 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_XORF_16149 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_CYINIT_16148 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_CY0F_16147 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_CYSELF_16139 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_BXINV_16137 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_XORG_16135 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_CYMUXG_16134 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_CY0G_16132 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_5_CYSELG_16124 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_XORF_16188 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CYINIT_16187 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CY0F_16186 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_XORG_16176 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CYSELF_16174 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CYMUXFAST_16173 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CYAND_16172 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_FASTCARRY_16171 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CYMUXG2_16170 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CYMUXF2_16169 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CY0G_16168 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_7_CYSELG_16160 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_XORF_16227 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CYINIT_16226 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CY0F_16225 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_XORG_16215 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CYSELF_16213 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CYMUXFAST_16212 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CYAND_16211 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_FASTCARRY_16210 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CYMUXG2_16209 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CYMUXF2_16208 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CY0G_16207 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_9_CYSELG_16199 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_XORF_16266 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_CYINIT_16265 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_CY0F_16264 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_XORG_16254 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_CYSELF_16252 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_CYMUXFAST_16251 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_CYAND_16250 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_FASTCARRY_16249 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_CYMUXG2_16248 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_CYMUXF2_16247 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_LOGIC_ZERO_16246 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_CYSELG_16237 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_11_G : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_13_XORF_16281 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0001_13_CYINIT_16280 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_13_rt_16278 : STD_LOGIC; 
  signal b_rskyev_0_DXMUX_16333 : STD_LOGIC; 
  signal b_rskyev_0_XORF_16331 : STD_LOGIC; 
  signal b_rskyev_0_CYINIT_16330 : STD_LOGIC; 
  signal b_rskyev_0_CY0F_16329 : STD_LOGIC; 
  signal b_rskyev_0_CYSELF_16321 : STD_LOGIC; 
  signal b_rskyev_0_BXINV_16319 : STD_LOGIC; 
  signal b_rskyev_0_DYMUX_16311 : STD_LOGIC; 
  signal b_rskyev_0_XORG_16309 : STD_LOGIC; 
  signal b_rskyev_0_CYMUXG_16308 : STD_LOGIC; 
  signal b_Maccum_rskyev_cy_0_Q : STD_LOGIC; 
  signal b_rskyev_0_CY0G_16306 : STD_LOGIC; 
  signal b_rskyev_0_CYSELG_16298 : STD_LOGIC; 
  signal b_rskyev_0_SRINV_16296 : STD_LOGIC; 
  signal b_rskyev_0_CLKINV_16295 : STD_LOGIC; 
  signal b_rskyev_0_CEINV_16294 : STD_LOGIC; 
  signal b_rskyev_2_DXMUX_16393 : STD_LOGIC; 
  signal b_rskyev_2_XORF_16391 : STD_LOGIC; 
  signal b_rskyev_2_CYINIT_16390 : STD_LOGIC; 
  signal b_rskyev_2_CY0F_16389 : STD_LOGIC; 
  signal b_rskyev_2_DYMUX_16374 : STD_LOGIC; 
  signal b_rskyev_2_XORG_16372 : STD_LOGIC; 
  signal b_Maccum_rskyev_cy_2_Q : STD_LOGIC; 
  signal b_rskyev_2_CYSELF_16370 : STD_LOGIC; 
  signal b_rskyev_2_CYMUXFAST_16369 : STD_LOGIC; 
  signal b_rskyev_2_CYAND_16368 : STD_LOGIC; 
  signal b_rskyev_2_FASTCARRY_16367 : STD_LOGIC; 
  signal b_rskyev_2_CYMUXG2_16366 : STD_LOGIC; 
  signal b_rskyev_2_CYMUXF2_16365 : STD_LOGIC; 
  signal b_rskyev_2_CY0G_16364 : STD_LOGIC; 
  signal b_rskyev_2_CYSELG_16356 : STD_LOGIC; 
  signal b_rskyev_2_SRINV_16354 : STD_LOGIC; 
  signal b_rskyev_2_CLKINV_16353 : STD_LOGIC; 
  signal b_rskyev_2_CEINV_16352 : STD_LOGIC; 
  signal b_rskyev_4_FFY_RST : STD_LOGIC; 
  signal b_rskyev_4_DXMUX_16453 : STD_LOGIC; 
  signal b_rskyev_4_XORF_16451 : STD_LOGIC; 
  signal b_rskyev_4_CYINIT_16450 : STD_LOGIC; 
  signal b_rskyev_4_CY0F_16449 : STD_LOGIC; 
  signal b_rskyev_4_DYMUX_16433 : STD_LOGIC; 
  signal b_rskyev_4_XORG_16431 : STD_LOGIC; 
  signal b_Maccum_rskyev_cy_4_Q : STD_LOGIC; 
  signal b_rskyev_4_CYSELF_16429 : STD_LOGIC; 
  signal b_rskyev_4_CYMUXFAST_16428 : STD_LOGIC; 
  signal b_rskyev_4_CYAND_16427 : STD_LOGIC; 
  signal b_rskyev_4_FASTCARRY_16426 : STD_LOGIC; 
  signal b_rskyev_4_CYMUXG2_16425 : STD_LOGIC; 
  signal b_rskyev_4_CYMUXF2_16424 : STD_LOGIC; 
  signal b_rskyev_4_CY0G_16423 : STD_LOGIC; 
  signal b_rskyev_4_CYSELG_16415 : STD_LOGIC; 
  signal b_rskyev_4_SRINV_16413 : STD_LOGIC; 
  signal b_rskyev_4_CLKINV_16412 : STD_LOGIC; 
  signal b_rskyev_4_CEINV_16411 : STD_LOGIC; 
  signal b_rskyev_6_DXMUX_16513 : STD_LOGIC; 
  signal b_rskyev_6_XORF_16511 : STD_LOGIC; 
  signal b_rskyev_6_CYINIT_16510 : STD_LOGIC; 
  signal b_rskyev_6_CY0F_16509 : STD_LOGIC; 
  signal b_rskyev_6_DYMUX_16494 : STD_LOGIC; 
  signal b_rskyev_6_XORG_16492 : STD_LOGIC; 
  signal b_Maccum_rskyev_cy_6_Q : STD_LOGIC; 
  signal b_rskyev_6_CYSELF_16490 : STD_LOGIC; 
  signal b_rskyev_6_CYMUXFAST_16489 : STD_LOGIC; 
  signal b_rskyev_6_CYAND_16488 : STD_LOGIC; 
  signal b_rskyev_6_FASTCARRY_16487 : STD_LOGIC; 
  signal b_rskyev_6_CYMUXG2_16486 : STD_LOGIC; 
  signal b_rskyev_6_CYMUXF2_16485 : STD_LOGIC; 
  signal b_rskyev_6_CY0G_16484 : STD_LOGIC; 
  signal b_rskyev_6_CYSELG_16476 : STD_LOGIC; 
  signal b_rskyev_6_SRINV_16474 : STD_LOGIC; 
  signal b_rskyev_6_CLKINV_16473 : STD_LOGIC; 
  signal b_rskyev_6_CEINV_16472 : STD_LOGIC; 
  signal b_rskyev_8_DXMUX_16566 : STD_LOGIC; 
  signal b_rskyev_8_XORF_16564 : STD_LOGIC; 
  signal b_rskyev_8_CYINIT_16563 : STD_LOGIC; 
  signal b_rskyev_8_CY0F_16562 : STD_LOGIC; 
  signal b_rskyev_8_CYSELF_16554 : STD_LOGIC; 
  signal b_rskyev_8_DYMUX_16545 : STD_LOGIC; 
  signal b_rskyev_8_XORG_16543 : STD_LOGIC; 
  signal b_Maccum_rskyev_cy_8_Q : STD_LOGIC; 
  signal b_Maccum_rskyev_lut_9_1_16540 : STD_LOGIC; 
  signal b_rskyev_8_SRINV_16533 : STD_LOGIC; 
  signal b_rskyev_8_CLKINV_16532 : STD_LOGIC; 
  signal b_rskyev_8_CEINV_16531 : STD_LOGIC; 
  signal U2_Result_0_1_XORF_16608 : STD_LOGIC; 
  signal U2_Result_0_1_LOGIC_ONE_16607 : STD_LOGIC; 
  signal U2_Result_0_1_CYINIT_16606 : STD_LOGIC; 
  signal U2_Result_0_1_CYSELF_16597 : STD_LOGIC; 
  signal U2_Result_0_1_BXINV_16595 : STD_LOGIC; 
  signal U2_Result_0_1_XORG_16593 : STD_LOGIC; 
  signal U2_Result_0_1_CYMUXG_16592 : STD_LOGIC; 
  signal U2_Mcount_HCS_cy_0_Q : STD_LOGIC; 
  signal U2_Result_0_1_LOGIC_ZERO_16590 : STD_LOGIC; 
  signal U2_Result_0_1_CYSELG_16581 : STD_LOGIC; 
  signal U2_Result_0_1_G : STD_LOGIC; 
  signal U2_Result_2_1_XORF_16646 : STD_LOGIC; 
  signal U2_Result_2_1_CYINIT_16645 : STD_LOGIC; 
  signal U2_Result_2_1_F : STD_LOGIC; 
  signal U2_Result_2_1_XORG_16634 : STD_LOGIC; 
  signal U2_Mcount_HCS_cy_2_Q : STD_LOGIC; 
  signal U2_Result_2_1_CYSELF_16632 : STD_LOGIC; 
  signal U2_Result_2_1_CYMUXFAST_16631 : STD_LOGIC; 
  signal U2_Result_2_1_CYAND_16630 : STD_LOGIC; 
  signal U2_Result_2_1_FASTCARRY_16629 : STD_LOGIC; 
  signal U2_Result_2_1_CYMUXG2_16628 : STD_LOGIC; 
  signal U2_Result_2_1_CYMUXF2_16627 : STD_LOGIC; 
  signal U2_Result_2_1_LOGIC_ZERO_16626 : STD_LOGIC; 
  signal U2_Result_2_1_CYSELG_16617 : STD_LOGIC; 
  signal U2_Result_2_1_G : STD_LOGIC; 
  signal U2_Result_4_1_XORF_16684 : STD_LOGIC; 
  signal U2_Result_4_1_CYINIT_16683 : STD_LOGIC; 
  signal U2_Result_4_1_F : STD_LOGIC; 
  signal U2_Result_4_1_XORG_16672 : STD_LOGIC; 
  signal U2_Mcount_HCS_cy_4_Q : STD_LOGIC; 
  signal U2_Result_4_1_CYSELF_16670 : STD_LOGIC; 
  signal U2_Result_4_1_CYMUXFAST_16669 : STD_LOGIC; 
  signal U2_Result_4_1_CYAND_16668 : STD_LOGIC; 
  signal U2_Result_4_1_FASTCARRY_16667 : STD_LOGIC; 
  signal U2_Result_4_1_CYMUXG2_16666 : STD_LOGIC; 
  signal U2_Result_4_1_CYMUXF2_16665 : STD_LOGIC; 
  signal U2_Result_4_1_LOGIC_ZERO_16664 : STD_LOGIC; 
  signal U2_Result_4_1_CYSELG_16655 : STD_LOGIC; 
  signal U2_Result_4_1_G : STD_LOGIC; 
  signal U2_Result_6_1_XORF_16722 : STD_LOGIC; 
  signal U2_Result_6_1_CYINIT_16721 : STD_LOGIC; 
  signal U2_Result_6_1_F : STD_LOGIC; 
  signal U2_Result_6_1_XORG_16710 : STD_LOGIC; 
  signal U2_Mcount_HCS_cy_6_Q : STD_LOGIC; 
  signal U2_Result_6_1_CYSELF_16708 : STD_LOGIC; 
  signal U2_Result_6_1_CYMUXFAST_16707 : STD_LOGIC; 
  signal U2_Result_6_1_CYAND_16706 : STD_LOGIC; 
  signal U2_Result_6_1_FASTCARRY_16705 : STD_LOGIC; 
  signal U2_Result_6_1_CYMUXG2_16704 : STD_LOGIC; 
  signal U2_Result_6_1_CYMUXF2_16703 : STD_LOGIC; 
  signal U2_Result_6_1_LOGIC_ZERO_16702 : STD_LOGIC; 
  signal U2_Result_6_1_CYSELG_16693 : STD_LOGIC; 
  signal U2_Result_6_1_G : STD_LOGIC; 
  signal U2_Result_8_1_XORF_16753 : STD_LOGIC; 
  signal U2_Result_8_1_LOGIC_ZERO_16752 : STD_LOGIC; 
  signal U2_Result_8_1_CYINIT_16751 : STD_LOGIC; 
  signal U2_Result_8_1_CYSELF_16742 : STD_LOGIC; 
  signal U2_Result_8_1_F : STD_LOGIC; 
  signal U2_Result_8_1_XORG_16739 : STD_LOGIC; 
  signal U2_Mcount_HCS_cy_8_Q : STD_LOGIC; 
  signal U2_HCS_9_rt_16736 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_XORF_16789 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_CYINIT_16788 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_CY0F_16787 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_CYSELF_16779 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_BXINV_16777 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_XORG_16775 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_CYMUXG_16774 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_CY0G_16772 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_5_CYSELG_16764 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_XORF_16828 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CYINIT_16827 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CY0F_16826 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_XORG_16816 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CYSELF_16814 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CYMUXFAST_16813 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CYAND_16812 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_FASTCARRY_16811 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CYMUXG2_16810 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CYMUXF2_16809 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CY0G_16808 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_7_CYSELG_16800 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_XORF_16867 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CYINIT_16866 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CY0F_16865 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_XORG_16855 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CYSELF_16853 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CYMUXFAST_16852 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CYAND_16851 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_FASTCARRY_16850 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CYMUXG2_16849 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CYMUXF2_16848 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CY0G_16847 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_9_CYSELG_16839 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_XORF_16906 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_CYINIT_16905 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_CY0F_16904 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_XORG_16894 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_CYSELF_16892 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_CYMUXFAST_16891 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_CYAND_16890 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_FASTCARRY_16889 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_CYMUXG2_16888 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_CYMUXF2_16887 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_LOGIC_ZERO_16886 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_CYSELG_16877 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_11_G : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_13_XORF_16921 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_13_CYINIT_16920 : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0000_13_rt_16918 : STD_LOGIC; 
  signal U1_q_01_DXMUX_16970 : STD_LOGIC; 
  signal U1_q_01_XORF_16968 : STD_LOGIC; 
  signal U1_q_01_LOGIC_ONE_16967 : STD_LOGIC; 
  signal U1_q_01_CYINIT_16966 : STD_LOGIC; 
  signal U1_q_01_CYSELF_16957 : STD_LOGIC; 
  signal U1_q_01_BXINV_16955 : STD_LOGIC; 
  signal U1_q_01_DYMUX_16948 : STD_LOGIC; 
  signal U1_q_01_XORG_16946 : STD_LOGIC; 
  signal U1_q_01_CYMUXG_16945 : STD_LOGIC; 
  signal U1_Mcount_q_cy_0_Q : STD_LOGIC; 
  signal U1_q_01_LOGIC_ZERO_16943 : STD_LOGIC; 
  signal U1_q_01_CYSELG_16934 : STD_LOGIC; 
  signal U1_q_01_G : STD_LOGIC; 
  signal U1_q_01_SRINV_16932 : STD_LOGIC; 
  signal U1_q_01_CLKINV_16931 : STD_LOGIC; 
  signal U1_q_2_FFX_RST : STD_LOGIC; 
  signal U1_q_2_DXMUX_17026 : STD_LOGIC; 
  signal U1_q_2_XORF_17024 : STD_LOGIC; 
  signal U1_q_2_CYINIT_17023 : STD_LOGIC; 
  signal U1_q_2_F : STD_LOGIC; 
  signal U1_q_2_DYMUX_17007 : STD_LOGIC; 
  signal U1_q_2_XORG_17005 : STD_LOGIC; 
  signal U1_Mcount_q_cy_2_Q : STD_LOGIC; 
  signal U1_q_2_CYSELF_17003 : STD_LOGIC; 
  signal U1_q_2_CYMUXFAST_17002 : STD_LOGIC; 
  signal U1_q_2_CYAND_17001 : STD_LOGIC; 
  signal U1_q_2_FASTCARRY_17000 : STD_LOGIC; 
  signal U1_q_2_CYMUXG2_16999 : STD_LOGIC; 
  signal U1_q_2_CYMUXF2_16998 : STD_LOGIC; 
  signal U1_q_2_LOGIC_ZERO_16997 : STD_LOGIC; 
  signal U1_q_2_CYSELG_16988 : STD_LOGIC; 
  signal U1_q_2_G : STD_LOGIC; 
  signal U1_q_2_SRINV_16986 : STD_LOGIC; 
  signal U1_q_2_CLKINV_16985 : STD_LOGIC; 
  signal U1_q_4_FFY_RST : STD_LOGIC; 
  signal U1_q_4_FFX_RST : STD_LOGIC; 
  signal U1_q_4_DXMUX_17082 : STD_LOGIC; 
  signal U1_q_4_XORF_17080 : STD_LOGIC; 
  signal U1_q_4_CYINIT_17079 : STD_LOGIC; 
  signal U1_q_4_F : STD_LOGIC; 
  signal U1_q_4_DYMUX_17063 : STD_LOGIC; 
  signal U1_q_4_XORG_17061 : STD_LOGIC; 
  signal U1_Mcount_q_cy_4_Q : STD_LOGIC; 
  signal U1_q_4_CYSELF_17059 : STD_LOGIC; 
  signal U1_q_4_CYMUXFAST_17058 : STD_LOGIC; 
  signal U1_q_4_CYAND_17057 : STD_LOGIC; 
  signal U1_q_4_FASTCARRY_17056 : STD_LOGIC; 
  signal U1_q_4_CYMUXG2_17055 : STD_LOGIC; 
  signal U1_q_4_CYMUXF2_17054 : STD_LOGIC; 
  signal U1_q_4_LOGIC_ZERO_17053 : STD_LOGIC; 
  signal U1_q_4_CYSELG_17044 : STD_LOGIC; 
  signal U1_q_4_G : STD_LOGIC; 
  signal U1_q_4_SRINV_17042 : STD_LOGIC; 
  signal U1_q_4_CLKINV_17041 : STD_LOGIC; 
  signal U1_q_6_DXMUX_17138 : STD_LOGIC; 
  signal U1_q_6_XORF_17136 : STD_LOGIC; 
  signal U1_q_6_CYINIT_17135 : STD_LOGIC; 
  signal U1_q_6_F : STD_LOGIC; 
  signal U1_q_6_DYMUX_17119 : STD_LOGIC; 
  signal U1_q_6_XORG_17117 : STD_LOGIC; 
  signal U1_Mcount_q_cy_6_Q : STD_LOGIC; 
  signal U1_q_6_CYSELF_17115 : STD_LOGIC; 
  signal U1_q_6_CYMUXFAST_17114 : STD_LOGIC; 
  signal U1_q_6_CYAND_17113 : STD_LOGIC; 
  signal U1_q_6_FASTCARRY_17112 : STD_LOGIC; 
  signal U1_q_6_CYMUXG2_17111 : STD_LOGIC; 
  signal U1_q_6_CYMUXF2_17110 : STD_LOGIC; 
  signal U1_q_6_LOGIC_ZERO_17109 : STD_LOGIC; 
  signal U1_q_6_CYSELG_17100 : STD_LOGIC; 
  signal U1_q_6_G : STD_LOGIC; 
  signal U1_q_6_SRINV_17098 : STD_LOGIC; 
  signal U1_q_6_CLKINV_17097 : STD_LOGIC; 
  signal U1_q_8_DXMUX_17194 : STD_LOGIC; 
  signal U1_q_8_XORF_17192 : STD_LOGIC; 
  signal U1_q_8_CYINIT_17191 : STD_LOGIC; 
  signal U1_q_8_F : STD_LOGIC; 
  signal U1_q_8_DYMUX_17175 : STD_LOGIC; 
  signal U1_q_8_XORG_17173 : STD_LOGIC; 
  signal U1_Mcount_q_cy_8_Q : STD_LOGIC; 
  signal U1_q_8_CYSELF_17171 : STD_LOGIC; 
  signal U1_q_8_CYMUXFAST_17170 : STD_LOGIC; 
  signal U1_q_8_CYAND_17169 : STD_LOGIC; 
  signal U1_q_8_FASTCARRY_17168 : STD_LOGIC; 
  signal U1_q_8_CYMUXG2_17167 : STD_LOGIC; 
  signal U1_q_8_CYMUXF2_17166 : STD_LOGIC; 
  signal U1_q_8_LOGIC_ZERO_17165 : STD_LOGIC; 
  signal U1_q_8_CYSELG_17156 : STD_LOGIC; 
  signal U1_q_8_G : STD_LOGIC; 
  signal U1_q_8_SRINV_17154 : STD_LOGIC; 
  signal U1_q_8_CLKINV_17153 : STD_LOGIC; 
  signal U1_q_10_FFX_RST : STD_LOGIC; 
  signal U1_q_10_DXMUX_17250 : STD_LOGIC; 
  signal U1_q_10_XORF_17248 : STD_LOGIC; 
  signal U1_q_10_CYINIT_17247 : STD_LOGIC; 
  signal U1_q_10_F : STD_LOGIC; 
  signal U1_q_10_DYMUX_17231 : STD_LOGIC; 
  signal U1_q_10_XORG_17229 : STD_LOGIC; 
  signal U1_Mcount_q_cy_10_Q : STD_LOGIC; 
  signal U1_q_10_CYSELF_17227 : STD_LOGIC; 
  signal U1_q_10_CYMUXFAST_17226 : STD_LOGIC; 
  signal U1_q_10_CYAND_17225 : STD_LOGIC; 
  signal U1_q_10_FASTCARRY_17224 : STD_LOGIC; 
  signal U1_q_10_CYMUXG2_17223 : STD_LOGIC; 
  signal U1_q_10_CYMUXF2_17222 : STD_LOGIC; 
  signal U1_q_10_LOGIC_ZERO_17221 : STD_LOGIC; 
  signal U1_q_10_CYSELG_17212 : STD_LOGIC; 
  signal U1_q_10_G : STD_LOGIC; 
  signal U1_q_10_SRINV_17210 : STD_LOGIC; 
  signal U1_q_10_CLKINV_17209 : STD_LOGIC; 
  signal U1_q_12_FFY_RST : STD_LOGIC; 
  signal U1_q_12_DXMUX_17306 : STD_LOGIC; 
  signal U1_q_12_XORF_17304 : STD_LOGIC; 
  signal U1_q_12_CYINIT_17303 : STD_LOGIC; 
  signal U1_q_12_F : STD_LOGIC; 
  signal U1_q_12_DYMUX_17287 : STD_LOGIC; 
  signal U1_q_12_XORG_17285 : STD_LOGIC; 
  signal U1_Mcount_q_cy_12_Q : STD_LOGIC; 
  signal U1_q_12_CYSELF_17283 : STD_LOGIC; 
  signal U1_q_12_CYMUXFAST_17282 : STD_LOGIC; 
  signal U1_q_12_CYAND_17281 : STD_LOGIC; 
  signal U1_q_12_FASTCARRY_17280 : STD_LOGIC; 
  signal U1_q_12_CYMUXG2_17279 : STD_LOGIC; 
  signal U1_q_12_CYMUXF2_17278 : STD_LOGIC; 
  signal U1_q_12_LOGIC_ZERO_17277 : STD_LOGIC; 
  signal U1_q_12_CYSELG_17268 : STD_LOGIC; 
  signal U1_q_12_G : STD_LOGIC; 
  signal U1_q_12_SRINV_17266 : STD_LOGIC; 
  signal U1_q_12_CLKINV_17265 : STD_LOGIC; 
  signal U1_q_14_DXMUX_17362 : STD_LOGIC; 
  signal U1_q_14_XORF_17360 : STD_LOGIC; 
  signal U1_q_14_CYINIT_17359 : STD_LOGIC; 
  signal U1_q_14_F : STD_LOGIC; 
  signal U1_q_14_DYMUX_17343 : STD_LOGIC; 
  signal U1_q_14_XORG_17341 : STD_LOGIC; 
  signal U1_Mcount_q_cy_14_Q : STD_LOGIC; 
  signal U1_q_14_CYSELF_17339 : STD_LOGIC; 
  signal U1_q_14_CYMUXFAST_17338 : STD_LOGIC; 
  signal U1_q_14_CYAND_17337 : STD_LOGIC; 
  signal U1_q_14_FASTCARRY_17336 : STD_LOGIC; 
  signal U1_q_14_CYMUXG2_17335 : STD_LOGIC; 
  signal U1_q_14_CYMUXF2_17334 : STD_LOGIC; 
  signal U1_q_14_LOGIC_ZERO_17333 : STD_LOGIC; 
  signal U1_q_14_CYSELG_17324 : STD_LOGIC; 
  signal U1_q_14_G : STD_LOGIC; 
  signal U1_q_14_SRINV_17322 : STD_LOGIC; 
  signal U1_q_14_CLKINV_17321 : STD_LOGIC; 
  signal U1_q_16_DXMUX_17411 : STD_LOGIC; 
  signal U1_q_16_XORF_17409 : STD_LOGIC; 
  signal U1_q_16_LOGIC_ZERO_17408 : STD_LOGIC; 
  signal U1_q_16_CYINIT_17407 : STD_LOGIC; 
  signal U1_q_16_CYSELF_17398 : STD_LOGIC; 
  signal U1_q_16_F : STD_LOGIC; 
  signal U1_q_16_DYMUX_17390 : STD_LOGIC; 
  signal U1_q_16_XORG_17388 : STD_LOGIC; 
  signal U1_Mcount_q_cy_16_Q : STD_LOGIC; 
  signal U1_q_171_rt_17385 : STD_LOGIC; 
  signal U1_q_16_SRINV_17377 : STD_LOGIC; 
  signal U1_q_16_CLKINV_17376 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_1_CYINIT_17447 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_1_CY0F_17446 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_1_CYSELF_17438 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_1_BXINV_17436 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_1_CYMUXG_17435 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_0_Q : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_1_CY0G_17433 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_1_CYSELG_17425 : STD_LOGIC; 
  signal b_add0004_add0000_2_XORF_17485 : STD_LOGIC; 
  signal b_add0004_add0000_2_CYINIT_17484 : STD_LOGIC; 
  signal b_add0004_add0000_2_CY0F_17483 : STD_LOGIC; 
  signal b_add0004_add0000_2_XORG_17473 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_2_Q : STD_LOGIC; 
  signal b_add0004_add0000_2_CYSELF_17471 : STD_LOGIC; 
  signal b_add0004_add0000_2_CYMUXFAST_17470 : STD_LOGIC; 
  signal b_add0004_add0000_2_CYAND_17469 : STD_LOGIC; 
  signal b_add0004_add0000_2_FASTCARRY_17468 : STD_LOGIC; 
  signal b_add0004_add0000_2_CYMUXG2_17467 : STD_LOGIC; 
  signal b_add0004_add0000_2_CYMUXF2_17466 : STD_LOGIC; 
  signal b_add0004_add0000_2_CY0G_17465 : STD_LOGIC; 
  signal b_add0004_add0000_2_CYSELG_17457 : STD_LOGIC; 
  signal b_add0004_add0000_4_XORF_17524 : STD_LOGIC; 
  signal b_add0004_add0000_4_CYINIT_17523 : STD_LOGIC; 
  signal b_add0004_add0000_4_CY0F_17522 : STD_LOGIC; 
  signal b_add0004_add0000_4_XORG_17512 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_4_Q : STD_LOGIC; 
  signal b_add0004_add0000_4_CYSELF_17510 : STD_LOGIC; 
  signal b_add0004_add0000_4_CYMUXFAST_17509 : STD_LOGIC; 
  signal b_add0004_add0000_4_CYAND_17508 : STD_LOGIC; 
  signal b_add0004_add0000_4_FASTCARRY_17507 : STD_LOGIC; 
  signal b_add0004_add0000_4_CYMUXG2_17506 : STD_LOGIC; 
  signal b_add0004_add0000_4_CYMUXF2_17505 : STD_LOGIC; 
  signal b_add0004_add0000_4_CY0G_17504 : STD_LOGIC; 
  signal b_add0004_add0000_4_CYSELG_17496 : STD_LOGIC; 
  signal b_add0004_add0000_6_XORF_17563 : STD_LOGIC; 
  signal b_add0004_add0000_6_CYINIT_17562 : STD_LOGIC; 
  signal b_add0004_add0000_6_CY0F_17561 : STD_LOGIC; 
  signal b_add0004_add0000_6_XORG_17551 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_6_Q : STD_LOGIC; 
  signal b_add0004_add0000_6_CYSELF_17549 : STD_LOGIC; 
  signal b_add0004_add0000_6_CYMUXFAST_17548 : STD_LOGIC; 
  signal b_add0004_add0000_6_CYAND_17547 : STD_LOGIC; 
  signal b_add0004_add0000_6_FASTCARRY_17546 : STD_LOGIC; 
  signal b_add0004_add0000_6_CYMUXG2_17545 : STD_LOGIC; 
  signal b_add0004_add0000_6_CYMUXF2_17544 : STD_LOGIC; 
  signal b_add0004_add0000_6_CY0G_17543 : STD_LOGIC; 
  signal b_add0004_add0000_6_CYSELG_17535 : STD_LOGIC; 
  signal b_add0004_add0000_8_XORF_17594 : STD_LOGIC; 
  signal b_add0004_add0000_8_CYINIT_17593 : STD_LOGIC; 
  signal b_add0004_add0000_8_CY0F_17592 : STD_LOGIC; 
  signal b_add0004_add0000_8_CYSELF_17584 : STD_LOGIC; 
  signal b_add0004_add0000_8_XORG_17581 : STD_LOGIC; 
  signal b_Madd_add0004_add0000_cy_8_Q : STD_LOGIC; 
  signal b_rreyv_0_DXMUX_17646 : STD_LOGIC; 
  signal b_rreyv_0_XORF_17644 : STD_LOGIC; 
  signal b_rreyv_0_CYINIT_17643 : STD_LOGIC; 
  signal b_rreyv_0_CY0F_17642 : STD_LOGIC; 
  signal b_rreyv_0_CYSELF_17634 : STD_LOGIC; 
  signal b_rreyv_0_BXINV_17632 : STD_LOGIC; 
  signal b_rreyv_0_DYMUX_17624 : STD_LOGIC; 
  signal b_rreyv_0_XORG_17622 : STD_LOGIC; 
  signal b_rreyv_0_CYMUXG_17621 : STD_LOGIC; 
  signal b_Maccum_rreyv_cy_0_Q : STD_LOGIC; 
  signal b_rreyv_0_CY0G_17619 : STD_LOGIC; 
  signal b_rreyv_0_CYSELG_17611 : STD_LOGIC; 
  signal b_rreyv_0_SRINV_17609 : STD_LOGIC; 
  signal b_rreyv_0_CLKINV_17608 : STD_LOGIC; 
  signal b_rreyv_0_CEINV_17607 : STD_LOGIC; 
  signal b_rreyv_2_DXMUX_17706 : STD_LOGIC; 
  signal b_rreyv_2_XORF_17704 : STD_LOGIC; 
  signal b_rreyv_2_CYINIT_17703 : STD_LOGIC; 
  signal b_rreyv_2_CY0F_17702 : STD_LOGIC; 
  signal b_rreyv_2_DYMUX_17687 : STD_LOGIC; 
  signal b_rreyv_2_XORG_17685 : STD_LOGIC; 
  signal b_Maccum_rreyv_cy_2_Q : STD_LOGIC; 
  signal b_rreyv_2_CYSELF_17683 : STD_LOGIC; 
  signal b_rreyv_2_CYMUXFAST_17682 : STD_LOGIC; 
  signal b_rreyv_2_CYAND_17681 : STD_LOGIC; 
  signal b_rreyv_2_FASTCARRY_17680 : STD_LOGIC; 
  signal b_rreyv_2_CYMUXG2_17679 : STD_LOGIC; 
  signal b_rreyv_2_CYMUXF2_17678 : STD_LOGIC; 
  signal b_rreyv_2_CY0G_17677 : STD_LOGIC; 
  signal b_rreyv_2_CYSELG_17669 : STD_LOGIC; 
  signal b_rreyv_2_SRINV_17667 : STD_LOGIC; 
  signal b_rreyv_2_CLKINV_17666 : STD_LOGIC; 
  signal b_rreyv_2_CEINV_17665 : STD_LOGIC; 
  signal b_rreyv_4_DXMUX_17766 : STD_LOGIC; 
  signal b_rreyv_4_XORF_17764 : STD_LOGIC; 
  signal b_rreyv_4_CYINIT_17763 : STD_LOGIC; 
  signal b_rreyv_4_CY0F_17762 : STD_LOGIC; 
  signal b_rreyv_4_DYMUX_17746 : STD_LOGIC; 
  signal b_rreyv_4_XORG_17744 : STD_LOGIC; 
  signal b_Maccum_rreyv_cy_4_Q : STD_LOGIC; 
  signal b_rreyv_4_CYSELF_17742 : STD_LOGIC; 
  signal b_rreyv_4_CYMUXFAST_17741 : STD_LOGIC; 
  signal b_rreyv_4_CYAND_17740 : STD_LOGIC; 
  signal b_rreyv_4_FASTCARRY_17739 : STD_LOGIC; 
  signal b_rreyv_4_CYMUXG2_17738 : STD_LOGIC; 
  signal b_rreyv_4_CYMUXF2_17737 : STD_LOGIC; 
  signal b_rreyv_4_CY0G_17736 : STD_LOGIC; 
  signal b_rreyv_4_CYSELG_17728 : STD_LOGIC; 
  signal b_rreyv_4_SRINV_17726 : STD_LOGIC; 
  signal b_rreyv_4_CLKINV_17725 : STD_LOGIC; 
  signal b_rreyv_4_CEINV_17724 : STD_LOGIC; 
  signal b_rreyv_6_DXMUX_17826 : STD_LOGIC; 
  signal b_rreyv_6_XORF_17824 : STD_LOGIC; 
  signal b_rreyv_6_CYINIT_17823 : STD_LOGIC; 
  signal b_rreyv_6_CY0F_17822 : STD_LOGIC; 
  signal b_rreyv_6_DYMUX_17807 : STD_LOGIC; 
  signal b_rreyv_6_XORG_17805 : STD_LOGIC; 
  signal b_Maccum_rreyv_cy_6_Q : STD_LOGIC; 
  signal b_rreyv_6_CYSELF_17803 : STD_LOGIC; 
  signal b_rreyv_6_CYMUXFAST_17802 : STD_LOGIC; 
  signal b_rreyv_6_CYAND_17801 : STD_LOGIC; 
  signal b_rreyv_6_FASTCARRY_17800 : STD_LOGIC; 
  signal b_rreyv_6_CYMUXG2_17799 : STD_LOGIC; 
  signal b_rreyv_6_CYMUXF2_17798 : STD_LOGIC; 
  signal b_rreyv_6_CY0G_17797 : STD_LOGIC; 
  signal b_rreyv_6_CYSELG_17789 : STD_LOGIC; 
  signal b_rreyv_6_SRINV_17787 : STD_LOGIC; 
  signal b_rreyv_6_CLKINV_17786 : STD_LOGIC; 
  signal b_rreyv_6_CEINV_17785 : STD_LOGIC; 
  signal b_rreyv_8_FFX_RST : STD_LOGIC; 
  signal b_rreyv_8_DXMUX_17879 : STD_LOGIC; 
  signal b_rreyv_8_XORF_17877 : STD_LOGIC; 
  signal b_rreyv_8_CYINIT_17876 : STD_LOGIC; 
  signal b_rreyv_8_CY0F_17875 : STD_LOGIC; 
  signal b_rreyv_8_CYSELF_17867 : STD_LOGIC; 
  signal b_rreyv_8_DYMUX_17858 : STD_LOGIC; 
  signal b_rreyv_8_XORG_17856 : STD_LOGIC; 
  signal b_Maccum_rreyv_cy_8_Q : STD_LOGIC; 
  signal b_Maccum_rreyv_lut_9_1_17853 : STD_LOGIC; 
  signal b_rreyv_8_SRINV_17846 : STD_LOGIC; 
  signal b_rreyv_8_CLKINV_17845 : STD_LOGIC; 
  signal b_rreyv_8_CEINV_17844 : STD_LOGIC; 
  signal romSkye_addr14_2_XORF_17921 : STD_LOGIC; 
  signal romSkye_addr14_2_CYINIT_17920 : STD_LOGIC; 
  signal romSkye_addr14_2_CY0F_17919 : STD_LOGIC; 
  signal romSkye_addr14_2_CYSELF_17911 : STD_LOGIC; 
  signal romSkye_addr14_2_BXINV_17909 : STD_LOGIC; 
  signal romSkye_addr14_2_XORG_17907 : STD_LOGIC; 
  signal romSkye_addr14_2_CYMUXG_17906 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_2_Q : STD_LOGIC; 
  signal romSkye_addr14_2_CY0G_17904 : STD_LOGIC; 
  signal romSkye_addr14_2_CYSELG_17896 : STD_LOGIC; 
  signal romSkye_addr14_4_XORF_17960 : STD_LOGIC; 
  signal romSkye_addr14_4_CYINIT_17959 : STD_LOGIC; 
  signal romSkye_addr14_4_CY0F_17958 : STD_LOGIC; 
  signal romSkye_addr14_4_XORG_17948 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_4_Q : STD_LOGIC; 
  signal romSkye_addr14_4_CYSELF_17946 : STD_LOGIC; 
  signal romSkye_addr14_4_CYMUXFAST_17945 : STD_LOGIC; 
  signal romSkye_addr14_4_CYAND_17944 : STD_LOGIC; 
  signal romSkye_addr14_4_FASTCARRY_17943 : STD_LOGIC; 
  signal romSkye_addr14_4_CYMUXG2_17942 : STD_LOGIC; 
  signal romSkye_addr14_4_CYMUXF2_17941 : STD_LOGIC; 
  signal romSkye_addr14_4_CY0G_17940 : STD_LOGIC; 
  signal romSkye_addr14_4_CYSELG_17932 : STD_LOGIC; 
  signal romSkye_addr14_6_XORF_17999 : STD_LOGIC; 
  signal romSkye_addr14_6_CYINIT_17998 : STD_LOGIC; 
  signal romSkye_addr14_6_CY0F_17997 : STD_LOGIC; 
  signal romSkye_addr14_6_XORG_17987 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_6_Q : STD_LOGIC; 
  signal romSkye_addr14_6_CYSELF_17985 : STD_LOGIC; 
  signal romSkye_addr14_6_CYMUXFAST_17984 : STD_LOGIC; 
  signal romSkye_addr14_6_CYAND_17983 : STD_LOGIC; 
  signal romSkye_addr14_6_FASTCARRY_17982 : STD_LOGIC; 
  signal romSkye_addr14_6_CYMUXG2_17981 : STD_LOGIC; 
  signal romSkye_addr14_6_CYMUXF2_17980 : STD_LOGIC; 
  signal romSkye_addr14_6_CY0G_17979 : STD_LOGIC; 
  signal romSkye_addr14_6_CYSELG_17971 : STD_LOGIC; 
  signal romSkye_addr14_8_XORF_18038 : STD_LOGIC; 
  signal romSkye_addr14_8_CYINIT_18037 : STD_LOGIC; 
  signal romSkye_addr14_8_CY0F_18036 : STD_LOGIC; 
  signal romSkye_addr14_8_XORG_18026 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_8_Q : STD_LOGIC; 
  signal romSkye_addr14_8_CYSELF_18024 : STD_LOGIC; 
  signal romSkye_addr14_8_CYMUXFAST_18023 : STD_LOGIC; 
  signal romSkye_addr14_8_CYAND_18022 : STD_LOGIC; 
  signal romSkye_addr14_8_FASTCARRY_18021 : STD_LOGIC; 
  signal romSkye_addr14_8_CYMUXG2_18020 : STD_LOGIC; 
  signal romSkye_addr14_8_CYMUXF2_18019 : STD_LOGIC; 
  signal romSkye_addr14_8_CY0G_18018 : STD_LOGIC; 
  signal romSkye_addr14_8_CYSELG_18010 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_18083 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_18082 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_18069 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_18068 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_18067 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_10_Q : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_18065 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_18064 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_18063 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_18062 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_18061 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_18060 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_18059 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_18050 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_18048 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_18124 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_18123 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_18122 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_18121 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_18120 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_18111 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_18106 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_18105 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_18104 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_cy_12_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr20_addsub0001_13_rt_18101 : STD_LOGIC; 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_18093 : STD_LOGIC; 
  signal romMona_addr14_2_XORF_18162 : STD_LOGIC; 
  signal romMona_addr14_2_CYINIT_18161 : STD_LOGIC; 
  signal romMona_addr14_2_CY0F_18160 : STD_LOGIC; 
  signal romMona_addr14_2_CYSELF_18152 : STD_LOGIC; 
  signal romMona_addr14_2_BXINV_18150 : STD_LOGIC; 
  signal romMona_addr14_2_XORG_18148 : STD_LOGIC; 
  signal romMona_addr14_2_CYMUXG_18147 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_2_Q : STD_LOGIC; 
  signal romMona_addr14_2_CY0G_18145 : STD_LOGIC; 
  signal romMona_addr14_2_CYSELG_18137 : STD_LOGIC; 
  signal romMona_addr14_4_XORF_18201 : STD_LOGIC; 
  signal romMona_addr14_4_CYINIT_18200 : STD_LOGIC; 
  signal romMona_addr14_4_CY0F_18199 : STD_LOGIC; 
  signal romMona_addr14_4_XORG_18189 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_4_Q : STD_LOGIC; 
  signal romMona_addr14_4_CYSELF_18187 : STD_LOGIC; 
  signal romMona_addr14_4_CYMUXFAST_18186 : STD_LOGIC; 
  signal romMona_addr14_4_CYAND_18185 : STD_LOGIC; 
  signal romMona_addr14_4_FASTCARRY_18184 : STD_LOGIC; 
  signal romMona_addr14_4_CYMUXG2_18183 : STD_LOGIC; 
  signal romMona_addr14_4_CYMUXF2_18182 : STD_LOGIC; 
  signal romMona_addr14_4_CY0G_18181 : STD_LOGIC; 
  signal romMona_addr14_4_CYSELG_18173 : STD_LOGIC; 
  signal romMona_addr14_6_XORF_18240 : STD_LOGIC; 
  signal romMona_addr14_6_CYINIT_18239 : STD_LOGIC; 
  signal romMona_addr14_6_CY0F_18238 : STD_LOGIC; 
  signal romMona_addr14_6_XORG_18228 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_6_Q : STD_LOGIC; 
  signal romMona_addr14_6_CYSELF_18226 : STD_LOGIC; 
  signal romMona_addr14_6_CYMUXFAST_18225 : STD_LOGIC; 
  signal romMona_addr14_6_CYAND_18224 : STD_LOGIC; 
  signal romMona_addr14_6_FASTCARRY_18223 : STD_LOGIC; 
  signal romMona_addr14_6_CYMUXG2_18222 : STD_LOGIC; 
  signal romMona_addr14_6_CYMUXF2_18221 : STD_LOGIC; 
  signal romMona_addr14_6_CY0G_18220 : STD_LOGIC; 
  signal romMona_addr14_6_CYSELG_18212 : STD_LOGIC; 
  signal romMona_addr14_8_XORF_18279 : STD_LOGIC; 
  signal romMona_addr14_8_CYINIT_18278 : STD_LOGIC; 
  signal romMona_addr14_8_CY0F_18277 : STD_LOGIC; 
  signal romMona_addr14_8_XORG_18267 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_8_Q : STD_LOGIC; 
  signal romMona_addr14_8_CYSELF_18265 : STD_LOGIC; 
  signal romMona_addr14_8_CYMUXFAST_18264 : STD_LOGIC; 
  signal romMona_addr14_8_CYAND_18263 : STD_LOGIC; 
  signal romMona_addr14_8_FASTCARRY_18262 : STD_LOGIC; 
  signal romMona_addr14_8_CYMUXG2_18261 : STD_LOGIC; 
  signal romMona_addr14_8_CYMUXF2_18260 : STD_LOGIC; 
  signal romMona_addr14_8_CY0G_18259 : STD_LOGIC; 
  signal romMona_addr14_8_CYSELG_18251 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_18324 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_18323 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_18310 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_18309 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_18308 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_10_Q : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_18306 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_18305 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_18304 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_18303 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_18302 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_18301 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_18300 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_18291 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_18289 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_18365 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_18364 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_18363 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_18362 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_18361 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_18352 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_18347 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_18346 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_18345 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_cy_12_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr21_addsub0001_13_rt_18342 : STD_LOGIC; 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_18334 : STD_LOGIC; 
  signal b_cmonav_0_DXMUX_18419 : STD_LOGIC; 
  signal b_cmonav_0_XORF_18417 : STD_LOGIC; 
  signal b_cmonav_0_CYINIT_18416 : STD_LOGIC; 
  signal b_cmonav_0_CY0F_18415 : STD_LOGIC; 
  signal b_cmonav_0_CYSELF_18407 : STD_LOGIC; 
  signal b_cmonav_0_BXINV_18405 : STD_LOGIC; 
  signal b_cmonav_0_DYMUX_18397 : STD_LOGIC; 
  signal b_cmonav_0_XORG_18395 : STD_LOGIC; 
  signal b_cmonav_0_CYMUXG_18394 : STD_LOGIC; 
  signal b_Maccum_cmonav_cy_0_Q : STD_LOGIC; 
  signal b_cmonav_0_CY0G_18392 : STD_LOGIC; 
  signal b_cmonav_0_CYSELG_18384 : STD_LOGIC; 
  signal b_cmonav_0_SRINV_18382 : STD_LOGIC; 
  signal b_cmonav_0_CLKINV_18381 : STD_LOGIC; 
  signal b_cmonav_0_CEINV_18380 : STD_LOGIC; 
  signal b_cmonav_2_DXMUX_18480 : STD_LOGIC; 
  signal b_cmonav_2_XORF_18478 : STD_LOGIC; 
  signal b_cmonav_2_CYINIT_18477 : STD_LOGIC; 
  signal b_cmonav_2_CY0F_18476 : STD_LOGIC; 
  signal b_cmonav_2_DYMUX_18460 : STD_LOGIC; 
  signal b_cmonav_2_XORG_18458 : STD_LOGIC; 
  signal b_Maccum_cmonav_cy_2_Q : STD_LOGIC; 
  signal b_cmonav_2_CYSELF_18456 : STD_LOGIC; 
  signal b_cmonav_2_CYMUXFAST_18455 : STD_LOGIC; 
  signal b_cmonav_2_CYAND_18454 : STD_LOGIC; 
  signal b_cmonav_2_FASTCARRY_18453 : STD_LOGIC; 
  signal b_cmonav_2_CYMUXG2_18452 : STD_LOGIC; 
  signal b_cmonav_2_CYMUXF2_18451 : STD_LOGIC; 
  signal b_cmonav_2_CY0G_18450 : STD_LOGIC; 
  signal b_cmonav_2_CYSELG_18442 : STD_LOGIC; 
  signal b_cmonav_2_SRINV_18440 : STD_LOGIC; 
  signal b_cmonav_2_CLKINV_18439 : STD_LOGIC; 
  signal b_cmonav_2_CEINV_18438 : STD_LOGIC; 
  signal b_cmonav_4_DXMUX_18541 : STD_LOGIC; 
  signal b_cmonav_4_XORF_18539 : STD_LOGIC; 
  signal b_cmonav_4_CYINIT_18538 : STD_LOGIC; 
  signal b_cmonav_4_CY0F_18537 : STD_LOGIC; 
  signal b_cmonav_4_DYMUX_18521 : STD_LOGIC; 
  signal b_cmonav_4_XORG_18519 : STD_LOGIC; 
  signal b_Maccum_cmonav_cy_4_Q : STD_LOGIC; 
  signal b_cmonav_4_CYSELF_18517 : STD_LOGIC; 
  signal b_cmonav_4_CYMUXFAST_18516 : STD_LOGIC; 
  signal b_cmonav_4_CYAND_18515 : STD_LOGIC; 
  signal b_cmonav_4_FASTCARRY_18514 : STD_LOGIC; 
  signal b_cmonav_4_CYMUXG2_18513 : STD_LOGIC; 
  signal b_cmonav_4_CYMUXF2_18512 : STD_LOGIC; 
  signal b_cmonav_4_CY0G_18511 : STD_LOGIC; 
  signal b_cmonav_4_CYSELG_18503 : STD_LOGIC; 
  signal b_cmonav_4_SRINV_18501 : STD_LOGIC; 
  signal b_cmonav_4_CLKINV_18500 : STD_LOGIC; 
  signal b_cmonav_4_CEINV_18499 : STD_LOGIC; 
  signal b_cmonav_6_DXMUX_18601 : STD_LOGIC; 
  signal b_cmonav_6_XORF_18599 : STD_LOGIC; 
  signal b_cmonav_6_CYINIT_18598 : STD_LOGIC; 
  signal b_cmonav_6_CY0F_18597 : STD_LOGIC; 
  signal b_cmonav_6_DYMUX_18581 : STD_LOGIC; 
  signal b_cmonav_6_XORG_18579 : STD_LOGIC; 
  signal b_Maccum_cmonav_cy_6_Q : STD_LOGIC; 
  signal b_cmonav_6_CYSELF_18577 : STD_LOGIC; 
  signal b_cmonav_6_CYMUXFAST_18576 : STD_LOGIC; 
  signal b_cmonav_6_CYAND_18575 : STD_LOGIC; 
  signal b_cmonav_6_FASTCARRY_18574 : STD_LOGIC; 
  signal b_cmonav_6_CYMUXG2_18573 : STD_LOGIC; 
  signal b_cmonav_6_CYMUXF2_18572 : STD_LOGIC; 
  signal b_cmonav_6_CY0G_18571 : STD_LOGIC; 
  signal b_cmonav_6_CYSELG_18563 : STD_LOGIC; 
  signal b_cmonav_6_SRINV_18561 : STD_LOGIC; 
  signal b_cmonav_6_CLKINV_18560 : STD_LOGIC; 
  signal b_cmonav_6_CEINV_18559 : STD_LOGIC; 
  signal b_cmonav_8_DXMUX_18653 : STD_LOGIC; 
  signal b_cmonav_8_XORF_18651 : STD_LOGIC; 
  signal b_cmonav_8_CYINIT_18650 : STD_LOGIC; 
  signal b_cmonav_8_CY0F_18649 : STD_LOGIC; 
  signal b_cmonav_8_CYSELF_18641 : STD_LOGIC; 
  signal b_cmonav_8_DYMUX_18632 : STD_LOGIC; 
  signal b_cmonav_8_XORG_18630 : STD_LOGIC; 
  signal b_Maccum_cmonav_cy_8_Q : STD_LOGIC; 
  signal b_Maccum_cmonav_lut_9_1_18627 : STD_LOGIC; 
  signal b_cmonav_8_SRINV_18620 : STD_LOGIC; 
  signal b_cmonav_8_CLKINV_18619 : STD_LOGIC; 
  signal b_cmonav_8_CEINV_18618 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_1_CYINIT_18690 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_1_CY0F_18689 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_1_CYSELF_18681 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_1_BXINV_18679 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_1_CYMUXG_18678 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_0_Q : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_1_CY0G_18676 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_1_CYSELG_18668 : STD_LOGIC; 
  signal b_add0001_add0000_2_XORF_18728 : STD_LOGIC; 
  signal b_add0001_add0000_2_CYINIT_18727 : STD_LOGIC; 
  signal b_add0001_add0000_2_CY0F_18726 : STD_LOGIC; 
  signal b_add0001_add0000_2_XORG_18716 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_2_Q : STD_LOGIC; 
  signal b_add0001_add0000_2_CYSELF_18714 : STD_LOGIC; 
  signal b_add0001_add0000_2_CYMUXFAST_18713 : STD_LOGIC; 
  signal b_add0001_add0000_2_CYAND_18712 : STD_LOGIC; 
  signal b_add0001_add0000_2_FASTCARRY_18711 : STD_LOGIC; 
  signal b_add0001_add0000_2_CYMUXG2_18710 : STD_LOGIC; 
  signal b_add0001_add0000_2_CYMUXF2_18709 : STD_LOGIC; 
  signal b_add0001_add0000_2_CY0G_18708 : STD_LOGIC; 
  signal b_add0001_add0000_2_CYSELG_18700 : STD_LOGIC; 
  signal b_add0001_add0000_4_XORF_18767 : STD_LOGIC; 
  signal b_add0001_add0000_4_CYINIT_18766 : STD_LOGIC; 
  signal b_add0001_add0000_4_CY0F_18765 : STD_LOGIC; 
  signal b_add0001_add0000_4_XORG_18755 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_4_Q : STD_LOGIC; 
  signal b_add0001_add0000_4_CYSELF_18753 : STD_LOGIC; 
  signal b_add0001_add0000_4_CYMUXFAST_18752 : STD_LOGIC; 
  signal b_add0001_add0000_4_CYAND_18751 : STD_LOGIC; 
  signal b_add0001_add0000_4_FASTCARRY_18750 : STD_LOGIC; 
  signal b_add0001_add0000_4_CYMUXG2_18749 : STD_LOGIC; 
  signal b_add0001_add0000_4_CYMUXF2_18748 : STD_LOGIC; 
  signal b_add0001_add0000_4_CY0G_18747 : STD_LOGIC; 
  signal b_add0001_add0000_4_CYSELG_18739 : STD_LOGIC; 
  signal b_add0001_add0000_6_XORF_18806 : STD_LOGIC; 
  signal b_add0001_add0000_6_CYINIT_18805 : STD_LOGIC; 
  signal b_add0001_add0000_6_CY0F_18804 : STD_LOGIC; 
  signal b_add0001_add0000_6_XORG_18794 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_6_Q : STD_LOGIC; 
  signal b_add0001_add0000_6_CYSELF_18792 : STD_LOGIC; 
  signal b_add0001_add0000_6_CYMUXFAST_18791 : STD_LOGIC; 
  signal b_add0001_add0000_6_CYAND_18790 : STD_LOGIC; 
  signal b_add0001_add0000_6_FASTCARRY_18789 : STD_LOGIC; 
  signal b_add0001_add0000_6_CYMUXG2_18788 : STD_LOGIC; 
  signal b_add0001_add0000_6_CYMUXF2_18787 : STD_LOGIC; 
  signal b_add0001_add0000_6_CY0G_18786 : STD_LOGIC; 
  signal b_add0001_add0000_6_CYSELG_18778 : STD_LOGIC; 
  signal b_add0001_add0000_8_XORF_18837 : STD_LOGIC; 
  signal b_add0001_add0000_8_CYINIT_18836 : STD_LOGIC; 
  signal b_add0001_add0000_8_CY0F_18835 : STD_LOGIC; 
  signal b_add0001_add0000_8_CYSELF_18827 : STD_LOGIC; 
  signal b_add0001_add0000_8_XORG_18824 : STD_LOGIC; 
  signal b_Madd_add0001_add0000_cy_8_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYINIT_18868 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CY0F_18867 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYSELF_18859 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_BXINV_18857 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYMUXG_18856 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CY0G_18854 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYSELG_18846 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0F_18899 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELF_18890 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXFAST_18889 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYAND_18888 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_FASTCARRY_18887 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXG2_18886 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXF2_18885 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0G_18884 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELG_18876 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0F_18930 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELF_18921 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXFAST_18920 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYAND_18919 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_FASTCARRY_18918 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXG2_18917 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXF2_18916 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0G_18915 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELG_18907 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0F_18961 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELF_18952 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXFAST_18951 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYAND_18950 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_FASTCARRY_18949 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXG2_18948 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXF2_18947 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0G_18946 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELG_18938 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_CY0F_18992 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_CYSELF_18983 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_CYMUXFAST_18982 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_CYAND_18981 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_FASTCARRY_18980 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_CYMUXG2_18979 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_CYMUXF2_18978 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_CY0G_18977 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_ge0000_CYSELG_18969 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_XORF_19027 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_CYINIT_19026 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_CY0F_19025 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_CYSELF_19017 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_BXINV_19015 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_XORG_19013 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_CYMUXG_19012 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_3_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_CY0G_19010 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_6_CYSELG_19002 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_XORF_19066 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CYINIT_19065 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CY0F_19064 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_XORG_19054 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_5_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CYSELF_19052 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CYMUXFAST_19051 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CYAND_19050 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_FASTCARRY_19049 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CYMUXG2_19048 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CYMUXF2_19047 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CY0G_19046 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_8_CYSELG_19038 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_XORF_19105 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CYINIT_19104 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CY0F_19103 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_XORG_19093 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_7_Q : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CYSELF_19091 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CYMUXFAST_19090 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CYAND_19089 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_FASTCARRY_19088 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CYMUXG2_19087 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CYMUXF2_19086 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CY0G_19085 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_10_CYSELG_19077 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_12_XORF_19136 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_12_CYINIT_19135 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_12_CY0F_19134 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_12_CYSELF_19126 : STD_LOGIC; 
  signal vga_sprite_rom_addr2_addsub0000_12_XORG_19123 : STD_LOGIC; 
  signal vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_9_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYINIT_19167 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CY0F_19166 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYSELF_19158 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_BXINV_19156 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYMUXG_19155 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CY0G_19153 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYSELG_19145 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0F_19198 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELF_19190 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXFAST_19189 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYAND_19188 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_FASTCARRY_19187 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXG2_19186 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXF2_19185 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0G_19184 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELG_19178 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0F_19231 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELF_19223 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXFAST_19222 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYAND_19221 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_FASTCARRY_19220 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXG2_19219 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXF2_19218 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0G_19217 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELG_19209 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0F_19264 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELF_19257 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXFAST_19256 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYAND_19255 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_FASTCARRY_19254 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXG2_19253 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXF2_19252 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0G_19251 : STD_LOGIC; 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELG_19245 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_CY0F_19297 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_CYSELF_19289 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_CYMUXFAST_19288 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_CYAND_19287 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_FASTCARRY_19286 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_CYMUXG2_19285 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_CYMUXF2_19284 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_CY0G_19283 : STD_LOGIC; 
  signal vga_sprite_monaspriteon_cmp_le0000_CYSELG_19275 : STD_LOGIC; 
  signal b_rmonav_0_DXMUX_19348 : STD_LOGIC; 
  signal b_rmonav_0_XORF_19346 : STD_LOGIC; 
  signal b_rmonav_0_CYINIT_19345 : STD_LOGIC; 
  signal b_rmonav_0_CY0F_19344 : STD_LOGIC; 
  signal b_rmonav_0_CYSELF_19336 : STD_LOGIC; 
  signal b_rmonav_0_BXINV_19334 : STD_LOGIC; 
  signal b_rmonav_0_DYMUX_19326 : STD_LOGIC; 
  signal b_rmonav_0_XORG_19324 : STD_LOGIC; 
  signal b_rmonav_0_CYMUXG_19323 : STD_LOGIC; 
  signal b_Maccum_rmonav_cy_0_Q : STD_LOGIC; 
  signal b_rmonav_0_CY0G_19321 : STD_LOGIC; 
  signal b_rmonav_0_CYSELG_19313 : STD_LOGIC; 
  signal b_rmonav_0_SRINV_19311 : STD_LOGIC; 
  signal b_rmonav_0_CLKINV_19310 : STD_LOGIC; 
  signal b_rmonav_0_CEINV_19309 : STD_LOGIC; 
  signal b_rmonav_2_DXMUX_19408 : STD_LOGIC; 
  signal b_rmonav_2_XORF_19406 : STD_LOGIC; 
  signal b_rmonav_2_CYINIT_19405 : STD_LOGIC; 
  signal b_rmonav_2_CY0F_19404 : STD_LOGIC; 
  signal b_rmonav_2_DYMUX_19389 : STD_LOGIC; 
  signal b_rmonav_2_XORG_19387 : STD_LOGIC; 
  signal b_Maccum_rmonav_cy_2_Q : STD_LOGIC; 
  signal b_rmonav_2_CYSELF_19385 : STD_LOGIC; 
  signal b_rmonav_2_CYMUXFAST_19384 : STD_LOGIC; 
  signal b_rmonav_2_CYAND_19383 : STD_LOGIC; 
  signal b_rmonav_2_FASTCARRY_19382 : STD_LOGIC; 
  signal b_rmonav_2_CYMUXG2_19381 : STD_LOGIC; 
  signal b_rmonav_2_CYMUXF2_19380 : STD_LOGIC; 
  signal b_rmonav_2_CY0G_19379 : STD_LOGIC; 
  signal b_rmonav_2_CYSELG_19371 : STD_LOGIC; 
  signal b_rmonav_2_SRINV_19369 : STD_LOGIC; 
  signal b_rmonav_2_CLKINV_19368 : STD_LOGIC; 
  signal b_rmonav_2_CEINV_19367 : STD_LOGIC; 
  signal b_rmonav_4_DXMUX_19468 : STD_LOGIC; 
  signal b_rmonav_4_XORF_19466 : STD_LOGIC; 
  signal b_rmonav_4_CYINIT_19465 : STD_LOGIC; 
  signal b_rmonav_4_CY0F_19464 : STD_LOGIC; 
  signal b_rmonav_4_DYMUX_19448 : STD_LOGIC; 
  signal b_rmonav_4_XORG_19446 : STD_LOGIC; 
  signal b_Maccum_rmonav_cy_4_Q : STD_LOGIC; 
  signal b_rmonav_4_CYSELF_19444 : STD_LOGIC; 
  signal b_rmonav_4_CYMUXFAST_19443 : STD_LOGIC; 
  signal b_rmonav_4_CYAND_19442 : STD_LOGIC; 
  signal b_rmonav_4_FASTCARRY_19441 : STD_LOGIC; 
  signal b_rmonav_4_CYMUXG2_19440 : STD_LOGIC; 
  signal b_rmonav_4_CYMUXF2_19439 : STD_LOGIC; 
  signal b_rmonav_4_CY0G_19438 : STD_LOGIC; 
  signal b_rmonav_4_CYSELG_19430 : STD_LOGIC; 
  signal b_rmonav_4_SRINV_19428 : STD_LOGIC; 
  signal b_rmonav_4_CLKINV_19427 : STD_LOGIC; 
  signal b_rmonav_4_CEINV_19426 : STD_LOGIC; 
  signal b_rmonav_6_DXMUX_19528 : STD_LOGIC; 
  signal b_rmonav_6_XORF_19526 : STD_LOGIC; 
  signal b_rmonav_6_CYINIT_19525 : STD_LOGIC; 
  signal b_rmonav_6_CY0F_19524 : STD_LOGIC; 
  signal b_rmonav_6_DYMUX_19509 : STD_LOGIC; 
  signal b_rmonav_6_XORG_19507 : STD_LOGIC; 
  signal b_Maccum_rmonav_cy_6_Q : STD_LOGIC; 
  signal b_rmonav_6_CYSELF_19505 : STD_LOGIC; 
  signal b_rmonav_6_CYMUXFAST_19504 : STD_LOGIC; 
  signal b_rmonav_6_CYAND_19503 : STD_LOGIC; 
  signal b_rmonav_6_FASTCARRY_19502 : STD_LOGIC; 
  signal b_rmonav_6_CYMUXG2_19501 : STD_LOGIC; 
  signal b_rmonav_6_CYMUXF2_19500 : STD_LOGIC; 
  signal b_rmonav_6_CY0G_19499 : STD_LOGIC; 
  signal b_rmonav_6_CYSELG_19491 : STD_LOGIC; 
  signal b_rmonav_6_SRINV_19489 : STD_LOGIC; 
  signal b_rmonav_6_CLKINV_19488 : STD_LOGIC; 
  signal b_rmonav_6_CEINV_19487 : STD_LOGIC; 
  signal b_rmonav_8_DXMUX_19581 : STD_LOGIC; 
  signal b_rmonav_8_XORF_19579 : STD_LOGIC; 
  signal b_rmonav_8_CYINIT_19578 : STD_LOGIC; 
  signal b_rmonav_8_CY0F_19577 : STD_LOGIC; 
  signal b_rmonav_8_CYSELF_19569 : STD_LOGIC; 
  signal b_rmonav_8_DYMUX_19560 : STD_LOGIC; 
  signal b_rmonav_8_XORG_19558 : STD_LOGIC; 
  signal b_Maccum_rmonav_cy_8_Q : STD_LOGIC; 
  signal b_Maccum_rmonav_lut_9_1_19555 : STD_LOGIC; 
  signal b_rmonav_8_SRINV_19548 : STD_LOGIC; 
  signal b_rmonav_8_CLKINV_19547 : STD_LOGIC; 
  signal b_rmonav_8_CEINV_19546 : STD_LOGIC; 
  signal romRey_addr14_0_XORF_19623 : STD_LOGIC; 
  signal romRey_addr14_0_CYINIT_19622 : STD_LOGIC; 
  signal romRey_addr14_0_CY0F_19621 : STD_LOGIC; 
  signal romRey_addr14_0_CYSELF_19613 : STD_LOGIC; 
  signal romRey_addr14_0_BXINV_19611 : STD_LOGIC; 
  signal romRey_addr14_0_XORG_19609 : STD_LOGIC; 
  signal romRey_addr14_0_CYMUXG_19608 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixRey_cy_0_Q : STD_LOGIC; 
  signal romRey_addr14_0_CY0G_19606 : STD_LOGIC; 
  signal romRey_addr14_0_CYSELG_19598 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_XORF_19662 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CYINIT_19661 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CY0F_19660 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_XORG_19650 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixRey_cy_2_Q : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CYSELF_19648 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CYMUXFAST_19647 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CYAND_19646 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_FASTCARRY_19645 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CYMUXG2_19644 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CYMUXF2_19643 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CY0G_19642 : STD_LOGIC; 
  signal vga_sprite_xpixRey_2_CYSELG_19634 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_XORF_19701 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CYINIT_19700 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CY0F_19699 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_XORG_19690 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixRey_cy_4_Q : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CYSELF_19688 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CYMUXFAST_19687 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CYAND_19686 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_FASTCARRY_19685 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CYMUXG2_19684 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CYMUXF2_19683 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CY0G_19682 : STD_LOGIC; 
  signal vga_sprite_xpixRey_4_CYSELG_19676 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_XORF_19742 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CYINIT_19741 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CY0F_19740 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_XORG_19731 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixRey_cy_6_Q : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CYSELF_19729 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CYMUXFAST_19728 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CYAND_19727 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_FASTCARRY_19726 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CYMUXG2_19725 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CYMUXF2_19724 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CY0G_19723 : STD_LOGIC; 
  signal vga_sprite_xpixRey_6_CYSELG_19715 : STD_LOGIC; 
  signal vga_sprite_xpixRey_8_XORF_19773 : STD_LOGIC; 
  signal vga_sprite_xpixRey_8_CYINIT_19772 : STD_LOGIC; 
  signal vga_sprite_xpixRey_8_CY0F_19771 : STD_LOGIC; 
  signal vga_sprite_xpixRey_8_CYSELF_19765 : STD_LOGIC; 
  signal vga_sprite_xpixRey_8_XORG_19762 : STD_LOGIC; 
  signal vga_sprite_Msub_xpixRey_cy_8_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYINIT_19804 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CY0F_19803 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYSELF_19795 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_BXINV_19793 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYMUXG_19792 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CY0G_19790 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYSELG_19782 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0F_19835 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELF_19826 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXFAST_19825 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYAND_19824 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_FASTCARRY_19823 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXG2_19822 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXF2_19821 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0G_19820 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELG_19812 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0F_19866 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELF_19858 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXFAST_19857 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYAND_19856 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_FASTCARRY_19855 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXG2_19854 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXF2_19853 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0G_19852 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELG_19846 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0F_19899 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELF_19891 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXFAST_19890 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYAND_19889 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_FASTCARRY_19888 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXG2_19887 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXF2_19886 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0G_19885 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELG_19877 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0F_19932 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELF_19925 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXFAST_19924 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYAND_19923 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_FASTCARRY_19922 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXG2_19921 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXF2_19920 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0G_19919 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELG_19913 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYINIT_19962 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CY0F_19961 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYSELF_19953 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_BXINV_19951 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYMUXG_19950 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_0_Q : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CY0G_19948 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYSELG_19940 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0F_19993 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELF_19984 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXFAST_19983 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYAND_19982 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_FASTCARRY_19981 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXG2_19980 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXF2_19979 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0G_19978 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELG_19971 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0F_20024 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELF_20017 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXFAST_20016 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYAND_20015 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_FASTCARRY_20014 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXG2_20013 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXF2_20012 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0G_20011 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELG_20003 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0F_20055 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELF_20047 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXFAST_20046 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYAND_20045 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_FASTCARRY_20044 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXG2_20043 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXF2_20042 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0G_20041 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELG_20035 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0F_20086 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELF_20078 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXFAST_20077 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYAND_20076 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_FASTCARRY_20075 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXG2_20074 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXF2_20073 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0G_20072 : STD_LOGIC; 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELG_20066 : STD_LOGIC; 
  signal b_drvskye_0_FFY_RST : STD_LOGIC; 
  signal b_drvskye_0_DXMUX_20137 : STD_LOGIC; 
  signal b_drvskye_0_XORF_20135 : STD_LOGIC; 
  signal b_drvskye_0_LOGIC_ONE_20134 : STD_LOGIC; 
  signal b_drvskye_0_CYINIT_20133 : STD_LOGIC; 
  signal b_drvskye_0_CYSELF_20124 : STD_LOGIC; 
  signal b_drvskye_0_F : STD_LOGIC; 
  signal b_drvskye_0_BXINV_20122 : STD_LOGIC; 
  signal b_drvskye_0_DYMUX_20114 : STD_LOGIC; 
  signal b_drvskye_0_XORG_20112 : STD_LOGIC; 
  signal b_drvskye_0_CYMUXG_20111 : STD_LOGIC; 
  signal b_Madd_drvskye_sub0000_cy_0_Q : STD_LOGIC; 
  signal b_drvskye_0_LOGIC_ZERO_20109 : STD_LOGIC; 
  signal b_drvskye_0_CYSELG_20100 : STD_LOGIC; 
  signal b_drvskye_0_SRINV_20098 : STD_LOGIC; 
  signal b_drvskye_0_CLKINV_20097 : STD_LOGIC; 
  signal b_drvskye_0_CEINV_20096 : STD_LOGIC; 
  signal b_drvskye_2_DXMUX_20196 : STD_LOGIC; 
  signal b_drvskye_2_XORF_20194 : STD_LOGIC; 
  signal b_drvskye_2_CYINIT_20193 : STD_LOGIC; 
  signal b_drvskye_2_DYMUX_20176 : STD_LOGIC; 
  signal b_drvskye_2_XORG_20174 : STD_LOGIC; 
  signal b_Madd_drvskye_sub0000_cy_2_Q : STD_LOGIC; 
  signal b_drvskye_2_CYSELF_20172 : STD_LOGIC; 
  signal b_drvskye_2_CYMUXFAST_20171 : STD_LOGIC; 
  signal b_drvskye_2_CYAND_20170 : STD_LOGIC; 
  signal b_drvskye_2_FASTCARRY_20169 : STD_LOGIC; 
  signal b_drvskye_2_CYMUXG2_20168 : STD_LOGIC; 
  signal b_drvskye_2_CYMUXF2_20167 : STD_LOGIC; 
  signal b_drvskye_2_LOGIC_ZERO_20166 : STD_LOGIC; 
  signal b_drvskye_2_CYSELG_20157 : STD_LOGIC; 
  signal b_drvskye_2_SRINV_20155 : STD_LOGIC; 
  signal b_drvskye_2_CLKINV_20154 : STD_LOGIC; 
  signal b_drvskye_2_CEINV_20153 : STD_LOGIC; 
  signal b_drvskye_4_DXMUX_20256 : STD_LOGIC; 
  signal b_drvskye_4_XORF_20254 : STD_LOGIC; 
  signal b_drvskye_4_CYINIT_20253 : STD_LOGIC; 
  signal b_drvskye_4_DYMUX_20236 : STD_LOGIC; 
  signal b_drvskye_4_XORG_20234 : STD_LOGIC; 
  signal b_Madd_drvskye_sub0000_cy_4_Q : STD_LOGIC; 
  signal b_drvskye_4_CYSELF_20232 : STD_LOGIC; 
  signal b_drvskye_4_CYMUXFAST_20231 : STD_LOGIC; 
  signal b_drvskye_4_CYAND_20230 : STD_LOGIC; 
  signal b_drvskye_4_FASTCARRY_20229 : STD_LOGIC; 
  signal b_drvskye_4_CYMUXG2_20228 : STD_LOGIC; 
  signal b_drvskye_4_CYMUXF2_20227 : STD_LOGIC; 
  signal b_drvskye_4_LOGIC_ZERO_20226 : STD_LOGIC; 
  signal b_drvskye_4_CYSELG_20217 : STD_LOGIC; 
  signal b_drvskye_4_SRINV_20215 : STD_LOGIC; 
  signal b_drvskye_4_CLKINV_20214 : STD_LOGIC; 
  signal b_drvskye_4_CEINV_20213 : STD_LOGIC; 
  signal b_drvskye_6_FFY_RST : STD_LOGIC; 
  signal b_drvskye_6_FFX_RST : STD_LOGIC; 
  signal b_drvskye_6_DXMUX_20316 : STD_LOGIC; 
  signal b_drvskye_6_XORF_20314 : STD_LOGIC; 
  signal b_drvskye_6_CYINIT_20313 : STD_LOGIC; 
  signal b_drvskye_6_DYMUX_20296 : STD_LOGIC; 
  signal b_drvskye_6_XORG_20294 : STD_LOGIC; 
  signal b_Madd_drvskye_sub0000_cy_6_Q : STD_LOGIC; 
  signal b_drvskye_6_CYSELF_20292 : STD_LOGIC; 
  signal b_drvskye_6_CYMUXFAST_20291 : STD_LOGIC; 
  signal b_drvskye_6_CYAND_20290 : STD_LOGIC; 
  signal b_drvskye_6_FASTCARRY_20289 : STD_LOGIC; 
  signal b_drvskye_6_CYMUXG2_20288 : STD_LOGIC; 
  signal b_drvskye_6_CYMUXF2_20287 : STD_LOGIC; 
  signal b_drvskye_6_LOGIC_ZERO_20286 : STD_LOGIC; 
  signal b_drvskye_6_CYSELG_20277 : STD_LOGIC; 
  signal b_drvskye_6_SRINV_20275 : STD_LOGIC; 
  signal b_drvskye_6_CLKINV_20274 : STD_LOGIC; 
  signal b_drvskye_6_CEINV_20273 : STD_LOGIC; 
  signal b_drvskye_8_DXMUX_20369 : STD_LOGIC; 
  signal b_drvskye_8_XORF_20367 : STD_LOGIC; 
  signal b_drvskye_8_LOGIC_ZERO_20366 : STD_LOGIC; 
  signal b_drvskye_8_CYINIT_20365 : STD_LOGIC; 
  signal b_drvskye_8_CYSELF_20356 : STD_LOGIC; 
  signal b_drvskye_8_DYMUX_20347 : STD_LOGIC; 
  signal b_drvskye_8_XORG_20345 : STD_LOGIC; 
  signal b_Madd_drvskye_sub0000_cy_8_Q : STD_LOGIC; 
  signal b_drvskye_8_SRINV_20334 : STD_LOGIC; 
  signal b_drvskye_8_CLKINV_20333 : STD_LOGIC; 
  signal b_drvskye_8_CEINV_20332 : STD_LOGIC; 
  signal b_drvmona_0_DXMUX_20426 : STD_LOGIC; 
  signal b_drvmona_0_XORF_20424 : STD_LOGIC; 
  signal b_drvmona_0_LOGIC_ONE_20423 : STD_LOGIC; 
  signal b_drvmona_0_CYINIT_20422 : STD_LOGIC; 
  signal b_drvmona_0_CYSELF_20413 : STD_LOGIC; 
  signal b_drvmona_0_F : STD_LOGIC; 
  signal b_drvmona_0_BXINV_20411 : STD_LOGIC; 
  signal b_drvmona_0_DYMUX_20404 : STD_LOGIC; 
  signal b_drvmona_0_XORG_20402 : STD_LOGIC; 
  signal b_drvmona_0_CYMUXG_20401 : STD_LOGIC; 
  signal b_Madd_drvmona_sub0000_cy_0_Q : STD_LOGIC; 
  signal b_drvmona_0_LOGIC_ZERO_20399 : STD_LOGIC; 
  signal b_drvmona_0_CYSELG_20390 : STD_LOGIC; 
  signal b_drvmona_0_SRINV_20388 : STD_LOGIC; 
  signal b_drvmona_0_CLKINV_20387 : STD_LOGIC; 
  signal b_drvmona_0_CEINV_20386 : STD_LOGIC; 
  signal b_drvmona_2_DXMUX_20484 : STD_LOGIC; 
  signal b_drvmona_2_XORF_20482 : STD_LOGIC; 
  signal b_drvmona_2_CYINIT_20481 : STD_LOGIC; 
  signal b_drvmona_2_DYMUX_20465 : STD_LOGIC; 
  signal b_drvmona_2_XORG_20463 : STD_LOGIC; 
  signal b_Madd_drvmona_sub0000_cy_2_Q : STD_LOGIC; 
  signal b_drvmona_2_CYSELF_20461 : STD_LOGIC; 
  signal b_drvmona_2_CYMUXFAST_20460 : STD_LOGIC; 
  signal b_drvmona_2_CYAND_20459 : STD_LOGIC; 
  signal b_drvmona_2_FASTCARRY_20458 : STD_LOGIC; 
  signal b_drvmona_2_CYMUXG2_20457 : STD_LOGIC; 
  signal b_drvmona_2_CYMUXF2_20456 : STD_LOGIC; 
  signal b_drvmona_2_LOGIC_ZERO_20455 : STD_LOGIC; 
  signal b_drvmona_2_CYSELG_20446 : STD_LOGIC; 
  signal b_drvmona_2_SRINV_20444 : STD_LOGIC; 
  signal b_drvmona_2_CLKINV_20443 : STD_LOGIC; 
  signal b_drvmona_2_CEINV_20442 : STD_LOGIC; 
  signal b_drvmona_4_DXMUX_20542 : STD_LOGIC; 
  signal b_drvmona_4_XORF_20540 : STD_LOGIC; 
  signal b_drvmona_4_CYINIT_20539 : STD_LOGIC; 
  signal b_drvmona_4_DYMUX_20523 : STD_LOGIC; 
  signal b_drvmona_4_XORG_20521 : STD_LOGIC; 
  signal b_Madd_drvmona_sub0000_cy_4_Q : STD_LOGIC; 
  signal b_drvmona_4_CYSELF_20519 : STD_LOGIC; 
  signal b_drvmona_4_CYMUXFAST_20518 : STD_LOGIC; 
  signal b_drvmona_4_CYAND_20517 : STD_LOGIC; 
  signal b_drvmona_4_FASTCARRY_20516 : STD_LOGIC; 
  signal b_drvmona_4_CYMUXG2_20515 : STD_LOGIC; 
  signal b_drvmona_4_CYMUXF2_20514 : STD_LOGIC; 
  signal b_drvmona_4_LOGIC_ZERO_20513 : STD_LOGIC; 
  signal b_drvmona_4_CYSELG_20504 : STD_LOGIC; 
  signal b_drvmona_4_SRINV_20502 : STD_LOGIC; 
  signal b_drvmona_4_CLKINV_20501 : STD_LOGIC; 
  signal b_drvmona_4_CEINV_20500 : STD_LOGIC; 
  signal b_drvmona_6_DXMUX_20600 : STD_LOGIC; 
  signal b_drvmona_6_XORF_20598 : STD_LOGIC; 
  signal b_drvmona_6_CYINIT_20597 : STD_LOGIC; 
  signal b_drvmona_6_DYMUX_20581 : STD_LOGIC; 
  signal b_drvmona_6_XORG_20579 : STD_LOGIC; 
  signal b_Madd_drvmona_sub0000_cy_6_Q : STD_LOGIC; 
  signal b_drvmona_6_CYSELF_20577 : STD_LOGIC; 
  signal b_drvmona_6_CYMUXFAST_20576 : STD_LOGIC; 
  signal b_drvmona_6_CYAND_20575 : STD_LOGIC; 
  signal b_drvmona_6_FASTCARRY_20574 : STD_LOGIC; 
  signal b_drvmona_6_CYMUXG2_20573 : STD_LOGIC; 
  signal b_drvmona_6_CYMUXF2_20572 : STD_LOGIC; 
  signal b_drvmona_6_LOGIC_ZERO_20571 : STD_LOGIC; 
  signal b_drvmona_6_CYSELG_20562 : STD_LOGIC; 
  signal b_drvmona_6_SRINV_20560 : STD_LOGIC; 
  signal b_drvmona_6_CLKINV_20559 : STD_LOGIC; 
  signal b_drvmona_6_CEINV_20558 : STD_LOGIC; 
  signal b_drvmona_8_DXMUX_20651 : STD_LOGIC; 
  signal b_drvmona_8_XORF_20649 : STD_LOGIC; 
  signal b_drvmona_8_LOGIC_ZERO_20648 : STD_LOGIC; 
  signal b_drvmona_8_CYINIT_20647 : STD_LOGIC; 
  signal b_drvmona_8_CYSELF_20638 : STD_LOGIC; 
  signal b_drvmona_8_DYMUX_20630 : STD_LOGIC; 
  signal b_drvmona_8_XORG_20628 : STD_LOGIC; 
  signal b_Madd_drvmona_sub0000_cy_8_Q : STD_LOGIC; 
  signal b_drvmona_8_SRINV_20617 : STD_LOGIC; 
  signal b_drvmona_8_CLKINV_20616 : STD_LOGIC; 
  signal b_drvmona_8_CEINV_20615 : STD_LOGIC; 
  signal U2_vcs_0_FFX_RSTAND_9252 : STD_LOGIC; 
  signal vga_sprite_present_state_FSM_FFd3_FFY_SET : STD_LOGIC; 
  signal cp_delay3_FFY_RSTAND_11196 : STD_LOGIC; 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal VCC : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal vga_sprite_ypixMona_sub0000 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_rmonav : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_ypixMona : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_creyv : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U2_HCS : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_reyspriteon_addsub0000 : STD_LOGIC_VECTOR ( 6 downto 4 ); 
  signal vga_sprite_Madd_reyspriteon_addsub0000_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal U2_vcs : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_rskyev : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U1_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal b_dcvskye : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_drvskye : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_add0003_add0000 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal vga_sprite_wall : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_dcvmona : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_dcvrey : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_add0000_add0000 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal b_cmonav : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal romMona_addr14 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal vga_sprite_xpixMona : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal romRey_addr14 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal romSkye_addr14 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal b_add0002_add0000 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal b_add0004_add0000 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal b_add0005_add0000 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal U2_Result : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_add0001_add0000 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal b_cskyev : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Madd_skyespriteon_addsub0000_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal vga_sprite_monaspriteon_addsub0000 : STD_LOGIC_VECTOR ( 6 downto 4 ); 
  signal vga_sprite_Madd_monaspriteon_addsub0000_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal vga_sprite_skyespriteon_addsub0000 : STD_LOGIC_VECTOR ( 6 downto 4 ); 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal b_rreyv : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_ypixRey : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_drvmona : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_rom_addr21_addsub0000 : STD_LOGIC_VECTOR ( 13 downto 6 ); 
  signal vga_sprite_rom_addr21_addsub0001 : STD_LOGIC_VECTOR ( 13 downto 5 ); 
  signal vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal b_drvrey : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_ypixSkye : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_xpixRey : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal vga_sprite_rom_addr2_addsub0001 : STD_LOGIC_VECTOR ( 13 downto 5 ); 
  signal vga_sprite_rom_addr20_addsub0000 : STD_LOGIC_VECTOR ( 13 downto 6 ); 
  signal vga_sprite_xpixSkye : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal vga_sprite_rom_addr2_addsub0000 : STD_LOGIC_VECTOR ( 13 downto 6 ); 
  signal vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal vga_sprite_rom_addr20_addsub0001 : STD_LOGIC_VECTOR ( 13 downto 5 ); 
  signal vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal vga_sprite_Msub_ypixMona_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Madd_skyespriteon_addsub0002_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal b_Madd_dcvskye_not0000 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal b_Madd_add0003_add0000_lut : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal b_Maccum_rskyev_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_red_cmp_le0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_red_cmp_le0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal b_Madd_dcvmona_not0000 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal b_Madd_add0000_add0000_lut : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal b_Maccum_creyv_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Msub_xpixMona_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_skyespriteon_addsub0001 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal vga_sprite_Madd_skyespriteon_addsub0001_lut : STD_LOGIC_VECTOR ( 9 downto 7 ); 
  signal vga_sprite_xpixMona_sub0000 : STD_LOGIC_VECTOR ( 8 downto 4 ); 
  signal vga_sprite_skyespriteon_addsub0003 : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal vga_sprite_monaspriteon_addsub0001 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal vga_sprite_Madd_monaspriteon_addsub0001_lut : STD_LOGIC_VECTOR ( 9 downto 7 ); 
  signal vga_sprite_Madd_reyspriteon_addsub0001_lut : STD_LOGIC_VECTOR ( 9 downto 7 ); 
  signal vga_sprite_reyspriteon_addsub0001 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal vga_sprite_monaspriteon_addsub0003 : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal MRey : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal MMona : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal MSkye : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal vga_sprite_reyspriteon_addsub0003 : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal vga_sprite_Madd_reyspriteon_addsub0002_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal vga_sprite_Msub_ypixRey_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_Madd_add0005_add0000_lut : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal b_Maccum_rmonav_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_Madd_drvrey_not0000 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Msub_ypixSkye_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal b_Madd_dcvrey_not0000 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal U2_Mcount_vcs_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal vga_sprite_Madd_rom_addr2_add0000_Madd_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal b_Madd_add0002_add0000_lut : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal b_Maccum_cskyev_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Madd_monaspriteon_addsub0002_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal vga_sprite_Msub_ypixMona_sub0000_lut : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal vga_sprite_Mcount_wall_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Msub_xpixSkye_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal U2_Mcount_HCS_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal U1_Mcount_q_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal b_Madd_add0004_add0000_lut : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal b_Maccum_cmonav_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_Maccum_rreyv_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Madd_rom_addr20_add0000_Madd_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal vga_sprite_Madd_rom_addr21_add0000_Madd_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal b_Madd_add0001_add0000_lut : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal vga_sprite_Msub_xpixRey_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal b_Madd_drvskye_not0000 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal b_Madd_drvmona_not0000 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
begin
  vga_sprite_ypixMona_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_0_XORF_5931,
      O => vga_sprite_ypixMona(0)
    );
  vga_sprite_ypixMona_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y43"
    )
    port map (
      I0 => vga_sprite_ypixMona_0_CYINIT_5930,
      I1 => vga_sprite_Msub_ypixMona_lut(0),
      O => vga_sprite_ypixMona_0_XORF_5931
    );
  vga_sprite_ypixMona_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y43"
    )
    port map (
      IA => vga_sprite_ypixMona_0_CY0F_5929,
      IB => vga_sprite_ypixMona_0_CYINIT_5930,
      SEL => vga_sprite_ypixMona_0_CYSELF_5921,
      O => vga_sprite_Msub_ypixMona_cy_0_Q
    );
  vga_sprite_ypixMona_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_0_BXINV_5919,
      O => vga_sprite_ypixMona_0_CYINIT_5930
    );
  vga_sprite_ypixMona_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(0),
      O => vga_sprite_ypixMona_0_CY0F_5929
    );
  vga_sprite_ypixMona_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(0),
      O => vga_sprite_ypixMona_0_CYSELF_5921
    );
  vga_sprite_ypixMona_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_ypixMona_0_BXINV_5919
    );
  vga_sprite_ypixMona_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_0_XORG_5917,
      O => vga_sprite_ypixMona(1)
    );
  vga_sprite_ypixMona_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y43"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_cy_0_Q,
      I1 => vga_sprite_Msub_ypixMona_lut(1),
      O => vga_sprite_ypixMona_0_XORG_5917
    );
  vga_sprite_ypixMona_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_0_CYMUXG_5916,
      O => vga_sprite_Msub_ypixMona_cy_1_Q
    );
  vga_sprite_ypixMona_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X35Y43"
    )
    port map (
      IA => vga_sprite_ypixMona_0_CY0G_5914,
      IB => vga_sprite_Msub_ypixMona_cy_0_Q,
      SEL => vga_sprite_ypixMona_0_CYSELG_5906,
      O => vga_sprite_ypixMona_0_CYMUXG_5916
    );
  vga_sprite_ypixMona_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(1),
      O => vga_sprite_ypixMona_0_CY0G_5914
    );
  vga_sprite_ypixMona_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(1),
      O => vga_sprite_ypixMona_0_CYSELG_5906
    );
  vga_sprite_ypixMona_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_2_XORF_5970,
      O => vga_sprite_ypixMona(2)
    );
  vga_sprite_ypixMona_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y44"
    )
    port map (
      I0 => vga_sprite_ypixMona_2_CYINIT_5969,
      I1 => vga_sprite_Msub_ypixMona_lut(2),
      O => vga_sprite_ypixMona_2_XORF_5970
    );
  vga_sprite_ypixMona_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y44"
    )
    port map (
      IA => vga_sprite_ypixMona_2_CY0F_5968,
      IB => vga_sprite_ypixMona_2_CYINIT_5969,
      SEL => vga_sprite_ypixMona_2_CYSELF_5956,
      O => vga_sprite_Msub_ypixMona_cy_2_Q
    );
  vga_sprite_ypixMona_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y44"
    )
    port map (
      IA => vga_sprite_ypixMona_2_CY0F_5968,
      IB => vga_sprite_ypixMona_2_CY0F_5968,
      SEL => vga_sprite_ypixMona_2_CYSELF_5956,
      O => vga_sprite_ypixMona_2_CYMUXF2_5951
    );
  vga_sprite_ypixMona_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_cy_1_Q,
      O => vga_sprite_ypixMona_2_CYINIT_5969
    );
  vga_sprite_ypixMona_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(2),
      O => vga_sprite_ypixMona_2_CY0F_5968
    );
  vga_sprite_ypixMona_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(2),
      O => vga_sprite_ypixMona_2_CYSELF_5956
    );
  vga_sprite_ypixMona_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_2_XORG_5958,
      O => vga_sprite_ypixMona(3)
    );
  vga_sprite_ypixMona_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y44"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_cy_2_Q,
      I1 => vga_sprite_Msub_ypixMona_lut(3),
      O => vga_sprite_ypixMona_2_XORG_5958
    );
  vga_sprite_ypixMona_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_2_CYMUXFAST_5955,
      O => vga_sprite_Msub_ypixMona_cy_3_Q
    );
  vga_sprite_ypixMona_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_cy_1_Q,
      O => vga_sprite_ypixMona_2_FASTCARRY_5953
    );
  vga_sprite_ypixMona_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y44"
    )
    port map (
      I0 => vga_sprite_ypixMona_2_CYSELG_5942,
      I1 => vga_sprite_ypixMona_2_CYSELF_5956,
      O => vga_sprite_ypixMona_2_CYAND_5954
    );
  vga_sprite_ypixMona_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y44"
    )
    port map (
      IA => vga_sprite_ypixMona_2_CYMUXG2_5952,
      IB => vga_sprite_ypixMona_2_FASTCARRY_5953,
      SEL => vga_sprite_ypixMona_2_CYAND_5954,
      O => vga_sprite_ypixMona_2_CYMUXFAST_5955
    );
  vga_sprite_ypixMona_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y44"
    )
    port map (
      IA => vga_sprite_ypixMona_2_CY0G_5950,
      IB => vga_sprite_ypixMona_2_CYMUXF2_5951,
      SEL => vga_sprite_ypixMona_2_CYSELG_5942,
      O => vga_sprite_ypixMona_2_CYMUXG2_5952
    );
  vga_sprite_ypixMona_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(3),
      O => vga_sprite_ypixMona_2_CY0G_5950
    );
  vga_sprite_ypixMona_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(3),
      O => vga_sprite_ypixMona_2_CYSELG_5942
    );
  vga_sprite_ypixMona_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_4_XORF_6009,
      O => vga_sprite_ypixMona(4)
    );
  vga_sprite_ypixMona_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y45"
    )
    port map (
      I0 => vga_sprite_ypixMona_4_CYINIT_6008,
      I1 => vga_sprite_Msub_ypixMona_lut(4),
      O => vga_sprite_ypixMona_4_XORF_6009
    );
  vga_sprite_ypixMona_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y45"
    )
    port map (
      IA => vga_sprite_ypixMona_4_CY0F_6007,
      IB => vga_sprite_ypixMona_4_CYINIT_6008,
      SEL => vga_sprite_ypixMona_4_CYSELF_5995,
      O => vga_sprite_Msub_ypixMona_cy_4_Q
    );
  vga_sprite_ypixMona_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y45"
    )
    port map (
      IA => vga_sprite_ypixMona_4_CY0F_6007,
      IB => vga_sprite_ypixMona_4_CY0F_6007,
      SEL => vga_sprite_ypixMona_4_CYSELF_5995,
      O => vga_sprite_ypixMona_4_CYMUXF2_5990
    );
  vga_sprite_ypixMona_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_cy_3_Q,
      O => vga_sprite_ypixMona_4_CYINIT_6008
    );
  vga_sprite_ypixMona_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(4),
      O => vga_sprite_ypixMona_4_CY0F_6007
    );
  vga_sprite_ypixMona_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(4),
      O => vga_sprite_ypixMona_4_CYSELF_5995
    );
  vga_sprite_ypixMona_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_4_XORG_5997,
      O => vga_sprite_ypixMona(5)
    );
  vga_sprite_ypixMona_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y45"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_cy_4_Q,
      I1 => vga_sprite_Msub_ypixMona_lut(5),
      O => vga_sprite_ypixMona_4_XORG_5997
    );
  vga_sprite_ypixMona_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_4_CYMUXFAST_5994,
      O => vga_sprite_Msub_ypixMona_cy_5_Q
    );
  vga_sprite_ypixMona_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_cy_3_Q,
      O => vga_sprite_ypixMona_4_FASTCARRY_5992
    );
  vga_sprite_ypixMona_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y45"
    )
    port map (
      I0 => vga_sprite_ypixMona_4_CYSELG_5981,
      I1 => vga_sprite_ypixMona_4_CYSELF_5995,
      O => vga_sprite_ypixMona_4_CYAND_5993
    );
  vga_sprite_ypixMona_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y45"
    )
    port map (
      IA => vga_sprite_ypixMona_4_CYMUXG2_5991,
      IB => vga_sprite_ypixMona_4_FASTCARRY_5992,
      SEL => vga_sprite_ypixMona_4_CYAND_5993,
      O => vga_sprite_ypixMona_4_CYMUXFAST_5994
    );
  vga_sprite_ypixMona_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y45"
    )
    port map (
      IA => vga_sprite_ypixMona_4_CY0G_5989,
      IB => vga_sprite_ypixMona_4_CYMUXF2_5990,
      SEL => vga_sprite_ypixMona_4_CYSELG_5981,
      O => vga_sprite_ypixMona_4_CYMUXG2_5991
    );
  vga_sprite_ypixMona_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(5),
      O => vga_sprite_ypixMona_4_CY0G_5989
    );
  vga_sprite_ypixMona_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(5),
      O => vga_sprite_ypixMona_4_CYSELG_5981
    );
  vga_sprite_ypixMona_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_6_XORF_6048,
      O => vga_sprite_ypixMona(6)
    );
  vga_sprite_ypixMona_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y46"
    )
    port map (
      I0 => vga_sprite_ypixMona_6_CYINIT_6047,
      I1 => vga_sprite_Msub_ypixMona_lut(6),
      O => vga_sprite_ypixMona_6_XORF_6048
    );
  vga_sprite_ypixMona_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y46"
    )
    port map (
      IA => vga_sprite_ypixMona_6_CY0F_6046,
      IB => vga_sprite_ypixMona_6_CYINIT_6047,
      SEL => vga_sprite_ypixMona_6_CYSELF_6034,
      O => vga_sprite_Msub_ypixMona_cy_6_Q
    );
  vga_sprite_ypixMona_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y46"
    )
    port map (
      IA => vga_sprite_ypixMona_6_CY0F_6046,
      IB => vga_sprite_ypixMona_6_CY0F_6046,
      SEL => vga_sprite_ypixMona_6_CYSELF_6034,
      O => vga_sprite_ypixMona_6_CYMUXF2_6029
    );
  vga_sprite_ypixMona_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_cy_5_Q,
      O => vga_sprite_ypixMona_6_CYINIT_6047
    );
  vga_sprite_ypixMona_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(6),
      O => vga_sprite_ypixMona_6_CY0F_6046
    );
  vga_sprite_ypixMona_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(6),
      O => vga_sprite_ypixMona_6_CYSELF_6034
    );
  vga_sprite_ypixMona_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_6_XORG_6036,
      O => vga_sprite_ypixMona(7)
    );
  vga_sprite_ypixMona_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y46"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_cy_6_Q,
      I1 => vga_sprite_Msub_ypixMona_lut(7),
      O => vga_sprite_ypixMona_6_XORG_6036
    );
  vga_sprite_ypixMona_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_cy_5_Q,
      O => vga_sprite_ypixMona_6_FASTCARRY_6031
    );
  vga_sprite_ypixMona_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y46"
    )
    port map (
      I0 => vga_sprite_ypixMona_6_CYSELG_6020,
      I1 => vga_sprite_ypixMona_6_CYSELF_6034,
      O => vga_sprite_ypixMona_6_CYAND_6032
    );
  vga_sprite_ypixMona_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y46"
    )
    port map (
      IA => vga_sprite_ypixMona_6_CYMUXG2_6030,
      IB => vga_sprite_ypixMona_6_FASTCARRY_6031,
      SEL => vga_sprite_ypixMona_6_CYAND_6032,
      O => vga_sprite_ypixMona_6_CYMUXFAST_6033
    );
  vga_sprite_ypixMona_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y46"
    )
    port map (
      IA => vga_sprite_ypixMona_6_CY0G_6028,
      IB => vga_sprite_ypixMona_6_CYMUXF2_6029,
      SEL => vga_sprite_ypixMona_6_CYSELG_6020,
      O => vga_sprite_ypixMona_6_CYMUXG2_6030
    );
  vga_sprite_ypixMona_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(7),
      O => vga_sprite_ypixMona_6_CY0G_6028
    );
  vga_sprite_ypixMona_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(7),
      O => vga_sprite_ypixMona_6_CYSELG_6020
    );
  vga_sprite_ypixMona_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_8_XORF_6079,
      O => vga_sprite_ypixMona(8)
    );
  vga_sprite_ypixMona_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y47"
    )
    port map (
      I0 => vga_sprite_ypixMona_8_CYINIT_6078,
      I1 => vga_sprite_Msub_ypixMona_lut(8),
      O => vga_sprite_ypixMona_8_XORF_6079
    );
  vga_sprite_ypixMona_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y47"
    )
    port map (
      IA => vga_sprite_ypixMona_8_CY0F_6077,
      IB => vga_sprite_ypixMona_8_CYINIT_6078,
      SEL => vga_sprite_ypixMona_8_CYSELF_6069,
      O => vga_sprite_Msub_ypixMona_cy_8_Q
    );
  vga_sprite_ypixMona_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_6_CYMUXFAST_6033,
      O => vga_sprite_ypixMona_8_CYINIT_6078
    );
  vga_sprite_ypixMona_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(8),
      O => vga_sprite_ypixMona_8_CY0F_6077
    );
  vga_sprite_ypixMona_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_lut(8),
      O => vga_sprite_ypixMona_8_CYSELF_6069
    );
  vga_sprite_ypixMona_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_8_XORG_6066,
      O => vga_sprite_ypixMona(9)
    );
  vga_sprite_ypixMona_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y47"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_cy_8_Q,
      I1 => vga_sprite_Msub_ypixMona_lut(9),
      O => vga_sprite_ypixMona_8_XORG_6066
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y38"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CY0F_6109,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYINIT_6110,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYSELF_6101,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_0_Q
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_BXINV_6099,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYINIT_6110
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(0),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CY0F_6109
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(0),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYSELF_6101
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_BXINV_6099
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X47Y38"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CY0G_6096,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_0_Q,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYSELG_6088,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYMUXG_6098
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(1),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CY0G_6096
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(1),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYSELG_6088
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y39"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0F_6141,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0F_6141,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELF_6132,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXF2_6127
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0F_6141
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELF_6132
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_1_CYMUXG_6098,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_FASTCARRY_6129
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y39"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELG_6118,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELF_6132,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYAND_6130
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y39"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXG2_6128,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_FASTCARRY_6129,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYAND_6130,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXFAST_6131
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y39"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0G_6126,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXF2_6127,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELG_6118,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXG2_6128
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(3),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CY0G_6126
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(3),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYSELG_6118
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y40"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0F_6172,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0F_6172,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELF_6164,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXF2_6159
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0000_4_0,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0F_6172
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELF_6164
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_3_CYMUXFAST_6131,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_FASTCARRY_6161
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y40"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELG_6152,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELF_6164,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYAND_6162
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y40"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXG2_6160,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_FASTCARRY_6161,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYAND_6162,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXFAST_6163
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y40"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0G_6158,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXF2_6159,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELG_6152,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXG2_6160
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0000_5_0,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CY0G_6158
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(5),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYSELG_6152
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y41"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0F_6205,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0F_6205,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELF_6197,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXF2_6192
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0000(6),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0F_6205
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(6),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELF_6197
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_5_CYMUXFAST_6163,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_FASTCARRY_6194
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y41"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELG_6183,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELF_6197,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYAND_6195
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y41"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXG2_6193,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_FASTCARRY_6194,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYAND_6195,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXFAST_6196
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y41"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0G_6191,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXF2_6192,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELG_6183,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXG2_6193
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0001_lut_7_0,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CY0G_6191
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(7),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYSELG_6183
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5AA5",
      LOC => "SLICE_X47Y42"
    )
    port map (
      ADR0 => b_creyv(8),
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0001_lut_8_0,
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0000_cy(7),
      ADR3 => U2_HCS(8),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(8)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y42"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0F_6238,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0F_6238,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELF_6231,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXF2_6226
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0001_lut_8_0,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0F_6238
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(8),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELF_6231
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXFAST_6230,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_Q
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_7_CYMUXFAST_6196,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_FASTCARRY_6228
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y42"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELG_6219,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELF_6231,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYAND_6229
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y42"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXG2_6227,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_FASTCARRY_6228,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYAND_6229,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXFAST_6230
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y42"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0G_6225,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXF2_6226,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELG_6219,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYMUXG2_6227
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0001_lut(9),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CY0G_6225
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(9),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_CYSELG_6219
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X35Y53"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => vga_sprite_reyspriteon_addsub0002_0_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(0)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y53"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CY0F_6267,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYINIT_6268,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYSELF_6259,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_0_Q
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_BXINV_6257,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYINIT_6268
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CY0F_6267
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(0),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYSELF_6259
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_BXINV_6257
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X35Y53"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CY0G_6254,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_0_Q,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYSELG_6246,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYMUXG_6256
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CY0G_6254
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(1),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYSELG_6246
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X35Y53"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => vga_sprite_reyspriteon_addsub0002_1_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(1)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X35Y54"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(2)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y54"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0F_6299,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0F_6299,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELF_6290,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXF2_6285
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0F_6299
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELF_6290
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_1_CYMUXG_6256,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_FASTCARRY_6287
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y54"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELG_6277,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELF_6290,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYAND_6288
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y54"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXG2_6286,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_FASTCARRY_6287,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYAND_6288,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXFAST_6289
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y54"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0G_6284,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXF2_6285,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELG_6277,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXG2_6286
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CY0G_6284
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(3),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYSELG_6277
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6699",
      LOC => "SLICE_X35Y54"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0003_lut_3_Q,
      ADR1 => U2_vcs(3),
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(3)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X35Y55"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_Q,
      ADR1 => U2_vcs(4),
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0003_lut_3_Q,
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(4)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y55"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0F_6330,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0F_6330,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELF_6323,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXF2_6318
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0F_6330
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELF_6323
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_3_CYMUXFAST_6289,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_FASTCARRY_6320
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y55"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELG_6309,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELF_6323,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYAND_6321
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y55"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXG2_6319,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_FASTCARRY_6320,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYAND_6321,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXFAST_6322
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y55"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0G_6317,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXF2_6318,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELG_6309,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXG2_6319
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CY0G_6317
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(5),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYSELG_6309
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X35Y55"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => vga_sprite_reyspriteon_addsub0003_5_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(5)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X35Y56"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => vga_sprite_reyspriteon_addsub0002_6_Q,
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0003_cy_5_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(6)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y56"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0F_6361,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0F_6361,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELF_6353,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXF2_6348
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0F_6361
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(6),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELF_6353
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_5_CYMUXFAST_6322,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_FASTCARRY_6350
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y56"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELG_6341,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELF_6353,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYAND_6351
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y56"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXG2_6349,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_FASTCARRY_6350,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYAND_6351,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXFAST_6352
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y56"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0G_6347,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXF2_6348,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELG_6341,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXG2_6349
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CY0G_6347
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(7),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYSELG_6341
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X35Y56"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0003_lut_7_Q,
      ADR1 => U2_vcs(7),
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0003_cy_5_Q,
      ADR3 => vga_sprite_reyspriteon_addsub0002_6_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(7)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y57"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0F_6392,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0F_6392,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELF_6384,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXF2_6379
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0F_6392
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(8),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELF_6384
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXFAST_6383,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_Q
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_7_CYMUXFAST_6352,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_FASTCARRY_6381
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y57"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELG_6372,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELF_6384,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYAND_6382
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y57"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXG2_6380,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_FASTCARRY_6381,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYAND_6382,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXFAST_6383
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y57"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0G_6378,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXF2_6379,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELG_6372,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYMUXG2_6380
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CY0G_6378
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(9),
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_CYSELG_6372
    );
  vga_sprite_skyespriteon_addsub0002_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X45Y42"
    )
    port map (
      O => vga_sprite_skyespriteon_addsub0002_0_LOGIC_ONE_6409
    );
  vga_sprite_skyespriteon_addsub0002_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_0_XORF_6426,
      O => vga_sprite_skyespriteon_addsub0002_0_Q
    );
  vga_sprite_skyespriteon_addsub0002_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y42"
    )
    port map (
      I0 => vga_sprite_skyespriteon_addsub0002_0_CYINIT_6425,
      I1 => vga_sprite_Madd_skyespriteon_addsub0002_lut(0),
      O => vga_sprite_skyespriteon_addsub0002_0_XORF_6426
    );
  vga_sprite_skyespriteon_addsub0002_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y42"
    )
    port map (
      IA => vga_sprite_skyespriteon_addsub0002_0_LOGIC_ONE_6409,
      IB => vga_sprite_skyespriteon_addsub0002_0_CYINIT_6425,
      SEL => vga_sprite_skyespriteon_addsub0002_0_CYSELF_6416,
      O => vga_sprite_Madd_skyespriteon_addsub0002_cy_0_Q
    );
  vga_sprite_skyespriteon_addsub0002_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_0_BXINV_6414,
      O => vga_sprite_skyespriteon_addsub0002_0_CYINIT_6425
    );
  vga_sprite_skyespriteon_addsub0002_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_lut(0),
      O => vga_sprite_skyespriteon_addsub0002_0_CYSELF_6416
    );
  vga_sprite_skyespriteon_addsub0002_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_skyespriteon_addsub0002_0_BXINV_6414
    );
  vga_sprite_skyespriteon_addsub0002_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_0_XORG_6412,
      O => vga_sprite_skyespriteon_addsub0002_1_Q
    );
  vga_sprite_skyespriteon_addsub0002_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y42"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0002_cy_0_Q,
      I1 => vga_sprite_Madd_skyespriteon_addsub0002_lut(1),
      O => vga_sprite_skyespriteon_addsub0002_0_XORG_6412
    );
  vga_sprite_skyespriteon_addsub0002_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_0_CYMUXG_6411,
      O => vga_sprite_Madd_skyespriteon_addsub0002_cy_1_Q
    );
  vga_sprite_skyespriteon_addsub0002_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X45Y42"
    )
    port map (
      IA => vga_sprite_skyespriteon_addsub0002_0_LOGIC_ONE_6409,
      IB => vga_sprite_Madd_skyespriteon_addsub0002_cy_0_Q,
      SEL => vga_sprite_skyespriteon_addsub0002_0_CYSELG_6400,
      O => vga_sprite_skyespriteon_addsub0002_0_CYMUXG_6411
    );
  vga_sprite_skyespriteon_addsub0002_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_lut(1),
      O => vga_sprite_skyespriteon_addsub0002_0_CYSELG_6400
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X45Y43"
    )
    port map (
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_LOGIC_ONE_6444
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XORF_6464,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y43"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYINIT_6463,
      I1 => vga_sprite_Madd_skyespriteon_addsub0002_lut(2),
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XORF_6464
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y43"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_LOGIC_ONE_6444,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYINIT_6463,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELF_6450,
      O => vga_sprite_Madd_skyespriteon_addsub0002_cy_2_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y43"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_LOGIC_ONE_6444,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_LOGIC_ONE_6444,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELF_6450,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXF2_6445
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_cy_1_Q,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYINIT_6463
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_lut(2),
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELF_6450
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XORG_6452,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_3_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y43"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0002_cy_2_Q,
      I1 => vga_sprite_Madd_skyespriteon_addsub0002_lut(3),
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_XORG_6452
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXFAST_6449,
      O => vga_sprite_Madd_skyespriteon_addsub0002_cy_3_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_cy_1_Q,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_FASTCARRY_6447
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y43"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELG_6435,
      I1 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELF_6450,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYAND_6448
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y43"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXG2_6446,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_FASTCARRY_6447,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYAND_6448,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXFAST_6449
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y43"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_LOGIC_ONE_6444,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXF2_6445,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELG_6435,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYMUXG2_6446
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_lut(3),
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_CYSELG_6435
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y44"
    )
    port map (
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ZERO_6482
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X45Y44"
    )
    port map (
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ONE_6502
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XORF_6503,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y44"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYINIT_6501,
      I1 => vga_sprite_Madd_skyespriteon_addsub0002_lut(4),
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XORF_6503
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y44"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ONE_6502,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYINIT_6501,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELF_6488,
      O => vga_sprite_Madd_skyespriteon_addsub0002_cy_4_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y44"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ONE_6502,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ONE_6502,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELF_6488,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXF2_6483
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_cy_3_Q,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYINIT_6501
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_lut(4),
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELF_6488
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XORG_6490,
      O => vga_sprite_skyespriteon_addsub0002_5_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y44"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0002_cy_4_Q,
      I1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_G,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_XORG_6490
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXFAST_6487,
      O => vga_sprite_Madd_skyespriteon_addsub0002_cy_5_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_cy_3_Q,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_FASTCARRY_6485
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y44"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELG_6473,
      I1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELF_6488,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYAND_6486
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y44"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXG2_6484,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_FASTCARRY_6485,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYAND_6486,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXFAST_6487
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y44"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_LOGIC_ZERO_6482,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXF2_6483,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELG_6473,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYMUXG2_6484
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_G,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_CYSELG_6473
    );
  vga_sprite_skyespriteon_addsub0002_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y45"
    )
    port map (
      O => vga_sprite_skyespriteon_addsub0002_6_LOGIC_ZERO_6521
    );
  vga_sprite_skyespriteon_addsub0002_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_6_XORF_6541,
      O => vga_sprite_skyespriteon_addsub0002_6_Q
    );
  vga_sprite_skyespriteon_addsub0002_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y45"
    )
    port map (
      I0 => vga_sprite_skyespriteon_addsub0002_6_CYINIT_6540,
      I1 => vga_sprite_skyespriteon_addsub0002_6_F,
      O => vga_sprite_skyespriteon_addsub0002_6_XORF_6541
    );
  vga_sprite_skyespriteon_addsub0002_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y45"
    )
    port map (
      IA => vga_sprite_skyespriteon_addsub0002_6_LOGIC_ZERO_6521,
      IB => vga_sprite_skyespriteon_addsub0002_6_CYINIT_6540,
      SEL => vga_sprite_skyespriteon_addsub0002_6_CYSELF_6527,
      O => vga_sprite_Madd_skyespriteon_addsub0002_cy_6_Q
    );
  vga_sprite_skyespriteon_addsub0002_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y45"
    )
    port map (
      IA => vga_sprite_skyespriteon_addsub0002_6_LOGIC_ZERO_6521,
      IB => vga_sprite_skyespriteon_addsub0002_6_LOGIC_ZERO_6521,
      SEL => vga_sprite_skyespriteon_addsub0002_6_CYSELF_6527,
      O => vga_sprite_skyespriteon_addsub0002_6_CYMUXF2_6522
    );
  vga_sprite_skyespriteon_addsub0002_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_cy_5_Q,
      O => vga_sprite_skyespriteon_addsub0002_6_CYINIT_6540
    );
  vga_sprite_skyespriteon_addsub0002_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_6_F,
      O => vga_sprite_skyespriteon_addsub0002_6_CYSELF_6527
    );
  vga_sprite_skyespriteon_addsub0002_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_6_XORG_6529,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_7_Q
    );
  vga_sprite_skyespriteon_addsub0002_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y45"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0002_cy_6_Q,
      I1 => vga_sprite_skyespriteon_addsub0002_6_G,
      O => vga_sprite_skyespriteon_addsub0002_6_XORG_6529
    );
  vga_sprite_skyespriteon_addsub0002_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0002_cy_5_Q,
      O => vga_sprite_skyespriteon_addsub0002_6_FASTCARRY_6524
    );
  vga_sprite_skyespriteon_addsub0002_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y45"
    )
    port map (
      I0 => vga_sprite_skyespriteon_addsub0002_6_CYSELG_6512,
      I1 => vga_sprite_skyespriteon_addsub0002_6_CYSELF_6527,
      O => vga_sprite_skyespriteon_addsub0002_6_CYAND_6525
    );
  vga_sprite_skyespriteon_addsub0002_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y45"
    )
    port map (
      IA => vga_sprite_skyespriteon_addsub0002_6_CYMUXG2_6523,
      IB => vga_sprite_skyespriteon_addsub0002_6_FASTCARRY_6524,
      SEL => vga_sprite_skyespriteon_addsub0002_6_CYAND_6525,
      O => vga_sprite_skyespriteon_addsub0002_6_CYMUXFAST_6526
    );
  vga_sprite_skyespriteon_addsub0002_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y45"
    )
    port map (
      IA => vga_sprite_skyespriteon_addsub0002_6_LOGIC_ZERO_6521,
      IB => vga_sprite_skyespriteon_addsub0002_6_CYMUXF2_6522,
      SEL => vga_sprite_skyespriteon_addsub0002_6_CYSELG_6512,
      O => vga_sprite_skyespriteon_addsub0002_6_CYMUXG2_6523
    );
  vga_sprite_skyespriteon_addsub0002_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_6_G,
      O => vga_sprite_skyespriteon_addsub0002_6_CYSELG_6512
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y46"
    )
    port map (
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_LOGIC_ZERO_6571
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XORF_6572,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y46"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYINIT_6570,
      I1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_F,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XORF_6572
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y46"
    )
    port map (
      IA => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_LOGIC_ZERO_6571,
      IB => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYINIT_6570,
      SEL => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYSELF_6561,
      O => vga_sprite_Madd_skyespriteon_addsub0002_cy_8_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0002_6_CYMUXFAST_6526,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYINIT_6570
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_F,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_CYSELF_6561
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XORG_6558,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_9_Q
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y46"
    )
    port map (
      I0 => vga_sprite_Madd_skyespriteon_addsub0002_cy_8_Q,
      I1 => b_rskyev_9_rt_6555,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_XORG_6558
    );
  b_rskyev_9_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X45Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rskyev(9),
      ADR3 => VCC,
      O => b_rskyev_9_rt_6555
    );
  b_dcvskye_1 : X_FF
    generic map(
      LOC => "SLICE_X53Y36",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_0_DYMUX_6601,
      CE => b_dcvskye_0_CEINV_6583,
      CLK => b_dcvskye_0_CLKINV_6584,
      SET => b_dcvskye_0_SRINV_6585,
      RST => GND,
      O => b_dcvskye(1)
    );
  b_dcvskye_0 : X_FF
    generic map(
      LOC => "SLICE_X53Y36",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_0_DXMUX_6623,
      CE => b_dcvskye_0_CEINV_6583,
      CLK => b_dcvskye_0_CLKINV_6584,
      SET => b_dcvskye_0_SRINV_6585,
      RST => GND,
      O => b_dcvskye(0)
    );
  b_dcvskye_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X53Y36"
    )
    port map (
      O => b_dcvskye_0_LOGIC_ZERO_6596
    );
  b_dcvskye_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y36"
    )
    port map (
      O => b_dcvskye_0_LOGIC_ONE_6620
    );
  b_dcvskye_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_0_XORF_6621,
      O => b_dcvskye_0_DXMUX_6623
    );
  b_dcvskye_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y36"
    )
    port map (
      I0 => b_dcvskye_0_CYINIT_6619,
      I1 => b_dcvskye_0_F,
      O => b_dcvskye_0_XORF_6621
    );
  b_dcvskye_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y36"
    )
    port map (
      IA => b_dcvskye_0_LOGIC_ONE_6620,
      IB => b_dcvskye_0_CYINIT_6619,
      SEL => b_dcvskye_0_CYSELF_6610,
      O => b_Madd_dcvskye_sub0000_cy_0_Q
    );
  b_dcvskye_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_0_BXINV_6608,
      O => b_dcvskye_0_CYINIT_6619
    );
  b_dcvskye_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_0_F,
      O => b_dcvskye_0_CYSELF_6610
    );
  b_dcvskye_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_dcvskye_0_BXINV_6608
    );
  b_dcvskye_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_0_XORG_6599,
      O => b_dcvskye_0_DYMUX_6601
    );
  b_dcvskye_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y36"
    )
    port map (
      I0 => b_Madd_dcvskye_sub0000_cy_0_Q,
      I1 => b_Madd_dcvskye_not0000(1),
      O => b_dcvskye_0_XORG_6599
    );
  b_dcvskye_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_0_CYMUXG_6598,
      O => b_Madd_dcvskye_sub0000_cy_1_Q
    );
  b_dcvskye_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X53Y36"
    )
    port map (
      IA => b_dcvskye_0_LOGIC_ZERO_6596,
      IB => b_Madd_dcvskye_sub0000_cy_0_Q,
      SEL => b_dcvskye_0_CYSELG_6587,
      O => b_dcvskye_0_CYMUXG_6598
    );
  b_dcvskye_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_not0000(1),
      O => b_dcvskye_0_CYSELG_6587
    );
  b_dcvskye_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_dcvskye_0_SRINV_6585
    );
  b_dcvskye_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvskye_0_CLKINV_6584
    );
  b_dcvskye_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_not0002_0,
      O => b_dcvskye_0_CEINV_6583
    );
  b_Madd_dcvskye_not0000_1_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X53Y36"
    )
    port map (
      ADR0 => b_dcvskye(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvskye_not0000(1)
    );
  b_dcvskye_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X53Y37"
    )
    port map (
      O => b_dcvskye_2_LOGIC_ZERO_6652
    );
  b_dcvskye_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_2_XORF_6679,
      O => b_dcvskye_2_DXMUX_6681
    );
  b_dcvskye_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y37"
    )
    port map (
      I0 => b_dcvskye_2_CYINIT_6678,
      I1 => b_Madd_dcvskye_not0000(2),
      O => b_dcvskye_2_XORF_6679
    );
  b_dcvskye_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y37"
    )
    port map (
      IA => b_dcvskye_2_LOGIC_ZERO_6652,
      IB => b_dcvskye_2_CYINIT_6678,
      SEL => b_dcvskye_2_CYSELF_6658,
      O => b_Madd_dcvskye_sub0000_cy_2_Q
    );
  b_dcvskye_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y37"
    )
    port map (
      IA => b_dcvskye_2_LOGIC_ZERO_6652,
      IB => b_dcvskye_2_LOGIC_ZERO_6652,
      SEL => b_dcvskye_2_CYSELF_6658,
      O => b_dcvskye_2_CYMUXF2_6653
    );
  b_dcvskye_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_sub0000_cy_1_Q,
      O => b_dcvskye_2_CYINIT_6678
    );
  b_dcvskye_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_not0000(2),
      O => b_dcvskye_2_CYSELF_6658
    );
  b_dcvskye_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_2_XORG_6660,
      O => b_dcvskye_2_DYMUX_6662
    );
  b_dcvskye_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y37"
    )
    port map (
      I0 => b_Madd_dcvskye_sub0000_cy_2_Q,
      I1 => b_Madd_dcvskye_not0000(3),
      O => b_dcvskye_2_XORG_6660
    );
  b_dcvskye_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_2_CYMUXFAST_6657,
      O => b_Madd_dcvskye_sub0000_cy_3_Q
    );
  b_dcvskye_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_sub0000_cy_1_Q,
      O => b_dcvskye_2_FASTCARRY_6655
    );
  b_dcvskye_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y37"
    )
    port map (
      I0 => b_dcvskye_2_CYSELG_6643,
      I1 => b_dcvskye_2_CYSELF_6658,
      O => b_dcvskye_2_CYAND_6656
    );
  b_dcvskye_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y37"
    )
    port map (
      IA => b_dcvskye_2_CYMUXG2_6654,
      IB => b_dcvskye_2_FASTCARRY_6655,
      SEL => b_dcvskye_2_CYAND_6656,
      O => b_dcvskye_2_CYMUXFAST_6657
    );
  b_dcvskye_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y37"
    )
    port map (
      IA => b_dcvskye_2_LOGIC_ZERO_6652,
      IB => b_dcvskye_2_CYMUXF2_6653,
      SEL => b_dcvskye_2_CYSELG_6643,
      O => b_dcvskye_2_CYMUXG2_6654
    );
  b_dcvskye_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_not0000(3),
      O => b_dcvskye_2_CYSELG_6643
    );
  b_dcvskye_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_dcvskye_2_SRINV_6641
    );
  b_dcvskye_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvskye_2_CLKINV_6640
    );
  b_dcvskye_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_not0002_0,
      O => b_dcvskye_2_CEINV_6639
    );
  b_dcvskye_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X53Y38"
    )
    port map (
      O => b_dcvskye_4_LOGIC_ZERO_6710
    );
  b_dcvskye_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_4_XORF_6737,
      O => b_dcvskye_4_DXMUX_6739
    );
  b_dcvskye_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y38"
    )
    port map (
      I0 => b_dcvskye_4_CYINIT_6736,
      I1 => b_Madd_dcvskye_not0000(4),
      O => b_dcvskye_4_XORF_6737
    );
  b_dcvskye_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y38"
    )
    port map (
      IA => b_dcvskye_4_LOGIC_ZERO_6710,
      IB => b_dcvskye_4_CYINIT_6736,
      SEL => b_dcvskye_4_CYSELF_6716,
      O => b_Madd_dcvskye_sub0000_cy_4_Q
    );
  b_dcvskye_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y38"
    )
    port map (
      IA => b_dcvskye_4_LOGIC_ZERO_6710,
      IB => b_dcvskye_4_LOGIC_ZERO_6710,
      SEL => b_dcvskye_4_CYSELF_6716,
      O => b_dcvskye_4_CYMUXF2_6711
    );
  b_dcvskye_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_sub0000_cy_3_Q,
      O => b_dcvskye_4_CYINIT_6736
    );
  b_dcvskye_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_not0000(4),
      O => b_dcvskye_4_CYSELF_6716
    );
  b_dcvskye_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_4_XORG_6718,
      O => b_dcvskye_4_DYMUX_6720
    );
  b_dcvskye_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y38"
    )
    port map (
      I0 => b_Madd_dcvskye_sub0000_cy_4_Q,
      I1 => b_Madd_dcvskye_not0000(5),
      O => b_dcvskye_4_XORG_6718
    );
  b_dcvskye_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_4_CYMUXFAST_6715,
      O => b_Madd_dcvskye_sub0000_cy_5_Q
    );
  b_dcvskye_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_sub0000_cy_3_Q,
      O => b_dcvskye_4_FASTCARRY_6713
    );
  b_dcvskye_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y38"
    )
    port map (
      I0 => b_dcvskye_4_CYSELG_6701,
      I1 => b_dcvskye_4_CYSELF_6716,
      O => b_dcvskye_4_CYAND_6714
    );
  b_dcvskye_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y38"
    )
    port map (
      IA => b_dcvskye_4_CYMUXG2_6712,
      IB => b_dcvskye_4_FASTCARRY_6713,
      SEL => b_dcvskye_4_CYAND_6714,
      O => b_dcvskye_4_CYMUXFAST_6715
    );
  b_dcvskye_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y38"
    )
    port map (
      IA => b_dcvskye_4_LOGIC_ZERO_6710,
      IB => b_dcvskye_4_CYMUXF2_6711,
      SEL => b_dcvskye_4_CYSELG_6701,
      O => b_dcvskye_4_CYMUXG2_6712
    );
  b_dcvskye_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_not0000(5),
      O => b_dcvskye_4_CYSELG_6701
    );
  b_dcvskye_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_dcvskye_4_SRINV_6699
    );
  b_dcvskye_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvskye_4_CLKINV_6698
    );
  b_dcvskye_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_not0002_0,
      O => b_dcvskye_4_CEINV_6697
    );
  b_dcvskye_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X53Y39"
    )
    port map (
      O => b_dcvskye_6_LOGIC_ZERO_6768
    );
  b_dcvskye_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_6_XORF_6795,
      O => b_dcvskye_6_DXMUX_6797
    );
  b_dcvskye_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y39"
    )
    port map (
      I0 => b_dcvskye_6_CYINIT_6794,
      I1 => b_Madd_dcvskye_not0000(6),
      O => b_dcvskye_6_XORF_6795
    );
  b_dcvskye_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y39"
    )
    port map (
      IA => b_dcvskye_6_LOGIC_ZERO_6768,
      IB => b_dcvskye_6_CYINIT_6794,
      SEL => b_dcvskye_6_CYSELF_6774,
      O => b_Madd_dcvskye_sub0000_cy_6_Q
    );
  b_dcvskye_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y39"
    )
    port map (
      IA => b_dcvskye_6_LOGIC_ZERO_6768,
      IB => b_dcvskye_6_LOGIC_ZERO_6768,
      SEL => b_dcvskye_6_CYSELF_6774,
      O => b_dcvskye_6_CYMUXF2_6769
    );
  b_dcvskye_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_sub0000_cy_5_Q,
      O => b_dcvskye_6_CYINIT_6794
    );
  b_dcvskye_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_not0000(6),
      O => b_dcvskye_6_CYSELF_6774
    );
  b_dcvskye_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_6_XORG_6776,
      O => b_dcvskye_6_DYMUX_6778
    );
  b_dcvskye_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y39"
    )
    port map (
      I0 => b_Madd_dcvskye_sub0000_cy_6_Q,
      I1 => b_Madd_dcvskye_not0000(7),
      O => b_dcvskye_6_XORG_6776
    );
  b_dcvskye_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_sub0000_cy_5_Q,
      O => b_dcvskye_6_FASTCARRY_6771
    );
  b_dcvskye_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y39"
    )
    port map (
      I0 => b_dcvskye_6_CYSELG_6759,
      I1 => b_dcvskye_6_CYSELF_6774,
      O => b_dcvskye_6_CYAND_6772
    );
  b_dcvskye_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y39"
    )
    port map (
      IA => b_dcvskye_6_CYMUXG2_6770,
      IB => b_dcvskye_6_FASTCARRY_6771,
      SEL => b_dcvskye_6_CYAND_6772,
      O => b_dcvskye_6_CYMUXFAST_6773
    );
  b_dcvskye_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y39"
    )
    port map (
      IA => b_dcvskye_6_LOGIC_ZERO_6768,
      IB => b_dcvskye_6_CYMUXF2_6769,
      SEL => b_dcvskye_6_CYSELG_6759,
      O => b_dcvskye_6_CYMUXG2_6770
    );
  b_dcvskye_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_not0000(7),
      O => b_dcvskye_6_CYSELG_6759
    );
  b_dcvskye_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_dcvskye_6_SRINV_6757
    );
  b_dcvskye_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvskye_6_CLKINV_6756
    );
  b_dcvskye_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_not0002_0,
      O => b_dcvskye_6_CEINV_6755
    );
  b_dcvskye_6 : X_FF
    generic map(
      LOC => "SLICE_X53Y39",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_6_DXMUX_6797,
      CE => b_dcvskye_6_CEINV_6755,
      CLK => b_dcvskye_6_CLKINV_6756,
      SET => b_dcvskye_6_SRINV_6757,
      RST => GND,
      O => b_dcvskye(6)
    );
  b_Madd_dcvskye_not0000_6_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X53Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvskye(6),
      O => b_Madd_dcvskye_not0000(6)
    );
  b_dcvskye_9 : X_FF
    generic map(
      LOC => "SLICE_X53Y40",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_8_DYMUX_6827,
      CE => b_dcvskye_8_CEINV_6812,
      CLK => b_dcvskye_8_CLKINV_6813,
      SET => b_dcvskye_8_SRINV_6814,
      RST => GND,
      O => b_dcvskye(9)
    );
  b_Madd_dcvskye_not0000_8_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X53Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvskye(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvskye_not0000(8)
    );
  b_dcvskye_8 : X_FF
    generic map(
      LOC => "SLICE_X53Y40",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_8_DXMUX_6848,
      CE => b_dcvskye_8_CEINV_6812,
      CLK => b_dcvskye_8_CLKINV_6813,
      SET => b_dcvskye_8_SRINV_6814,
      RST => GND,
      O => b_dcvskye(8)
    );
  b_dcvskye_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X53Y40"
    )
    port map (
      O => b_dcvskye_8_LOGIC_ZERO_6845
    );
  b_dcvskye_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_8_XORF_6846,
      O => b_dcvskye_8_DXMUX_6848
    );
  b_dcvskye_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y40"
    )
    port map (
      I0 => b_dcvskye_8_CYINIT_6844,
      I1 => b_Madd_dcvskye_not0000(8),
      O => b_dcvskye_8_XORF_6846
    );
  b_dcvskye_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y40"
    )
    port map (
      IA => b_dcvskye_8_LOGIC_ZERO_6845,
      IB => b_dcvskye_8_CYINIT_6844,
      SEL => b_dcvskye_8_CYSELF_6835,
      O => b_Madd_dcvskye_sub0000_cy_8_Q
    );
  b_dcvskye_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_6_CYMUXFAST_6773,
      O => b_dcvskye_8_CYINIT_6844
    );
  b_dcvskye_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvskye_not0000(8),
      O => b_dcvskye_8_CYSELF_6835
    );
  b_dcvskye_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_8_XORG_6825,
      O => b_dcvskye_8_DYMUX_6827
    );
  b_dcvskye_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y40"
    )
    port map (
      I0 => b_Madd_dcvskye_sub0000_cy_8_Q,
      I1 => b_Madd_dcvskye_not0000(9),
      O => b_dcvskye_8_XORG_6825
    );
  b_dcvskye_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_dcvskye_8_SRINV_6814
    );
  b_dcvskye_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvskye_8_CLKINV_6813
    );
  b_dcvskye_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_not0002_0,
      O => b_dcvskye_8_CEINV_6812
    );
  b_Madd_dcvskye_not0000_9_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X53Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvskye(9),
      O => b_Madd_dcvskye_not0000(9)
    );
  b_Madd_add0003_add0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y47"
    )
    port map (
      IA => b_Madd_add0003_add0000_cy_1_CY0F_6883,
      IB => b_Madd_add0003_add0000_cy_1_CYINIT_6884,
      SEL => b_Madd_add0003_add0000_cy_1_CYSELF_6875,
      O => b_Madd_add0003_add0000_cy_0_Q
    );
  b_Madd_add0003_add0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_cy_1_BXINV_6873,
      O => b_Madd_add0003_add0000_cy_1_CYINIT_6884
    );
  b_Madd_add0003_add0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(0),
      O => b_Madd_add0003_add0000_cy_1_CY0F_6883
    );
  b_Madd_add0003_add0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(0),
      O => b_Madd_add0003_add0000_cy_1_CYSELF_6875
    );
  b_Madd_add0003_add0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_Madd_add0003_add0000_cy_1_BXINV_6873
    );
  b_Madd_add0003_add0000_cy_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_cy_1_CYMUXG_6872,
      O => b_Madd_add0003_add0000_cy_1_Q
    );
  b_Madd_add0003_add0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X44Y47"
    )
    port map (
      IA => b_Madd_add0003_add0000_cy_1_CY0G_6870,
      IB => b_Madd_add0003_add0000_cy_0_Q,
      SEL => b_Madd_add0003_add0000_cy_1_CYSELG_6862,
      O => b_Madd_add0003_add0000_cy_1_CYMUXG_6872
    );
  b_Madd_add0003_add0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X44Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(1),
      O => b_Madd_add0003_add0000_cy_1_CY0G_6870
    );
  b_Madd_add0003_add0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(1),
      O => b_Madd_add0003_add0000_cy_1_CYSELG_6862
    );
  b_Madd_add0003_add0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X44Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rskyev(1),
      ADR2 => b_drvskye(1),
      ADR3 => VCC,
      O => b_Madd_add0003_add0000_lut(1)
    );
  b_add0003_add0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_2_XORF_6922,
      O => b_add0003_add0000(2)
    );
  b_add0003_add0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y48"
    )
    port map (
      I0 => b_add0003_add0000_2_CYINIT_6921,
      I1 => b_Madd_add0003_add0000_lut(2),
      O => b_add0003_add0000_2_XORF_6922
    );
  b_add0003_add0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y48"
    )
    port map (
      IA => b_add0003_add0000_2_CY0F_6920,
      IB => b_add0003_add0000_2_CYINIT_6921,
      SEL => b_add0003_add0000_2_CYSELF_6908,
      O => b_Madd_add0003_add0000_cy_2_Q
    );
  b_add0003_add0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y48"
    )
    port map (
      IA => b_add0003_add0000_2_CY0F_6920,
      IB => b_add0003_add0000_2_CY0F_6920,
      SEL => b_add0003_add0000_2_CYSELF_6908,
      O => b_add0003_add0000_2_CYMUXF2_6903
    );
  b_add0003_add0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_cy_1_Q,
      O => b_add0003_add0000_2_CYINIT_6921
    );
  b_add0003_add0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(2),
      O => b_add0003_add0000_2_CY0F_6920
    );
  b_add0003_add0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(2),
      O => b_add0003_add0000_2_CYSELF_6908
    );
  b_add0003_add0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_2_XORG_6910,
      O => b_add0003_add0000(3)
    );
  b_add0003_add0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y48"
    )
    port map (
      I0 => b_Madd_add0003_add0000_cy_2_Q,
      I1 => b_Madd_add0003_add0000_lut(3),
      O => b_add0003_add0000_2_XORG_6910
    );
  b_add0003_add0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_2_CYMUXFAST_6907,
      O => b_Madd_add0003_add0000_cy_3_Q
    );
  b_add0003_add0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X44Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_cy_1_Q,
      O => b_add0003_add0000_2_FASTCARRY_6905
    );
  b_add0003_add0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X44Y48"
    )
    port map (
      I0 => b_add0003_add0000_2_CYSELG_6894,
      I1 => b_add0003_add0000_2_CYSELF_6908,
      O => b_add0003_add0000_2_CYAND_6906
    );
  b_add0003_add0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X44Y48"
    )
    port map (
      IA => b_add0003_add0000_2_CYMUXG2_6904,
      IB => b_add0003_add0000_2_FASTCARRY_6905,
      SEL => b_add0003_add0000_2_CYAND_6906,
      O => b_add0003_add0000_2_CYMUXFAST_6907
    );
  b_add0003_add0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y48"
    )
    port map (
      IA => b_add0003_add0000_2_CY0G_6902,
      IB => b_add0003_add0000_2_CYMUXF2_6903,
      SEL => b_add0003_add0000_2_CYSELG_6894,
      O => b_add0003_add0000_2_CYMUXG2_6904
    );
  b_add0003_add0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X44Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(3),
      O => b_add0003_add0000_2_CY0G_6902
    );
  b_add0003_add0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(3),
      O => b_add0003_add0000_2_CYSELG_6894
    );
  b_add0003_add0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_4_XORF_6961,
      O => b_add0003_add0000(4)
    );
  b_add0003_add0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y49"
    )
    port map (
      I0 => b_add0003_add0000_4_CYINIT_6960,
      I1 => b_Madd_add0003_add0000_lut(4),
      O => b_add0003_add0000_4_XORF_6961
    );
  b_add0003_add0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y49"
    )
    port map (
      IA => b_add0003_add0000_4_CY0F_6959,
      IB => b_add0003_add0000_4_CYINIT_6960,
      SEL => b_add0003_add0000_4_CYSELF_6947,
      O => b_Madd_add0003_add0000_cy_4_Q
    );
  b_add0003_add0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y49"
    )
    port map (
      IA => b_add0003_add0000_4_CY0F_6959,
      IB => b_add0003_add0000_4_CY0F_6959,
      SEL => b_add0003_add0000_4_CYSELF_6947,
      O => b_add0003_add0000_4_CYMUXF2_6942
    );
  b_add0003_add0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_cy_3_Q,
      O => b_add0003_add0000_4_CYINIT_6960
    );
  b_add0003_add0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(4),
      O => b_add0003_add0000_4_CY0F_6959
    );
  b_add0003_add0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(4),
      O => b_add0003_add0000_4_CYSELF_6947
    );
  b_add0003_add0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_4_XORG_6949,
      O => b_add0003_add0000(5)
    );
  b_add0003_add0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y49"
    )
    port map (
      I0 => b_Madd_add0003_add0000_cy_4_Q,
      I1 => b_Madd_add0003_add0000_lut(5),
      O => b_add0003_add0000_4_XORG_6949
    );
  b_add0003_add0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_4_CYMUXFAST_6946,
      O => b_Madd_add0003_add0000_cy_5_Q
    );
  b_add0003_add0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X44Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_cy_3_Q,
      O => b_add0003_add0000_4_FASTCARRY_6944
    );
  b_add0003_add0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X44Y49"
    )
    port map (
      I0 => b_add0003_add0000_4_CYSELG_6933,
      I1 => b_add0003_add0000_4_CYSELF_6947,
      O => b_add0003_add0000_4_CYAND_6945
    );
  b_add0003_add0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X44Y49"
    )
    port map (
      IA => b_add0003_add0000_4_CYMUXG2_6943,
      IB => b_add0003_add0000_4_FASTCARRY_6944,
      SEL => b_add0003_add0000_4_CYAND_6945,
      O => b_add0003_add0000_4_CYMUXFAST_6946
    );
  b_add0003_add0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y49"
    )
    port map (
      IA => b_add0003_add0000_4_CY0G_6941,
      IB => b_add0003_add0000_4_CYMUXF2_6942,
      SEL => b_add0003_add0000_4_CYSELG_6933,
      O => b_add0003_add0000_4_CYMUXG2_6943
    );
  b_add0003_add0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X44Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(5),
      O => b_add0003_add0000_4_CY0G_6941
    );
  b_add0003_add0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(5),
      O => b_add0003_add0000_4_CYSELG_6933
    );
  b_add0003_add0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_6_XORF_7000,
      O => b_add0003_add0000(6)
    );
  b_add0003_add0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y50"
    )
    port map (
      I0 => b_add0003_add0000_6_CYINIT_6999,
      I1 => b_Madd_add0003_add0000_lut(6),
      O => b_add0003_add0000_6_XORF_7000
    );
  b_add0003_add0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y50"
    )
    port map (
      IA => b_add0003_add0000_6_CY0F_6998,
      IB => b_add0003_add0000_6_CYINIT_6999,
      SEL => b_add0003_add0000_6_CYSELF_6986,
      O => b_Madd_add0003_add0000_cy_6_Q
    );
  b_add0003_add0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y50"
    )
    port map (
      IA => b_add0003_add0000_6_CY0F_6998,
      IB => b_add0003_add0000_6_CY0F_6998,
      SEL => b_add0003_add0000_6_CYSELF_6986,
      O => b_add0003_add0000_6_CYMUXF2_6981
    );
  b_add0003_add0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_cy_5_Q,
      O => b_add0003_add0000_6_CYINIT_6999
    );
  b_add0003_add0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(6),
      O => b_add0003_add0000_6_CY0F_6998
    );
  b_add0003_add0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(6),
      O => b_add0003_add0000_6_CYSELF_6986
    );
  b_add0003_add0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_6_XORG_6988,
      O => b_add0003_add0000(7)
    );
  b_add0003_add0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y50"
    )
    port map (
      I0 => b_Madd_add0003_add0000_cy_6_Q,
      I1 => b_Madd_add0003_add0000_lut(7),
      O => b_add0003_add0000_6_XORG_6988
    );
  b_add0003_add0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X44Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_cy_5_Q,
      O => b_add0003_add0000_6_FASTCARRY_6983
    );
  b_add0003_add0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X44Y50"
    )
    port map (
      I0 => b_add0003_add0000_6_CYSELG_6972,
      I1 => b_add0003_add0000_6_CYSELF_6986,
      O => b_add0003_add0000_6_CYAND_6984
    );
  b_add0003_add0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X44Y50"
    )
    port map (
      IA => b_add0003_add0000_6_CYMUXG2_6982,
      IB => b_add0003_add0000_6_FASTCARRY_6983,
      SEL => b_add0003_add0000_6_CYAND_6984,
      O => b_add0003_add0000_6_CYMUXFAST_6985
    );
  b_add0003_add0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y50"
    )
    port map (
      IA => b_add0003_add0000_6_CY0G_6980,
      IB => b_add0003_add0000_6_CYMUXF2_6981,
      SEL => b_add0003_add0000_6_CYSELG_6972,
      O => b_add0003_add0000_6_CYMUXG2_6982
    );
  b_add0003_add0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X44Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(7),
      O => b_add0003_add0000_6_CY0G_6980
    );
  b_add0003_add0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(7),
      O => b_add0003_add0000_6_CYSELG_6972
    );
  b_add0003_add0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_8_XORF_7031,
      O => b_add0003_add0000(8)
    );
  b_add0003_add0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y51"
    )
    port map (
      I0 => b_add0003_add0000_8_CYINIT_7030,
      I1 => b_Madd_add0003_add0000_lut(8),
      O => b_add0003_add0000_8_XORF_7031
    );
  b_add0003_add0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y51"
    )
    port map (
      IA => b_add0003_add0000_8_CY0F_7029,
      IB => b_add0003_add0000_8_CYINIT_7030,
      SEL => b_add0003_add0000_8_CYSELF_7021,
      O => b_Madd_add0003_add0000_cy_8_Q
    );
  b_add0003_add0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_6_CYMUXFAST_6985,
      O => b_add0003_add0000_8_CYINIT_7030
    );
  b_add0003_add0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(8),
      O => b_add0003_add0000_8_CY0F_7029
    );
  b_add0003_add0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0003_add0000_lut(8),
      O => b_add0003_add0000_8_CYSELF_7021
    );
  b_add0003_add0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0003_add0000_8_XORG_7018,
      O => b_add0003_add0000(9)
    );
  b_add0003_add0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y51"
    )
    port map (
      I0 => b_Madd_add0003_add0000_cy_8_Q,
      I1 => b_Maccum_rskyev_lut(9),
      O => b_add0003_add0000_8_XORG_7018
    );
  b_Madd_add0003_add0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X44Y51"
    )
    port map (
      ADR0 => b_rskyev(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvskye(8),
      O => b_Madd_add0003_add0000_lut(8)
    );
  vga_sprite_Mcompar_red_cmp_le0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X37Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_wall(0),
      ADR2 => U2_HCS(0),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_red_cmp_le0000_lut(0)
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y27"
    )
    port map (
      IA => vga_sprite_Mcompar_red_cmp_le0000_cy_1_CY0F_7061,
      IB => vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYINIT_7062,
      SEL => vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYSELF_7053,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy(0)
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_cy_1_BXINV_7051,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYINIT_7062
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(0),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_1_CY0F_7061
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_lut(0),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYSELF_7053
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_1_BXINV_7051
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X37Y27"
    )
    port map (
      IA => vga_sprite_Mcompar_red_cmp_le0000_cy_1_CY0G_7048,
      IB => vga_sprite_Mcompar_red_cmp_le0000_cy(0),
      SEL => vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYSELG_7040,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYMUXG_7050
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(1),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_1_CY0G_7048
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_lut(1),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYSELG_7040
    );
  vga_sprite_Mcompar_red_cmp_le0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X37Y27"
    )
    port map (
      ADR0 => vga_sprite_wall(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_HCS(1),
      O => vga_sprite_Mcompar_red_cmp_le0000_lut(1)
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y28"
    )
    port map (
      IA => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CY0F_7093,
      IB => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CY0F_7093,
      SEL => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYSELF_7084,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYMUXF2_7079
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(2),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CY0F_7093
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_lut(2),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYSELF_7084
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_cy_1_CYMUXG_7050,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_3_FASTCARRY_7081
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y28"
    )
    port map (
      I0 => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYSELG_7070,
      I1 => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYSELF_7084,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYAND_7082
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y28"
    )
    port map (
      IA => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYMUXG2_7080,
      IB => vga_sprite_Mcompar_red_cmp_le0000_cy_3_FASTCARRY_7081,
      SEL => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYAND_7082,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYMUXFAST_7083
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y28"
    )
    port map (
      IA => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CY0G_7078,
      IB => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYMUXF2_7079,
      SEL => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYSELG_7070,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYMUXG2_7080
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(3),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CY0G_7078
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_lut(3),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYSELG_7070
    );
  vga_sprite_Mcompar_red_cmp_le0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X37Y28"
    )
    port map (
      ADR0 => vga_sprite_wall(3),
      ADR1 => U2_HCS(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_red_cmp_le0000_lut(3)
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y29"
    )
    port map (
      IA => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CY0F_7124,
      IB => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CY0F_7124,
      SEL => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYSELF_7115,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYMUXF2_7110
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(4),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CY0F_7124
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_lut(4),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYSELF_7115
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_cy_3_CYMUXFAST_7083,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_5_FASTCARRY_7112
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y29"
    )
    port map (
      I0 => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYSELG_7101,
      I1 => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYSELF_7115,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYAND_7113
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y29"
    )
    port map (
      IA => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYMUXG2_7111,
      IB => vga_sprite_Mcompar_red_cmp_le0000_cy_5_FASTCARRY_7112,
      SEL => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYAND_7113,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYMUXFAST_7114
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y29"
    )
    port map (
      IA => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CY0G_7109,
      IB => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYMUXF2_7110,
      SEL => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYSELG_7101,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYMUXG2_7111
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(5),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CY0G_7109
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_lut(5),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYSELG_7101
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y30"
    )
    port map (
      IA => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CY0F_7155,
      IB => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CY0F_7155,
      SEL => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYSELF_7146,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYMUXF2_7141
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(6),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CY0F_7155
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_lut(6),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYSELF_7146
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_cy_5_CYMUXFAST_7114,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_7_FASTCARRY_7143
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y30"
    )
    port map (
      I0 => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYSELG_7132,
      I1 => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYSELF_7146,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYAND_7144
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y30"
    )
    port map (
      IA => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYMUXG2_7142,
      IB => vga_sprite_Mcompar_red_cmp_le0000_cy_7_FASTCARRY_7143,
      SEL => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYAND_7144,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYMUXFAST_7145
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y30"
    )
    port map (
      IA => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CY0G_7140,
      IB => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYMUXF2_7141,
      SEL => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYSELG_7132,
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYMUXG2_7142
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(7),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CY0G_7140
    );
  vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_lut(7),
      O => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYSELG_7132
    );
  vga_sprite_red_cmp_le0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y31"
    )
    port map (
      IA => vga_sprite_red_cmp_le0000_CY0F_7186,
      IB => vga_sprite_red_cmp_le0000_CY0F_7186,
      SEL => vga_sprite_red_cmp_le0000_CYSELF_7177,
      O => vga_sprite_red_cmp_le0000_CYMUXF2_7172
    );
  vga_sprite_red_cmp_le0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(8),
      O => vga_sprite_red_cmp_le0000_CY0F_7186
    );
  vga_sprite_red_cmp_le0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_lut(8),
      O => vga_sprite_red_cmp_le0000_CYSELF_7177
    );
  vga_sprite_red_cmp_le0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_red_cmp_le0000_CYMUXFAST_7176,
      O => vga_sprite_red_cmp_le0000
    );
  vga_sprite_red_cmp_le0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_cy_7_CYMUXFAST_7145,
      O => vga_sprite_red_cmp_le0000_FASTCARRY_7174
    );
  vga_sprite_red_cmp_le0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y31"
    )
    port map (
      I0 => vga_sprite_red_cmp_le0000_CYSELG_7163,
      I1 => vga_sprite_red_cmp_le0000_CYSELF_7177,
      O => vga_sprite_red_cmp_le0000_CYAND_7175
    );
  vga_sprite_red_cmp_le0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y31"
    )
    port map (
      IA => vga_sprite_red_cmp_le0000_CYMUXG2_7173,
      IB => vga_sprite_red_cmp_le0000_FASTCARRY_7174,
      SEL => vga_sprite_red_cmp_le0000_CYAND_7175,
      O => vga_sprite_red_cmp_le0000_CYMUXFAST_7176
    );
  vga_sprite_red_cmp_le0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y31"
    )
    port map (
      IA => vga_sprite_red_cmp_le0000_CY0G_7171,
      IB => vga_sprite_red_cmp_le0000_CYMUXF2_7172,
      SEL => vga_sprite_red_cmp_le0000_CYSELG_7163,
      O => vga_sprite_red_cmp_le0000_CYMUXG2_7173
    );
  vga_sprite_red_cmp_le0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall(9),
      O => vga_sprite_red_cmp_le0000_CY0G_7171
    );
  vga_sprite_red_cmp_le0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_red_cmp_le0000_lut(9),
      O => vga_sprite_red_cmp_le0000_CYSELG_7163
    );
  b_dcvmona_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y42"
    )
    port map (
      O => b_dcvmona_0_LOGIC_ZERO_7209
    );
  b_dcvmona_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X33Y42"
    )
    port map (
      O => b_dcvmona_0_LOGIC_ONE_7234
    );
  b_dcvmona_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_0_XORF_7235,
      O => b_dcvmona_0_DXMUX_7237
    );
  b_dcvmona_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y42"
    )
    port map (
      I0 => b_dcvmona_0_CYINIT_7233,
      I1 => b_dcvmona_0_F,
      O => b_dcvmona_0_XORF_7235
    );
  b_dcvmona_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y42"
    )
    port map (
      IA => b_dcvmona_0_LOGIC_ONE_7234,
      IB => b_dcvmona_0_CYINIT_7233,
      SEL => b_dcvmona_0_CYSELF_7224,
      O => b_Madd_dcvmona_sub0000_cy_0_Q
    );
  b_dcvmona_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_0_BXINV_7222,
      O => b_dcvmona_0_CYINIT_7233
    );
  b_dcvmona_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_0_F,
      O => b_dcvmona_0_CYSELF_7224
    );
  b_dcvmona_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_dcvmona_0_BXINV_7222
    );
  b_dcvmona_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_0_XORG_7212,
      O => b_dcvmona_0_DYMUX_7214
    );
  b_dcvmona_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y42"
    )
    port map (
      I0 => b_Madd_dcvmona_sub0000_cy_0_Q,
      I1 => b_Madd_dcvmona_not0000(1),
      O => b_dcvmona_0_XORG_7212
    );
  b_dcvmona_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_0_CYMUXG_7211,
      O => b_Madd_dcvmona_sub0000_cy_1_Q
    );
  b_dcvmona_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X33Y42"
    )
    port map (
      IA => b_dcvmona_0_LOGIC_ZERO_7209,
      IB => b_Madd_dcvmona_sub0000_cy_0_Q,
      SEL => b_dcvmona_0_CYSELG_7200,
      O => b_dcvmona_0_CYMUXG_7211
    );
  b_dcvmona_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_not0000(1),
      O => b_dcvmona_0_CYSELG_7200
    );
  b_dcvmona_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_dcvmona_0_SRINV_7198
    );
  b_dcvmona_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvmona_0_CLKINV_7197
    );
  b_dcvmona_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_not0002_0,
      O => b_dcvmona_0_CEINV_7196
    );
  b_dcvmona_2_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X33Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_2_SRINV_7255,
      O => b_dcvmona_2_FFY_RST
    );
  b_dcvmona_3 : X_FF
    generic map(
      LOC => "SLICE_X33Y43",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_2_DYMUX_7276,
      CE => b_dcvmona_2_CEINV_7253,
      CLK => b_dcvmona_2_CLKINV_7254,
      SET => GND,
      RST => b_dcvmona_2_FFY_RST,
      O => b_dcvmona(3)
    );
  b_Madd_dcvmona_not0000_2_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X33Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvmona(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvmona_not0000(2)
    );
  b_dcvmona_2_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X33Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_2_SRINV_7255,
      O => b_dcvmona_2_FFX_RST
    );
  b_dcvmona_2 : X_FF
    generic map(
      LOC => "SLICE_X33Y43",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_2_DXMUX_7296,
      CE => b_dcvmona_2_CEINV_7253,
      CLK => b_dcvmona_2_CLKINV_7254,
      SET => GND,
      RST => b_dcvmona_2_FFX_RST,
      O => b_dcvmona(2)
    );
  b_dcvmona_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y43"
    )
    port map (
      O => b_dcvmona_2_LOGIC_ZERO_7266
    );
  b_dcvmona_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_2_XORF_7294,
      O => b_dcvmona_2_DXMUX_7296
    );
  b_dcvmona_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y43"
    )
    port map (
      I0 => b_dcvmona_2_CYINIT_7293,
      I1 => b_Madd_dcvmona_not0000(2),
      O => b_dcvmona_2_XORF_7294
    );
  b_dcvmona_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y43"
    )
    port map (
      IA => b_dcvmona_2_LOGIC_ZERO_7266,
      IB => b_dcvmona_2_CYINIT_7293,
      SEL => b_dcvmona_2_CYSELF_7272,
      O => b_Madd_dcvmona_sub0000_cy_2_Q
    );
  b_dcvmona_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y43"
    )
    port map (
      IA => b_dcvmona_2_LOGIC_ZERO_7266,
      IB => b_dcvmona_2_LOGIC_ZERO_7266,
      SEL => b_dcvmona_2_CYSELF_7272,
      O => b_dcvmona_2_CYMUXF2_7267
    );
  b_dcvmona_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_sub0000_cy_1_Q,
      O => b_dcvmona_2_CYINIT_7293
    );
  b_dcvmona_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_not0000(2),
      O => b_dcvmona_2_CYSELF_7272
    );
  b_dcvmona_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_2_XORG_7274,
      O => b_dcvmona_2_DYMUX_7276
    );
  b_dcvmona_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y43"
    )
    port map (
      I0 => b_Madd_dcvmona_sub0000_cy_2_Q,
      I1 => b_Madd_dcvmona_not0000(3),
      O => b_dcvmona_2_XORG_7274
    );
  b_dcvmona_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_2_CYMUXFAST_7271,
      O => b_Madd_dcvmona_sub0000_cy_3_Q
    );
  b_dcvmona_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_sub0000_cy_1_Q,
      O => b_dcvmona_2_FASTCARRY_7269
    );
  b_dcvmona_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y43"
    )
    port map (
      I0 => b_dcvmona_2_CYSELG_7257,
      I1 => b_dcvmona_2_CYSELF_7272,
      O => b_dcvmona_2_CYAND_7270
    );
  b_dcvmona_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y43"
    )
    port map (
      IA => b_dcvmona_2_CYMUXG2_7268,
      IB => b_dcvmona_2_FASTCARRY_7269,
      SEL => b_dcvmona_2_CYAND_7270,
      O => b_dcvmona_2_CYMUXFAST_7271
    );
  b_dcvmona_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y43"
    )
    port map (
      IA => b_dcvmona_2_LOGIC_ZERO_7266,
      IB => b_dcvmona_2_CYMUXF2_7267,
      SEL => b_dcvmona_2_CYSELG_7257,
      O => b_dcvmona_2_CYMUXG2_7268
    );
  b_dcvmona_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_not0000(3),
      O => b_dcvmona_2_CYSELG_7257
    );
  b_dcvmona_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_dcvmona_2_SRINV_7255
    );
  b_dcvmona_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvmona_2_CLKINV_7254
    );
  b_dcvmona_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_not0002_0,
      O => b_dcvmona_2_CEINV_7253
    );
  b_Madd_dcvmona_not0000_3_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X33Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvmona(3),
      O => b_Madd_dcvmona_not0000(3)
    );
  b_dcvmona_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y44"
    )
    port map (
      O => b_dcvmona_4_LOGIC_ZERO_7326
    );
  b_dcvmona_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_4_XORF_7354,
      O => b_dcvmona_4_DXMUX_7356
    );
  b_dcvmona_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y44"
    )
    port map (
      I0 => b_dcvmona_4_CYINIT_7353,
      I1 => b_Madd_dcvmona_not0000(4),
      O => b_dcvmona_4_XORF_7354
    );
  b_dcvmona_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y44"
    )
    port map (
      IA => b_dcvmona_4_LOGIC_ZERO_7326,
      IB => b_dcvmona_4_CYINIT_7353,
      SEL => b_dcvmona_4_CYSELF_7332,
      O => b_Madd_dcvmona_sub0000_cy_4_Q
    );
  b_dcvmona_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y44"
    )
    port map (
      IA => b_dcvmona_4_LOGIC_ZERO_7326,
      IB => b_dcvmona_4_LOGIC_ZERO_7326,
      SEL => b_dcvmona_4_CYSELF_7332,
      O => b_dcvmona_4_CYMUXF2_7327
    );
  b_dcvmona_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_sub0000_cy_3_Q,
      O => b_dcvmona_4_CYINIT_7353
    );
  b_dcvmona_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_not0000(4),
      O => b_dcvmona_4_CYSELF_7332
    );
  b_dcvmona_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_4_XORG_7334,
      O => b_dcvmona_4_DYMUX_7336
    );
  b_dcvmona_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y44"
    )
    port map (
      I0 => b_Madd_dcvmona_sub0000_cy_4_Q,
      I1 => b_Madd_dcvmona_not0000(5),
      O => b_dcvmona_4_XORG_7334
    );
  b_dcvmona_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_4_CYMUXFAST_7331,
      O => b_Madd_dcvmona_sub0000_cy_5_Q
    );
  b_dcvmona_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_sub0000_cy_3_Q,
      O => b_dcvmona_4_FASTCARRY_7329
    );
  b_dcvmona_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y44"
    )
    port map (
      I0 => b_dcvmona_4_CYSELG_7317,
      I1 => b_dcvmona_4_CYSELF_7332,
      O => b_dcvmona_4_CYAND_7330
    );
  b_dcvmona_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y44"
    )
    port map (
      IA => b_dcvmona_4_CYMUXG2_7328,
      IB => b_dcvmona_4_FASTCARRY_7329,
      SEL => b_dcvmona_4_CYAND_7330,
      O => b_dcvmona_4_CYMUXFAST_7331
    );
  b_dcvmona_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y44"
    )
    port map (
      IA => b_dcvmona_4_LOGIC_ZERO_7326,
      IB => b_dcvmona_4_CYMUXF2_7327,
      SEL => b_dcvmona_4_CYSELG_7317,
      O => b_dcvmona_4_CYMUXG2_7328
    );
  b_dcvmona_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_not0000(5),
      O => b_dcvmona_4_CYSELG_7317
    );
  b_dcvmona_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_dcvmona_4_SRINV_7315
    );
  b_dcvmona_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvmona_4_CLKINV_7314
    );
  b_dcvmona_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_not0002_0,
      O => b_dcvmona_4_CEINV_7313
    );
  b_Madd_dcvmona_not0000_5_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X33Y44"
    )
    port map (
      ADR0 => b_dcvmona(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvmona_not0000(5)
    );
  b_dcvmona_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y45"
    )
    port map (
      O => b_dcvmona_6_LOGIC_ZERO_7386
    );
  b_dcvmona_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_6_XORF_7414,
      O => b_dcvmona_6_DXMUX_7416
    );
  b_dcvmona_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y45"
    )
    port map (
      I0 => b_dcvmona_6_CYINIT_7413,
      I1 => b_Madd_dcvmona_not0000(6),
      O => b_dcvmona_6_XORF_7414
    );
  b_dcvmona_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y45"
    )
    port map (
      IA => b_dcvmona_6_LOGIC_ZERO_7386,
      IB => b_dcvmona_6_CYINIT_7413,
      SEL => b_dcvmona_6_CYSELF_7392,
      O => b_Madd_dcvmona_sub0000_cy_6_Q
    );
  b_dcvmona_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y45"
    )
    port map (
      IA => b_dcvmona_6_LOGIC_ZERO_7386,
      IB => b_dcvmona_6_LOGIC_ZERO_7386,
      SEL => b_dcvmona_6_CYSELF_7392,
      O => b_dcvmona_6_CYMUXF2_7387
    );
  b_dcvmona_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_sub0000_cy_5_Q,
      O => b_dcvmona_6_CYINIT_7413
    );
  b_dcvmona_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_not0000(6),
      O => b_dcvmona_6_CYSELF_7392
    );
  b_dcvmona_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_6_XORG_7394,
      O => b_dcvmona_6_DYMUX_7396
    );
  b_dcvmona_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y45"
    )
    port map (
      I0 => b_Madd_dcvmona_sub0000_cy_6_Q,
      I1 => b_Madd_dcvmona_not0000(7),
      O => b_dcvmona_6_XORG_7394
    );
  b_dcvmona_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_sub0000_cy_5_Q,
      O => b_dcvmona_6_FASTCARRY_7389
    );
  b_dcvmona_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y45"
    )
    port map (
      I0 => b_dcvmona_6_CYSELG_7377,
      I1 => b_dcvmona_6_CYSELF_7392,
      O => b_dcvmona_6_CYAND_7390
    );
  b_dcvmona_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y45"
    )
    port map (
      IA => b_dcvmona_6_CYMUXG2_7388,
      IB => b_dcvmona_6_FASTCARRY_7389,
      SEL => b_dcvmona_6_CYAND_7390,
      O => b_dcvmona_6_CYMUXFAST_7391
    );
  b_dcvmona_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y45"
    )
    port map (
      IA => b_dcvmona_6_LOGIC_ZERO_7386,
      IB => b_dcvmona_6_CYMUXF2_7387,
      SEL => b_dcvmona_6_CYSELG_7377,
      O => b_dcvmona_6_CYMUXG2_7388
    );
  b_dcvmona_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_not0000(7),
      O => b_dcvmona_6_CYSELG_7377
    );
  b_dcvmona_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_dcvmona_6_SRINV_7375
    );
  b_dcvmona_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvmona_6_CLKINV_7374
    );
  b_dcvmona_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_not0002_0,
      O => b_dcvmona_6_CEINV_7373
    );
  b_dcvmona_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y46"
    )
    port map (
      O => b_dcvmona_8_LOGIC_ZERO_7466
    );
  b_dcvmona_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_8_XORF_7467,
      O => b_dcvmona_8_DXMUX_7469
    );
  b_dcvmona_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y46"
    )
    port map (
      I0 => b_dcvmona_8_CYINIT_7465,
      I1 => b_Madd_dcvmona_not0000(8),
      O => b_dcvmona_8_XORF_7467
    );
  b_dcvmona_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y46"
    )
    port map (
      IA => b_dcvmona_8_LOGIC_ZERO_7466,
      IB => b_dcvmona_8_CYINIT_7465,
      SEL => b_dcvmona_8_CYSELF_7456,
      O => b_Madd_dcvmona_sub0000_cy_8_Q
    );
  b_dcvmona_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_6_CYMUXFAST_7391,
      O => b_dcvmona_8_CYINIT_7465
    );
  b_dcvmona_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvmona_not0000(8),
      O => b_dcvmona_8_CYSELF_7456
    );
  b_dcvmona_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_8_XORG_7445,
      O => b_dcvmona_8_DYMUX_7447
    );
  b_dcvmona_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y46"
    )
    port map (
      I0 => b_Madd_dcvmona_sub0000_cy_8_Q,
      I1 => b_Madd_dcvmona_not0000(9),
      O => b_dcvmona_8_XORG_7445
    );
  b_dcvmona_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_dcvmona_8_SRINV_7434
    );
  b_dcvmona_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvmona_8_CLKINV_7433
    );
  b_dcvmona_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_not0002_0,
      O => b_dcvmona_8_CEINV_7432
    );
  b_Madd_add0000_add0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X55Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_creyv(0),
      ADR2 => b_dcvrey(0),
      ADR3 => VCC,
      O => b_Madd_add0000_add0000_lut(0)
    );
  b_Madd_add0000_add0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y42"
    )
    port map (
      IA => b_Madd_add0000_add0000_cy_1_CY0F_7505,
      IB => b_Madd_add0000_add0000_cy_1_CYINIT_7506,
      SEL => b_Madd_add0000_add0000_cy_1_CYSELF_7497,
      O => b_Madd_add0000_add0000_cy_0_Q
    );
  b_Madd_add0000_add0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_cy_1_BXINV_7495,
      O => b_Madd_add0000_add0000_cy_1_CYINIT_7506
    );
  b_Madd_add0000_add0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(0),
      O => b_Madd_add0000_add0000_cy_1_CY0F_7505
    );
  b_Madd_add0000_add0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(0),
      O => b_Madd_add0000_add0000_cy_1_CYSELF_7497
    );
  b_Madd_add0000_add0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_Madd_add0000_add0000_cy_1_BXINV_7495
    );
  b_Madd_add0000_add0000_cy_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_cy_1_CYMUXG_7494,
      O => b_Madd_add0000_add0000_cy_1_Q
    );
  b_Madd_add0000_add0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X55Y42"
    )
    port map (
      IA => b_Madd_add0000_add0000_cy_1_CY0G_7492,
      IB => b_Madd_add0000_add0000_cy_0_Q,
      SEL => b_Madd_add0000_add0000_cy_1_CYSELG_7484,
      O => b_Madd_add0000_add0000_cy_1_CYMUXG_7494
    );
  b_Madd_add0000_add0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(1),
      O => b_Madd_add0000_add0000_cy_1_CY0G_7492
    );
  b_Madd_add0000_add0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(1),
      O => b_Madd_add0000_add0000_cy_1_CYSELG_7484
    );
  b_Madd_add0000_add0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X55Y43"
    )
    port map (
      ADR0 => b_creyv(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvrey(2),
      O => b_Madd_add0000_add0000_lut(2)
    );
  b_add0000_add0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_2_XORF_7544,
      O => b_add0000_add0000(2)
    );
  b_add0000_add0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      I0 => b_add0000_add0000_2_CYINIT_7543,
      I1 => b_Madd_add0000_add0000_lut(2),
      O => b_add0000_add0000_2_XORF_7544
    );
  b_add0000_add0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      IA => b_add0000_add0000_2_CY0F_7542,
      IB => b_add0000_add0000_2_CYINIT_7543,
      SEL => b_add0000_add0000_2_CYSELF_7530,
      O => b_Madd_add0000_add0000_cy_2_Q
    );
  b_add0000_add0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      IA => b_add0000_add0000_2_CY0F_7542,
      IB => b_add0000_add0000_2_CY0F_7542,
      SEL => b_add0000_add0000_2_CYSELF_7530,
      O => b_add0000_add0000_2_CYMUXF2_7525
    );
  b_add0000_add0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_cy_1_Q,
      O => b_add0000_add0000_2_CYINIT_7543
    );
  b_add0000_add0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(2),
      O => b_add0000_add0000_2_CY0F_7542
    );
  b_add0000_add0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(2),
      O => b_add0000_add0000_2_CYSELF_7530
    );
  b_add0000_add0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_2_XORG_7532,
      O => b_add0000_add0000(3)
    );
  b_add0000_add0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      I0 => b_Madd_add0000_add0000_cy_2_Q,
      I1 => b_Madd_add0000_add0000_lut(3),
      O => b_add0000_add0000_2_XORG_7532
    );
  b_add0000_add0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_2_CYMUXFAST_7529,
      O => b_Madd_add0000_add0000_cy_3_Q
    );
  b_add0000_add0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_cy_1_Q,
      O => b_add0000_add0000_2_FASTCARRY_7527
    );
  b_add0000_add0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      I0 => b_add0000_add0000_2_CYSELG_7516,
      I1 => b_add0000_add0000_2_CYSELF_7530,
      O => b_add0000_add0000_2_CYAND_7528
    );
  b_add0000_add0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      IA => b_add0000_add0000_2_CYMUXG2_7526,
      IB => b_add0000_add0000_2_FASTCARRY_7527,
      SEL => b_add0000_add0000_2_CYAND_7528,
      O => b_add0000_add0000_2_CYMUXFAST_7529
    );
  b_add0000_add0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      IA => b_add0000_add0000_2_CY0G_7524,
      IB => b_add0000_add0000_2_CYMUXF2_7525,
      SEL => b_add0000_add0000_2_CYSELG_7516,
      O => b_add0000_add0000_2_CYMUXG2_7526
    );
  b_add0000_add0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(3),
      O => b_add0000_add0000_2_CY0G_7524
    );
  b_add0000_add0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(3),
      O => b_add0000_add0000_2_CYSELG_7516
    );
  b_Madd_add0000_add0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X55Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_creyv(3),
      ADR2 => VCC,
      ADR3 => b_dcvrey(3),
      O => b_Madd_add0000_add0000_lut(3)
    );
  b_add0000_add0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_4_XORF_7583,
      O => b_add0000_add0000(4)
    );
  b_add0000_add0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      I0 => b_add0000_add0000_4_CYINIT_7582,
      I1 => b_Madd_add0000_add0000_lut(4),
      O => b_add0000_add0000_4_XORF_7583
    );
  b_add0000_add0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      IA => b_add0000_add0000_4_CY0F_7581,
      IB => b_add0000_add0000_4_CYINIT_7582,
      SEL => b_add0000_add0000_4_CYSELF_7569,
      O => b_Madd_add0000_add0000_cy_4_Q
    );
  b_add0000_add0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      IA => b_add0000_add0000_4_CY0F_7581,
      IB => b_add0000_add0000_4_CY0F_7581,
      SEL => b_add0000_add0000_4_CYSELF_7569,
      O => b_add0000_add0000_4_CYMUXF2_7564
    );
  b_add0000_add0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_cy_3_Q,
      O => b_add0000_add0000_4_CYINIT_7582
    );
  b_add0000_add0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(4),
      O => b_add0000_add0000_4_CY0F_7581
    );
  b_add0000_add0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(4),
      O => b_add0000_add0000_4_CYSELF_7569
    );
  b_add0000_add0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_4_XORG_7571,
      O => b_add0000_add0000(5)
    );
  b_add0000_add0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      I0 => b_Madd_add0000_add0000_cy_4_Q,
      I1 => b_Madd_add0000_add0000_lut(5),
      O => b_add0000_add0000_4_XORG_7571
    );
  b_add0000_add0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_4_CYMUXFAST_7568,
      O => b_Madd_add0000_add0000_cy_5_Q
    );
  b_add0000_add0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_cy_3_Q,
      O => b_add0000_add0000_4_FASTCARRY_7566
    );
  b_add0000_add0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      I0 => b_add0000_add0000_4_CYSELG_7555,
      I1 => b_add0000_add0000_4_CYSELF_7569,
      O => b_add0000_add0000_4_CYAND_7567
    );
  b_add0000_add0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      IA => b_add0000_add0000_4_CYMUXG2_7565,
      IB => b_add0000_add0000_4_FASTCARRY_7566,
      SEL => b_add0000_add0000_4_CYAND_7567,
      O => b_add0000_add0000_4_CYMUXFAST_7568
    );
  b_add0000_add0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      IA => b_add0000_add0000_4_CY0G_7563,
      IB => b_add0000_add0000_4_CYMUXF2_7564,
      SEL => b_add0000_add0000_4_CYSELG_7555,
      O => b_add0000_add0000_4_CYMUXG2_7565
    );
  b_add0000_add0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(5),
      O => b_add0000_add0000_4_CY0G_7563
    );
  b_add0000_add0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(5),
      O => b_add0000_add0000_4_CYSELG_7555
    );
  b_add0000_add0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_6_XORF_7622,
      O => b_add0000_add0000(6)
    );
  b_add0000_add0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      I0 => b_add0000_add0000_6_CYINIT_7621,
      I1 => b_Madd_add0000_add0000_lut(6),
      O => b_add0000_add0000_6_XORF_7622
    );
  b_add0000_add0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      IA => b_add0000_add0000_6_CY0F_7620,
      IB => b_add0000_add0000_6_CYINIT_7621,
      SEL => b_add0000_add0000_6_CYSELF_7608,
      O => b_Madd_add0000_add0000_cy_6_Q
    );
  b_add0000_add0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      IA => b_add0000_add0000_6_CY0F_7620,
      IB => b_add0000_add0000_6_CY0F_7620,
      SEL => b_add0000_add0000_6_CYSELF_7608,
      O => b_add0000_add0000_6_CYMUXF2_7603
    );
  b_add0000_add0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_cy_5_Q,
      O => b_add0000_add0000_6_CYINIT_7621
    );
  b_add0000_add0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(6),
      O => b_add0000_add0000_6_CY0F_7620
    );
  b_add0000_add0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(6),
      O => b_add0000_add0000_6_CYSELF_7608
    );
  b_add0000_add0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_6_XORG_7610,
      O => b_add0000_add0000(7)
    );
  b_add0000_add0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      I0 => b_Madd_add0000_add0000_cy_6_Q,
      I1 => b_Madd_add0000_add0000_lut(7),
      O => b_add0000_add0000_6_XORG_7610
    );
  b_add0000_add0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_cy_5_Q,
      O => b_add0000_add0000_6_FASTCARRY_7605
    );
  b_add0000_add0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      I0 => b_add0000_add0000_6_CYSELG_7594,
      I1 => b_add0000_add0000_6_CYSELF_7608,
      O => b_add0000_add0000_6_CYAND_7606
    );
  b_add0000_add0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      IA => b_add0000_add0000_6_CYMUXG2_7604,
      IB => b_add0000_add0000_6_FASTCARRY_7605,
      SEL => b_add0000_add0000_6_CYAND_7606,
      O => b_add0000_add0000_6_CYMUXFAST_7607
    );
  b_add0000_add0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      IA => b_add0000_add0000_6_CY0G_7602,
      IB => b_add0000_add0000_6_CYMUXF2_7603,
      SEL => b_add0000_add0000_6_CYSELG_7594,
      O => b_add0000_add0000_6_CYMUXG2_7604
    );
  b_add0000_add0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(7),
      O => b_add0000_add0000_6_CY0G_7602
    );
  b_add0000_add0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(7),
      O => b_add0000_add0000_6_CYSELG_7594
    );
  b_add0000_add0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_8_XORF_7653,
      O => b_add0000_add0000(8)
    );
  b_add0000_add0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      I0 => b_add0000_add0000_8_CYINIT_7652,
      I1 => b_Madd_add0000_add0000_lut(8),
      O => b_add0000_add0000_8_XORF_7653
    );
  b_add0000_add0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      IA => b_add0000_add0000_8_CY0F_7651,
      IB => b_add0000_add0000_8_CYINIT_7652,
      SEL => b_add0000_add0000_8_CYSELF_7643,
      O => b_Madd_add0000_add0000_cy_8_Q
    );
  b_add0000_add0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_6_CYMUXFAST_7607,
      O => b_add0000_add0000_8_CYINIT_7652
    );
  b_add0000_add0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(8),
      O => b_add0000_add0000_8_CY0F_7651
    );
  b_add0000_add0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0000_add0000_lut(8),
      O => b_add0000_add0000_8_CYSELF_7643
    );
  b_add0000_add0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0000_add0000_8_XORG_7640,
      O => b_add0000_add0000(9)
    );
  b_add0000_add0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      I0 => b_Madd_add0000_add0000_cy_8_Q,
      I1 => b_Maccum_creyv_lut(9),
      O => b_add0000_add0000_8_XORG_7640
    );
  romMona_addr14_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_0_XORF_7689,
      O => romMona_addr14(0)
    );
  romMona_addr14_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y38"
    )
    port map (
      I0 => romMona_addr14_0_CYINIT_7688,
      I1 => vga_sprite_Msub_xpixMona_lut(0),
      O => romMona_addr14_0_XORF_7689
    );
  romMona_addr14_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y38"
    )
    port map (
      IA => romMona_addr14_0_CY0F_7687,
      IB => romMona_addr14_0_CYINIT_7688,
      SEL => romMona_addr14_0_CYSELF_7679,
      O => vga_sprite_Msub_xpixMona_cy_0_Q
    );
  romMona_addr14_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_0_BXINV_7677,
      O => romMona_addr14_0_CYINIT_7688
    );
  romMona_addr14_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(0),
      O => romMona_addr14_0_CY0F_7687
    );
  romMona_addr14_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(0),
      O => romMona_addr14_0_CYSELF_7679
    );
  romMona_addr14_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => romMona_addr14_0_BXINV_7677
    );
  romMona_addr14_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_0_XORG_7675,
      O => romMona_addr14(1)
    );
  romMona_addr14_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y38"
    )
    port map (
      I0 => vga_sprite_Msub_xpixMona_cy_0_Q,
      I1 => vga_sprite_Msub_xpixMona_lut(1),
      O => romMona_addr14_0_XORG_7675
    );
  romMona_addr14_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_0_CYMUXG_7674,
      O => vga_sprite_Msub_xpixMona_cy_1_Q
    );
  romMona_addr14_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X27Y38"
    )
    port map (
      IA => romMona_addr14_0_CY0G_7672,
      IB => vga_sprite_Msub_xpixMona_cy_0_Q,
      SEL => romMona_addr14_0_CYSELG_7664,
      O => romMona_addr14_0_CYMUXG_7674
    );
  romMona_addr14_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(1),
      O => romMona_addr14_0_CY0G_7672
    );
  romMona_addr14_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(1),
      O => romMona_addr14_0_CYSELG_7664
    );
  vga_sprite_Msub_xpixMona_lut_2_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X27Y39"
    )
    port map (
      ADR0 => U2_HCS(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_cmonav(2),
      O => vga_sprite_Msub_xpixMona_lut(2)
    );
  vga_sprite_xpixMona_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_2_XORF_7728,
      O => vga_sprite_xpixMona(2)
    );
  vga_sprite_xpixMona_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y39"
    )
    port map (
      I0 => vga_sprite_xpixMona_2_CYINIT_7727,
      I1 => vga_sprite_Msub_xpixMona_lut(2),
      O => vga_sprite_xpixMona_2_XORF_7728
    );
  vga_sprite_xpixMona_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y39"
    )
    port map (
      IA => vga_sprite_xpixMona_2_CY0F_7726,
      IB => vga_sprite_xpixMona_2_CYINIT_7727,
      SEL => vga_sprite_xpixMona_2_CYSELF_7714,
      O => vga_sprite_Msub_xpixMona_cy_2_Q
    );
  vga_sprite_xpixMona_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y39"
    )
    port map (
      IA => vga_sprite_xpixMona_2_CY0F_7726,
      IB => vga_sprite_xpixMona_2_CY0F_7726,
      SEL => vga_sprite_xpixMona_2_CYSELF_7714,
      O => vga_sprite_xpixMona_2_CYMUXF2_7709
    );
  vga_sprite_xpixMona_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_cy_1_Q,
      O => vga_sprite_xpixMona_2_CYINIT_7727
    );
  vga_sprite_xpixMona_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(2),
      O => vga_sprite_xpixMona_2_CY0F_7726
    );
  vga_sprite_xpixMona_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(2),
      O => vga_sprite_xpixMona_2_CYSELF_7714
    );
  vga_sprite_xpixMona_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_2_XORG_7716,
      O => vga_sprite_xpixMona(3)
    );
  vga_sprite_xpixMona_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y39"
    )
    port map (
      I0 => vga_sprite_Msub_xpixMona_cy_2_Q,
      I1 => vga_sprite_Msub_xpixMona_lut(3),
      O => vga_sprite_xpixMona_2_XORG_7716
    );
  vga_sprite_xpixMona_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_2_CYMUXFAST_7713,
      O => vga_sprite_Msub_xpixMona_cy_3_Q
    );
  vga_sprite_xpixMona_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_cy_1_Q,
      O => vga_sprite_xpixMona_2_FASTCARRY_7711
    );
  vga_sprite_xpixMona_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y39"
    )
    port map (
      I0 => vga_sprite_xpixMona_2_CYSELG_7700,
      I1 => vga_sprite_xpixMona_2_CYSELF_7714,
      O => vga_sprite_xpixMona_2_CYAND_7712
    );
  vga_sprite_xpixMona_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y39"
    )
    port map (
      IA => vga_sprite_xpixMona_2_CYMUXG2_7710,
      IB => vga_sprite_xpixMona_2_FASTCARRY_7711,
      SEL => vga_sprite_xpixMona_2_CYAND_7712,
      O => vga_sprite_xpixMona_2_CYMUXFAST_7713
    );
  vga_sprite_xpixMona_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y39"
    )
    port map (
      IA => vga_sprite_xpixMona_2_CY0G_7708,
      IB => vga_sprite_xpixMona_2_CYMUXF2_7709,
      SEL => vga_sprite_xpixMona_2_CYSELG_7700,
      O => vga_sprite_xpixMona_2_CYMUXG2_7710
    );
  vga_sprite_xpixMona_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(3),
      O => vga_sprite_xpixMona_2_CY0G_7708
    );
  vga_sprite_xpixMona_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(3),
      O => vga_sprite_xpixMona_2_CYSELG_7700
    );
  vga_sprite_Msub_xpixMona_lut_3_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X27Y39"
    )
    port map (
      ADR0 => U2_HCS(3),
      ADR1 => VCC,
      ADR2 => b_cmonav(3),
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixMona_lut(3)
    );
  vga_sprite_xpixMona_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_4_XORF_7767,
      O => vga_sprite_xpixMona(4)
    );
  vga_sprite_xpixMona_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y40"
    )
    port map (
      I0 => vga_sprite_xpixMona_4_CYINIT_7766,
      I1 => vga_sprite_Msub_xpixMona_lut(4),
      O => vga_sprite_xpixMona_4_XORF_7767
    );
  vga_sprite_xpixMona_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y40"
    )
    port map (
      IA => vga_sprite_xpixMona_4_CY0F_7765,
      IB => vga_sprite_xpixMona_4_CYINIT_7766,
      SEL => vga_sprite_xpixMona_4_CYSELF_7754,
      O => vga_sprite_Msub_xpixMona_cy_4_Q
    );
  vga_sprite_xpixMona_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y40"
    )
    port map (
      IA => vga_sprite_xpixMona_4_CY0F_7765,
      IB => vga_sprite_xpixMona_4_CY0F_7765,
      SEL => vga_sprite_xpixMona_4_CYSELF_7754,
      O => vga_sprite_xpixMona_4_CYMUXF2_7749
    );
  vga_sprite_xpixMona_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_cy_3_Q,
      O => vga_sprite_xpixMona_4_CYINIT_7766
    );
  vga_sprite_xpixMona_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_4_0,
      O => vga_sprite_xpixMona_4_CY0F_7765
    );
  vga_sprite_xpixMona_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(4),
      O => vga_sprite_xpixMona_4_CYSELF_7754
    );
  vga_sprite_xpixMona_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_4_XORG_7756,
      O => vga_sprite_xpixMona(5)
    );
  vga_sprite_xpixMona_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y40"
    )
    port map (
      I0 => vga_sprite_Msub_xpixMona_cy_4_Q,
      I1 => vga_sprite_Msub_xpixMona_lut(5),
      O => vga_sprite_xpixMona_4_XORG_7756
    );
  vga_sprite_xpixMona_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_4_CYMUXFAST_7753,
      O => vga_sprite_Msub_xpixMona_cy_5_Q
    );
  vga_sprite_xpixMona_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_cy_3_Q,
      O => vga_sprite_xpixMona_4_FASTCARRY_7751
    );
  vga_sprite_xpixMona_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y40"
    )
    port map (
      I0 => vga_sprite_xpixMona_4_CYSELG_7742,
      I1 => vga_sprite_xpixMona_4_CYSELF_7754,
      O => vga_sprite_xpixMona_4_CYAND_7752
    );
  vga_sprite_xpixMona_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y40"
    )
    port map (
      IA => vga_sprite_xpixMona_4_CYMUXG2_7750,
      IB => vga_sprite_xpixMona_4_FASTCARRY_7751,
      SEL => vga_sprite_xpixMona_4_CYAND_7752,
      O => vga_sprite_xpixMona_4_CYMUXFAST_7753
    );
  vga_sprite_xpixMona_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y40"
    )
    port map (
      IA => vga_sprite_xpixMona_4_CY0G_7748,
      IB => vga_sprite_xpixMona_4_CYMUXF2_7749,
      SEL => vga_sprite_xpixMona_4_CYSELG_7742,
      O => vga_sprite_xpixMona_4_CYMUXG2_7750
    );
  vga_sprite_xpixMona_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_5_0,
      O => vga_sprite_xpixMona_4_CY0G_7748
    );
  vga_sprite_xpixMona_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(5),
      O => vga_sprite_xpixMona_4_CYSELG_7742
    );
  vga_sprite_Msub_xpixMona_lut_5_Q : X_LUT4
    generic map(
      INIT => X"A55A",
      LOC => "SLICE_X27Y40"
    )
    port map (
      ADR0 => U2_HCS(5),
      ADR1 => vga_sprite_xpixMona_sub0000_5_0,
      ADR2 => U2_HCS(4),
      ADR3 => b_cmonav(5),
      O => vga_sprite_Msub_xpixMona_lut(5)
    );
  vga_sprite_xpixMona_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_6_XORF_7808,
      O => vga_sprite_xpixMona(6)
    );
  vga_sprite_xpixMona_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y41"
    )
    port map (
      I0 => vga_sprite_xpixMona_6_CYINIT_7807,
      I1 => vga_sprite_Msub_xpixMona_lut(6),
      O => vga_sprite_xpixMona_6_XORF_7808
    );
  vga_sprite_xpixMona_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y41"
    )
    port map (
      IA => vga_sprite_xpixMona_6_CY0F_7806,
      IB => vga_sprite_xpixMona_6_CYINIT_7807,
      SEL => vga_sprite_xpixMona_6_CYSELF_7795,
      O => vga_sprite_Msub_xpixMona_cy_6_Q
    );
  vga_sprite_xpixMona_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y41"
    )
    port map (
      IA => vga_sprite_xpixMona_6_CY0F_7806,
      IB => vga_sprite_xpixMona_6_CY0F_7806,
      SEL => vga_sprite_xpixMona_6_CYSELF_7795,
      O => vga_sprite_xpixMona_6_CYMUXF2_7790
    );
  vga_sprite_xpixMona_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_cy_5_Q,
      O => vga_sprite_xpixMona_6_CYINIT_7807
    );
  vga_sprite_xpixMona_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_6_0,
      O => vga_sprite_xpixMona_6_CY0F_7806
    );
  vga_sprite_xpixMona_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(6),
      O => vga_sprite_xpixMona_6_CYSELF_7795
    );
  vga_sprite_xpixMona_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_6_XORG_7797,
      O => vga_sprite_xpixMona(7)
    );
  vga_sprite_xpixMona_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y41"
    )
    port map (
      I0 => vga_sprite_Msub_xpixMona_cy_6_Q,
      I1 => vga_sprite_Msub_xpixMona_lut(7),
      O => vga_sprite_xpixMona_6_XORG_7797
    );
  vga_sprite_xpixMona_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_cy_5_Q,
      O => vga_sprite_xpixMona_6_FASTCARRY_7792
    );
  vga_sprite_xpixMona_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y41"
    )
    port map (
      I0 => vga_sprite_xpixMona_6_CYSELG_7781,
      I1 => vga_sprite_xpixMona_6_CYSELF_7795,
      O => vga_sprite_xpixMona_6_CYAND_7793
    );
  vga_sprite_xpixMona_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y41"
    )
    port map (
      IA => vga_sprite_xpixMona_6_CYMUXG2_7791,
      IB => vga_sprite_xpixMona_6_FASTCARRY_7792,
      SEL => vga_sprite_xpixMona_6_CYAND_7793,
      O => vga_sprite_xpixMona_6_CYMUXFAST_7794
    );
  vga_sprite_xpixMona_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y41"
    )
    port map (
      IA => vga_sprite_xpixMona_6_CY0G_7789,
      IB => vga_sprite_xpixMona_6_CYMUXF2_7790,
      SEL => vga_sprite_xpixMona_6_CYSELG_7781,
      O => vga_sprite_xpixMona_6_CYMUXG2_7791
    );
  vga_sprite_xpixMona_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_7_0,
      O => vga_sprite_xpixMona_6_CY0G_7789
    );
  vga_sprite_xpixMona_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(7),
      O => vga_sprite_xpixMona_6_CYSELG_7781
    );
  vga_sprite_xpixMona_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_8_XORF_7839,
      O => vga_sprite_xpixMona(8)
    );
  vga_sprite_xpixMona_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y42"
    )
    port map (
      I0 => vga_sprite_xpixMona_8_CYINIT_7838,
      I1 => vga_sprite_Msub_xpixMona_lut(8),
      O => vga_sprite_xpixMona_8_XORF_7839
    );
  vga_sprite_xpixMona_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y42"
    )
    port map (
      IA => vga_sprite_xpixMona_8_CY0F_7837,
      IB => vga_sprite_xpixMona_8_CYINIT_7838,
      SEL => vga_sprite_xpixMona_8_CYSELF_7831,
      O => vga_sprite_Msub_xpixMona_cy_8_Q
    );
  vga_sprite_xpixMona_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_6_CYMUXFAST_7794,
      O => vga_sprite_xpixMona_8_CYINIT_7838
    );
  vga_sprite_xpixMona_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_8_0,
      O => vga_sprite_xpixMona_8_CY0F_7837
    );
  vga_sprite_xpixMona_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixMona_lut(8),
      O => vga_sprite_xpixMona_8_CYSELF_7831
    );
  vga_sprite_xpixMona_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_8_XORG_7828,
      O => vga_sprite_xpixMona(9)
    );
  vga_sprite_xpixMona_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y42"
    )
    port map (
      I0 => vga_sprite_Msub_xpixMona_cy_8_Q,
      I1 => vga_sprite_Msub_xpixMona_lut(9),
      O => vga_sprite_xpixMona_8_XORG_7828
    );
  b_creyv_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_0_XORF_7889,
      O => b_creyv_0_DXMUX_7891
    );
  b_creyv_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y41"
    )
    port map (
      I0 => b_creyv_0_CYINIT_7888,
      I1 => b_Maccum_creyv_lut(0),
      O => b_creyv_0_XORF_7889
    );
  b_creyv_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y41"
    )
    port map (
      IA => b_creyv_0_CY0F_7887,
      IB => b_creyv_0_CYINIT_7888,
      SEL => b_creyv_0_CYSELF_7879,
      O => b_Maccum_creyv_cy_0_Q
    );
  b_creyv_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_0_BXINV_7877,
      O => b_creyv_0_CYINIT_7888
    );
  b_creyv_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(0),
      O => b_creyv_0_CY0F_7887
    );
  b_creyv_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(0),
      O => b_creyv_0_CYSELF_7879
    );
  b_creyv_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_creyv_0_BXINV_7877
    );
  b_creyv_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_0_XORG_7867,
      O => b_creyv_0_DYMUX_7869
    );
  b_creyv_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y41"
    )
    port map (
      I0 => b_Maccum_creyv_cy_0_Q,
      I1 => b_Maccum_creyv_lut(1),
      O => b_creyv_0_XORG_7867
    );
  b_creyv_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_0_CYMUXG_7866,
      O => b_Maccum_creyv_cy_1_Q
    );
  b_creyv_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X53Y41"
    )
    port map (
      IA => b_creyv_0_CY0G_7864,
      IB => b_Maccum_creyv_cy_0_Q,
      SEL => b_creyv_0_CYSELG_7856,
      O => b_creyv_0_CYMUXG_7866
    );
  b_creyv_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(1),
      O => b_creyv_0_CY0G_7864
    );
  b_creyv_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(1),
      O => b_creyv_0_CYSELG_7856
    );
  b_creyv_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_creyv_0_SRINV_7854
    );
  b_creyv_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_creyv_0_CLKINV_7853
    );
  b_creyv_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_creyv_0_CEINV_7852
    );
  b_creyv_2_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_2_SRINV_7912,
      O => b_creyv_2_FFY_RST
    );
  b_creyv_3 : X_FF
    generic map(
      LOC => "SLICE_X53Y42",
      INIT => '0'
    )
    port map (
      I => b_creyv_2_DYMUX_7932,
      CE => b_creyv_2_CEINV_7910,
      CLK => b_creyv_2_CLKINV_7911,
      SET => GND,
      RST => b_creyv_2_FFY_RST,
      O => b_creyv(3)
    );
  b_Maccum_creyv_lut_2_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X53Y42"
    )
    port map (
      ADR0 => b_creyv(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvrey(2),
      O => b_Maccum_creyv_lut(2)
    );
  b_creyv_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_2_XORF_7950,
      O => b_creyv_2_DXMUX_7952
    );
  b_creyv_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y42"
    )
    port map (
      I0 => b_creyv_2_CYINIT_7949,
      I1 => b_Maccum_creyv_lut(2),
      O => b_creyv_2_XORF_7950
    );
  b_creyv_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y42"
    )
    port map (
      IA => b_creyv_2_CY0F_7948,
      IB => b_creyv_2_CYINIT_7949,
      SEL => b_creyv_2_CYSELF_7928,
      O => b_Maccum_creyv_cy_2_Q
    );
  b_creyv_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y42"
    )
    port map (
      IA => b_creyv_2_CY0F_7948,
      IB => b_creyv_2_CY0F_7948,
      SEL => b_creyv_2_CYSELF_7928,
      O => b_creyv_2_CYMUXF2_7923
    );
  b_creyv_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_cy_1_Q,
      O => b_creyv_2_CYINIT_7949
    );
  b_creyv_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(2),
      O => b_creyv_2_CY0F_7948
    );
  b_creyv_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(2),
      O => b_creyv_2_CYSELF_7928
    );
  b_creyv_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_2_XORG_7930,
      O => b_creyv_2_DYMUX_7932
    );
  b_creyv_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y42"
    )
    port map (
      I0 => b_Maccum_creyv_cy_2_Q,
      I1 => b_Maccum_creyv_lut(3),
      O => b_creyv_2_XORG_7930
    );
  b_creyv_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_2_CYMUXFAST_7927,
      O => b_Maccum_creyv_cy_3_Q
    );
  b_creyv_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_cy_1_Q,
      O => b_creyv_2_FASTCARRY_7925
    );
  b_creyv_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y42"
    )
    port map (
      I0 => b_creyv_2_CYSELG_7914,
      I1 => b_creyv_2_CYSELF_7928,
      O => b_creyv_2_CYAND_7926
    );
  b_creyv_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y42"
    )
    port map (
      IA => b_creyv_2_CYMUXG2_7924,
      IB => b_creyv_2_FASTCARRY_7925,
      SEL => b_creyv_2_CYAND_7926,
      O => b_creyv_2_CYMUXFAST_7927
    );
  b_creyv_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y42"
    )
    port map (
      IA => b_creyv_2_CY0G_7922,
      IB => b_creyv_2_CYMUXF2_7923,
      SEL => b_creyv_2_CYSELG_7914,
      O => b_creyv_2_CYMUXG2_7924
    );
  b_creyv_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(3),
      O => b_creyv_2_CY0G_7922
    );
  b_creyv_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(3),
      O => b_creyv_2_CYSELG_7914
    );
  b_creyv_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_creyv_2_SRINV_7912
    );
  b_creyv_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_creyv_2_CLKINV_7911
    );
  b_creyv_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_creyv_2_CEINV_7910
    );
  b_Maccum_creyv_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X53Y42"
    )
    port map (
      ADR0 => b_creyv(3),
      ADR1 => b_dcvrey(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_creyv_lut(3)
    );
  b_creyv_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_4_XORF_8011,
      O => b_creyv_4_DXMUX_8013
    );
  b_creyv_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y43"
    )
    port map (
      I0 => b_creyv_4_CYINIT_8010,
      I1 => b_Maccum_creyv_lut(4),
      O => b_creyv_4_XORF_8011
    );
  b_creyv_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y43"
    )
    port map (
      IA => b_creyv_4_CY0F_8009,
      IB => b_creyv_4_CYINIT_8010,
      SEL => b_creyv_4_CYSELF_7989,
      O => b_Maccum_creyv_cy_4_Q
    );
  b_creyv_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y43"
    )
    port map (
      IA => b_creyv_4_CY0F_8009,
      IB => b_creyv_4_CY0F_8009,
      SEL => b_creyv_4_CYSELF_7989,
      O => b_creyv_4_CYMUXF2_7984
    );
  b_creyv_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_cy_3_Q,
      O => b_creyv_4_CYINIT_8010
    );
  b_creyv_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(4),
      O => b_creyv_4_CY0F_8009
    );
  b_creyv_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(4),
      O => b_creyv_4_CYSELF_7989
    );
  b_creyv_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_4_XORG_7991,
      O => b_creyv_4_DYMUX_7993
    );
  b_creyv_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y43"
    )
    port map (
      I0 => b_Maccum_creyv_cy_4_Q,
      I1 => b_Maccum_creyv_lut(5),
      O => b_creyv_4_XORG_7991
    );
  b_creyv_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_4_CYMUXFAST_7988,
      O => b_Maccum_creyv_cy_5_Q
    );
  b_creyv_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_cy_3_Q,
      O => b_creyv_4_FASTCARRY_7986
    );
  b_creyv_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y43"
    )
    port map (
      I0 => b_creyv_4_CYSELG_7975,
      I1 => b_creyv_4_CYSELF_7989,
      O => b_creyv_4_CYAND_7987
    );
  b_creyv_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y43"
    )
    port map (
      IA => b_creyv_4_CYMUXG2_7985,
      IB => b_creyv_4_FASTCARRY_7986,
      SEL => b_creyv_4_CYAND_7987,
      O => b_creyv_4_CYMUXFAST_7988
    );
  b_creyv_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y43"
    )
    port map (
      IA => b_creyv_4_CY0G_7983,
      IB => b_creyv_4_CYMUXF2_7984,
      SEL => b_creyv_4_CYSELG_7975,
      O => b_creyv_4_CYMUXG2_7985
    );
  b_creyv_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(5),
      O => b_creyv_4_CY0G_7983
    );
  b_creyv_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(5),
      O => b_creyv_4_CYSELG_7975
    );
  b_creyv_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_creyv_4_SRINV_7973
    );
  b_creyv_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_creyv_4_CLKINV_7972
    );
  b_creyv_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_creyv_4_CEINV_7971
    );
  b_creyv_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_6_XORF_8071,
      O => b_creyv_6_DXMUX_8073
    );
  b_creyv_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y44"
    )
    port map (
      I0 => b_creyv_6_CYINIT_8070,
      I1 => b_Maccum_creyv_lut(6),
      O => b_creyv_6_XORF_8071
    );
  b_creyv_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y44"
    )
    port map (
      IA => b_creyv_6_CY0F_8069,
      IB => b_creyv_6_CYINIT_8070,
      SEL => b_creyv_6_CYSELF_8049,
      O => b_Maccum_creyv_cy_6_Q
    );
  b_creyv_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y44"
    )
    port map (
      IA => b_creyv_6_CY0F_8069,
      IB => b_creyv_6_CY0F_8069,
      SEL => b_creyv_6_CYSELF_8049,
      O => b_creyv_6_CYMUXF2_8044
    );
  b_creyv_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_cy_5_Q,
      O => b_creyv_6_CYINIT_8070
    );
  b_creyv_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(6),
      O => b_creyv_6_CY0F_8069
    );
  b_creyv_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(6),
      O => b_creyv_6_CYSELF_8049
    );
  b_creyv_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_6_XORG_8051,
      O => b_creyv_6_DYMUX_8053
    );
  b_creyv_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y44"
    )
    port map (
      I0 => b_Maccum_creyv_cy_6_Q,
      I1 => b_Maccum_creyv_lut(7),
      O => b_creyv_6_XORG_8051
    );
  b_creyv_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_cy_5_Q,
      O => b_creyv_6_FASTCARRY_8046
    );
  b_creyv_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y44"
    )
    port map (
      I0 => b_creyv_6_CYSELG_8035,
      I1 => b_creyv_6_CYSELF_8049,
      O => b_creyv_6_CYAND_8047
    );
  b_creyv_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y44"
    )
    port map (
      IA => b_creyv_6_CYMUXG2_8045,
      IB => b_creyv_6_FASTCARRY_8046,
      SEL => b_creyv_6_CYAND_8047,
      O => b_creyv_6_CYMUXFAST_8048
    );
  b_creyv_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y44"
    )
    port map (
      IA => b_creyv_6_CY0G_8043,
      IB => b_creyv_6_CYMUXF2_8044,
      SEL => b_creyv_6_CYSELG_8035,
      O => b_creyv_6_CYMUXG2_8045
    );
  b_creyv_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(7),
      O => b_creyv_6_CY0G_8043
    );
  b_creyv_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(7),
      O => b_creyv_6_CYSELG_8035
    );
  b_creyv_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_creyv_6_SRINV_8033
    );
  b_creyv_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_creyv_6_CLKINV_8032
    );
  b_creyv_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_creyv_6_CEINV_8031
    );
  b_creyv_8_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X53Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_8_SRINV_8092,
      O => b_creyv_8_FFX_RST
    );
  b_creyv_8 : X_FF
    generic map(
      LOC => "SLICE_X53Y45",
      INIT => '0'
    )
    port map (
      I => b_creyv_8_DXMUX_8125,
      CE => b_creyv_8_CEINV_8090,
      CLK => b_creyv_8_CLKINV_8091,
      SET => GND,
      RST => b_creyv_8_FFX_RST,
      O => b_creyv(8)
    );
  b_creyv_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_8_XORF_8123,
      O => b_creyv_8_DXMUX_8125
    );
  b_creyv_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y45"
    )
    port map (
      I0 => b_creyv_8_CYINIT_8122,
      I1 => b_Maccum_creyv_lut(8),
      O => b_creyv_8_XORF_8123
    );
  b_creyv_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y45"
    )
    port map (
      IA => b_creyv_8_CY0F_8121,
      IB => b_creyv_8_CYINIT_8122,
      SEL => b_creyv_8_CYSELF_8113,
      O => b_Maccum_creyv_cy_8_Q
    );
  b_creyv_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_6_CYMUXFAST_8048,
      O => b_creyv_8_CYINIT_8122
    );
  b_creyv_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(8),
      O => b_creyv_8_CY0F_8121
    );
  b_creyv_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_creyv_lut(8),
      O => b_creyv_8_CYSELF_8113
    );
  b_creyv_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv_8_XORG_8102,
      O => b_creyv_8_DYMUX_8104
    );
  b_creyv_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y45"
    )
    port map (
      I0 => b_Maccum_creyv_cy_8_Q,
      I1 => b_Maccum_creyv_lut_9_1_8099,
      O => b_creyv_8_XORG_8102
    );
  b_creyv_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_creyv_8_SRINV_8092
    );
  b_creyv_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_creyv_8_CLKINV_8091
    );
  b_creyv_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_creyv_8_CEINV_8090
    );
  b_Maccum_creyv_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X53Y45"
    )
    port map (
      ADR0 => b_dcvrey(8),
      ADR1 => b_creyv(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_creyv_lut(8)
    );
  mclk_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "IPAD29",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk,
      O => mclk_INBUF
    );
  blue_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD167"
    )
    port map (
      I => blue_0_O,
      O => blue(0)
    );
  blue_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD169"
    )
    port map (
      I => blue_1_O,
      O => blue(1)
    );
  hsync_OBUF : X_OBUF
    generic map(
      LOC => "PAD168"
    )
    port map (
      I => hsync_O,
      O => hsync
    );
  vsync_OBUF : X_OBUF
    generic map(
      LOC => "PAD173"
    )
    port map (
      I => vsync_O,
      O => vsync
    );
  btn_0_IBUF : X_BUF
    generic map(
      LOC => "IPAD59",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn(0),
      O => btn_0_INBUF
    );
  btn_1_IBUF : X_BUF
    generic map(
      LOC => "IPAD64",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn(1),
      O => btn_1_INBUF
    );
  btn_2_IBUF : X_BUF
    generic map(
      LOC => "IPAD68",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn(2),
      O => btn_2_INBUF
    );
  btn_3_IBUF : X_BUF
    generic map(
      LOC => "IPAD73",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn(3),
      O => btn_3_INBUF
    );
  red_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD148"
    )
    port map (
      I => red_0_O,
      O => red(0)
    );
  red_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD153"
    )
    port map (
      I => red_1_O,
      O => red(1)
    );
  red_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD154"
    )
    port map (
      I => red_2_O,
      O => red(2)
    );
  green_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD156"
    )
    port map (
      I => green_0_O,
      O => green(0)
    );
  green_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD157"
    )
    port map (
      I => green_1_O,
      O => green(1)
    );
  green_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD163"
    )
    port map (
      I => green_2_O,
      O => green(2)
    );
  U1_q_17_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X1Y0"
    )
    port map (
      I0 => U1_q_17_BUFG_I0_INV,
      I1 => GND,
      S => U1_q_17_BUFG_S_INVNOT,
      O => U1_q(17)
    );
  U1_q_17_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X1Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U1_q_17_BUFG_S_INVNOT
    );
  U1_q_17_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X1Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_171,
      O => U1_q_17_BUFG_I0_INV
    );
  mclk_BUFGP_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X2Y11"
    )
    port map (
      I0 => mclk_BUFGP_BUFG_I0_INV,
      I1 => GND,
      S => mclk_BUFGP_BUFG_S_INVNOT,
      O => mclk_BUFGP
    );
  mclk_BUFGP_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X2Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => mclk_BUFGP_BUFG_S_INVNOT
    );
  mclk_BUFGP_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X2Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_INBUF,
      O => mclk_BUFGP_BUFG_I0_INV
    );
  U1_q_0_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X1Y10"
    )
    port map (
      I0 => U1_q_0_BUFG_I0_INV,
      I1 => GND,
      S => U1_q_0_BUFG_S_INVNOT,
      O => U1_q(0)
    );
  U1_q_0_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X1Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U1_q_0_BUFG_S_INVNOT
    );
  U1_q_0_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X1Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01,
      O => U1_q_0_BUFG_I0_INV
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X1Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(13),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000015501555555555555554000000000000000110000000000000",
      INIT_01 => X"0000000004154000000000000000150000155505555555550000000010000000",
      INIT_02 => X"5401555555550000000001450454000000000000000000001550016555555500",
      INIT_03 => X"0000000000501555015555555550040140504000154000000000000000000015",
      INIT_04 => X"40001101000000000000000554155555550555A5540400404040000154000000",
      INIT_05 => X"55A9540000414000004011500000000000001550055555500555A95400005100",
      INIT_06 => X"0500000555555555954000150050000500001500000000000015400015555405",
      INIT_07 => X"0054000000000000001555555555555400040000100004105100000000000000",
      INIT_08 => X"0000040000000000550000000000000015555555555554000000041400041000",
      INIT_09 => X"5555555550000000000400000000000140000001000000155555555555540000",
      INIT_0A => X"0000000000155555555565500000000000010000400001540000010000000555",
      INIT_0B => X"4140140001050001000000101555540155694000000000000140004000011500",
      INIT_0C => X"0000555550500000015440051500015000005505595501556940000500000400",
      INIT_0D => X"5541554155AA6400015555555554001559540014000055000055415555555555",
      INIT_0E => X"0000450014000015416941556A9400055555555555555AAA5400004000550000",
      INIT_0F => X"5556AAAAFFFAA950555540000000054169555056900015555555555A6AAAAA95",
      INIT_10 => X"555640005A555555AAAAABFFFEAA9555554000000001556A9550565000559555",
      INIT_11 => X"00400001551AA55555400169555556AAAAABFFFFEA9555554000400001555AAA",
      INIT_12 => X"FFFFFEA5554000000055415416955595400165555556AAAAABFFFFFEA5554140",
      INIT_13 => X"A55555555556AAAFFFFEA55540000000555540055555550005A555555596AAAA",
      INIT_14 => X"0555AA941500169555555555555AABFFFEA95540000001555400155A95150005",
      INIT_15 => X"554154000695545556AAA559001695555555555556AABFFAA955504000055540",
      INIT_16 => X"96A5AAAAAAAAAA5541550016A5555545AAA559001A55555555559556AAAFAAAA",
      INIT_17 => X"54005955555AAAAAAAAAAAAAAAAA5541154056A56A55415A5555005A55555AAA",
      INIT_18 => X"6A956AA5000555000159555556AAAAAAAAAFFAAAAA554001505A956AA5005555",
      INIT_19 => X"EAAAA95550005555555A955555540101695695956AAAAAAAFFEAAAAA55500154",
      INIT_1A => X"55556AAAAAAABFEAAAA955500015555515545555550001695555556AAAAAAAFF",
      INIT_1B => X"0550015406A540005555555AAAAFFEAAA955500015005505501555555405A555",
      INIT_1C => X"50005515555550010005540695550005555555AAAAFFAAA95540001500555550",
      INIT_1D => X"5555556AAAAA5410005555555550000055941154054001555555555AABAAA955",
      INIT_1E => X"595555550155555400015AAAAA54100055545555550001556415555500015555",
      INIT_1F => X"555555400155552AA5551004555500000055AAAA551000155555555540055565",
      INIT_20 => X"6AA50000000015550550000015552AA54500050555000005556AAA4140000015",
      INIT_21 => X"0105555000155501565000000005540140000015552A55050005400055555501",
      INIT_22 => X"55695565955554054555500001965AAA55500000015500000000595469555550",
      INIT_23 => X"00000004015405555555655555541555555004005656AE55A400000005000001",
      INIT_24 => X"0555AA5AAA56A800005400055401595555655555555555565415555596AA56B8",
      INIT_25 => X"5555555556FAA5104569AAAA55540000555015A501555015655555555556A695",
      INIT_26 => X"555515555554655555555556FFE9550556AAAA55500000555515A50155501466",
      INIT_27 => X"AA5A5000000055401556955554699555555556BFBA56A96BFAAA555000004155",
      INIT_28 => X"6AEBE9AAA6FFFAA95A90000000150014159515556A955555555AABBA95A9ABEA",
      INIT_29 => X"0019A9555555556AFAF96A5BFFFAA95680000000000154155405556A95555555",
      INIT_2A => X"000010005000000019A5555555AA9ABAA9556AFFFAA956400000000001540140",
      INIT_2B => X"6ABFFEA95A400000005400000000005565555555A655AAA955AAFFFAA9564000",
      INIT_2C => X"555540550559555AABFEA96A4000000055000000000055555555555555556955",
      INIT_2D => X"000050015565555555555500155556AAFAA9AA55400055550000001000556555",
      INIT_2E => X"F9554055540100000000015555555555555500005555AAAAAAB9554000540500",
      INIT_2F => X"506515555AAAAAF95500555000000000000056555555555555005555556AAAAA",
      INIT_30 => X"1595555555555555A9155556AAAAF85500550000000000000056955555555555",
      INIT_31 => X"000000000000000595555555555556A5555555AAAAA454005400000000000000",
      INIT_32 => X"05AAA95000000000000000000000019555555555555AA5015105AAA9A4100000",
      INIT_33 => X"05554005A9555455AAA95000000000000000000001519555500511515AA94555",
      INIT_34 => X"0000015195555506A6550055555556AAA9554000000000000000000551955550",
      INIT_35 => X"000005010000000000015565555541AA9951000555A6AAA55540000000000000",
      INIT_36 => X"00155AAAAAA4000001555550000000000155555555515A9A55400556A6AAA550",
      INIT_37 => X"9555555515555001555AAAAA9400001556555400000000015555555554055955",
      INIT_38 => X"5555000005406A9555555555555555555AAAAA9500005AAA555500000000015A",
      INIT_39 => X"AA4555555555055555000016505AE55555555556AAA5555A95AA5540015AA955",
      INIT_3A => X"555555AA955555AA055555555500155550015A945A455555555556AAA9955955",
      INIT_3B => X"AAA55001555555555405AA955555A9015554000100155555556A955401555555",
      INIT_3C => X"55555415555696AAAA90015555555555556A9555556901555400004005555555",
      INIT_3D => X"55555554001555555555555556AAAAAA40015555555555456A55555568005555",
      INIT_3E => X"555555555515AA5555556400055155559556555AAAAAA500005555555555556A",
      INIT_3F => X"AAAAAAA9000001555555555555AA555555900001505555AAAAAAAAAAAA900001",
      LOC => "RAMB16_X1Y9",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q,
      DOA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q,
      DOB(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X1Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(13),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"A800008002AAA8800A80000000AA002A82AA00200820000028880000A00AAAA8",
      INIT_01 => X"8000A802A2822AA800000002AAA080AAAA8000A0AA000AA0A8000022002802AA",
      INIT_02 => X"82A8AA0002A0A8AA82AAA820A202A800000002AAA0AAAAAA800AA89A0002A0A0",
      INIT_03 => X"AAAAA0AAAA0A8AA0A82A02AAA80AA2A82A0A2A2880280000002AAAA0AAAAAA8A",
      INIT_04 => X"202888A8A0AA00AA02A8AAA00282AA0000A2AA5A82A2AA2A2AA0002802002800",
      INIT_05 => X"AA5682AAAA282A00222A880AAA802A02AAA8800AA002A00AA2AA56A2AAAA88A2",
      INIT_06 => X"A0AAAAA0028002AA68282A08AA080020A8AA80AA002000AAA8802AAA802A82A2",
      INIT_07 => X"AA2A0000AAAA02AAAA800002A0AAAAA2A0A22AAA88002088082AAA00002AAA02",
      INIT_08 => X"000A80A00A2A02A2008A00AAAA0A0002802AAAAAA802A2A2AA2AA28000008A00",
      INIT_09 => X"AAAAAAAA0A22A0000282A0AAAAA002A82AA2AAA8AA0002802AAAAAA80002A2A0",
      INIT_0A => X"AAAAA8002A800AA000AA9A8AA00000020AA8822A282AA802AAAAA8AA0000A00A",
      INIT_0B => X"282A82A008A0A8A8AA00028A80AAA2A8AA96A8000AAA082AA822AA2AA2A880AA",
      INIT_0C => X"A2AA0A000A0AAAAA28022A0080A0A80A000200A0A6A0A8AA962A00A0AAAAA2AA",
      INIT_0D => X"0828AA2802559A2AA82AAAAA8002AA82A6020A82AAAA0028022828AA8000AAA8",
      INIT_0E => X"A8AA20AA82AA008028962802956002A0AAAAAA80000027FDA2888A2AAA002802",
      INIT_0F => X"AAA95FFF55DD568A00002AAAA800A02896828A2948828AAAAAAAAAA59577FF68",
      INIT_10 => X"A029A00A25AAAAAA555FFD57F7FD6000002800A000A800956A8A29800A2A6AAA",
      INIT_11 => X"0A2AAAA800855AAAAAA0A896AAAAA9555FFD7FFD7D68080020022800A8002555",
      INIT_12 => X"5FD557D8002AA00AAA002802896AAA6A02A89AAAAAA955557D7FF557D0022820",
      INIT_13 => X"5AAAAAAAAAA957F55557FA0002A02A8A00002AA2AAAA8882A25AAAAAAA69555F",
      INIT_14 => X"A00A5562888A896AAAAAAAAAAAA57D5557F68022A82A082802AA82A568888AA2",
      INIT_15 => X"A82802A0A968020009555826AA896AAAA02AAAAAA95FD55FFE800A2AAA22A82A",
      INIT_16 => X"695A555FFFFFFDAA2800A889582AAA225558A6AAA5AAAAAAAAAA6AA957F5FFFD",
      INIT_17 => X"02AA26AAAAA55F5555D5FFFFFFF5AA28802A095A95AA28A5AAA8AA25AAAAA555",
      INIT_18 => X"95609758AAA280AAA8A6AAAAA95FFD7FFFF55FFFF5822AA80AA56A9558AA0AA0",
      INIT_19 => X"7FFFF6000AAA00AAA025600002A2A8A896A96A6A9FFFFFFF557FFFF5800A2802",
      INIT_1A => X"00AA955555FFD57FFFF60008AA82000082822A8AA0AAAA96AAAAAA95557FFF55",
      INIT_1B => X"220AA8A281582AAA2AAAAAA555F557FFF60008AA82AA00A00A8A800002A25A00",
      INIT_1C => X"08022A8000000828A8A2A2A16800A0A0AAAAAA555F55FFF60028028AAA000008",
      INIT_1D => X"A0000A97FFFD828802280002800A2A8A0A620802A02AA8002AAAAAA5FDFFF600",
      INIT_1E => X"06AAA000A8000002AAA8A5FFFD82800228020AA000A808AA9A800AA0AA880002",
      INIT_1F => X"AA0A002AA800A8955AA08AA20880AAA2AA027FFD00800080002AA28028002898",
      INIT_20 => X"97D8AAA000008A80A00AA02A82A8955A20A2A0A0A0AA02802ABFFD282000AA8A",
      INIT_21 => X"A8AAA20AAA822A08090AA00000AA82A82800AA8AA895A8A0A2A00A00AAAAA8A0",
      INIT_22 => X"0096A81A6AAA02A222A20AAA0A49255F800800002800A2A80AAA26A216A8280A",
      INIT_23 => X"0002AA228802A0AAAA281AAAAA028282820AA2AAA1A97782F8000008A082AA28",
      INIT_24 => X"A00A55A7FD0BD4000002AAA2A2A8A680281AAAAA800AAAA98280002A49FF01DE",
      INIT_25 => X"AA802AAAA95FD88A20B67FFD0A280000000A8A58A8AA0AA81AAA8A820AA9F960",
      INIT_26 => X"00A082A8002A9AAAA0AAAAA9757E00A0ABFFFD0028000002208A58A82A0AAA99",
      INIT_27 => X"FD25A00000AA282A8009680A2A966AAAAAAAA9D5DD89569D5FFD2A20000028A8",
      INIT_28 => X"977D765F595D5FFE05400000A280AA828A608028956AAAAAAAA7FDDF6AD67D7F",
      INIT_29 => X"AAA656AAAA02AA975F569FA57D5FFE0960000282AAA80280A2A028956AAAA0AA",
      INIT_2A => X"02028AAA0AAAAAA8A65AAAA0025565DFF62ABF555FFE0980000A82AA2802A82A",
      INIT_2B => X"97D557F62500A8000A02A2AAAAAAAA2A9AAA800A59AA7DFE007F555FFE0B0000",
      INIT_2C => X"00AA2A20A02402A5FD57F6BD2AAA00AA00AAA8AAAAA2AAAAAA802A82A02A9E02",
      INIT_2D => X"A00A0808AA9AAA00AA8000828000097F5FF67D802A800000AAA80A8A8AAA9AAA",
      INIT_2E => X"54A8220002A8A00002A808AAAAA802AA8000AAAA000257FFFDDEAA2AAA02A0AA",
      INIT_2F => X"0A98800025FFFFD4A8A2280A2AA0002A800229AAA802200000AA00000097FFFF",
      INIT_30 => X"826AAA00AAAA0002748000097FFF56288228A00AA020280000296AAA0020AA00",
      INIT_31 => X"000000A8000008226AAA02AAAA8809F800000257FFFA228202800280A0200000",
      INIT_32 => X"A257FC8AA00000000002A800002AAA6AAA00AA802825F8A808A257FE528800A8",
      INIT_33 => X"02222AA2540002025FFC0AA000002A0002A80000A80A6AAA88A0880827F42000",
      INIT_34 => X"0000280A6AAA80815980AA000000A15FF400200000AAA802A80000A00A6AAA8A",
      INIT_35 => X"8002A0A8AA8080000008009AAAAA2A57660880A00A595FF80020000AAAAA82A8",
      INIT_36 => X"828025555FD2A800280A000A800000000880AAAAAA88256580202009595FF00A",
      INIT_37 => X"6AAAAAA08AAA0AA800A5555FEA80028AA9AA82A0000002882AAAAAAA82AAA6A2",
      INIT_38 => X"0A808000202A17EAAAAAA800AA00000025555F68800A2555AA80A800000A8825",
      INIT_39 => X"55208002AAAAA00AAAA000898A275AAAAAAA00297FD000A56A558A2AA8A556A8",
      INIT_3A => X"80000A7F402AAA55A0A80000008A82AA0A0825622F2AAAAAAA802955F64026AA",
      INIT_3B => X"5FDAA802AAAAAA8002A275402AAA56A82A02AAA8AA802A00029F60AA8AAAAAAA",
      INIT_3C => X"0000828002A9695FF54A00AAAAAAA0000295402AAA94280A82AAAA2AA002AAAA",
      INIT_3D => X"A02AAAAA02800AAA00800AAAA9557FF52000AAAAAAA0002095800AAA960A02AA",
      INIT_3E => X"8AAAAA80008255A022A89002A008AAA06AA9AAA5557FF88002AAAAAAA0000095",
      INIT_3F => X"FFFFFFF4AA0000A2AAAA00002A55A028026800A80A000055555557FFFF4A8000",
      LOC => "RAMB16_X1Y5",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q,
      DOA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q,
      DOB(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X1Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(13),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"540000400155546AA56AAAAAAAFFAABFE9550010041000001664000050055554",
      INIT_01 => X"40005401596B95540000000155506A55556AAA5AFFAAAFFA5400001120140155",
      INIT_02 => X"E956FFAAABFA54554155569A59A9540000000155505555556AA556CFAAABFA50",
      INIT_03 => X"5555505555A56FFA56BFABFFFEA5595695A595146A940000001555505555556F",
      INIT_04 => X"90146656505500550154555AA96BFFAAAA5BFF0FE959559595D00016A9001400",
      INIT_05 => X"FF03E95555969500119566A55540150155546AA55AABFAA55BFF03F95555E651",
      INIT_06 => X"5A55555AABEAABFF3E94152E55A4001A54556A5500100055546A95556ABFE95B",
      INIT_07 => X"55BD000055550155556AAAABFAFFFFF95059155564001864A615550000155501",
      INIT_08 => X"0005485005150151AA450055550500016ABFFFFFFEABF9515515596800086500",
      INIT_09 => X"FFFFFFFFA51150000149505555500156955155565500016ABFFFFFFEAAA95150",
      INIT_0A => X"55555400156AAFFAAAFFCFE55000000105564115941556A95555565500005AAF",
      INIT_0B => X"96956950065A5456550001656AFFF956FFC3D400055504155691559551566A55",
      INIT_0C => X"5155AFAAA5A5555516A9950A6A5056A50001AA5AF3FA56FFC395005A55555955",
      INIT_0D => X"AE96FF96AB00CD1556BFFFFFEAA9556BF3A905695555AA1401BE96FFEAAAFFFE",
      INIT_0E => X"54559A556955006A96C396ABC038015AFFFFFFEAAAAAB154F944459555AA1401",
      INIT_0F => X"FFFC0555AAE403E5AAAA955554005A96C3EBE5BC24416FFFFFFFFFF0C011553E",
      INIT_10 => X"FABCD005B0FFFFFF000556ABF9543AAAAA9400500056AAC03FE5BCE005BF3FFF",
      INIT_11 => X"05955556AA600FFFFFD056C3FFFFFC000556BFFE943EAEAA9001940056AAB000",
      INIT_12 => X"AFEAA94EAA95500555AA96A96C3FFF3F8156CFFFFFFC000016BFFAA94AAB9690",
      INIT_13 => X"0FFFFFFFFFFC015AAAA95FAA81501545AAAA955BFFFFEE415B0FFFFFFF3C0005",
      INIT_14 => X"5AAF00396E456C3FFFFFFFFFFFF016AAA953EA91541506BEA9556BF03E6E455B",
      INIT_15 => X"FE96A9505C3EA9AAAC000EB3556C3FFFFABFFFFFFC056AA557EAA595551BFE95",
      INIT_16 => X"3C0F0005555554FF96AA546C0EBFFF9B000EF35570FFFFFFFFFF3FFC015A5554",
      INIT_17 => X"A955B3FFFFF00500004055555550FF966A95AC0FC0FF96F0FFFE55B0FFFFF000",
      INIT_18 => X"C03AC10E555BEA5556F3FFFFFC055415555AA55550EB9556A5F03FC00E55AFFA",
      INIT_19 => X"955553AAA555AAFFFAB03AAAABF95656C3FC3F3FC5555555AA955550EAA516A9",
      INIT_1A => X"AAFFC00000556A955553AAA4556BAAAA6BE9BFEFFA5557C3FFFFFFC0001555AA",
      INIT_1B => X"1BA556F9480E9555BFFFFFF0005AA95553AAA4556B55AA5AA56FEAAAA95B0FAA",
      INIT_1C => X"A401BF6AAAAAA416545BF9583EAA505AFFFFFF0005AA5553AA94016F55AAAAA4",
      INIT_1D => X"FAAAAFC15554E96401BEAAABEAA51545AF3926A95A9556AABFFFFFF0565553AA",
      INIT_1E => X"A3FFFAAA56AAAAA95556F05554E96001BEA9AFFAAA5406FFCD6AAFFA5546AAAB",
      INIT_1F => X"FFAFAA9556AAFE400FFA6559AEEA555155AB1554AA60006AAABFFBEA940ABECE",
      INIT_20 => X"C14E555000006FEA5AA550156BFE400F9A515A5AFA55014ABFD554969000556F",
      INIT_21 => X"565FFBA5556BBF06ACA55000005FE9569400556FFE40FE5A515A8500FFFFFE52",
      INIT_22 => X"AAC3FE8F3FFFA95B9BFBA555072CB005EAA4000016AA51540555B3F983FEBEA5",
      INIT_23 => X"0001551946A95AFFFFBE8FFFFFA96BEBEBA55955F8FC19EB5C0000045A415516",
      INIT_24 => X"5AAF00F154AD400000A9555BF956F3EABE8FFFFFEAAFFFFCE96AAABF2C55A865",
      INIT_25 => X"FFEABFFFFCA54E659AD31554AFBC0000AAA56F0E56FFA57E8FFFEFEBAFFC5C3A",
      INIT_26 => X"AAFA6BFEAABDCFFFFAFFFFFCBA97AA5AFD5554AAB40000ABBA6F0E56BFA57DCC",
      INIT_27 => X"54B0F0000055BE956AAC3EAFBDC33FFFFFFFFC6A64EC03C6A554BFB0000096FE",
      INIT_28 => X"C19693050CAEA557A0200000516A55696F3A6ABEC03FFFFFFFF156653F431695",
      INIT_29 => X"557303FFFFABFFC1A5A3C5F2BEA557AC100001415556A96AF95ABEC03FFFFAFF",
      INIT_2A => X"01016555A5555554730FFFFAAB00306553BFD5AAA557ACC00005415516A95695",
      INIT_2B => X"C16AA953B080540005A95155555555BFCFFFEAAF0CFF1457AA15AAA557AD8000",
      INIT_2C => X"AAFF95BA5AB2ABF056A953D495550055AA5554555551FFFFFFEABFEBFABFC7AB",
      INIT_2D => X"5005A406FFCFFFAAFFEAAA416AAAAC15A55314EA9540AAAA5554056545FFCFFF",
      INIT_2E => X"A2FE91AAA9565000015406FFFFFEABFFEAAA5555AAAB01555467FF9555A95A55",
      INIT_2F => X"A5CE6AAAB05555E2FE51BEA5155000154001BCFFFEABBAAAAA55AAAAAAC15555",
      INIT_30 => X"6B3FFFAAFFFFAAAB126AAAAC1555A1BE41BE50055010140000BC3FFFAABAFFAA",
      INIT_31 => X"000000540000041B3FFFABFFFFEEAC5EAAAAAB01555DB941A940014050100000",
      INIT_32 => X"5B0156E550000000000154000015573FFFAAFFEABEB05E56A65B015709640054",
      INIT_33 => X"0BBB955B02AAA9AB0556A550000015000154000056A73FFFE45A66A6B1529AAA",
      INIT_34 => X"000016A73FFFEA480CEA55AAAAAAF80552AA9000005554015400005AA73FFFE5",
      INIT_35 => X"40015A56554040000006AACFFFFF970133A6405AAF0C055EAA90000555554154",
      INIT_36 => X"416AB0000549540016AFAAA54000000006EAFFFFFFE6B030EA901AAC0C055AA5",
      INIT_37 => X"3FFFFFFA6FFFA556AAF000057D40016FFCFFE95000000146BFFFFFFFE95FF3FB",
      INIT_38 => X"AFEA40001A95817FFFFFFEAAFFAAAAAAB000053E4005B000FFEA5400000546B0",
      INIT_39 => X"009AEAABFFFF5AAFFF50006CE5B18FFFFFFFAABC154AAAF03F00EF9556F003FE",
      INIT_3A => X"EAAAAF152ABFFF005AFEAAAAAA456BFFA506B039B59FFFFFFFEABC00532AB3FF",
      INIT_3B => X"054FF403FFFFFFEAA95B102ABFFF0356BFA95556556ABFAAABC53AFD47FFFFFF",
      INIT_3C => X"AAAAE96AABFC3C05502502FFFFFFFAAAABC02ABFFFC216AFE95555955AABFFFF",
      INIT_3D => X"FABFFFFD016AAFFFAAEAAFFFFC0015509002FFFFFFFAAA9AC0EAAFFFC105ABFF",
      INIT_3E => X"EFFFFFEAAA6B00FABBFEC8015AA6FFFA3FFCFFF000155E4001FFFFFFFAAAAAC0",
      INIT_3F => X"55555552550002FBFFFFAAAABF00FABEAB340056A5AAAA000000015555254002",
      LOC => "RAMB16_X1Y7",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q,
      DOA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q,
      DOB(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X1Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(13),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000015501555555555555554000000000000000110000000000000",
      INIT_01 => X"0000000004154000000000000000150000155505555555550000000010000000",
      INIT_02 => X"5401555555550000000001450454000000000000000000001550016555555500",
      INIT_03 => X"0000000000501555015555555550040140504000154000000000000000000015",
      INIT_04 => X"40001101000000000000000554155555550555A5540400404040000154000000",
      INIT_05 => X"55A9540000414000004011500000000000001550055555500555A95400005100",
      INIT_06 => X"0500000555555555954000150050000500001500000000000015400015555405",
      INIT_07 => X"0054000000000000001555555555555400040000100004105100000000000000",
      INIT_08 => X"0000040000000000550000000000000015555555555554000000041400041000",
      INIT_09 => X"5555555550000000000400000000000140000001000000155555555555540000",
      INIT_0A => X"0000000000155555555565500000000000010000400001540000010000000555",
      INIT_0B => X"4140140001050001000000101555540155694000000000000140004000011500",
      INIT_0C => X"0000555550500000015440051500015000005505595501556940000500000400",
      INIT_0D => X"5541554155AA6400015555555554001559540014000055000055415555555555",
      INIT_0E => X"0000450014000015416941556A9400055555555555555AAA5400004000550000",
      INIT_0F => X"5556AAAAFFFAA950555540000000054169555056900015555555555A6AAAAA95",
      INIT_10 => X"555640005A555555AAAAABFFFEAA9555554000000001556A9550565000559555",
      INIT_11 => X"00400001551AA55555400169555556AAAAABFFFFEA9555554000400001555AAA",
      INIT_12 => X"FFFFFEA5554000000055415416955595400165555556AAAAABFFFFFEA5554140",
      INIT_13 => X"A55555555556AAAFFFFEA55540000000555540055555550005A555555596AAAA",
      INIT_14 => X"0555AA941500169555555555555AABFFFEA95540000001555400155A95150005",
      INIT_15 => X"554154000695545556AAA559001695555555555556AABFFAA955504000055540",
      INIT_16 => X"96A5AAAAAAAAAA5541550016A5555545AAA559001A55555555559556AAAFAAAA",
      INIT_17 => X"54005955555AAAAAAAAAAAAAAAAA5541154056A56A55415A5555005A55555AAA",
      INIT_18 => X"6A956AA5000555000159555556AAAAAAAAAFFAAAAA554001505A956AA5005555",
      INIT_19 => X"EAAAA95550005555555A955555540101695695956AAAAAAAFFEAAAAA55500154",
      INIT_1A => X"55556AAAAAAABFEAAAA955500015555515545555550001695555556AAAAAAAFF",
      INIT_1B => X"0550015406A540005555555AAAAFFEAAA955500015005505501555555405A555",
      INIT_1C => X"50005515555550010005540695550005555555AAAAFFAAA95540001500555550",
      INIT_1D => X"5555556AAAAA5410005555555550000055941154054001555555555AABAAA955",
      INIT_1E => X"595555550155555400015AAAAA54100055545555550001556415555500015555",
      INIT_1F => X"555555400155552AA5551004555500000055AAAA551000155555555540055565",
      INIT_20 => X"6AA50000000015550550000015552AA54500050555000005556AAA4140000015",
      INIT_21 => X"0105555000155501565000000005540140000015552A55050005400055555501",
      INIT_22 => X"55695565955554054555500001965AAA55500000015500000000595469555550",
      INIT_23 => X"00000004015405555555655555541555555004005656AE55A400000005000001",
      INIT_24 => X"0555AA5AAA56A800005400055401595555655555555555565415555596AA56B8",
      INIT_25 => X"5555555556FAA5104569AAAA55540000555015A501555015655555555556A695",
      INIT_26 => X"555515555554655555555556FFE9550556AAAA55500000555515A50155501466",
      INIT_27 => X"AA5A5000000055401556955554699555555556BFBA56A96BFAAA555000004155",
      INIT_28 => X"6AEBE9AAA6FFFAA95A90000000150014159515556A955555555AABBA95A9ABEA",
      INIT_29 => X"0019A9555555556AFAF96A5BFFFAA95680000000000154155405556A95555555",
      INIT_2A => X"000010005000000019A5555555AA9ABAA9556AFFFAA956400000000001540140",
      INIT_2B => X"6ABFFEA95A400000005400000000005565555555A655AAA955AAFFFAA9564000",
      INIT_2C => X"555540550559555AABFEA96A4000000055000000000055555555555555556955",
      INIT_2D => X"000050015565555555555500155556AAFAA9AA55400055550000001000556555",
      INIT_2E => X"F9554055540100000000015555555555555500005555AAAAAAB9554000540500",
      INIT_2F => X"506515555AAAAAF95500555000000000000056555555555555005555556AAAAA",
      INIT_30 => X"1595555555555555A9155556AAAAF85500550000000000000056955555555555",
      INIT_31 => X"000000000000000595555555555556A5555555AAAAA454005400000000000000",
      INIT_32 => X"05AAA95000000000000000000000019555555555555AA5015105AAA9A4100000",
      INIT_33 => X"05554005A9555455AAA95000000000000000000001519555500511515AA94555",
      INIT_34 => X"0000015195555506A6550055555556AAA9554000000000000000000551955550",
      INIT_35 => X"000005010000000000015565555541AA9951000555A6AAA55540000000000000",
      INIT_36 => X"00155AAAAAA4000001555550000000000155555555515A9A55400556A6AAA550",
      INIT_37 => X"9555555515555001555AAAAA9400001556555400000000015555555554055955",
      INIT_38 => X"5555000005406A9555555555555555555AAAAA9500005AAA555500000000015A",
      INIT_39 => X"AA4555555555055555000016505AE55555555556AAA5555A95AA5540015AA955",
      INIT_3A => X"555555AA955555AA055555555500155550015A945A455555555556AAA9955955",
      INIT_3B => X"AAA55001555555555405AA955555A9015554000100155555556A955401555555",
      INIT_3C => X"55555415555696AAAA90015555555555556A9555556901555400004005555555",
      INIT_3D => X"55555554001555555555555556AAAAAA40015555555555456A55555568005555",
      INIT_3E => X"555555555515AA5555556400055155559556555AAAAAA500005555555555556A",
      INIT_3F => X"AAAAAAA9000001555555555555AA555555900001505555AAAAAAAAAAAA900001",
      LOC => "RAMB16_X1Y8",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q,
      DOA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q,
      DOB(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(13),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"AAAAA9AA9AA6965555555555557FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"ABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA55FFEAAAAAAAAAAAAAAAAAAAA",
      INIT_03 => X"AA9A5BFBFBFFAFABFBAAAAAAAA500005AAAAAAAAAAAAAAAAAAAAAA5BFABEFEBA",
      INIT_04 => X"AAAAAAAAAAAAAAAAAA9BFBBEFEBBABAFEFEAAA5000000006AAAAAAAAAAAAAAAA",
      INIT_05 => X"40000000001006AAAAAAAAAAAAAAAAAAABFBBFFABFABAFFEEAA400000000002A",
      INIT_06 => X"FFFFFAABFEFFE401500000001400AAAAAAAAAAAAAAAAAA9BFBFFFEFBEEABFAAA",
      INIT_07 => X"AAAAAAAAAAABFBAFFFABFEEEFE90000000000014001AAAAAAAAAAAAAAAAA9BFB",
      INIT_08 => X"00550002AAAAAAAAAAAAAAAAABFBFFFEFBFFFBEA40000000000014000AAAAAAA",
      INIT_09 => X"BFA4000000000000554400AAAAAAAAAAAAAAAA9BFBFEEFEABBFFFD0000000000",
      INIT_0A => X"AAABFBFFFFFEABBFA00000000001556A50006AAAAAAAAAAAAAAAABFBFFBEBABF",
      INIT_0B => X"0BAAAAAAAAAAAAAAABFBFFFFFFFFEB80000000001ABFFEE9002AAAAAAAAAAAAA",
      INIT_0C => X"0005ABFFFFFFF906AAAAAAAAAAAAAAABFBFFFFFFFBBF00000000016BFFFFFFA4",
      INIT_0D => X"FFFFFFF8000000001ABFFFFFFFEA42AABAAAAAAAAAAAABFBFFFFFFFFF9000000",
      INIT_0E => X"AAAAAAAAABFBFFFFFFFFF4000000005AFFFFFFFFFE41AABAAAAAAAAAAAABFBFF",
      INIT_0F => X"FFFFFF906AABAAAAAAAAAAABFBFFFFFFFFE0000000016AFFFFFFFFFF90AAEAAA",
      INIT_10 => X"00000005ABFFFFFFFFFFA02AAAABAAAAAAAAABFBFFFFFFFFD0000000056AFFFF",
      INIT_11 => X"ABFBFFFFFBAE8000000005ABFFFFFFFFFFA01AAAAAAAAAAAAAABFBFFFFFFFF80",
      INIT_12 => X"1AFAABAAAAAAEAABFBFFFBEAAB4000000016ABFFFFFFFFFFA017FAAAAABAAAAA",
      INIT_13 => X"BFFFFFFFFFFFE406BFAABAAAAAAAABFBBFEEAEAA000000015AAFFFFFFFFFFFE4",
      INIT_14 => X"AAA900000001AABFFFFFFFFFFFE402BFAAAAAAAAEAABFBBFBAABAA00000001AA",
      INIT_15 => X"AAAAAAABFBEBAAAA5900000001AFFFFFFFFFFFFFE801AFFAAAAAAAAAABFBAFAA",
      INIT_16 => X"FFFFE800AFFFFEBAAAAA6BFAAAAAA96900000001AFFFFFFFFFFFFFF801AEFFAA",
      INIT_17 => X"00016ABFFEAFFFFFFFE800AFFFFFAAAA5A9BF6AAAAA95800000001AAFFFFFFFF",
      INIT_18 => X"F6AAAA9554000000015AAAAAAAFFFFBFE4015FFFBEEAA695ABF6AAAAA5580000",
      INIT_19 => X"5AAFAAA5555557F6A96955540000000555556955BFFAAAA4015AAFFAB955555B",
      INIT_1A => X"01A56FE95A00005AAFFAD5555557F5AAA55554000000055005AF916FE6A95400",
      INIT_1B => X"5000000005AA5447E96FA40904004AAEBE95955557F5A565555400000005A404",
      INIT_1C => X"555457F55555555000000005AAAAAFF96FBAAE68001AAEBAD5955557F5555555",
      INIT_1D => X"AAE8001A955AA5555017F55555555000000005AAAAFFFA6FEEFFA8001AA96AB5",
      INIT_1E => X"01ABFFFFFAAFFFFFF80016855694551417F55595545000000005ABFEABFAAFFE",
      INIT_1F => X"5555555000000001ABFFFFFEAFFFFFF80015455544400007F556A55550000000",
      INIT_20 => X"414000000007F555555550000000016BFFFFFEAFFFFFF80015415440401007F5",
      INIT_21 => X"EAAFFFFFF80000414500000007F56AAAA990000000016AFFFFFAAFFFFFF80015",
      INIT_22 => X"000000005ABFFF96AFFFFFE40000000000000007F5AAAA5640000000006AFFFF",
      INIT_23 => X"0407F555544040000000005ABFFF6AAFFFFFE40000000000000007F595955500",
      INIT_24 => X"A00000000001000107F4555000000000000056BFFF69AFFFFFE0000000000000",
      INIT_25 => X"15ABFE5156AFFF900000000000000047F5554500000000000055ABFF555BFFFF",
      INIT_26 => X"00000000000000556ABE9556BFEA800000000000040007F45404000000000000",
      INIT_27 => X"0000001007F4551551000000000055AA6BA9ABFFFA400000000000001007F015",
      INIT_28 => X"FFFFFA400000000000000007F4505404000000000055A96ABEEFFFFA40000000",
      INIT_29 => X"00000015AA5065555AFA000000000000000007F4550100000000000015AA5ABF",
      INIT_2A => X"07F45554440000000000056A515BFFEBE9000000000000000007F45451140000",
      INIT_2B => X"0000000000000007F55555540000000000055A556AFFBFA80000000000000000",
      INIT_2C => X"55556AAAFE900055556A4000000007F5555554000000000005555556AABEA400",
      INIT_2D => X"54000000000000156AABFFFA4007FFFFFFE000000007F5555114000000000001",
      INIT_2E => X"01000003F5595554000000000000155AABFFE8000A2AAEAFF001000007F55551",
      INIT_2F => X"90000AAAAAAAA000000007F55555540000000000000155AAFFE4000A2AAAAAA0",
      INIT_30 => X"000000000156A940000AAAAAAAA000000003F555555000000000000000156ABF",
      INIT_31 => X"F55501100000000000000000015000000AAABAAAA000000007F5555550000000",
      INIT_32 => X"A7AAA000000007F45001000000000000000000000000000AAAAAAAB000000007",
      INIT_33 => X"00000000000AAF96AAE555000007F55540000000000000000000000000000AAB",
      INIT_34 => X"0000000055500000054000000AAFEFAAA100000007F555544000000000000000",
      INIT_35 => X"550007F45545100000000055540001558000000BFFFFAAA554400003F5555540",
      INIT_36 => X"000FFFFFAFE545440007F5A9550000000000555540015A8000000FFFFFAAE105",
      INIT_37 => X"6A95555AAA4000002FFFFFAAAE54455107F5AA55000000000459555555AA4000",
      INIT_38 => X"00000000000005AAAAA56AAA400000FFFFFFABAE44040007F555510000000005",
      INIT_39 => X"FBEAA4000007F400000001000006AAAAAAAAAA400003FFFFFFEBFA85000007F4",
      INIT_3A => X"AA94000FFFFFFFAFEAB4000007F440000001000016AEAAAAABAA50000BFFFFFF",
      INIT_3B => X"04041AAFFFEEFFEAA9003FFFBFFE5BFABC040007F40000000100001AAFAFAAAA",
      INIT_3C => X"D003F40000000104005BFFFFFFFFFFFA50BFFFFAAA5BFAAA064007F400000000",
      INIT_3D => X"BFFFFFEABFABFFF007F55540000104116AFFFFFFFBFFFA96FFFBFBAAAAF9ABBF",
      INIT_3E => X"FFFFFFFFFBABEFFFFFFFFEBEABFFF007F54000000045116BFFFFFFFFFFEAABFF",
      INIT_3F => X"00000005541AFFFFFFFFFFEFAFBBFFFFFABAFEAFFFF407F40000000045412BFF",
      LOC => "RAMB16_X0Y6",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q,
      DOA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q,
      DOB(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(13),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"55555655655828AAAAAAAAAAA89FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FDFFFFFFFFFFFF5DF7F75FF57D5755555555555AA7FD1F7DD5777FFF55555555",
      INIT_03 => X"1120A7F55D55F5FD5DFFFFFFF48AAAA23DFFDDDF55555555045544A7FFD757DF",
      INIT_04 => X"DFDF55D5157554501027F5D757DDFDF5757FFD880AAAA021FFFF7F5545555550",
      INIT_05 => X"2AAA0000008823F7FFD7DC555775551447F5D55FD5FDF5577FC2AAAA0008A89F",
      INIT_06 => X"55555FFD57557A280800002AA202FFFFFFFDF77F75514527F555575D77FD5FFF",
      INIT_07 => X"7D55F5555517F5F555FD577757C02A0000000AA2A0AFFFFFFFF5FFF5555567F5",
      INIT_08 => X"AA28AA88FFFFFFD575F55D5557F555575D555D7F002800000AAA8AAA23FFFFFF",
      INIT_09 => X"D5F00000000000AA0A22827FFFFFDFFF7FD55567F557757FDD5554000000000A",
      INIT_0A => X"5157F5555557FDD5C000000000000A8C8AA03FFFFFFD7FF5F75557F555D7DFD5",
      INIT_0B => X"2DFFFFD7FDFFF55D57F5555555557DC00000000283D55772880FFFFFFFFFFFD7",
      INIT_0C => X"00A23D55DFD55EABFFFFD77DFFDDFD57F55555555DD580000000A8BD557D75F2",
      INIT_0D => X"7555555C0000000280DFFFFDFD780BFFDFFF7FFFF7D757F5555555555E000000",
      INIT_0E => X"FFFFF7F757F7557D5555580000000A235FFFFFFFF7AAFFDFFFFFFFF7FFD7F7D5",
      INIT_0F => X"FFFFF5E03FFDFFFFFFFFFFFFF7555555557800000028837FFFFFFFF5CA7F7FFF",
      INIT_10 => X"00008022097FFFFFFFFD881FFFFDFFFFFFFDDFFF575D555540000000208B7FFF",
      INIT_11 => X"FFF575555DF7C0000020AA095FFFFFFFFDC80FFFFFFFFFFFFF7FF755555555C0",
      INIT_12 => X"255FFDFFFFFF7FFFF5555D7FFD8000000A882D57FFFFFFF5C8295FFFFFDFFFFF",
      INIT_13 => X"D555FFFFFF7D4828D5FFDFFFFFFFFFF5D577F7DF8000000820B555FFFFFF7540",
      INIT_14 => X"F7560000002A2FD557FFF7FFD5482815FFFFFFFF7FFFF5D5DFFD55000000080B",
      INIT_15 => X"FFFFF55FF57DFC15A40000002A3555FFFFFFFF55702A355FFFFFFFF57FF5F5FD",
      INIT_16 => X"FFDD700A155557DFFF5597F7FFF556940000002A3577FFFDFFFD5552003755FF",
      INIT_17 => X"00288AD557E5FF7D55700215D555FFDFE46FFFF57554A6000000083F555D5FFF",
      INIT_18 => X"FF55557A0A00000008A00AAA827DF5D57800A555D77F596A07FFF55F58060000",
      INIT_19 => X"07F5FFDAA028ABFD57D68A0000000000A00002AAD5D803F80027F55FD6AAAAA3",
      INIT_1A => X"2A00B74220A80A07F55F4AA0000BFB555A2000000000228AA2F5A8B56832A00A",
      INIT_1B => X"08000000223C822B4227C2A0A00227F7D7CA62000BFA5FDC00800000002202A2",
      INIT_1C => X"A0022BFAA2E20828000000222FEBF5DA87D0078000ADF55F4860000BFBFBA000",
      INIT_1D => X"0F7C028F60A7D0A00A8BFABEF80008000000220BA05550877675300A8FD4BFD0",
      INIT_1E => X"2A0D57FFDC375F5F5C008162894280828BFAA8780200000000222D57B9580756",
      INIT_1F => X"F0AA0200000000280D5DFFD6B77FDFDE008AA28AA22AAAABF23D5A2000000000",
      INIT_20 => X"282AA2AAAA83F088AA20800000000889575FD6375FFD5C0080088A2A228AA3F0",
      INIT_21 => X"60B77FFFD0002A0820AAAAAAA3F2D55556600000000883557F5EB7FFFF520080",
      INIT_22 => X"0000000A22D55D2827F5FF78082AAAAA2AA28A2BF3555589A00000000A8255FF",
      INIT_23 => X"A2A3F0000228000000000A20957F80A7F55F7000008AA2AA8AAAABF27F6800A0",
      INIT_24 => X"C008000A8A88AAA8A3F2000AAA800000000A08157F8237FF7D68000002AAAA8A",
      INIT_25 => X"8A0D5F880ACF5580000002AAAAAAAA23F00020A880000000020A2D7D2A2DD77D",
      INIT_26 => X"AAAA00000000020A8BD7A0A8FFFB20000008A2AAA2AAA3F202A2AA0000000002",
      INIT_27 => X"8AA0AA8A83F200800800000000020A002DF22BF550A00000008AAAAA8A03FA80",
      INIT_28 => X"7FFF5C8020008002AA2A0A03F20A02A280000000020A020FD775FD58A0000020",
      INIT_29 => X"0000008A000A8A8AA2588000000008AA28AA83F200AAAA0000000000820802D5",
      INIT_2A => X"A3F20002220000000000AA808809D5697A00000000028288AAA3F20208820000",
      INIT_2B => X"0000AA0200000A03F00000020000000000A0A080827D9DE2000000200002A202",
      INIT_2C => X"0AAA802B5400022AAA952A00802023F00000020000000000A02AA80800970000",
      INIT_2D => X"020000000000AA8280017F5C0003DD7FFFC2A2080003F0A80882000000000028",
      INIT_2E => X"A882020BF0A6888200000000002A80A00DFF720000BFF7F55AA8A82003F0AA8A",
      INIT_2F => X"000007FFFFFFF020880003F0AE828000000000000AA80A0F5D4000049FFFFFFA",
      INIT_30 => X"0000002AA8080E000007FFFFFFF20080800BF2AA0808000000000000AA8088D5",
      INIT_31 => X"F080A88800000000000000AAA80A00000FFFDFFFFAAA280003F0000008000000",
      INIT_32 => X"09FFFA82AA0003F20AA8A0000000000008000A200000000FFFE3FFDAAA820003",
      INIT_33 => X"00028000000FF50BFF7000AAA803F8022A8000000000A8A00000000000000FFD",
      INIT_34 => X"00000002000AA002A08000000FF575FFF8AAAAAAA3F800022000000000AAA000",
      INIT_35 => X"00AA03F2002088000000020202AA280A0000000D5555FFF0022AA00BF0000020",
      INIT_36 => X"0007F555F5402022AAA3FA5280A0000000022AA02AA8A0000000055555FF58A0",
      INIT_37 => X"802AAAA03F2A8000855555FFF7822008A3FA05A8A000000022A2AA002A0CA000",
      INIT_38 => X"AA2280028002A202000A8EFF0000025D5555FDF722A2AAA3F808088022000002",
      INIT_39 => X"5D6A82002083F0A00000080880280FBC000FFC2000015F55557D5AE0A82883F2",
      INIT_3A => X"FC22002754075535EA902802A3F02A00000828228837FFEABDFC800001D7FF55",
      INIT_3B => X"A28AA3B55577557FF2801740800221529600A0A3F2AA000008AAA282B5F5FFFF",
      INIT_3C => X"682BF2AAA00008A2AA2955555555555C8815400AAA2152AF290883F00020000A",
      INIT_3D => X"97FFD57FDCA9555203F800200008AA808F5555555D555C2855080882BF52A1D5",
      INIT_3E => X"57FD55D55DFD755FFF5557D6A9557803FAAA00020A28880D55557555557F8155",
      INIT_3F => X"000202AA82AB555DDF777575F5DD55FD5FDF56A1555003F2AA0000022A288155",
      LOC => "RAMB16_X0Y7",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q,
      DOA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q,
      DOB(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(13),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"00000300300FFFFFFFFFFFFFEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"555555555554100001400450000000000000000FFBFCC0100000101500000000",
      INIT_03 => X"CCFFF3F2555555555655555503A5515BD440440000000000F30033F3F555A555",
      INIT_04 => X"44400000C000030FCFF3F255555555595555549001000008445100003000000F",
      INIT_05 => X"801400000050095140000300001000C333F15555555555554574000000004041",
      INIT_06 => X"9965555555955801500000006401550100000000000C30F3F255555555565554",
      INIT_07 => X"0000000000C3F25A5555555955600400000000240035050000001000000033F2",
      INIT_08 => X"05694503555100001000000003F2A695555655558000000004142D100C155410",
      INIT_09 => X"6A580000000000145A5500150500040414000033F2A9565555AA560000000000",
      INIT_0A => X"0C03F29A5A99566A7000000000015AB39400955411000000000003F2A655556A",
      INIT_0B => X"115541004415000003F2AA956AAA9600000000001C11504E4035555440005140",
      INIT_0C => X"0016C0159A95420D5555000005000003F2AA95A6A66940000000058115555508",
      INIT_0D => X"AAAAAA94000000006F055AAAA94F805550440050400003F2AA6AA9AA96000000",
      INIT_0E => X"5055400003F2AAAAAAAA9800000001AC15AAAAAA94C21555550054100003F3AA",
      INIT_0F => X"AAAAA5209555515545500007F2AAAA6AAA9400000001BC55AAAAAAA410159445",
      INIT_10 => X"00000016BC5AAAAAAAA4F00565555514450007F3AAAAA6AAA000000005BC55AA",
      INIT_11 => X"57F2BA95A559400000005ABC156AAAAAA53426A5555551555017F3AAAA966A40",
      INIT_12 => X"2055515555555557F3AA555555C00000005BF00569AAAA95343EA55555555555",
      INIT_13 => X"004556AAAA65381B55555551555557F2AA555544400000016BC0155AAAA96434",
      INIT_14 => X"110300000002F011556AA6AA953813EA555541559557F26A55510000000001FC",
      INIT_15 => X"51555003F2AA53C0F200000006C155555A9AAA550C12D6655555555017F2AA54",
      INIT_16 => X"59554C00CAA669555500C3F2955003C200000006C0555699AAA9550C02C96955",
      INIT_17 => X"0005BF0000315655550C01C9A56955453333F2541002F100000001C00554155A",
      INIT_18 => X"F254000FAD00000005ABFFFFFF1564010801FA9A55550C3FF3F250450EA10000",
      INIT_19 => X"A19A554FFABEBFF15013FFEC00000005A5556A9A155EBC0801B1595563FFFFBF",
      INIT_1A => X"02F5452E6F0005615955BFFAAAAFFC144FFEA800000006A00601D1857ACDA401",
      INIT_1B => X"A400000016C394463E76340C0401516959AF3AA6AFFF1013AEF800000006F404",
      INIT_1C => X"FAA9AFFFFF3FFFB400000016F03C054E760FB4BC00305815BF3AAA5FFC0CFFEA",
      INIT_1D => X"B04001217AF14EFAA56FFFC30FFBA400000016FCFF010EB60314CC041542956A",
      INIT_1E => X"06F056A953C659555000682BAC2DEAA96FFFFF0FAAA000000006F000CC0FB653",
      INIT_1F => X"0FFFFBA000000005B055AA53C6565550006BDBABD9A9555FFFC00FFAA0000000",
      INIT_20 => X"96955555694BFBFFFFBEE000000005BC169553C65AA540006A9AD99595A95BFA",
      INIT_21 => X"3AC659A9580015969A5555A95BFB0000033000000005AC155543C66AA54C0066",
      INIT_22 => X"000000016B0555EAF6516548000055551555595FFC5044ECE000000005AF0555",
      INIT_23 => X"595BFAFBE9A580000000016BC059BEF2905944000045555555955FFF003FAA90",
      INIT_24 => X"30000005555655565BFABFAA5540000000006BC05A69C6956530000004555555",
      INIT_25 => X"5AF054801B3A54D0000001555555599BFAEAAAA540000000005AF05419519665",
      INIT_26 => X"9A6500000000005ABC04E5AA2A8CD0000005515959595BFAAAA9954000000000",
      INIT_27 => X"555555654BFABAAEAA00000000005ABE710EBDE94F80000045555555650BF9AA",
      INIT_28 => X"056A0380000045555515550BF9BAAA6940000000005ABE700001A94F80000015",
      INIT_29 => X"0000005AFF5065015B0F40000001555555554BF9EBABA500000000005AFE5F00",
      INIT_2A => X"5BFABFEAA900000000001ABF915C003D0E00000014055555555BFAAABBA90000",
      INIT_2B => X"000055555500150BFAFAAAA940000000001AAFA5AB10C53D0000005551155501",
      INIT_2C => X"6ABAABFC13D000BEAFC0955541515BFAAFBAB94000000000156AE95AAAC4F400",
      INIT_2D => X"A900000000005156BFFC55534006AAAEAFF15105400BFAFFAAAD000000000015",
      INIT_2E => X"5655150BFAF3AEE900000000000555AFF0554D000F415555555655104BFAFFE7",
      INIT_2F => X"D00000401545505554100BFAF3EBA8000000000001555AF01574000304155555",
      INIT_30 => X"00000015115BF34000010005555101504107FBFFAEA40000000000005455BF00",
      INIT_31 => X"FAEA9A6400000000000000005554000001445555555514000BFAEEAAA4000000",
      INIT_32 => X"E9154152554007F9AAAA9000000000000000000000000005553C415155410007",
      INIT_33 => X"00004000000556E8554AAAAA540BFFEF99400000000000000000000000000145",
      INIT_34 => X"000000005A95500056C0000005599515465555655BFFAAA99000000000550000",
      INIT_35 => X"AA554BFAAAAA64000000015AA54515ABC0000006A6A95546AA955547FEAAAA90",
      INIT_36 => X"0006AAA9557A9A99555BFF0FE950000000016BA65556FFC0000006AAA955465A",
      INIT_37 => X"BFEAAABFC081400076AAA555549AAAA65BFFF0FE5000000005AEAAA9AAF38000",
      INIT_38 => X"55514001000006FFFFFEB3004000016966A555405AA9555BFEAEA54001000006",
      INIT_39 => X"557EF500104BF85400000100000BF0C3FFF003400001695555554F0A54554BF9",
      INIT_3A => X"03E4000543F000C57AC414015BF9A500000604001BC0003FC00390000D515550",
      INIT_3B => X"094C2CC5500000000E40153FABFF1D46C004105BF96500000514401FC4000000",
      INIT_3C => X"A41BF95550000158006C005550001053A4D43FA9AE1D46B01C844BF800000005",
      INIT_3D => X"C155504157BC51500BFEAA4000015D51B0545555415153EB40FBFFEBC058A815",
      INIT_3E => X"5695555541015555A6544412AC50100BFFE5000001591160015555555540F940",
      INIT_3F => X"0000015A942C15559555554505555565000003AC40040BF9540000015A413C15",
      LOC => "RAMB16_X0Y8",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q,
      DOA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q,
      DOB(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(13),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"555555555555510051005545002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"55555555555555555555555555555555555555515BFD55555555555555555555",
      INIT_03 => X"554517F695555555555555555500000155555555555555555555555BFA556555",
      INIT_04 => X"55555555155554555557F6A55555555555555540000000015555555145555551",
      INIT_05 => X"0000000000000155555554555555555557F66555555555555550000000000015",
      INIT_06 => X"A96955555555500000000000000055555555555555555557F6A6555555555555",
      INIT_07 => X"555555555517F65AA655A55955400000000000000015555555555555555557F6",
      INIT_08 => X"00000001555555555555555557F6AAA555A55555000000000000040005555555",
      INIT_09 => X"5950000000000000000000555555555555555557F6A99A555595580000000000",
      INIT_0A => X"5157F69AAA59655650000000000000040000255555555555555557F6A6555566",
      INIT_0B => X"065555555555555557F6AA996AA9564000000000015555500015555555555555",
      INIT_0C => X"00001555555554015555555555555557F6AAAAAAA55A00000000001555555550",
      INIT_0D => X"AAAAAAA40000000000155555A551015555555555555557F6AAAAAAAA58000000",
      INIT_0E => X"5555555557F6AAAAAAAAA000000000001555A5AA55005555555555555557F6AA",
      INIT_0F => X"66A995401A59555555555557F6AAAAAAAA9000000000005555AAA69540559555",
      INIT_10 => X"000000000055555AA955001AA555555555555BF6AAAAAAAA8000000000005555",
      INIT_11 => X"5BF6AA99A55940000000000015555AA955400AA955555555555BF6AAAA966A80",
      INIT_12 => X"05A555555555555BF6AA55955640000000000055555AA9554016A95555555555",
      INIT_13 => X"00555556AA5550016555555555555BF66655555500000000000055555A995550",
      INIT_14 => X"5555000000000011555555669540016955555555555BF66A5555550000000000",
      INIT_15 => X"55555557F69A545544000000000155555555595550005A55555555555BF6AA55",
      INIT_16 => X"5555540056566955555517F69555555400000000015555555555555400596665",
      INIT_17 => X"000000555401555555540005A65555550007F655555414000000000055555555",
      INIT_18 => X"F65555510400000000000000005555555000055A55A5514007F6555550040000",
      INIT_19 => X"055A5550000007F55554450400000000000000001550015000055A5565005017",
      INIT_1A => X"00000500050000056A9580000007F55555100000000000000055001540100000",
      INIT_1B => X"0000000000150002400500040000056A5980400007F555550000000000000000",
      INIT_1C => X"000007F5515104100000000005454550050005140005596580400007F5555000",
      INIT_1D => X"00540005400550000007F5545400100000000000005540054055140005541560",
      INIT_1E => X"0001555550065555540001400140000007F55454000000000000055400500554",
      INIT_1F => X"501000000000000000555554055555540001000000000007F555540000000000",
      INIT_20 => X"400000000007F0400000400000000000155554065555540000000000000007F0",
      INIT_21 => X"40165555500000000000000007F5555555500000000000555554065555540000",
      INIT_22 => X"0000000000055500065155500000000000000007F55555454000000000001555",
      INIT_23 => X"0007F0400000000000000000055500069055500000000000000007F555540000",
      INIT_24 => X"400000000000000007F004000000000000000005560015955550000000000000",
      INIT_25 => X"00015500000A55400000000000000007F0400000000000000000055500059655",
      INIT_26 => X"0000000000000000005500006A91000000000000000003F00000000000000000",
      INIT_27 => X"0000000007F0000000000000000000000550019550000000000000000007F000",
      INIT_28 => X"556A54000000000000000003F010000000000000000000055555595000000000",
      INIT_29 => X"00000000000000000051000000000000000003F0400100000000000000040155",
      INIT_2A => X"07F0000000000000000000000001554154000000000000000007F00010000000",
      INIT_2B => X"0000000000000007F40000000000000000000000015555540000000000000000",
      INIT_2C => X"000000015400001400550000000003F400000000000000000000000000140000",
      INIT_2D => X"0000000000000000000155550003AAAAAA9000000007F0400000000000000000",
      INIT_2E => X"00000003F4140040000000000000000005555400051555555000000007F04100",
      INIT_2F => X"4000055445555000000007F00500000000000000000000005550000514155550",
      INIT_30 => X"000000000000440000054154555000000003F104040000000000000000000015",
      INIT_31 => X"F0400100000000000000000000000000054555555000000003F0000100000000",
      INIT_32 => X"01515000000003F4000000000000000000000000000000055541515000000003",
      INIT_33 => X"0000000000055501515001000007F50500000000000000000000000000000545",
      INIT_34 => X"000000000000000000400000055555515000000007F400000000000000000000",
      INIT_35 => X"000007F0000000000000000000000000400000055555505000000003F4000000",
      INIT_36 => X"00065555554000000007F5550000000000000000000001400000095555505000",
      INIT_37 => X"0000000015000000155555155500000007F45544000000000000000000040000",
      INIT_38 => X"000000000000000000000055000000555555554500000007F400000000000000",
      INIT_39 => X"554050000007F0000000000000000000000114000001555555455040000003F4",
      INIT_3A => X"00000009400101154010000007F0000000010000000000000100000005415540",
      INIT_3B => X"0004000550444140100015000004014014000007F00000000000000004040000",
      INIT_3C => X"4003F0000000000000015455514455500055000000015005010003F000000000",
      INIT_3D => X"015551555401515003F400000000000000555555415550005400000015500155",
      INIT_3E => X"55555555550145555550555401515003F5400000000000011155555555400140",
      INIT_3F => X"0000000000001155555555550551555540005401511003F00000000000000155",
      LOC => "RAMB16_X0Y5",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q,
      DOA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q,
      DOB(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X1Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(13),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFEBFAAABEBAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFEA",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFEFEBFEAAABFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFABFAAAFFFFFFFFFFFFFFFFFFFFFFEAFEFFEAAAAAFBEFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFAABBEABFEAAEABFBFFFEEFBFEFFFFFFFFFFFFFFFEFFFFEAAAAEAF",
      INIT_07 => X"EAAABFABAAAAFFFFFFFFFFFFFFEBFFFFFFABEAABEFFFEAAAAABABFFFFFFFFFFF",
      INIT_08 => X"FFFEFBEFEBBEFBBFEABEBAAAAAFFFFFFFFFFFFFFFFFFFFFEABFEABBABAAEAAAB",
      INIT_09 => X"FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFBEAAAAAAFFFFFFFFFFFFFFFFFFFFFFFA",
      INIT_0A => X"FAFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAFFABFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"AAAABEABFFFFFFFFFFEABFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAFEAAFFFFFF",
      INIT_0E => X"FFFFFFFFEFFEAAAAAAAFFFFFFFFFFFEAAABFFFFFFFFFEFFFFFFFFFFABFFFFFFA",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAABEFFFFFFFFFFAAAAFFFFFFFFFFFFFFF",
      INIT_10 => X"AFAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBAAAAAAAAAAFEAAFFFFFFFFFFF",
      INIT_11 => X"FFFBAAAAAAAAFFFFFEBFBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAF",
      INIT_12 => X"FFFFFFFFFFFFFFFFEBAAAAAAAABFFFFFFFFFFAAFBFFFFFFFFBFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFEA9ABFFFFFFFFFFFFEFFFFFFFFAAAAAAAAFBFFFFFFFFFFBAAFFFFFFFFFF",
      INIT_14 => X"AAFAFFFFFFFFFFFFA500016AAAFFFFFEFFFFFFFFFFFFEAAAAAAAAABBFFBFFFFF",
      INIT_15 => X"FFFFFFFFAAEAAAAABFFFEEFAFBFFA5500015BAAA56FFFFFFFFEFFFFFFFAAAAAA",
      INIT_16 => X"AAA5AA51BFFFFFFFFFFFFEAAAAAAAAABFFEAFAFFE555550016AAA9696FFFFFFF",
      INIT_17 => X"FFE555554405AAAA9AAA950BFFFFFFFFEFFFABAAAAEAAEFFFEABFE555540056A",
      INIT_18 => X"AAAAAABAAAEFFFFE5A555544156AAAAAAAA540BFFFFFFBAEFFAEEAAAAAAFBFFF",
      INIT_19 => X"5550BFFFFFFFFFAAAAAAAABFFEBFEA59555540556AAAAAAAA5550BFFFFFFFFFF",
      INIT_1A => X"54555A6AAAAA9555551FFFFFFFFFAAAAAABFFFFFFFA655555554555A9AAAAAA5",
      INIT_1B => X"FAABFAA9555555545556AAAAA694555552FFFFFBBEAAAAAABFFBFFFE99555555",
      INIT_1C => X"FFBAAAAAAAAABAEAABEA6A555555555555AAAA9AA05555547FFEFBEEAAAAAAAB",
      INIT_1D => X"AAAA9555555552FFFFBFAAAAAABFBFEA6AAA5555555555556BA96A955555555B",
      INIT_1E => X"95565555555555AAAA9555555554FFFFFFAAAAAABBFFE9AAEA555A555555555A",
      INIT_1F => X"AAAAAFFE9AAAFAA5555555555555555955555555553FFFFFAAAAAABFFAA66AFA",
      INIT_20 => X"5555540AFFFFAAAAAAAFFA6AAFFAA9555555555541555555555555551FFFFFAA",
      INIT_21 => X"555540555555555555555FBFFFAAAAAAABEAAAAFFAA955555555554155555555",
      INIT_22 => X"AAABFFA9555555555540155555555505551EAAFFAAAAAAAAA6AAAFFEA9555555",
      INIT_23 => X"AAABAAAAAAAAAAAAAAFFA5555555555540055555555405550EAAFFAAAAAAAAAA",
      INIT_24 => X"4025555005555EAAABAAAAAAAAAAAAABFFA6A55555555540545955555405555A",
      INIT_25 => X"A69555555504105005555005551AAFABAAAAAAAAAAAAAAFFAAA5955555550144",
      INIT_26 => X"AAAAAAAAAAFEBAAA5555555504550141400005555AAFFAAAAAEAAAAAAAAABEAA",
      INIT_27 => X"01555ABEABAAAAAAAAAAAAAABAEEAA9555555510555000000001555AABAAAAAA",
      INIT_28 => X"5544551155000005552ABFABAEAAAAABAAAAAABAEAA595555555001545540000",
      INIT_29 => X"AAAFFFAAA95BEAA501554154000101552AFFEAABAAAEAAAAAEAAABEEA9A55555",
      INIT_2A => X"AAAAAABAAAAAAAAAAFEBA6A56AFA9541555555400501556BFFEAAAAABEAAAAAA",
      INIT_2B => X"55400001556AFFBBAAAAAAAABAAEAAAFEFA9A56AAA9440555555400001551EBF",
      INIT_2C => X"996AEA5540155555500001AAAFFFBEAAAAAAAAAAAEAAAFFFE9A96AAA95405555",
      INIT_2D => X"AAAAAAAABBEBFA996BFA55401556554010016AAEFEAEFAAAAAAAAAAAAAAFFFEA",
      INIT_2E => X"6A6AABFEFBAAAAAAAAAABAABEFAAA56BFA95001555550050156AAAFAEEEAAAAA",
      INIT_2F => X"44055550004155AAABABFFFBEAAAAAAAAFEAABFFFBA56BFE9400055554005045",
      INIT_30 => X"AAFFFEA56BFE9550015554000556AABEABAAFFAAAAAAAAABEAABFFABA56BFE94",
      INIT_31 => X"FAEAAAAAAEFFAAAAFFFAA56BFE954001595401555AAABEAAABFFAAAAAAABBFEA",
      INIT_32 => X"55556AAABEAAAFFEEAAAAABFFFBAABFFEEA55AFE954500555515555AAABEABAB",
      INIT_33 => X"5AFFA15115555555556AAAFAAAAAFAEAAAAABFFFEAABFFA9A55AFFA454155540",
      INIT_34 => X"ABFFEAABFFE5955AFFA5555555555555AAA9BAAAEAAAEAAAAAAAFFFAAAFBFA94",
      INIT_35 => X"AAAAAAEBEAAAAAABFFEAAAFFD64556BFE5415555555555AAA96AAAAFFAFAAAAA",
      INIT_36 => X"5569555556AAA5AEAAAAAAAEAAAAAAFEFAAAFF9A5556BFA55556A5555556AAA9",
      INIT_37 => X"EAAA6555AFE555555555555AAAA5ABAAAAEAAEAAAAAAABEAAAFAA9A556AFA555",
      INIT_38 => X"EAAAAAAAAAAAAAEAA95555ABF9569A5555555AAA96FAAAAAEABA9AAAAAAAAAAB",
      INIT_39 => X"ABEA52EAAAAAAEEAAAAAAAAAAAAAEAAA5555ABF95AA69555556AAA96EAAAAAEA",
      INIT_3A => X"6BFE6AA9A55556AFAA47EAAAAAAFEAAAAAAAAAAAAAAAA955556BF96AA6A55955",
      INIT_3B => X"AAAAAAAAA555556FFE6AAA6A655ABEA947FAAAAAABAAAAAAAAABAAAAAAA95555",
      INIT_3C => X"AAAFABAAAAAAAAAAAAAAA59555556ABE6AA6AAA95AFEA506AAAAAFABAAAAAAAA",
      INIT_3D => X"AAA9AABA9006FAAAAF9BAA9AAAAAAAAAA9AA5555556AEEAA96AAAA6BFAA401BA",
      INIT_3E => X"555556ABFFEAAAAAAAAAFA9007EAAAAAABAA9AAAAAAAAAAAA9555555ABFFAA6A",
      INIT_3F => X"5AAAAAAAAAAA96A5556ABFFFFAAAAAAAAFFA545BAAAAAAABAA5AAAAAAAAA6AA5",
      LOC => "RAMB16_X1Y1",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q,
      DOA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q,
      DOB(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X1Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(13),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DDFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"5555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD75FFFDFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFD5D7FDEAAD7DA557DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6756F",
      INIT_04 => X"FFFFFFFFFFD5F57DF57FD756F56A2AD555557555FFFFFFFFFFFFFFFFFFFFF5FF",
      INIT_05 => X"555555FDFFEF5555FFFFFFFFFFFDD75FFF7F54757A0BBF5D75D55575FFFD77FF",
      INIT_06 => X"5FFD7FFD555AFDD7FD57FF7FD59F75775D56DFFF7DF7FFFF555675FFFBEFB7F5",
      INIT_07 => X"6AABFDB9ABFF57FFFD75FFFFFD7D555555B9FFFD75557FBEFEDFD57FFFFFFF55",
      INIT_08 => X"7F575D757DD75DD57AFE9AAA007FFFFD5FFFFFFF555555578956EDDFDBF7FFF9",
      INIT_09 => X"FFFFF57DFFFFFDFFFFF5DF7FFF5FFFFDF6AAAAAAFFFFFD57FFFFFFF555FD75DF",
      INIT_0A => X"5F5AFFFFFD57FFFFFFD555FFFFF5FFFFFFFFFFDFFF77F57F2AABAEFFFFFD5FFF",
      INIT_0B => X"FFDFFFFFFFFFFFFFFDFFFFD757FFFFFFFFD5FFD5FFFFF7FFF7FFFDFF7D7FFF55",
      INIT_0C => X"FFFFD57FFFFFFFFFFFFFFFFF555FFFFFF5D57FE857E3FFFFF7FF7FFFFFFFFFFF",
      INIT_0D => X"3EFFD7CBDD5FFFF7FF7FDFFF5FFF57F7FDDD7FD7D757FFD5DFFFEA57C3FF5555",
      INIT_0E => X"75DFF55577D7F57FA2F557755FFFFFFFFFD57D5D7DD57FFD5755FFDFD55F555C",
      INIT_0F => X"FFFFFFFFFF5FF5D57FF5FFDF57F5FF0FFD75FFFFFFFFFEFEF5557DFD5D775DFF",
      INIT_10 => X"F5FF777FFFFFD55557FFFFFFFFFD55D7F55FFFDFF33F8BCFF77FF5FFFFFFD555",
      INIT_11 => X"D55DF507F0FF575557D5D577FD5777D557FFFF7FFFFF77FDDFFF5FD4CF22FFF5",
      INIT_12 => X"7FFFFFF757FD5D5D7DFD03C2FFD575555F555FF5D5DF555F5DFFFFFFFFD5557D",
      INIT_13 => X"FDFFF7023D7FFFDFF7DF7D7777FF5D5FF50FE3F5D5555557FF5DFF5577FFFFF5",
      INIT_14 => X"FB5F7F557FF7FDFFC8AAA8A0037FDFF7FFF7D557F5777FF54FEFFFDD55DDD7F5",
      INIT_15 => X"F5F75FFFDF745FFBD7F567DFFFFD480AAA801E00A8FFFFFFF57557FFFFFFF5DF",
      INIT_16 => X"FF0A00A83FFF5F7FFFFFD7F7F40FFAFD557E5F7778A800AA8AFEC28207DDFFF7",
      INIT_17 => X"77FAAA8822A22EFFA82020A37F55F7F5F555FDFC0F7FF755F7FDFFA2A22AA08B",
      INIT_18 => X"75FCDFDFFF75557FA0AA002280AAFF02A80A2A17FFF55DC755F7744FFFF5F57F",
      INIT_19 => X"000AD5557D57FF757D7FFFD557D770A2AA002A008AFBAAAA0A00A157FFF5757F",
      INIT_1A => X"020000A02820200000A555FFFFFF755DFFD555DD5508AAAA0002002020AAAA80",
      INIT_1B => X"5FFD5002AAAAA00200080A8E0A2200000BDDFFFDD755557FDDDD555422AAAA00",
      INIT_1C => X"7FDFCA555C7FDF7FFD40BCAAAAA8000002AA82228A00000295775D7755F5FFFD",
      INIT_1D => X"A002200000000B7DFFD500517FD5D57F873CAAAAA800000008AAA0A000000001",
      INIT_1E => X"2AA880002000020080000000000255FFF555517FDD55720F7CAAA0A800000002",
      INIT_1F => X"147FF55F203F5FCAAA0000A80000002200000000009FD55D574C1FD55FC8BF5C",
      INIT_20 => X"000002AF5F5554143FF55C80355FD2AA0000AA00280000000000000085FFFD44",
      INIT_21 => X"AAA02A0020000000000005D555540CDFFD7003355FD2AA8000AAA02800800000",
      INIT_22 => X"3F3D55F2AA2202AAA82A8000000000A000A7FF555405FFFF08033557F2AAA002",
      INIT_23 => X"FFFD0440F5F000FF1FD5FAAA8002AAA82AA008000002A000A7FF551507FFFC00",
      INIT_24 => X"2A80000AA00007FFFD100053FB00C31555F80A8002AAA8220222200002A0000F",
      INIT_25 => X"082002AAA8A28A0AA0000AA0008FF5FD1000D1FFF0D70755F30A0002AAA8A822",
      INIT_26 => X"C1FFFF370757DFF0AA82AAA8A200A8282AAAA0000FF55F500075FFF4F747D7FF",
      INIT_27 => X"A8002FD7DD071543FFFFD7D7DD77D02A8AAAA08A000AAAAAAAA80003FDD74101",
      INIT_28 => X"0022008800AAAAA0008FD5FD57551FFDFFDFD3DF7FCA2A8AAA80AA802002AAAA",
      INIT_29 => X"FFF555C000286800A8002802AAA8A8008F557F1D5D07FFFF77D7FD77C20A8AAA",
      INIT_2A => X"FF53555DFFFFFFFFF57DC8080A5AA0200000002AA0A80001577F5D5D57FFFFFF",
      INIT_2B => X"AA2AAAAAAA8F75DDCF557DFFDFF7DFF575C2080AA8822A0020002AAAA800A7D5",
      INIT_2C => X"200B788028AAAAAA8AAAAA28257DD737773DFFFFF75FF55572000AE8002A0AAA",
      INIT_2D => X"FFFFFFFFDD7D5F20895A802A8AA8AA2A8AA8803757F7D10D37CFFFFD7FF5557C",
      INIT_2E => X"80AFFD575D401FFFFFFFDFFD75FF08895E00AA82A800AA0A80803F5F77D4540F",
      INIT_2F => X"22A0000AAA2802003DFD557F54017FFFF57FFD555DC8895602AAA0A202AA0A20",
      INIT_30 => X"FF5557CA8956000AA80002AAA0002017FDFFD5F5057FFFFD7FFD55FD4A895602",
      INIT_31 => X"FFF3350FF755FFFF555F0A0957A02AA8A202A80000A0D7FFFDFF74774FFDD57F",
      INIT_32 => X"00020AA0D7FFF577F77D4FD555DFFD55770A2B57A020AAAAA0800022A8D7FDFD",
      INIT_33 => X"A255C80882800080008AA05FFFFF7DFFD403D5557FFD55FE082A55C20282002A",
      INIT_34 => X"FD557FFD554A02A255C00002AAAAA0000AA2DFFF7FC375510FFF555FFF5D5C22",
      INIT_35 => X"3FFFFF55F7C303FD557FFF5569AA0A95602A0AAAAA08022A828FFFF5575F0003",
      INIT_36 => X"0082AAA808AE8A37FFFFD7C70103FF575FFF5564280095E008280AAAA000AB82",
      INIT_37 => X"73DC800225782080AAAAA002AF8AF5FFFF77340443FFFD7FF75C16C800B5E020",
      INIT_38 => X"7D0143FF75FFFF773E00082D520820AAAAA022FE28537FFF77DD200DFFFFFFFD",
      INIT_39 => X"2978AB7DDFDFF7754370FFFFFFFF7FF080002D5CA0082AAA808AF8237D7FFF7D",
      INIT_3A => X"89F48C060AA800A5E0A17F547FF57500F1FF7FFFFFCFD22000895E80C80AA200",
      INIT_3B => X"FFFFF44D08880A25548C7C808802D7C2215DFF7FCDFCD1C3FFFDFFFCFF700802",
      INIT_3C => X"FFF50DF50003FFCFFFF53A2AA0282296B3D800022A5788A03FDFF5FDFD5143FF",
      INIT_3D => X"00822BDE2AA35FFFFD2DF42037FFFFFFDED08AA0A0027700690000895F02AA1F",
      INIT_3E => X"AAAA883D7D60C0C002BF5E0AA97FFFFF4DFD2130FFFFDF17F62AAAA20955C080",
      INIT_3F => X"A177FFFFF00D280AAA82F5D55073E0EAF558020DFFFFFF05FDA131FF7FF08F4A",
      LOC => "RAMB16_X1Y0",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q,
      DOA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q,
      DOB(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X1Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(13),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"A66955AAAAAAA9559556E955AAAAAAAAAAAAAAAAAAAAAAAF95AAAAAAAA595555",
      INIT_01 => X"AAFFBBEFAAAFAAAAAAAAA9AAAAAA6AAA5B96AAAAAAAAAAAAAAAEAAAAAAAAAF6A",
      INIT_02 => X"0151AAAAAAAAAAAABAAAAAAAABAAAAAAAAAAAAAAAA5556FB956AAAAAAAAAAAAA",
      INIT_03 => X"AAAAAA5550293FF000F0155AAAAAAAFAAAAAAA9AAAAAAABAAAAAAAAA66976570",
      INIT_04 => X"56AAAA59AA55B555556A5403253FFF00140100056AAAFAAAAAAAAAAA56AAA5FA",
      INIT_05 => X"05050001A0301055565AA9AAAAB95555654013254FFCC000015000155AF955AA",
      INIT_06 => X"5AA566A5400F00000000004000C51500000355697E959555404365654C30C000",
      INIT_07 => X"3FFC29CCFC0002AA9555A9556940010000CD4000000400C30300017F55559A10",
      INIT_08 => X"55540000000000154F27CFFFFF6AAAA55AA9559954050400FC5730000C00000C",
      INIT_09 => X"AA6AA555A6A561A5AAA5595665595A9827FFFFFFAAAAA556A9A5AA9555555150",
      INIT_0A => X"405FAAAAA556AAAA9A9555966565AA9AA9AA95555566A564FFFCF3AAAAA556AA",
      INIT_0B => X"9556A99556AAAAB695AEAB94449AA6966555655556A666AAA6AAA5555566AF54",
      INIT_0C => X"AA69506AAA9AA6AAA66A6A9A555ABAAAEAE5403F163DAA6A95A5556AAA9AAA69",
      INIT_0D => X"C300143E995BAAA5A90016AA599A5555955526969641AA99A4003F143CA95555",
      INIT_0E => X"119AA54002D54000FF0146655BFEEA8000001515594005585501AA90115AA953",
      INIT_0F => X"5AAAAAA9AA5AA5956AA5A95B655000F00155AAABFFFA9303010169A554515595",
      INIT_10 => X"00006A6AAAAAA5595AAAAAAAAA999556A56AAA144CC0FC30164005FFAAAA9555",
      INIT_11 => X"555550F00F005A5554151546595666955AAAAAAAAAA556A59AAA514330FF0055",
      INIT_12 => X"6BEAAFE5055559455540FC3F0115555556555005159A565A51AAAAAFA9415569",
      INIT_13 => X"B55694FEC06ABF9FFA9AA94555A5595140F03C011405556AAA50005566AAAAA5",
      INIT_14 => X"0C00691426A6A9AA3940007FAC6AAFE5AAA55555A5154100303000100019AAA5",
      INIT_15 => X"A5966AAA0043000C16A57480A2AE39554001C3FA67EBEAFEA40416AAAA440000",
      INIT_16 => X"00E5AA51FEEE996AAAAA940143F00F01594350264AA955500B032DB977EAAAA5",
      INIT_17 => X"568AAA994515B300EEBA950EAAA566A440000643F040045560007CA6AA5515BC",
      INIT_18 => X"1043001000045568EFAA655405BF00EBFEA54096AAA54030001583300006256A",
      INIT_19 => X"000015555556AA100000000040164FBFAAA694006F0CFFFEA5000D56A9545059",
      INIT_1A => X"54001A7ABEBEA400001515AAAAAA00000015555555FBAAAAA694002EAEFBBEE5",
      INIT_1B => X"50015FFEAAAAA9540006AFE3ABE000000099AFF00000000005505457EEAAAAAA",
      INIT_1C => X"6A103F0003001000007FC3AAAAA9540001EFEF9FE00000005564510000000000",
      INIT_1D => X"FAEBD0000000006DA900FF0C01101540B0C3AAAAAA9400002FFD7AE00000000D",
      INIT_1E => X"EAAF9A50000001BAFA900000000056AA94000C0010054EB043AAAFAA5000000B",
      INIT_1F => X"C3000554EFC1503AAAAA500000000169000000000015955A0033C015103BC153",
      INIT_20 => X"00000000565503C3C00553FFC5540EAAA9500000400001000000000015AAAA33",
      INIT_21 => X"0040000060000000000005155503F300014FFCC5540EAAAA5000000001500000",
      INIT_22 => X"C0C6A50EAAAA410040000010000000000024005403F00000FFFCC6940EAAAA51",
      INIT_23 => X"0045F33F000FFF00C1A55EAAAA4100004100180000000000040055C0F00003FF",
      INIT_24 => X"543000000000040041CFFF0C0CFF3CC15A1BFAAA55000001696E100000000010",
      INIT_25 => X"FBEA5010001965950000000000101545CFFF0C000F00F0690CFEE951000106A9",
      INIT_26 => X"3C0000C0F054500FEA80100459A99550000000001015510FFF40000300306440",
      INIT_27 => X"4000101405F0C03C0000000010440FFA45441155AAA555540000001C05003CFC",
      INIT_28 => X"5559AA66A5555540003025050800C00100000C11503AFA454441556A99555555",
      INIT_29 => X"0016553FFE6F3EA556AA9555555A4000305641C500F40000150045543FFE5500",
      INIT_2A => X"450C00140004050005413BFD6F0FE591A6AA6A555A40002D5641000414000015",
      INIT_2B => X"FF9555525AA06A113100100010050005453EFD6FFFD595AABAAA955500002416",
      INIT_2C => X"FD6C0F96506FFFFFE55456FFF56A15D000C00000050005954EFD6F3F96945FFF",
      INIT_2D => X"00000040159550FD6C0F9A506FFFFF955555AFC45505ACF0C030001400055543",
      INIT_2E => X"AFB00555663FC000000011055511FE6C039A556BFA565565556BC061558303F0",
      INIT_2F => X"5406AAA5555555BF810255B743FC000005400555513E6C03D5555AAAA9555555",
      INIT_30 => X"0155543EAC03D5545256A9555556FFD401419940F0000001400155513ABC03D5",
      INIT_31 => X"B58CC0F0045500015550FA6C00E55152BFA955595AFF144451FF030030011540",
      INIT_32 => X"55566FFF04000564C00030155510015554FAAC00E55515AAA955665BFE140141",
      INIT_33 => X"AF0035555A9556AAA9BFFE50000170D003FC155550015553FA6F0025555A5541",
      INIT_34 => X"01155001557EEA9B003555969AAAA555BFFE1000403C500CF0005550015557F9",
      INIT_35 => X"C0001442C03CFC0155400155689B5BC035565AAAAA9A56FFFEB400059154FFFC",
      INIT_36 => X"55BEAAAA5BF3FAC400010075FCFC005451005523AD57C0355A6BFAAAA596FCFA",
      INIT_37 => X"5C03BA55F009A995AAAAA55BF0EA01000040D7F33C0001500157C33E56C03579",
      INIT_38 => X"50FC3C0000000040C255A5F00E5BEFAAAAA56F03E75C00014010FFF000000101",
      INIT_39 => X"FC0E9050000005503C0F00000001440FA995B001BFFBEAAA957F0FA440044040",
      INIT_3A => X"7D57B3F2FAB957F03E855003000540FF0C00004000300EA6A5BC02FF3BFAAEA5",
      INIT_3B => X"00000334FA995A7403F303FFB95B003A4550000036530C3C00014013010E9A55",
      INIT_3C => X"1016F200FFFC00301040CFEAA5697FC38C0BFFFE6F00F947C4000606400C3C00",
      INIT_3D => X"FFFEBC03E15450000AF503FFC0000000034FAAA5A56B00FF28FFFFBC00E456D0",
      INIT_3E => X"AAAA9BC0547F3F3FFBC003855D5000103500FCCF000000C143AAAAA6FC053FFF",
      INIT_3F => X"FC0000000FF0EFEAAABB11400F0C3F3F000F5551000000F140FCCC00000FF13E",
      LOC => "RAMB16_X1Y2",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q,
      DOA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q,
      DOB(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X1Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(13),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram : X_RAMB16_S2_S2
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"AAAAAAAAAAAAAAAAAAAAEAAAAAAAAAAAAAAAAAAAAAAAAAABAAAAAAAAAAAAAAAA",
      INIT_01 => X"AABAAAAAAAAFAAAAAAAAAAAAAAAAAAAAABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_02 => X"5555AAAAAAAAAAAABAAAAAAAAAAAAAAAAAAAAAAAAA96AAABAAAAAAAAAAAAAAAA",
      INIT_03 => X"AAAAAA9A956A55555555569AAAAAAAFAAAAAAAAAAAAAAAAAAAAAAAAAAAA9AA55",
      INIT_04 => X"9AAAAAAAAAAABAAAAAAAA55565555555555555556AAAFAAAAAAAAAAAAAAAAAFA",
      INIT_05 => X"55555555A55555555A6AAAAAAABA9A6AAA5555695555555555555555AAFA66AA",
      INIT_06 => X"AAA96AA955555555555555955555555555545AAABEAAAAAA5555656A95555555",
      INIT_07 => X"55556955555556AAA9AAAAAAA95555555555955555555555555555BEAAAAAA55",
      INIT_08 => X"6A5555555555555555695555556AAAA96AAAAAAA555555554555555555555555",
      INIT_09 => X"AAAAA555AAAAA6AAAAA59A6AAA5AAAA965555555AAAAA96AAAAAAAA555A56555",
      INIT_0A => X"9595AAAAAA5AAAAAAAA555A6AAA6AAAAAAAAAA9A9AA6A9A9555555AAAAA95AAA",
      INIT_0B => X"A5AAAAAAAAAAAAAAAAAEAAA559AAAAAAAA95A5A5AAAAAAAAA6AAA96A596AAAA5",
      INIT_0C => X"AAAA956AAAAAAAAAAAAAAAAAAAAABAAAEAEA95546A56AAAAA6A9696AAA9AAAAA",
      INIT_0D => X"55556956AAAAAAAAAA5556AA6AAA96A6AAA96AAAA656AAAAA955555955AA966A",
      INIT_0E => X"55AAA99556EAA55555569AAAABEAAA9555555959AA9559A99555AAA5655AAAA5",
      INIT_0F => X"AAAAAAAAAAAAAA99AAAAAAAAAAA55555565AAAABBAEAA555555569AA596659AA",
      INIT_10 => X"55556AAAAAAAAAAAAAAAAAAAAAAAA6AAAAAAAAAA955555555A555AFAAAAAAAAA",
      INIT_11 => X"AAAAA5555556AA99696A655AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA95555556AA",
      INIT_12 => X"ABFEBFEA56AAAA9AAAA5555556AAA9AAAAAAA5556AAA96AAA6ABAAAFAA965AAA",
      INIT_13 => X"BAAAA95455AABFAFFAAFA996AAAA5AAAA555555A69556AAAAAA55566AAAAAAAA",
      INIT_14 => X"5555AA656AAAAAAA5000001555AAAFFABEAAAA5AAA6AA65555555565556AAAAA",
      INIT_15 => X"AAAAAAAA9AA555556AAA5595A6AE50000000655511EFEABEA9556AAAAA9AA555",
      INIT_16 => X"555054007FFEAAAAAAAA959695555556AA95556A90000000055554141BEAAAAA",
      INIT_17 => X"AA9000000000555545554006BAAAAAA995559AA5559559AAA555AD0000000015",
      INIT_18 => X"65A95555555599A945000000001555555550006AAAAA555555AAA556555A6AAA",
      INIT_19 => X"00006AA9AA9AAA6559555555956A95550000000015555555500006AAAAA5656A",
      INIT_1A => X"0000051555555000000A6AAAAAAA6559556A96AAAA5114000000001545555550",
      INIT_1B => X"A555A55400000000000155555150000001AAABF5555555555AA5A9A945400000",
      INIT_1C => X"AA65455555556555559555000000000000555505500000002AA9A55555555555",
      INIT_1D => X"55554000000001AAAA55555555655A9515550000000000001554115000000006",
      INIT_1E => X"4015000000000055554000000000AAAAA5555555655A94159500050000000005",
      INIT_1F => X"555559A94556A550100000000000001400000000002AAAAA5555556A655116A5",
      INIT_20 => X"00000005AAAA55555555A5555AA954000000000000000000000000000AAAAA55",
      INIT_21 => X"000000001000000000000A6AAA5555555695556AA95400000000000000000000",
      INIT_22 => X"555AAA54040000000000000000000000000955A55555955555555AA954000000",
      INIT_23 => X"559A55555555555556AAA4540000000000000400000000000955AA5555555555",
      INIT_24 => X"00100000000009559655555555555556AA615040000000000415000000000009",
      INIT_25 => X"55400000000410400000000000056A9A55559555555555AA5555400000000140",
      INIT_26 => X"5555555555A9A555550000000414000000000000056AA65555A555555555A995",
      INIT_27 => X"0000056A5A56555555555555659955540000000015400000000000055A955555",
      INIT_28 => X"00001501400000000015AA5A5A555556555555A6A55054000000001144000000",
      INIT_29 => X"556AAA5554155550015540000000000015AA955A595955556A559AA955540000",
      INIT_2A => X"9A555569555A5A566A965154155540005151050001000016AA9659596955596A",
      INIT_2B => X"554000000115AA6A56556555665A569A9A54541555400055555500000000096A",
      INIT_2C => X"54155540001555555000005556AA6A65665555555A565AAA9454155540000555",
      INIT_2D => X"555555996AAAA554155540001555554000001555AA5AA55555555569559AAA95",
      INIT_2E => X"05155AAAAA5555555555665AAA5554155540001555010010001555A6AAD55555",
      INIT_2F => X"00005550000000555566AABB955555555A965AAAA65415554000055554000000",
      INIT_30 => X"56AAA5541565400000015000000155695A96EA95555555569556AA9650155540",
      INIT_31 => X"BAD5555555AA5556AAA5541569400000555400000155695AA6FF655555566A95",
      INIT_32 => X"0000155559596AA9E655556AAA6596AA99540569500000155000000555655AA6",
      INIT_33 => X"055A500001000000001555A55566B5E555556AAAA556AAA55405695000010000",
      INIT_34 => X"566AA556AA9541455A50000100000000555465599555A5555555AAA596AAA950",
      INIT_35 => X"55556996E6555556AA9556AA8105015950000400400000555415555AA6AA5555",
      INIT_36 => X"00140004015550595556559A555555A9A655AA55140156500015500000015554",
      INIT_37 => X"A555500055900000000000055550566565956955555566A556A9555400565010",
      INIT_38 => X"A9555555555555A664000056A40545400140155551A5555695A9555555555656",
      INIT_39 => X"559541A955555AA55555555595569A6500005554155140054015554195599595",
      INIT_3A => X"05541554515001569502A555555AA555555555959A9995000015545551501500",
      INIT_3B => X"56559559540000155555555550015A5402A555555AA555555556956566640000",
      INIT_3C => X"656A5A65555555556595655000001055155155540569540155555A5AA9555555",
      INIT_3D => X"555455654002A5555A5A695555555556559500000001555555555515A5500065",
      INIT_3E => X"00000156AA9555555555A54006A595665A9955555555555695000000556A5555",
      INIT_3F => X"5555555555555540001566AAA55555555AA5000A65555556A955555555555654",
      LOC => "RAMB16_X1Y4",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(12) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q,
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA1,
      DIA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DIA0,
      DIB(1) => '0',
      DIB(0) => '0',
      DOA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q,
      DOA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q,
      DOB(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB1,
      DOB(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_DOB0
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram : X_RAMB16_S9_S9
    generic map(
      INIT_A => X"000",
      INIT_B => X"000",
      SRVAL_A => X"000",
      SRVAL_B => X"000",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"922400000000002424242424494924000024244949492424B6B6B6B6B6B6B6B6",
      INIT_01 => X"6D6D6D494949494949496D6D6D929292929292926D6D49496D4949494949496D",
      INIT_02 => X"B6B6B6B6B6B6B6B6B66D49242424240000000000000000496D6D49496D6D6D6D",
      INIT_03 => X"0000002424242424494949240000002424242424B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_04 => X"4949494949496D9292929292929292926D6D49496D49494949496D926D000000",
      INIT_05 => X"92929292492400242424000000000000000000496D6D49494949496D6D6D6D49",
      INIT_06 => X"2424242424494949240000000024242492929292929292929292929292929292",
      INIT_07 => X"4949496D6D6D92929292926D6D6D49494949494949496D922400000000000000",
      INIT_08 => X"242424242400000000000000000000496D6D6D49494949496D6D6D4949494949",
      INIT_09 => X"2424244924240000000000246D6D6D6D6D6D6D6D92929292926D9292926D4924",
      INIT_0A => X"496D6D6D9292926D6D49494924242424496D9249000000000000000024242424",
      INIT_0B => X"2424000000000000000000496D6D6D4949494949494949494949494949494949",
      INIT_0C => X"49242400000000006D6D6D49496D6D6D6D6D6D6D6D6D6D6D4949240024242424",
      INIT_0D => X"6D6D6D4949494924242424496D926D0000000000000000000024242424242424",
      INIT_0E => X"00000000000000496D6D6D6D494949494949494949494924244949494949496D",
      INIT_0F => X"000000006D6D6D6D6D6D6D6D6D6D6D6D6D6D6D49242400240024242424000000",
      INIT_10 => X"24242424240024496D6D24000000000000000000002424242424242424242424",
      INIT_11 => X"000000496D6D6D6D494949494949494949494924494924242424494949494949",
      INIT_12 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D49242400000000002424240000000000000000",
      INIT_13 => X"0024496D6D490000000000000000000000002424242424242424242424000000",
      INIT_14 => X"6D6D6D6D49494924494924242424242424242424242424242424242424242400",
      INIT_15 => X"6D6D6D6D6D6D4949242400000000000024242424000000000000000000002449",
      INIT_16 => X"492400000000000000000000000024242424242424242424240000006D6D6D6D",
      INIT_17 => X"6D4949242424242424242424242424242424242424242424240000000024496D",
      INIT_18 => X"49242400000000000000000024242400000000000000000000002449496D6D6D",
      INIT_19 => X"0000000000000000000000000000000024242424242400004949496D6D6D6D6D",
      INIT_1A => X"24242424242424242424242400000000240000000000000024496D4924000000",
      INIT_1B => X"00000000000000000000000000000000000000000000244949496D6D6D494949",
      INIT_1C => X"0000000000000000000000000000242424242400242449494949492400000000",
      INIT_1D => X"2424242424242424240000000000000000000024494949240000000000000000",
      INIT_1E => X"0000000000000000000000000000000000002449494949494949494924242424",
      INIT_1F => X"0000000000000000000000002424242424242424240000000000000000000000",
      INIT_20 => X"2424240000000000000000000000002449494924000000000000000000000000",
      INIT_21 => X"0000000000000000000000000024244949494949494949494924242424242424",
      INIT_22 => X"0000000000000000000024242400000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000024244924240000000000000000000000000000000000",
      INIT_24 => X"0000000000000000002424494949494949494949494924242424242424000000",
      INIT_25 => X"0000000000000024000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000242424242400000000000000000000000000002400000000000000",
      INIT_27 => X"0000000000242449494949494949494949492424242424240000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"2424242424000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0024244949494949494949494924242424242424242400000000000000000024",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"4949494949494949492424242424242424242400000000000024242424242424",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000242449",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"4949494924242424242424242424242424242424242424242424000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000242449494949",
      INIT_32 => X"0000000000000024000000000000000024000000000000000000000000000000",
      INIT_33 => X"2424242424242424242424242424242424242424240000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000024242449242424242424",
      INIT_35 => X"2424242424242424242424492424242424242424000000000000000000000000",
      INIT_36 => X"2424242424242424242424242424242400000000000000000000000000242424",
      INIT_37 => X"0000000000000000000000000000000000002424242424242424242424242424",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X1Y6",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(10) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q,
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(7) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA7,
      DIA(6) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA6,
      DIA(5) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA5,
      DIA(4) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA4,
      DIA(3) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA3,
      DIA(2) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA2,
      DIA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA1,
      DIA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA0,
      DIPA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIPA0,
      DIB(7) => '0',
      DIB(6) => '0',
      DIB(5) => '0',
      DIB(4) => '0',
      DIB(3) => '0',
      DIB(2) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIPB(0) => '0',
      DOA(7) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q,
      DOA(6) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q,
      DOA(5) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q,
      DOA(4) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q,
      DOA(3) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q,
      DOA(2) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q,
      DOA(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q,
      DOA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q,
      DOPA(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPA0,
      DOB(7) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB7,
      DOB(6) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB6,
      DOB(5) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB5,
      DOB(4) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB4,
      DOB(3) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB3,
      DOB(2) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB2,
      DOB(1) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB1,
      DOB(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB0,
      DOPB(0) => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPB0
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram : X_RAMB16_S9_S9
    generic map(
      INIT_A => X"000",
      INIT_B => X"000",
      SRVAL_A => X"000",
      SRVAL_B => X"000",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"88A8ACA8ACACA8A8A8CCCCD0F1CCCCACACD16824240048FFFFFF492424242420",
      INIT_01 => X"F9D5D5D5F5D5F9D5D5D5D5D5B1B0D5D5D5B0B4B4D5D5D5D5D5D5F5D0CCAC8C8C",
      INIT_02 => X"0000000000000020242048682044444444688CD5D0D0D0D5D5D5D5D5F9F9D5D5",
      INIT_03 => X"88406064A8A8CCACA88888ACACD18C24482448FFFFFF48242400000000002000",
      INIT_04 => X"F9F9F9D5D5D5B5B090B0B5D5B4B0B5B4D5D1B0B0B0ACD0CCACACACACACACACAC",
      INIT_05 => X"0000000024244844442044486844B0D0D0D5D5D5D5D5F9F9F9F9F9F9D5D5F5F9",
      INIT_06 => X"88846484ACF1F5F9F5D5B124242448FFFFFF4924200000200000240000002400",
      INIT_07 => X"D5D5D5B1B5B0B0B0B0B0B5B5B0B08CACACACACCCD0B0B0B0B0B0B0B1B1ADA8A8",
      INIT_08 => X"242448484444686844ADB0D0D0D0D5D5D5D5F9F9F9F9F9F9F9F5D5D5F9F5F9D5",
      INIT_09 => X"F5F5F5F5F5F5D120242448FFFFFF492420000000002000240000000000000000",
      INIT_0A => X"B0B0B0B0B0B5D5B5B08CB0B1D5D5F5D0B0B0B0B0B0B0B1D1D188406084ADD1F5",
      INIT_0B => X"20444444448C8CB0D4D0F5F5F9F9D5F9F9F9F9F9F9F9D5F5F5F5D5D5D5D5D5D5",
      INIT_0C => X"D5D5D544484449FFFFFF48000000000020000044200000000000000020244848",
      INIT_0D => X"B5D5B0B1B0B0B0D5D5D5F5AC88ACB1B0B1B1B1B1684088ACADACD1F5F5F5D5F5",
      INIT_0E => X"20688CB0D0D4F5F5F5F5F9F5F9F9F9F9F9F5F5F5F5D5D5D5D5D5D5B5B0B0B0B0",
      INIT_0F => X"484449FFFFFF4800000020242424484844242000000000000024484824206844",
      INIT_10 => X"D58CB1B1D5D5ACACAC88B1B0B0B0B164406488ADB1D1D5F5D5D5D5D4B0D0F568",
      INIT_11 => X"D0D4D5F5F5D5F9F9F9F9F9F9F9D5F5F5F9F9D5D5D5B5B5B5B0B0B0D5D5B5B5B1",
      INIT_12 => X"FFFF4400002024444844486C4844240000000000002444444424444444448CB0",
      INIT_13 => X"D5AC8CB18C888C8CB0B1B18C202064ADADACB0D5D5D0D0D0D0ACD0D568486DFF",
      INIT_14 => X"D5D5D5F9F9F9F9F9F9D5D5F5F9D5D5D5D5B0B0B1B0B0B1D5D5B5B18CB188B1D1",
      INIT_15 => X"00000024242424448D6D6848000000000024482448446D44686868B0B0D4D5D5",
      INIT_16 => X"6888888C8C8C8D8D686488646488D1F5F5F5F5F9F5F5B0D58C486DFFFFFF2400",
      INIT_17 => X"D5F9F9F9F9D5F9F9F9D5D5D5D5B5B5B1D5B0D1D1D5B1B1B18868ACADD1D18CAD",
      INIT_18 => X"484448444444444868442400002044444424484468688CACD0D0D5D5D5D5D5D9",
      INIT_19 => X"686868688864404060CDF1F5F5D5D5F5D4F5D0D168486DFFFFFF240000244444",
      INIT_1A => X"F9D5D5F5D5F9D5D5B5B5B1B0D5B0B0B0B1B1D5B1686488A8ACAC8C6464686868",
      INIT_1B => X"8C8C8C44444448442420442444242448686868B0B0D0D5D5D5D5D5D5F9F9F9F9",
      INIT_1C => X"446440404088D1D1D1D1D1D0D0D0D0B068686DFFFFFF2400244448686868B18D",
      INIT_1D => X"F9D9D5D5D5B5B0B1D1D1B0B0B0B1B1B1B1644064888888888864444020202040",
      INIT_1E => X"B1B18C8C4848442444244848686868ACB0D0D5F5D5D5F9F9D5F9F9F9F9F5F9F9",
      INIT_1F => X"20446460606084A8ACACD18C48686DFFFFFF24000024242448686868688CB08C",
      INIT_20 => X"B5B1B0B1B1B1B0B1B0B5B5B1B1B1ACACACACACAC8C8868482400202020404040",
      INIT_21 => X"918C684844242044444488ACB0D0D5F5F5F5F9F9F9F5F9F9F9F9F9F9D5D5D5D5",
      INIT_22 => X"40606084A8ACD18C484444FFFFFF24002448696D8DB1B1B1B08C8C8C888C8C8C",
      INIT_23 => X"B1B1B1D1B0B1B1B1D1B1B0D1B0B0B18C8C8C6848240020204040402020204040",
      INIT_24 => X"684448446868688CD0D4D0D5F5F9F5F9F9F9F9F9F9F9F5F9F9D9D5D5B5B0B0B0",
      INIT_25 => X"84A8AC68440048FFFFFF24000000242444688D91B1B0B1D5B18C8C88688C8C68",
      INIT_26 => X"D5B1B1B1B1D1D1B0B0B0AC886844242000202020404040404020404040608084",
      INIT_27 => X"686888ACACD5D0F5D5F9F9F9F9F9D5F9F9F9F9F9D9D9D5D5B18CB0B0B0D1D1D1",
      INIT_28 => X"200049FFFFFF28000000242420002424486C68B1D5D5D5B068684868686C6868",
      INIT_29 => X"ACACD1D1AC8C684420000000000020202044444040404040406084A488A88C44",
      INIT_2A => X"B0D0D0D5D5D5F9F9F9F9F9F9F9F9F9F9F9D9D5B5B08CB0B0B0D0B0B0B0B0ACAC",
      INIT_2B => X"FFFF4900000000000020242424244448688CB1B1D5B1688C684868688C8C88AC",
      INIT_2C => X"AC686424000000000000002020404040404060406060A48488884444200092FF",
      INIT_2D => X"F9F9F9F9F9F9F9F9F9F9F9F9F9D9D5D5B0B0B0B0B0D1D0B0ACACACACACA8ACAC",
      INIT_2E => X"000000000000000000002020242448688DB1D5B190686868688C88B0B0D4D5F9",
      INIT_2F => X"0000000000000000202020202040404040408488888820000024FFFFFFFF9200",
      INIT_30 => X"FAFAFAFAFAFAFAFAFAD9D9D5B5B5B1B1B5D5D1B1ADACAC88ACACD1D1AC682000",
      INIT_31 => X"0000000000000000000000000044686C8C916844688C8C8CB0D5D5D5F9FAF9FA",
      INIT_32 => X"9291919292929292B2B2B2B2B2B2B2D6D6B69292B6FFFFFFFFFFFF4900000000",
      INIT_33 => X"FAFAFAFAFADADADADADADADADADAD6D6D6D6D6D6D6D6DADAB6B69191928E8E72",
      INIT_34 => X"49496D496D246D6D6D9291B2B6B6D6B6B6B6D6D6DADADAFAFAFAFAFAFAFADAFA",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB66DB6DB926D256D6D494992",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FF",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X0Y4",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(10) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q,
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(7) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA7,
      DIA(6) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA6,
      DIA(5) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA5,
      DIA(4) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA4,
      DIA(3) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA3,
      DIA(2) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA2,
      DIA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA1,
      DIA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA0,
      DIPA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIPA0,
      DIB(7) => '0',
      DIB(6) => '0',
      DIB(5) => '0',
      DIB(4) => '0',
      DIB(3) => '0',
      DIB(2) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIPB(0) => '0',
      DOA(7) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q,
      DOA(6) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q,
      DOA(5) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q,
      DOA(4) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q,
      DOA(3) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q,
      DOA(2) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q,
      DOA(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q,
      DOA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q,
      DOPA(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPA0,
      DOB(7) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB7,
      DOB(6) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB6,
      DOB(5) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB5,
      DOB(4) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB4,
      DOB(3) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB3,
      DOB(2) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB2,
      DOB(1) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB1,
      DOB(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB0,
      DOPB(0) => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPB0
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram : X_RAMB16_S9_S9
    generic map(
      INIT_A => X"000",
      INIT_B => X"000",
      SRVAL_A => X"000",
      SRVAL_B => X"000",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"D6D2AD44446869696968D6D6D6D6B1B6B1B1B1B1B191B1B18D6DB2DAD6B1B28D",
      INIT_01 => X"D6B1B1ADF6D6B1D6D289AD89D2D2ADB1B18D8DADADB18DB1B1D2D2B1D1D1D2D2",
      INIT_02 => X"B1B18DB1B1B1B1B2B1B1B2B18D8D6D8DB1B18D6D69698D8D8D8D68686868688D",
      INIT_03 => X"446969696868B1D6B1B2B1B1B1B191B191B1B1B1918D91DAB691B28D8D8D91B1",
      INIT_04 => X"FA89D2F6AD8D8D89ADD2ADB1B18D8D8DADADADD2D6D2D2D6D6D6D2B1D2AD4444",
      INIT_05 => X"B1B1D6B1B1B2916D8D8D8D8D918D6968688D8D8D6868688D68688DFAB1FAB1D6",
      INIT_06 => X"6868B1B1D6B1B6B18D9191B19191B1B29191B6DAB6B18D6D8D8D8D91918D8DB1",
      INIT_07 => X"B1B1D6D28DD1D68D8D8D8DB1B1D2F6D6B1D6D6D6D6D6D6D2B168444848696968",
      INIT_08 => X"D6D6B1918D916D8D8D6D696D8D8D8D8868686868688DD68DFAD2ADFAB188D2F6",
      INIT_09 => X"D6B1B1B191918D91B1B1B1B16D8DDAD6B6B28D8D8D8D8D9191918DB1B1D6D6B1",
      INIT_0A => X"B189AD8D8D8DADB1F6F6ADD2F6F6D6D6D6D6F6D6B1686848484868684868B1B1",
      INIT_0B => X"B1916D916D68698D8D8D8D686868686868B18DB1F668F6FA89ADF6D2B1B1D2AD",
      INIT_0C => X"91918DB191918DB1916DB6D6DAB1918D91B1B191918D91B1B1B2D6D6B1B1B18D",
      INIT_0D => X"8D69B1F6D6ADD6FBD6D2F6FAD2D2D6F68D69696D686D6868688DB1B1B1B1B1B1",
      INIT_0E => X"8D688D8D8D8D6868686868686868ADFA8D8DF6D18DB1F6B1D2B1B18D8D8D8D8D",
      INIT_0F => X"B6B191D68D8DD6D6B68D9191B2B18D9191918DB1B1D6D6D6B18D918D8D8D9191",
      INIT_10 => X"89D6FBD6B1FAFAB1D2F6D2ADB1B1B1B1B1686868448DB1B1B1B1B1B1B18D918D",
      INIT_11 => X"8D686868686868688DADB1D28DB1F6AD8DD2D6D1D2B1AD8D8D8D8D8D89D6FAD2",
      INIT_12 => X"8D6D8DDAD6B1B1B6B2B28D918D91B1B2B1D6D6D68D8D8D8D8D6D8D8D8D6D8D8D",
      INIT_13 => X"F6FAAD64FAD6688DB1B1B18D8D8D686844B1B1D6B1B1B1B1918D9191B6D68DB1",
      INIT_14 => X"68448CB1B1D2D6AD8DF6D28D8DFAB1B1B1B1ADADAD8DB18DD6FAAD64D6FBFA68",
      INIT_15 => X"D6D6B1B1B6B6B1B2918DB1B1B2D6D6B18D8D8DB1B16D8D6D6D8D8D8D8D8D6868",
      INIT_16 => X"FBD18D8DAD8D8D8D8D8D686868B1D6B1B1B5B1B1B191B1B2B1B1B1B16D6D6DD6",
      INIT_17 => X"B1D6B1B1B1B1D1D1B1B1B1B18DB1B1AD8DADB1ADFAAD68B1FBFB64B2FFFA448D",
      INIT_18 => X"91D6B1B6B1B1B691B1D6D6B1B18D91B1918D6D8D8D8D8D8D8D8D8D68688DADB1",
      INIT_19 => X"8D8D8D8D8D8D8D8868B1D6B1B1B1B1B1918D8D8DB1B1B1B18D6D698D8DD6B16D",
      INIT_1A => X"B1B1B1B1B1B18DB1B1B1B1B1ADB1B1AD8DADADD6FA8968F6FB8D68D2FA8D8D8D",
      INIT_1B => X"B6B1B28D8D8DB2B1918D91B18D688D8D8D8D8D8D8D8D8D688DB18DB1D1B1B1AD",
      INIT_1C => X"ADADAD8D8D8D8DB1B1B1B191B1B18DB18D8DADB19169698D698DB16DB2B6B2B1",
      INIT_1D => X"8DB1B1B1B1B1B1ADB1ADADB1B18DF6FAB189B1FAB18D69FAD68D8DB1B1B1B18D",
      INIT_1E => X"B1918DB1916D8D8D6D688D8D8D8D8D8D8D8D69B1B1B1B1D6B1B1B1B1B1ADADB1",
      INIT_1F => X"B1B1AD8D8D8D6868B1B18D688D8D8D8D8D8D8D918DB18D6DB1D6B1B1B2919191",
      INIT_20 => X"B1B1B1B1B1B1B1B1B1ADB1D6AD8DF6FA8DB18DADADB1B1B1B1D1B1B1B1ADB1B1",
      INIT_21 => X"8D6D8D8D8D8D8D8D8D8D8D8D8D68ADB1B1B1B1B1B1B1B1B1ADB18DB1B1B1B1B1",
      INIT_22 => X"D6B1B1B18D8D8D8DB1B18DAD8D8D8D6D69916D69B1B6B1918DB18D8DB1918D8D",
      INIT_23 => X"B1D2D6B1B1B1B1B1B18D8DB1D1B1B1B1FAB1B1B1B18DB1ADB1B1B18DAD8DB1B1",
      INIT_24 => X"8D8D8D8D8D8D8D8D68B1D6B1B1D6B1B1B1B1B1B1B1AD8DB1B1B1B1B1B2ADB1B1",
      INIT_25 => X"B1B1B1B1B1B1B18D8DB18D6D6D8D8D69B1B68D8D8D918D8D8D8D8D8D8D8D6D8D",
      INIT_26 => X"B1ADB1B1ADADB1B1D6B1B1B1B18DAD8DB1ADADB1B1B1B1B18D8D8D8DB1ADB1D6",
      INIT_27 => X"8D8D8D69B1B1B1D6B1D6B1D1B1B1B1B18DB1ADADB1B1B1B1B1B1B1B1B1B18DAD",
      INIT_28 => X"8D8D8DAD916D918D8D6D6D8DB1B18D698D8D696D8D8D6D8D8D8D8D8D8D8D8D8D",
      INIT_29 => X"ADB1B1ADD1B18D8D91B1B1ADAD8DB1ADADB1B18D8DAD8D8DB18D8DB1B18D8D8D",
      INIT_2A => X"B1B1B1D1D1D6B1B1B1ADB1B1B1B1B1B1FAFA8DB1B1B1B18DB18DB1B1B1B1B1AD",
      INIT_2B => X"6D6D8D6DB16D91B6D6D6B1698D6D6D8D6D8D6D6D8D8D8D8D8D8D8D8D8D8D8DB1",
      INIT_2C => X"B1B1B1B1B18DB1B1ADADADB1AD8DAD8D8DAD8D8D8DADADAD8D8D8D8D8D8D8DB1",
      INIT_2D => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B18DB1B1B1B1B1B1B1B1ADB1ADADADB1B1B1B1",
      INIT_2E => X"B1D6B691D6DAB2696D6D696D8D8D6D6D8D8D8D8D8D8D8D8D8D88B1B1B1D1B1D6",
      INIT_2F => X"B1B1B1D6D6B1B1B1B1B18D8DADAD8DADAD8DADAD8DB1AD8D8D8D8D918D8D6D6D",
      INIT_30 => X"B1B18D8DB18D8DB1B1B1B1B1B1B1D6D6B1B18DB1B1B1B1B18DB19191B18D8DB1",
      INIT_31 => X"D6B68D696D6969698D8D8D8D8D8D8D8D8D8D8D8D88B1D1B1B1B1B1D6B1ADADB1",
      INIT_32 => X"D6B1B1B18DB1B18D8DADB1B1B18DB1B1B1ADAD8D8D91B6B1918D6D688DB2B191",
      INIT_33 => X"B2D6B1B18DB1B1B1B1B1B1D6B1B1B18DADB18DB18D8DB1B1B1B2B1B18DB1B1D6",
      INIT_34 => X"6D69698D8D8D8D8D8D8D8D8D8D8D8D8DB1D1B1B1B1D6D6B1ADB1B1B18DB191B1",
      INIT_35 => X"8D8D8DB1B18D8DAD8DADB18D8DB1B18DB1B2B1D68D6D6DD6D6B691D691916D6D",
      INIT_36 => X"B2B1B1B1B1B1B1B1B1D68DB1B1B1B1B1B1D6B1B2D6DAB1B1B1B1B1B1B1B1B1B1",
      INIT_37 => X"8D8D8D8D8D8DADB18D8D8DB1B1B1B1D6D6D6B1ADB1B18DD6B1DAD6FAFAB1B1B1",
      INIT_38 => X"00000000000000000000000000000000696DD6DAB6B2918D6D6D6D696D698D8D",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X1Y3",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(10) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q,
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(7) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA7,
      DIA(6) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA6,
      DIA(5) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA5,
      DIA(4) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA4,
      DIA(3) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA3,
      DIA(2) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA2,
      DIA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA1,
      DIA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIA0,
      DIPA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DIPA0,
      DIB(7) => '0',
      DIB(6) => '0',
      DIB(5) => '0',
      DIB(4) => '0',
      DIB(3) => '0',
      DIB(2) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIPB(0) => '0',
      DOA(7) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q,
      DOA(6) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q,
      DOA(5) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q,
      DOA(4) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q,
      DOA(3) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q,
      DOA(2) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q,
      DOA(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q,
      DOA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q,
      DOPA(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPA0,
      DOB(7) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB7,
      DOB(6) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB6,
      DOB(5) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB5,
      DOB(4) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB4,
      DOB(3) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB3,
      DOB(2) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB2,
      DOB(1) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB1,
      DOB(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOB0,
      DOPB(0) => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_DOPB0
    );
  U2_vidon_and0000261 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X38Y42"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(2),
      O => U2_vidon_and0000261_8993
    );
  U2_vidon_and000026_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000026_F5MUX_8995,
      O => U2_vidon_and000026
    );
  U2_vidon_and000026_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X38Y42"
    )
    port map (
      IA => U2_vidon_and000026_G,
      IB => U2_vidon_and0000261_8993,
      SEL => U2_vidon_and000026_BXINV_8988,
      O => U2_vidon_and000026_F5MUX_8995
    );
  U2_vidon_and000026_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => U2_vidon_and000026_BXINV_8988
    );
  U2_vidon_and000018_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000018_F5MUX_9020,
      O => U2_vidon_and000018
    );
  U2_vidon_and000018_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X36Y40"
    )
    port map (
      IA => U2_vidon_and0000181_9007,
      IB => U2_vidon_and000018_F,
      SEL => U2_vidon_and000018_BXINV_9009,
      O => U2_vidon_and000018_F5MUX_9020
    );
  U2_vidon_and000018_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => U2_vidon_and000018_BXINV_9009
    );
  U2_vidon_and0000181 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X36Y40"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => U2_vcs(8),
      ADR2 => U2_vcs(5),
      ADR3 => U2_vcs(6),
      O => U2_vidon_and0000181_9007
    );
  U2_vidon_and0000651 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X37Y41"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(5),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(1),
      O => U2_vidon_and0000651_9043
    );
  U2_vidon_and000065_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000065_F5MUX_9045,
      O => U2_vidon_and000065
    );
  U2_vidon_and000065_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X37Y41"
    )
    port map (
      IA => U2_vidon_and000065_G,
      IB => U2_vidon_and0000651_9043,
      SEL => U2_vidon_and000065_BXINV_9038,
      O => U2_vidon_and000065_F5MUX_9045
    );
  U2_vidon_and000065_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => U2_vidon_and000065_BXINV_9038
    );
  vga_sprite_reyspriteon_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_F5MUX_9070,
      O => vga_sprite_reyspriteon
    );
  vga_sprite_reyspriteon_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X35Y42"
    )
    port map (
      IA => vga_sprite_reyspriteon_and0000,
      IB => vga_sprite_reyspriteon_F,
      SEL => vga_sprite_reyspriteon_BXINV_9059,
      O => vga_sprite_reyspriteon_F5MUX_9070
    );
  vga_sprite_reyspriteon_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_0,
      O => vga_sprite_reyspriteon_BXINV_9059
    );
  vga_sprite_reyspriteon_and00001 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X35Y42"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_cmp_ge0000,
      ADR1 => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_cy_9_Q,
      ADR2 => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_cy_9_Q,
      ADR3 => vga_sprite_reyspriteon_cmp_le0000,
      O => vga_sprite_reyspriteon_and0000
    );
  U2_vcs_cmp_eq0000_SW0 : X_LUT4
    generic map(
      INIT => X"FF7F",
      LOC => "SLICE_X33Y40"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(9),
      ADR2 => U2_N2,
      ADR3 => U2_vcs(4),
      O => N2
    );
  N2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => N2,
      O => N2_0
    );
  N2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_N2_pack_1,
      O => U2_N2
    );
  U2_vcs_cmp_eq000011 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X33Y40"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => U2_vcs(7),
      ADR2 => U2_vcs(6),
      ADR3 => U2_vcs(8),
      O => U2_N2_pack_1
    );
  b_dcvskye_not000216 : X_LUT4
    generic map(
      INIT => X"C080",
      LOC => "SLICE_X50Y40"
    )
    port map (
      ADR0 => b_dcvskye_not00027_0,
      ADR1 => b_add0002_add0000(9),
      ADR2 => b_rmonav_not0001,
      ADR3 => b_dcvskye_not00024_O,
      O => b_dcvskye_not0002
    );
  b_dcvskye_not0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_not0002,
      O => b_dcvskye_not0002_0
    );
  b_dcvskye_not0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_not00024_O_pack_1,
      O => b_dcvskye_not00024_O
    );
  b_dcvskye_not00024 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X50Y40"
    )
    port map (
      ADR0 => b_add0002_add0000(6),
      ADR1 => b_add0002_add0000(8),
      ADR2 => b_add0002_add0000(7),
      ADR3 => b_add0002_add0000(5),
      O => b_dcvskye_not00024_O_pack_1
    );
  b_dcvmona_not000216 : X_LUT4
    generic map(
      INIT => X"A080",
      LOC => "SLICE_X32Y48"
    )
    port map (
      ADR0 => b_rmonav_not0001,
      ADR1 => b_dcvmona_not00027_0,
      ADR2 => b_add0004_add0000(9),
      ADR3 => b_dcvmona_not00024_O,
      O => b_dcvmona_not0002
    );
  b_dcvmona_not0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_not0002,
      O => b_dcvmona_not0002_0
    );
  b_dcvmona_not0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_not00024_O_pack_1,
      O => b_dcvmona_not00024_O
    );
  b_dcvmona_not00024 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X32Y48"
    )
    port map (
      ADR0 => b_add0004_add0000(7),
      ADR1 => b_add0004_add0000(5),
      ADR2 => b_add0004_add0000(8),
      ADR3 => b_add0004_add0000(6),
      O => b_dcvmona_not00024_O_pack_1
    );
  b_drvskye_not0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not0002,
      O => b_drvskye_not0002_0
    );
  b_drvskye_not0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not000221_SW1_O_pack_1,
      O => b_drvskye_not000221_SW1_O
    );
  b_drvskye_not000226 : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X42Y50"
    )
    port map (
      ADR0 => b_drvskye_not00026_0,
      ADR1 => N20_0,
      ADR2 => b_add0003_add0000(7),
      ADR3 => b_drvskye_not000221_SW1_O,
      O => b_drvskye_not0002
    );
  b_dcvrey_not0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_not0002,
      O => b_dcvrey_not0002_0
    );
  b_dcvrey_not0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_not00024_O_pack_1,
      O => b_dcvrey_not00024_O
    );
  b_drvmona_not0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not0002,
      O => b_drvmona_not0002_0
    );
  b_drvmona_not0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not000221_SW1_O_pack_1,
      O => b_drvmona_not000221_SW1_O
    );
  U2_vcs_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_0,
      O => U2_vcs_0_DXMUX_9246
    );
  U2_vcs_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs_cmp_eq0000_pack_2,
      O => U2_vcs_cmp_eq0000_5383
    );
  U2_vcs_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_0_CLKINV_9228
    );
  U2_vcs_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_VSENABLE_5381,
      O => U2_vcs_0_CEINV_9227
    );
  vga_sprite_present_state_cmp_gt0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_cmp_gt0000,
      O => vga_sprite_present_state_cmp_gt0000_0
    );
  vga_sprite_present_state_cmp_gt0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_cmp_gt0000219_pack_1,
      O => vga_sprite_present_state_cmp_gt0000219_5385
    );
  vga_sprite_present_state_cmp_gt0000_inv_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_cmp_gt000027_pack_1,
      O => vga_sprite_present_state_cmp_gt000027_5384
    );
  b_drvskye_not00026_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not00026_9323,
      O => b_drvskye_not00026_0
    );
  b_drvskye_not00026_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not00021_O_pack_1,
      O => b_drvskye_not00021_O
    );
  b_drvmona_not00026_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not00026_9347,
      O => b_drvmona_not00026_0
    );
  b_drvmona_not00026_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not00021_O_pack_1,
      O => b_drvmona_not00021_O
    );
  U2_HCS_cmp_eq00005_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS_cmp_eq00005_9371,
      O => U2_HCS_cmp_eq00005_0
    );
  U2_HCS_cmp_eq00005_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_N3_pack_1,
      O => U2_N3
    );
  b_drvrey_not0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not0002,
      O => b_drvrey_not0002_0
    );
  b_drvrey_not0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not000221_SW1_O_pack_1,
      O => b_drvrey_not000221_SW1_O
    );
  b_drvrey_not00026 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X40Y52"
    )
    port map (
      ADR0 => b_add0001_add0000(6),
      ADR1 => b_add0001_add0000(5),
      ADR2 => b_add0001_add0000(4),
      ADR3 => b_drvrey_not00021_O,
      O => b_drvrey_not00026_9419
    );
  b_drvrey_not00026_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not00026_9419,
      O => b_drvrey_not00026_0
    );
  b_drvrey_not00026_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not00021_O_pack_1,
      O => b_drvrey_not00021_O
    );
  b_drvrey_not00021 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X40Y52"
    )
    port map (
      ADR0 => b_add0001_add0000(2),
      ADR1 => VCC,
      ADR2 => b_add0001_add0000(3),
      ADR3 => VCC,
      O => b_drvrey_not00021_O_pack_1
    );
  U2_HCS_1_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X38Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS_1_SRINV_9433,
      O => U2_HCS_1_FFY_RST
    );
  U2_HCS_0 : X_FF
    generic map(
      LOC => "SLICE_X38Y39",
      INIT => '0'
    )
    port map (
      I => U2_HCS_1_DYMUX_9442,
      CE => VCC,
      CLK => U2_HCS_1_CLKINV_9432,
      SET => GND,
      RST => U2_HCS_1_FFY_RST,
      O => U2_HCS(0)
    );
  U2_Mcount_HCS_eqn_11 : X_LUT4
    generic map(
      INIT => X"4C4C",
      LOC => "SLICE_X38Y39"
    )
    port map (
      ADR0 => U2_HCS_cmp_eq00005_0,
      ADR1 => U2_Result_1_1,
      ADR2 => U2_HCS_cmp_eq000010_5412,
      ADR3 => VCC,
      O => U2_Mcount_HCS_eqn_1
    );
  U2_HCS_1_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X38Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS_1_SRINV_9433,
      O => U2_HCS_1_FFX_RST
    );
  U2_HCS_1 : X_FF
    generic map(
      LOC => "SLICE_X38Y39",
      INIT => '0'
    )
    port map (
      I => U2_HCS_1_DXMUX_9457,
      CE => VCC,
      CLK => U2_HCS_1_CLKINV_9432,
      SET => GND,
      RST => U2_HCS_1_FFX_RST,
      O => U2_HCS(1)
    );
  U2_HCS_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_1,
      O => U2_HCS_1_DXMUX_9457
    );
  U2_HCS_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_0,
      O => U2_HCS_1_DYMUX_9442
    );
  U2_HCS_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => U2_HCS_1_SRINV_9433
    );
  U2_HCS_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_HCS_1_CLKINV_9432
    );
  U2_Mcount_HCS_eqn_01 : X_LUT4
    generic map(
      INIT => X"50F0",
      LOC => "SLICE_X38Y39"
    )
    port map (
      ADR0 => U2_HCS_cmp_eq00005_0,
      ADR1 => VCC,
      ADR2 => U2_Result_0_1,
      ADR3 => U2_HCS_cmp_eq000010_5412,
      O => U2_Mcount_HCS_eqn_0
    );
  U2_HCS_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_3,
      O => U2_HCS_3_DXMUX_9499
    );
  U2_HCS_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_2,
      O => U2_HCS_3_DYMUX_9484
    );
  U2_HCS_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => U2_HCS_3_SRINV_9475
    );
  U2_HCS_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_HCS_3_CLKINV_9474
    );
  U2_HCS_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_5,
      O => U2_HCS_5_DXMUX_9541
    );
  U2_HCS_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_4,
      O => U2_HCS_5_DYMUX_9526
    );
  U2_HCS_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => U2_HCS_5_SRINV_9517
    );
  U2_HCS_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_HCS_5_CLKINV_9516
    );
  U2_HCS_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_7,
      O => U2_HCS_7_DXMUX_9583
    );
  U2_HCS_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_6,
      O => U2_HCS_7_DYMUX_9568
    );
  U2_HCS_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => U2_HCS_7_SRINV_9559
    );
  U2_HCS_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_HCS_7_CLKINV_9558
    );
  U2_HCS_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_9,
      O => U2_HCS_9_DXMUX_9625
    );
  U2_HCS_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_eqn_8,
      O => U2_HCS_9_DYMUX_9610
    );
  U2_HCS_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => U2_HCS_9_SRINV_9601
    );
  U2_HCS_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_HCS_9_CLKINV_9600
    );
  U2_vcs_1_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X38Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => U2_vcs_1_FFY_RST
    );
  U2_vcs_1 : X_FF
    generic map(
      LOC => "SLICE_X38Y43",
      INIT => '0'
    )
    port map (
      I => U2_vcs_1_DYMUX_9650,
      CE => U2_vcs_1_CEINV_9638,
      CLK => U2_vcs_1_CLKINV_9639,
      SET => GND,
      RST => U2_vcs_1_FFY_RST,
      O => U2_vcs(1)
    );
  U2_vcs_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_1,
      O => U2_vcs_1_DYMUX_9650
    );
  U2_vcs_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_1_CLKINV_9639
    );
  U2_vcs_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_VSENABLE_5381,
      O => U2_vcs_1_CEINV_9638
    );
  U2_vcs_3_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X38Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs_3_SRINV_9669,
      O => U2_vcs_3_FFY_RST
    );
  U2_vcs_2 : X_FF
    generic map(
      LOC => "SLICE_X38Y45",
      INIT => '0'
    )
    port map (
      I => U2_vcs_3_DYMUX_9679,
      CE => U2_vcs_3_CEINV_9667,
      CLK => U2_vcs_3_CLKINV_9668,
      SET => GND,
      RST => U2_vcs_3_FFY_RST,
      O => U2_vcs(2)
    );
  U2_Mcount_vcs_eqn_31 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X38Y45"
    )
    port map (
      ADR0 => U2_vcs_cmp_eq0000_5383,
      ADR1 => U2_Result(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_3
    );
  U2_vcs_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_3,
      O => U2_vcs_3_DXMUX_9696
    );
  U2_vcs_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_2,
      O => U2_vcs_3_DYMUX_9679
    );
  U2_vcs_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => U2_vcs_3_SRINV_9669
    );
  U2_vcs_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_3_CLKINV_9668
    );
  U2_vcs_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_VSENABLE_5381,
      O => U2_vcs_3_CEINV_9667
    );
  U2_Mcount_vcs_eqn_21 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X38Y45"
    )
    port map (
      ADR0 => U2_vcs_cmp_eq0000_5383,
      ADR1 => VCC,
      ADR2 => U2_Result(2),
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_2
    );
  U2_vcs_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_5,
      O => U2_vcs_5_DXMUX_9742
    );
  U2_vcs_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_4,
      O => U2_vcs_5_DYMUX_9725
    );
  U2_vcs_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => U2_vcs_5_SRINV_9715
    );
  U2_vcs_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_5_CLKINV_9714
    );
  U2_vcs_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_VSENABLE_5381,
      O => U2_vcs_5_CEINV_9713
    );
  U2_vcs_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_7,
      O => U2_vcs_7_DXMUX_9788
    );
  U2_vcs_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_6,
      O => U2_vcs_7_DYMUX_9771
    );
  U2_vcs_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => U2_vcs_7_SRINV_9761
    );
  U2_vcs_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_7_CLKINV_9760
    );
  U2_vcs_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_VSENABLE_5381,
      O => U2_vcs_7_CEINV_9759
    );
  U2_vcs_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_9,
      O => U2_vcs_9_DXMUX_9834
    );
  U2_vcs_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_8,
      O => U2_vcs_9_DYMUX_9817
    );
  U2_vcs_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => U2_vcs_9_SRINV_9807
    );
  U2_vcs_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_9_CLKINV_9806
    );
  U2_vcs_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_VSENABLE_5381,
      O => U2_vcs_9_CEINV_9805
    );
  vga_sprite_skyespriteon_addsub0001_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001(3),
      O => vga_sprite_skyespriteon_addsub0001_3_0
    );
  vga_sprite_skyespriteon_addsub0000_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0000(5),
      O => vga_sprite_skyespriteon_addsub0000_5_0
    );
  vga_sprite_skyespriteon_addsub0000_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001(5),
      O => vga_sprite_skyespriteon_addsub0001_5_0
    );
  vga_sprite_Madd_skyespriteon_addsub0000_xor_8_11 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X46Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_cskyev(8),
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0000_cy(7),
      O => vga_sprite_Madd_skyespriteon_addsub0001_lut(8)
    );
  vga_sprite_Madd_skyespriteon_addsub0001_lut_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0001_lut(8),
      O => vga_sprite_Madd_skyespriteon_addsub0001_lut_8_0
    );
  vga_sprite_Madd_skyespriteon_addsub0001_xor_8_11 : X_LUT4
    generic map(
      INIT => X"C33C",
      LOC => "SLICE_X46Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0001_cy_7_Q,
      ADR2 => b_cskyev(8),
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0000_cy(7),
      O => vga_sprite_skyespriteon_addsub0001(8)
    );
  vga_sprite_Msub_xpixMona_sub0000_xor_5_11 : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X38Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(4),
      ADR2 => U2_HCS(5),
      ADR3 => VCC,
      O => vga_sprite_xpixMona_sub0000(5)
    );
  vga_sprite_xpixMona_sub0000_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000(5),
      O => vga_sprite_xpixMona_sub0000_5_0
    );
  vga_sprite_xpixMona_sub0000_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000(4),
      O => vga_sprite_xpixMona_sub0000_4_0
    );
  vga_sprite_Msub_xpixMona_sub0000_xor_4_11_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X38Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_xpixMona_sub0000(4)
    );
  vga_sprite_skyespriteon_addsub0003_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0003(5),
      O => vga_sprite_skyespriteon_addsub0003_5_0
    );
  b_dcvskye_not00027_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvskye_not00027_9959,
      O => b_dcvskye_not00027_0
    );
  b_dcvskye_not00027 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X50Y36"
    )
    port map (
      ADR0 => b_add0002_add0000(3),
      ADR1 => b_add0002_add0000(4),
      ADR2 => VCC,
      ADR3 => b_add0002_add0000(2),
      O => b_dcvskye_not00027_9959
    );
  b_dcvmona_not00027_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvmona_not00027_9971,
      O => b_dcvmona_not00027_0
    );
  red_0_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => N12_pack_1,
      O => N12
    );
  red_1_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N10_pack_1,
      O => N10
    );
  red_2_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N8_pack_1,
      O => N8
    );
  U2_vidon_and000039_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000039_10067,
      O => U2_vidon_and000039_0
    );
  U2_vidon_and000039_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and00000_pack_1,
      O => U2_vidon_and00000_5468
    );
  vga_sprite_xpixMona_sub0000_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000(7),
      O => vga_sprite_xpixMona_sub0000_7_0
    );
  vga_sprite_xpixMona_sub0000_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and00006_10084,
      O => U2_vidon_and00006_0
    );
  vga_sprite_monaspriteon_addsub0001_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001(5),
      O => vga_sprite_monaspriteon_addsub0001_5_0
    );
  vga_sprite_monaspriteon_addsub0001_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0000(5),
      O => vga_sprite_monaspriteon_addsub0000_5_0
    );
  vga_sprite_monaspriteon_addsub0001_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0000_6_pack_1,
      O => vga_sprite_monaspriteon_addsub0000(6)
    );
  vga_sprite_monaspriteon_addsub0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0000(4),
      O => vga_sprite_monaspriteon_addsub0000_4_0
    );
  vga_sprite_monaspriteon_addsub0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0001_lut(7),
      O => vga_sprite_Madd_monaspriteon_addsub0001_lut_7_0
    );
  vga_sprite_monaspriteon_addsub0001_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0001_lut(8),
      O => vga_sprite_Madd_monaspriteon_addsub0001_lut_8_0
    );
  vga_sprite_present_state_cmp_gt000022_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_cmp_gt000022_10199,
      O => vga_sprite_present_state_cmp_gt000022_0
    );
  vga_sprite_Madd_monaspriteon_addsub0001_xor_4_11 : X_LUT4
    generic map(
      INIT => X"9595",
      LOC => "SLICE_X30Y41"
    )
    port map (
      ADR0 => b_cmonav(4),
      ADR1 => b_cmonav(3),
      ADR2 => b_cmonav(2),
      ADR3 => VCC,
      O => vga_sprite_monaspriteon_addsub0001(4)
    );
  vga_sprite_monaspriteon_addsub0001_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001(3),
      O => vga_sprite_monaspriteon_addsub0001_3_0
    );
  vga_sprite_Madd_monaspriteon_addsub0001_xor_3_11 : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X30Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cmonav(3),
      ADR2 => b_cmonav(2),
      ADR3 => VCC,
      O => vga_sprite_monaspriteon_addsub0001(3)
    );
  b_drvskye_not000221_SW0 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X44Y53"
    )
    port map (
      ADR0 => b_add0003_add0000(9),
      ADR1 => VCC,
      ADR2 => b_rmonav_not0001,
      ADR3 => VCC,
      O => N20
    );
  N20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => N20,
      O => N20_0
    );
  N20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001_pack_1,
      O => b_rmonav_not0001
    );
  b_dcvmona_not000211 : X_LUT4
    generic map(
      INIT => X"7F00",
      LOC => "SLICE_X44Y53"
    )
    port map (
      ADR0 => cp_delay3_5484,
      ADR1 => cp_delay1_5486,
      ADR2 => cp_delay2_5485,
      ADR3 => b_calc_5483,
      O => b_rmonav_not0001_pack_1
    );
  vga_sprite_blue_0_11 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X35Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_present_state_FSM_FFd3_5487,
      ADR2 => vga_sprite_red_cmp_le0000,
      ADR3 => vga_sprite_present_state_FSM_FFd1_5488,
      O => vga_sprite_N2
    );
  vga_sprite_N2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_N2,
      O => vga_sprite_N2_0
    );
  vga_sprite_N2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_N3,
      O => vga_sprite_N3_0
    );
  vga_sprite_green_0_21 : X_LUT4
    generic map(
      INIT => X"AC00",
      LOC => "SLICE_X35Y34"
    )
    port map (
      ADR0 => vga_sprite_present_state_FSM_FFd2_5490,
      ADR1 => vga_sprite_present_state_FSM_FFd1_5488,
      ADR2 => vga_sprite_red_cmp_le0000,
      ADR3 => vga_sprite_N7,
      O => vga_sprite_N3
    );
  vga_sprite_Madd_reyspriteon_addsub0001_lut_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0000_cy_7_pack_1,
      O => vga_sprite_Madd_reyspriteon_addsub0000_cy(7)
    );
  vga_sprite_reyspriteon_addsub0001_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001(6),
      O => vga_sprite_reyspriteon_addsub0001_6_0
    );
  vga_sprite_reyspriteon_addsub0001_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0001_cy_5_pack_3,
      O => vga_sprite_Madd_reyspriteon_addsub0001_cy_5_Q
    );
  vga_sprite_reyspriteon_addsub0001_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001(9),
      O => vga_sprite_reyspriteon_addsub0001_9_0
    );
  vga_sprite_reyspriteon_addsub0001_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0001_cy_7_pack_1,
      O => vga_sprite_Madd_reyspriteon_addsub0001_cy_7_Q
    );
  vga_sprite_present_state_FSM_FFd2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_FSM_FFd3_5487,
      O => vga_sprite_present_state_FSM_FFd2_DXMUX_10366
    );
  vga_sprite_present_state_FSM_FFd2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_FSM_FFd2_5490,
      O => vga_sprite_present_state_FSM_FFd2_DYMUX_10357
    );
  vga_sprite_present_state_FSM_FFd2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => vga_sprite_present_state_FSM_FFd2_SRINV_10355
    );
  vga_sprite_present_state_FSM_FFd2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => vga_sprite_present_state_FSM_FFd2_CLKINV_10354
    );
  vga_sprite_present_state_FSM_FFd2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_cmp_gt0000_0,
      O => vga_sprite_present_state_FSM_FFd2_CEINV_10353
    );
  vga_sprite_present_state_FSM_FFd3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_FSM_FFd1_5488,
      O => vga_sprite_present_state_FSM_FFd3_DYMUX_10383
    );
  vga_sprite_present_state_FSM_FFd3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => vga_sprite_present_state_FSM_FFd3_CLKINV_10380
    );
  vga_sprite_present_state_FSM_FFd3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_cmp_gt0000_0,
      O => vga_sprite_present_state_FSM_FFd3_CEINV_10379
    );
  N23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => N23,
      O => N23_0
    );
  N23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => N26,
      O => N26_0
    );
  vga_sprite_monaspriteon_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon,
      O => vga_sprite_monaspriteon_0
    );
  vga_sprite_monaspriteon_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => N31_pack_1,
      O => N31
    );
  vga_sprite_monaspriteon_addsub0003_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0003(5),
      O => vga_sprite_monaspriteon_addsub0003_5_0
    );
  vga_sprite_Madd_skyespriteon_addsub0001_lut_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0000_cy_7_pack_1,
      O => vga_sprite_Madd_skyespriteon_addsub0000_cy(7)
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_7_11 : X_LUT4
    generic map(
      INIT => X"AAA0",
      LOC => "SLICE_X36Y55"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0003_lut_7_Q,
      ADR1 => VCC,
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0003_cy_5_Q,
      ADR3 => vga_sprite_reyspriteon_addsub0002_6_Q,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_7_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_cy_7_Q,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_7_0
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_cy_5_pack_1,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_5_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_5_11 : X_LUT4
    generic map(
      INIT => X"ECCC",
      LOC => "SLICE_X36Y55"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_Q,
      ADR1 => vga_sprite_reyspriteon_addsub0002_5_Q,
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_Q,
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0003_lut_3_Q,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_5_pack_1
    );
  U2_vsync_SW0 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X32Y40"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => U2_vcs(4),
      ADR2 => VCC,
      ADR3 => U2_vcs(3),
      O => N01
    );
  N01_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => N01,
      O => N01_0
    );
  N01_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000080_10511,
      O => U2_vidon_and000080_0
    );
  U2_vidon_and000080 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X32Y40"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(6),
      ADR2 => U2_vcs(7),
      ADR3 => U2_vcs(2),
      O => U2_vidon_and000080_10511
    );
  vga_sprite_Madd_monaspriteon_addsub0000_xor_9_11 : X_LUT4
    generic map(
      INIT => X"3CCC",
      LOC => "SLICE_X28Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cmonav(9),
      ADR2 => b_cmonav(8),
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0000_cy(7),
      O => vga_sprite_Madd_monaspriteon_addsub0001_lut(9)
    );
  vga_sprite_Madd_monaspriteon_addsub0001_lut_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0000_cy_7_pack_1,
      O => vga_sprite_Madd_monaspriteon_addsub0000_cy(7)
    );
  vga_sprite_Madd_monaspriteon_addsub0000_cy_7_11 : X_LUT4
    generic map(
      INIT => X"EAAA",
      LOC => "SLICE_X28Y42"
    )
    port map (
      ADR0 => b_cmonav(7),
      ADR1 => b_cmonav(4),
      ADR2 => b_cmonav(6),
      ADR3 => b_cmonav(5),
      O => vga_sprite_Madd_monaspriteon_addsub0000_cy_7_pack_1
    );
  vga_sprite_skyespriteon_addsub0001_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001(6),
      O => vga_sprite_skyespriteon_addsub0001_6_0
    );
  vga_sprite_skyespriteon_addsub0001_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0001_cy_5_pack_3,
      O => vga_sprite_Madd_skyespriteon_addsub0001_cy_5_Q
    );
  vga_sprite_skyespriteon_addsub0001_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001(9),
      O => vga_sprite_skyespriteon_addsub0001_9_0
    );
  vga_sprite_skyespriteon_addsub0001_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0001_cy_7_pack_1,
      O => vga_sprite_Madd_skyespriteon_addsub0001_cy_7_Q
    );
  vga_sprite_monaspriteon_addsub0001_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001(6),
      O => vga_sprite_monaspriteon_addsub0001_6_0
    );
  vga_sprite_monaspriteon_addsub0001_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0001_cy_5_pack_3,
      O => vga_sprite_Madd_monaspriteon_addsub0001_cy_5_Q
    );
  vga_sprite_monaspriteon_addsub0001_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001(9),
      O => vga_sprite_monaspriteon_addsub0001_9_0
    );
  vga_sprite_monaspriteon_addsub0001_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0001_cy_7_pack_1,
      O => vga_sprite_Madd_monaspriteon_addsub0001_cy_7_Q
    );
  green_0_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => N18_pack_1,
      O => N18
    );
  green_1_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => N16_pack_1,
      O => N16
    );
  green_2_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => N14_pack_1,
      O => N14
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_cy_7_Q,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_7_0
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0003_cy_5_pack_1,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_5_Q
    );
  U2_vidon_and0000105_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and0000105_10771,
      O => U2_vidon_and0000105_0
    );
  U2_vidon_and0000105_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000(6),
      O => vga_sprite_xpixMona_sub0000_6_0
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_cy_7_Q,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_7_0
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_cy_5_pack_1,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_5_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_7_11 : X_LUT4
    generic map(
      INIT => X"F0C0",
      LOC => "SLICE_X32Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_monaspriteon_addsub0002_6_Q,
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0003_lut_7_Q,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0003_cy_5_Q,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_7_Q
    );
  b_calc_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_calc_FFY_RST
    );
  b_calc : X_FF
    generic map(
      LOC => "SLICE_X45Y52",
      INIT => '0'
    )
    port map (
      I => b_calc_DYMUX_10807,
      CE => b_calc_CEINV_10803,
      CLK => b_calc_CLKINV_10804,
      SET => GND,
      RST => b_calc_FFY_RST,
      O => b_calc_5483
    );
  b_calc_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_calc_BYINV_10806,
      O => b_calc_DYMUX_10807
    );
  b_calc_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => b_calc_BYINV_10806
    );
  b_calc_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_calc_CLKINV_10804
    );
  b_calc_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => go1,
      O => b_calc_CEINV_10803
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(4),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2_PWR_16_o_equal_5_o_2_1 : X_LUT4
    generic map(
      INIT => X"0202",
      LOC => "SLICE_X54Y55"
    )
    port map (
      ADR0 => romRey_addr14(13),
      ADR1 => romRey_addr14(11),
      ADR2 => romRey_addr14(12),
      ADR3 => VCC,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(4)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(4),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2_PWR_16_o_equal_5_o_2_1 : X_LUT4
    generic map(
      INIT => X"0300",
      LOC => "SLICE_X14Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => romMona_addr14(12),
      ADR2 => romMona_addr14(11),
      ADR3 => romMona_addr14(13),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(4)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(4),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_0
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2_PWR_16_o_equal_5_o_2_1 : X_LUT4
    generic map(
      INIT => X"000C",
      LOC => "SLICE_X47Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => romSkye_addr14(13),
      ADR2 => romSkye_addr14(11),
      ADR3 => romSkye_addr14(12),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(4)
    );
  MRey_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => MRey(0),
      O => MRey_0_0
    );
  MRey_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11
    );
  MMona_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => MMona(0),
      O => MMona_0_0
    );
  MMona_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11
    );
  MSkye_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => MSkye(0),
      O => MSkye_0_0
    );
  MSkye_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11
    );
  U2_VSENABLE_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS_cmp_eq0000,
      O => U2_VSENABLE_DXMUX_10951
    );
  U2_VSENABLE_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS_cmp_eq000010_pack_1,
      O => U2_HCS_cmp_eq000010_5412
    );
  U2_VSENABLE_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_VSENABLE_CLKINV_10934
    );
  U2_VSENABLE_CEINV : X_INV
    generic map(
      LOC => "SLICE_X40Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => U2_VSENABLE_CEINVNOT
    );
  vga_sprite_skyespriteon_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon,
      O => vga_sprite_skyespriteon_0
    );
  b_dcvrey_not00027_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_not00027_10977,
      O => b_dcvrey_not00027_0
    );
  vga_sprite_reyspriteon_addsub0000_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0000(5),
      O => vga_sprite_reyspriteon_addsub0000_5_0
    );
  vga_sprite_reyspriteon_addsub0000_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0000(4),
      O => vga_sprite_reyspriteon_addsub0000_4_0
    );
  vga_sprite_Madd_skyespriteon_addsub0001_lut_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0001_lut(7),
      O => vga_sprite_Madd_skyespriteon_addsub0001_lut_7_0
    );
  vga_sprite_Madd_skyespriteon_addsub0001_lut_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0000(4),
      O => vga_sprite_skyespriteon_addsub0000_4_0
    );
  vga_sprite_reyspriteon_addsub0001_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0000_6_pack_1,
      O => vga_sprite_reyspriteon_addsub0000(6)
    );
  vga_sprite_reyspriteon_addsub0001_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001(5),
      O => vga_sprite_reyspriteon_addsub0001_5_0
    );
  vga_sprite_reyspriteon_addsub0001_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0001_lut(7),
      O => vga_sprite_Madd_reyspriteon_addsub0001_lut_7_0
    );
  vga_sprite_Madd_reyspriteon_addsub0001_xor_8_11 : X_LUT4
    generic map(
      INIT => X"9966",
      LOC => "SLICE_X48Y44"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0000_cy(7),
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0001_cy_7_Q,
      ADR2 => VCC,
      ADR3 => b_creyv(8),
      O => vga_sprite_reyspriteon_addsub0001(8)
    );
  vga_sprite_Madd_reyspriteon_addsub0000_xor_8_11 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X48Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0000_cy(7),
      ADR2 => VCC,
      ADR3 => b_creyv(8),
      O => vga_sprite_Madd_reyspriteon_addsub0001_lut(8)
    );
  vga_sprite_reyspriteon_addsub0001_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0001_lut(8),
      O => vga_sprite_Madd_reyspriteon_addsub0001_lut_8_0
    );
  vga_sprite_Madd_reyspriteon_addsub0001_xor_4_11 : X_LUT4
    generic map(
      INIT => X"8877",
      LOC => "SLICE_X50Y42"
    )
    port map (
      ADR0 => b_creyv(3),
      ADR1 => b_creyv(2),
      ADR2 => VCC,
      ADR3 => b_creyv(4),
      O => vga_sprite_reyspriteon_addsub0001(4)
    );
  vga_sprite_reyspriteon_addsub0001_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001(3),
      O => vga_sprite_reyspriteon_addsub0001_3_0
    );
  vga_sprite_Madd_reyspriteon_addsub0001_xor_3_11 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X50Y42"
    )
    port map (
      ADR0 => b_creyv(3),
      ADR1 => b_creyv(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_reyspriteon_addsub0001(3)
    );
  U2_vidon_and0000131 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X34Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vidon_and000039_0,
      ADR2 => VCC,
      ADR3 => U2_vidon_and0000117_5568,
      O => vidon
    );
  vidon_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vidon,
      O => vidon_0
    );
  vidon_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and0000117_pack_1,
      O => U2_vidon_and0000117_5568
    );
  U2_vidon_and0000117 : X_LUT4
    generic map(
      INIT => X"4440",
      LOC => "SLICE_X34Y40"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => U2_vidon_and0000105_0,
      ADR2 => U2_vidon_and000065,
      ADR3 => U2_vidon_and000080_0,
      O => U2_vidon_and0000117_pack_1
    );
  cp_delay2_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => cp_delay2_SRINV_11167,
      O => cp_delay2_FFY_RST
    );
  cp_delay1 : X_FF
    generic map(
      LOC => "SLICE_X45Y53",
      INIT => '0'
    )
    port map (
      I => cp_delay2_DYMUX_11169,
      CE => VCC,
      CLK => cp_delay2_CLKINV_11166,
      SET => GND,
      RST => cp_delay2_FFY_RST,
      O => cp_delay1_5486
    );
  cp_delay2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => cp_delay1_5486,
      O => cp_delay2_DXMUX_11177
    );
  cp_delay2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_0_INBUF,
      O => cp_delay2_DYMUX_11169
    );
  cp_delay2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => cp_delay2_SRINV_11167
    );
  cp_delay2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => cp_delay2_CLKINV_11166
    );
  cp_delay3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => cp_delay2_5485,
      O => cp_delay3_DYMUX_11191
    );
  cp_delay3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => cp_delay3_CLKINV_11188
    );
  MRey_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => MRey(7),
      O => MRey_7_0
    );
  MRey_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => MRey(1),
      O => MRey_1_0
    );
  MMona_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => MMona(7),
      O => MMona_7_0
    );
  MMona_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => MMona(1),
      O => MMona_1_0
    );
  MSkye_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => MSkye(7),
      O => MSkye_7_0
    );
  MSkye_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => MSkye(1),
      O => MSkye_1_0
    );
  MRey_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => MRey(6),
      O => MRey_6_0
    );
  MRey_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => MRey(2),
      O => MRey_2_0
    );
  MMona_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => MMona(6),
      O => MMona_6_0
    );
  MMona_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => MMona(2),
      O => MMona_2_0
    );
  MSkye_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => MSkye(6),
      O => MSkye_6_0
    );
  MSkye_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => MSkye(2),
      O => MSkye_2_0
    );
  MRey_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => MRey(5),
      O => MRey_5_0
    );
  MRey_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => MRey(3),
      O => MRey_3_0
    );
  MMona_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => MMona(5),
      O => MMona_5_0
    );
  MMona_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => MMona(3),
      O => MMona_3_0
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61 : X_LUT4
    generic map(
      INIT => X"C0EA",
      LOC => "SLICE_X54Y30"
    )
    port map (
      ADR0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q,
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR2 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q,
      ADR3 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      O => MSkye(5)
    );
  MSkye_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => MSkye(5),
      O => MSkye_5_0
    );
  MSkye_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => MSkye(3),
      O => MSkye_3_0
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41 : X_LUT4
    generic map(
      INIT => X"88F8",
      LOC => "SLICE_X54Y30"
    )
    port map (
      ADR0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q,
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR2 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q,
      ADR3 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      O => MSkye(3)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51 : X_LUT4
    generic map(
      INIT => X"CE0A",
      LOC => "SLICE_X54Y53"
    )
    port map (
      ADR0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q,
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q,
      ADR2 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      O => MRey(4)
    );
  MRey_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => MRey(4),
      O => MRey_4_0
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51 : X_LUT4
    generic map(
      INIT => X"AE0C",
      LOC => "SLICE_X13Y41"
    )
    port map (
      ADR0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q,
      ADR2 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q,
      O => MMona(4)
    );
  MMona_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => MMona(4),
      O => MMona_4_0
    );
  MSkye_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => MSkye(4),
      O => MSkye_4_0
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51 : X_LUT4
    generic map(
      INIT => X"D5C0",
      LOC => "SLICE_X55Y30"
    )
    port map (
      ADR0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_4_Q,
      ADR2 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR3 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q,
      O => MSkye(4)
    );
  vga_sprite_monaspriteon_addsub0001_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001(2),
      O => vga_sprite_monaspriteon_addsub0001_2_0
    );
  vga_sprite_reyspriteon_addsub0001_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001(2),
      O => vga_sprite_reyspriteon_addsub0001_2_0
    );
  vga_sprite_skyespriteon_addsub0001_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001(2),
      O => vga_sprite_skyespriteon_addsub0001_2_0
    );
  vga_sprite_skyespriteon_addsub0001_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0000_6_pack_1,
      O => vga_sprite_skyespriteon_addsub0000(6)
    );
  vga_sprite_reyspriteon_addsub0003_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0003(5),
      O => vga_sprite_reyspriteon_addsub0003_5_0
    );
  vga_sprite_xpixMona_sub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000(8),
      O => vga_sprite_xpixMona_sub0000_8_0
    );
  vga_sprite_xpixMona_sub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_8_bdd0_pack_1,
      O => vga_sprite_xpixMona_sub0000_8_bdd0
    );
  vga_sprite_blue_1_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_blue_1_4_11579,
      O => vga_sprite_blue_1_4_0
    );
  vga_sprite_blue_1_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_N6_pack_1,
      O => vga_sprite_N6
    );
  vga_sprite_blue_0_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_blue_0_20,
      O => vga_sprite_blue_0_20_0
    );
  vga_sprite_blue_0_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_N5,
      O => vga_sprite_N5_0
    );
  blue_0_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_blue_0_25_pack_1,
      O => vga_sprite_blue_0_25_5580
    );
  vga_sprite_blue_0_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_blue_0_4,
      O => vga_sprite_blue_0_4_0
    );
  vga_sprite_N4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_N4,
      O => vga_sprite_N4_0
    );
  vga_sprite_N4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_N7_pack_1,
      O => vga_sprite_N7
    );
  vga_sprite_N8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_N8,
      O => vga_sprite_N8_0
    );
  blue_1_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_blue_1_25_pack_1,
      O => vga_sprite_blue_1_25_5581
    );
  vga_sprite_blue_1_30 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X25Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_sprite_blue_1_4_0,
      ADR3 => vga_sprite_blue_1_25_5581,
      O => blue_1_OBUF_11699
    );
  vga_sprite_Madd_reyspriteon_addsub0002_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X37Y52"
    )
    port map (
      ADR0 => b_rreyv(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_reyspriteon_addsub0002_lut(0)
    );
  vga_sprite_reyspriteon_addsub0002_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X37Y52"
    )
    port map (
      O => vga_sprite_reyspriteon_addsub0002_0_LOGIC_ONE_11718
    );
  vga_sprite_reyspriteon_addsub0002_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_0_XORF_11735,
      O => vga_sprite_reyspriteon_addsub0002_0_Q
    );
  vga_sprite_reyspriteon_addsub0002_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y52"
    )
    port map (
      I0 => vga_sprite_reyspriteon_addsub0002_0_CYINIT_11734,
      I1 => vga_sprite_Madd_reyspriteon_addsub0002_lut(0),
      O => vga_sprite_reyspriteon_addsub0002_0_XORF_11735
    );
  vga_sprite_reyspriteon_addsub0002_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y52"
    )
    port map (
      IA => vga_sprite_reyspriteon_addsub0002_0_LOGIC_ONE_11718,
      IB => vga_sprite_reyspriteon_addsub0002_0_CYINIT_11734,
      SEL => vga_sprite_reyspriteon_addsub0002_0_CYSELF_11725,
      O => vga_sprite_Madd_reyspriteon_addsub0002_cy_0_Q
    );
  vga_sprite_reyspriteon_addsub0002_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_0_BXINV_11723,
      O => vga_sprite_reyspriteon_addsub0002_0_CYINIT_11734
    );
  vga_sprite_reyspriteon_addsub0002_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_lut(0),
      O => vga_sprite_reyspriteon_addsub0002_0_CYSELF_11725
    );
  vga_sprite_reyspriteon_addsub0002_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_reyspriteon_addsub0002_0_BXINV_11723
    );
  vga_sprite_reyspriteon_addsub0002_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_0_XORG_11721,
      O => vga_sprite_reyspriteon_addsub0002_1_Q
    );
  vga_sprite_reyspriteon_addsub0002_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y52"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0002_cy_0_Q,
      I1 => vga_sprite_Madd_reyspriteon_addsub0002_lut(1),
      O => vga_sprite_reyspriteon_addsub0002_0_XORG_11721
    );
  vga_sprite_reyspriteon_addsub0002_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_0_CYMUXG_11720,
      O => vga_sprite_Madd_reyspriteon_addsub0002_cy_1_Q
    );
  vga_sprite_reyspriteon_addsub0002_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X37Y52"
    )
    port map (
      IA => vga_sprite_reyspriteon_addsub0002_0_LOGIC_ONE_11718,
      IB => vga_sprite_Madd_reyspriteon_addsub0002_cy_0_Q,
      SEL => vga_sprite_reyspriteon_addsub0002_0_CYSELG_11709,
      O => vga_sprite_reyspriteon_addsub0002_0_CYMUXG_11720
    );
  vga_sprite_reyspriteon_addsub0002_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_lut(1),
      O => vga_sprite_reyspriteon_addsub0002_0_CYSELG_11709
    );
  vga_sprite_Madd_reyspriteon_addsub0002_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X37Y52"
    )
    port map (
      ADR0 => b_rreyv(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_reyspriteon_addsub0002_lut(1)
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X37Y53"
    )
    port map (
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_LOGIC_ONE_11753
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XORF_11773,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y53"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYINIT_11772,
      I1 => vga_sprite_Madd_reyspriteon_addsub0002_lut(2),
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XORF_11773
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y53"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_LOGIC_ONE_11753,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYINIT_11772,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELF_11759,
      O => vga_sprite_Madd_reyspriteon_addsub0002_cy_2_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y53"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_LOGIC_ONE_11753,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_LOGIC_ONE_11753,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELF_11759,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXF2_11754
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_cy_1_Q,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYINIT_11772
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_lut(2),
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELF_11759
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XORG_11761,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_3_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y53"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0002_cy_2_Q,
      I1 => vga_sprite_Madd_reyspriteon_addsub0002_lut(3),
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_XORG_11761
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXFAST_11758,
      O => vga_sprite_Madd_reyspriteon_addsub0002_cy_3_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_cy_1_Q,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_FASTCARRY_11756
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y53"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELG_11744,
      I1 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELF_11759,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYAND_11757
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y53"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXG2_11755,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_FASTCARRY_11756,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYAND_11757,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXFAST_11758
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y53"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_LOGIC_ONE_11753,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXF2_11754,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELG_11744,
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYMUXG2_11755
    );
  vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_lut(3),
      O => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_CYSELG_11744
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y54"
    )
    port map (
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ZERO_11791
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X37Y54"
    )
    port map (
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ONE_11811
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XORF_11812,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y54"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYINIT_11810,
      I1 => vga_sprite_Madd_reyspriteon_addsub0002_lut(4),
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XORF_11812
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y54"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ONE_11811,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYINIT_11810,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELF_11797,
      O => vga_sprite_Madd_reyspriteon_addsub0002_cy_4_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y54"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ONE_11811,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ONE_11811,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELF_11797,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXF2_11792
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_cy_3_Q,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYINIT_11810
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_lut(4),
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELF_11797
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XORG_11799,
      O => vga_sprite_reyspriteon_addsub0002_5_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y54"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0002_cy_4_Q,
      I1 => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_G,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_XORG_11799
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXFAST_11796,
      O => vga_sprite_Madd_reyspriteon_addsub0002_cy_5_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_cy_3_Q,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_FASTCARRY_11794
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y54"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELG_11782,
      I1 => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELF_11797,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYAND_11795
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y54"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXG2_11793,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_FASTCARRY_11794,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYAND_11795,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXFAST_11796
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y54"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_LOGIC_ZERO_11791,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXF2_11792,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELG_11782,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYMUXG2_11793
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_G,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_CYSELG_11782
    );
  vga_sprite_reyspriteon_addsub0002_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y55"
    )
    port map (
      O => vga_sprite_reyspriteon_addsub0002_6_LOGIC_ZERO_11830
    );
  vga_sprite_reyspriteon_addsub0002_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_6_XORF_11850,
      O => vga_sprite_reyspriteon_addsub0002_6_Q
    );
  vga_sprite_reyspriteon_addsub0002_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y55"
    )
    port map (
      I0 => vga_sprite_reyspriteon_addsub0002_6_CYINIT_11849,
      I1 => vga_sprite_reyspriteon_addsub0002_6_F,
      O => vga_sprite_reyspriteon_addsub0002_6_XORF_11850
    );
  vga_sprite_reyspriteon_addsub0002_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y55"
    )
    port map (
      IA => vga_sprite_reyspriteon_addsub0002_6_LOGIC_ZERO_11830,
      IB => vga_sprite_reyspriteon_addsub0002_6_CYINIT_11849,
      SEL => vga_sprite_reyspriteon_addsub0002_6_CYSELF_11836,
      O => vga_sprite_Madd_reyspriteon_addsub0002_cy_6_Q
    );
  vga_sprite_reyspriteon_addsub0002_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y55"
    )
    port map (
      IA => vga_sprite_reyspriteon_addsub0002_6_LOGIC_ZERO_11830,
      IB => vga_sprite_reyspriteon_addsub0002_6_LOGIC_ZERO_11830,
      SEL => vga_sprite_reyspriteon_addsub0002_6_CYSELF_11836,
      O => vga_sprite_reyspriteon_addsub0002_6_CYMUXF2_11831
    );
  vga_sprite_reyspriteon_addsub0002_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_cy_5_Q,
      O => vga_sprite_reyspriteon_addsub0002_6_CYINIT_11849
    );
  vga_sprite_reyspriteon_addsub0002_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_6_F,
      O => vga_sprite_reyspriteon_addsub0002_6_CYSELF_11836
    );
  vga_sprite_reyspriteon_addsub0002_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_6_XORG_11838,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_7_Q
    );
  vga_sprite_reyspriteon_addsub0002_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y55"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0002_cy_6_Q,
      I1 => vga_sprite_reyspriteon_addsub0002_6_G,
      O => vga_sprite_reyspriteon_addsub0002_6_XORG_11838
    );
  vga_sprite_reyspriteon_addsub0002_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0002_cy_5_Q,
      O => vga_sprite_reyspriteon_addsub0002_6_FASTCARRY_11833
    );
  vga_sprite_reyspriteon_addsub0002_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y55"
    )
    port map (
      I0 => vga_sprite_reyspriteon_addsub0002_6_CYSELG_11821,
      I1 => vga_sprite_reyspriteon_addsub0002_6_CYSELF_11836,
      O => vga_sprite_reyspriteon_addsub0002_6_CYAND_11834
    );
  vga_sprite_reyspriteon_addsub0002_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y55"
    )
    port map (
      IA => vga_sprite_reyspriteon_addsub0002_6_CYMUXG2_11832,
      IB => vga_sprite_reyspriteon_addsub0002_6_FASTCARRY_11833,
      SEL => vga_sprite_reyspriteon_addsub0002_6_CYAND_11834,
      O => vga_sprite_reyspriteon_addsub0002_6_CYMUXFAST_11835
    );
  vga_sprite_reyspriteon_addsub0002_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y55"
    )
    port map (
      IA => vga_sprite_reyspriteon_addsub0002_6_LOGIC_ZERO_11830,
      IB => vga_sprite_reyspriteon_addsub0002_6_CYMUXF2_11831,
      SEL => vga_sprite_reyspriteon_addsub0002_6_CYSELG_11821,
      O => vga_sprite_reyspriteon_addsub0002_6_CYMUXG2_11832
    );
  vga_sprite_reyspriteon_addsub0002_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_6_G,
      O => vga_sprite_reyspriteon_addsub0002_6_CYSELG_11821
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y56"
    )
    port map (
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_LOGIC_ZERO_11880
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XORF_11881,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y56"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYINIT_11879,
      I1 => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_F,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XORF_11881
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y56"
    )
    port map (
      IA => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_LOGIC_ZERO_11880,
      IB => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYINIT_11879,
      SEL => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYSELF_11870,
      O => vga_sprite_Madd_reyspriteon_addsub0002_cy_8_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0002_6_CYMUXFAST_11835,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYINIT_11879
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_F,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_CYSELF_11870
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XORG_11867,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_9_Q
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y56"
    )
    port map (
      I0 => vga_sprite_Madd_reyspriteon_addsub0002_cy_8_Q,
      I1 => b_rreyv_9_rt_11864,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_XORG_11867
    );
  vga_sprite_Msub_ypixRey_lut_0_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X47Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona_sub0000(0),
      ADR2 => VCC,
      ADR3 => b_rreyv(0),
      O => vga_sprite_Msub_ypixRey_lut(0)
    );
  vga_sprite_ypixRey_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_0_XORF_11917,
      O => vga_sprite_ypixRey(0)
    );
  vga_sprite_ypixRey_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y51"
    )
    port map (
      I0 => vga_sprite_ypixRey_0_CYINIT_11916,
      I1 => vga_sprite_Msub_ypixRey_lut(0),
      O => vga_sprite_ypixRey_0_XORF_11917
    );
  vga_sprite_ypixRey_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y51"
    )
    port map (
      IA => vga_sprite_ypixRey_0_CY0F_11915,
      IB => vga_sprite_ypixRey_0_CYINIT_11916,
      SEL => vga_sprite_ypixRey_0_CYSELF_11907,
      O => vga_sprite_Msub_ypixRey_cy_0_Q
    );
  vga_sprite_ypixRey_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_0_BXINV_11905,
      O => vga_sprite_ypixRey_0_CYINIT_11916
    );
  vga_sprite_ypixRey_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(0),
      O => vga_sprite_ypixRey_0_CY0F_11915
    );
  vga_sprite_ypixRey_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(0),
      O => vga_sprite_ypixRey_0_CYSELF_11907
    );
  vga_sprite_ypixRey_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_ypixRey_0_BXINV_11905
    );
  vga_sprite_ypixRey_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_0_XORG_11903,
      O => vga_sprite_ypixRey(1)
    );
  vga_sprite_ypixRey_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y51"
    )
    port map (
      I0 => vga_sprite_Msub_ypixRey_cy_0_Q,
      I1 => vga_sprite_Msub_ypixRey_lut(1),
      O => vga_sprite_ypixRey_0_XORG_11903
    );
  vga_sprite_ypixRey_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_0_CYMUXG_11902,
      O => vga_sprite_Msub_ypixRey_cy_1_Q
    );
  vga_sprite_ypixRey_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X47Y51"
    )
    port map (
      IA => vga_sprite_ypixRey_0_CY0G_11900,
      IB => vga_sprite_Msub_ypixRey_cy_0_Q,
      SEL => vga_sprite_ypixRey_0_CYSELG_11892,
      O => vga_sprite_ypixRey_0_CYMUXG_11902
    );
  vga_sprite_ypixRey_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(1),
      O => vga_sprite_ypixRey_0_CY0G_11900
    );
  vga_sprite_ypixRey_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(1),
      O => vga_sprite_ypixRey_0_CYSELG_11892
    );
  vga_sprite_Msub_ypixRey_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y51"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(1),
      ADR1 => b_rreyv(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixRey_lut(1)
    );
  vga_sprite_Msub_ypixRey_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y52"
    )
    port map (
      ADR0 => b_rreyv(2),
      ADR1 => vga_sprite_ypixMona_sub0000(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixRey_lut(2)
    );
  vga_sprite_ypixRey_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_2_XORF_11956,
      O => vga_sprite_ypixRey(2)
    );
  vga_sprite_ypixRey_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y52"
    )
    port map (
      I0 => vga_sprite_ypixRey_2_CYINIT_11955,
      I1 => vga_sprite_Msub_ypixRey_lut(2),
      O => vga_sprite_ypixRey_2_XORF_11956
    );
  vga_sprite_ypixRey_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y52"
    )
    port map (
      IA => vga_sprite_ypixRey_2_CY0F_11954,
      IB => vga_sprite_ypixRey_2_CYINIT_11955,
      SEL => vga_sprite_ypixRey_2_CYSELF_11942,
      O => vga_sprite_Msub_ypixRey_cy_2_Q
    );
  vga_sprite_ypixRey_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y52"
    )
    port map (
      IA => vga_sprite_ypixRey_2_CY0F_11954,
      IB => vga_sprite_ypixRey_2_CY0F_11954,
      SEL => vga_sprite_ypixRey_2_CYSELF_11942,
      O => vga_sprite_ypixRey_2_CYMUXF2_11937
    );
  vga_sprite_ypixRey_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_cy_1_Q,
      O => vga_sprite_ypixRey_2_CYINIT_11955
    );
  vga_sprite_ypixRey_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(2),
      O => vga_sprite_ypixRey_2_CY0F_11954
    );
  vga_sprite_ypixRey_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(2),
      O => vga_sprite_ypixRey_2_CYSELF_11942
    );
  vga_sprite_ypixRey_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_2_XORG_11944,
      O => vga_sprite_ypixRey(3)
    );
  vga_sprite_ypixRey_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y52"
    )
    port map (
      I0 => vga_sprite_Msub_ypixRey_cy_2_Q,
      I1 => vga_sprite_Msub_ypixRey_lut(3),
      O => vga_sprite_ypixRey_2_XORG_11944
    );
  vga_sprite_ypixRey_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_2_CYMUXFAST_11941,
      O => vga_sprite_Msub_ypixRey_cy_3_Q
    );
  vga_sprite_ypixRey_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_cy_1_Q,
      O => vga_sprite_ypixRey_2_FASTCARRY_11939
    );
  vga_sprite_ypixRey_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y52"
    )
    port map (
      I0 => vga_sprite_ypixRey_2_CYSELG_11928,
      I1 => vga_sprite_ypixRey_2_CYSELF_11942,
      O => vga_sprite_ypixRey_2_CYAND_11940
    );
  vga_sprite_ypixRey_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y52"
    )
    port map (
      IA => vga_sprite_ypixRey_2_CYMUXG2_11938,
      IB => vga_sprite_ypixRey_2_FASTCARRY_11939,
      SEL => vga_sprite_ypixRey_2_CYAND_11940,
      O => vga_sprite_ypixRey_2_CYMUXFAST_11941
    );
  vga_sprite_ypixRey_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y52"
    )
    port map (
      IA => vga_sprite_ypixRey_2_CY0G_11936,
      IB => vga_sprite_ypixRey_2_CYMUXF2_11937,
      SEL => vga_sprite_ypixRey_2_CYSELG_11928,
      O => vga_sprite_ypixRey_2_CYMUXG2_11938
    );
  vga_sprite_ypixRey_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(3),
      O => vga_sprite_ypixRey_2_CY0G_11936
    );
  vga_sprite_ypixRey_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(3),
      O => vga_sprite_ypixRey_2_CYSELG_11928
    );
  vga_sprite_Msub_ypixRey_lut_3_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X47Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona_sub0000(3),
      ADR2 => b_rreyv(3),
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixRey_lut(3)
    );
  vga_sprite_ypixRey_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_4_XORF_11995,
      O => vga_sprite_ypixRey(4)
    );
  vga_sprite_ypixRey_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y53"
    )
    port map (
      I0 => vga_sprite_ypixRey_4_CYINIT_11994,
      I1 => vga_sprite_Msub_ypixRey_lut(4),
      O => vga_sprite_ypixRey_4_XORF_11995
    );
  vga_sprite_ypixRey_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y53"
    )
    port map (
      IA => vga_sprite_ypixRey_4_CY0F_11993,
      IB => vga_sprite_ypixRey_4_CYINIT_11994,
      SEL => vga_sprite_ypixRey_4_CYSELF_11981,
      O => vga_sprite_Msub_ypixRey_cy_4_Q
    );
  vga_sprite_ypixRey_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y53"
    )
    port map (
      IA => vga_sprite_ypixRey_4_CY0F_11993,
      IB => vga_sprite_ypixRey_4_CY0F_11993,
      SEL => vga_sprite_ypixRey_4_CYSELF_11981,
      O => vga_sprite_ypixRey_4_CYMUXF2_11976
    );
  vga_sprite_ypixRey_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_cy_3_Q,
      O => vga_sprite_ypixRey_4_CYINIT_11994
    );
  vga_sprite_ypixRey_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(4),
      O => vga_sprite_ypixRey_4_CY0F_11993
    );
  vga_sprite_ypixRey_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(4),
      O => vga_sprite_ypixRey_4_CYSELF_11981
    );
  vga_sprite_ypixRey_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_4_XORG_11983,
      O => vga_sprite_ypixRey(5)
    );
  vga_sprite_ypixRey_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y53"
    )
    port map (
      I0 => vga_sprite_Msub_ypixRey_cy_4_Q,
      I1 => vga_sprite_Msub_ypixRey_lut(5),
      O => vga_sprite_ypixRey_4_XORG_11983
    );
  vga_sprite_ypixRey_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_4_CYMUXFAST_11980,
      O => vga_sprite_Msub_ypixRey_cy_5_Q
    );
  vga_sprite_ypixRey_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_cy_3_Q,
      O => vga_sprite_ypixRey_4_FASTCARRY_11978
    );
  vga_sprite_ypixRey_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y53"
    )
    port map (
      I0 => vga_sprite_ypixRey_4_CYSELG_11967,
      I1 => vga_sprite_ypixRey_4_CYSELF_11981,
      O => vga_sprite_ypixRey_4_CYAND_11979
    );
  vga_sprite_ypixRey_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y53"
    )
    port map (
      IA => vga_sprite_ypixRey_4_CYMUXG2_11977,
      IB => vga_sprite_ypixRey_4_FASTCARRY_11978,
      SEL => vga_sprite_ypixRey_4_CYAND_11979,
      O => vga_sprite_ypixRey_4_CYMUXFAST_11980
    );
  vga_sprite_ypixRey_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y53"
    )
    port map (
      IA => vga_sprite_ypixRey_4_CY0G_11975,
      IB => vga_sprite_ypixRey_4_CYMUXF2_11976,
      SEL => vga_sprite_ypixRey_4_CYSELG_11967,
      O => vga_sprite_ypixRey_4_CYMUXG2_11977
    );
  vga_sprite_ypixRey_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(5),
      O => vga_sprite_ypixRey_4_CY0G_11975
    );
  vga_sprite_ypixRey_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(5),
      O => vga_sprite_ypixRey_4_CYSELG_11967
    );
  vga_sprite_Msub_ypixRey_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y53"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(5),
      ADR1 => b_rreyv(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixRey_lut(5)
    );
  vga_sprite_ypixRey_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_6_XORF_12034,
      O => vga_sprite_ypixRey(6)
    );
  vga_sprite_ypixRey_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y54"
    )
    port map (
      I0 => vga_sprite_ypixRey_6_CYINIT_12033,
      I1 => vga_sprite_Msub_ypixRey_lut(6),
      O => vga_sprite_ypixRey_6_XORF_12034
    );
  vga_sprite_ypixRey_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y54"
    )
    port map (
      IA => vga_sprite_ypixRey_6_CY0F_12032,
      IB => vga_sprite_ypixRey_6_CYINIT_12033,
      SEL => vga_sprite_ypixRey_6_CYSELF_12020,
      O => vga_sprite_Msub_ypixRey_cy_6_Q
    );
  vga_sprite_ypixRey_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y54"
    )
    port map (
      IA => vga_sprite_ypixRey_6_CY0F_12032,
      IB => vga_sprite_ypixRey_6_CY0F_12032,
      SEL => vga_sprite_ypixRey_6_CYSELF_12020,
      O => vga_sprite_ypixRey_6_CYMUXF2_12015
    );
  vga_sprite_ypixRey_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_cy_5_Q,
      O => vga_sprite_ypixRey_6_CYINIT_12033
    );
  vga_sprite_ypixRey_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(6),
      O => vga_sprite_ypixRey_6_CY0F_12032
    );
  vga_sprite_ypixRey_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(6),
      O => vga_sprite_ypixRey_6_CYSELF_12020
    );
  vga_sprite_ypixRey_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_6_XORG_12022,
      O => vga_sprite_ypixRey(7)
    );
  vga_sprite_ypixRey_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y54"
    )
    port map (
      I0 => vga_sprite_Msub_ypixRey_cy_6_Q,
      I1 => vga_sprite_Msub_ypixRey_lut(7),
      O => vga_sprite_ypixRey_6_XORG_12022
    );
  vga_sprite_ypixRey_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_cy_5_Q,
      O => vga_sprite_ypixRey_6_FASTCARRY_12017
    );
  vga_sprite_ypixRey_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y54"
    )
    port map (
      I0 => vga_sprite_ypixRey_6_CYSELG_12006,
      I1 => vga_sprite_ypixRey_6_CYSELF_12020,
      O => vga_sprite_ypixRey_6_CYAND_12018
    );
  vga_sprite_ypixRey_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y54"
    )
    port map (
      IA => vga_sprite_ypixRey_6_CYMUXG2_12016,
      IB => vga_sprite_ypixRey_6_FASTCARRY_12017,
      SEL => vga_sprite_ypixRey_6_CYAND_12018,
      O => vga_sprite_ypixRey_6_CYMUXFAST_12019
    );
  vga_sprite_ypixRey_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y54"
    )
    port map (
      IA => vga_sprite_ypixRey_6_CY0G_12014,
      IB => vga_sprite_ypixRey_6_CYMUXF2_12015,
      SEL => vga_sprite_ypixRey_6_CYSELG_12006,
      O => vga_sprite_ypixRey_6_CYMUXG2_12016
    );
  vga_sprite_ypixRey_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(7),
      O => vga_sprite_ypixRey_6_CY0G_12014
    );
  vga_sprite_ypixRey_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(7),
      O => vga_sprite_ypixRey_6_CYSELG_12006
    );
  vga_sprite_ypixRey_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_8_XORF_12065,
      O => vga_sprite_ypixRey(8)
    );
  vga_sprite_ypixRey_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y55"
    )
    port map (
      I0 => vga_sprite_ypixRey_8_CYINIT_12064,
      I1 => vga_sprite_Msub_ypixRey_lut(8),
      O => vga_sprite_ypixRey_8_XORF_12065
    );
  vga_sprite_ypixRey_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y55"
    )
    port map (
      IA => vga_sprite_ypixRey_8_CY0F_12063,
      IB => vga_sprite_ypixRey_8_CYINIT_12064,
      SEL => vga_sprite_ypixRey_8_CYSELF_12055,
      O => vga_sprite_Msub_ypixRey_cy_8_Q
    );
  vga_sprite_ypixRey_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_6_CYMUXFAST_12019,
      O => vga_sprite_ypixRey_8_CYINIT_12064
    );
  vga_sprite_ypixRey_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(8),
      O => vga_sprite_ypixRey_8_CY0F_12063
    );
  vga_sprite_ypixRey_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixRey_lut(8),
      O => vga_sprite_ypixRey_8_CYSELF_12055
    );
  vga_sprite_ypixRey_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey_8_XORG_12052,
      O => vga_sprite_ypixRey(9)
    );
  vga_sprite_ypixRey_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y55"
    )
    port map (
      I0 => vga_sprite_Msub_ypixRey_cy_8_Q,
      I1 => vga_sprite_Msub_ypixRey_lut(9),
      O => vga_sprite_ypixRey_8_XORG_12052
    );
  b_Madd_add0005_add0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X36Y47"
    )
    port map (
      IA => b_Madd_add0005_add0000_cy_1_CY0F_12095,
      IB => b_Madd_add0005_add0000_cy_1_CYINIT_12096,
      SEL => b_Madd_add0005_add0000_cy_1_CYSELF_12087,
      O => b_Madd_add0005_add0000_cy_0_Q
    );
  b_Madd_add0005_add0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X36Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_cy_1_BXINV_12085,
      O => b_Madd_add0005_add0000_cy_1_CYINIT_12096
    );
  b_Madd_add0005_add0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X36Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(0),
      O => b_Madd_add0005_add0000_cy_1_CY0F_12095
    );
  b_Madd_add0005_add0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X36Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(0),
      O => b_Madd_add0005_add0000_cy_1_CYSELF_12087
    );
  b_Madd_add0005_add0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_Madd_add0005_add0000_cy_1_BXINV_12085
    );
  b_Madd_add0005_add0000_cy_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_cy_1_CYMUXG_12084,
      O => b_Madd_add0005_add0000_cy_1_Q
    );
  b_Madd_add0005_add0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X36Y47"
    )
    port map (
      IA => b_Madd_add0005_add0000_cy_1_CY0G_12082,
      IB => b_Madd_add0005_add0000_cy_0_Q,
      SEL => b_Madd_add0005_add0000_cy_1_CYSELG_12074,
      O => b_Madd_add0005_add0000_cy_1_CYMUXG_12084
    );
  b_Madd_add0005_add0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X36Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(1),
      O => b_Madd_add0005_add0000_cy_1_CY0G_12082
    );
  b_Madd_add0005_add0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X36Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(1),
      O => b_Madd_add0005_add0000_cy_1_CYSELG_12074
    );
  b_add0005_add0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_2_XORF_12134,
      O => b_add0005_add0000(2)
    );
  b_add0005_add0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X36Y48"
    )
    port map (
      I0 => b_add0005_add0000_2_CYINIT_12133,
      I1 => b_Madd_add0005_add0000_lut(2),
      O => b_add0005_add0000_2_XORF_12134
    );
  b_add0005_add0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X36Y48"
    )
    port map (
      IA => b_add0005_add0000_2_CY0F_12132,
      IB => b_add0005_add0000_2_CYINIT_12133,
      SEL => b_add0005_add0000_2_CYSELF_12120,
      O => b_Madd_add0005_add0000_cy_2_Q
    );
  b_add0005_add0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y48"
    )
    port map (
      IA => b_add0005_add0000_2_CY0F_12132,
      IB => b_add0005_add0000_2_CY0F_12132,
      SEL => b_add0005_add0000_2_CYSELF_12120,
      O => b_add0005_add0000_2_CYMUXF2_12115
    );
  b_add0005_add0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X36Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_cy_1_Q,
      O => b_add0005_add0000_2_CYINIT_12133
    );
  b_add0005_add0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X36Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(2),
      O => b_add0005_add0000_2_CY0F_12132
    );
  b_add0005_add0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X36Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(2),
      O => b_add0005_add0000_2_CYSELF_12120
    );
  b_add0005_add0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_2_XORG_12122,
      O => b_add0005_add0000(3)
    );
  b_add0005_add0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X36Y48"
    )
    port map (
      I0 => b_Madd_add0005_add0000_cy_2_Q,
      I1 => b_Madd_add0005_add0000_lut(3),
      O => b_add0005_add0000_2_XORG_12122
    );
  b_add0005_add0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_2_CYMUXFAST_12119,
      O => b_Madd_add0005_add0000_cy_3_Q
    );
  b_add0005_add0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X36Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_cy_1_Q,
      O => b_add0005_add0000_2_FASTCARRY_12117
    );
  b_add0005_add0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X36Y48"
    )
    port map (
      I0 => b_add0005_add0000_2_CYSELG_12106,
      I1 => b_add0005_add0000_2_CYSELF_12120,
      O => b_add0005_add0000_2_CYAND_12118
    );
  b_add0005_add0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X36Y48"
    )
    port map (
      IA => b_add0005_add0000_2_CYMUXG2_12116,
      IB => b_add0005_add0000_2_FASTCARRY_12117,
      SEL => b_add0005_add0000_2_CYAND_12118,
      O => b_add0005_add0000_2_CYMUXFAST_12119
    );
  b_add0005_add0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y48"
    )
    port map (
      IA => b_add0005_add0000_2_CY0G_12114,
      IB => b_add0005_add0000_2_CYMUXF2_12115,
      SEL => b_add0005_add0000_2_CYSELG_12106,
      O => b_add0005_add0000_2_CYMUXG2_12116
    );
  b_add0005_add0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X36Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(3),
      O => b_add0005_add0000_2_CY0G_12114
    );
  b_add0005_add0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X36Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(3),
      O => b_add0005_add0000_2_CYSELG_12106
    );
  b_Madd_add0005_add0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X36Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rmonav(4),
      ADR2 => VCC,
      ADR3 => b_drvmona(4),
      O => b_Madd_add0005_add0000_lut(4)
    );
  b_add0005_add0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_4_XORF_12173,
      O => b_add0005_add0000(4)
    );
  b_add0005_add0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X36Y49"
    )
    port map (
      I0 => b_add0005_add0000_4_CYINIT_12172,
      I1 => b_Madd_add0005_add0000_lut(4),
      O => b_add0005_add0000_4_XORF_12173
    );
  b_add0005_add0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X36Y49"
    )
    port map (
      IA => b_add0005_add0000_4_CY0F_12171,
      IB => b_add0005_add0000_4_CYINIT_12172,
      SEL => b_add0005_add0000_4_CYSELF_12159,
      O => b_Madd_add0005_add0000_cy_4_Q
    );
  b_add0005_add0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y49"
    )
    port map (
      IA => b_add0005_add0000_4_CY0F_12171,
      IB => b_add0005_add0000_4_CY0F_12171,
      SEL => b_add0005_add0000_4_CYSELF_12159,
      O => b_add0005_add0000_4_CYMUXF2_12154
    );
  b_add0005_add0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X36Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_cy_3_Q,
      O => b_add0005_add0000_4_CYINIT_12172
    );
  b_add0005_add0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X36Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(4),
      O => b_add0005_add0000_4_CY0F_12171
    );
  b_add0005_add0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X36Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(4),
      O => b_add0005_add0000_4_CYSELF_12159
    );
  b_add0005_add0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_4_XORG_12161,
      O => b_add0005_add0000(5)
    );
  b_add0005_add0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X36Y49"
    )
    port map (
      I0 => b_Madd_add0005_add0000_cy_4_Q,
      I1 => b_Madd_add0005_add0000_lut(5),
      O => b_add0005_add0000_4_XORG_12161
    );
  b_add0005_add0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_4_CYMUXFAST_12158,
      O => b_Madd_add0005_add0000_cy_5_Q
    );
  b_add0005_add0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X36Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_cy_3_Q,
      O => b_add0005_add0000_4_FASTCARRY_12156
    );
  b_add0005_add0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X36Y49"
    )
    port map (
      I0 => b_add0005_add0000_4_CYSELG_12145,
      I1 => b_add0005_add0000_4_CYSELF_12159,
      O => b_add0005_add0000_4_CYAND_12157
    );
  b_add0005_add0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X36Y49"
    )
    port map (
      IA => b_add0005_add0000_4_CYMUXG2_12155,
      IB => b_add0005_add0000_4_FASTCARRY_12156,
      SEL => b_add0005_add0000_4_CYAND_12157,
      O => b_add0005_add0000_4_CYMUXFAST_12158
    );
  b_add0005_add0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y49"
    )
    port map (
      IA => b_add0005_add0000_4_CY0G_12153,
      IB => b_add0005_add0000_4_CYMUXF2_12154,
      SEL => b_add0005_add0000_4_CYSELG_12145,
      O => b_add0005_add0000_4_CYMUXG2_12155
    );
  b_add0005_add0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X36Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(5),
      O => b_add0005_add0000_4_CY0G_12153
    );
  b_add0005_add0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X36Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(5),
      O => b_add0005_add0000_4_CYSELG_12145
    );
  b_Madd_add0005_add0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X36Y49"
    )
    port map (
      ADR0 => b_rmonav(5),
      ADR1 => b_drvmona(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0005_add0000_lut(5)
    );
  b_add0005_add0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_6_XORF_12212,
      O => b_add0005_add0000(6)
    );
  b_add0005_add0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X36Y50"
    )
    port map (
      I0 => b_add0005_add0000_6_CYINIT_12211,
      I1 => b_Madd_add0005_add0000_lut(6),
      O => b_add0005_add0000_6_XORF_12212
    );
  b_add0005_add0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X36Y50"
    )
    port map (
      IA => b_add0005_add0000_6_CY0F_12210,
      IB => b_add0005_add0000_6_CYINIT_12211,
      SEL => b_add0005_add0000_6_CYSELF_12198,
      O => b_Madd_add0005_add0000_cy_6_Q
    );
  b_add0005_add0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y50"
    )
    port map (
      IA => b_add0005_add0000_6_CY0F_12210,
      IB => b_add0005_add0000_6_CY0F_12210,
      SEL => b_add0005_add0000_6_CYSELF_12198,
      O => b_add0005_add0000_6_CYMUXF2_12193
    );
  b_add0005_add0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X36Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_cy_5_Q,
      O => b_add0005_add0000_6_CYINIT_12211
    );
  b_add0005_add0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X36Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(6),
      O => b_add0005_add0000_6_CY0F_12210
    );
  b_add0005_add0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X36Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(6),
      O => b_add0005_add0000_6_CYSELF_12198
    );
  b_add0005_add0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_6_XORG_12200,
      O => b_add0005_add0000(7)
    );
  b_add0005_add0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X36Y50"
    )
    port map (
      I0 => b_Madd_add0005_add0000_cy_6_Q,
      I1 => b_Madd_add0005_add0000_lut(7),
      O => b_add0005_add0000_6_XORG_12200
    );
  b_add0005_add0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X36Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_cy_5_Q,
      O => b_add0005_add0000_6_FASTCARRY_12195
    );
  b_add0005_add0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X36Y50"
    )
    port map (
      I0 => b_add0005_add0000_6_CYSELG_12184,
      I1 => b_add0005_add0000_6_CYSELF_12198,
      O => b_add0005_add0000_6_CYAND_12196
    );
  b_add0005_add0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X36Y50"
    )
    port map (
      IA => b_add0005_add0000_6_CYMUXG2_12194,
      IB => b_add0005_add0000_6_FASTCARRY_12195,
      SEL => b_add0005_add0000_6_CYAND_12196,
      O => b_add0005_add0000_6_CYMUXFAST_12197
    );
  b_add0005_add0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y50"
    )
    port map (
      IA => b_add0005_add0000_6_CY0G_12192,
      IB => b_add0005_add0000_6_CYMUXF2_12193,
      SEL => b_add0005_add0000_6_CYSELG_12184,
      O => b_add0005_add0000_6_CYMUXG2_12194
    );
  b_add0005_add0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X36Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(7),
      O => b_add0005_add0000_6_CY0G_12192
    );
  b_add0005_add0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X36Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(7),
      O => b_add0005_add0000_6_CYSELG_12184
    );
  b_Madd_add0005_add0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X36Y50"
    )
    port map (
      ADR0 => b_rmonav(7),
      ADR1 => b_drvmona(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0005_add0000_lut(7)
    );
  b_add0005_add0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_8_XORF_12243,
      O => b_add0005_add0000(8)
    );
  b_add0005_add0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X36Y51"
    )
    port map (
      I0 => b_add0005_add0000_8_CYINIT_12242,
      I1 => b_Madd_add0005_add0000_lut(8),
      O => b_add0005_add0000_8_XORF_12243
    );
  b_add0005_add0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X36Y51"
    )
    port map (
      IA => b_add0005_add0000_8_CY0F_12241,
      IB => b_add0005_add0000_8_CYINIT_12242,
      SEL => b_add0005_add0000_8_CYSELF_12233,
      O => b_Madd_add0005_add0000_cy_8_Q
    );
  b_add0005_add0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X36Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_6_CYMUXFAST_12197,
      O => b_add0005_add0000_8_CYINIT_12242
    );
  b_add0005_add0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X36Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(8),
      O => b_add0005_add0000_8_CY0F_12241
    );
  b_add0005_add0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X36Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0005_add0000_lut(8),
      O => b_add0005_add0000_8_CYSELF_12233
    );
  b_add0005_add0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0005_add0000_8_XORG_12230,
      O => b_add0005_add0000(9)
    );
  b_add0005_add0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X36Y51"
    )
    port map (
      I0 => b_Madd_add0005_add0000_cy_8_Q,
      I1 => b_Maccum_rmonav_lut(9),
      O => b_add0005_add0000_8_XORG_12230
    );
  vga_sprite_rom_addr21_addsub0001_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_5_XORF_12279,
      O => vga_sprite_rom_addr21_addsub0001(5)
    );
  vga_sprite_rom_addr21_addsub0001_5_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y44"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0001_5_CYINIT_12278,
      I1 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(5),
      O => vga_sprite_rom_addr21_addsub0001_5_XORF_12279
    );
  vga_sprite_rom_addr21_addsub0001_5_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y44"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_5_CY0F_12277,
      IB => vga_sprite_rom_addr21_addsub0001_5_CYINIT_12278,
      SEL => vga_sprite_rom_addr21_addsub0001_5_CYSELF_12269,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(5)
    );
  vga_sprite_rom_addr21_addsub0001_5_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_5_BXINV_12267,
      O => vga_sprite_rom_addr21_addsub0001_5_CYINIT_12278
    );
  vga_sprite_rom_addr21_addsub0001_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(0),
      O => vga_sprite_rom_addr21_addsub0001_5_CY0F_12277
    );
  vga_sprite_rom_addr21_addsub0001_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(5),
      O => vga_sprite_rom_addr21_addsub0001_5_CYSELF_12269
    );
  vga_sprite_rom_addr21_addsub0001_5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_rom_addr21_addsub0001_5_BXINV_12267
    );
  vga_sprite_rom_addr21_addsub0001_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_5_XORG_12265,
      O => vga_sprite_rom_addr21_addsub0001(6)
    );
  vga_sprite_rom_addr21_addsub0001_5_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y44"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(5),
      I1 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(6),
      O => vga_sprite_rom_addr21_addsub0001_5_XORG_12265
    );
  vga_sprite_rom_addr21_addsub0001_5_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_5_CYMUXG_12264,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(6)
    );
  vga_sprite_rom_addr21_addsub0001_5_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X23Y44"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_5_CY0G_12262,
      IB => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(5),
      SEL => vga_sprite_rom_addr21_addsub0001_5_CYSELG_12254,
      O => vga_sprite_rom_addr21_addsub0001_5_CYMUXG_12264
    );
  vga_sprite_rom_addr21_addsub0001_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000(6),
      O => vga_sprite_rom_addr21_addsub0001_5_CY0G_12262
    );
  vga_sprite_rom_addr21_addsub0001_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(6),
      O => vga_sprite_rom_addr21_addsub0001_5_CYSELG_12254
    );
  vga_sprite_rom_addr21_addsub0001_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_7_XORF_12318,
      O => vga_sprite_rom_addr21_addsub0001(7)
    );
  vga_sprite_rom_addr21_addsub0001_7_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y45"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0001_7_CYINIT_12317,
      I1 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(7),
      O => vga_sprite_rom_addr21_addsub0001_7_XORF_12318
    );
  vga_sprite_rom_addr21_addsub0001_7_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y45"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_7_CY0F_12316,
      IB => vga_sprite_rom_addr21_addsub0001_7_CYINIT_12317,
      SEL => vga_sprite_rom_addr21_addsub0001_7_CYSELF_12304,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(7)
    );
  vga_sprite_rom_addr21_addsub0001_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y45"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_7_CY0F_12316,
      IB => vga_sprite_rom_addr21_addsub0001_7_CY0F_12316,
      SEL => vga_sprite_rom_addr21_addsub0001_7_CYSELF_12304,
      O => vga_sprite_rom_addr21_addsub0001_7_CYMUXF2_12299
    );
  vga_sprite_rom_addr21_addsub0001_7_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(6),
      O => vga_sprite_rom_addr21_addsub0001_7_CYINIT_12317
    );
  vga_sprite_rom_addr21_addsub0001_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000(7),
      O => vga_sprite_rom_addr21_addsub0001_7_CY0F_12316
    );
  vga_sprite_rom_addr21_addsub0001_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(7),
      O => vga_sprite_rom_addr21_addsub0001_7_CYSELF_12304
    );
  vga_sprite_rom_addr21_addsub0001_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_7_XORG_12306,
      O => vga_sprite_rom_addr21_addsub0001(8)
    );
  vga_sprite_rom_addr21_addsub0001_7_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y45"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(7),
      I1 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(8),
      O => vga_sprite_rom_addr21_addsub0001_7_XORG_12306
    );
  vga_sprite_rom_addr21_addsub0001_7_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_7_CYMUXFAST_12303,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(8)
    );
  vga_sprite_rom_addr21_addsub0001_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(6),
      O => vga_sprite_rom_addr21_addsub0001_7_FASTCARRY_12301
    );
  vga_sprite_rom_addr21_addsub0001_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y45"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0001_7_CYSELG_12290,
      I1 => vga_sprite_rom_addr21_addsub0001_7_CYSELF_12304,
      O => vga_sprite_rom_addr21_addsub0001_7_CYAND_12302
    );
  vga_sprite_rom_addr21_addsub0001_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y45"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_7_CYMUXG2_12300,
      IB => vga_sprite_rom_addr21_addsub0001_7_FASTCARRY_12301,
      SEL => vga_sprite_rom_addr21_addsub0001_7_CYAND_12302,
      O => vga_sprite_rom_addr21_addsub0001_7_CYMUXFAST_12303
    );
  vga_sprite_rom_addr21_addsub0001_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y45"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_7_CY0G_12298,
      IB => vga_sprite_rom_addr21_addsub0001_7_CYMUXF2_12299,
      SEL => vga_sprite_rom_addr21_addsub0001_7_CYSELG_12290,
      O => vga_sprite_rom_addr21_addsub0001_7_CYMUXG2_12300
    );
  vga_sprite_rom_addr21_addsub0001_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000(8),
      O => vga_sprite_rom_addr21_addsub0001_7_CY0G_12298
    );
  vga_sprite_rom_addr21_addsub0001_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(8),
      O => vga_sprite_rom_addr21_addsub0001_7_CYSELG_12290
    );
  vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X23Y46"
    )
    port map (
      ADR0 => vga_sprite_rom_addr21_addsub0000(9),
      ADR1 => VCC,
      ADR2 => vga_sprite_ypixMona(7),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(9)
    );
  vga_sprite_rom_addr21_addsub0001_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_9_XORF_12357,
      O => vga_sprite_rom_addr21_addsub0001(9)
    );
  vga_sprite_rom_addr21_addsub0001_9_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y46"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0001_9_CYINIT_12356,
      I1 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(9),
      O => vga_sprite_rom_addr21_addsub0001_9_XORF_12357
    );
  vga_sprite_rom_addr21_addsub0001_9_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y46"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_9_CY0F_12355,
      IB => vga_sprite_rom_addr21_addsub0001_9_CYINIT_12356,
      SEL => vga_sprite_rom_addr21_addsub0001_9_CYSELF_12343,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(9)
    );
  vga_sprite_rom_addr21_addsub0001_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y46"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_9_CY0F_12355,
      IB => vga_sprite_rom_addr21_addsub0001_9_CY0F_12355,
      SEL => vga_sprite_rom_addr21_addsub0001_9_CYSELF_12343,
      O => vga_sprite_rom_addr21_addsub0001_9_CYMUXF2_12338
    );
  vga_sprite_rom_addr21_addsub0001_9_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(8),
      O => vga_sprite_rom_addr21_addsub0001_9_CYINIT_12356
    );
  vga_sprite_rom_addr21_addsub0001_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000(9),
      O => vga_sprite_rom_addr21_addsub0001_9_CY0F_12355
    );
  vga_sprite_rom_addr21_addsub0001_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(9),
      O => vga_sprite_rom_addr21_addsub0001_9_CYSELF_12343
    );
  vga_sprite_rom_addr21_addsub0001_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_9_XORG_12345,
      O => vga_sprite_rom_addr21_addsub0001(10)
    );
  vga_sprite_rom_addr21_addsub0001_9_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y46"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(9),
      I1 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(10),
      O => vga_sprite_rom_addr21_addsub0001_9_XORG_12345
    );
  vga_sprite_rom_addr21_addsub0001_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_9_CYMUXFAST_12342,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(10)
    );
  vga_sprite_rom_addr21_addsub0001_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(8),
      O => vga_sprite_rom_addr21_addsub0001_9_FASTCARRY_12340
    );
  vga_sprite_rom_addr21_addsub0001_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y46"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0001_9_CYSELG_12329,
      I1 => vga_sprite_rom_addr21_addsub0001_9_CYSELF_12343,
      O => vga_sprite_rom_addr21_addsub0001_9_CYAND_12341
    );
  vga_sprite_rom_addr21_addsub0001_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y46"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_9_CYMUXG2_12339,
      IB => vga_sprite_rom_addr21_addsub0001_9_FASTCARRY_12340,
      SEL => vga_sprite_rom_addr21_addsub0001_9_CYAND_12341,
      O => vga_sprite_rom_addr21_addsub0001_9_CYMUXFAST_12342
    );
  vga_sprite_rom_addr21_addsub0001_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y46"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_9_CY0G_12337,
      IB => vga_sprite_rom_addr21_addsub0001_9_CYMUXF2_12338,
      SEL => vga_sprite_rom_addr21_addsub0001_9_CYSELG_12329,
      O => vga_sprite_rom_addr21_addsub0001_9_CYMUXG2_12339
    );
  vga_sprite_rom_addr21_addsub0001_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000(10),
      O => vga_sprite_rom_addr21_addsub0001_9_CY0G_12337
    );
  vga_sprite_rom_addr21_addsub0001_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(10),
      O => vga_sprite_rom_addr21_addsub0001_9_CYSELG_12329
    );
  vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut_10_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X23Y46"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(8),
      ADR1 => vga_sprite_rom_addr21_addsub0000(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(10)
    );
  vga_sprite_rom_addr21_addsub0001_11_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X23Y47"
    )
    port map (
      O => vga_sprite_rom_addr21_addsub0001_11_LOGIC_ZERO_12376
    );
  vga_sprite_rom_addr21_addsub0001_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_11_XORF_12396,
      O => vga_sprite_rom_addr21_addsub0001(11)
    );
  vga_sprite_rom_addr21_addsub0001_11_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y47"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0001_11_CYINIT_12395,
      I1 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(11),
      O => vga_sprite_rom_addr21_addsub0001_11_XORF_12396
    );
  vga_sprite_rom_addr21_addsub0001_11_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y47"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_11_CY0F_12394,
      IB => vga_sprite_rom_addr21_addsub0001_11_CYINIT_12395,
      SEL => vga_sprite_rom_addr21_addsub0001_11_CYSELF_12382,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(11)
    );
  vga_sprite_rom_addr21_addsub0001_11_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y47"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_11_CY0F_12394,
      IB => vga_sprite_rom_addr21_addsub0001_11_CY0F_12394,
      SEL => vga_sprite_rom_addr21_addsub0001_11_CYSELF_12382,
      O => vga_sprite_rom_addr21_addsub0001_11_CYMUXF2_12377
    );
  vga_sprite_rom_addr21_addsub0001_11_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(10),
      O => vga_sprite_rom_addr21_addsub0001_11_CYINIT_12395
    );
  vga_sprite_rom_addr21_addsub0001_11_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000(11),
      O => vga_sprite_rom_addr21_addsub0001_11_CY0F_12394
    );
  vga_sprite_rom_addr21_addsub0001_11_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(11),
      O => vga_sprite_rom_addr21_addsub0001_11_CYSELF_12382
    );
  vga_sprite_rom_addr21_addsub0001_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_11_XORG_12384,
      O => vga_sprite_rom_addr21_addsub0001(12)
    );
  vga_sprite_rom_addr21_addsub0001_11_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y47"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(11),
      I1 => vga_sprite_rom_addr21_addsub0001_11_G,
      O => vga_sprite_rom_addr21_addsub0001_11_XORG_12384
    );
  vga_sprite_rom_addr21_addsub0001_11_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0001_Madd_cy(10),
      O => vga_sprite_rom_addr21_addsub0001_11_FASTCARRY_12379
    );
  vga_sprite_rom_addr21_addsub0001_11_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y47"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0001_11_CYSELG_12367,
      I1 => vga_sprite_rom_addr21_addsub0001_11_CYSELF_12382,
      O => vga_sprite_rom_addr21_addsub0001_11_CYAND_12380
    );
  vga_sprite_rom_addr21_addsub0001_11_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y47"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_11_CYMUXG2_12378,
      IB => vga_sprite_rom_addr21_addsub0001_11_FASTCARRY_12379,
      SEL => vga_sprite_rom_addr21_addsub0001_11_CYAND_12380,
      O => vga_sprite_rom_addr21_addsub0001_11_CYMUXFAST_12381
    );
  vga_sprite_rom_addr21_addsub0001_11_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y47"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0001_11_LOGIC_ZERO_12376,
      IB => vga_sprite_rom_addr21_addsub0001_11_CYMUXF2_12377,
      SEL => vga_sprite_rom_addr21_addsub0001_11_CYSELG_12367,
      O => vga_sprite_rom_addr21_addsub0001_11_CYMUXG2_12378
    );
  vga_sprite_rom_addr21_addsub0001_11_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_11_G,
      O => vga_sprite_rom_addr21_addsub0001_11_CYSELG_12367
    );
  vga_sprite_rom_addr21_addsub0001_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_13_XORF_12411,
      O => vga_sprite_rom_addr21_addsub0001(13)
    );
  vga_sprite_rom_addr21_addsub0001_13_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y48"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0001_13_CYINIT_12410,
      I1 => vga_sprite_rom_addr21_addsub0000_13_rt_12408,
      O => vga_sprite_rom_addr21_addsub0001_13_XORF_12411
    );
  vga_sprite_rom_addr21_addsub0001_13_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001_11_CYMUXFAST_12381,
      O => vga_sprite_rom_addr21_addsub0001_13_CYINIT_12410
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y38"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CY0F_12441,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYINIT_12442,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYSELF_12433,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_0_Q
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_BXINV_12431,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYINIT_12442
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(0),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CY0F_12441
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(0),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYSELF_12433
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_BXINV_12431
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X29Y38"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CY0G_12428,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_0_Q,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYSELG_12420,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYMUXG_12430
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(1),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CY0G_12428
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(1),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYSELG_12420
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y39"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0F_12473,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0F_12473,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELF_12464,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXF2_12459
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(2),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0F_12473
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(2),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELF_12464
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_1_CYMUXG_12430,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_FASTCARRY_12461
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y39"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELG_12450,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELF_12464,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYAND_12462
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y39"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXG2_12460,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_FASTCARRY_12461,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYAND_12462,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXFAST_12463
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y39"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0G_12458,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXF2_12459,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELG_12450,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXG2_12460
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(3),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CY0G_12458
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(3),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYSELG_12450
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y40"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0F_12504,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0F_12504,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELF_12496,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXF2_12491
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0000_4_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0F_12504
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELF_12496
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_3_CYMUXFAST_12463,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_FASTCARRY_12493
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y40"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELG_12484,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELF_12496,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYAND_12494
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y40"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXG2_12492,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_FASTCARRY_12493,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYAND_12494,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXFAST_12495
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y40"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0G_12490,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXF2_12491,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELG_12484,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXG2_12492
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0000_5_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CY0G_12490
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(5),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYSELG_12484
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y41"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0F_12537,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0F_12537,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELF_12529,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXF2_12524
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0000(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0F_12537
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELF_12529
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_5_CYMUXFAST_12495,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_FASTCARRY_12526
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y41"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELG_12515,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELF_12529,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYAND_12527
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y41"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXG2_12525,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_FASTCARRY_12526,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYAND_12527,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXFAST_12528
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y41"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0G_12523,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXF2_12524,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELG_12515,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXG2_12525
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0001_lut_7_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CY0G_12523
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYSELG_12515
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y42"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0F_12570,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0F_12570,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELF_12563,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXF2_12558
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0001_lut_8_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0F_12570
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(8),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELF_12563
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXFAST_12562,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_Q
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_7_CYMUXFAST_12528,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_FASTCARRY_12560
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y42"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELG_12551,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELF_12563,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYAND_12561
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y42"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXG2_12559,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_FASTCARRY_12560,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYAND_12561,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXFAST_12562
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y42"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0G_12557,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXF2_12558,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELG_12551,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYMUXG2_12559
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0001_lut(9),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CY0G_12557
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(9),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_CYSELG_12551
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5AA5",
      LOC => "SLICE_X29Y42"
    )
    port map (
      ADR0 => b_cmonav(8),
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0001_lut_8_0,
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0000_cy(7),
      ADR3 => U2_HCS(8),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(8)
    );
  b_drvrey_0_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X41Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_0_SRINV_12582,
      O => b_drvrey_0_FFY_RST
    );
  b_drvrey_1 : X_FF
    generic map(
      LOC => "SLICE_X41Y55",
      INIT => '0'
    )
    port map (
      I => b_drvrey_0_DYMUX_12598,
      CE => b_drvrey_0_CEINV_12580,
      CLK => b_drvrey_0_CLKINV_12581,
      SET => GND,
      RST => b_drvrey_0_FFY_RST,
      O => b_drvrey(1)
    );
  b_drvrey_0 : X_FF
    generic map(
      LOC => "SLICE_X41Y55",
      INIT => '1'
    )
    port map (
      I => b_drvrey_0_DXMUX_12621,
      CE => b_drvrey_0_CEINV_12580,
      CLK => b_drvrey_0_CLKINV_12581,
      SET => b_drvrey_0_SRINV_12582,
      RST => GND,
      O => b_drvrey(0)
    );
  b_drvrey_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y55"
    )
    port map (
      O => b_drvrey_0_LOGIC_ZERO_12593
    );
  b_drvrey_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X41Y55"
    )
    port map (
      O => b_drvrey_0_LOGIC_ONE_12618
    );
  b_drvrey_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_0_XORF_12619,
      O => b_drvrey_0_DXMUX_12621
    );
  b_drvrey_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y55"
    )
    port map (
      I0 => b_drvrey_0_CYINIT_12617,
      I1 => b_drvrey_0_F,
      O => b_drvrey_0_XORF_12619
    );
  b_drvrey_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y55"
    )
    port map (
      IA => b_drvrey_0_LOGIC_ONE_12618,
      IB => b_drvrey_0_CYINIT_12617,
      SEL => b_drvrey_0_CYSELF_12608,
      O => b_Madd_drvrey_sub0000_cy_0_Q
    );
  b_drvrey_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_0_BXINV_12606,
      O => b_drvrey_0_CYINIT_12617
    );
  b_drvrey_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_0_F,
      O => b_drvrey_0_CYSELF_12608
    );
  b_drvrey_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_drvrey_0_BXINV_12606
    );
  b_drvrey_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_0_XORG_12596,
      O => b_drvrey_0_DYMUX_12598
    );
  b_drvrey_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y55"
    )
    port map (
      I0 => b_Madd_drvrey_sub0000_cy_0_Q,
      I1 => b_Madd_drvrey_not0000(1),
      O => b_drvrey_0_XORG_12596
    );
  b_drvrey_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_0_CYMUXG_12595,
      O => b_Madd_drvrey_sub0000_cy_1_Q
    );
  b_drvrey_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X41Y55"
    )
    port map (
      IA => b_drvrey_0_LOGIC_ZERO_12593,
      IB => b_Madd_drvrey_sub0000_cy_0_Q,
      SEL => b_drvrey_0_CYSELG_12584,
      O => b_drvrey_0_CYMUXG_12595
    );
  b_drvrey_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_not0000(1),
      O => b_drvrey_0_CYSELG_12584
    );
  b_drvrey_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_drvrey_0_SRINV_12582
    );
  b_drvrey_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvrey_0_CLKINV_12581
    );
  b_drvrey_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not0002_0,
      O => b_drvrey_0_CEINV_12580
    );
  b_Madd_drvrey_not0000_1_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X41Y55"
    )
    port map (
      ADR0 => b_drvrey(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvrey_not0000(1)
    );
  b_drvrey_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y56"
    )
    port map (
      O => b_drvrey_2_LOGIC_ZERO_12650
    );
  b_drvrey_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_2_XORF_12678,
      O => b_drvrey_2_DXMUX_12680
    );
  b_drvrey_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y56"
    )
    port map (
      I0 => b_drvrey_2_CYINIT_12677,
      I1 => b_Madd_drvrey_not0000(2),
      O => b_drvrey_2_XORF_12678
    );
  b_drvrey_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y56"
    )
    port map (
      IA => b_drvrey_2_LOGIC_ZERO_12650,
      IB => b_drvrey_2_CYINIT_12677,
      SEL => b_drvrey_2_CYSELF_12656,
      O => b_Madd_drvrey_sub0000_cy_2_Q
    );
  b_drvrey_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y56"
    )
    port map (
      IA => b_drvrey_2_LOGIC_ZERO_12650,
      IB => b_drvrey_2_LOGIC_ZERO_12650,
      SEL => b_drvrey_2_CYSELF_12656,
      O => b_drvrey_2_CYMUXF2_12651
    );
  b_drvrey_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_sub0000_cy_1_Q,
      O => b_drvrey_2_CYINIT_12677
    );
  b_drvrey_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_not0000(2),
      O => b_drvrey_2_CYSELF_12656
    );
  b_drvrey_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_2_XORG_12658,
      O => b_drvrey_2_DYMUX_12660
    );
  b_drvrey_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y56"
    )
    port map (
      I0 => b_Madd_drvrey_sub0000_cy_2_Q,
      I1 => b_Madd_drvrey_not0000(3),
      O => b_drvrey_2_XORG_12658
    );
  b_drvrey_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_2_CYMUXFAST_12655,
      O => b_Madd_drvrey_sub0000_cy_3_Q
    );
  b_drvrey_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_sub0000_cy_1_Q,
      O => b_drvrey_2_FASTCARRY_12653
    );
  b_drvrey_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y56"
    )
    port map (
      I0 => b_drvrey_2_CYSELG_12641,
      I1 => b_drvrey_2_CYSELF_12656,
      O => b_drvrey_2_CYAND_12654
    );
  b_drvrey_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y56"
    )
    port map (
      IA => b_drvrey_2_CYMUXG2_12652,
      IB => b_drvrey_2_FASTCARRY_12653,
      SEL => b_drvrey_2_CYAND_12654,
      O => b_drvrey_2_CYMUXFAST_12655
    );
  b_drvrey_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y56"
    )
    port map (
      IA => b_drvrey_2_LOGIC_ZERO_12650,
      IB => b_drvrey_2_CYMUXF2_12651,
      SEL => b_drvrey_2_CYSELG_12641,
      O => b_drvrey_2_CYMUXG2_12652
    );
  b_drvrey_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_not0000(3),
      O => b_drvrey_2_CYSELG_12641
    );
  b_drvrey_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_drvrey_2_SRINV_12639
    );
  b_drvrey_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvrey_2_CLKINV_12638
    );
  b_drvrey_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not0002_0,
      O => b_drvrey_2_CEINV_12637
    );
  b_Madd_drvrey_not0000_3_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X41Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_drvrey(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvrey_not0000(3)
    );
  b_drvrey_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y57"
    )
    port map (
      O => b_drvrey_4_LOGIC_ZERO_12710
    );
  b_drvrey_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_4_XORF_12738,
      O => b_drvrey_4_DXMUX_12740
    );
  b_drvrey_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y57"
    )
    port map (
      I0 => b_drvrey_4_CYINIT_12737,
      I1 => b_Madd_drvrey_not0000(4),
      O => b_drvrey_4_XORF_12738
    );
  b_drvrey_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y57"
    )
    port map (
      IA => b_drvrey_4_LOGIC_ZERO_12710,
      IB => b_drvrey_4_CYINIT_12737,
      SEL => b_drvrey_4_CYSELF_12716,
      O => b_Madd_drvrey_sub0000_cy_4_Q
    );
  b_drvrey_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y57"
    )
    port map (
      IA => b_drvrey_4_LOGIC_ZERO_12710,
      IB => b_drvrey_4_LOGIC_ZERO_12710,
      SEL => b_drvrey_4_CYSELF_12716,
      O => b_drvrey_4_CYMUXF2_12711
    );
  b_drvrey_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_sub0000_cy_3_Q,
      O => b_drvrey_4_CYINIT_12737
    );
  b_drvrey_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_not0000(4),
      O => b_drvrey_4_CYSELF_12716
    );
  b_drvrey_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_4_XORG_12718,
      O => b_drvrey_4_DYMUX_12720
    );
  b_drvrey_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y57"
    )
    port map (
      I0 => b_Madd_drvrey_sub0000_cy_4_Q,
      I1 => b_Madd_drvrey_not0000(5),
      O => b_drvrey_4_XORG_12718
    );
  b_drvrey_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_4_CYMUXFAST_12715,
      O => b_Madd_drvrey_sub0000_cy_5_Q
    );
  b_drvrey_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_sub0000_cy_3_Q,
      O => b_drvrey_4_FASTCARRY_12713
    );
  b_drvrey_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y57"
    )
    port map (
      I0 => b_drvrey_4_CYSELG_12701,
      I1 => b_drvrey_4_CYSELF_12716,
      O => b_drvrey_4_CYAND_12714
    );
  b_drvrey_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y57"
    )
    port map (
      IA => b_drvrey_4_CYMUXG2_12712,
      IB => b_drvrey_4_FASTCARRY_12713,
      SEL => b_drvrey_4_CYAND_12714,
      O => b_drvrey_4_CYMUXFAST_12715
    );
  b_drvrey_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y57"
    )
    port map (
      IA => b_drvrey_4_LOGIC_ZERO_12710,
      IB => b_drvrey_4_CYMUXF2_12711,
      SEL => b_drvrey_4_CYSELG_12701,
      O => b_drvrey_4_CYMUXG2_12712
    );
  b_drvrey_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_not0000(5),
      O => b_drvrey_4_CYSELG_12701
    );
  b_drvrey_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_drvrey_4_SRINV_12699
    );
  b_drvrey_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvrey_4_CLKINV_12698
    );
  b_drvrey_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not0002_0,
      O => b_drvrey_4_CEINV_12697
    );
  b_drvrey_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y58"
    )
    port map (
      O => b_drvrey_6_LOGIC_ZERO_12770
    );
  b_drvrey_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_6_XORF_12798,
      O => b_drvrey_6_DXMUX_12800
    );
  b_drvrey_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y58"
    )
    port map (
      I0 => b_drvrey_6_CYINIT_12797,
      I1 => b_Madd_drvrey_not0000(6),
      O => b_drvrey_6_XORF_12798
    );
  b_drvrey_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y58"
    )
    port map (
      IA => b_drvrey_6_LOGIC_ZERO_12770,
      IB => b_drvrey_6_CYINIT_12797,
      SEL => b_drvrey_6_CYSELF_12776,
      O => b_Madd_drvrey_sub0000_cy_6_Q
    );
  b_drvrey_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y58"
    )
    port map (
      IA => b_drvrey_6_LOGIC_ZERO_12770,
      IB => b_drvrey_6_LOGIC_ZERO_12770,
      SEL => b_drvrey_6_CYSELF_12776,
      O => b_drvrey_6_CYMUXF2_12771
    );
  b_drvrey_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_sub0000_cy_5_Q,
      O => b_drvrey_6_CYINIT_12797
    );
  b_drvrey_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_not0000(6),
      O => b_drvrey_6_CYSELF_12776
    );
  b_drvrey_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_6_XORG_12778,
      O => b_drvrey_6_DYMUX_12780
    );
  b_drvrey_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y58"
    )
    port map (
      I0 => b_Madd_drvrey_sub0000_cy_6_Q,
      I1 => b_Madd_drvrey_not0000(7),
      O => b_drvrey_6_XORG_12778
    );
  b_drvrey_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_sub0000_cy_5_Q,
      O => b_drvrey_6_FASTCARRY_12773
    );
  b_drvrey_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y58"
    )
    port map (
      I0 => b_drvrey_6_CYSELG_12761,
      I1 => b_drvrey_6_CYSELF_12776,
      O => b_drvrey_6_CYAND_12774
    );
  b_drvrey_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y58"
    )
    port map (
      IA => b_drvrey_6_CYMUXG2_12772,
      IB => b_drvrey_6_FASTCARRY_12773,
      SEL => b_drvrey_6_CYAND_12774,
      O => b_drvrey_6_CYMUXFAST_12775
    );
  b_drvrey_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y58"
    )
    port map (
      IA => b_drvrey_6_LOGIC_ZERO_12770,
      IB => b_drvrey_6_CYMUXF2_12771,
      SEL => b_drvrey_6_CYSELG_12761,
      O => b_drvrey_6_CYMUXG2_12772
    );
  b_drvrey_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_not0000(7),
      O => b_drvrey_6_CYSELG_12761
    );
  b_drvrey_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_drvrey_6_SRINV_12759
    );
  b_drvrey_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvrey_6_CLKINV_12758
    );
  b_drvrey_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not0002_0,
      O => b_drvrey_6_CEINV_12757
    );
  b_drvrey_6 : X_FF
    generic map(
      LOC => "SLICE_X41Y58",
      INIT => '0'
    )
    port map (
      I => b_drvrey_6_DXMUX_12800,
      CE => b_drvrey_6_CEINV_12757,
      CLK => b_drvrey_6_CLKINV_12758,
      SET => GND,
      RST => b_drvrey_6_SRINV_12759,
      O => b_drvrey(6)
    );
  b_drvrey_8_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X41Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_8_SRINV_12818,
      O => b_drvrey_8_FFY_RST
    );
  b_drvrey_9 : X_FF
    generic map(
      LOC => "SLICE_X41Y59",
      INIT => '0'
    )
    port map (
      I => b_drvrey_8_DYMUX_12831,
      CE => b_drvrey_8_CEINV_12816,
      CLK => b_drvrey_8_CLKINV_12817,
      SET => GND,
      RST => b_drvrey_8_FFY_RST,
      O => b_drvrey(9)
    );
  b_Madd_drvrey_not0000_8_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X41Y59"
    )
    port map (
      ADR0 => b_drvrey(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvrey_not0000(8)
    );
  b_drvrey_8_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X41Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_8_SRINV_12818,
      O => b_drvrey_8_FFX_RST
    );
  b_drvrey_8 : X_FF
    generic map(
      LOC => "SLICE_X41Y59",
      INIT => '0'
    )
    port map (
      I => b_drvrey_8_DXMUX_12853,
      CE => b_drvrey_8_CEINV_12816,
      CLK => b_drvrey_8_CLKINV_12817,
      SET => GND,
      RST => b_drvrey_8_FFX_RST,
      O => b_drvrey(8)
    );
  b_drvrey_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X41Y59"
    )
    port map (
      O => b_drvrey_8_LOGIC_ZERO_12850
    );
  b_drvrey_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_8_XORF_12851,
      O => b_drvrey_8_DXMUX_12853
    );
  b_drvrey_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y59"
    )
    port map (
      I0 => b_drvrey_8_CYINIT_12849,
      I1 => b_Madd_drvrey_not0000(8),
      O => b_drvrey_8_XORF_12851
    );
  b_drvrey_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y59"
    )
    port map (
      IA => b_drvrey_8_LOGIC_ZERO_12850,
      IB => b_drvrey_8_CYINIT_12849,
      SEL => b_drvrey_8_CYSELF_12840,
      O => b_Madd_drvrey_sub0000_cy_8_Q
    );
  b_drvrey_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_6_CYMUXFAST_12775,
      O => b_drvrey_8_CYINIT_12849
    );
  b_drvrey_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvrey_not0000(8),
      O => b_drvrey_8_CYSELF_12840
    );
  b_drvrey_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_8_XORG_12829,
      O => b_drvrey_8_DYMUX_12831
    );
  b_drvrey_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y59"
    )
    port map (
      I0 => b_Madd_drvrey_sub0000_cy_8_Q,
      I1 => b_Madd_drvrey_not0000(9),
      O => b_drvrey_8_XORG_12829
    );
  b_drvrey_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_drvrey_8_SRINV_12818
    );
  b_drvrey_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvrey_8_CLKINV_12817
    );
  b_drvrey_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvrey_not0002_0,
      O => b_drvrey_8_CEINV_12816
    );
  b_Madd_drvrey_not0000_9_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X41Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvrey(9),
      O => b_Madd_drvrey_not0000(9)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y47"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CY0F_12889,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYINIT_12890,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYSELF_12881,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_0_Q
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_BXINV_12879,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYINIT_12890
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CY0F_12889
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(0),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYSELF_12881
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_BXINV_12879
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X33Y47"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CY0G_12876,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_0_Q,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYSELG_12868,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYMUXG_12878
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X33Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CY0G_12876
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(1),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYSELG_12868
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y48"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0F_12921,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0F_12921,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELF_12912,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXF2_12907
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0F_12921
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(2),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELF_12912
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_1_CYMUXG_12878,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_FASTCARRY_12909
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y48"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELG_12899,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELF_12912,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYAND_12910
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y48"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXG2_12908,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_FASTCARRY_12909,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYAND_12910,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXFAST_12911
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y48"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0G_12906,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXF2_12907,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELG_12899,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXG2_12908
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X33Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CY0G_12906
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(3),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYSELG_12899
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y49"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0F_12952,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0F_12952,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELF_12945,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXF2_12940
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0F_12952
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELF_12945
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_3_CYMUXFAST_12911,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_FASTCARRY_12942
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y49"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELG_12931,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELF_12945,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYAND_12943
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y49"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXG2_12941,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_FASTCARRY_12942,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYAND_12943,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXFAST_12944
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y49"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0G_12939,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXF2_12940,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELG_12931,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXG2_12941
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X33Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CY0G_12939
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(5),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYSELG_12931
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y50"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0F_12983,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0F_12983,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELF_12975,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXF2_12970
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0F_12983
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELF_12975
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_5_CYMUXFAST_12944,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_FASTCARRY_12972
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y50"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELG_12963,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELF_12975,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYAND_12973
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y50"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXG2_12971,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_FASTCARRY_12972,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYAND_12973,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXFAST_12974
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y50"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0G_12969,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXF2_12970,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELG_12963,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXG2_12971
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CY0G_12969
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYSELG_12963
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y51"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0F_13014,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0F_13014,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELF_13006,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXF2_13001
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0F_13014
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(8),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELF_13006
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXFAST_13005,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_Q
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_7_CYMUXFAST_12974,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_FASTCARRY_13003
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y51"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELG_12994,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELF_13006,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYAND_13004
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y51"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXG2_13002,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_FASTCARRY_13003,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYAND_13004,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXFAST_13005
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y51"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0G_13000,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXF2_13001,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELG_12994,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYMUXG2_13002
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CY0G_13000
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(9),
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_CYSELG_12994
    );
  vga_sprite_ypixSkye_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_0_XORF_13049,
      O => vga_sprite_ypixSkye(0)
    );
  vga_sprite_ypixSkye_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y40"
    )
    port map (
      I0 => vga_sprite_ypixSkye_0_CYINIT_13048,
      I1 => vga_sprite_Msub_ypixSkye_lut(0),
      O => vga_sprite_ypixSkye_0_XORF_13049
    );
  vga_sprite_ypixSkye_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y40"
    )
    port map (
      IA => vga_sprite_ypixSkye_0_CY0F_13047,
      IB => vga_sprite_ypixSkye_0_CYINIT_13048,
      SEL => vga_sprite_ypixSkye_0_CYSELF_13039,
      O => vga_sprite_Msub_ypixSkye_cy_0_Q
    );
  vga_sprite_ypixSkye_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_0_BXINV_13037,
      O => vga_sprite_ypixSkye_0_CYINIT_13048
    );
  vga_sprite_ypixSkye_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(0),
      O => vga_sprite_ypixSkye_0_CY0F_13047
    );
  vga_sprite_ypixSkye_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(0),
      O => vga_sprite_ypixSkye_0_CYSELF_13039
    );
  vga_sprite_ypixSkye_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_ypixSkye_0_BXINV_13037
    );
  vga_sprite_ypixSkye_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_0_XORG_13035,
      O => vga_sprite_ypixSkye(1)
    );
  vga_sprite_ypixSkye_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y40"
    )
    port map (
      I0 => vga_sprite_Msub_ypixSkye_cy_0_Q,
      I1 => vga_sprite_Msub_ypixSkye_lut(1),
      O => vga_sprite_ypixSkye_0_XORG_13035
    );
  vga_sprite_ypixSkye_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_0_CYMUXG_13034,
      O => vga_sprite_Msub_ypixSkye_cy_1_Q
    );
  vga_sprite_ypixSkye_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X44Y40"
    )
    port map (
      IA => vga_sprite_ypixSkye_0_CY0G_13032,
      IB => vga_sprite_Msub_ypixSkye_cy_0_Q,
      SEL => vga_sprite_ypixSkye_0_CYSELG_13024,
      O => vga_sprite_ypixSkye_0_CYMUXG_13034
    );
  vga_sprite_ypixSkye_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X44Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(1),
      O => vga_sprite_ypixSkye_0_CY0G_13032
    );
  vga_sprite_ypixSkye_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(1),
      O => vga_sprite_ypixSkye_0_CYSELG_13024
    );
  vga_sprite_Msub_ypixSkye_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X44Y40"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(0),
      ADR1 => b_rskyev(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixSkye_lut(0)
    );
  vga_sprite_Msub_ypixSkye_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X44Y41"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(2),
      ADR1 => b_rskyev(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixSkye_lut(2)
    );
  vga_sprite_ypixSkye_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_2_XORF_13088,
      O => vga_sprite_ypixSkye(2)
    );
  vga_sprite_ypixSkye_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y41"
    )
    port map (
      I0 => vga_sprite_ypixSkye_2_CYINIT_13087,
      I1 => vga_sprite_Msub_ypixSkye_lut(2),
      O => vga_sprite_ypixSkye_2_XORF_13088
    );
  vga_sprite_ypixSkye_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y41"
    )
    port map (
      IA => vga_sprite_ypixSkye_2_CY0F_13086,
      IB => vga_sprite_ypixSkye_2_CYINIT_13087,
      SEL => vga_sprite_ypixSkye_2_CYSELF_13074,
      O => vga_sprite_Msub_ypixSkye_cy_2_Q
    );
  vga_sprite_ypixSkye_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y41"
    )
    port map (
      IA => vga_sprite_ypixSkye_2_CY0F_13086,
      IB => vga_sprite_ypixSkye_2_CY0F_13086,
      SEL => vga_sprite_ypixSkye_2_CYSELF_13074,
      O => vga_sprite_ypixSkye_2_CYMUXF2_13069
    );
  vga_sprite_ypixSkye_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_cy_1_Q,
      O => vga_sprite_ypixSkye_2_CYINIT_13087
    );
  vga_sprite_ypixSkye_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(2),
      O => vga_sprite_ypixSkye_2_CY0F_13086
    );
  vga_sprite_ypixSkye_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(2),
      O => vga_sprite_ypixSkye_2_CYSELF_13074
    );
  vga_sprite_ypixSkye_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_2_XORG_13076,
      O => vga_sprite_ypixSkye(3)
    );
  vga_sprite_ypixSkye_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y41"
    )
    port map (
      I0 => vga_sprite_Msub_ypixSkye_cy_2_Q,
      I1 => vga_sprite_Msub_ypixSkye_lut(3),
      O => vga_sprite_ypixSkye_2_XORG_13076
    );
  vga_sprite_ypixSkye_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_2_CYMUXFAST_13073,
      O => vga_sprite_Msub_ypixSkye_cy_3_Q
    );
  vga_sprite_ypixSkye_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X44Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_cy_1_Q,
      O => vga_sprite_ypixSkye_2_FASTCARRY_13071
    );
  vga_sprite_ypixSkye_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X44Y41"
    )
    port map (
      I0 => vga_sprite_ypixSkye_2_CYSELG_13060,
      I1 => vga_sprite_ypixSkye_2_CYSELF_13074,
      O => vga_sprite_ypixSkye_2_CYAND_13072
    );
  vga_sprite_ypixSkye_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X44Y41"
    )
    port map (
      IA => vga_sprite_ypixSkye_2_CYMUXG2_13070,
      IB => vga_sprite_ypixSkye_2_FASTCARRY_13071,
      SEL => vga_sprite_ypixSkye_2_CYAND_13072,
      O => vga_sprite_ypixSkye_2_CYMUXFAST_13073
    );
  vga_sprite_ypixSkye_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y41"
    )
    port map (
      IA => vga_sprite_ypixSkye_2_CY0G_13068,
      IB => vga_sprite_ypixSkye_2_CYMUXF2_13069,
      SEL => vga_sprite_ypixSkye_2_CYSELG_13060,
      O => vga_sprite_ypixSkye_2_CYMUXG2_13070
    );
  vga_sprite_ypixSkye_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X44Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(3),
      O => vga_sprite_ypixSkye_2_CY0G_13068
    );
  vga_sprite_ypixSkye_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(3),
      O => vga_sprite_ypixSkye_2_CYSELG_13060
    );
  vga_sprite_Msub_ypixSkye_lut_3_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X44Y41"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rskyev(3),
      O => vga_sprite_Msub_ypixSkye_lut(3)
    );
  vga_sprite_ypixSkye_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_4_XORF_13127,
      O => vga_sprite_ypixSkye(4)
    );
  vga_sprite_ypixSkye_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y42"
    )
    port map (
      I0 => vga_sprite_ypixSkye_4_CYINIT_13126,
      I1 => vga_sprite_Msub_ypixSkye_lut(4),
      O => vga_sprite_ypixSkye_4_XORF_13127
    );
  vga_sprite_ypixSkye_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y42"
    )
    port map (
      IA => vga_sprite_ypixSkye_4_CY0F_13125,
      IB => vga_sprite_ypixSkye_4_CYINIT_13126,
      SEL => vga_sprite_ypixSkye_4_CYSELF_13113,
      O => vga_sprite_Msub_ypixSkye_cy_4_Q
    );
  vga_sprite_ypixSkye_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y42"
    )
    port map (
      IA => vga_sprite_ypixSkye_4_CY0F_13125,
      IB => vga_sprite_ypixSkye_4_CY0F_13125,
      SEL => vga_sprite_ypixSkye_4_CYSELF_13113,
      O => vga_sprite_ypixSkye_4_CYMUXF2_13108
    );
  vga_sprite_ypixSkye_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_cy_3_Q,
      O => vga_sprite_ypixSkye_4_CYINIT_13126
    );
  vga_sprite_ypixSkye_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(4),
      O => vga_sprite_ypixSkye_4_CY0F_13125
    );
  vga_sprite_ypixSkye_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(4),
      O => vga_sprite_ypixSkye_4_CYSELF_13113
    );
  vga_sprite_ypixSkye_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_4_XORG_13115,
      O => vga_sprite_ypixSkye(5)
    );
  vga_sprite_ypixSkye_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y42"
    )
    port map (
      I0 => vga_sprite_Msub_ypixSkye_cy_4_Q,
      I1 => vga_sprite_Msub_ypixSkye_lut(5),
      O => vga_sprite_ypixSkye_4_XORG_13115
    );
  vga_sprite_ypixSkye_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_4_CYMUXFAST_13112,
      O => vga_sprite_Msub_ypixSkye_cy_5_Q
    );
  vga_sprite_ypixSkye_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X44Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_cy_3_Q,
      O => vga_sprite_ypixSkye_4_FASTCARRY_13110
    );
  vga_sprite_ypixSkye_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X44Y42"
    )
    port map (
      I0 => vga_sprite_ypixSkye_4_CYSELG_13099,
      I1 => vga_sprite_ypixSkye_4_CYSELF_13113,
      O => vga_sprite_ypixSkye_4_CYAND_13111
    );
  vga_sprite_ypixSkye_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X44Y42"
    )
    port map (
      IA => vga_sprite_ypixSkye_4_CYMUXG2_13109,
      IB => vga_sprite_ypixSkye_4_FASTCARRY_13110,
      SEL => vga_sprite_ypixSkye_4_CYAND_13111,
      O => vga_sprite_ypixSkye_4_CYMUXFAST_13112
    );
  vga_sprite_ypixSkye_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y42"
    )
    port map (
      IA => vga_sprite_ypixSkye_4_CY0G_13107,
      IB => vga_sprite_ypixSkye_4_CYMUXF2_13108,
      SEL => vga_sprite_ypixSkye_4_CYSELG_13099,
      O => vga_sprite_ypixSkye_4_CYMUXG2_13109
    );
  vga_sprite_ypixSkye_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X44Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(5),
      O => vga_sprite_ypixSkye_4_CY0G_13107
    );
  vga_sprite_ypixSkye_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(5),
      O => vga_sprite_ypixSkye_4_CYSELG_13099
    );
  vga_sprite_ypixSkye_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_6_XORF_13166,
      O => vga_sprite_ypixSkye(6)
    );
  vga_sprite_ypixSkye_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y43"
    )
    port map (
      I0 => vga_sprite_ypixSkye_6_CYINIT_13165,
      I1 => vga_sprite_Msub_ypixSkye_lut(6),
      O => vga_sprite_ypixSkye_6_XORF_13166
    );
  vga_sprite_ypixSkye_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y43"
    )
    port map (
      IA => vga_sprite_ypixSkye_6_CY0F_13164,
      IB => vga_sprite_ypixSkye_6_CYINIT_13165,
      SEL => vga_sprite_ypixSkye_6_CYSELF_13152,
      O => vga_sprite_Msub_ypixSkye_cy_6_Q
    );
  vga_sprite_ypixSkye_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y43"
    )
    port map (
      IA => vga_sprite_ypixSkye_6_CY0F_13164,
      IB => vga_sprite_ypixSkye_6_CY0F_13164,
      SEL => vga_sprite_ypixSkye_6_CYSELF_13152,
      O => vga_sprite_ypixSkye_6_CYMUXF2_13147
    );
  vga_sprite_ypixSkye_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_cy_5_Q,
      O => vga_sprite_ypixSkye_6_CYINIT_13165
    );
  vga_sprite_ypixSkye_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(6),
      O => vga_sprite_ypixSkye_6_CY0F_13164
    );
  vga_sprite_ypixSkye_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(6),
      O => vga_sprite_ypixSkye_6_CYSELF_13152
    );
  vga_sprite_ypixSkye_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_6_XORG_13154,
      O => vga_sprite_ypixSkye(7)
    );
  vga_sprite_ypixSkye_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y43"
    )
    port map (
      I0 => vga_sprite_Msub_ypixSkye_cy_6_Q,
      I1 => vga_sprite_Msub_ypixSkye_lut(7),
      O => vga_sprite_ypixSkye_6_XORG_13154
    );
  vga_sprite_ypixSkye_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X44Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_cy_5_Q,
      O => vga_sprite_ypixSkye_6_FASTCARRY_13149
    );
  vga_sprite_ypixSkye_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X44Y43"
    )
    port map (
      I0 => vga_sprite_ypixSkye_6_CYSELG_13138,
      I1 => vga_sprite_ypixSkye_6_CYSELF_13152,
      O => vga_sprite_ypixSkye_6_CYAND_13150
    );
  vga_sprite_ypixSkye_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X44Y43"
    )
    port map (
      IA => vga_sprite_ypixSkye_6_CYMUXG2_13148,
      IB => vga_sprite_ypixSkye_6_FASTCARRY_13149,
      SEL => vga_sprite_ypixSkye_6_CYAND_13150,
      O => vga_sprite_ypixSkye_6_CYMUXFAST_13151
    );
  vga_sprite_ypixSkye_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y43"
    )
    port map (
      IA => vga_sprite_ypixSkye_6_CY0G_13146,
      IB => vga_sprite_ypixSkye_6_CYMUXF2_13147,
      SEL => vga_sprite_ypixSkye_6_CYSELG_13138,
      O => vga_sprite_ypixSkye_6_CYMUXG2_13148
    );
  vga_sprite_ypixSkye_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X44Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(7),
      O => vga_sprite_ypixSkye_6_CY0G_13146
    );
  vga_sprite_ypixSkye_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(7),
      O => vga_sprite_ypixSkye_6_CYSELG_13138
    );
  vga_sprite_ypixSkye_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_8_XORF_13197,
      O => vga_sprite_ypixSkye(8)
    );
  vga_sprite_ypixSkye_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y44"
    )
    port map (
      I0 => vga_sprite_ypixSkye_8_CYINIT_13196,
      I1 => vga_sprite_Msub_ypixSkye_lut(8),
      O => vga_sprite_ypixSkye_8_XORF_13197
    );
  vga_sprite_ypixSkye_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y44"
    )
    port map (
      IA => vga_sprite_ypixSkye_8_CY0F_13195,
      IB => vga_sprite_ypixSkye_8_CYINIT_13196,
      SEL => vga_sprite_ypixSkye_8_CYSELF_13187,
      O => vga_sprite_Msub_ypixSkye_cy_8_Q
    );
  vga_sprite_ypixSkye_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_6_CYMUXFAST_13151,
      O => vga_sprite_ypixSkye_8_CYINIT_13196
    );
  vga_sprite_ypixSkye_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000(8),
      O => vga_sprite_ypixSkye_8_CY0F_13195
    );
  vga_sprite_ypixSkye_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixSkye_lut(8),
      O => vga_sprite_ypixSkye_8_CYSELF_13187
    );
  vga_sprite_ypixSkye_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye_8_XORG_13184,
      O => vga_sprite_ypixSkye(9)
    );
  vga_sprite_ypixSkye_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y44"
    )
    port map (
      I0 => vga_sprite_Msub_ypixSkye_cy_8_Q,
      I1 => vga_sprite_Msub_ypixSkye_lut(9),
      O => vga_sprite_ypixSkye_8_XORG_13184
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y46"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CY0F_13227,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYINIT_13228,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYSELF_13219,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy(0)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_BXINV_13217,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYINIT_13228
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CY0F_13227
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(0),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYSELF_13219
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_BXINV_13217
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X47Y46"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CY0G_13214,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy(0),
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYSELG_13206,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYMUXG_13216
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CY0G_13214
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(1),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYSELG_13206
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y47"
    )
    port map (
      ADR0 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_Q,
      ADR1 => U2_vcs(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(2)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y47"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0F_13259,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0F_13259,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELF_13250,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXF2_13245
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0F_13259
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(2),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELF_13250
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_1_CYMUXG_13216,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_FASTCARRY_13247
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y47"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELG_13236,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELF_13250,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYAND_13248
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y47"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXG2_13246,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_FASTCARRY_13247,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYAND_13248,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXFAST_13249
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y47"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0G_13244,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXF2_13245,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELG_13236,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXG2_13246
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CY0G_13244
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(3),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYSELG_13236
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X47Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(3),
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0003_lut_3_Q,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(3)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X47Y48"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_Q,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(4)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y48"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0F_13290,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0F_13290,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELF_13281,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXF2_13276
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0F_13290
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELF_13281
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_3_CYMUXFAST_13249,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_FASTCARRY_13278
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y48"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELG_13267,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELF_13281,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYAND_13279
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y48"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXG2_13277,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_FASTCARRY_13278,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYAND_13279,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXFAST_13280
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y48"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0G_13275,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXF2_13276,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELG_13267,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXG2_13277
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CY0G_13275
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(5),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYSELG_13267
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y48"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => vga_sprite_skyespriteon_addsub0002_5_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(5)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y49"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0F_13321,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0F_13321,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELF_13312,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXF2_13307
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0F_13321
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(6),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELF_13312
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_5_CYMUXFAST_13280,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_FASTCARRY_13309
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y49"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELG_13298,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELF_13312,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYAND_13310
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y49"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXG2_13308,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_FASTCARRY_13309,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYAND_13310,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXFAST_13311
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y49"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0G_13306,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXF2_13307,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELG_13298,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXG2_13308
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CY0G_13306
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(7),
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYSELG_13298
    );
  vga_sprite_skyespriteon_cmp_ge0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y50"
    )
    port map (
      IA => vga_sprite_skyespriteon_cmp_ge0000_CY0F_13352,
      IB => vga_sprite_skyespriteon_cmp_ge0000_CY0F_13352,
      SEL => vga_sprite_skyespriteon_cmp_ge0000_CYSELF_13343,
      O => vga_sprite_skyespriteon_cmp_ge0000_CYMUXF2_13338
    );
  vga_sprite_skyespriteon_cmp_ge0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => vga_sprite_skyespriteon_cmp_ge0000_CY0F_13352
    );
  vga_sprite_skyespriteon_cmp_ge0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(8),
      O => vga_sprite_skyespriteon_cmp_ge0000_CYSELF_13343
    );
  vga_sprite_skyespriteon_cmp_ge0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_cmp_ge0000_CYMUXFAST_13342,
      O => vga_sprite_skyespriteon_cmp_ge0000
    );
  vga_sprite_skyespriteon_cmp_ge0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_cy_7_CYMUXFAST_13311,
      O => vga_sprite_skyespriteon_cmp_ge0000_FASTCARRY_13340
    );
  vga_sprite_skyespriteon_cmp_ge0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y50"
    )
    port map (
      I0 => vga_sprite_skyespriteon_cmp_ge0000_CYSELG_13329,
      I1 => vga_sprite_skyespriteon_cmp_ge0000_CYSELF_13343,
      O => vga_sprite_skyespriteon_cmp_ge0000_CYAND_13341
    );
  vga_sprite_skyespriteon_cmp_ge0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y50"
    )
    port map (
      IA => vga_sprite_skyespriteon_cmp_ge0000_CYMUXG2_13339,
      IB => vga_sprite_skyespriteon_cmp_ge0000_FASTCARRY_13340,
      SEL => vga_sprite_skyespriteon_cmp_ge0000_CYAND_13341,
      O => vga_sprite_skyespriteon_cmp_ge0000_CYMUXFAST_13342
    );
  vga_sprite_skyespriteon_cmp_ge0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y50"
    )
    port map (
      IA => vga_sprite_skyespriteon_cmp_ge0000_CY0G_13337,
      IB => vga_sprite_skyespriteon_cmp_ge0000_CYMUXF2_13338,
      SEL => vga_sprite_skyespriteon_cmp_ge0000_CYSELG_13329,
      O => vga_sprite_skyespriteon_cmp_ge0000_CYMUXG2_13339
    );
  vga_sprite_skyespriteon_cmp_ge0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => vga_sprite_skyespriteon_cmp_ge0000_CY0G_13337
    );
  vga_sprite_skyespriteon_cmp_ge0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(9),
      O => vga_sprite_skyespriteon_cmp_ge0000_CYSELG_13329
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X48Y35"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CY0F_13381,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYINIT_13382,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYSELF_13373,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy(0)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X48Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_BXINV_13371,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYINIT_13382
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X48Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(0),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CY0F_13381
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X48Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(0),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYSELF_13373
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_BXINV_13371
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X48Y35"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CY0G_13368,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy(0),
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYSELG_13360,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYMUXG_13370
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X48Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(1),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CY0G_13368
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X48Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(1),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYSELG_13360
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y36"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0F_13413,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0F_13413,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELF_13405,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXF2_13400
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X48Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001_2_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0F_13413
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X48Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(2),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELF_13405
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X48Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_1_CYMUXG_13370,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_FASTCARRY_13402
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X48Y36"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELG_13393,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELF_13405,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYAND_13403
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X48Y36"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXG2_13401,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_FASTCARRY_13402,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYAND_13403,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXFAST_13404
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y36"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0G_13399,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXF2_13400,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELG_13393,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXG2_13401
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X48Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001_3_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CY0G_13399
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X48Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(3),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYSELG_13393
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y37"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0F_13446,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0F_13446,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELF_13438,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXF2_13433
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X48Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0F_13446
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X48Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELF_13438
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X48Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_3_CYMUXFAST_13404,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_FASTCARRY_13435
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X48Y37"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELG_13424,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELF_13438,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYAND_13436
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X48Y37"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXG2_13434,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_FASTCARRY_13435,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYAND_13436,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXFAST_13437
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y37"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0G_13432,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXF2_13433,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELG_13424,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXG2_13434
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X48Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001_5_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CY0G_13432
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X48Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(5),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYSELG_13424
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y38"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0F_13479,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0F_13479,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELF_13472,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXF2_13467
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X48Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001_6_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0F_13479
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X48Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(6),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELF_13472
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X48Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_5_CYMUXFAST_13437,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_FASTCARRY_13469
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X48Y38"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELG_13460,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELF_13472,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYAND_13470
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X48Y38"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXG2_13468,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_FASTCARRY_13469,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYAND_13470,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXFAST_13471
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y38"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0G_13466,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXF2_13467,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELG_13460,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXG2_13468
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X48Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001(7),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CY0G_13466
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X48Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(7),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYSELG_13460
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"A55A",
      LOC => "SLICE_X48Y38"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_addsub0000(6),
      ADR1 => vga_sprite_skyespriteon_addsub0001_6_0,
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0001_cy_5_Q,
      ADR3 => U2_HCS(6),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(6)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9669",
      LOC => "SLICE_X48Y39"
    )
    port map (
      ADR0 => vga_sprite_Madd_skyespriteon_addsub0000_cy(7),
      ADR1 => b_cskyev(8),
      ADR2 => U2_HCS(8),
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0001_cy_7_Q,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(8)
    );
  vga_sprite_skyespriteon_cmp_le0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y39"
    )
    port map (
      IA => vga_sprite_skyespriteon_cmp_le0000_CY0F_13512,
      IB => vga_sprite_skyespriteon_cmp_le0000_CY0F_13512,
      SEL => vga_sprite_skyespriteon_cmp_le0000_CYSELF_13504,
      O => vga_sprite_skyespriteon_cmp_le0000_CYMUXF2_13499
    );
  vga_sprite_skyespriteon_cmp_le0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X48Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001(8),
      O => vga_sprite_skyespriteon_cmp_le0000_CY0F_13512
    );
  vga_sprite_skyespriteon_cmp_le0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X48Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(8),
      O => vga_sprite_skyespriteon_cmp_le0000_CYSELF_13504
    );
  vga_sprite_skyespriteon_cmp_le0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_cmp_le0000_CYMUXFAST_13503,
      O => vga_sprite_skyespriteon_cmp_le0000
    );
  vga_sprite_skyespriteon_cmp_le0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X48Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_cy_7_CYMUXFAST_13471,
      O => vga_sprite_skyespriteon_cmp_le0000_FASTCARRY_13501
    );
  vga_sprite_skyespriteon_cmp_le0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X48Y39"
    )
    port map (
      I0 => vga_sprite_skyespriteon_cmp_le0000_CYSELG_13490,
      I1 => vga_sprite_skyespriteon_cmp_le0000_CYSELF_13504,
      O => vga_sprite_skyespriteon_cmp_le0000_CYAND_13502
    );
  vga_sprite_skyespriteon_cmp_le0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X48Y39"
    )
    port map (
      IA => vga_sprite_skyespriteon_cmp_le0000_CYMUXG2_13500,
      IB => vga_sprite_skyespriteon_cmp_le0000_FASTCARRY_13501,
      SEL => vga_sprite_skyespriteon_cmp_le0000_CYAND_13502,
      O => vga_sprite_skyespriteon_cmp_le0000_CYMUXFAST_13503
    );
  vga_sprite_skyespriteon_cmp_le0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y39"
    )
    port map (
      IA => vga_sprite_skyespriteon_cmp_le0000_CY0G_13498,
      IB => vga_sprite_skyespriteon_cmp_le0000_CYMUXF2_13499,
      SEL => vga_sprite_skyespriteon_cmp_le0000_CYSELG_13490,
      O => vga_sprite_skyespriteon_cmp_le0000_CYMUXG2_13500
    );
  vga_sprite_skyespriteon_cmp_le0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X48Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0001_9_0,
      O => vga_sprite_skyespriteon_cmp_le0000_CY0G_13498
    );
  vga_sprite_skyespriteon_cmp_le0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X48Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(9),
      O => vga_sprite_skyespriteon_cmp_le0000_CYSELG_13490
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X48Y39"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_addsub0001_9_0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_HCS(9),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(9)
    );
  b_dcvrey_0_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X52Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_0_SRINV_13524,
      O => b_dcvrey_0_FFY_RST
    );
  b_dcvrey_1 : X_FF
    generic map(
      LOC => "SLICE_X52Y42",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_0_DYMUX_13540,
      CE => b_dcvrey_0_CEINV_13522,
      CLK => b_dcvrey_0_CLKINV_13523,
      SET => GND,
      RST => b_dcvrey_0_FFY_RST,
      O => b_dcvrey(1)
    );
  b_dcvrey_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X52Y42"
    )
    port map (
      O => b_dcvrey_0_LOGIC_ZERO_13535
    );
  b_dcvrey_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X52Y42"
    )
    port map (
      O => b_dcvrey_0_LOGIC_ONE_13560
    );
  b_dcvrey_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_0_XORF_13561,
      O => b_dcvrey_0_DXMUX_13563
    );
  b_dcvrey_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y42"
    )
    port map (
      I0 => b_dcvrey_0_CYINIT_13559,
      I1 => b_dcvrey_0_F,
      O => b_dcvrey_0_XORF_13561
    );
  b_dcvrey_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y42"
    )
    port map (
      IA => b_dcvrey_0_LOGIC_ONE_13560,
      IB => b_dcvrey_0_CYINIT_13559,
      SEL => b_dcvrey_0_CYSELF_13550,
      O => b_Madd_dcvrey_sub0000_cy_0_Q
    );
  b_dcvrey_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_0_BXINV_13548,
      O => b_dcvrey_0_CYINIT_13559
    );
  b_dcvrey_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_0_F,
      O => b_dcvrey_0_CYSELF_13550
    );
  b_dcvrey_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_dcvrey_0_BXINV_13548
    );
  b_dcvrey_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_0_XORG_13538,
      O => b_dcvrey_0_DYMUX_13540
    );
  b_dcvrey_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y42"
    )
    port map (
      I0 => b_Madd_dcvrey_sub0000_cy_0_Q,
      I1 => b_Madd_dcvrey_not0000(1),
      O => b_dcvrey_0_XORG_13538
    );
  b_dcvrey_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_0_CYMUXG_13537,
      O => b_Madd_dcvrey_sub0000_cy_1_Q
    );
  b_dcvrey_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X52Y42"
    )
    port map (
      IA => b_dcvrey_0_LOGIC_ZERO_13535,
      IB => b_Madd_dcvrey_sub0000_cy_0_Q,
      SEL => b_dcvrey_0_CYSELG_13526,
      O => b_dcvrey_0_CYMUXG_13537
    );
  b_dcvrey_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_not0000(1),
      O => b_dcvrey_0_CYSELG_13526
    );
  b_dcvrey_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_dcvrey_0_SRINV_13524
    );
  b_dcvrey_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvrey_0_CLKINV_13523
    );
  b_dcvrey_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_not0002_0,
      O => b_dcvrey_0_CEINV_13522
    );
  b_Madd_dcvrey_not0000_1_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X52Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvrey(1),
      O => b_Madd_dcvrey_not0000(1)
    );
  b_dcvrey_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X52Y43"
    )
    port map (
      O => b_dcvrey_2_LOGIC_ZERO_13592
    );
  b_dcvrey_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_2_XORF_13620,
      O => b_dcvrey_2_DXMUX_13622
    );
  b_dcvrey_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y43"
    )
    port map (
      I0 => b_dcvrey_2_CYINIT_13619,
      I1 => b_Madd_dcvrey_not0000(2),
      O => b_dcvrey_2_XORF_13620
    );
  b_dcvrey_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y43"
    )
    port map (
      IA => b_dcvrey_2_LOGIC_ZERO_13592,
      IB => b_dcvrey_2_CYINIT_13619,
      SEL => b_dcvrey_2_CYSELF_13598,
      O => b_Madd_dcvrey_sub0000_cy_2_Q
    );
  b_dcvrey_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y43"
    )
    port map (
      IA => b_dcvrey_2_LOGIC_ZERO_13592,
      IB => b_dcvrey_2_LOGIC_ZERO_13592,
      SEL => b_dcvrey_2_CYSELF_13598,
      O => b_dcvrey_2_CYMUXF2_13593
    );
  b_dcvrey_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_sub0000_cy_1_Q,
      O => b_dcvrey_2_CYINIT_13619
    );
  b_dcvrey_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_not0000(2),
      O => b_dcvrey_2_CYSELF_13598
    );
  b_dcvrey_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_2_XORG_13600,
      O => b_dcvrey_2_DYMUX_13602
    );
  b_dcvrey_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y43"
    )
    port map (
      I0 => b_Madd_dcvrey_sub0000_cy_2_Q,
      I1 => b_Madd_dcvrey_not0000(3),
      O => b_dcvrey_2_XORG_13600
    );
  b_dcvrey_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_2_CYMUXFAST_13597,
      O => b_Madd_dcvrey_sub0000_cy_3_Q
    );
  b_dcvrey_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_sub0000_cy_1_Q,
      O => b_dcvrey_2_FASTCARRY_13595
    );
  b_dcvrey_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y43"
    )
    port map (
      I0 => b_dcvrey_2_CYSELG_13583,
      I1 => b_dcvrey_2_CYSELF_13598,
      O => b_dcvrey_2_CYAND_13596
    );
  b_dcvrey_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y43"
    )
    port map (
      IA => b_dcvrey_2_CYMUXG2_13594,
      IB => b_dcvrey_2_FASTCARRY_13595,
      SEL => b_dcvrey_2_CYAND_13596,
      O => b_dcvrey_2_CYMUXFAST_13597
    );
  b_dcvrey_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y43"
    )
    port map (
      IA => b_dcvrey_2_LOGIC_ZERO_13592,
      IB => b_dcvrey_2_CYMUXF2_13593,
      SEL => b_dcvrey_2_CYSELG_13583,
      O => b_dcvrey_2_CYMUXG2_13594
    );
  b_dcvrey_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_not0000(3),
      O => b_dcvrey_2_CYSELG_13583
    );
  b_dcvrey_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_dcvrey_2_SRINV_13581
    );
  b_dcvrey_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvrey_2_CLKINV_13580
    );
  b_dcvrey_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_not0002_0,
      O => b_dcvrey_2_CEINV_13579
    );
  b_dcvrey_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X52Y44"
    )
    port map (
      O => b_dcvrey_4_LOGIC_ZERO_13652
    );
  b_dcvrey_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_4_XORF_13680,
      O => b_dcvrey_4_DXMUX_13682
    );
  b_dcvrey_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y44"
    )
    port map (
      I0 => b_dcvrey_4_CYINIT_13679,
      I1 => b_Madd_dcvrey_not0000(4),
      O => b_dcvrey_4_XORF_13680
    );
  b_dcvrey_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y44"
    )
    port map (
      IA => b_dcvrey_4_LOGIC_ZERO_13652,
      IB => b_dcvrey_4_CYINIT_13679,
      SEL => b_dcvrey_4_CYSELF_13658,
      O => b_Madd_dcvrey_sub0000_cy_4_Q
    );
  b_dcvrey_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y44"
    )
    port map (
      IA => b_dcvrey_4_LOGIC_ZERO_13652,
      IB => b_dcvrey_4_LOGIC_ZERO_13652,
      SEL => b_dcvrey_4_CYSELF_13658,
      O => b_dcvrey_4_CYMUXF2_13653
    );
  b_dcvrey_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_sub0000_cy_3_Q,
      O => b_dcvrey_4_CYINIT_13679
    );
  b_dcvrey_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_not0000(4),
      O => b_dcvrey_4_CYSELF_13658
    );
  b_dcvrey_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_4_XORG_13660,
      O => b_dcvrey_4_DYMUX_13662
    );
  b_dcvrey_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y44"
    )
    port map (
      I0 => b_Madd_dcvrey_sub0000_cy_4_Q,
      I1 => b_Madd_dcvrey_not0000(5),
      O => b_dcvrey_4_XORG_13660
    );
  b_dcvrey_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_4_CYMUXFAST_13657,
      O => b_Madd_dcvrey_sub0000_cy_5_Q
    );
  b_dcvrey_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_sub0000_cy_3_Q,
      O => b_dcvrey_4_FASTCARRY_13655
    );
  b_dcvrey_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y44"
    )
    port map (
      I0 => b_dcvrey_4_CYSELG_13643,
      I1 => b_dcvrey_4_CYSELF_13658,
      O => b_dcvrey_4_CYAND_13656
    );
  b_dcvrey_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y44"
    )
    port map (
      IA => b_dcvrey_4_CYMUXG2_13654,
      IB => b_dcvrey_4_FASTCARRY_13655,
      SEL => b_dcvrey_4_CYAND_13656,
      O => b_dcvrey_4_CYMUXFAST_13657
    );
  b_dcvrey_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y44"
    )
    port map (
      IA => b_dcvrey_4_LOGIC_ZERO_13652,
      IB => b_dcvrey_4_CYMUXF2_13653,
      SEL => b_dcvrey_4_CYSELG_13643,
      O => b_dcvrey_4_CYMUXG2_13654
    );
  b_dcvrey_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_not0000(5),
      O => b_dcvrey_4_CYSELG_13643
    );
  b_dcvrey_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_dcvrey_4_SRINV_13641
    );
  b_dcvrey_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvrey_4_CLKINV_13640
    );
  b_dcvrey_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_not0002_0,
      O => b_dcvrey_4_CEINV_13639
    );
  b_Madd_dcvrey_not0000_6_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X52Y45"
    )
    port map (
      ADR0 => b_dcvrey(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvrey_not0000(6)
    );
  b_dcvrey_6_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X52Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_6_SRINV_13701,
      O => b_dcvrey_6_FFX_RST
    );
  b_dcvrey_6 : X_FF
    generic map(
      LOC => "SLICE_X52Y45",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_6_DXMUX_13742,
      CE => b_dcvrey_6_CEINV_13699,
      CLK => b_dcvrey_6_CLKINV_13700,
      SET => GND,
      RST => b_dcvrey_6_FFX_RST,
      O => b_dcvrey(6)
    );
  b_dcvrey_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X52Y45"
    )
    port map (
      O => b_dcvrey_6_LOGIC_ZERO_13712
    );
  b_dcvrey_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_6_XORF_13740,
      O => b_dcvrey_6_DXMUX_13742
    );
  b_dcvrey_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y45"
    )
    port map (
      I0 => b_dcvrey_6_CYINIT_13739,
      I1 => b_Madd_dcvrey_not0000(6),
      O => b_dcvrey_6_XORF_13740
    );
  b_dcvrey_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y45"
    )
    port map (
      IA => b_dcvrey_6_LOGIC_ZERO_13712,
      IB => b_dcvrey_6_CYINIT_13739,
      SEL => b_dcvrey_6_CYSELF_13718,
      O => b_Madd_dcvrey_sub0000_cy_6_Q
    );
  b_dcvrey_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y45"
    )
    port map (
      IA => b_dcvrey_6_LOGIC_ZERO_13712,
      IB => b_dcvrey_6_LOGIC_ZERO_13712,
      SEL => b_dcvrey_6_CYSELF_13718,
      O => b_dcvrey_6_CYMUXF2_13713
    );
  b_dcvrey_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_sub0000_cy_5_Q,
      O => b_dcvrey_6_CYINIT_13739
    );
  b_dcvrey_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_not0000(6),
      O => b_dcvrey_6_CYSELF_13718
    );
  b_dcvrey_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_6_XORG_13720,
      O => b_dcvrey_6_DYMUX_13722
    );
  b_dcvrey_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y45"
    )
    port map (
      I0 => b_Madd_dcvrey_sub0000_cy_6_Q,
      I1 => b_Madd_dcvrey_not0000(7),
      O => b_dcvrey_6_XORG_13720
    );
  b_dcvrey_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_sub0000_cy_5_Q,
      O => b_dcvrey_6_FASTCARRY_13715
    );
  b_dcvrey_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y45"
    )
    port map (
      I0 => b_dcvrey_6_CYSELG_13703,
      I1 => b_dcvrey_6_CYSELF_13718,
      O => b_dcvrey_6_CYAND_13716
    );
  b_dcvrey_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y45"
    )
    port map (
      IA => b_dcvrey_6_CYMUXG2_13714,
      IB => b_dcvrey_6_FASTCARRY_13715,
      SEL => b_dcvrey_6_CYAND_13716,
      O => b_dcvrey_6_CYMUXFAST_13717
    );
  b_dcvrey_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y45"
    )
    port map (
      IA => b_dcvrey_6_LOGIC_ZERO_13712,
      IB => b_dcvrey_6_CYMUXF2_13713,
      SEL => b_dcvrey_6_CYSELG_13703,
      O => b_dcvrey_6_CYMUXG2_13714
    );
  b_dcvrey_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_not0000(7),
      O => b_dcvrey_6_CYSELG_13703
    );
  b_dcvrey_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_dcvrey_6_SRINV_13701
    );
  b_dcvrey_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvrey_6_CLKINV_13700
    );
  b_dcvrey_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_not0002_0,
      O => b_dcvrey_6_CEINV_13699
    );
  b_dcvrey_7 : X_FF
    generic map(
      LOC => "SLICE_X52Y45",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_6_DYMUX_13722,
      CE => b_dcvrey_6_CEINV_13699,
      CLK => b_dcvrey_6_CLKINV_13700,
      SET => GND,
      RST => b_dcvrey_6_SRINV_13701,
      O => b_dcvrey(7)
    );
  b_dcvrey_8_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X52Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_8_SRINV_13760,
      O => b_dcvrey_8_FFY_RST
    );
  b_dcvrey_9 : X_FF
    generic map(
      LOC => "SLICE_X52Y46",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_8_DYMUX_13773,
      CE => b_dcvrey_8_CEINV_13758,
      CLK => b_dcvrey_8_CLKINV_13759,
      SET => GND,
      RST => b_dcvrey_8_FFY_RST,
      O => b_dcvrey(9)
    );
  b_Madd_dcvrey_not0000_8_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X52Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvrey(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvrey_not0000(8)
    );
  b_dcvrey_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X52Y46"
    )
    port map (
      O => b_dcvrey_8_LOGIC_ZERO_13792
    );
  b_dcvrey_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_8_XORF_13793,
      O => b_dcvrey_8_DXMUX_13795
    );
  b_dcvrey_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y46"
    )
    port map (
      I0 => b_dcvrey_8_CYINIT_13791,
      I1 => b_Madd_dcvrey_not0000(8),
      O => b_dcvrey_8_XORF_13793
    );
  b_dcvrey_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y46"
    )
    port map (
      IA => b_dcvrey_8_LOGIC_ZERO_13792,
      IB => b_dcvrey_8_CYINIT_13791,
      SEL => b_dcvrey_8_CYSELF_13782,
      O => b_Madd_dcvrey_sub0000_cy_8_Q
    );
  b_dcvrey_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_6_CYMUXFAST_13717,
      O => b_dcvrey_8_CYINIT_13791
    );
  b_dcvrey_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_dcvrey_not0000(8),
      O => b_dcvrey_8_CYSELF_13782
    );
  b_dcvrey_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_8_XORG_13771,
      O => b_dcvrey_8_DYMUX_13773
    );
  b_dcvrey_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y46"
    )
    port map (
      I0 => b_Madd_dcvrey_sub0000_cy_8_Q,
      I1 => b_Madd_dcvrey_not0000(9),
      O => b_dcvrey_8_XORG_13771
    );
  b_dcvrey_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_dcvrey_8_SRINV_13760
    );
  b_dcvrey_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_dcvrey_8_CLKINV_13759
    );
  b_dcvrey_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_dcvrey_not0002_0,
      O => b_dcvrey_8_CEINV_13758
    );
  b_Madd_dcvrey_not0000_9_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X52Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvrey(9),
      O => b_Madd_dcvrey_not0000(9)
    );
  U2_Result_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y43"
    )
    port map (
      O => U2_Result_0_LOGIC_ZERO_13819
    );
  U2_Result_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X39Y43"
    )
    port map (
      O => U2_Result_0_LOGIC_ONE_13836
    );
  U2_Result_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_XORF_13837,
      O => U2_Result(0)
    );
  U2_Result_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y43"
    )
    port map (
      I0 => U2_Result_0_CYINIT_13835,
      I1 => U2_Mcount_vcs_lut(0),
      O => U2_Result_0_XORF_13837
    );
  U2_Result_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y43"
    )
    port map (
      IA => U2_Result_0_LOGIC_ONE_13836,
      IB => U2_Result_0_CYINIT_13835,
      SEL => U2_Result_0_CYSELF_13826,
      O => U2_Mcount_vcs_cy_0_Q
    );
  U2_Result_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_BXINV_13824,
      O => U2_Result_0_CYINIT_13835
    );
  U2_Result_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_lut(0),
      O => U2_Result_0_CYSELF_13826
    );
  U2_Result_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U2_Result_0_BXINV_13824
    );
  U2_Result_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_XORG_13822,
      O => U2_Result(1)
    );
  U2_Result_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y43"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_0_Q,
      I1 => U2_Result_0_G,
      O => U2_Result_0_XORG_13822
    );
  U2_Result_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_CYMUXG_13821,
      O => U2_Mcount_vcs_cy_1_Q
    );
  U2_Result_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X39Y43"
    )
    port map (
      IA => U2_Result_0_LOGIC_ZERO_13819,
      IB => U2_Mcount_vcs_cy_0_Q,
      SEL => U2_Result_0_CYSELG_13810,
      O => U2_Result_0_CYMUXG_13821
    );
  U2_Result_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_G,
      O => U2_Result_0_CYSELG_13810
    );
  U2_Result_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y44"
    )
    port map (
      O => U2_Result_2_LOGIC_ZERO_13855
    );
  U2_Result_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_XORF_13875,
      O => U2_Result(2)
    );
  U2_Result_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y44"
    )
    port map (
      I0 => U2_Result_2_CYINIT_13874,
      I1 => U2_Result_2_F,
      O => U2_Result_2_XORF_13875
    );
  U2_Result_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y44"
    )
    port map (
      IA => U2_Result_2_LOGIC_ZERO_13855,
      IB => U2_Result_2_CYINIT_13874,
      SEL => U2_Result_2_CYSELF_13861,
      O => U2_Mcount_vcs_cy_2_Q
    );
  U2_Result_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y44"
    )
    port map (
      IA => U2_Result_2_LOGIC_ZERO_13855,
      IB => U2_Result_2_LOGIC_ZERO_13855,
      SEL => U2_Result_2_CYSELF_13861,
      O => U2_Result_2_CYMUXF2_13856
    );
  U2_Result_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_1_Q,
      O => U2_Result_2_CYINIT_13874
    );
  U2_Result_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_F,
      O => U2_Result_2_CYSELF_13861
    );
  U2_Result_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_XORG_13863,
      O => U2_Result(3)
    );
  U2_Result_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y44"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_2_Q,
      I1 => U2_Result_2_G,
      O => U2_Result_2_XORG_13863
    );
  U2_Result_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_CYMUXFAST_13860,
      O => U2_Mcount_vcs_cy_3_Q
    );
  U2_Result_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_1_Q,
      O => U2_Result_2_FASTCARRY_13858
    );
  U2_Result_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y44"
    )
    port map (
      I0 => U2_Result_2_CYSELG_13846,
      I1 => U2_Result_2_CYSELF_13861,
      O => U2_Result_2_CYAND_13859
    );
  U2_Result_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y44"
    )
    port map (
      IA => U2_Result_2_CYMUXG2_13857,
      IB => U2_Result_2_FASTCARRY_13858,
      SEL => U2_Result_2_CYAND_13859,
      O => U2_Result_2_CYMUXFAST_13860
    );
  U2_Result_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y44"
    )
    port map (
      IA => U2_Result_2_LOGIC_ZERO_13855,
      IB => U2_Result_2_CYMUXF2_13856,
      SEL => U2_Result_2_CYSELG_13846,
      O => U2_Result_2_CYMUXG2_13857
    );
  U2_Result_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_G,
      O => U2_Result_2_CYSELG_13846
    );
  U2_Result_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y45"
    )
    port map (
      O => U2_Result_4_LOGIC_ZERO_13893
    );
  U2_Result_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_XORF_13913,
      O => U2_Result(4)
    );
  U2_Result_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y45"
    )
    port map (
      I0 => U2_Result_4_CYINIT_13912,
      I1 => U2_Result_4_F,
      O => U2_Result_4_XORF_13913
    );
  U2_Result_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y45"
    )
    port map (
      IA => U2_Result_4_LOGIC_ZERO_13893,
      IB => U2_Result_4_CYINIT_13912,
      SEL => U2_Result_4_CYSELF_13899,
      O => U2_Mcount_vcs_cy_4_Q
    );
  U2_Result_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y45"
    )
    port map (
      IA => U2_Result_4_LOGIC_ZERO_13893,
      IB => U2_Result_4_LOGIC_ZERO_13893,
      SEL => U2_Result_4_CYSELF_13899,
      O => U2_Result_4_CYMUXF2_13894
    );
  U2_Result_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_3_Q,
      O => U2_Result_4_CYINIT_13912
    );
  U2_Result_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_F,
      O => U2_Result_4_CYSELF_13899
    );
  U2_Result_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_XORG_13901,
      O => U2_Result(5)
    );
  U2_Result_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y45"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_4_Q,
      I1 => U2_Result_4_G,
      O => U2_Result_4_XORG_13901
    );
  U2_Result_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_CYMUXFAST_13898,
      O => U2_Mcount_vcs_cy_5_Q
    );
  U2_Result_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_3_Q,
      O => U2_Result_4_FASTCARRY_13896
    );
  U2_Result_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y45"
    )
    port map (
      I0 => U2_Result_4_CYSELG_13884,
      I1 => U2_Result_4_CYSELF_13899,
      O => U2_Result_4_CYAND_13897
    );
  U2_Result_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y45"
    )
    port map (
      IA => U2_Result_4_CYMUXG2_13895,
      IB => U2_Result_4_FASTCARRY_13896,
      SEL => U2_Result_4_CYAND_13897,
      O => U2_Result_4_CYMUXFAST_13898
    );
  U2_Result_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y45"
    )
    port map (
      IA => U2_Result_4_LOGIC_ZERO_13893,
      IB => U2_Result_4_CYMUXF2_13894,
      SEL => U2_Result_4_CYSELG_13884,
      O => U2_Result_4_CYMUXG2_13895
    );
  U2_Result_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_G,
      O => U2_Result_4_CYSELG_13884
    );
  U2_Result_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y46"
    )
    port map (
      O => U2_Result_6_LOGIC_ZERO_13931
    );
  U2_Result_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_XORF_13951,
      O => U2_Result(6)
    );
  U2_Result_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y46"
    )
    port map (
      I0 => U2_Result_6_CYINIT_13950,
      I1 => U2_Result_6_F,
      O => U2_Result_6_XORF_13951
    );
  U2_Result_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y46"
    )
    port map (
      IA => U2_Result_6_LOGIC_ZERO_13931,
      IB => U2_Result_6_CYINIT_13950,
      SEL => U2_Result_6_CYSELF_13937,
      O => U2_Mcount_vcs_cy_6_Q
    );
  U2_Result_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y46"
    )
    port map (
      IA => U2_Result_6_LOGIC_ZERO_13931,
      IB => U2_Result_6_LOGIC_ZERO_13931,
      SEL => U2_Result_6_CYSELF_13937,
      O => U2_Result_6_CYMUXF2_13932
    );
  U2_Result_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_5_Q,
      O => U2_Result_6_CYINIT_13950
    );
  U2_Result_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_F,
      O => U2_Result_6_CYSELF_13937
    );
  U2_Result_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_XORG_13939,
      O => U2_Result(7)
    );
  U2_Result_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y46"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_6_Q,
      I1 => U2_Result_6_G,
      O => U2_Result_6_XORG_13939
    );
  U2_Result_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_5_Q,
      O => U2_Result_6_FASTCARRY_13934
    );
  U2_Result_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y46"
    )
    port map (
      I0 => U2_Result_6_CYSELG_13922,
      I1 => U2_Result_6_CYSELF_13937,
      O => U2_Result_6_CYAND_13935
    );
  U2_Result_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y46"
    )
    port map (
      IA => U2_Result_6_CYMUXG2_13933,
      IB => U2_Result_6_FASTCARRY_13934,
      SEL => U2_Result_6_CYAND_13935,
      O => U2_Result_6_CYMUXFAST_13936
    );
  U2_Result_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y46"
    )
    port map (
      IA => U2_Result_6_LOGIC_ZERO_13931,
      IB => U2_Result_6_CYMUXF2_13932,
      SEL => U2_Result_6_CYSELG_13922,
      O => U2_Result_6_CYMUXG2_13933
    );
  U2_Result_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_G,
      O => U2_Result_6_CYSELG_13922
    );
  U2_Result_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y47"
    )
    port map (
      O => U2_Result_8_LOGIC_ZERO_13981
    );
  U2_Result_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_XORF_13982,
      O => U2_Result(8)
    );
  U2_Result_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y47"
    )
    port map (
      I0 => U2_Result_8_CYINIT_13980,
      I1 => U2_Result_8_F,
      O => U2_Result_8_XORF_13982
    );
  U2_Result_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y47"
    )
    port map (
      IA => U2_Result_8_LOGIC_ZERO_13981,
      IB => U2_Result_8_CYINIT_13980,
      SEL => U2_Result_8_CYSELF_13971,
      O => U2_Mcount_vcs_cy_8_Q
    );
  U2_Result_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_CYMUXFAST_13936,
      O => U2_Result_8_CYINIT_13980
    );
  U2_Result_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_F,
      O => U2_Result_8_CYSELF_13971
    );
  U2_Result_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_XORG_13968,
      O => U2_Result(9)
    );
  U2_Result_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y47"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_8_Q,
      I1 => U2_vcs_9_rt_13965,
      O => U2_Result_8_XORG_13968
    );
  U2_vcs_9_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X39Y47"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_vcs_9_rt_13965
    );
  vga_sprite_Madd_rom_addr2_add0000_Madd_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X51Y49"
    )
    port map (
      ADR0 => vga_sprite_ypixRey(0),
      ADR1 => vga_sprite_xpixRey(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(2)
    );
  romRey_addr14_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_2_XORF_14018,
      O => romRey_addr14(2)
    );
  romRey_addr14_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y49"
    )
    port map (
      I0 => romRey_addr14_2_CYINIT_14017,
      I1 => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(2),
      O => romRey_addr14_2_XORF_14018
    );
  romRey_addr14_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y49"
    )
    port map (
      IA => romRey_addr14_2_CY0F_14016,
      IB => romRey_addr14_2_CYINIT_14017,
      SEL => romRey_addr14_2_CYSELF_14008,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_2_Q
    );
  romRey_addr14_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_2_BXINV_14006,
      O => romRey_addr14_2_CYINIT_14017
    );
  romRey_addr14_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(0),
      O => romRey_addr14_2_CY0F_14016
    );
  romRey_addr14_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(2),
      O => romRey_addr14_2_CYSELF_14008
    );
  romRey_addr14_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => romRey_addr14_2_BXINV_14006
    );
  romRey_addr14_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_2_XORG_14004,
      O => romRey_addr14(3)
    );
  romRey_addr14_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y49"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_2_Q,
      I1 => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(3),
      O => romRey_addr14_2_XORG_14004
    );
  romRey_addr14_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_2_CYMUXG_14003,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_3_Q
    );
  romRey_addr14_2_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X51Y49"
    )
    port map (
      IA => romRey_addr14_2_CY0G_14001,
      IB => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_2_Q,
      SEL => romRey_addr14_2_CYSELG_13993,
      O => romRey_addr14_2_CYMUXG_14003
    );
  romRey_addr14_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(1),
      O => romRey_addr14_2_CY0G_14001
    );
  romRey_addr14_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(3),
      O => romRey_addr14_2_CYSELG_13993
    );
  vga_sprite_Madd_rom_addr2_add0000_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X51Y49"
    )
    port map (
      ADR0 => vga_sprite_ypixRey(1),
      ADR1 => VCC,
      ADR2 => vga_sprite_xpixRey(3),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(3)
    );
  romRey_addr14_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_4_XORF_14057,
      O => romRey_addr14(4)
    );
  romRey_addr14_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y50"
    )
    port map (
      I0 => romRey_addr14_4_CYINIT_14056,
      I1 => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(4),
      O => romRey_addr14_4_XORF_14057
    );
  romRey_addr14_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y50"
    )
    port map (
      IA => romRey_addr14_4_CY0F_14055,
      IB => romRey_addr14_4_CYINIT_14056,
      SEL => romRey_addr14_4_CYSELF_14043,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_4_Q
    );
  romRey_addr14_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y50"
    )
    port map (
      IA => romRey_addr14_4_CY0F_14055,
      IB => romRey_addr14_4_CY0F_14055,
      SEL => romRey_addr14_4_CYSELF_14043,
      O => romRey_addr14_4_CYMUXF2_14038
    );
  romRey_addr14_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_3_Q,
      O => romRey_addr14_4_CYINIT_14056
    );
  romRey_addr14_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(2),
      O => romRey_addr14_4_CY0F_14055
    );
  romRey_addr14_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(4),
      O => romRey_addr14_4_CYSELF_14043
    );
  romRey_addr14_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_4_XORG_14045,
      O => romRey_addr14(5)
    );
  romRey_addr14_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y50"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_4_Q,
      I1 => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(5),
      O => romRey_addr14_4_XORG_14045
    );
  romRey_addr14_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_4_CYMUXFAST_14042,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_5_Q
    );
  romRey_addr14_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_3_Q,
      O => romRey_addr14_4_FASTCARRY_14040
    );
  romRey_addr14_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y50"
    )
    port map (
      I0 => romRey_addr14_4_CYSELG_14029,
      I1 => romRey_addr14_4_CYSELF_14043,
      O => romRey_addr14_4_CYAND_14041
    );
  romRey_addr14_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y50"
    )
    port map (
      IA => romRey_addr14_4_CYMUXG2_14039,
      IB => romRey_addr14_4_FASTCARRY_14040,
      SEL => romRey_addr14_4_CYAND_14041,
      O => romRey_addr14_4_CYMUXFAST_14042
    );
  romRey_addr14_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y50"
    )
    port map (
      IA => romRey_addr14_4_CY0G_14037,
      IB => romRey_addr14_4_CYMUXF2_14038,
      SEL => romRey_addr14_4_CYSELG_14029,
      O => romRey_addr14_4_CYMUXG2_14039
    );
  romRey_addr14_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001(5),
      O => romRey_addr14_4_CY0G_14037
    );
  romRey_addr14_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(5),
      O => romRey_addr14_4_CYSELG_14029
    );
  romRey_addr14_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_6_XORF_14096,
      O => romRey_addr14(6)
    );
  romRey_addr14_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y51"
    )
    port map (
      I0 => romRey_addr14_6_CYINIT_14095,
      I1 => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(6),
      O => romRey_addr14_6_XORF_14096
    );
  romRey_addr14_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y51"
    )
    port map (
      IA => romRey_addr14_6_CY0F_14094,
      IB => romRey_addr14_6_CYINIT_14095,
      SEL => romRey_addr14_6_CYSELF_14082,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_6_Q
    );
  romRey_addr14_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y51"
    )
    port map (
      IA => romRey_addr14_6_CY0F_14094,
      IB => romRey_addr14_6_CY0F_14094,
      SEL => romRey_addr14_6_CYSELF_14082,
      O => romRey_addr14_6_CYMUXF2_14077
    );
  romRey_addr14_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_5_Q,
      O => romRey_addr14_6_CYINIT_14095
    );
  romRey_addr14_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001(6),
      O => romRey_addr14_6_CY0F_14094
    );
  romRey_addr14_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(6),
      O => romRey_addr14_6_CYSELF_14082
    );
  romRey_addr14_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_6_XORG_14084,
      O => romRey_addr14(7)
    );
  romRey_addr14_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y51"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_6_Q,
      I1 => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(7),
      O => romRey_addr14_6_XORG_14084
    );
  romRey_addr14_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_6_CYMUXFAST_14081,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_7_Q
    );
  romRey_addr14_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_5_Q,
      O => romRey_addr14_6_FASTCARRY_14079
    );
  romRey_addr14_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y51"
    )
    port map (
      I0 => romRey_addr14_6_CYSELG_14068,
      I1 => romRey_addr14_6_CYSELF_14082,
      O => romRey_addr14_6_CYAND_14080
    );
  romRey_addr14_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y51"
    )
    port map (
      IA => romRey_addr14_6_CYMUXG2_14078,
      IB => romRey_addr14_6_FASTCARRY_14079,
      SEL => romRey_addr14_6_CYAND_14080,
      O => romRey_addr14_6_CYMUXFAST_14081
    );
  romRey_addr14_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y51"
    )
    port map (
      IA => romRey_addr14_6_CY0G_14076,
      IB => romRey_addr14_6_CYMUXF2_14077,
      SEL => romRey_addr14_6_CYSELG_14068,
      O => romRey_addr14_6_CYMUXG2_14078
    );
  romRey_addr14_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001(7),
      O => romRey_addr14_6_CY0G_14076
    );
  romRey_addr14_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(7),
      O => romRey_addr14_6_CYSELG_14068
    );
  romRey_addr14_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_8_XORF_14135,
      O => romRey_addr14(8)
    );
  romRey_addr14_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y52"
    )
    port map (
      I0 => romRey_addr14_8_CYINIT_14134,
      I1 => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(8),
      O => romRey_addr14_8_XORF_14135
    );
  romRey_addr14_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y52"
    )
    port map (
      IA => romRey_addr14_8_CY0F_14133,
      IB => romRey_addr14_8_CYINIT_14134,
      SEL => romRey_addr14_8_CYSELF_14121,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_8_Q
    );
  romRey_addr14_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y52"
    )
    port map (
      IA => romRey_addr14_8_CY0F_14133,
      IB => romRey_addr14_8_CY0F_14133,
      SEL => romRey_addr14_8_CYSELF_14121,
      O => romRey_addr14_8_CYMUXF2_14116
    );
  romRey_addr14_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_7_Q,
      O => romRey_addr14_8_CYINIT_14134
    );
  romRey_addr14_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001(8),
      O => romRey_addr14_8_CY0F_14133
    );
  romRey_addr14_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(8),
      O => romRey_addr14_8_CYSELF_14121
    );
  romRey_addr14_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_8_XORG_14123,
      O => romRey_addr14(9)
    );
  romRey_addr14_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y52"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_8_Q,
      I1 => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(9),
      O => romRey_addr14_8_XORG_14123
    );
  romRey_addr14_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_8_CYMUXFAST_14120,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_9_Q
    );
  romRey_addr14_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_7_Q,
      O => romRey_addr14_8_FASTCARRY_14118
    );
  romRey_addr14_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y52"
    )
    port map (
      I0 => romRey_addr14_8_CYSELG_14107,
      I1 => romRey_addr14_8_CYSELF_14121,
      O => romRey_addr14_8_CYAND_14119
    );
  romRey_addr14_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y52"
    )
    port map (
      IA => romRey_addr14_8_CYMUXG2_14117,
      IB => romRey_addr14_8_FASTCARRY_14118,
      SEL => romRey_addr14_8_CYAND_14119,
      O => romRey_addr14_8_CYMUXFAST_14120
    );
  romRey_addr14_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y52"
    )
    port map (
      IA => romRey_addr14_8_CY0G_14115,
      IB => romRey_addr14_8_CYMUXF2_14116,
      SEL => romRey_addr14_8_CYSELG_14107,
      O => romRey_addr14_8_CYMUXG2_14117
    );
  romRey_addr14_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001(9),
      O => romRey_addr14_8_CY0G_14115
    );
  romRey_addr14_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(9),
      O => romRey_addr14_8_CYSELG_14107
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X51Y53"
    )
    port map (
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_14156
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_14180,
      O => romRey_addr14(10)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y53"
    )
    port map (
      I0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_14179,
      I1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_14180
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y53"
    )
    port map (
      IA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_14156,
      IB => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_14179,
      SEL => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_14162,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_10_Q
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y53"
    )
    port map (
      IA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_14156,
      IB => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_14156,
      SEL => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_14162,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_14157
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_9_Q,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_14179
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_14162
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_14165,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_14166
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_14165,
      O => romRey_addr14(11)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_14164,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_14165
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y53"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_10_Q,
      I1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_14164
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_9_Q,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_14159
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y53"
    )
    port map (
      I0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_14147,
      I1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_14162,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_14160
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y53"
    )
    port map (
      IA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_14158,
      IB => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_14159,
      SEL => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_14160,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_14161
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y53"
    )
    port map (
      IA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_14156,
      IB => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_14157,
      SEL => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_14147,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_14158
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_14147
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_14145
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0 : X_FF
    generic map(
      LOC => "SLICE_X51Y53",
      INIT => '0'
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_14166,
      CE => VCC,
      CLK => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_14145,
      SET => GND,
      RST => GND,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1 : X_FF
    generic map(
      LOC => "SLICE_X51Y54",
      INIT => '0'
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_14221,
      CE => VCC,
      CLK => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_14190,
      SET => GND,
      RST => GND,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X51Y54"
    )
    port map (
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_14218
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_14220,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_14221
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_14220,
      O => romRey_addr14(12)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_14219,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_14220
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y54"
    )
    port map (
      I0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_14217,
      I1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_14219
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y54"
    )
    port map (
      IA => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_14218,
      IB => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_14217,
      SEL => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_14208,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_12_Q
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_14161,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_14217
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_14208
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_14202,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_14203
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_14202,
      O => romRey_addr14(13)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_14201,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_14202
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y54"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_add0000_Madd_cy_12_Q,
      I1 => vga_sprite_rom_addr2_addsub0001_13_rt_14198,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_14201
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_14190
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2 : X_FF
    generic map(
      LOC => "SLICE_X51Y54",
      INIT => '0'
    )
    port map (
      I => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_14203,
      CE => VCC,
      CLK => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_14190,
      SET => GND,
      RST => GND,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2)
    );
  vga_sprite_rom_addr2_addsub0001_13_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X51Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_sprite_rom_addr2_addsub0001(13),
      ADR3 => VCC,
      O => vga_sprite_rom_addr2_addsub0001_13_rt_14198
    );
  vga_sprite_rom_addr20_addsub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_6_XORF_14259,
      O => vga_sprite_rom_addr20_addsub0000(6)
    );
  vga_sprite_rom_addr20_addsub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y38"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0000_6_CYINIT_14258,
      I1 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(3),
      O => vga_sprite_rom_addr20_addsub0000_6_XORF_14259
    );
  vga_sprite_rom_addr20_addsub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y38"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_6_CY0F_14257,
      IB => vga_sprite_rom_addr20_addsub0000_6_CYINIT_14258,
      SEL => vga_sprite_rom_addr20_addsub0000_6_CYSELF_14249,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_3_Q
    );
  vga_sprite_rom_addr20_addsub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_6_BXINV_14247,
      O => vga_sprite_rom_addr20_addsub0000_6_CYINIT_14258
    );
  vga_sprite_rom_addr20_addsub0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(0),
      O => vga_sprite_rom_addr20_addsub0000_6_CY0F_14257
    );
  vga_sprite_rom_addr20_addsub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(3),
      O => vga_sprite_rom_addr20_addsub0000_6_CYSELF_14249
    );
  vga_sprite_rom_addr20_addsub0000_6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_rom_addr20_addsub0000_6_BXINV_14247
    );
  vga_sprite_rom_addr20_addsub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_6_XORG_14245,
      O => vga_sprite_rom_addr20_addsub0000(7)
    );
  vga_sprite_rom_addr20_addsub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y38"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_3_Q,
      I1 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(4),
      O => vga_sprite_rom_addr20_addsub0000_6_XORG_14245
    );
  vga_sprite_rom_addr20_addsub0000_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_6_CYMUXG_14244,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_4_Q
    );
  vga_sprite_rom_addr20_addsub0000_6_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X45Y38"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_6_CY0G_14242,
      IB => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_3_Q,
      SEL => vga_sprite_rom_addr20_addsub0000_6_CYSELG_14234,
      O => vga_sprite_rom_addr20_addsub0000_6_CYMUXG_14244
    );
  vga_sprite_rom_addr20_addsub0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(1),
      O => vga_sprite_rom_addr20_addsub0000_6_CY0G_14242
    );
  vga_sprite_rom_addr20_addsub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(4),
      O => vga_sprite_rom_addr20_addsub0000_6_CYSELG_14234
    );
  vga_sprite_rom_addr20_addsub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_8_XORF_14298,
      O => vga_sprite_rom_addr20_addsub0000(8)
    );
  vga_sprite_rom_addr20_addsub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y39"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0000_8_CYINIT_14297,
      I1 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(5),
      O => vga_sprite_rom_addr20_addsub0000_8_XORF_14298
    );
  vga_sprite_rom_addr20_addsub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y39"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_8_CY0F_14296,
      IB => vga_sprite_rom_addr20_addsub0000_8_CYINIT_14297,
      SEL => vga_sprite_rom_addr20_addsub0000_8_CYSELF_14284,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_5_Q
    );
  vga_sprite_rom_addr20_addsub0000_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y39"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_8_CY0F_14296,
      IB => vga_sprite_rom_addr20_addsub0000_8_CY0F_14296,
      SEL => vga_sprite_rom_addr20_addsub0000_8_CYSELF_14284,
      O => vga_sprite_rom_addr20_addsub0000_8_CYMUXF2_14279
    );
  vga_sprite_rom_addr20_addsub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_4_Q,
      O => vga_sprite_rom_addr20_addsub0000_8_CYINIT_14297
    );
  vga_sprite_rom_addr20_addsub0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(2),
      O => vga_sprite_rom_addr20_addsub0000_8_CY0F_14296
    );
  vga_sprite_rom_addr20_addsub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(5),
      O => vga_sprite_rom_addr20_addsub0000_8_CYSELF_14284
    );
  vga_sprite_rom_addr20_addsub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_8_XORG_14286,
      O => vga_sprite_rom_addr20_addsub0000(9)
    );
  vga_sprite_rom_addr20_addsub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y39"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_5_Q,
      I1 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(6),
      O => vga_sprite_rom_addr20_addsub0000_8_XORG_14286
    );
  vga_sprite_rom_addr20_addsub0000_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_8_CYMUXFAST_14283,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_6_Q
    );
  vga_sprite_rom_addr20_addsub0000_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_4_Q,
      O => vga_sprite_rom_addr20_addsub0000_8_FASTCARRY_14281
    );
  vga_sprite_rom_addr20_addsub0000_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y39"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0000_8_CYSELG_14270,
      I1 => vga_sprite_rom_addr20_addsub0000_8_CYSELF_14284,
      O => vga_sprite_rom_addr20_addsub0000_8_CYAND_14282
    );
  vga_sprite_rom_addr20_addsub0000_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y39"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_8_CYMUXG2_14280,
      IB => vga_sprite_rom_addr20_addsub0000_8_FASTCARRY_14281,
      SEL => vga_sprite_rom_addr20_addsub0000_8_CYAND_14282,
      O => vga_sprite_rom_addr20_addsub0000_8_CYMUXFAST_14283
    );
  vga_sprite_rom_addr20_addsub0000_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y39"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_8_CY0G_14278,
      IB => vga_sprite_rom_addr20_addsub0000_8_CYMUXF2_14279,
      SEL => vga_sprite_rom_addr20_addsub0000_8_CYSELG_14270,
      O => vga_sprite_rom_addr20_addsub0000_8_CYMUXG2_14280
    );
  vga_sprite_rom_addr20_addsub0000_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(3),
      O => vga_sprite_rom_addr20_addsub0000_8_CY0G_14278
    );
  vga_sprite_rom_addr20_addsub0000_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(6),
      O => vga_sprite_rom_addr20_addsub0000_8_CYSELG_14270
    );
  vga_sprite_rom_addr20_addsub0000_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_10_XORF_14337,
      O => vga_sprite_rom_addr20_addsub0000(10)
    );
  vga_sprite_rom_addr20_addsub0000_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y40"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0000_10_CYINIT_14336,
      I1 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(7),
      O => vga_sprite_rom_addr20_addsub0000_10_XORF_14337
    );
  vga_sprite_rom_addr20_addsub0000_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y40"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_10_CY0F_14335,
      IB => vga_sprite_rom_addr20_addsub0000_10_CYINIT_14336,
      SEL => vga_sprite_rom_addr20_addsub0000_10_CYSELF_14323,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_7_Q
    );
  vga_sprite_rom_addr20_addsub0000_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y40"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_10_CY0F_14335,
      IB => vga_sprite_rom_addr20_addsub0000_10_CY0F_14335,
      SEL => vga_sprite_rom_addr20_addsub0000_10_CYSELF_14323,
      O => vga_sprite_rom_addr20_addsub0000_10_CYMUXF2_14318
    );
  vga_sprite_rom_addr20_addsub0000_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_6_Q,
      O => vga_sprite_rom_addr20_addsub0000_10_CYINIT_14336
    );
  vga_sprite_rom_addr20_addsub0000_10_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(4),
      O => vga_sprite_rom_addr20_addsub0000_10_CY0F_14335
    );
  vga_sprite_rom_addr20_addsub0000_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(7),
      O => vga_sprite_rom_addr20_addsub0000_10_CYSELF_14323
    );
  vga_sprite_rom_addr20_addsub0000_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_10_XORG_14325,
      O => vga_sprite_rom_addr20_addsub0000(11)
    );
  vga_sprite_rom_addr20_addsub0000_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y40"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_7_Q,
      I1 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(8),
      O => vga_sprite_rom_addr20_addsub0000_10_XORG_14325
    );
  vga_sprite_rom_addr20_addsub0000_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_6_Q,
      O => vga_sprite_rom_addr20_addsub0000_10_FASTCARRY_14320
    );
  vga_sprite_rom_addr20_addsub0000_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y40"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0000_10_CYSELG_14309,
      I1 => vga_sprite_rom_addr20_addsub0000_10_CYSELF_14323,
      O => vga_sprite_rom_addr20_addsub0000_10_CYAND_14321
    );
  vga_sprite_rom_addr20_addsub0000_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y40"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_10_CYMUXG2_14319,
      IB => vga_sprite_rom_addr20_addsub0000_10_FASTCARRY_14320,
      SEL => vga_sprite_rom_addr20_addsub0000_10_CYAND_14321,
      O => vga_sprite_rom_addr20_addsub0000_10_CYMUXFAST_14322
    );
  vga_sprite_rom_addr20_addsub0000_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y40"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_10_CY0G_14317,
      IB => vga_sprite_rom_addr20_addsub0000_10_CYMUXF2_14318,
      SEL => vga_sprite_rom_addr20_addsub0000_10_CYSELG_14309,
      O => vga_sprite_rom_addr20_addsub0000_10_CYMUXG2_14319
    );
  vga_sprite_rom_addr20_addsub0000_10_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(5),
      O => vga_sprite_rom_addr20_addsub0000_10_CY0G_14317
    );
  vga_sprite_rom_addr20_addsub0000_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(8),
      O => vga_sprite_rom_addr20_addsub0000_10_CYSELG_14309
    );
  vga_sprite_rom_addr20_addsub0000_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_12_XORF_14368,
      O => vga_sprite_rom_addr20_addsub0000(12)
    );
  vga_sprite_rom_addr20_addsub0000_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y41"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0000_12_CYINIT_14367,
      I1 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(9),
      O => vga_sprite_rom_addr20_addsub0000_12_XORF_14368
    );
  vga_sprite_rom_addr20_addsub0000_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y41"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0000_12_CY0F_14366,
      IB => vga_sprite_rom_addr20_addsub0000_12_CYINIT_14367,
      SEL => vga_sprite_rom_addr20_addsub0000_12_CYSELF_14358,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_9_Q
    );
  vga_sprite_rom_addr20_addsub0000_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_10_CYMUXFAST_14322,
      O => vga_sprite_rom_addr20_addsub0000_12_CYINIT_14367
    );
  vga_sprite_rom_addr20_addsub0000_12_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(6),
      O => vga_sprite_rom_addr20_addsub0000_12_CY0F_14366
    );
  vga_sprite_rom_addr20_addsub0000_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(9),
      O => vga_sprite_rom_addr20_addsub0000_12_CYSELF_14358
    );
  vga_sprite_rom_addr20_addsub0000_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000_12_XORG_14355,
      O => vga_sprite_rom_addr20_addsub0000(13)
    );
  vga_sprite_rom_addr20_addsub0000_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y41"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_cy_9_Q,
      I1 => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(10),
      O => vga_sprite_rom_addr20_addsub0000_12_XORG_14355
    );
  b_Madd_add0002_add0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X51Y36"
    )
    port map (
      ADR0 => b_cskyev(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvskye(0),
      O => b_Madd_add0002_add0000_lut(0)
    );
  b_Madd_add0002_add0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y36"
    )
    port map (
      IA => b_Madd_add0002_add0000_cy_1_CY0F_14398,
      IB => b_Madd_add0002_add0000_cy_1_CYINIT_14399,
      SEL => b_Madd_add0002_add0000_cy_1_CYSELF_14390,
      O => b_Madd_add0002_add0000_cy_0_Q
    );
  b_Madd_add0002_add0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_cy_1_BXINV_14388,
      O => b_Madd_add0002_add0000_cy_1_CYINIT_14399
    );
  b_Madd_add0002_add0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(0),
      O => b_Madd_add0002_add0000_cy_1_CY0F_14398
    );
  b_Madd_add0002_add0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(0),
      O => b_Madd_add0002_add0000_cy_1_CYSELF_14390
    );
  b_Madd_add0002_add0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_Madd_add0002_add0000_cy_1_BXINV_14388
    );
  b_Madd_add0002_add0000_cy_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_cy_1_CYMUXG_14387,
      O => b_Madd_add0002_add0000_cy_1_Q
    );
  b_Madd_add0002_add0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X51Y36"
    )
    port map (
      IA => b_Madd_add0002_add0000_cy_1_CY0G_14385,
      IB => b_Madd_add0002_add0000_cy_0_Q,
      SEL => b_Madd_add0002_add0000_cy_1_CYSELG_14377,
      O => b_Madd_add0002_add0000_cy_1_CYMUXG_14387
    );
  b_Madd_add0002_add0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(1),
      O => b_Madd_add0002_add0000_cy_1_CY0G_14385
    );
  b_Madd_add0002_add0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(1),
      O => b_Madd_add0002_add0000_cy_1_CYSELG_14377
    );
  b_Madd_add0002_add0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X51Y36"
    )
    port map (
      ADR0 => b_dcvskye(1),
      ADR1 => b_cskyev(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0002_add0000_lut(1)
    );
  b_Madd_add0002_add0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X51Y37"
    )
    port map (
      ADR0 => b_cskyev(2),
      ADR1 => b_dcvskye(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0002_add0000_lut(2)
    );
  b_add0002_add0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_2_XORF_14437,
      O => b_add0002_add0000(2)
    );
  b_add0002_add0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y37"
    )
    port map (
      I0 => b_add0002_add0000_2_CYINIT_14436,
      I1 => b_Madd_add0002_add0000_lut(2),
      O => b_add0002_add0000_2_XORF_14437
    );
  b_add0002_add0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y37"
    )
    port map (
      IA => b_add0002_add0000_2_CY0F_14435,
      IB => b_add0002_add0000_2_CYINIT_14436,
      SEL => b_add0002_add0000_2_CYSELF_14423,
      O => b_Madd_add0002_add0000_cy_2_Q
    );
  b_add0002_add0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y37"
    )
    port map (
      IA => b_add0002_add0000_2_CY0F_14435,
      IB => b_add0002_add0000_2_CY0F_14435,
      SEL => b_add0002_add0000_2_CYSELF_14423,
      O => b_add0002_add0000_2_CYMUXF2_14418
    );
  b_add0002_add0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_cy_1_Q,
      O => b_add0002_add0000_2_CYINIT_14436
    );
  b_add0002_add0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(2),
      O => b_add0002_add0000_2_CY0F_14435
    );
  b_add0002_add0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(2),
      O => b_add0002_add0000_2_CYSELF_14423
    );
  b_add0002_add0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_2_XORG_14425,
      O => b_add0002_add0000(3)
    );
  b_add0002_add0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y37"
    )
    port map (
      I0 => b_Madd_add0002_add0000_cy_2_Q,
      I1 => b_Madd_add0002_add0000_lut(3),
      O => b_add0002_add0000_2_XORG_14425
    );
  b_add0002_add0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_2_CYMUXFAST_14422,
      O => b_Madd_add0002_add0000_cy_3_Q
    );
  b_add0002_add0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_cy_1_Q,
      O => b_add0002_add0000_2_FASTCARRY_14420
    );
  b_add0002_add0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y37"
    )
    port map (
      I0 => b_add0002_add0000_2_CYSELG_14409,
      I1 => b_add0002_add0000_2_CYSELF_14423,
      O => b_add0002_add0000_2_CYAND_14421
    );
  b_add0002_add0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y37"
    )
    port map (
      IA => b_add0002_add0000_2_CYMUXG2_14419,
      IB => b_add0002_add0000_2_FASTCARRY_14420,
      SEL => b_add0002_add0000_2_CYAND_14421,
      O => b_add0002_add0000_2_CYMUXFAST_14422
    );
  b_add0002_add0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y37"
    )
    port map (
      IA => b_add0002_add0000_2_CY0G_14417,
      IB => b_add0002_add0000_2_CYMUXF2_14418,
      SEL => b_add0002_add0000_2_CYSELG_14409,
      O => b_add0002_add0000_2_CYMUXG2_14419
    );
  b_add0002_add0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(3),
      O => b_add0002_add0000_2_CY0G_14417
    );
  b_add0002_add0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(3),
      O => b_add0002_add0000_2_CYSELG_14409
    );
  b_Madd_add0002_add0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X51Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cskyev(3),
      ADR2 => b_dcvskye(3),
      ADR3 => VCC,
      O => b_Madd_add0002_add0000_lut(3)
    );
  b_add0002_add0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_4_XORF_14476,
      O => b_add0002_add0000(4)
    );
  b_add0002_add0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y38"
    )
    port map (
      I0 => b_add0002_add0000_4_CYINIT_14475,
      I1 => b_Madd_add0002_add0000_lut(4),
      O => b_add0002_add0000_4_XORF_14476
    );
  b_add0002_add0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y38"
    )
    port map (
      IA => b_add0002_add0000_4_CY0F_14474,
      IB => b_add0002_add0000_4_CYINIT_14475,
      SEL => b_add0002_add0000_4_CYSELF_14462,
      O => b_Madd_add0002_add0000_cy_4_Q
    );
  b_add0002_add0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y38"
    )
    port map (
      IA => b_add0002_add0000_4_CY0F_14474,
      IB => b_add0002_add0000_4_CY0F_14474,
      SEL => b_add0002_add0000_4_CYSELF_14462,
      O => b_add0002_add0000_4_CYMUXF2_14457
    );
  b_add0002_add0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_cy_3_Q,
      O => b_add0002_add0000_4_CYINIT_14475
    );
  b_add0002_add0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(4),
      O => b_add0002_add0000_4_CY0F_14474
    );
  b_add0002_add0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(4),
      O => b_add0002_add0000_4_CYSELF_14462
    );
  b_add0002_add0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_4_XORG_14464,
      O => b_add0002_add0000(5)
    );
  b_add0002_add0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y38"
    )
    port map (
      I0 => b_Madd_add0002_add0000_cy_4_Q,
      I1 => b_Madd_add0002_add0000_lut(5),
      O => b_add0002_add0000_4_XORG_14464
    );
  b_add0002_add0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_4_CYMUXFAST_14461,
      O => b_Madd_add0002_add0000_cy_5_Q
    );
  b_add0002_add0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_cy_3_Q,
      O => b_add0002_add0000_4_FASTCARRY_14459
    );
  b_add0002_add0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y38"
    )
    port map (
      I0 => b_add0002_add0000_4_CYSELG_14448,
      I1 => b_add0002_add0000_4_CYSELF_14462,
      O => b_add0002_add0000_4_CYAND_14460
    );
  b_add0002_add0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y38"
    )
    port map (
      IA => b_add0002_add0000_4_CYMUXG2_14458,
      IB => b_add0002_add0000_4_FASTCARRY_14459,
      SEL => b_add0002_add0000_4_CYAND_14460,
      O => b_add0002_add0000_4_CYMUXFAST_14461
    );
  b_add0002_add0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y38"
    )
    port map (
      IA => b_add0002_add0000_4_CY0G_14456,
      IB => b_add0002_add0000_4_CYMUXF2_14457,
      SEL => b_add0002_add0000_4_CYSELG_14448,
      O => b_add0002_add0000_4_CYMUXG2_14458
    );
  b_add0002_add0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(5),
      O => b_add0002_add0000_4_CY0G_14456
    );
  b_add0002_add0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(5),
      O => b_add0002_add0000_4_CYSELG_14448
    );
  b_add0002_add0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_6_XORF_14515,
      O => b_add0002_add0000(6)
    );
  b_add0002_add0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y39"
    )
    port map (
      I0 => b_add0002_add0000_6_CYINIT_14514,
      I1 => b_Madd_add0002_add0000_lut(6),
      O => b_add0002_add0000_6_XORF_14515
    );
  b_add0002_add0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y39"
    )
    port map (
      IA => b_add0002_add0000_6_CY0F_14513,
      IB => b_add0002_add0000_6_CYINIT_14514,
      SEL => b_add0002_add0000_6_CYSELF_14501,
      O => b_Madd_add0002_add0000_cy_6_Q
    );
  b_add0002_add0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y39"
    )
    port map (
      IA => b_add0002_add0000_6_CY0F_14513,
      IB => b_add0002_add0000_6_CY0F_14513,
      SEL => b_add0002_add0000_6_CYSELF_14501,
      O => b_add0002_add0000_6_CYMUXF2_14496
    );
  b_add0002_add0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_cy_5_Q,
      O => b_add0002_add0000_6_CYINIT_14514
    );
  b_add0002_add0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(6),
      O => b_add0002_add0000_6_CY0F_14513
    );
  b_add0002_add0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(6),
      O => b_add0002_add0000_6_CYSELF_14501
    );
  b_add0002_add0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_6_XORG_14503,
      O => b_add0002_add0000(7)
    );
  b_add0002_add0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y39"
    )
    port map (
      I0 => b_Madd_add0002_add0000_cy_6_Q,
      I1 => b_Madd_add0002_add0000_lut(7),
      O => b_add0002_add0000_6_XORG_14503
    );
  b_add0002_add0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_cy_5_Q,
      O => b_add0002_add0000_6_FASTCARRY_14498
    );
  b_add0002_add0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y39"
    )
    port map (
      I0 => b_add0002_add0000_6_CYSELG_14487,
      I1 => b_add0002_add0000_6_CYSELF_14501,
      O => b_add0002_add0000_6_CYAND_14499
    );
  b_add0002_add0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y39"
    )
    port map (
      IA => b_add0002_add0000_6_CYMUXG2_14497,
      IB => b_add0002_add0000_6_FASTCARRY_14498,
      SEL => b_add0002_add0000_6_CYAND_14499,
      O => b_add0002_add0000_6_CYMUXFAST_14500
    );
  b_add0002_add0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y39"
    )
    port map (
      IA => b_add0002_add0000_6_CY0G_14495,
      IB => b_add0002_add0000_6_CYMUXF2_14496,
      SEL => b_add0002_add0000_6_CYSELG_14487,
      O => b_add0002_add0000_6_CYMUXG2_14497
    );
  b_add0002_add0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(7),
      O => b_add0002_add0000_6_CY0G_14495
    );
  b_add0002_add0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(7),
      O => b_add0002_add0000_6_CYSELG_14487
    );
  b_add0002_add0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_8_XORF_14546,
      O => b_add0002_add0000(8)
    );
  b_add0002_add0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y40"
    )
    port map (
      I0 => b_add0002_add0000_8_CYINIT_14545,
      I1 => b_Madd_add0002_add0000_lut(8),
      O => b_add0002_add0000_8_XORF_14546
    );
  b_add0002_add0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y40"
    )
    port map (
      IA => b_add0002_add0000_8_CY0F_14544,
      IB => b_add0002_add0000_8_CYINIT_14545,
      SEL => b_add0002_add0000_8_CYSELF_14536,
      O => b_Madd_add0002_add0000_cy_8_Q
    );
  b_add0002_add0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_6_CYMUXFAST_14500,
      O => b_add0002_add0000_8_CYINIT_14545
    );
  b_add0002_add0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(8),
      O => b_add0002_add0000_8_CY0F_14544
    );
  b_add0002_add0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0002_add0000_lut(8),
      O => b_add0002_add0000_8_CYSELF_14536
    );
  b_add0002_add0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0002_add0000_8_XORG_14533,
      O => b_add0002_add0000(9)
    );
  b_add0002_add0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y40"
    )
    port map (
      I0 => b_Madd_add0002_add0000_cy_8_Q,
      I1 => b_Maccum_cskyev_lut(9),
      O => b_add0002_add0000_8_XORG_14533
    );
  vga_sprite_monaspriteon_addsub0002_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X34Y46"
    )
    port map (
      O => vga_sprite_monaspriteon_addsub0002_0_LOGIC_ONE_14564
    );
  vga_sprite_monaspriteon_addsub0002_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_0_XORF_14581,
      O => vga_sprite_monaspriteon_addsub0002_0_Q
    );
  vga_sprite_monaspriteon_addsub0002_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X34Y46"
    )
    port map (
      I0 => vga_sprite_monaspriteon_addsub0002_0_CYINIT_14580,
      I1 => vga_sprite_Madd_monaspriteon_addsub0002_lut(0),
      O => vga_sprite_monaspriteon_addsub0002_0_XORF_14581
    );
  vga_sprite_monaspriteon_addsub0002_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X34Y46"
    )
    port map (
      IA => vga_sprite_monaspriteon_addsub0002_0_LOGIC_ONE_14564,
      IB => vga_sprite_monaspriteon_addsub0002_0_CYINIT_14580,
      SEL => vga_sprite_monaspriteon_addsub0002_0_CYSELF_14571,
      O => vga_sprite_Madd_monaspriteon_addsub0002_cy_0_Q
    );
  vga_sprite_monaspriteon_addsub0002_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X34Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_0_BXINV_14569,
      O => vga_sprite_monaspriteon_addsub0002_0_CYINIT_14580
    );
  vga_sprite_monaspriteon_addsub0002_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X34Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_lut(0),
      O => vga_sprite_monaspriteon_addsub0002_0_CYSELF_14571
    );
  vga_sprite_monaspriteon_addsub0002_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_monaspriteon_addsub0002_0_BXINV_14569
    );
  vga_sprite_monaspriteon_addsub0002_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_0_XORG_14567,
      O => vga_sprite_monaspriteon_addsub0002_1_Q
    );
  vga_sprite_monaspriteon_addsub0002_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X34Y46"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0002_cy_0_Q,
      I1 => vga_sprite_Madd_monaspriteon_addsub0002_lut(1),
      O => vga_sprite_monaspriteon_addsub0002_0_XORG_14567
    );
  vga_sprite_monaspriteon_addsub0002_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_0_CYMUXG_14566,
      O => vga_sprite_Madd_monaspriteon_addsub0002_cy_1_Q
    );
  vga_sprite_monaspriteon_addsub0002_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X34Y46"
    )
    port map (
      IA => vga_sprite_monaspriteon_addsub0002_0_LOGIC_ONE_14564,
      IB => vga_sprite_Madd_monaspriteon_addsub0002_cy_0_Q,
      SEL => vga_sprite_monaspriteon_addsub0002_0_CYSELG_14555,
      O => vga_sprite_monaspriteon_addsub0002_0_CYMUXG_14566
    );
  vga_sprite_monaspriteon_addsub0002_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X34Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_lut(1),
      O => vga_sprite_monaspriteon_addsub0002_0_CYSELG_14555
    );
  vga_sprite_Madd_monaspriteon_addsub0002_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X34Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rmonav(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_monaspriteon_addsub0002_lut(2)
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X34Y47"
    )
    port map (
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_LOGIC_ONE_14599
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XORF_14619,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X34Y47"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYINIT_14618,
      I1 => vga_sprite_Madd_monaspriteon_addsub0002_lut(2),
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XORF_14619
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X34Y47"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_LOGIC_ONE_14599,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYINIT_14618,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELF_14605,
      O => vga_sprite_Madd_monaspriteon_addsub0002_cy_2_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y47"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_LOGIC_ONE_14599,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_LOGIC_ONE_14599,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELF_14605,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXF2_14600
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X34Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_cy_1_Q,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYINIT_14618
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X34Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_lut(2),
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELF_14605
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XORG_14607,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_3_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X34Y47"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0002_cy_2_Q,
      I1 => vga_sprite_Madd_monaspriteon_addsub0002_lut(3),
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_XORG_14607
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXFAST_14604,
      O => vga_sprite_Madd_monaspriteon_addsub0002_cy_3_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X34Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_cy_1_Q,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_FASTCARRY_14602
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X34Y47"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELG_14590,
      I1 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELF_14605,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYAND_14603
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X34Y47"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXG2_14601,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_FASTCARRY_14602,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYAND_14603,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXFAST_14604
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y47"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_LOGIC_ONE_14599,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXF2_14600,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELG_14590,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYMUXG2_14601
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X34Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_lut(3),
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_CYSELG_14590
    );
  vga_sprite_Madd_monaspriteon_addsub0002_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X34Y48"
    )
    port map (
      ADR0 => b_rmonav(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_monaspriteon_addsub0002_lut(4)
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X34Y48"
    )
    port map (
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ZERO_14637
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X34Y48"
    )
    port map (
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ONE_14657
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XORF_14658,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X34Y48"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYINIT_14656,
      I1 => vga_sprite_Madd_monaspriteon_addsub0002_lut(4),
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XORF_14658
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X34Y48"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ONE_14657,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYINIT_14656,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELF_14643,
      O => vga_sprite_Madd_monaspriteon_addsub0002_cy_4_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y48"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ONE_14657,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ONE_14657,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELF_14643,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXF2_14638
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X34Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_cy_3_Q,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYINIT_14656
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X34Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_lut(4),
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELF_14643
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XORG_14645,
      O => vga_sprite_monaspriteon_addsub0002_5_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X34Y48"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0002_cy_4_Q,
      I1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_G,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_XORG_14645
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXFAST_14642,
      O => vga_sprite_Madd_monaspriteon_addsub0002_cy_5_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X34Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_cy_3_Q,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_FASTCARRY_14640
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X34Y48"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELG_14628,
      I1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELF_14643,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYAND_14641
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X34Y48"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXG2_14639,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_FASTCARRY_14640,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYAND_14641,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXFAST_14642
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y48"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_LOGIC_ZERO_14637,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXF2_14638,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELG_14628,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYMUXG2_14639
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X34Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_G,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_CYSELG_14628
    );
  vga_sprite_monaspriteon_addsub0002_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X34Y49"
    )
    port map (
      O => vga_sprite_monaspriteon_addsub0002_6_LOGIC_ZERO_14676
    );
  vga_sprite_monaspriteon_addsub0002_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_6_XORF_14696,
      O => vga_sprite_monaspriteon_addsub0002_6_Q
    );
  vga_sprite_monaspriteon_addsub0002_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X34Y49"
    )
    port map (
      I0 => vga_sprite_monaspriteon_addsub0002_6_CYINIT_14695,
      I1 => vga_sprite_monaspriteon_addsub0002_6_F,
      O => vga_sprite_monaspriteon_addsub0002_6_XORF_14696
    );
  vga_sprite_monaspriteon_addsub0002_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X34Y49"
    )
    port map (
      IA => vga_sprite_monaspriteon_addsub0002_6_LOGIC_ZERO_14676,
      IB => vga_sprite_monaspriteon_addsub0002_6_CYINIT_14695,
      SEL => vga_sprite_monaspriteon_addsub0002_6_CYSELF_14682,
      O => vga_sprite_Madd_monaspriteon_addsub0002_cy_6_Q
    );
  vga_sprite_monaspriteon_addsub0002_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y49"
    )
    port map (
      IA => vga_sprite_monaspriteon_addsub0002_6_LOGIC_ZERO_14676,
      IB => vga_sprite_monaspriteon_addsub0002_6_LOGIC_ZERO_14676,
      SEL => vga_sprite_monaspriteon_addsub0002_6_CYSELF_14682,
      O => vga_sprite_monaspriteon_addsub0002_6_CYMUXF2_14677
    );
  vga_sprite_monaspriteon_addsub0002_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X34Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_cy_5_Q,
      O => vga_sprite_monaspriteon_addsub0002_6_CYINIT_14695
    );
  vga_sprite_monaspriteon_addsub0002_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X34Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_6_F,
      O => vga_sprite_monaspriteon_addsub0002_6_CYSELF_14682
    );
  vga_sprite_monaspriteon_addsub0002_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_6_XORG_14684,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_7_Q
    );
  vga_sprite_monaspriteon_addsub0002_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X34Y49"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0002_cy_6_Q,
      I1 => vga_sprite_monaspriteon_addsub0002_6_G,
      O => vga_sprite_monaspriteon_addsub0002_6_XORG_14684
    );
  vga_sprite_monaspriteon_addsub0002_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X34Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0002_cy_5_Q,
      O => vga_sprite_monaspriteon_addsub0002_6_FASTCARRY_14679
    );
  vga_sprite_monaspriteon_addsub0002_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X34Y49"
    )
    port map (
      I0 => vga_sprite_monaspriteon_addsub0002_6_CYSELG_14667,
      I1 => vga_sprite_monaspriteon_addsub0002_6_CYSELF_14682,
      O => vga_sprite_monaspriteon_addsub0002_6_CYAND_14680
    );
  vga_sprite_monaspriteon_addsub0002_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X34Y49"
    )
    port map (
      IA => vga_sprite_monaspriteon_addsub0002_6_CYMUXG2_14678,
      IB => vga_sprite_monaspriteon_addsub0002_6_FASTCARRY_14679,
      SEL => vga_sprite_monaspriteon_addsub0002_6_CYAND_14680,
      O => vga_sprite_monaspriteon_addsub0002_6_CYMUXFAST_14681
    );
  vga_sprite_monaspriteon_addsub0002_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y49"
    )
    port map (
      IA => vga_sprite_monaspriteon_addsub0002_6_LOGIC_ZERO_14676,
      IB => vga_sprite_monaspriteon_addsub0002_6_CYMUXF2_14677,
      SEL => vga_sprite_monaspriteon_addsub0002_6_CYSELG_14667,
      O => vga_sprite_monaspriteon_addsub0002_6_CYMUXG2_14678
    );
  vga_sprite_monaspriteon_addsub0002_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X34Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_6_G,
      O => vga_sprite_monaspriteon_addsub0002_6_CYSELG_14667
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X34Y50"
    )
    port map (
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_LOGIC_ZERO_14726
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XORF_14727,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X34Y50"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYINIT_14725,
      I1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_F,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XORF_14727
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X34Y50"
    )
    port map (
      IA => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_LOGIC_ZERO_14726,
      IB => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYINIT_14725,
      SEL => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYSELF_14716,
      O => vga_sprite_Madd_monaspriteon_addsub0002_cy_8_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X34Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0002_6_CYMUXFAST_14681,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYINIT_14725
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X34Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_F,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_CYSELF_14716
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XORG_14713,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_9_Q
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X34Y50"
    )
    port map (
      I0 => vga_sprite_Madd_monaspriteon_addsub0002_cy_8_Q,
      I1 => b_rmonav_9_rt_14710,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_XORG_14713
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y48"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CY0F_14757,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYINIT_14758,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYSELF_14749,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy(0)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_BXINV_14747,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYINIT_14758
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CY0F_14757
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(0),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYSELF_14749
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_BXINV_14747
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X35Y48"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CY0G_14744,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy(0),
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYSELG_14736,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYMUXG_14746
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CY0G_14744
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(1),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYSELG_14736
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y49"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0F_14789,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0F_14789,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELF_14780,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXF2_14775
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0F_14789
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELF_14780
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_1_CYMUXG_14746,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_FASTCARRY_14777
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y49"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELG_14766,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELF_14780,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYAND_14778
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y49"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXG2_14776,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_FASTCARRY_14777,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYAND_14778,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXFAST_14779
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y49"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0G_14774,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXF2_14775,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELG_14766,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXG2_14776
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CY0G_14774
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(3),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYSELG_14766
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y50"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0F_14820,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0F_14820,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELF_14811,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXF2_14806
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0F_14820
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELF_14811
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_3_CYMUXFAST_14779,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_FASTCARRY_14808
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y50"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELG_14797,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELF_14811,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYAND_14809
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y50"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXG2_14807,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_FASTCARRY_14808,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYAND_14809,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXFAST_14810
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y50"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0G_14805,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXF2_14806,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELG_14797,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXG2_14807
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CY0G_14805
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(5),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYSELG_14797
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X35Y51"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_addsub0002_6_Q,
      ADR1 => U2_vcs(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(6)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y51"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0F_14851,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0F_14851,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELF_14842,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXF2_14837
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0F_14851
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(6),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELF_14842
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_5_CYMUXFAST_14810,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_FASTCARRY_14839
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y51"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELG_14828,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELF_14842,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYAND_14840
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y51"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXG2_14838,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_FASTCARRY_14839,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYAND_14840,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXFAST_14841
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y51"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0G_14836,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXF2_14837,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELG_14828,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXG2_14838
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CY0G_14836
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(7),
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYSELG_14828
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X35Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(7),
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0003_lut_7_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(7)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X35Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(8),
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(8)
    );
  vga_sprite_reyspriteon_cmp_ge0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y52"
    )
    port map (
      IA => vga_sprite_reyspriteon_cmp_ge0000_CY0F_14882,
      IB => vga_sprite_reyspriteon_cmp_ge0000_CY0F_14882,
      SEL => vga_sprite_reyspriteon_cmp_ge0000_CYSELF_14873,
      O => vga_sprite_reyspriteon_cmp_ge0000_CYMUXF2_14868
    );
  vga_sprite_reyspriteon_cmp_ge0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => vga_sprite_reyspriteon_cmp_ge0000_CY0F_14882
    );
  vga_sprite_reyspriteon_cmp_ge0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(8),
      O => vga_sprite_reyspriteon_cmp_ge0000_CYSELF_14873
    );
  vga_sprite_reyspriteon_cmp_ge0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_cmp_ge0000_CYMUXFAST_14872,
      O => vga_sprite_reyspriteon_cmp_ge0000
    );
  vga_sprite_reyspriteon_cmp_ge0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_cy_7_CYMUXFAST_14841,
      O => vga_sprite_reyspriteon_cmp_ge0000_FASTCARRY_14870
    );
  vga_sprite_reyspriteon_cmp_ge0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y52"
    )
    port map (
      I0 => vga_sprite_reyspriteon_cmp_ge0000_CYSELG_14859,
      I1 => vga_sprite_reyspriteon_cmp_ge0000_CYSELF_14873,
      O => vga_sprite_reyspriteon_cmp_ge0000_CYAND_14871
    );
  vga_sprite_reyspriteon_cmp_ge0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y52"
    )
    port map (
      IA => vga_sprite_reyspriteon_cmp_ge0000_CYMUXG2_14869,
      IB => vga_sprite_reyspriteon_cmp_ge0000_FASTCARRY_14870,
      SEL => vga_sprite_reyspriteon_cmp_ge0000_CYAND_14871,
      O => vga_sprite_reyspriteon_cmp_ge0000_CYMUXFAST_14872
    );
  vga_sprite_reyspriteon_cmp_ge0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y52"
    )
    port map (
      IA => vga_sprite_reyspriteon_cmp_ge0000_CY0G_14867,
      IB => vga_sprite_reyspriteon_cmp_ge0000_CYMUXF2_14868,
      SEL => vga_sprite_reyspriteon_cmp_ge0000_CYSELG_14859,
      O => vga_sprite_reyspriteon_cmp_ge0000_CYMUXG2_14869
    );
  vga_sprite_reyspriteon_cmp_ge0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => vga_sprite_reyspriteon_cmp_ge0000_CY0G_14867
    );
  vga_sprite_reyspriteon_cmp_ge0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(9),
      O => vga_sprite_reyspriteon_cmp_ge0000_CYSELG_14859
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X35Y52"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0003_lut_9_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(9)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X51Y41"
    )
    port map (
      ADR0 => b_creyv(0),
      ADR1 => U2_HCS(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(0)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y41"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CY0F_14911,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYINIT_14912,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYSELF_14903,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy(0)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_BXINV_14901,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYINIT_14912
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(0),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CY0F_14911
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(0),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYSELF_14903
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_BXINV_14901
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X51Y41"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CY0G_14898,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy(0),
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYSELG_14890,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYMUXG_14900
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_creyv(1),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CY0G_14898
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(1),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYSELG_14890
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X51Y41"
    )
    port map (
      ADR0 => b_creyv(1),
      ADR1 => VCC,
      ADR2 => U2_HCS(1),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(1)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y42"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0F_14943,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0F_14943,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELF_14935,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXF2_14930
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001_2_0,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0F_14943
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELF_14935
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_1_CYMUXG_14900,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_FASTCARRY_14932
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y42"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELG_14923,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELF_14935,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYAND_14933
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y42"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXG2_14931,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_FASTCARRY_14932,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYAND_14933,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXFAST_14934
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y42"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0G_14929,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXF2_14930,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELG_14923,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXG2_14931
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001_3_0,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CY0G_14929
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(3),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYSELG_14923
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y43"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0F_14976,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0F_14976,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELF_14968,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXF2_14963
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0F_14976
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELF_14968
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_3_CYMUXFAST_14934,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_FASTCARRY_14965
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y43"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELG_14954,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELF_14968,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYAND_14966
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y43"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXG2_14964,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_FASTCARRY_14965,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYAND_14966,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXFAST_14967
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y43"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0G_14962,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXF2_14963,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELG_14954,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXG2_14964
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001_5_0,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CY0G_14962
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(5),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYSELG_14954
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y44"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0F_15009,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0F_15009,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELF_15002,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXF2_14997
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001_6_0,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0F_15009
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(6),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELF_15002
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_5_CYMUXFAST_14967,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_FASTCARRY_14999
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y44"
    )
    port map (
      I0 => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELG_14990,
      I1 => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELF_15002,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYAND_15000
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y44"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXG2_14998,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_FASTCARRY_14999,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYAND_15000,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXFAST_15001
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y44"
    )
    port map (
      IA => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0G_14996,
      IB => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXF2_14997,
      SEL => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELG_14990,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXG2_14998
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001(7),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CY0G_14996
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(7),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYSELG_14990
    );
  vga_sprite_reyspriteon_cmp_le0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y45"
    )
    port map (
      IA => vga_sprite_reyspriteon_cmp_le0000_CY0F_15042,
      IB => vga_sprite_reyspriteon_cmp_le0000_CY0F_15042,
      SEL => vga_sprite_reyspriteon_cmp_le0000_CYSELF_15034,
      O => vga_sprite_reyspriteon_cmp_le0000_CYMUXF2_15029
    );
  vga_sprite_reyspriteon_cmp_le0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001(8),
      O => vga_sprite_reyspriteon_cmp_le0000_CY0F_15042
    );
  vga_sprite_reyspriteon_cmp_le0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(8),
      O => vga_sprite_reyspriteon_cmp_le0000_CYSELF_15034
    );
  vga_sprite_reyspriteon_cmp_le0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_cmp_le0000_CYMUXFAST_15033,
      O => vga_sprite_reyspriteon_cmp_le0000
    );
  vga_sprite_reyspriteon_cmp_le0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_cy_7_CYMUXFAST_15001,
      O => vga_sprite_reyspriteon_cmp_le0000_FASTCARRY_15031
    );
  vga_sprite_reyspriteon_cmp_le0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y45"
    )
    port map (
      I0 => vga_sprite_reyspriteon_cmp_le0000_CYSELG_15020,
      I1 => vga_sprite_reyspriteon_cmp_le0000_CYSELF_15034,
      O => vga_sprite_reyspriteon_cmp_le0000_CYAND_15032
    );
  vga_sprite_reyspriteon_cmp_le0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y45"
    )
    port map (
      IA => vga_sprite_reyspriteon_cmp_le0000_CYMUXG2_15030,
      IB => vga_sprite_reyspriteon_cmp_le0000_FASTCARRY_15031,
      SEL => vga_sprite_reyspriteon_cmp_le0000_CYAND_15032,
      O => vga_sprite_reyspriteon_cmp_le0000_CYMUXFAST_15033
    );
  vga_sprite_reyspriteon_cmp_le0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y45"
    )
    port map (
      IA => vga_sprite_reyspriteon_cmp_le0000_CY0G_15028,
      IB => vga_sprite_reyspriteon_cmp_le0000_CYMUXF2_15029,
      SEL => vga_sprite_reyspriteon_cmp_le0000_CYSELG_15020,
      O => vga_sprite_reyspriteon_cmp_le0000_CYMUXG2_15030
    );
  vga_sprite_reyspriteon_cmp_le0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_reyspriteon_addsub0001_9_0,
      O => vga_sprite_reyspriteon_cmp_le0000_CY0G_15028
    );
  vga_sprite_reyspriteon_cmp_le0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(9),
      O => vga_sprite_reyspriteon_cmp_le0000_CYSELG_15020
    );
  vga_sprite_ypixMona_sub0000_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y42"
    )
    port map (
      O => vga_sprite_ypixMona_sub0000_0_LOGIC_ZERO_15059
    );
  vga_sprite_ypixMona_sub0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_0_XORF_15076,
      O => vga_sprite_ypixMona_sub0000(0)
    );
  vga_sprite_ypixMona_sub0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y42"
    )
    port map (
      I0 => vga_sprite_ypixMona_sub0000_0_CYINIT_15075,
      I1 => vga_sprite_ypixMona_sub0000_0_F,
      O => vga_sprite_ypixMona_sub0000_0_XORF_15076
    );
  vga_sprite_ypixMona_sub0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y42"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_0_LOGIC_ZERO_15059,
      IB => vga_sprite_ypixMona_sub0000_0_CYINIT_15075,
      SEL => vga_sprite_ypixMona_sub0000_0_CYSELF_15066,
      O => vga_sprite_Msub_ypixMona_sub0000_cy_0_Q
    );
  vga_sprite_ypixMona_sub0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_0_BXINV_15064,
      O => vga_sprite_ypixMona_sub0000_0_CYINIT_15075
    );
  vga_sprite_ypixMona_sub0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_0_F,
      O => vga_sprite_ypixMona_sub0000_0_CYSELF_15066
    );
  vga_sprite_ypixMona_sub0000_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_ypixMona_sub0000_0_BXINV_15064
    );
  vga_sprite_ypixMona_sub0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_0_XORG_15062,
      O => vga_sprite_ypixMona_sub0000(1)
    );
  vga_sprite_ypixMona_sub0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y42"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_sub0000_cy_0_Q,
      I1 => vga_sprite_ypixMona_sub0000_0_G,
      O => vga_sprite_ypixMona_sub0000_0_XORG_15062
    );
  vga_sprite_ypixMona_sub0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_0_CYMUXG_15061,
      O => vga_sprite_Msub_ypixMona_sub0000_cy_1_Q
    );
  vga_sprite_ypixMona_sub0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X37Y42"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_0_LOGIC_ZERO_15059,
      IB => vga_sprite_Msub_ypixMona_sub0000_cy_0_Q,
      SEL => vga_sprite_ypixMona_sub0000_0_CYSELG_15050,
      O => vga_sprite_ypixMona_sub0000_0_CYMUXG_15061
    );
  vga_sprite_ypixMona_sub0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_0_G,
      O => vga_sprite_ypixMona_sub0000_0_CYSELG_15050
    );
  vga_sprite_ypixMona_sub0000_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y43"
    )
    port map (
      O => vga_sprite_ypixMona_sub0000_2_LOGIC_ZERO_15094
    );
  vga_sprite_ypixMona_sub0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_2_XORF_15114,
      O => vga_sprite_ypixMona_sub0000(2)
    );
  vga_sprite_ypixMona_sub0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y43"
    )
    port map (
      I0 => vga_sprite_ypixMona_sub0000_2_CYINIT_15113,
      I1 => vga_sprite_ypixMona_sub0000_2_F,
      O => vga_sprite_ypixMona_sub0000_2_XORF_15114
    );
  vga_sprite_ypixMona_sub0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y43"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_2_LOGIC_ZERO_15094,
      IB => vga_sprite_ypixMona_sub0000_2_CYINIT_15113,
      SEL => vga_sprite_ypixMona_sub0000_2_CYSELF_15100,
      O => vga_sprite_Msub_ypixMona_sub0000_cy_2_Q
    );
  vga_sprite_ypixMona_sub0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y43"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_2_LOGIC_ZERO_15094,
      IB => vga_sprite_ypixMona_sub0000_2_LOGIC_ZERO_15094,
      SEL => vga_sprite_ypixMona_sub0000_2_CYSELF_15100,
      O => vga_sprite_ypixMona_sub0000_2_CYMUXF2_15095
    );
  vga_sprite_ypixMona_sub0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_cy_1_Q,
      O => vga_sprite_ypixMona_sub0000_2_CYINIT_15113
    );
  vga_sprite_ypixMona_sub0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_2_F,
      O => vga_sprite_ypixMona_sub0000_2_CYSELF_15100
    );
  vga_sprite_ypixMona_sub0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_2_XORG_15102,
      O => vga_sprite_ypixMona_sub0000(3)
    );
  vga_sprite_ypixMona_sub0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y43"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_sub0000_cy_2_Q,
      I1 => vga_sprite_ypixMona_sub0000_2_G,
      O => vga_sprite_ypixMona_sub0000_2_XORG_15102
    );
  vga_sprite_ypixMona_sub0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_2_CYMUXFAST_15099,
      O => vga_sprite_Msub_ypixMona_sub0000_cy_3_Q
    );
  vga_sprite_ypixMona_sub0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_cy_1_Q,
      O => vga_sprite_ypixMona_sub0000_2_FASTCARRY_15097
    );
  vga_sprite_ypixMona_sub0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y43"
    )
    port map (
      I0 => vga_sprite_ypixMona_sub0000_2_CYSELG_15085,
      I1 => vga_sprite_ypixMona_sub0000_2_CYSELF_15100,
      O => vga_sprite_ypixMona_sub0000_2_CYAND_15098
    );
  vga_sprite_ypixMona_sub0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y43"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_2_CYMUXG2_15096,
      IB => vga_sprite_ypixMona_sub0000_2_FASTCARRY_15097,
      SEL => vga_sprite_ypixMona_sub0000_2_CYAND_15098,
      O => vga_sprite_ypixMona_sub0000_2_CYMUXFAST_15099
    );
  vga_sprite_ypixMona_sub0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y43"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_2_LOGIC_ZERO_15094,
      IB => vga_sprite_ypixMona_sub0000_2_CYMUXF2_15095,
      SEL => vga_sprite_ypixMona_sub0000_2_CYSELG_15085,
      O => vga_sprite_ypixMona_sub0000_2_CYMUXG2_15096
    );
  vga_sprite_ypixMona_sub0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_2_G,
      O => vga_sprite_ypixMona_sub0000_2_CYSELG_15085
    );
  vga_sprite_ypixMona_sub0000_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X37Y44"
    )
    port map (
      O => vga_sprite_ypixMona_sub0000_4_LOGIC_ONE_15132
    );
  vga_sprite_ypixMona_sub0000_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y44"
    )
    port map (
      O => vga_sprite_ypixMona_sub0000_4_LOGIC_ZERO_15152
    );
  vga_sprite_ypixMona_sub0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_4_XORF_15153,
      O => vga_sprite_ypixMona_sub0000(4)
    );
  vga_sprite_ypixMona_sub0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y44"
    )
    port map (
      I0 => vga_sprite_ypixMona_sub0000_4_CYINIT_15151,
      I1 => vga_sprite_ypixMona_sub0000_4_F,
      O => vga_sprite_ypixMona_sub0000_4_XORF_15153
    );
  vga_sprite_ypixMona_sub0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y44"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_4_LOGIC_ZERO_15152,
      IB => vga_sprite_ypixMona_sub0000_4_CYINIT_15151,
      SEL => vga_sprite_ypixMona_sub0000_4_CYSELF_15138,
      O => vga_sprite_Msub_ypixMona_sub0000_cy_4_Q
    );
  vga_sprite_ypixMona_sub0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y44"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_4_LOGIC_ZERO_15152,
      IB => vga_sprite_ypixMona_sub0000_4_LOGIC_ZERO_15152,
      SEL => vga_sprite_ypixMona_sub0000_4_CYSELF_15138,
      O => vga_sprite_ypixMona_sub0000_4_CYMUXF2_15133
    );
  vga_sprite_ypixMona_sub0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_cy_3_Q,
      O => vga_sprite_ypixMona_sub0000_4_CYINIT_15151
    );
  vga_sprite_ypixMona_sub0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_4_F,
      O => vga_sprite_ypixMona_sub0000_4_CYSELF_15138
    );
  vga_sprite_ypixMona_sub0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_4_XORG_15140,
      O => vga_sprite_ypixMona_sub0000(5)
    );
  vga_sprite_ypixMona_sub0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y44"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_sub0000_cy_4_Q,
      I1 => vga_sprite_Msub_ypixMona_sub0000_lut(5),
      O => vga_sprite_ypixMona_sub0000_4_XORG_15140
    );
  vga_sprite_ypixMona_sub0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_4_CYMUXFAST_15137,
      O => vga_sprite_Msub_ypixMona_sub0000_cy_5_Q
    );
  vga_sprite_ypixMona_sub0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_cy_3_Q,
      O => vga_sprite_ypixMona_sub0000_4_FASTCARRY_15135
    );
  vga_sprite_ypixMona_sub0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y44"
    )
    port map (
      I0 => vga_sprite_ypixMona_sub0000_4_CYSELG_15123,
      I1 => vga_sprite_ypixMona_sub0000_4_CYSELF_15138,
      O => vga_sprite_ypixMona_sub0000_4_CYAND_15136
    );
  vga_sprite_ypixMona_sub0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y44"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_4_CYMUXG2_15134,
      IB => vga_sprite_ypixMona_sub0000_4_FASTCARRY_15135,
      SEL => vga_sprite_ypixMona_sub0000_4_CYAND_15136,
      O => vga_sprite_ypixMona_sub0000_4_CYMUXFAST_15137
    );
  vga_sprite_ypixMona_sub0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y44"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_4_LOGIC_ONE_15132,
      IB => vga_sprite_ypixMona_sub0000_4_CYMUXF2_15133,
      SEL => vga_sprite_ypixMona_sub0000_4_CYSELG_15123,
      O => vga_sprite_ypixMona_sub0000_4_CYMUXG2_15134
    );
  vga_sprite_ypixMona_sub0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_lut(5),
      O => vga_sprite_ypixMona_sub0000_4_CYSELG_15123
    );
  vga_sprite_Msub_ypixMona_sub0000_lut_5_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X37Y44"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_sub0000_lut(5)
    );
  vga_sprite_ypixMona_sub0000_6_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X37Y45"
    )
    port map (
      O => vga_sprite_ypixMona_sub0000_6_LOGIC_ONE_15171
    );
  vga_sprite_ypixMona_sub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_6_XORF_15191,
      O => vga_sprite_ypixMona_sub0000(6)
    );
  vga_sprite_ypixMona_sub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y45"
    )
    port map (
      I0 => vga_sprite_ypixMona_sub0000_6_CYINIT_15190,
      I1 => vga_sprite_Msub_ypixMona_sub0000_lut(6),
      O => vga_sprite_ypixMona_sub0000_6_XORF_15191
    );
  vga_sprite_ypixMona_sub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y45"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_6_LOGIC_ONE_15171,
      IB => vga_sprite_ypixMona_sub0000_6_CYINIT_15190,
      SEL => vga_sprite_ypixMona_sub0000_6_CYSELF_15177,
      O => vga_sprite_Msub_ypixMona_sub0000_cy_6_Q
    );
  vga_sprite_ypixMona_sub0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y45"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_6_LOGIC_ONE_15171,
      IB => vga_sprite_ypixMona_sub0000_6_LOGIC_ONE_15171,
      SEL => vga_sprite_ypixMona_sub0000_6_CYSELF_15177,
      O => vga_sprite_ypixMona_sub0000_6_CYMUXF2_15172
    );
  vga_sprite_ypixMona_sub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_cy_5_Q,
      O => vga_sprite_ypixMona_sub0000_6_CYINIT_15190
    );
  vga_sprite_ypixMona_sub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_lut(6),
      O => vga_sprite_ypixMona_sub0000_6_CYSELF_15177
    );
  vga_sprite_ypixMona_sub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_6_XORG_15179,
      O => vga_sprite_ypixMona_sub0000(7)
    );
  vga_sprite_ypixMona_sub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y45"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_sub0000_cy_6_Q,
      I1 => vga_sprite_Msub_ypixMona_sub0000_lut(7),
      O => vga_sprite_ypixMona_sub0000_6_XORG_15179
    );
  vga_sprite_ypixMona_sub0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_cy_5_Q,
      O => vga_sprite_ypixMona_sub0000_6_FASTCARRY_15174
    );
  vga_sprite_ypixMona_sub0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y45"
    )
    port map (
      I0 => vga_sprite_ypixMona_sub0000_6_CYSELG_15162,
      I1 => vga_sprite_ypixMona_sub0000_6_CYSELF_15177,
      O => vga_sprite_ypixMona_sub0000_6_CYAND_15175
    );
  vga_sprite_ypixMona_sub0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y45"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_6_CYMUXG2_15173,
      IB => vga_sprite_ypixMona_sub0000_6_FASTCARRY_15174,
      SEL => vga_sprite_ypixMona_sub0000_6_CYAND_15175,
      O => vga_sprite_ypixMona_sub0000_6_CYMUXFAST_15176
    );
  vga_sprite_ypixMona_sub0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y45"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_6_LOGIC_ONE_15171,
      IB => vga_sprite_ypixMona_sub0000_6_CYMUXF2_15172,
      SEL => vga_sprite_ypixMona_sub0000_6_CYSELG_15162,
      O => vga_sprite_ypixMona_sub0000_6_CYMUXG2_15173
    );
  vga_sprite_ypixMona_sub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_lut(7),
      O => vga_sprite_ypixMona_sub0000_6_CYSELG_15162
    );
  vga_sprite_ypixMona_sub0000_8_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X37Y46"
    )
    port map (
      O => vga_sprite_ypixMona_sub0000_8_LOGIC_ONE_15221
    );
  vga_sprite_ypixMona_sub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_8_XORF_15222,
      O => vga_sprite_ypixMona_sub0000(8)
    );
  vga_sprite_ypixMona_sub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y46"
    )
    port map (
      I0 => vga_sprite_ypixMona_sub0000_8_CYINIT_15220,
      I1 => vga_sprite_Msub_ypixMona_sub0000_lut(8),
      O => vga_sprite_ypixMona_sub0000_8_XORF_15222
    );
  vga_sprite_ypixMona_sub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y46"
    )
    port map (
      IA => vga_sprite_ypixMona_sub0000_8_LOGIC_ONE_15221,
      IB => vga_sprite_ypixMona_sub0000_8_CYINIT_15220,
      SEL => vga_sprite_ypixMona_sub0000_8_CYSELF_15211,
      O => vga_sprite_Msub_ypixMona_sub0000_cy_8_Q
    );
  vga_sprite_ypixMona_sub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_6_CYMUXFAST_15176,
      O => vga_sprite_ypixMona_sub0000_8_CYINIT_15220
    );
  vga_sprite_ypixMona_sub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_ypixMona_sub0000_lut(8),
      O => vga_sprite_ypixMona_sub0000_8_CYSELF_15211
    );
  vga_sprite_ypixMona_sub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona_sub0000_8_XORG_15208,
      O => vga_sprite_ypixMona_sub0000(9)
    );
  vga_sprite_ypixMona_sub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y46"
    )
    port map (
      I0 => vga_sprite_Msub_ypixMona_sub0000_cy_8_Q,
      I1 => vga_sprite_Msub_ypixMona_sub0000_lut(9),
      O => vga_sprite_ypixMona_sub0000_8_XORG_15208
    );
  vga_sprite_wall_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y26"
    )
    port map (
      O => vga_sprite_wall_0_LOGIC_ZERO_15245
    );
  vga_sprite_wall_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_0_XORF_15268,
      O => vga_sprite_wall_0_DXMUX_15270
    );
  vga_sprite_wall_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y26"
    )
    port map (
      I0 => vga_sprite_wall_0_CYINIT_15267,
      I1 => vga_sprite_Mcount_wall_lut(0),
      O => vga_sprite_wall_0_XORF_15268
    );
  vga_sprite_wall_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y26"
    )
    port map (
      IA => vga_sprite_wall_0_LOGIC_ZERO_15245,
      IB => vga_sprite_wall_0_CYINIT_15267,
      SEL => vga_sprite_wall_0_CYSELF_15259,
      O => vga_sprite_Mcount_wall_cy_0_Q
    );
  vga_sprite_wall_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_present_state_cmp_gt0000_inv,
      O => vga_sprite_wall_0_CYINIT_15267
    );
  vga_sprite_wall_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcount_wall_lut(0),
      O => vga_sprite_wall_0_CYSELF_15259
    );
  vga_sprite_wall_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_0_XORG_15248,
      O => vga_sprite_wall_0_DYMUX_15250
    );
  vga_sprite_wall_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y26"
    )
    port map (
      I0 => vga_sprite_Mcount_wall_cy_0_Q,
      I1 => vga_sprite_Mcount_wall_lut(1),
      O => vga_sprite_wall_0_XORG_15248
    );
  vga_sprite_wall_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_0_CYMUXG_15247,
      O => vga_sprite_Mcount_wall_cy_1_Q
    );
  vga_sprite_wall_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X35Y26"
    )
    port map (
      IA => vga_sprite_wall_0_LOGIC_ZERO_15245,
      IB => vga_sprite_Mcount_wall_cy_0_Q,
      SEL => vga_sprite_wall_0_CYSELG_15237,
      O => vga_sprite_wall_0_CYMUXG_15247
    );
  vga_sprite_wall_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcount_wall_lut(1),
      O => vga_sprite_wall_0_CYSELG_15237
    );
  vga_sprite_wall_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => vga_sprite_wall_0_SRINV_15235
    );
  vga_sprite_wall_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => vga_sprite_wall_0_CLKINV_15234
    );
  vga_sprite_wall_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y27"
    )
    port map (
      O => vga_sprite_wall_2_LOGIC_ZERO_15298
    );
  vga_sprite_wall_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_2_XORF_15324,
      O => vga_sprite_wall_2_DXMUX_15326
    );
  vga_sprite_wall_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y27"
    )
    port map (
      I0 => vga_sprite_wall_2_CYINIT_15323,
      I1 => vga_sprite_Mcount_wall_lut(2),
      O => vga_sprite_wall_2_XORF_15324
    );
  vga_sprite_wall_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y27"
    )
    port map (
      IA => vga_sprite_wall_2_LOGIC_ZERO_15298,
      IB => vga_sprite_wall_2_CYINIT_15323,
      SEL => vga_sprite_wall_2_CYSELF_15304,
      O => vga_sprite_Mcount_wall_cy_2_Q
    );
  vga_sprite_wall_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y27"
    )
    port map (
      IA => vga_sprite_wall_2_LOGIC_ZERO_15298,
      IB => vga_sprite_wall_2_LOGIC_ZERO_15298,
      SEL => vga_sprite_wall_2_CYSELF_15304,
      O => vga_sprite_wall_2_CYMUXF2_15299
    );
  vga_sprite_wall_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcount_wall_cy_1_Q,
      O => vga_sprite_wall_2_CYINIT_15323
    );
  vga_sprite_wall_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcount_wall_lut(2),
      O => vga_sprite_wall_2_CYSELF_15304
    );
  vga_sprite_wall_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_2_XORG_15306,
      O => vga_sprite_wall_2_DYMUX_15308
    );
  vga_sprite_wall_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y27"
    )
    port map (
      I0 => vga_sprite_Mcount_wall_cy_2_Q,
      I1 => vga_sprite_Mcount_wall_lut(3),
      O => vga_sprite_wall_2_XORG_15306
    );
  vga_sprite_wall_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_2_CYMUXFAST_15303,
      O => vga_sprite_Mcount_wall_cy_3_Q
    );
  vga_sprite_wall_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcount_wall_cy_1_Q,
      O => vga_sprite_wall_2_FASTCARRY_15301
    );
  vga_sprite_wall_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y27"
    )
    port map (
      I0 => vga_sprite_wall_2_CYSELG_15290,
      I1 => vga_sprite_wall_2_CYSELF_15304,
      O => vga_sprite_wall_2_CYAND_15302
    );
  vga_sprite_wall_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y27"
    )
    port map (
      IA => vga_sprite_wall_2_CYMUXG2_15300,
      IB => vga_sprite_wall_2_FASTCARRY_15301,
      SEL => vga_sprite_wall_2_CYAND_15302,
      O => vga_sprite_wall_2_CYMUXFAST_15303
    );
  vga_sprite_wall_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y27"
    )
    port map (
      IA => vga_sprite_wall_2_LOGIC_ZERO_15298,
      IB => vga_sprite_wall_2_CYMUXF2_15299,
      SEL => vga_sprite_wall_2_CYSELG_15290,
      O => vga_sprite_wall_2_CYMUXG2_15300
    );
  vga_sprite_wall_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcount_wall_lut(3),
      O => vga_sprite_wall_2_CYSELG_15290
    );
  vga_sprite_wall_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => vga_sprite_wall_2_SRINV_15288
    );
  vga_sprite_wall_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => vga_sprite_wall_2_CLKINV_15287
    );
  vga_sprite_wall_2 : X_FF
    generic map(
      LOC => "SLICE_X35Y27",
      INIT => '0'
    )
    port map (
      I => vga_sprite_wall_2_DXMUX_15326,
      CE => VCC,
      CLK => vga_sprite_wall_2_CLKINV_15287,
      SET => GND,
      RST => vga_sprite_wall_2_SRINV_15288,
      O => vga_sprite_wall(2)
    );
  vga_sprite_Mcount_wall_lut_2_Q : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X35Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_sprite_wall(2),
      ADR3 => vga_sprite_present_state_cmp_gt0000_0,
      O => vga_sprite_Mcount_wall_lut(2)
    );
  vga_sprite_wall_4_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X35Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_4_SRINV_15346,
      O => vga_sprite_wall_4_FFY_RST
    );
  vga_sprite_wall_5 : X_FF
    generic map(
      LOC => "SLICE_X35Y28",
      INIT => '0'
    )
    port map (
      I => vga_sprite_wall_4_DYMUX_15366,
      CE => VCC,
      CLK => vga_sprite_wall_4_CLKINV_15345,
      SET => GND,
      RST => vga_sprite_wall_4_FFY_RST,
      O => vga_sprite_wall(5)
    );
  vga_sprite_Mcount_wall_lut_4_Q : X_LUT4
    generic map(
      INIT => X"ECCC",
      LOC => "SLICE_X35Y28"
    )
    port map (
      ADR0 => vga_sprite_wall(9),
      ADR1 => vga_sprite_wall(4),
      ADR2 => vga_sprite_present_state_cmp_gt000022_0,
      ADR3 => vga_sprite_wall(8),
      O => vga_sprite_Mcount_wall_lut(4)
    );
  vga_sprite_wall_4 : X_FF
    generic map(
      LOC => "SLICE_X35Y28",
      INIT => '1'
    )
    port map (
      I => vga_sprite_wall_4_DXMUX_15382,
      CE => VCC,
      CLK => vga_sprite_wall_4_CLKINV_15345,
      SET => vga_sprite_wall_4_SRINV_15346,
      RST => GND,
      O => vga_sprite_wall(4)
    );
  vga_sprite_wall_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y28"
    )
    port map (
      O => vga_sprite_wall_4_LOGIC_ZERO_15356
    );
  vga_sprite_wall_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_4_XORF_15380,
      O => vga_sprite_wall_4_DXMUX_15382
    );
  vga_sprite_wall_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y28"
    )
    port map (
      I0 => vga_sprite_wall_4_CYINIT_15379,
      I1 => vga_sprite_Mcount_wall_lut(4),
      O => vga_sprite_wall_4_XORF_15380
    );
  vga_sprite_wall_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y28"
    )
    port map (
      IA => vga_sprite_wall_4_LOGIC_ZERO_15356,
      IB => vga_sprite_wall_4_CYINIT_15379,
      SEL => vga_sprite_wall_4_CYSELF_15362,
      O => vga_sprite_Mcount_wall_cy_4_Q
    );
  vga_sprite_wall_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y28"
    )
    port map (
      IA => vga_sprite_wall_4_LOGIC_ZERO_15356,
      IB => vga_sprite_wall_4_LOGIC_ZERO_15356,
      SEL => vga_sprite_wall_4_CYSELF_15362,
      O => vga_sprite_wall_4_CYMUXF2_15357
    );
  vga_sprite_wall_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcount_wall_cy_3_Q,
      O => vga_sprite_wall_4_CYINIT_15379
    );
  vga_sprite_wall_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcount_wall_lut(4),
      O => vga_sprite_wall_4_CYSELF_15362
    );
  vga_sprite_wall_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_4_XORG_15364,
      O => vga_sprite_wall_4_DYMUX_15366
    );
  vga_sprite_wall_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y28"
    )
    port map (
      I0 => vga_sprite_Mcount_wall_cy_4_Q,
      I1 => vga_sprite_Mcount_wall_lut(5),
      O => vga_sprite_wall_4_XORG_15364
    );
  vga_sprite_wall_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_4_CYMUXFAST_15361,
      O => vga_sprite_Mcount_wall_cy_5_Q
    );
  vga_sprite_wall_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcount_wall_cy_3_Q,
      O => vga_sprite_wall_4_FASTCARRY_15359
    );
  vga_sprite_wall_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y28"
    )
    port map (
      I0 => vga_sprite_wall_4_CYSELG_15348,
      I1 => vga_sprite_wall_4_CYSELF_15362,
      O => vga_sprite_wall_4_CYAND_15360
    );
  vga_sprite_wall_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y28"
    )
    port map (
      IA => vga_sprite_wall_4_CYMUXG2_15358,
      IB => vga_sprite_wall_4_FASTCARRY_15359,
      SEL => vga_sprite_wall_4_CYAND_15360,
      O => vga_sprite_wall_4_CYMUXFAST_15361
    );
  vga_sprite_wall_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y28"
    )
    port map (
      IA => vga_sprite_wall_4_LOGIC_ZERO_15356,
      IB => vga_sprite_wall_4_CYMUXF2_15357,
      SEL => vga_sprite_wall_4_CYSELG_15348,
      O => vga_sprite_wall_4_CYMUXG2_15358
    );
  vga_sprite_wall_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcount_wall_lut(5),
      O => vga_sprite_wall_4_CYSELG_15348
    );
  vga_sprite_wall_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => vga_sprite_wall_4_SRINV_15346
    );
  vga_sprite_wall_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => vga_sprite_wall_4_CLKINV_15345
    );
  vga_sprite_Mcount_wall_lut_5_Q : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X35Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_wall(5),
      ADR2 => VCC,
      ADR3 => vga_sprite_present_state_cmp_gt0000_0,
      O => vga_sprite_Mcount_wall_lut(5)
    );
  vga_sprite_wall_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y29"
    )
    port map (
      O => vga_sprite_wall_6_LOGIC_ZERO_15409
    );
  vga_sprite_wall_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_6_XORF_15434,
      O => vga_sprite_wall_6_DXMUX_15436
    );
  vga_sprite_wall_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y29"
    )
    port map (
      I0 => vga_sprite_wall_6_CYINIT_15433,
      I1 => vga_sprite_Mcount_wall_lut(6),
      O => vga_sprite_wall_6_XORF_15434
    );
  vga_sprite_wall_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y29"
    )
    port map (
      IA => vga_sprite_wall_6_LOGIC_ZERO_15409,
      IB => vga_sprite_wall_6_CYINIT_15433,
      SEL => vga_sprite_wall_6_CYSELF_15415,
      O => vga_sprite_Mcount_wall_cy_6_Q
    );
  vga_sprite_wall_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y29"
    )
    port map (
      IA => vga_sprite_wall_6_LOGIC_ZERO_15409,
      IB => vga_sprite_wall_6_LOGIC_ZERO_15409,
      SEL => vga_sprite_wall_6_CYSELF_15415,
      O => vga_sprite_wall_6_CYMUXF2_15410
    );
  vga_sprite_wall_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcount_wall_cy_5_Q,
      O => vga_sprite_wall_6_CYINIT_15433
    );
  vga_sprite_wall_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcount_wall_lut(6),
      O => vga_sprite_wall_6_CYSELF_15415
    );
  vga_sprite_wall_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_6_XORG_15417,
      O => vga_sprite_wall_6_DYMUX_15419
    );
  vga_sprite_wall_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y29"
    )
    port map (
      I0 => vga_sprite_Mcount_wall_cy_6_Q,
      I1 => vga_sprite_Mcount_wall_lut(7),
      O => vga_sprite_wall_6_XORG_15417
    );
  vga_sprite_wall_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcount_wall_cy_5_Q,
      O => vga_sprite_wall_6_FASTCARRY_15412
    );
  vga_sprite_wall_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y29"
    )
    port map (
      I0 => vga_sprite_wall_6_CYSELG_15401,
      I1 => vga_sprite_wall_6_CYSELF_15415,
      O => vga_sprite_wall_6_CYAND_15413
    );
  vga_sprite_wall_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y29"
    )
    port map (
      IA => vga_sprite_wall_6_CYMUXG2_15411,
      IB => vga_sprite_wall_6_FASTCARRY_15412,
      SEL => vga_sprite_wall_6_CYAND_15413,
      O => vga_sprite_wall_6_CYMUXFAST_15414
    );
  vga_sprite_wall_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y29"
    )
    port map (
      IA => vga_sprite_wall_6_LOGIC_ZERO_15409,
      IB => vga_sprite_wall_6_CYMUXF2_15410,
      SEL => vga_sprite_wall_6_CYSELG_15401,
      O => vga_sprite_wall_6_CYMUXG2_15411
    );
  vga_sprite_wall_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcount_wall_lut(7),
      O => vga_sprite_wall_6_CYSELG_15401
    );
  vga_sprite_wall_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => vga_sprite_wall_6_SRINV_15399
    );
  vga_sprite_wall_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => vga_sprite_wall_6_CLKINV_15398
    );
  vga_sprite_wall_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y30"
    )
    port map (
      O => vga_sprite_wall_8_LOGIC_ZERO_15482
    );
  vga_sprite_wall_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_8_XORF_15483,
      O => vga_sprite_wall_8_DXMUX_15485
    );
  vga_sprite_wall_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y30"
    )
    port map (
      I0 => vga_sprite_wall_8_CYINIT_15481,
      I1 => vga_sprite_Mcount_wall_lut(8),
      O => vga_sprite_wall_8_XORF_15483
    );
  vga_sprite_wall_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y30"
    )
    port map (
      IA => vga_sprite_wall_8_LOGIC_ZERO_15482,
      IB => vga_sprite_wall_8_CYINIT_15481,
      SEL => vga_sprite_wall_8_CYSELF_15473,
      O => vga_sprite_Mcount_wall_cy_8_Q
    );
  vga_sprite_wall_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_6_CYMUXFAST_15414,
      O => vga_sprite_wall_8_CYINIT_15481
    );
  vga_sprite_wall_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcount_wall_lut(8),
      O => vga_sprite_wall_8_CYSELF_15473
    );
  vga_sprite_wall_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_wall_8_XORG_15463,
      O => vga_sprite_wall_8_DYMUX_15465
    );
  vga_sprite_wall_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y30"
    )
    port map (
      I0 => vga_sprite_Mcount_wall_cy_8_Q,
      I1 => vga_sprite_Mcount_wall_lut(9),
      O => vga_sprite_wall_8_XORG_15463
    );
  vga_sprite_wall_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => vga_sprite_wall_8_SRINV_15453
    );
  vga_sprite_wall_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => vga_sprite_wall_8_CLKINV_15452
    );
  b_cskyev_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_0_XORF_15540,
      O => b_cskyev_0_DXMUX_15542
    );
  b_cskyev_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y36"
    )
    port map (
      I0 => b_cskyev_0_CYINIT_15539,
      I1 => b_Maccum_cskyev_lut(0),
      O => b_cskyev_0_XORF_15540
    );
  b_cskyev_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y36"
    )
    port map (
      IA => b_cskyev_0_CY0F_15538,
      IB => b_cskyev_0_CYINIT_15539,
      SEL => b_cskyev_0_CYSELF_15530,
      O => b_Maccum_cskyev_cy_0_Q
    );
  b_cskyev_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_0_BXINV_15528,
      O => b_cskyev_0_CYINIT_15539
    );
  b_cskyev_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X52Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(0),
      O => b_cskyev_0_CY0F_15538
    );
  b_cskyev_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(0),
      O => b_cskyev_0_CYSELF_15530
    );
  b_cskyev_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_cskyev_0_BXINV_15528
    );
  b_cskyev_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_0_XORG_15518,
      O => b_cskyev_0_DYMUX_15520
    );
  b_cskyev_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y36"
    )
    port map (
      I0 => b_Maccum_cskyev_cy_0_Q,
      I1 => b_Maccum_cskyev_lut(1),
      O => b_cskyev_0_XORG_15518
    );
  b_cskyev_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_0_CYMUXG_15517,
      O => b_Maccum_cskyev_cy_1_Q
    );
  b_cskyev_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X52Y36"
    )
    port map (
      IA => b_cskyev_0_CY0G_15515,
      IB => b_Maccum_cskyev_cy_0_Q,
      SEL => b_cskyev_0_CYSELG_15507,
      O => b_cskyev_0_CYMUXG_15517
    );
  b_cskyev_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X52Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(1),
      O => b_cskyev_0_CY0G_15515
    );
  b_cskyev_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(1),
      O => b_cskyev_0_CYSELG_15507
    );
  b_cskyev_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_cskyev_0_SRINV_15505
    );
  b_cskyev_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cskyev_0_CLKINV_15504
    );
  b_cskyev_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cskyev_0_CEINV_15503
    );
  b_cskyev_0 : X_FF
    generic map(
      LOC => "SLICE_X52Y36",
      INIT => '0'
    )
    port map (
      I => b_cskyev_0_DXMUX_15542,
      CE => b_cskyev_0_CEINV_15503,
      CLK => b_cskyev_0_CLKINV_15504,
      SET => GND,
      RST => b_cskyev_0_SRINV_15505,
      O => b_cskyev(0)
    );
  b_cskyev_2_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X52Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_2_SRINV_15563,
      O => b_cskyev_2_FFY_RST
    );
  b_cskyev_3 : X_FF
    generic map(
      LOC => "SLICE_X52Y37",
      INIT => '0'
    )
    port map (
      I => b_cskyev_2_DYMUX_15583,
      CE => b_cskyev_2_CEINV_15561,
      CLK => b_cskyev_2_CLKINV_15562,
      SET => GND,
      RST => b_cskyev_2_FFY_RST,
      O => b_cskyev(3)
    );
  b_Maccum_cskyev_lut_2_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X52Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cskyev(2),
      ADR2 => b_dcvskye(2),
      ADR3 => VCC,
      O => b_Maccum_cskyev_lut(2)
    );
  b_cskyev_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_2_XORF_15601,
      O => b_cskyev_2_DXMUX_15603
    );
  b_cskyev_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y37"
    )
    port map (
      I0 => b_cskyev_2_CYINIT_15600,
      I1 => b_Maccum_cskyev_lut(2),
      O => b_cskyev_2_XORF_15601
    );
  b_cskyev_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y37"
    )
    port map (
      IA => b_cskyev_2_CY0F_15599,
      IB => b_cskyev_2_CYINIT_15600,
      SEL => b_cskyev_2_CYSELF_15579,
      O => b_Maccum_cskyev_cy_2_Q
    );
  b_cskyev_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y37"
    )
    port map (
      IA => b_cskyev_2_CY0F_15599,
      IB => b_cskyev_2_CY0F_15599,
      SEL => b_cskyev_2_CYSELF_15579,
      O => b_cskyev_2_CYMUXF2_15574
    );
  b_cskyev_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_cy_1_Q,
      O => b_cskyev_2_CYINIT_15600
    );
  b_cskyev_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X52Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(2),
      O => b_cskyev_2_CY0F_15599
    );
  b_cskyev_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(2),
      O => b_cskyev_2_CYSELF_15579
    );
  b_cskyev_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_2_XORG_15581,
      O => b_cskyev_2_DYMUX_15583
    );
  b_cskyev_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y37"
    )
    port map (
      I0 => b_Maccum_cskyev_cy_2_Q,
      I1 => b_Maccum_cskyev_lut(3),
      O => b_cskyev_2_XORG_15581
    );
  b_cskyev_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_2_CYMUXFAST_15578,
      O => b_Maccum_cskyev_cy_3_Q
    );
  b_cskyev_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_cy_1_Q,
      O => b_cskyev_2_FASTCARRY_15576
    );
  b_cskyev_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y37"
    )
    port map (
      I0 => b_cskyev_2_CYSELG_15565,
      I1 => b_cskyev_2_CYSELF_15579,
      O => b_cskyev_2_CYAND_15577
    );
  b_cskyev_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y37"
    )
    port map (
      IA => b_cskyev_2_CYMUXG2_15575,
      IB => b_cskyev_2_FASTCARRY_15576,
      SEL => b_cskyev_2_CYAND_15577,
      O => b_cskyev_2_CYMUXFAST_15578
    );
  b_cskyev_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y37"
    )
    port map (
      IA => b_cskyev_2_CY0G_15573,
      IB => b_cskyev_2_CYMUXF2_15574,
      SEL => b_cskyev_2_CYSELG_15565,
      O => b_cskyev_2_CYMUXG2_15575
    );
  b_cskyev_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X52Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(3),
      O => b_cskyev_2_CY0G_15573
    );
  b_cskyev_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(3),
      O => b_cskyev_2_CYSELG_15565
    );
  b_cskyev_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_cskyev_2_SRINV_15563
    );
  b_cskyev_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cskyev_2_CLKINV_15562
    );
  b_cskyev_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cskyev_2_CEINV_15561
    );
  b_Maccum_cskyev_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X52Y37"
    )
    port map (
      ADR0 => b_cskyev(3),
      ADR1 => b_dcvskye(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cskyev_lut(3)
    );
  b_cskyev_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_4_XORF_15662,
      O => b_cskyev_4_DXMUX_15664
    );
  b_cskyev_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y38"
    )
    port map (
      I0 => b_cskyev_4_CYINIT_15661,
      I1 => b_Maccum_cskyev_lut(4),
      O => b_cskyev_4_XORF_15662
    );
  b_cskyev_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y38"
    )
    port map (
      IA => b_cskyev_4_CY0F_15660,
      IB => b_cskyev_4_CYINIT_15661,
      SEL => b_cskyev_4_CYSELF_15640,
      O => b_Maccum_cskyev_cy_4_Q
    );
  b_cskyev_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y38"
    )
    port map (
      IA => b_cskyev_4_CY0F_15660,
      IB => b_cskyev_4_CY0F_15660,
      SEL => b_cskyev_4_CYSELF_15640,
      O => b_cskyev_4_CYMUXF2_15635
    );
  b_cskyev_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_cy_3_Q,
      O => b_cskyev_4_CYINIT_15661
    );
  b_cskyev_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X52Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(4),
      O => b_cskyev_4_CY0F_15660
    );
  b_cskyev_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(4),
      O => b_cskyev_4_CYSELF_15640
    );
  b_cskyev_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_4_XORG_15642,
      O => b_cskyev_4_DYMUX_15644
    );
  b_cskyev_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y38"
    )
    port map (
      I0 => b_Maccum_cskyev_cy_4_Q,
      I1 => b_Maccum_cskyev_lut(5),
      O => b_cskyev_4_XORG_15642
    );
  b_cskyev_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_4_CYMUXFAST_15639,
      O => b_Maccum_cskyev_cy_5_Q
    );
  b_cskyev_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_cy_3_Q,
      O => b_cskyev_4_FASTCARRY_15637
    );
  b_cskyev_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y38"
    )
    port map (
      I0 => b_cskyev_4_CYSELG_15626,
      I1 => b_cskyev_4_CYSELF_15640,
      O => b_cskyev_4_CYAND_15638
    );
  b_cskyev_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y38"
    )
    port map (
      IA => b_cskyev_4_CYMUXG2_15636,
      IB => b_cskyev_4_FASTCARRY_15637,
      SEL => b_cskyev_4_CYAND_15638,
      O => b_cskyev_4_CYMUXFAST_15639
    );
  b_cskyev_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y38"
    )
    port map (
      IA => b_cskyev_4_CY0G_15634,
      IB => b_cskyev_4_CYMUXF2_15635,
      SEL => b_cskyev_4_CYSELG_15626,
      O => b_cskyev_4_CYMUXG2_15636
    );
  b_cskyev_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X52Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(5),
      O => b_cskyev_4_CY0G_15634
    );
  b_cskyev_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(5),
      O => b_cskyev_4_CYSELG_15626
    );
  b_cskyev_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_cskyev_4_SRINV_15624
    );
  b_cskyev_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cskyev_4_CLKINV_15623
    );
  b_cskyev_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cskyev_4_CEINV_15622
    );
  b_cskyev_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_6_XORF_15722,
      O => b_cskyev_6_DXMUX_15724
    );
  b_cskyev_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y39"
    )
    port map (
      I0 => b_cskyev_6_CYINIT_15721,
      I1 => b_Maccum_cskyev_lut(6),
      O => b_cskyev_6_XORF_15722
    );
  b_cskyev_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y39"
    )
    port map (
      IA => b_cskyev_6_CY0F_15720,
      IB => b_cskyev_6_CYINIT_15721,
      SEL => b_cskyev_6_CYSELF_15700,
      O => b_Maccum_cskyev_cy_6_Q
    );
  b_cskyev_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y39"
    )
    port map (
      IA => b_cskyev_6_CY0F_15720,
      IB => b_cskyev_6_CY0F_15720,
      SEL => b_cskyev_6_CYSELF_15700,
      O => b_cskyev_6_CYMUXF2_15695
    );
  b_cskyev_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_cy_5_Q,
      O => b_cskyev_6_CYINIT_15721
    );
  b_cskyev_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X52Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(6),
      O => b_cskyev_6_CY0F_15720
    );
  b_cskyev_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(6),
      O => b_cskyev_6_CYSELF_15700
    );
  b_cskyev_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_6_XORG_15702,
      O => b_cskyev_6_DYMUX_15704
    );
  b_cskyev_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y39"
    )
    port map (
      I0 => b_Maccum_cskyev_cy_6_Q,
      I1 => b_Maccum_cskyev_lut(7),
      O => b_cskyev_6_XORG_15702
    );
  b_cskyev_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_cy_5_Q,
      O => b_cskyev_6_FASTCARRY_15697
    );
  b_cskyev_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y39"
    )
    port map (
      I0 => b_cskyev_6_CYSELG_15686,
      I1 => b_cskyev_6_CYSELF_15700,
      O => b_cskyev_6_CYAND_15698
    );
  b_cskyev_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y39"
    )
    port map (
      IA => b_cskyev_6_CYMUXG2_15696,
      IB => b_cskyev_6_FASTCARRY_15697,
      SEL => b_cskyev_6_CYAND_15698,
      O => b_cskyev_6_CYMUXFAST_15699
    );
  b_cskyev_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y39"
    )
    port map (
      IA => b_cskyev_6_CY0G_15694,
      IB => b_cskyev_6_CYMUXF2_15695,
      SEL => b_cskyev_6_CYSELG_15686,
      O => b_cskyev_6_CYMUXG2_15696
    );
  b_cskyev_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X52Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(7),
      O => b_cskyev_6_CY0G_15694
    );
  b_cskyev_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(7),
      O => b_cskyev_6_CYSELG_15686
    );
  b_cskyev_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_cskyev_6_SRINV_15684
    );
  b_cskyev_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cskyev_6_CLKINV_15683
    );
  b_cskyev_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cskyev_6_CEINV_15682
    );
  b_cskyev_8_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X52Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_8_SRINV_15743,
      O => b_cskyev_8_FFX_RST
    );
  b_cskyev_8 : X_FF
    generic map(
      LOC => "SLICE_X52Y40",
      INIT => '0'
    )
    port map (
      I => b_cskyev_8_DXMUX_15776,
      CE => b_cskyev_8_CEINV_15741,
      CLK => b_cskyev_8_CLKINV_15742,
      SET => GND,
      RST => b_cskyev_8_FFX_RST,
      O => b_cskyev(8)
    );
  b_cskyev_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_8_XORF_15774,
      O => b_cskyev_8_DXMUX_15776
    );
  b_cskyev_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y40"
    )
    port map (
      I0 => b_cskyev_8_CYINIT_15773,
      I1 => b_Maccum_cskyev_lut(8),
      O => b_cskyev_8_XORF_15774
    );
  b_cskyev_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y40"
    )
    port map (
      IA => b_cskyev_8_CY0F_15772,
      IB => b_cskyev_8_CYINIT_15773,
      SEL => b_cskyev_8_CYSELF_15764,
      O => b_Maccum_cskyev_cy_8_Q
    );
  b_cskyev_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_6_CYMUXFAST_15699,
      O => b_cskyev_8_CYINIT_15773
    );
  b_cskyev_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X52Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(8),
      O => b_cskyev_8_CY0F_15772
    );
  b_cskyev_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cskyev_lut(8),
      O => b_cskyev_8_CYSELF_15764
    );
  b_cskyev_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev_8_XORG_15753,
      O => b_cskyev_8_DYMUX_15755
    );
  b_cskyev_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y40"
    )
    port map (
      I0 => b_Maccum_cskyev_cy_8_Q,
      I1 => b_Maccum_cskyev_lut_9_1_15750,
      O => b_cskyev_8_XORG_15753
    );
  b_cskyev_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_cskyev_8_SRINV_15743
    );
  b_cskyev_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cskyev_8_CLKINV_15742
    );
  b_cskyev_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cskyev_8_CEINV_15741
    );
  b_Maccum_cskyev_lut_8_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X52Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cskyev(8),
      ADR2 => b_dcvskye(8),
      ADR3 => VCC,
      O => b_Maccum_cskyev_lut(8)
    );
  vga_sprite_Msub_xpixSkye_lut_0_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X47Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(0),
      ADR2 => VCC,
      ADR3 => b_cskyev(0),
      O => vga_sprite_Msub_xpixSkye_lut(0)
    );
  romSkye_addr14_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_0_XORF_15818,
      O => romSkye_addr14(0)
    );
  romSkye_addr14_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y33"
    )
    port map (
      I0 => romSkye_addr14_0_CYINIT_15817,
      I1 => vga_sprite_Msub_xpixSkye_lut(0),
      O => romSkye_addr14_0_XORF_15818
    );
  romSkye_addr14_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y33"
    )
    port map (
      IA => romSkye_addr14_0_CY0F_15816,
      IB => romSkye_addr14_0_CYINIT_15817,
      SEL => romSkye_addr14_0_CYSELF_15808,
      O => vga_sprite_Msub_xpixSkye_cy_0_Q
    );
  romSkye_addr14_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_0_BXINV_15806,
      O => romSkye_addr14_0_CYINIT_15817
    );
  romSkye_addr14_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(0),
      O => romSkye_addr14_0_CY0F_15816
    );
  romSkye_addr14_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(0),
      O => romSkye_addr14_0_CYSELF_15808
    );
  romSkye_addr14_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => romSkye_addr14_0_BXINV_15806
    );
  romSkye_addr14_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_0_XORG_15804,
      O => romSkye_addr14(1)
    );
  romSkye_addr14_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y33"
    )
    port map (
      I0 => vga_sprite_Msub_xpixSkye_cy_0_Q,
      I1 => vga_sprite_Msub_xpixSkye_lut(1),
      O => romSkye_addr14_0_XORG_15804
    );
  romSkye_addr14_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_0_CYMUXG_15803,
      O => vga_sprite_Msub_xpixSkye_cy_1_Q
    );
  romSkye_addr14_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X47Y33"
    )
    port map (
      IA => romSkye_addr14_0_CY0G_15801,
      IB => vga_sprite_Msub_xpixSkye_cy_0_Q,
      SEL => romSkye_addr14_0_CYSELG_15793,
      O => romSkye_addr14_0_CYMUXG_15803
    );
  romSkye_addr14_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(1),
      O => romSkye_addr14_0_CY0G_15801
    );
  romSkye_addr14_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(1),
      O => romSkye_addr14_0_CYSELG_15793
    );
  vga_sprite_Msub_xpixSkye_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y33"
    )
    port map (
      ADR0 => b_cskyev(1),
      ADR1 => U2_HCS(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixSkye_lut(1)
    );
  vga_sprite_xpixSkye_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_2_XORF_15857,
      O => vga_sprite_xpixSkye(2)
    );
  vga_sprite_xpixSkye_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y34"
    )
    port map (
      I0 => vga_sprite_xpixSkye_2_CYINIT_15856,
      I1 => vga_sprite_Msub_xpixSkye_lut(2),
      O => vga_sprite_xpixSkye_2_XORF_15857
    );
  vga_sprite_xpixSkye_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y34"
    )
    port map (
      IA => vga_sprite_xpixSkye_2_CY0F_15855,
      IB => vga_sprite_xpixSkye_2_CYINIT_15856,
      SEL => vga_sprite_xpixSkye_2_CYSELF_15843,
      O => vga_sprite_Msub_xpixSkye_cy_2_Q
    );
  vga_sprite_xpixSkye_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y34"
    )
    port map (
      IA => vga_sprite_xpixSkye_2_CY0F_15855,
      IB => vga_sprite_xpixSkye_2_CY0F_15855,
      SEL => vga_sprite_xpixSkye_2_CYSELF_15843,
      O => vga_sprite_xpixSkye_2_CYMUXF2_15838
    );
  vga_sprite_xpixSkye_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_cy_1_Q,
      O => vga_sprite_xpixSkye_2_CYINIT_15856
    );
  vga_sprite_xpixSkye_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(2),
      O => vga_sprite_xpixSkye_2_CY0F_15855
    );
  vga_sprite_xpixSkye_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(2),
      O => vga_sprite_xpixSkye_2_CYSELF_15843
    );
  vga_sprite_xpixSkye_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_2_XORG_15845,
      O => vga_sprite_xpixSkye(3)
    );
  vga_sprite_xpixSkye_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y34"
    )
    port map (
      I0 => vga_sprite_Msub_xpixSkye_cy_2_Q,
      I1 => vga_sprite_Msub_xpixSkye_lut(3),
      O => vga_sprite_xpixSkye_2_XORG_15845
    );
  vga_sprite_xpixSkye_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_2_CYMUXFAST_15842,
      O => vga_sprite_Msub_xpixSkye_cy_3_Q
    );
  vga_sprite_xpixSkye_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_cy_1_Q,
      O => vga_sprite_xpixSkye_2_FASTCARRY_15840
    );
  vga_sprite_xpixSkye_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y34"
    )
    port map (
      I0 => vga_sprite_xpixSkye_2_CYSELG_15829,
      I1 => vga_sprite_xpixSkye_2_CYSELF_15843,
      O => vga_sprite_xpixSkye_2_CYAND_15841
    );
  vga_sprite_xpixSkye_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y34"
    )
    port map (
      IA => vga_sprite_xpixSkye_2_CYMUXG2_15839,
      IB => vga_sprite_xpixSkye_2_FASTCARRY_15840,
      SEL => vga_sprite_xpixSkye_2_CYAND_15841,
      O => vga_sprite_xpixSkye_2_CYMUXFAST_15842
    );
  vga_sprite_xpixSkye_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y34"
    )
    port map (
      IA => vga_sprite_xpixSkye_2_CY0G_15837,
      IB => vga_sprite_xpixSkye_2_CYMUXF2_15838,
      SEL => vga_sprite_xpixSkye_2_CYSELG_15829,
      O => vga_sprite_xpixSkye_2_CYMUXG2_15839
    );
  vga_sprite_xpixSkye_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(3),
      O => vga_sprite_xpixSkye_2_CY0G_15837
    );
  vga_sprite_xpixSkye_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(3),
      O => vga_sprite_xpixSkye_2_CYSELG_15829
    );
  vga_sprite_xpixSkye_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_4_XORF_15896,
      O => vga_sprite_xpixSkye(4)
    );
  vga_sprite_xpixSkye_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y35"
    )
    port map (
      I0 => vga_sprite_xpixSkye_4_CYINIT_15895,
      I1 => vga_sprite_Msub_xpixSkye_lut(4),
      O => vga_sprite_xpixSkye_4_XORF_15896
    );
  vga_sprite_xpixSkye_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y35"
    )
    port map (
      IA => vga_sprite_xpixSkye_4_CY0F_15894,
      IB => vga_sprite_xpixSkye_4_CYINIT_15895,
      SEL => vga_sprite_xpixSkye_4_CYSELF_15883,
      O => vga_sprite_Msub_xpixSkye_cy_4_Q
    );
  vga_sprite_xpixSkye_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y35"
    )
    port map (
      IA => vga_sprite_xpixSkye_4_CY0F_15894,
      IB => vga_sprite_xpixSkye_4_CY0F_15894,
      SEL => vga_sprite_xpixSkye_4_CYSELF_15883,
      O => vga_sprite_xpixSkye_4_CYMUXF2_15878
    );
  vga_sprite_xpixSkye_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_cy_3_Q,
      O => vga_sprite_xpixSkye_4_CYINIT_15895
    );
  vga_sprite_xpixSkye_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_4_0,
      O => vga_sprite_xpixSkye_4_CY0F_15894
    );
  vga_sprite_xpixSkye_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(4),
      O => vga_sprite_xpixSkye_4_CYSELF_15883
    );
  vga_sprite_xpixSkye_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_4_XORG_15885,
      O => vga_sprite_xpixSkye(5)
    );
  vga_sprite_xpixSkye_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y35"
    )
    port map (
      I0 => vga_sprite_Msub_xpixSkye_cy_4_Q,
      I1 => vga_sprite_Msub_xpixSkye_lut(5),
      O => vga_sprite_xpixSkye_4_XORG_15885
    );
  vga_sprite_xpixSkye_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_4_CYMUXFAST_15882,
      O => vga_sprite_Msub_xpixSkye_cy_5_Q
    );
  vga_sprite_xpixSkye_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_cy_3_Q,
      O => vga_sprite_xpixSkye_4_FASTCARRY_15880
    );
  vga_sprite_xpixSkye_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y35"
    )
    port map (
      I0 => vga_sprite_xpixSkye_4_CYSELG_15871,
      I1 => vga_sprite_xpixSkye_4_CYSELF_15883,
      O => vga_sprite_xpixSkye_4_CYAND_15881
    );
  vga_sprite_xpixSkye_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y35"
    )
    port map (
      IA => vga_sprite_xpixSkye_4_CYMUXG2_15879,
      IB => vga_sprite_xpixSkye_4_FASTCARRY_15880,
      SEL => vga_sprite_xpixSkye_4_CYAND_15881,
      O => vga_sprite_xpixSkye_4_CYMUXFAST_15882
    );
  vga_sprite_xpixSkye_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y35"
    )
    port map (
      IA => vga_sprite_xpixSkye_4_CY0G_15877,
      IB => vga_sprite_xpixSkye_4_CYMUXF2_15878,
      SEL => vga_sprite_xpixSkye_4_CYSELG_15871,
      O => vga_sprite_xpixSkye_4_CYMUXG2_15879
    );
  vga_sprite_xpixSkye_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_5_0,
      O => vga_sprite_xpixSkye_4_CY0G_15877
    );
  vga_sprite_xpixSkye_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(5),
      O => vga_sprite_xpixSkye_4_CYSELG_15871
    );
  vga_sprite_xpixSkye_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_6_XORF_15937,
      O => vga_sprite_xpixSkye(6)
    );
  vga_sprite_xpixSkye_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y36"
    )
    port map (
      I0 => vga_sprite_xpixSkye_6_CYINIT_15936,
      I1 => vga_sprite_Msub_xpixSkye_lut(6),
      O => vga_sprite_xpixSkye_6_XORF_15937
    );
  vga_sprite_xpixSkye_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y36"
    )
    port map (
      IA => vga_sprite_xpixSkye_6_CY0F_15935,
      IB => vga_sprite_xpixSkye_6_CYINIT_15936,
      SEL => vga_sprite_xpixSkye_6_CYSELF_15924,
      O => vga_sprite_Msub_xpixSkye_cy_6_Q
    );
  vga_sprite_xpixSkye_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y36"
    )
    port map (
      IA => vga_sprite_xpixSkye_6_CY0F_15935,
      IB => vga_sprite_xpixSkye_6_CY0F_15935,
      SEL => vga_sprite_xpixSkye_6_CYSELF_15924,
      O => vga_sprite_xpixSkye_6_CYMUXF2_15919
    );
  vga_sprite_xpixSkye_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_cy_5_Q,
      O => vga_sprite_xpixSkye_6_CYINIT_15936
    );
  vga_sprite_xpixSkye_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_6_0,
      O => vga_sprite_xpixSkye_6_CY0F_15935
    );
  vga_sprite_xpixSkye_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(6),
      O => vga_sprite_xpixSkye_6_CYSELF_15924
    );
  vga_sprite_xpixSkye_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_6_XORG_15926,
      O => vga_sprite_xpixSkye(7)
    );
  vga_sprite_xpixSkye_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y36"
    )
    port map (
      I0 => vga_sprite_Msub_xpixSkye_cy_6_Q,
      I1 => vga_sprite_Msub_xpixSkye_lut(7),
      O => vga_sprite_xpixSkye_6_XORG_15926
    );
  vga_sprite_xpixSkye_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_cy_5_Q,
      O => vga_sprite_xpixSkye_6_FASTCARRY_15921
    );
  vga_sprite_xpixSkye_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y36"
    )
    port map (
      I0 => vga_sprite_xpixSkye_6_CYSELG_15910,
      I1 => vga_sprite_xpixSkye_6_CYSELF_15924,
      O => vga_sprite_xpixSkye_6_CYAND_15922
    );
  vga_sprite_xpixSkye_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y36"
    )
    port map (
      IA => vga_sprite_xpixSkye_6_CYMUXG2_15920,
      IB => vga_sprite_xpixSkye_6_FASTCARRY_15921,
      SEL => vga_sprite_xpixSkye_6_CYAND_15922,
      O => vga_sprite_xpixSkye_6_CYMUXFAST_15923
    );
  vga_sprite_xpixSkye_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y36"
    )
    port map (
      IA => vga_sprite_xpixSkye_6_CY0G_15918,
      IB => vga_sprite_xpixSkye_6_CYMUXF2_15919,
      SEL => vga_sprite_xpixSkye_6_CYSELG_15910,
      O => vga_sprite_xpixSkye_6_CYMUXG2_15920
    );
  vga_sprite_xpixSkye_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_7_0,
      O => vga_sprite_xpixSkye_6_CY0G_15918
    );
  vga_sprite_xpixSkye_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(7),
      O => vga_sprite_xpixSkye_6_CYSELG_15910
    );
  vga_sprite_xpixSkye_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_8_XORF_15968,
      O => vga_sprite_xpixSkye(8)
    );
  vga_sprite_xpixSkye_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y37"
    )
    port map (
      I0 => vga_sprite_xpixSkye_8_CYINIT_15967,
      I1 => vga_sprite_Msub_xpixSkye_lut(8),
      O => vga_sprite_xpixSkye_8_XORF_15968
    );
  vga_sprite_xpixSkye_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y37"
    )
    port map (
      IA => vga_sprite_xpixSkye_8_CY0F_15966,
      IB => vga_sprite_xpixSkye_8_CYINIT_15967,
      SEL => vga_sprite_xpixSkye_8_CYSELF_15960,
      O => vga_sprite_Msub_xpixSkye_cy_8_Q
    );
  vga_sprite_xpixSkye_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_6_CYMUXFAST_15923,
      O => vga_sprite_xpixSkye_8_CYINIT_15967
    );
  vga_sprite_xpixSkye_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_8_0,
      O => vga_sprite_xpixSkye_8_CY0F_15966
    );
  vga_sprite_xpixSkye_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixSkye_lut(8),
      O => vga_sprite_xpixSkye_8_CYSELF_15960
    );
  vga_sprite_xpixSkye_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixSkye_8_XORG_15957,
      O => vga_sprite_xpixSkye(9)
    );
  vga_sprite_xpixSkye_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y37"
    )
    port map (
      I0 => vga_sprite_Msub_xpixSkye_cy_8_Q,
      I1 => vga_sprite_Msub_xpixSkye_lut(9),
      O => vga_sprite_xpixSkye_8_XORG_15957
    );
  vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X25Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona(0),
      ADR2 => vga_sprite_ypixMona(1),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(3)
    );
  vga_sprite_rom_addr21_addsub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_6_XORF_16004,
      O => vga_sprite_rom_addr21_addsub0000(6)
    );
  vga_sprite_rom_addr21_addsub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y44"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0000_6_CYINIT_16003,
      I1 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(3),
      O => vga_sprite_rom_addr21_addsub0000_6_XORF_16004
    );
  vga_sprite_rom_addr21_addsub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y44"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_6_CY0F_16002,
      IB => vga_sprite_rom_addr21_addsub0000_6_CYINIT_16003,
      SEL => vga_sprite_rom_addr21_addsub0000_6_CYSELF_15994,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_3_Q
    );
  vga_sprite_rom_addr21_addsub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_6_BXINV_15992,
      O => vga_sprite_rom_addr21_addsub0000_6_CYINIT_16003
    );
  vga_sprite_rom_addr21_addsub0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(0),
      O => vga_sprite_rom_addr21_addsub0000_6_CY0F_16002
    );
  vga_sprite_rom_addr21_addsub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(3),
      O => vga_sprite_rom_addr21_addsub0000_6_CYSELF_15994
    );
  vga_sprite_rom_addr21_addsub0000_6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_rom_addr21_addsub0000_6_BXINV_15992
    );
  vga_sprite_rom_addr21_addsub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_6_XORG_15990,
      O => vga_sprite_rom_addr21_addsub0000(7)
    );
  vga_sprite_rom_addr21_addsub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y44"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_3_Q,
      I1 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(4),
      O => vga_sprite_rom_addr21_addsub0000_6_XORG_15990
    );
  vga_sprite_rom_addr21_addsub0000_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_6_CYMUXG_15989,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_4_Q
    );
  vga_sprite_rom_addr21_addsub0000_6_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X25Y44"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_6_CY0G_15987,
      IB => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_3_Q,
      SEL => vga_sprite_rom_addr21_addsub0000_6_CYSELG_15979,
      O => vga_sprite_rom_addr21_addsub0000_6_CYMUXG_15989
    );
  vga_sprite_rom_addr21_addsub0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(1),
      O => vga_sprite_rom_addr21_addsub0000_6_CY0G_15987
    );
  vga_sprite_rom_addr21_addsub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(4),
      O => vga_sprite_rom_addr21_addsub0000_6_CYSELG_15979
    );
  vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X25Y44"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixMona(2),
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(4)
    );
  vga_sprite_rom_addr21_addsub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_8_XORF_16043,
      O => vga_sprite_rom_addr21_addsub0000(8)
    );
  vga_sprite_rom_addr21_addsub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y45"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0000_8_CYINIT_16042,
      I1 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(5),
      O => vga_sprite_rom_addr21_addsub0000_8_XORF_16043
    );
  vga_sprite_rom_addr21_addsub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y45"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_8_CY0F_16041,
      IB => vga_sprite_rom_addr21_addsub0000_8_CYINIT_16042,
      SEL => vga_sprite_rom_addr21_addsub0000_8_CYSELF_16029,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_5_Q
    );
  vga_sprite_rom_addr21_addsub0000_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y45"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_8_CY0F_16041,
      IB => vga_sprite_rom_addr21_addsub0000_8_CY0F_16041,
      SEL => vga_sprite_rom_addr21_addsub0000_8_CYSELF_16029,
      O => vga_sprite_rom_addr21_addsub0000_8_CYMUXF2_16024
    );
  vga_sprite_rom_addr21_addsub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_4_Q,
      O => vga_sprite_rom_addr21_addsub0000_8_CYINIT_16042
    );
  vga_sprite_rom_addr21_addsub0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(2),
      O => vga_sprite_rom_addr21_addsub0000_8_CY0F_16041
    );
  vga_sprite_rom_addr21_addsub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(5),
      O => vga_sprite_rom_addr21_addsub0000_8_CYSELF_16029
    );
  vga_sprite_rom_addr21_addsub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_8_XORG_16031,
      O => vga_sprite_rom_addr21_addsub0000(9)
    );
  vga_sprite_rom_addr21_addsub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y45"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_5_Q,
      I1 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(6),
      O => vga_sprite_rom_addr21_addsub0000_8_XORG_16031
    );
  vga_sprite_rom_addr21_addsub0000_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_8_CYMUXFAST_16028,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_6_Q
    );
  vga_sprite_rom_addr21_addsub0000_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_4_Q,
      O => vga_sprite_rom_addr21_addsub0000_8_FASTCARRY_16026
    );
  vga_sprite_rom_addr21_addsub0000_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y45"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0000_8_CYSELG_16015,
      I1 => vga_sprite_rom_addr21_addsub0000_8_CYSELF_16029,
      O => vga_sprite_rom_addr21_addsub0000_8_CYAND_16027
    );
  vga_sprite_rom_addr21_addsub0000_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y45"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_8_CYMUXG2_16025,
      IB => vga_sprite_rom_addr21_addsub0000_8_FASTCARRY_16026,
      SEL => vga_sprite_rom_addr21_addsub0000_8_CYAND_16027,
      O => vga_sprite_rom_addr21_addsub0000_8_CYMUXFAST_16028
    );
  vga_sprite_rom_addr21_addsub0000_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y45"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_8_CY0G_16023,
      IB => vga_sprite_rom_addr21_addsub0000_8_CYMUXF2_16024,
      SEL => vga_sprite_rom_addr21_addsub0000_8_CYSELG_16015,
      O => vga_sprite_rom_addr21_addsub0000_8_CYMUXG2_16025
    );
  vga_sprite_rom_addr21_addsub0000_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(3),
      O => vga_sprite_rom_addr21_addsub0000_8_CY0G_16023
    );
  vga_sprite_rom_addr21_addsub0000_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(6),
      O => vga_sprite_rom_addr21_addsub0000_8_CYSELG_16015
    );
  vga_sprite_rom_addr21_addsub0000_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_10_XORF_16082,
      O => vga_sprite_rom_addr21_addsub0000(10)
    );
  vga_sprite_rom_addr21_addsub0000_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y46"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0000_10_CYINIT_16081,
      I1 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(7),
      O => vga_sprite_rom_addr21_addsub0000_10_XORF_16082
    );
  vga_sprite_rom_addr21_addsub0000_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y46"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_10_CY0F_16080,
      IB => vga_sprite_rom_addr21_addsub0000_10_CYINIT_16081,
      SEL => vga_sprite_rom_addr21_addsub0000_10_CYSELF_16068,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_7_Q
    );
  vga_sprite_rom_addr21_addsub0000_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y46"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_10_CY0F_16080,
      IB => vga_sprite_rom_addr21_addsub0000_10_CY0F_16080,
      SEL => vga_sprite_rom_addr21_addsub0000_10_CYSELF_16068,
      O => vga_sprite_rom_addr21_addsub0000_10_CYMUXF2_16063
    );
  vga_sprite_rom_addr21_addsub0000_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_6_Q,
      O => vga_sprite_rom_addr21_addsub0000_10_CYINIT_16081
    );
  vga_sprite_rom_addr21_addsub0000_10_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(4),
      O => vga_sprite_rom_addr21_addsub0000_10_CY0F_16080
    );
  vga_sprite_rom_addr21_addsub0000_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(7),
      O => vga_sprite_rom_addr21_addsub0000_10_CYSELF_16068
    );
  vga_sprite_rom_addr21_addsub0000_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_10_XORG_16070,
      O => vga_sprite_rom_addr21_addsub0000(11)
    );
  vga_sprite_rom_addr21_addsub0000_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y46"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_7_Q,
      I1 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(8),
      O => vga_sprite_rom_addr21_addsub0000_10_XORG_16070
    );
  vga_sprite_rom_addr21_addsub0000_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_6_Q,
      O => vga_sprite_rom_addr21_addsub0000_10_FASTCARRY_16065
    );
  vga_sprite_rom_addr21_addsub0000_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y46"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0000_10_CYSELG_16054,
      I1 => vga_sprite_rom_addr21_addsub0000_10_CYSELF_16068,
      O => vga_sprite_rom_addr21_addsub0000_10_CYAND_16066
    );
  vga_sprite_rom_addr21_addsub0000_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y46"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_10_CYMUXG2_16064,
      IB => vga_sprite_rom_addr21_addsub0000_10_FASTCARRY_16065,
      SEL => vga_sprite_rom_addr21_addsub0000_10_CYAND_16066,
      O => vga_sprite_rom_addr21_addsub0000_10_CYMUXFAST_16067
    );
  vga_sprite_rom_addr21_addsub0000_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y46"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_10_CY0G_16062,
      IB => vga_sprite_rom_addr21_addsub0000_10_CYMUXF2_16063,
      SEL => vga_sprite_rom_addr21_addsub0000_10_CYSELG_16054,
      O => vga_sprite_rom_addr21_addsub0000_10_CYMUXG2_16064
    );
  vga_sprite_rom_addr21_addsub0000_10_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(5),
      O => vga_sprite_rom_addr21_addsub0000_10_CY0G_16062
    );
  vga_sprite_rom_addr21_addsub0000_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(8),
      O => vga_sprite_rom_addr21_addsub0000_10_CYSELG_16054
    );
  vga_sprite_rom_addr21_addsub0000_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_12_XORF_16113,
      O => vga_sprite_rom_addr21_addsub0000(12)
    );
  vga_sprite_rom_addr21_addsub0000_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y47"
    )
    port map (
      I0 => vga_sprite_rom_addr21_addsub0000_12_CYINIT_16112,
      I1 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(9),
      O => vga_sprite_rom_addr21_addsub0000_12_XORF_16113
    );
  vga_sprite_rom_addr21_addsub0000_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y47"
    )
    port map (
      IA => vga_sprite_rom_addr21_addsub0000_12_CY0F_16111,
      IB => vga_sprite_rom_addr21_addsub0000_12_CYINIT_16112,
      SEL => vga_sprite_rom_addr21_addsub0000_12_CYSELF_16103,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_9_Q
    );
  vga_sprite_rom_addr21_addsub0000_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_10_CYMUXFAST_16067,
      O => vga_sprite_rom_addr21_addsub0000_12_CYINIT_16112
    );
  vga_sprite_rom_addr21_addsub0000_12_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(6),
      O => vga_sprite_rom_addr21_addsub0000_12_CY0F_16111
    );
  vga_sprite_rom_addr21_addsub0000_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(9),
      O => vga_sprite_rom_addr21_addsub0000_12_CYSELF_16103
    );
  vga_sprite_rom_addr21_addsub0000_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0000_12_XORG_16100,
      O => vga_sprite_rom_addr21_addsub0000(13)
    );
  vga_sprite_rom_addr21_addsub0000_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y47"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_cy_9_Q,
      I1 => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(10),
      O => vga_sprite_rom_addr21_addsub0000_12_XORG_16100
    );
  vga_sprite_rom_addr2_addsub0001_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_5_XORF_16149,
      O => vga_sprite_rom_addr2_addsub0001(5)
    );
  vga_sprite_rom_addr2_addsub0001_5_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X50Y51"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0001_5_CYINIT_16148,
      I1 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(5),
      O => vga_sprite_rom_addr2_addsub0001_5_XORF_16149
    );
  vga_sprite_rom_addr2_addsub0001_5_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X50Y51"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_5_CY0F_16147,
      IB => vga_sprite_rom_addr2_addsub0001_5_CYINIT_16148,
      SEL => vga_sprite_rom_addr2_addsub0001_5_CYSELF_16139,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(5)
    );
  vga_sprite_rom_addr2_addsub0001_5_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X50Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_5_BXINV_16137,
      O => vga_sprite_rom_addr2_addsub0001_5_CYINIT_16148
    );
  vga_sprite_rom_addr2_addsub0001_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X50Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(0),
      O => vga_sprite_rom_addr2_addsub0001_5_CY0F_16147
    );
  vga_sprite_rom_addr2_addsub0001_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X50Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(5),
      O => vga_sprite_rom_addr2_addsub0001_5_CYSELF_16139
    );
  vga_sprite_rom_addr2_addsub0001_5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_rom_addr2_addsub0001_5_BXINV_16137
    );
  vga_sprite_rom_addr2_addsub0001_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_5_XORG_16135,
      O => vga_sprite_rom_addr2_addsub0001(6)
    );
  vga_sprite_rom_addr2_addsub0001_5_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X50Y51"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(5),
      I1 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(6),
      O => vga_sprite_rom_addr2_addsub0001_5_XORG_16135
    );
  vga_sprite_rom_addr2_addsub0001_5_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_5_CYMUXG_16134,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(6)
    );
  vga_sprite_rom_addr2_addsub0001_5_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X50Y51"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_5_CY0G_16132,
      IB => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(5),
      SEL => vga_sprite_rom_addr2_addsub0001_5_CYSELG_16124,
      O => vga_sprite_rom_addr2_addsub0001_5_CYMUXG_16134
    );
  vga_sprite_rom_addr2_addsub0001_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X50Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000(6),
      O => vga_sprite_rom_addr2_addsub0001_5_CY0G_16132
    );
  vga_sprite_rom_addr2_addsub0001_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X50Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(6),
      O => vga_sprite_rom_addr2_addsub0001_5_CYSELG_16124
    );
  vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X50Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr2_addsub0000(7),
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixRey(5),
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(7)
    );
  vga_sprite_rom_addr2_addsub0001_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_7_XORF_16188,
      O => vga_sprite_rom_addr2_addsub0001(7)
    );
  vga_sprite_rom_addr2_addsub0001_7_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X50Y52"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0001_7_CYINIT_16187,
      I1 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(7),
      O => vga_sprite_rom_addr2_addsub0001_7_XORF_16188
    );
  vga_sprite_rom_addr2_addsub0001_7_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X50Y52"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_7_CY0F_16186,
      IB => vga_sprite_rom_addr2_addsub0001_7_CYINIT_16187,
      SEL => vga_sprite_rom_addr2_addsub0001_7_CYSELF_16174,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(7)
    );
  vga_sprite_rom_addr2_addsub0001_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y52"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_7_CY0F_16186,
      IB => vga_sprite_rom_addr2_addsub0001_7_CY0F_16186,
      SEL => vga_sprite_rom_addr2_addsub0001_7_CYSELF_16174,
      O => vga_sprite_rom_addr2_addsub0001_7_CYMUXF2_16169
    );
  vga_sprite_rom_addr2_addsub0001_7_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X50Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(6),
      O => vga_sprite_rom_addr2_addsub0001_7_CYINIT_16187
    );
  vga_sprite_rom_addr2_addsub0001_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X50Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000(7),
      O => vga_sprite_rom_addr2_addsub0001_7_CY0F_16186
    );
  vga_sprite_rom_addr2_addsub0001_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X50Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(7),
      O => vga_sprite_rom_addr2_addsub0001_7_CYSELF_16174
    );
  vga_sprite_rom_addr2_addsub0001_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_7_XORG_16176,
      O => vga_sprite_rom_addr2_addsub0001(8)
    );
  vga_sprite_rom_addr2_addsub0001_7_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X50Y52"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(7),
      I1 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(8),
      O => vga_sprite_rom_addr2_addsub0001_7_XORG_16176
    );
  vga_sprite_rom_addr2_addsub0001_7_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_7_CYMUXFAST_16173,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(8)
    );
  vga_sprite_rom_addr2_addsub0001_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X50Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(6),
      O => vga_sprite_rom_addr2_addsub0001_7_FASTCARRY_16171
    );
  vga_sprite_rom_addr2_addsub0001_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X50Y52"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0001_7_CYSELG_16160,
      I1 => vga_sprite_rom_addr2_addsub0001_7_CYSELF_16174,
      O => vga_sprite_rom_addr2_addsub0001_7_CYAND_16172
    );
  vga_sprite_rom_addr2_addsub0001_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X50Y52"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_7_CYMUXG2_16170,
      IB => vga_sprite_rom_addr2_addsub0001_7_FASTCARRY_16171,
      SEL => vga_sprite_rom_addr2_addsub0001_7_CYAND_16172,
      O => vga_sprite_rom_addr2_addsub0001_7_CYMUXFAST_16173
    );
  vga_sprite_rom_addr2_addsub0001_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y52"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_7_CY0G_16168,
      IB => vga_sprite_rom_addr2_addsub0001_7_CYMUXF2_16169,
      SEL => vga_sprite_rom_addr2_addsub0001_7_CYSELG_16160,
      O => vga_sprite_rom_addr2_addsub0001_7_CYMUXG2_16170
    );
  vga_sprite_rom_addr2_addsub0001_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X50Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000(8),
      O => vga_sprite_rom_addr2_addsub0001_7_CY0G_16168
    );
  vga_sprite_rom_addr2_addsub0001_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X50Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(8),
      O => vga_sprite_rom_addr2_addsub0001_7_CYSELG_16160
    );
  vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X50Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr2_addsub0000(8),
      ADR2 => vga_sprite_ypixRey(6),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(8)
    );
  vga_sprite_rom_addr2_addsub0001_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_9_XORF_16227,
      O => vga_sprite_rom_addr2_addsub0001(9)
    );
  vga_sprite_rom_addr2_addsub0001_9_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X50Y53"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0001_9_CYINIT_16226,
      I1 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(9),
      O => vga_sprite_rom_addr2_addsub0001_9_XORF_16227
    );
  vga_sprite_rom_addr2_addsub0001_9_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X50Y53"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_9_CY0F_16225,
      IB => vga_sprite_rom_addr2_addsub0001_9_CYINIT_16226,
      SEL => vga_sprite_rom_addr2_addsub0001_9_CYSELF_16213,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(9)
    );
  vga_sprite_rom_addr2_addsub0001_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y53"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_9_CY0F_16225,
      IB => vga_sprite_rom_addr2_addsub0001_9_CY0F_16225,
      SEL => vga_sprite_rom_addr2_addsub0001_9_CYSELF_16213,
      O => vga_sprite_rom_addr2_addsub0001_9_CYMUXF2_16208
    );
  vga_sprite_rom_addr2_addsub0001_9_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X50Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(8),
      O => vga_sprite_rom_addr2_addsub0001_9_CYINIT_16226
    );
  vga_sprite_rom_addr2_addsub0001_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X50Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000(9),
      O => vga_sprite_rom_addr2_addsub0001_9_CY0F_16225
    );
  vga_sprite_rom_addr2_addsub0001_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X50Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(9),
      O => vga_sprite_rom_addr2_addsub0001_9_CYSELF_16213
    );
  vga_sprite_rom_addr2_addsub0001_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_9_XORG_16215,
      O => vga_sprite_rom_addr2_addsub0001(10)
    );
  vga_sprite_rom_addr2_addsub0001_9_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X50Y53"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(9),
      I1 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(10),
      O => vga_sprite_rom_addr2_addsub0001_9_XORG_16215
    );
  vga_sprite_rom_addr2_addsub0001_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_9_CYMUXFAST_16212,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(10)
    );
  vga_sprite_rom_addr2_addsub0001_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X50Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(8),
      O => vga_sprite_rom_addr2_addsub0001_9_FASTCARRY_16210
    );
  vga_sprite_rom_addr2_addsub0001_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X50Y53"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0001_9_CYSELG_16199,
      I1 => vga_sprite_rom_addr2_addsub0001_9_CYSELF_16213,
      O => vga_sprite_rom_addr2_addsub0001_9_CYAND_16211
    );
  vga_sprite_rom_addr2_addsub0001_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X50Y53"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_9_CYMUXG2_16209,
      IB => vga_sprite_rom_addr2_addsub0001_9_FASTCARRY_16210,
      SEL => vga_sprite_rom_addr2_addsub0001_9_CYAND_16211,
      O => vga_sprite_rom_addr2_addsub0001_9_CYMUXFAST_16212
    );
  vga_sprite_rom_addr2_addsub0001_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y53"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_9_CY0G_16207,
      IB => vga_sprite_rom_addr2_addsub0001_9_CYMUXF2_16208,
      SEL => vga_sprite_rom_addr2_addsub0001_9_CYSELG_16199,
      O => vga_sprite_rom_addr2_addsub0001_9_CYMUXG2_16209
    );
  vga_sprite_rom_addr2_addsub0001_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X50Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000(10),
      O => vga_sprite_rom_addr2_addsub0001_9_CY0G_16207
    );
  vga_sprite_rom_addr2_addsub0001_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X50Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(10),
      O => vga_sprite_rom_addr2_addsub0001_9_CYSELG_16199
    );
  vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut_10_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X50Y53"
    )
    port map (
      ADR0 => vga_sprite_rom_addr2_addsub0000(10),
      ADR1 => vga_sprite_ypixRey(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(10)
    );
  vga_sprite_rom_addr2_addsub0001_11_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X50Y54"
    )
    port map (
      O => vga_sprite_rom_addr2_addsub0001_11_LOGIC_ZERO_16246
    );
  vga_sprite_rom_addr2_addsub0001_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_11_XORF_16266,
      O => vga_sprite_rom_addr2_addsub0001(11)
    );
  vga_sprite_rom_addr2_addsub0001_11_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X50Y54"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0001_11_CYINIT_16265,
      I1 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(11),
      O => vga_sprite_rom_addr2_addsub0001_11_XORF_16266
    );
  vga_sprite_rom_addr2_addsub0001_11_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X50Y54"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_11_CY0F_16264,
      IB => vga_sprite_rom_addr2_addsub0001_11_CYINIT_16265,
      SEL => vga_sprite_rom_addr2_addsub0001_11_CYSELF_16252,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(11)
    );
  vga_sprite_rom_addr2_addsub0001_11_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y54"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_11_CY0F_16264,
      IB => vga_sprite_rom_addr2_addsub0001_11_CY0F_16264,
      SEL => vga_sprite_rom_addr2_addsub0001_11_CYSELF_16252,
      O => vga_sprite_rom_addr2_addsub0001_11_CYMUXF2_16247
    );
  vga_sprite_rom_addr2_addsub0001_11_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X50Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(10),
      O => vga_sprite_rom_addr2_addsub0001_11_CYINIT_16265
    );
  vga_sprite_rom_addr2_addsub0001_11_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X50Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000(11),
      O => vga_sprite_rom_addr2_addsub0001_11_CY0F_16264
    );
  vga_sprite_rom_addr2_addsub0001_11_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X50Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(11),
      O => vga_sprite_rom_addr2_addsub0001_11_CYSELF_16252
    );
  vga_sprite_rom_addr2_addsub0001_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_11_XORG_16254,
      O => vga_sprite_rom_addr2_addsub0001(12)
    );
  vga_sprite_rom_addr2_addsub0001_11_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X50Y54"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(11),
      I1 => vga_sprite_rom_addr2_addsub0001_11_G,
      O => vga_sprite_rom_addr2_addsub0001_11_XORG_16254
    );
  vga_sprite_rom_addr2_addsub0001_11_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X50Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0001_Madd_cy(10),
      O => vga_sprite_rom_addr2_addsub0001_11_FASTCARRY_16249
    );
  vga_sprite_rom_addr2_addsub0001_11_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X50Y54"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0001_11_CYSELG_16237,
      I1 => vga_sprite_rom_addr2_addsub0001_11_CYSELF_16252,
      O => vga_sprite_rom_addr2_addsub0001_11_CYAND_16250
    );
  vga_sprite_rom_addr2_addsub0001_11_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X50Y54"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_11_CYMUXG2_16248,
      IB => vga_sprite_rom_addr2_addsub0001_11_FASTCARRY_16249,
      SEL => vga_sprite_rom_addr2_addsub0001_11_CYAND_16250,
      O => vga_sprite_rom_addr2_addsub0001_11_CYMUXFAST_16251
    );
  vga_sprite_rom_addr2_addsub0001_11_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y54"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0001_11_LOGIC_ZERO_16246,
      IB => vga_sprite_rom_addr2_addsub0001_11_CYMUXF2_16247,
      SEL => vga_sprite_rom_addr2_addsub0001_11_CYSELG_16237,
      O => vga_sprite_rom_addr2_addsub0001_11_CYMUXG2_16248
    );
  vga_sprite_rom_addr2_addsub0001_11_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X50Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_11_G,
      O => vga_sprite_rom_addr2_addsub0001_11_CYSELG_16237
    );
  vga_sprite_rom_addr2_addsub0001_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_13_XORF_16281,
      O => vga_sprite_rom_addr2_addsub0001(13)
    );
  vga_sprite_rom_addr2_addsub0001_13_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X50Y55"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0001_13_CYINIT_16280,
      I1 => vga_sprite_rom_addr2_addsub0000_13_rt_16278,
      O => vga_sprite_rom_addr2_addsub0001_13_XORF_16281
    );
  vga_sprite_rom_addr2_addsub0001_13_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X50Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0001_11_CYMUXFAST_16251,
      O => vga_sprite_rom_addr2_addsub0001_13_CYINIT_16280
    );
  b_rskyev_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_0_XORF_16331,
      O => b_rskyev_0_DXMUX_16333
    );
  b_rskyev_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y47"
    )
    port map (
      I0 => b_rskyev_0_CYINIT_16330,
      I1 => b_Maccum_rskyev_lut(0),
      O => b_rskyev_0_XORF_16331
    );
  b_rskyev_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y47"
    )
    port map (
      IA => b_rskyev_0_CY0F_16329,
      IB => b_rskyev_0_CYINIT_16330,
      SEL => b_rskyev_0_CYSELF_16321,
      O => b_Maccum_rskyev_cy_0_Q
    );
  b_rskyev_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_0_BXINV_16319,
      O => b_rskyev_0_CYINIT_16330
    );
  b_rskyev_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(0),
      O => b_rskyev_0_CY0F_16329
    );
  b_rskyev_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(0),
      O => b_rskyev_0_CYSELF_16321
    );
  b_rskyev_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_rskyev_0_BXINV_16319
    );
  b_rskyev_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_0_XORG_16309,
      O => b_rskyev_0_DYMUX_16311
    );
  b_rskyev_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y47"
    )
    port map (
      I0 => b_Maccum_rskyev_cy_0_Q,
      I1 => b_Maccum_rskyev_lut(1),
      O => b_rskyev_0_XORG_16309
    );
  b_rskyev_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_0_CYMUXG_16308,
      O => b_Maccum_rskyev_cy_1_Q
    );
  b_rskyev_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X45Y47"
    )
    port map (
      IA => b_rskyev_0_CY0G_16306,
      IB => b_Maccum_rskyev_cy_0_Q,
      SEL => b_rskyev_0_CYSELG_16298,
      O => b_rskyev_0_CYMUXG_16308
    );
  b_rskyev_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(1),
      O => b_rskyev_0_CY0G_16306
    );
  b_rskyev_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(1),
      O => b_rskyev_0_CYSELG_16298
    );
  b_rskyev_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_rskyev_0_SRINV_16296
    );
  b_rskyev_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rskyev_0_CLKINV_16295
    );
  b_rskyev_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rskyev_0_CEINV_16294
    );
  b_Maccum_rskyev_lut_2_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X45Y48"
    )
    port map (
      ADR0 => b_rskyev(2),
      ADR1 => VCC,
      ADR2 => b_drvskye(2),
      ADR3 => VCC,
      O => b_Maccum_rskyev_lut(2)
    );
  b_rskyev_2 : X_FF
    generic map(
      LOC => "SLICE_X45Y48",
      INIT => '1'
    )
    port map (
      I => b_rskyev_2_DXMUX_16393,
      CE => b_rskyev_2_CEINV_16352,
      CLK => b_rskyev_2_CLKINV_16353,
      SET => b_rskyev_2_SRINV_16354,
      RST => GND,
      O => b_rskyev(2)
    );
  b_rskyev_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_2_XORF_16391,
      O => b_rskyev_2_DXMUX_16393
    );
  b_rskyev_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y48"
    )
    port map (
      I0 => b_rskyev_2_CYINIT_16390,
      I1 => b_Maccum_rskyev_lut(2),
      O => b_rskyev_2_XORF_16391
    );
  b_rskyev_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y48"
    )
    port map (
      IA => b_rskyev_2_CY0F_16389,
      IB => b_rskyev_2_CYINIT_16390,
      SEL => b_rskyev_2_CYSELF_16370,
      O => b_Maccum_rskyev_cy_2_Q
    );
  b_rskyev_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y48"
    )
    port map (
      IA => b_rskyev_2_CY0F_16389,
      IB => b_rskyev_2_CY0F_16389,
      SEL => b_rskyev_2_CYSELF_16370,
      O => b_rskyev_2_CYMUXF2_16365
    );
  b_rskyev_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_cy_1_Q,
      O => b_rskyev_2_CYINIT_16390
    );
  b_rskyev_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(2),
      O => b_rskyev_2_CY0F_16389
    );
  b_rskyev_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(2),
      O => b_rskyev_2_CYSELF_16370
    );
  b_rskyev_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_2_XORG_16372,
      O => b_rskyev_2_DYMUX_16374
    );
  b_rskyev_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y48"
    )
    port map (
      I0 => b_Maccum_rskyev_cy_2_Q,
      I1 => b_Maccum_rskyev_lut(3),
      O => b_rskyev_2_XORG_16372
    );
  b_rskyev_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_2_CYMUXFAST_16369,
      O => b_Maccum_rskyev_cy_3_Q
    );
  b_rskyev_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_cy_1_Q,
      O => b_rskyev_2_FASTCARRY_16367
    );
  b_rskyev_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y48"
    )
    port map (
      I0 => b_rskyev_2_CYSELG_16356,
      I1 => b_rskyev_2_CYSELF_16370,
      O => b_rskyev_2_CYAND_16368
    );
  b_rskyev_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y48"
    )
    port map (
      IA => b_rskyev_2_CYMUXG2_16366,
      IB => b_rskyev_2_FASTCARRY_16367,
      SEL => b_rskyev_2_CYAND_16368,
      O => b_rskyev_2_CYMUXFAST_16369
    );
  b_rskyev_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y48"
    )
    port map (
      IA => b_rskyev_2_CY0G_16364,
      IB => b_rskyev_2_CYMUXF2_16365,
      SEL => b_rskyev_2_CYSELG_16356,
      O => b_rskyev_2_CYMUXG2_16366
    );
  b_rskyev_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(3),
      O => b_rskyev_2_CY0G_16364
    );
  b_rskyev_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(3),
      O => b_rskyev_2_CYSELG_16356
    );
  b_rskyev_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_rskyev_2_SRINV_16354
    );
  b_rskyev_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rskyev_2_CLKINV_16353
    );
  b_rskyev_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rskyev_2_CEINV_16352
    );
  b_rskyev_3 : X_FF
    generic map(
      LOC => "SLICE_X45Y48",
      INIT => '1'
    )
    port map (
      I => b_rskyev_2_DYMUX_16374,
      CE => b_rskyev_2_CEINV_16352,
      CLK => b_rskyev_2_CLKINV_16353,
      SET => b_rskyev_2_SRINV_16354,
      RST => GND,
      O => b_rskyev(3)
    );
  b_rskyev_4_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_4_SRINV_16413,
      O => b_rskyev_4_FFY_RST
    );
  b_rskyev_5 : X_FF
    generic map(
      LOC => "SLICE_X45Y49",
      INIT => '0'
    )
    port map (
      I => b_rskyev_4_DYMUX_16433,
      CE => b_rskyev_4_CEINV_16411,
      CLK => b_rskyev_4_CLKINV_16412,
      SET => GND,
      RST => b_rskyev_4_FFY_RST,
      O => b_rskyev(5)
    );
  b_rskyev_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_4_XORF_16451,
      O => b_rskyev_4_DXMUX_16453
    );
  b_rskyev_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y49"
    )
    port map (
      I0 => b_rskyev_4_CYINIT_16450,
      I1 => b_Maccum_rskyev_lut(4),
      O => b_rskyev_4_XORF_16451
    );
  b_rskyev_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y49"
    )
    port map (
      IA => b_rskyev_4_CY0F_16449,
      IB => b_rskyev_4_CYINIT_16450,
      SEL => b_rskyev_4_CYSELF_16429,
      O => b_Maccum_rskyev_cy_4_Q
    );
  b_rskyev_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y49"
    )
    port map (
      IA => b_rskyev_4_CY0F_16449,
      IB => b_rskyev_4_CY0F_16449,
      SEL => b_rskyev_4_CYSELF_16429,
      O => b_rskyev_4_CYMUXF2_16424
    );
  b_rskyev_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_cy_3_Q,
      O => b_rskyev_4_CYINIT_16450
    );
  b_rskyev_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(4),
      O => b_rskyev_4_CY0F_16449
    );
  b_rskyev_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(4),
      O => b_rskyev_4_CYSELF_16429
    );
  b_rskyev_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_4_XORG_16431,
      O => b_rskyev_4_DYMUX_16433
    );
  b_rskyev_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y49"
    )
    port map (
      I0 => b_Maccum_rskyev_cy_4_Q,
      I1 => b_Maccum_rskyev_lut(5),
      O => b_rskyev_4_XORG_16431
    );
  b_rskyev_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_4_CYMUXFAST_16428,
      O => b_Maccum_rskyev_cy_5_Q
    );
  b_rskyev_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_cy_3_Q,
      O => b_rskyev_4_FASTCARRY_16426
    );
  b_rskyev_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y49"
    )
    port map (
      I0 => b_rskyev_4_CYSELG_16415,
      I1 => b_rskyev_4_CYSELF_16429,
      O => b_rskyev_4_CYAND_16427
    );
  b_rskyev_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y49"
    )
    port map (
      IA => b_rskyev_4_CYMUXG2_16425,
      IB => b_rskyev_4_FASTCARRY_16426,
      SEL => b_rskyev_4_CYAND_16427,
      O => b_rskyev_4_CYMUXFAST_16428
    );
  b_rskyev_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y49"
    )
    port map (
      IA => b_rskyev_4_CY0G_16423,
      IB => b_rskyev_4_CYMUXF2_16424,
      SEL => b_rskyev_4_CYSELG_16415,
      O => b_rskyev_4_CYMUXG2_16425
    );
  b_rskyev_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(5),
      O => b_rskyev_4_CY0G_16423
    );
  b_rskyev_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(5),
      O => b_rskyev_4_CYSELG_16415
    );
  b_rskyev_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_rskyev_4_SRINV_16413
    );
  b_rskyev_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rskyev_4_CLKINV_16412
    );
  b_rskyev_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rskyev_4_CEINV_16411
    );
  b_Maccum_rskyev_lut_5_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X45Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rskyev(5),
      ADR2 => VCC,
      ADR3 => b_drvskye(5),
      O => b_Maccum_rskyev_lut(5)
    );
  b_rskyev_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_6_XORF_16511,
      O => b_rskyev_6_DXMUX_16513
    );
  b_rskyev_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y50"
    )
    port map (
      I0 => b_rskyev_6_CYINIT_16510,
      I1 => b_Maccum_rskyev_lut(6),
      O => b_rskyev_6_XORF_16511
    );
  b_rskyev_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y50"
    )
    port map (
      IA => b_rskyev_6_CY0F_16509,
      IB => b_rskyev_6_CYINIT_16510,
      SEL => b_rskyev_6_CYSELF_16490,
      O => b_Maccum_rskyev_cy_6_Q
    );
  b_rskyev_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y50"
    )
    port map (
      IA => b_rskyev_6_CY0F_16509,
      IB => b_rskyev_6_CY0F_16509,
      SEL => b_rskyev_6_CYSELF_16490,
      O => b_rskyev_6_CYMUXF2_16485
    );
  b_rskyev_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_cy_5_Q,
      O => b_rskyev_6_CYINIT_16510
    );
  b_rskyev_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(6),
      O => b_rskyev_6_CY0F_16509
    );
  b_rskyev_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(6),
      O => b_rskyev_6_CYSELF_16490
    );
  b_rskyev_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_6_XORG_16492,
      O => b_rskyev_6_DYMUX_16494
    );
  b_rskyev_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y50"
    )
    port map (
      I0 => b_Maccum_rskyev_cy_6_Q,
      I1 => b_Maccum_rskyev_lut(7),
      O => b_rskyev_6_XORG_16492
    );
  b_rskyev_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_cy_5_Q,
      O => b_rskyev_6_FASTCARRY_16487
    );
  b_rskyev_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y50"
    )
    port map (
      I0 => b_rskyev_6_CYSELG_16476,
      I1 => b_rskyev_6_CYSELF_16490,
      O => b_rskyev_6_CYAND_16488
    );
  b_rskyev_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y50"
    )
    port map (
      IA => b_rskyev_6_CYMUXG2_16486,
      IB => b_rskyev_6_FASTCARRY_16487,
      SEL => b_rskyev_6_CYAND_16488,
      O => b_rskyev_6_CYMUXFAST_16489
    );
  b_rskyev_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y50"
    )
    port map (
      IA => b_rskyev_6_CY0G_16484,
      IB => b_rskyev_6_CYMUXF2_16485,
      SEL => b_rskyev_6_CYSELG_16476,
      O => b_rskyev_6_CYMUXG2_16486
    );
  b_rskyev_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(7),
      O => b_rskyev_6_CY0G_16484
    );
  b_rskyev_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(7),
      O => b_rskyev_6_CYSELG_16476
    );
  b_rskyev_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_rskyev_6_SRINV_16474
    );
  b_rskyev_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rskyev_6_CLKINV_16473
    );
  b_rskyev_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rskyev_6_CEINV_16472
    );
  b_rskyev_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_8_XORF_16564,
      O => b_rskyev_8_DXMUX_16566
    );
  b_rskyev_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y51"
    )
    port map (
      I0 => b_rskyev_8_CYINIT_16563,
      I1 => b_Maccum_rskyev_lut(8),
      O => b_rskyev_8_XORF_16564
    );
  b_rskyev_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y51"
    )
    port map (
      IA => b_rskyev_8_CY0F_16562,
      IB => b_rskyev_8_CYINIT_16563,
      SEL => b_rskyev_8_CYSELF_16554,
      O => b_Maccum_rskyev_cy_8_Q
    );
  b_rskyev_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_6_CYMUXFAST_16489,
      O => b_rskyev_8_CYINIT_16563
    );
  b_rskyev_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev(8),
      O => b_rskyev_8_CY0F_16562
    );
  b_rskyev_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rskyev_lut(8),
      O => b_rskyev_8_CYSELF_16554
    );
  b_rskyev_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rskyev_8_XORG_16543,
      O => b_rskyev_8_DYMUX_16545
    );
  b_rskyev_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y51"
    )
    port map (
      I0 => b_Maccum_rskyev_cy_8_Q,
      I1 => b_Maccum_rskyev_lut_9_1_16540,
      O => b_rskyev_8_XORG_16543
    );
  b_rskyev_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_rskyev_8_SRINV_16533
    );
  b_rskyev_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rskyev_8_CLKINV_16532
    );
  b_rskyev_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rskyev_8_CEINV_16531
    );
  U2_Result_0_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y38"
    )
    port map (
      O => U2_Result_0_1_LOGIC_ZERO_16590
    );
  U2_Result_0_1_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X39Y38"
    )
    port map (
      O => U2_Result_0_1_LOGIC_ONE_16607
    );
  U2_Result_0_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_XORF_16608,
      O => U2_Result_0_1
    );
  U2_Result_0_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y38"
    )
    port map (
      I0 => U2_Result_0_1_CYINIT_16606,
      I1 => U2_Mcount_HCS_lut(0),
      O => U2_Result_0_1_XORF_16608
    );
  U2_Result_0_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y38"
    )
    port map (
      IA => U2_Result_0_1_LOGIC_ONE_16607,
      IB => U2_Result_0_1_CYINIT_16606,
      SEL => U2_Result_0_1_CYSELF_16597,
      O => U2_Mcount_HCS_cy_0_Q
    );
  U2_Result_0_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_BXINV_16595,
      O => U2_Result_0_1_CYINIT_16606
    );
  U2_Result_0_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_lut(0),
      O => U2_Result_0_1_CYSELF_16597
    );
  U2_Result_0_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U2_Result_0_1_BXINV_16595
    );
  U2_Result_0_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_XORG_16593,
      O => U2_Result_1_1
    );
  U2_Result_0_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y38"
    )
    port map (
      I0 => U2_Mcount_HCS_cy_0_Q,
      I1 => U2_Result_0_1_G,
      O => U2_Result_0_1_XORG_16593
    );
  U2_Result_0_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_CYMUXG_16592,
      O => U2_Mcount_HCS_cy_1_Q
    );
  U2_Result_0_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X39Y38"
    )
    port map (
      IA => U2_Result_0_1_LOGIC_ZERO_16590,
      IB => U2_Mcount_HCS_cy_0_Q,
      SEL => U2_Result_0_1_CYSELG_16581,
      O => U2_Result_0_1_CYMUXG_16592
    );
  U2_Result_0_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_G,
      O => U2_Result_0_1_CYSELG_16581
    );
  U2_Mcount_HCS_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X39Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_HCS(0),
      ADR3 => VCC,
      O => U2_Mcount_HCS_lut(0)
    );
  U2_Result_2_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y39"
    )
    port map (
      O => U2_Result_2_1_LOGIC_ZERO_16626
    );
  U2_Result_2_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_XORF_16646,
      O => U2_Result_2_1
    );
  U2_Result_2_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y39"
    )
    port map (
      I0 => U2_Result_2_1_CYINIT_16645,
      I1 => U2_Result_2_1_F,
      O => U2_Result_2_1_XORF_16646
    );
  U2_Result_2_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y39"
    )
    port map (
      IA => U2_Result_2_1_LOGIC_ZERO_16626,
      IB => U2_Result_2_1_CYINIT_16645,
      SEL => U2_Result_2_1_CYSELF_16632,
      O => U2_Mcount_HCS_cy_2_Q
    );
  U2_Result_2_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y39"
    )
    port map (
      IA => U2_Result_2_1_LOGIC_ZERO_16626,
      IB => U2_Result_2_1_LOGIC_ZERO_16626,
      SEL => U2_Result_2_1_CYSELF_16632,
      O => U2_Result_2_1_CYMUXF2_16627
    );
  U2_Result_2_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_cy_1_Q,
      O => U2_Result_2_1_CYINIT_16645
    );
  U2_Result_2_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_F,
      O => U2_Result_2_1_CYSELF_16632
    );
  U2_Result_2_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_XORG_16634,
      O => U2_Result_3_1
    );
  U2_Result_2_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y39"
    )
    port map (
      I0 => U2_Mcount_HCS_cy_2_Q,
      I1 => U2_Result_2_1_G,
      O => U2_Result_2_1_XORG_16634
    );
  U2_Result_2_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_CYMUXFAST_16631,
      O => U2_Mcount_HCS_cy_3_Q
    );
  U2_Result_2_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_cy_1_Q,
      O => U2_Result_2_1_FASTCARRY_16629
    );
  U2_Result_2_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y39"
    )
    port map (
      I0 => U2_Result_2_1_CYSELG_16617,
      I1 => U2_Result_2_1_CYSELF_16632,
      O => U2_Result_2_1_CYAND_16630
    );
  U2_Result_2_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y39"
    )
    port map (
      IA => U2_Result_2_1_CYMUXG2_16628,
      IB => U2_Result_2_1_FASTCARRY_16629,
      SEL => U2_Result_2_1_CYAND_16630,
      O => U2_Result_2_1_CYMUXFAST_16631
    );
  U2_Result_2_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y39"
    )
    port map (
      IA => U2_Result_2_1_LOGIC_ZERO_16626,
      IB => U2_Result_2_1_CYMUXF2_16627,
      SEL => U2_Result_2_1_CYSELG_16617,
      O => U2_Result_2_1_CYMUXG2_16628
    );
  U2_Result_2_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_G,
      O => U2_Result_2_1_CYSELG_16617
    );
  U2_Result_4_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y40"
    )
    port map (
      O => U2_Result_4_1_LOGIC_ZERO_16664
    );
  U2_Result_4_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_XORF_16684,
      O => U2_Result_4_1
    );
  U2_Result_4_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y40"
    )
    port map (
      I0 => U2_Result_4_1_CYINIT_16683,
      I1 => U2_Result_4_1_F,
      O => U2_Result_4_1_XORF_16684
    );
  U2_Result_4_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y40"
    )
    port map (
      IA => U2_Result_4_1_LOGIC_ZERO_16664,
      IB => U2_Result_4_1_CYINIT_16683,
      SEL => U2_Result_4_1_CYSELF_16670,
      O => U2_Mcount_HCS_cy_4_Q
    );
  U2_Result_4_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y40"
    )
    port map (
      IA => U2_Result_4_1_LOGIC_ZERO_16664,
      IB => U2_Result_4_1_LOGIC_ZERO_16664,
      SEL => U2_Result_4_1_CYSELF_16670,
      O => U2_Result_4_1_CYMUXF2_16665
    );
  U2_Result_4_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_cy_3_Q,
      O => U2_Result_4_1_CYINIT_16683
    );
  U2_Result_4_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_F,
      O => U2_Result_4_1_CYSELF_16670
    );
  U2_Result_4_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_XORG_16672,
      O => U2_Result_5_1
    );
  U2_Result_4_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y40"
    )
    port map (
      I0 => U2_Mcount_HCS_cy_4_Q,
      I1 => U2_Result_4_1_G,
      O => U2_Result_4_1_XORG_16672
    );
  U2_Result_4_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_CYMUXFAST_16669,
      O => U2_Mcount_HCS_cy_5_Q
    );
  U2_Result_4_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_cy_3_Q,
      O => U2_Result_4_1_FASTCARRY_16667
    );
  U2_Result_4_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y40"
    )
    port map (
      I0 => U2_Result_4_1_CYSELG_16655,
      I1 => U2_Result_4_1_CYSELF_16670,
      O => U2_Result_4_1_CYAND_16668
    );
  U2_Result_4_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y40"
    )
    port map (
      IA => U2_Result_4_1_CYMUXG2_16666,
      IB => U2_Result_4_1_FASTCARRY_16667,
      SEL => U2_Result_4_1_CYAND_16668,
      O => U2_Result_4_1_CYMUXFAST_16669
    );
  U2_Result_4_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y40"
    )
    port map (
      IA => U2_Result_4_1_LOGIC_ZERO_16664,
      IB => U2_Result_4_1_CYMUXF2_16665,
      SEL => U2_Result_4_1_CYSELG_16655,
      O => U2_Result_4_1_CYMUXG2_16666
    );
  U2_Result_4_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_G,
      O => U2_Result_4_1_CYSELG_16655
    );
  U2_Result_6_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y41"
    )
    port map (
      O => U2_Result_6_1_LOGIC_ZERO_16702
    );
  U2_Result_6_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_XORF_16722,
      O => U2_Result_6_1
    );
  U2_Result_6_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y41"
    )
    port map (
      I0 => U2_Result_6_1_CYINIT_16721,
      I1 => U2_Result_6_1_F,
      O => U2_Result_6_1_XORF_16722
    );
  U2_Result_6_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y41"
    )
    port map (
      IA => U2_Result_6_1_LOGIC_ZERO_16702,
      IB => U2_Result_6_1_CYINIT_16721,
      SEL => U2_Result_6_1_CYSELF_16708,
      O => U2_Mcount_HCS_cy_6_Q
    );
  U2_Result_6_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y41"
    )
    port map (
      IA => U2_Result_6_1_LOGIC_ZERO_16702,
      IB => U2_Result_6_1_LOGIC_ZERO_16702,
      SEL => U2_Result_6_1_CYSELF_16708,
      O => U2_Result_6_1_CYMUXF2_16703
    );
  U2_Result_6_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_cy_5_Q,
      O => U2_Result_6_1_CYINIT_16721
    );
  U2_Result_6_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_F,
      O => U2_Result_6_1_CYSELF_16708
    );
  U2_Result_6_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_XORG_16710,
      O => U2_Result_7_1
    );
  U2_Result_6_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y41"
    )
    port map (
      I0 => U2_Mcount_HCS_cy_6_Q,
      I1 => U2_Result_6_1_G,
      O => U2_Result_6_1_XORG_16710
    );
  U2_Result_6_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_HCS_cy_5_Q,
      O => U2_Result_6_1_FASTCARRY_16705
    );
  U2_Result_6_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y41"
    )
    port map (
      I0 => U2_Result_6_1_CYSELG_16693,
      I1 => U2_Result_6_1_CYSELF_16708,
      O => U2_Result_6_1_CYAND_16706
    );
  U2_Result_6_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y41"
    )
    port map (
      IA => U2_Result_6_1_CYMUXG2_16704,
      IB => U2_Result_6_1_FASTCARRY_16705,
      SEL => U2_Result_6_1_CYAND_16706,
      O => U2_Result_6_1_CYMUXFAST_16707
    );
  U2_Result_6_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y41"
    )
    port map (
      IA => U2_Result_6_1_LOGIC_ZERO_16702,
      IB => U2_Result_6_1_CYMUXF2_16703,
      SEL => U2_Result_6_1_CYSELG_16693,
      O => U2_Result_6_1_CYMUXG2_16704
    );
  U2_Result_6_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_G,
      O => U2_Result_6_1_CYSELG_16693
    );
  U2_Result_8_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X39Y42"
    )
    port map (
      O => U2_Result_8_1_LOGIC_ZERO_16752
    );
  U2_Result_8_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_1_XORF_16753,
      O => U2_Result_8_1
    );
  U2_Result_8_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y42"
    )
    port map (
      I0 => U2_Result_8_1_CYINIT_16751,
      I1 => U2_Result_8_1_F,
      O => U2_Result_8_1_XORF_16753
    );
  U2_Result_8_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y42"
    )
    port map (
      IA => U2_Result_8_1_LOGIC_ZERO_16752,
      IB => U2_Result_8_1_CYINIT_16751,
      SEL => U2_Result_8_1_CYSELF_16742,
      O => U2_Mcount_HCS_cy_8_Q
    );
  U2_Result_8_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_CYMUXFAST_16707,
      O => U2_Result_8_1_CYINIT_16751
    );
  U2_Result_8_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_1_F,
      O => U2_Result_8_1_CYSELF_16742
    );
  U2_Result_8_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_1_XORG_16739,
      O => U2_Result_9_1
    );
  U2_Result_8_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y42"
    )
    port map (
      I0 => U2_Mcount_HCS_cy_8_Q,
      I1 => U2_HCS_9_rt_16736,
      O => U2_Result_8_1_XORG_16739
    );
  vga_sprite_rom_addr20_addsub0001_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_5_XORF_16789,
      O => vga_sprite_rom_addr20_addsub0001(5)
    );
  vga_sprite_rom_addr20_addsub0001_5_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y35"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0001_5_CYINIT_16788,
      I1 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(5),
      O => vga_sprite_rom_addr20_addsub0001_5_XORF_16789
    );
  vga_sprite_rom_addr20_addsub0001_5_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y35"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_5_CY0F_16787,
      IB => vga_sprite_rom_addr20_addsub0001_5_CYINIT_16788,
      SEL => vga_sprite_rom_addr20_addsub0001_5_CYSELF_16779,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(5)
    );
  vga_sprite_rom_addr20_addsub0001_5_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_5_BXINV_16777,
      O => vga_sprite_rom_addr20_addsub0001_5_CYINIT_16788
    );
  vga_sprite_rom_addr20_addsub0001_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(0),
      O => vga_sprite_rom_addr20_addsub0001_5_CY0F_16787
    );
  vga_sprite_rom_addr20_addsub0001_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(5),
      O => vga_sprite_rom_addr20_addsub0001_5_CYSELF_16779
    );
  vga_sprite_rom_addr20_addsub0001_5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_rom_addr20_addsub0001_5_BXINV_16777
    );
  vga_sprite_rom_addr20_addsub0001_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_5_XORG_16775,
      O => vga_sprite_rom_addr20_addsub0001(6)
    );
  vga_sprite_rom_addr20_addsub0001_5_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y35"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(5),
      I1 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(6),
      O => vga_sprite_rom_addr20_addsub0001_5_XORG_16775
    );
  vga_sprite_rom_addr20_addsub0001_5_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_5_CYMUXG_16774,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(6)
    );
  vga_sprite_rom_addr20_addsub0001_5_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X44Y35"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_5_CY0G_16772,
      IB => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(5),
      SEL => vga_sprite_rom_addr20_addsub0001_5_CYSELG_16764,
      O => vga_sprite_rom_addr20_addsub0001_5_CYMUXG_16774
    );
  vga_sprite_rom_addr20_addsub0001_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X44Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000(6),
      O => vga_sprite_rom_addr20_addsub0001_5_CY0G_16772
    );
  vga_sprite_rom_addr20_addsub0001_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(6),
      O => vga_sprite_rom_addr20_addsub0001_5_CYSELG_16764
    );
  vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X44Y36"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(5),
      ADR1 => vga_sprite_rom_addr20_addsub0000(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(7)
    );
  vga_sprite_rom_addr20_addsub0001_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_7_XORF_16828,
      O => vga_sprite_rom_addr20_addsub0001(7)
    );
  vga_sprite_rom_addr20_addsub0001_7_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y36"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0001_7_CYINIT_16827,
      I1 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(7),
      O => vga_sprite_rom_addr20_addsub0001_7_XORF_16828
    );
  vga_sprite_rom_addr20_addsub0001_7_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y36"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_7_CY0F_16826,
      IB => vga_sprite_rom_addr20_addsub0001_7_CYINIT_16827,
      SEL => vga_sprite_rom_addr20_addsub0001_7_CYSELF_16814,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(7)
    );
  vga_sprite_rom_addr20_addsub0001_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y36"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_7_CY0F_16826,
      IB => vga_sprite_rom_addr20_addsub0001_7_CY0F_16826,
      SEL => vga_sprite_rom_addr20_addsub0001_7_CYSELF_16814,
      O => vga_sprite_rom_addr20_addsub0001_7_CYMUXF2_16809
    );
  vga_sprite_rom_addr20_addsub0001_7_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(6),
      O => vga_sprite_rom_addr20_addsub0001_7_CYINIT_16827
    );
  vga_sprite_rom_addr20_addsub0001_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000(7),
      O => vga_sprite_rom_addr20_addsub0001_7_CY0F_16826
    );
  vga_sprite_rom_addr20_addsub0001_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(7),
      O => vga_sprite_rom_addr20_addsub0001_7_CYSELF_16814
    );
  vga_sprite_rom_addr20_addsub0001_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_7_XORG_16816,
      O => vga_sprite_rom_addr20_addsub0001(8)
    );
  vga_sprite_rom_addr20_addsub0001_7_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y36"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(7),
      I1 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(8),
      O => vga_sprite_rom_addr20_addsub0001_7_XORG_16816
    );
  vga_sprite_rom_addr20_addsub0001_7_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_7_CYMUXFAST_16813,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(8)
    );
  vga_sprite_rom_addr20_addsub0001_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X44Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(6),
      O => vga_sprite_rom_addr20_addsub0001_7_FASTCARRY_16811
    );
  vga_sprite_rom_addr20_addsub0001_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X44Y36"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0001_7_CYSELG_16800,
      I1 => vga_sprite_rom_addr20_addsub0001_7_CYSELF_16814,
      O => vga_sprite_rom_addr20_addsub0001_7_CYAND_16812
    );
  vga_sprite_rom_addr20_addsub0001_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X44Y36"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_7_CYMUXG2_16810,
      IB => vga_sprite_rom_addr20_addsub0001_7_FASTCARRY_16811,
      SEL => vga_sprite_rom_addr20_addsub0001_7_CYAND_16812,
      O => vga_sprite_rom_addr20_addsub0001_7_CYMUXFAST_16813
    );
  vga_sprite_rom_addr20_addsub0001_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y36"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_7_CY0G_16808,
      IB => vga_sprite_rom_addr20_addsub0001_7_CYMUXF2_16809,
      SEL => vga_sprite_rom_addr20_addsub0001_7_CYSELG_16800,
      O => vga_sprite_rom_addr20_addsub0001_7_CYMUXG2_16810
    );
  vga_sprite_rom_addr20_addsub0001_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X44Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000(8),
      O => vga_sprite_rom_addr20_addsub0001_7_CY0G_16808
    );
  vga_sprite_rom_addr20_addsub0001_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(8),
      O => vga_sprite_rom_addr20_addsub0001_7_CYSELG_16800
    );
  vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X44Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr20_addsub0000(8),
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixSkye(6),
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(8)
    );
  vga_sprite_rom_addr20_addsub0001_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_9_XORF_16867,
      O => vga_sprite_rom_addr20_addsub0001(9)
    );
  vga_sprite_rom_addr20_addsub0001_9_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y37"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0001_9_CYINIT_16866,
      I1 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(9),
      O => vga_sprite_rom_addr20_addsub0001_9_XORF_16867
    );
  vga_sprite_rom_addr20_addsub0001_9_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y37"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_9_CY0F_16865,
      IB => vga_sprite_rom_addr20_addsub0001_9_CYINIT_16866,
      SEL => vga_sprite_rom_addr20_addsub0001_9_CYSELF_16853,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(9)
    );
  vga_sprite_rom_addr20_addsub0001_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y37"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_9_CY0F_16865,
      IB => vga_sprite_rom_addr20_addsub0001_9_CY0F_16865,
      SEL => vga_sprite_rom_addr20_addsub0001_9_CYSELF_16853,
      O => vga_sprite_rom_addr20_addsub0001_9_CYMUXF2_16848
    );
  vga_sprite_rom_addr20_addsub0001_9_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(8),
      O => vga_sprite_rom_addr20_addsub0001_9_CYINIT_16866
    );
  vga_sprite_rom_addr20_addsub0001_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000(9),
      O => vga_sprite_rom_addr20_addsub0001_9_CY0F_16865
    );
  vga_sprite_rom_addr20_addsub0001_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(9),
      O => vga_sprite_rom_addr20_addsub0001_9_CYSELF_16853
    );
  vga_sprite_rom_addr20_addsub0001_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_9_XORG_16855,
      O => vga_sprite_rom_addr20_addsub0001(10)
    );
  vga_sprite_rom_addr20_addsub0001_9_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y37"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(9),
      I1 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(10),
      O => vga_sprite_rom_addr20_addsub0001_9_XORG_16855
    );
  vga_sprite_rom_addr20_addsub0001_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_9_CYMUXFAST_16852,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(10)
    );
  vga_sprite_rom_addr20_addsub0001_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X44Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(8),
      O => vga_sprite_rom_addr20_addsub0001_9_FASTCARRY_16850
    );
  vga_sprite_rom_addr20_addsub0001_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X44Y37"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0001_9_CYSELG_16839,
      I1 => vga_sprite_rom_addr20_addsub0001_9_CYSELF_16853,
      O => vga_sprite_rom_addr20_addsub0001_9_CYAND_16851
    );
  vga_sprite_rom_addr20_addsub0001_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X44Y37"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_9_CYMUXG2_16849,
      IB => vga_sprite_rom_addr20_addsub0001_9_FASTCARRY_16850,
      SEL => vga_sprite_rom_addr20_addsub0001_9_CYAND_16851,
      O => vga_sprite_rom_addr20_addsub0001_9_CYMUXFAST_16852
    );
  vga_sprite_rom_addr20_addsub0001_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y37"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_9_CY0G_16847,
      IB => vga_sprite_rom_addr20_addsub0001_9_CYMUXF2_16848,
      SEL => vga_sprite_rom_addr20_addsub0001_9_CYSELG_16839,
      O => vga_sprite_rom_addr20_addsub0001_9_CYMUXG2_16849
    );
  vga_sprite_rom_addr20_addsub0001_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X44Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000(10),
      O => vga_sprite_rom_addr20_addsub0001_9_CY0G_16847
    );
  vga_sprite_rom_addr20_addsub0001_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(10),
      O => vga_sprite_rom_addr20_addsub0001_9_CYSELG_16839
    );
  vga_sprite_rom_addr20_addsub0001_11_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X44Y38"
    )
    port map (
      O => vga_sprite_rom_addr20_addsub0001_11_LOGIC_ZERO_16886
    );
  vga_sprite_rom_addr20_addsub0001_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_11_XORF_16906,
      O => vga_sprite_rom_addr20_addsub0001(11)
    );
  vga_sprite_rom_addr20_addsub0001_11_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y38"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0001_11_CYINIT_16905,
      I1 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(11),
      O => vga_sprite_rom_addr20_addsub0001_11_XORF_16906
    );
  vga_sprite_rom_addr20_addsub0001_11_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y38"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_11_CY0F_16904,
      IB => vga_sprite_rom_addr20_addsub0001_11_CYINIT_16905,
      SEL => vga_sprite_rom_addr20_addsub0001_11_CYSELF_16892,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(11)
    );
  vga_sprite_rom_addr20_addsub0001_11_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y38"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_11_CY0F_16904,
      IB => vga_sprite_rom_addr20_addsub0001_11_CY0F_16904,
      SEL => vga_sprite_rom_addr20_addsub0001_11_CYSELF_16892,
      O => vga_sprite_rom_addr20_addsub0001_11_CYMUXF2_16887
    );
  vga_sprite_rom_addr20_addsub0001_11_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(10),
      O => vga_sprite_rom_addr20_addsub0001_11_CYINIT_16905
    );
  vga_sprite_rom_addr20_addsub0001_11_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0000(11),
      O => vga_sprite_rom_addr20_addsub0001_11_CY0F_16904
    );
  vga_sprite_rom_addr20_addsub0001_11_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(11),
      O => vga_sprite_rom_addr20_addsub0001_11_CYSELF_16892
    );
  vga_sprite_rom_addr20_addsub0001_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_11_XORG_16894,
      O => vga_sprite_rom_addr20_addsub0001(12)
    );
  vga_sprite_rom_addr20_addsub0001_11_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y38"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(11),
      I1 => vga_sprite_rom_addr20_addsub0001_11_G,
      O => vga_sprite_rom_addr20_addsub0001_11_XORG_16894
    );
  vga_sprite_rom_addr20_addsub0001_11_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X44Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_addsub0001_Madd_cy(10),
      O => vga_sprite_rom_addr20_addsub0001_11_FASTCARRY_16889
    );
  vga_sprite_rom_addr20_addsub0001_11_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X44Y38"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0001_11_CYSELG_16877,
      I1 => vga_sprite_rom_addr20_addsub0001_11_CYSELF_16892,
      O => vga_sprite_rom_addr20_addsub0001_11_CYAND_16890
    );
  vga_sprite_rom_addr20_addsub0001_11_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X44Y38"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_11_CYMUXG2_16888,
      IB => vga_sprite_rom_addr20_addsub0001_11_FASTCARRY_16889,
      SEL => vga_sprite_rom_addr20_addsub0001_11_CYAND_16890,
      O => vga_sprite_rom_addr20_addsub0001_11_CYMUXFAST_16891
    );
  vga_sprite_rom_addr20_addsub0001_11_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y38"
    )
    port map (
      IA => vga_sprite_rom_addr20_addsub0001_11_LOGIC_ZERO_16886,
      IB => vga_sprite_rom_addr20_addsub0001_11_CYMUXF2_16887,
      SEL => vga_sprite_rom_addr20_addsub0001_11_CYSELG_16877,
      O => vga_sprite_rom_addr20_addsub0001_11_CYMUXG2_16888
    );
  vga_sprite_rom_addr20_addsub0001_11_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_11_G,
      O => vga_sprite_rom_addr20_addsub0001_11_CYSELG_16877
    );
  vga_sprite_rom_addr20_addsub0001_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_13_XORF_16921,
      O => vga_sprite_rom_addr20_addsub0001(13)
    );
  vga_sprite_rom_addr20_addsub0001_13_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y39"
    )
    port map (
      I0 => vga_sprite_rom_addr20_addsub0001_13_CYINIT_16920,
      I1 => vga_sprite_rom_addr20_addsub0000_13_rt_16918,
      O => vga_sprite_rom_addr20_addsub0001_13_XORF_16921
    );
  vga_sprite_rom_addr20_addsub0001_13_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001_11_CYMUXFAST_16891,
      O => vga_sprite_rom_addr20_addsub0001_13_CYINIT_16920
    );
  U1_q_01_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y68"
    )
    port map (
      O => U1_q_01_LOGIC_ZERO_16943
    );
  U1_q_01_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X35Y68"
    )
    port map (
      O => U1_q_01_LOGIC_ONE_16967
    );
  U1_q_01_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_XORF_16968,
      O => U1_q_01_DXMUX_16970
    );
  U1_q_01_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y68"
    )
    port map (
      I0 => U1_q_01_CYINIT_16966,
      I1 => U1_Mcount_q_lut(0),
      O => U1_q_01_XORF_16968
    );
  U1_q_01_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y68"
    )
    port map (
      IA => U1_q_01_LOGIC_ONE_16967,
      IB => U1_q_01_CYINIT_16966,
      SEL => U1_q_01_CYSELF_16957,
      O => U1_Mcount_q_cy_0_Q
    );
  U1_q_01_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_BXINV_16955,
      O => U1_q_01_CYINIT_16966
    );
  U1_q_01_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_lut(0),
      O => U1_q_01_CYSELF_16957
    );
  U1_q_01_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U1_q_01_BXINV_16955
    );
  U1_q_01_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_XORG_16946,
      O => U1_q_01_DYMUX_16948
    );
  U1_q_01_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y68"
    )
    port map (
      I0 => U1_Mcount_q_cy_0_Q,
      I1 => U1_q_01_G,
      O => U1_q_01_XORG_16946
    );
  U1_q_01_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_CYMUXG_16945,
      O => U1_Mcount_q_cy_1_Q
    );
  U1_q_01_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X35Y68"
    )
    port map (
      IA => U1_q_01_LOGIC_ZERO_16943,
      IB => U1_Mcount_q_cy_0_Q,
      SEL => U1_q_01_CYSELG_16934,
      O => U1_q_01_CYMUXG_16945
    );
  U1_q_01_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_G,
      O => U1_q_01_CYSELG_16934
    );
  U1_q_01_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => U1_q_01_SRINV_16932
    );
  U1_q_01_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_01_CLKINV_16931
    );
  U1_q_2_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_SRINV_16986,
      O => U1_q_2_FFX_RST
    );
  U1_q_2 : X_FF
    generic map(
      LOC => "SLICE_X35Y69",
      INIT => '0'
    )
    port map (
      I => U1_q_2_DXMUX_17026,
      CE => VCC,
      CLK => U1_q_2_CLKINV_16985,
      SET => GND,
      RST => U1_q_2_FFX_RST,
      O => U1_q(2)
    );
  U1_q_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y69"
    )
    port map (
      O => U1_q_2_LOGIC_ZERO_16997
    );
  U1_q_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_XORF_17024,
      O => U1_q_2_DXMUX_17026
    );
  U1_q_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y69"
    )
    port map (
      I0 => U1_q_2_CYINIT_17023,
      I1 => U1_q_2_F,
      O => U1_q_2_XORF_17024
    );
  U1_q_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y69"
    )
    port map (
      IA => U1_q_2_LOGIC_ZERO_16997,
      IB => U1_q_2_CYINIT_17023,
      SEL => U1_q_2_CYSELF_17003,
      O => U1_Mcount_q_cy_2_Q
    );
  U1_q_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y69"
    )
    port map (
      IA => U1_q_2_LOGIC_ZERO_16997,
      IB => U1_q_2_LOGIC_ZERO_16997,
      SEL => U1_q_2_CYSELF_17003,
      O => U1_q_2_CYMUXF2_16998
    );
  U1_q_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_1_Q,
      O => U1_q_2_CYINIT_17023
    );
  U1_q_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_F,
      O => U1_q_2_CYSELF_17003
    );
  U1_q_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_XORG_17005,
      O => U1_q_2_DYMUX_17007
    );
  U1_q_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y69"
    )
    port map (
      I0 => U1_Mcount_q_cy_2_Q,
      I1 => U1_q_2_G,
      O => U1_q_2_XORG_17005
    );
  U1_q_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_CYMUXFAST_17002,
      O => U1_Mcount_q_cy_3_Q
    );
  U1_q_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_1_Q,
      O => U1_q_2_FASTCARRY_17000
    );
  U1_q_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y69"
    )
    port map (
      I0 => U1_q_2_CYSELG_16988,
      I1 => U1_q_2_CYSELF_17003,
      O => U1_q_2_CYAND_17001
    );
  U1_q_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y69"
    )
    port map (
      IA => U1_q_2_CYMUXG2_16999,
      IB => U1_q_2_FASTCARRY_17000,
      SEL => U1_q_2_CYAND_17001,
      O => U1_q_2_CYMUXFAST_17002
    );
  U1_q_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y69"
    )
    port map (
      IA => U1_q_2_LOGIC_ZERO_16997,
      IB => U1_q_2_CYMUXF2_16998,
      SEL => U1_q_2_CYSELG_16988,
      O => U1_q_2_CYMUXG2_16999
    );
  U1_q_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_G,
      O => U1_q_2_CYSELG_16988
    );
  U1_q_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => U1_q_2_SRINV_16986
    );
  U1_q_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_2_CLKINV_16985
    );
  U1_q_3 : X_FF
    generic map(
      LOC => "SLICE_X35Y69",
      INIT => '0'
    )
    port map (
      I => U1_q_2_DYMUX_17007,
      CE => VCC,
      CLK => U1_q_2_CLKINV_16985,
      SET => GND,
      RST => U1_q_2_SRINV_16986,
      O => U1_q(3)
    );
  U1_q_4_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_SRINV_17042,
      O => U1_q_4_FFY_RST
    );
  U1_q_5 : X_FF
    generic map(
      LOC => "SLICE_X35Y70",
      INIT => '0'
    )
    port map (
      I => U1_q_4_DYMUX_17063,
      CE => VCC,
      CLK => U1_q_4_CLKINV_17041,
      SET => GND,
      RST => U1_q_4_FFY_RST,
      O => U1_q(5)
    );
  U1_q_4_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_SRINV_17042,
      O => U1_q_4_FFX_RST
    );
  U1_q_4 : X_FF
    generic map(
      LOC => "SLICE_X35Y70",
      INIT => '0'
    )
    port map (
      I => U1_q_4_DXMUX_17082,
      CE => VCC,
      CLK => U1_q_4_CLKINV_17041,
      SET => GND,
      RST => U1_q_4_FFX_RST,
      O => U1_q(4)
    );
  U1_q_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y70"
    )
    port map (
      O => U1_q_4_LOGIC_ZERO_17053
    );
  U1_q_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_XORF_17080,
      O => U1_q_4_DXMUX_17082
    );
  U1_q_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y70"
    )
    port map (
      I0 => U1_q_4_CYINIT_17079,
      I1 => U1_q_4_F,
      O => U1_q_4_XORF_17080
    );
  U1_q_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y70"
    )
    port map (
      IA => U1_q_4_LOGIC_ZERO_17053,
      IB => U1_q_4_CYINIT_17079,
      SEL => U1_q_4_CYSELF_17059,
      O => U1_Mcount_q_cy_4_Q
    );
  U1_q_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y70"
    )
    port map (
      IA => U1_q_4_LOGIC_ZERO_17053,
      IB => U1_q_4_LOGIC_ZERO_17053,
      SEL => U1_q_4_CYSELF_17059,
      O => U1_q_4_CYMUXF2_17054
    );
  U1_q_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_3_Q,
      O => U1_q_4_CYINIT_17079
    );
  U1_q_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_F,
      O => U1_q_4_CYSELF_17059
    );
  U1_q_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_XORG_17061,
      O => U1_q_4_DYMUX_17063
    );
  U1_q_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y70"
    )
    port map (
      I0 => U1_Mcount_q_cy_4_Q,
      I1 => U1_q_4_G,
      O => U1_q_4_XORG_17061
    );
  U1_q_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_CYMUXFAST_17058,
      O => U1_Mcount_q_cy_5_Q
    );
  U1_q_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_3_Q,
      O => U1_q_4_FASTCARRY_17056
    );
  U1_q_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y70"
    )
    port map (
      I0 => U1_q_4_CYSELG_17044,
      I1 => U1_q_4_CYSELF_17059,
      O => U1_q_4_CYAND_17057
    );
  U1_q_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y70"
    )
    port map (
      IA => U1_q_4_CYMUXG2_17055,
      IB => U1_q_4_FASTCARRY_17056,
      SEL => U1_q_4_CYAND_17057,
      O => U1_q_4_CYMUXFAST_17058
    );
  U1_q_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y70"
    )
    port map (
      IA => U1_q_4_LOGIC_ZERO_17053,
      IB => U1_q_4_CYMUXF2_17054,
      SEL => U1_q_4_CYSELG_17044,
      O => U1_q_4_CYMUXG2_17055
    );
  U1_q_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_G,
      O => U1_q_4_CYSELG_17044
    );
  U1_q_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => U1_q_4_SRINV_17042
    );
  U1_q_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_4_CLKINV_17041
    );
  U1_q_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y71"
    )
    port map (
      O => U1_q_6_LOGIC_ZERO_17109
    );
  U1_q_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_XORF_17136,
      O => U1_q_6_DXMUX_17138
    );
  U1_q_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y71"
    )
    port map (
      I0 => U1_q_6_CYINIT_17135,
      I1 => U1_q_6_F,
      O => U1_q_6_XORF_17136
    );
  U1_q_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y71"
    )
    port map (
      IA => U1_q_6_LOGIC_ZERO_17109,
      IB => U1_q_6_CYINIT_17135,
      SEL => U1_q_6_CYSELF_17115,
      O => U1_Mcount_q_cy_6_Q
    );
  U1_q_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y71"
    )
    port map (
      IA => U1_q_6_LOGIC_ZERO_17109,
      IB => U1_q_6_LOGIC_ZERO_17109,
      SEL => U1_q_6_CYSELF_17115,
      O => U1_q_6_CYMUXF2_17110
    );
  U1_q_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_5_Q,
      O => U1_q_6_CYINIT_17135
    );
  U1_q_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_F,
      O => U1_q_6_CYSELF_17115
    );
  U1_q_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_XORG_17117,
      O => U1_q_6_DYMUX_17119
    );
  U1_q_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y71"
    )
    port map (
      I0 => U1_Mcount_q_cy_6_Q,
      I1 => U1_q_6_G,
      O => U1_q_6_XORG_17117
    );
  U1_q_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_CYMUXFAST_17114,
      O => U1_Mcount_q_cy_7_Q
    );
  U1_q_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_5_Q,
      O => U1_q_6_FASTCARRY_17112
    );
  U1_q_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y71"
    )
    port map (
      I0 => U1_q_6_CYSELG_17100,
      I1 => U1_q_6_CYSELF_17115,
      O => U1_q_6_CYAND_17113
    );
  U1_q_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y71"
    )
    port map (
      IA => U1_q_6_CYMUXG2_17111,
      IB => U1_q_6_FASTCARRY_17112,
      SEL => U1_q_6_CYAND_17113,
      O => U1_q_6_CYMUXFAST_17114
    );
  U1_q_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y71"
    )
    port map (
      IA => U1_q_6_LOGIC_ZERO_17109,
      IB => U1_q_6_CYMUXF2_17110,
      SEL => U1_q_6_CYSELG_17100,
      O => U1_q_6_CYMUXG2_17111
    );
  U1_q_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_G,
      O => U1_q_6_CYSELG_17100
    );
  U1_q_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => U1_q_6_SRINV_17098
    );
  U1_q_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_6_CLKINV_17097
    );
  U1_q_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y72"
    )
    port map (
      O => U1_q_8_LOGIC_ZERO_17165
    );
  U1_q_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_XORF_17192,
      O => U1_q_8_DXMUX_17194
    );
  U1_q_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y72"
    )
    port map (
      I0 => U1_q_8_CYINIT_17191,
      I1 => U1_q_8_F,
      O => U1_q_8_XORF_17192
    );
  U1_q_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y72"
    )
    port map (
      IA => U1_q_8_LOGIC_ZERO_17165,
      IB => U1_q_8_CYINIT_17191,
      SEL => U1_q_8_CYSELF_17171,
      O => U1_Mcount_q_cy_8_Q
    );
  U1_q_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y72"
    )
    port map (
      IA => U1_q_8_LOGIC_ZERO_17165,
      IB => U1_q_8_LOGIC_ZERO_17165,
      SEL => U1_q_8_CYSELF_17171,
      O => U1_q_8_CYMUXF2_17166
    );
  U1_q_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_7_Q,
      O => U1_q_8_CYINIT_17191
    );
  U1_q_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_F,
      O => U1_q_8_CYSELF_17171
    );
  U1_q_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_XORG_17173,
      O => U1_q_8_DYMUX_17175
    );
  U1_q_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y72"
    )
    port map (
      I0 => U1_Mcount_q_cy_8_Q,
      I1 => U1_q_8_G,
      O => U1_q_8_XORG_17173
    );
  U1_q_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_CYMUXFAST_17170,
      O => U1_Mcount_q_cy_9_Q
    );
  U1_q_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_7_Q,
      O => U1_q_8_FASTCARRY_17168
    );
  U1_q_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y72"
    )
    port map (
      I0 => U1_q_8_CYSELG_17156,
      I1 => U1_q_8_CYSELF_17171,
      O => U1_q_8_CYAND_17169
    );
  U1_q_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y72"
    )
    port map (
      IA => U1_q_8_CYMUXG2_17167,
      IB => U1_q_8_FASTCARRY_17168,
      SEL => U1_q_8_CYAND_17169,
      O => U1_q_8_CYMUXFAST_17170
    );
  U1_q_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y72"
    )
    port map (
      IA => U1_q_8_LOGIC_ZERO_17165,
      IB => U1_q_8_CYMUXF2_17166,
      SEL => U1_q_8_CYSELG_17156,
      O => U1_q_8_CYMUXG2_17167
    );
  U1_q_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_G,
      O => U1_q_8_CYSELG_17156
    );
  U1_q_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => U1_q_8_SRINV_17154
    );
  U1_q_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_8_CLKINV_17153
    );
  U1_q_10_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_SRINV_17210,
      O => U1_q_10_FFX_RST
    );
  U1_q_10 : X_FF
    generic map(
      LOC => "SLICE_X35Y73",
      INIT => '0'
    )
    port map (
      I => U1_q_10_DXMUX_17250,
      CE => VCC,
      CLK => U1_q_10_CLKINV_17209,
      SET => GND,
      RST => U1_q_10_FFX_RST,
      O => U1_q(10)
    );
  U1_q_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y73"
    )
    port map (
      O => U1_q_10_LOGIC_ZERO_17221
    );
  U1_q_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_XORF_17248,
      O => U1_q_10_DXMUX_17250
    );
  U1_q_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y73"
    )
    port map (
      I0 => U1_q_10_CYINIT_17247,
      I1 => U1_q_10_F,
      O => U1_q_10_XORF_17248
    );
  U1_q_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y73"
    )
    port map (
      IA => U1_q_10_LOGIC_ZERO_17221,
      IB => U1_q_10_CYINIT_17247,
      SEL => U1_q_10_CYSELF_17227,
      O => U1_Mcount_q_cy_10_Q
    );
  U1_q_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y73"
    )
    port map (
      IA => U1_q_10_LOGIC_ZERO_17221,
      IB => U1_q_10_LOGIC_ZERO_17221,
      SEL => U1_q_10_CYSELF_17227,
      O => U1_q_10_CYMUXF2_17222
    );
  U1_q_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_9_Q,
      O => U1_q_10_CYINIT_17247
    );
  U1_q_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_F,
      O => U1_q_10_CYSELF_17227
    );
  U1_q_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_XORG_17229,
      O => U1_q_10_DYMUX_17231
    );
  U1_q_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y73"
    )
    port map (
      I0 => U1_Mcount_q_cy_10_Q,
      I1 => U1_q_10_G,
      O => U1_q_10_XORG_17229
    );
  U1_q_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_CYMUXFAST_17226,
      O => U1_Mcount_q_cy_11_Q
    );
  U1_q_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_9_Q,
      O => U1_q_10_FASTCARRY_17224
    );
  U1_q_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y73"
    )
    port map (
      I0 => U1_q_10_CYSELG_17212,
      I1 => U1_q_10_CYSELF_17227,
      O => U1_q_10_CYAND_17225
    );
  U1_q_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y73"
    )
    port map (
      IA => U1_q_10_CYMUXG2_17223,
      IB => U1_q_10_FASTCARRY_17224,
      SEL => U1_q_10_CYAND_17225,
      O => U1_q_10_CYMUXFAST_17226
    );
  U1_q_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y73"
    )
    port map (
      IA => U1_q_10_LOGIC_ZERO_17221,
      IB => U1_q_10_CYMUXF2_17222,
      SEL => U1_q_10_CYSELG_17212,
      O => U1_q_10_CYMUXG2_17223
    );
  U1_q_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_G,
      O => U1_q_10_CYSELG_17212
    );
  U1_q_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => U1_q_10_SRINV_17210
    );
  U1_q_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_10_CLKINV_17209
    );
  U1_q_11 : X_FF
    generic map(
      LOC => "SLICE_X35Y73",
      INIT => '0'
    )
    port map (
      I => U1_q_10_DYMUX_17231,
      CE => VCC,
      CLK => U1_q_10_CLKINV_17209,
      SET => GND,
      RST => U1_q_10_SRINV_17210,
      O => U1_q(11)
    );
  U1_q_12_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X35Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_SRINV_17266,
      O => U1_q_12_FFY_RST
    );
  U1_q_13 : X_FF
    generic map(
      LOC => "SLICE_X35Y74",
      INIT => '0'
    )
    port map (
      I => U1_q_12_DYMUX_17287,
      CE => VCC,
      CLK => U1_q_12_CLKINV_17265,
      SET => GND,
      RST => U1_q_12_FFY_RST,
      O => U1_q(13)
    );
  U1_q_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y74"
    )
    port map (
      O => U1_q_12_LOGIC_ZERO_17277
    );
  U1_q_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_XORF_17304,
      O => U1_q_12_DXMUX_17306
    );
  U1_q_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y74"
    )
    port map (
      I0 => U1_q_12_CYINIT_17303,
      I1 => U1_q_12_F,
      O => U1_q_12_XORF_17304
    );
  U1_q_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y74"
    )
    port map (
      IA => U1_q_12_LOGIC_ZERO_17277,
      IB => U1_q_12_CYINIT_17303,
      SEL => U1_q_12_CYSELF_17283,
      O => U1_Mcount_q_cy_12_Q
    );
  U1_q_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y74"
    )
    port map (
      IA => U1_q_12_LOGIC_ZERO_17277,
      IB => U1_q_12_LOGIC_ZERO_17277,
      SEL => U1_q_12_CYSELF_17283,
      O => U1_q_12_CYMUXF2_17278
    );
  U1_q_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_11_Q,
      O => U1_q_12_CYINIT_17303
    );
  U1_q_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_F,
      O => U1_q_12_CYSELF_17283
    );
  U1_q_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_XORG_17285,
      O => U1_q_12_DYMUX_17287
    );
  U1_q_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y74"
    )
    port map (
      I0 => U1_Mcount_q_cy_12_Q,
      I1 => U1_q_12_G,
      O => U1_q_12_XORG_17285
    );
  U1_q_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_CYMUXFAST_17282,
      O => U1_Mcount_q_cy_13_Q
    );
  U1_q_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_11_Q,
      O => U1_q_12_FASTCARRY_17280
    );
  U1_q_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y74"
    )
    port map (
      I0 => U1_q_12_CYSELG_17268,
      I1 => U1_q_12_CYSELF_17283,
      O => U1_q_12_CYAND_17281
    );
  U1_q_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y74"
    )
    port map (
      IA => U1_q_12_CYMUXG2_17279,
      IB => U1_q_12_FASTCARRY_17280,
      SEL => U1_q_12_CYAND_17281,
      O => U1_q_12_CYMUXFAST_17282
    );
  U1_q_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y74"
    )
    port map (
      IA => U1_q_12_LOGIC_ZERO_17277,
      IB => U1_q_12_CYMUXF2_17278,
      SEL => U1_q_12_CYSELG_17268,
      O => U1_q_12_CYMUXG2_17279
    );
  U1_q_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_G,
      O => U1_q_12_CYSELG_17268
    );
  U1_q_12_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => U1_q_12_SRINV_17266
    );
  U1_q_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_12_CLKINV_17265
    );
  U1_q_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y75"
    )
    port map (
      O => U1_q_14_LOGIC_ZERO_17333
    );
  U1_q_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_XORF_17360,
      O => U1_q_14_DXMUX_17362
    );
  U1_q_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y75"
    )
    port map (
      I0 => U1_q_14_CYINIT_17359,
      I1 => U1_q_14_F,
      O => U1_q_14_XORF_17360
    );
  U1_q_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y75"
    )
    port map (
      IA => U1_q_14_LOGIC_ZERO_17333,
      IB => U1_q_14_CYINIT_17359,
      SEL => U1_q_14_CYSELF_17339,
      O => U1_Mcount_q_cy_14_Q
    );
  U1_q_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y75"
    )
    port map (
      IA => U1_q_14_LOGIC_ZERO_17333,
      IB => U1_q_14_LOGIC_ZERO_17333,
      SEL => U1_q_14_CYSELF_17339,
      O => U1_q_14_CYMUXF2_17334
    );
  U1_q_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_13_Q,
      O => U1_q_14_CYINIT_17359
    );
  U1_q_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_F,
      O => U1_q_14_CYSELF_17339
    );
  U1_q_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_XORG_17341,
      O => U1_q_14_DYMUX_17343
    );
  U1_q_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y75"
    )
    port map (
      I0 => U1_Mcount_q_cy_14_Q,
      I1 => U1_q_14_G,
      O => U1_q_14_XORG_17341
    );
  U1_q_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_13_Q,
      O => U1_q_14_FASTCARRY_17336
    );
  U1_q_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y75"
    )
    port map (
      I0 => U1_q_14_CYSELG_17324,
      I1 => U1_q_14_CYSELF_17339,
      O => U1_q_14_CYAND_17337
    );
  U1_q_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y75"
    )
    port map (
      IA => U1_q_14_CYMUXG2_17335,
      IB => U1_q_14_FASTCARRY_17336,
      SEL => U1_q_14_CYAND_17337,
      O => U1_q_14_CYMUXFAST_17338
    );
  U1_q_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y75"
    )
    port map (
      IA => U1_q_14_LOGIC_ZERO_17333,
      IB => U1_q_14_CYMUXF2_17334,
      SEL => U1_q_14_CYSELG_17324,
      O => U1_q_14_CYMUXG2_17335
    );
  U1_q_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_G,
      O => U1_q_14_CYSELG_17324
    );
  U1_q_14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => U1_q_14_SRINV_17322
    );
  U1_q_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_14_CLKINV_17321
    );
  U1_q_16_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y76"
    )
    port map (
      O => U1_q_16_LOGIC_ZERO_17408
    );
  U1_q_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_16_XORF_17409,
      O => U1_q_16_DXMUX_17411
    );
  U1_q_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y76"
    )
    port map (
      I0 => U1_q_16_CYINIT_17407,
      I1 => U1_q_16_F,
      O => U1_q_16_XORF_17409
    );
  U1_q_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y76"
    )
    port map (
      IA => U1_q_16_LOGIC_ZERO_17408,
      IB => U1_q_16_CYINIT_17407,
      SEL => U1_q_16_CYSELF_17398,
      O => U1_Mcount_q_cy_16_Q
    );
  U1_q_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_CYMUXFAST_17338,
      O => U1_q_16_CYINIT_17407
    );
  U1_q_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_16_F,
      O => U1_q_16_CYSELF_17398
    );
  U1_q_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_16_XORG_17388,
      O => U1_q_16_DYMUX_17390
    );
  U1_q_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y76"
    )
    port map (
      I0 => U1_Mcount_q_cy_16_Q,
      I1 => U1_q_171_rt_17385,
      O => U1_q_16_XORG_17388
    );
  U1_q_16_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => U1_q_16_SRINV_17377
    );
  U1_q_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_16_CLKINV_17376
    );
  b_Madd_add0004_add0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y44"
    )
    port map (
      IA => b_Madd_add0004_add0000_cy_1_CY0F_17446,
      IB => b_Madd_add0004_add0000_cy_1_CYINIT_17447,
      SEL => b_Madd_add0004_add0000_cy_1_CYSELF_17438,
      O => b_Madd_add0004_add0000_cy_0_Q
    );
  b_Madd_add0004_add0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_cy_1_BXINV_17436,
      O => b_Madd_add0004_add0000_cy_1_CYINIT_17447
    );
  b_Madd_add0004_add0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(0),
      O => b_Madd_add0004_add0000_cy_1_CY0F_17446
    );
  b_Madd_add0004_add0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(0),
      O => b_Madd_add0004_add0000_cy_1_CYSELF_17438
    );
  b_Madd_add0004_add0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_Madd_add0004_add0000_cy_1_BXINV_17436
    );
  b_Madd_add0004_add0000_cy_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_cy_1_CYMUXG_17435,
      O => b_Madd_add0004_add0000_cy_1_Q
    );
  b_Madd_add0004_add0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X31Y44"
    )
    port map (
      IA => b_Madd_add0004_add0000_cy_1_CY0G_17433,
      IB => b_Madd_add0004_add0000_cy_0_Q,
      SEL => b_Madd_add0004_add0000_cy_1_CYSELG_17425,
      O => b_Madd_add0004_add0000_cy_1_CYMUXG_17435
    );
  b_Madd_add0004_add0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(1),
      O => b_Madd_add0004_add0000_cy_1_CY0G_17433
    );
  b_Madd_add0004_add0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(1),
      O => b_Madd_add0004_add0000_cy_1_CYSELG_17425
    );
  b_Madd_add0004_add0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X31Y45"
    )
    port map (
      ADR0 => b_cmonav(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvmona(2),
      O => b_Madd_add0004_add0000_lut(2)
    );
  b_add0004_add0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_2_XORF_17485,
      O => b_add0004_add0000(2)
    );
  b_add0004_add0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y45"
    )
    port map (
      I0 => b_add0004_add0000_2_CYINIT_17484,
      I1 => b_Madd_add0004_add0000_lut(2),
      O => b_add0004_add0000_2_XORF_17485
    );
  b_add0004_add0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y45"
    )
    port map (
      IA => b_add0004_add0000_2_CY0F_17483,
      IB => b_add0004_add0000_2_CYINIT_17484,
      SEL => b_add0004_add0000_2_CYSELF_17471,
      O => b_Madd_add0004_add0000_cy_2_Q
    );
  b_add0004_add0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y45"
    )
    port map (
      IA => b_add0004_add0000_2_CY0F_17483,
      IB => b_add0004_add0000_2_CY0F_17483,
      SEL => b_add0004_add0000_2_CYSELF_17471,
      O => b_add0004_add0000_2_CYMUXF2_17466
    );
  b_add0004_add0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_cy_1_Q,
      O => b_add0004_add0000_2_CYINIT_17484
    );
  b_add0004_add0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(2),
      O => b_add0004_add0000_2_CY0F_17483
    );
  b_add0004_add0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(2),
      O => b_add0004_add0000_2_CYSELF_17471
    );
  b_add0004_add0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_2_XORG_17473,
      O => b_add0004_add0000(3)
    );
  b_add0004_add0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y45"
    )
    port map (
      I0 => b_Madd_add0004_add0000_cy_2_Q,
      I1 => b_Madd_add0004_add0000_lut(3),
      O => b_add0004_add0000_2_XORG_17473
    );
  b_add0004_add0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_2_CYMUXFAST_17470,
      O => b_Madd_add0004_add0000_cy_3_Q
    );
  b_add0004_add0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_cy_1_Q,
      O => b_add0004_add0000_2_FASTCARRY_17468
    );
  b_add0004_add0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y45"
    )
    port map (
      I0 => b_add0004_add0000_2_CYSELG_17457,
      I1 => b_add0004_add0000_2_CYSELF_17471,
      O => b_add0004_add0000_2_CYAND_17469
    );
  b_add0004_add0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y45"
    )
    port map (
      IA => b_add0004_add0000_2_CYMUXG2_17467,
      IB => b_add0004_add0000_2_FASTCARRY_17468,
      SEL => b_add0004_add0000_2_CYAND_17469,
      O => b_add0004_add0000_2_CYMUXFAST_17470
    );
  b_add0004_add0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y45"
    )
    port map (
      IA => b_add0004_add0000_2_CY0G_17465,
      IB => b_add0004_add0000_2_CYMUXF2_17466,
      SEL => b_add0004_add0000_2_CYSELG_17457,
      O => b_add0004_add0000_2_CYMUXG2_17467
    );
  b_add0004_add0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(3),
      O => b_add0004_add0000_2_CY0G_17465
    );
  b_add0004_add0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(3),
      O => b_add0004_add0000_2_CYSELG_17457
    );
  b_Madd_add0004_add0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X31Y45"
    )
    port map (
      ADR0 => b_cmonav(3),
      ADR1 => VCC,
      ADR2 => b_dcvmona(3),
      ADR3 => VCC,
      O => b_Madd_add0004_add0000_lut(3)
    );
  b_add0004_add0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_4_XORF_17524,
      O => b_add0004_add0000(4)
    );
  b_add0004_add0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y46"
    )
    port map (
      I0 => b_add0004_add0000_4_CYINIT_17523,
      I1 => b_Madd_add0004_add0000_lut(4),
      O => b_add0004_add0000_4_XORF_17524
    );
  b_add0004_add0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y46"
    )
    port map (
      IA => b_add0004_add0000_4_CY0F_17522,
      IB => b_add0004_add0000_4_CYINIT_17523,
      SEL => b_add0004_add0000_4_CYSELF_17510,
      O => b_Madd_add0004_add0000_cy_4_Q
    );
  b_add0004_add0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y46"
    )
    port map (
      IA => b_add0004_add0000_4_CY0F_17522,
      IB => b_add0004_add0000_4_CY0F_17522,
      SEL => b_add0004_add0000_4_CYSELF_17510,
      O => b_add0004_add0000_4_CYMUXF2_17505
    );
  b_add0004_add0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_cy_3_Q,
      O => b_add0004_add0000_4_CYINIT_17523
    );
  b_add0004_add0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(4),
      O => b_add0004_add0000_4_CY0F_17522
    );
  b_add0004_add0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(4),
      O => b_add0004_add0000_4_CYSELF_17510
    );
  b_add0004_add0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_4_XORG_17512,
      O => b_add0004_add0000(5)
    );
  b_add0004_add0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y46"
    )
    port map (
      I0 => b_Madd_add0004_add0000_cy_4_Q,
      I1 => b_Madd_add0004_add0000_lut(5),
      O => b_add0004_add0000_4_XORG_17512
    );
  b_add0004_add0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_4_CYMUXFAST_17509,
      O => b_Madd_add0004_add0000_cy_5_Q
    );
  b_add0004_add0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_cy_3_Q,
      O => b_add0004_add0000_4_FASTCARRY_17507
    );
  b_add0004_add0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y46"
    )
    port map (
      I0 => b_add0004_add0000_4_CYSELG_17496,
      I1 => b_add0004_add0000_4_CYSELF_17510,
      O => b_add0004_add0000_4_CYAND_17508
    );
  b_add0004_add0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y46"
    )
    port map (
      IA => b_add0004_add0000_4_CYMUXG2_17506,
      IB => b_add0004_add0000_4_FASTCARRY_17507,
      SEL => b_add0004_add0000_4_CYAND_17508,
      O => b_add0004_add0000_4_CYMUXFAST_17509
    );
  b_add0004_add0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y46"
    )
    port map (
      IA => b_add0004_add0000_4_CY0G_17504,
      IB => b_add0004_add0000_4_CYMUXF2_17505,
      SEL => b_add0004_add0000_4_CYSELG_17496,
      O => b_add0004_add0000_4_CYMUXG2_17506
    );
  b_add0004_add0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(5),
      O => b_add0004_add0000_4_CY0G_17504
    );
  b_add0004_add0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(5),
      O => b_add0004_add0000_4_CYSELG_17496
    );
  b_Madd_add0004_add0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X31Y46"
    )
    port map (
      ADR0 => b_cmonav(5),
      ADR1 => VCC,
      ADR2 => b_dcvmona(5),
      ADR3 => VCC,
      O => b_Madd_add0004_add0000_lut(5)
    );
  b_add0004_add0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_6_XORF_17563,
      O => b_add0004_add0000(6)
    );
  b_add0004_add0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y47"
    )
    port map (
      I0 => b_add0004_add0000_6_CYINIT_17562,
      I1 => b_Madd_add0004_add0000_lut(6),
      O => b_add0004_add0000_6_XORF_17563
    );
  b_add0004_add0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y47"
    )
    port map (
      IA => b_add0004_add0000_6_CY0F_17561,
      IB => b_add0004_add0000_6_CYINIT_17562,
      SEL => b_add0004_add0000_6_CYSELF_17549,
      O => b_Madd_add0004_add0000_cy_6_Q
    );
  b_add0004_add0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y47"
    )
    port map (
      IA => b_add0004_add0000_6_CY0F_17561,
      IB => b_add0004_add0000_6_CY0F_17561,
      SEL => b_add0004_add0000_6_CYSELF_17549,
      O => b_add0004_add0000_6_CYMUXF2_17544
    );
  b_add0004_add0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_cy_5_Q,
      O => b_add0004_add0000_6_CYINIT_17562
    );
  b_add0004_add0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(6),
      O => b_add0004_add0000_6_CY0F_17561
    );
  b_add0004_add0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(6),
      O => b_add0004_add0000_6_CYSELF_17549
    );
  b_add0004_add0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_6_XORG_17551,
      O => b_add0004_add0000(7)
    );
  b_add0004_add0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y47"
    )
    port map (
      I0 => b_Madd_add0004_add0000_cy_6_Q,
      I1 => b_Madd_add0004_add0000_lut(7),
      O => b_add0004_add0000_6_XORG_17551
    );
  b_add0004_add0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_cy_5_Q,
      O => b_add0004_add0000_6_FASTCARRY_17546
    );
  b_add0004_add0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y47"
    )
    port map (
      I0 => b_add0004_add0000_6_CYSELG_17535,
      I1 => b_add0004_add0000_6_CYSELF_17549,
      O => b_add0004_add0000_6_CYAND_17547
    );
  b_add0004_add0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y47"
    )
    port map (
      IA => b_add0004_add0000_6_CYMUXG2_17545,
      IB => b_add0004_add0000_6_FASTCARRY_17546,
      SEL => b_add0004_add0000_6_CYAND_17547,
      O => b_add0004_add0000_6_CYMUXFAST_17548
    );
  b_add0004_add0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y47"
    )
    port map (
      IA => b_add0004_add0000_6_CY0G_17543,
      IB => b_add0004_add0000_6_CYMUXF2_17544,
      SEL => b_add0004_add0000_6_CYSELG_17535,
      O => b_add0004_add0000_6_CYMUXG2_17545
    );
  b_add0004_add0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(7),
      O => b_add0004_add0000_6_CY0G_17543
    );
  b_add0004_add0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(7),
      O => b_add0004_add0000_6_CYSELG_17535
    );
  b_add0004_add0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_8_XORF_17594,
      O => b_add0004_add0000(8)
    );
  b_add0004_add0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y48"
    )
    port map (
      I0 => b_add0004_add0000_8_CYINIT_17593,
      I1 => b_Madd_add0004_add0000_lut(8),
      O => b_add0004_add0000_8_XORF_17594
    );
  b_add0004_add0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y48"
    )
    port map (
      IA => b_add0004_add0000_8_CY0F_17592,
      IB => b_add0004_add0000_8_CYINIT_17593,
      SEL => b_add0004_add0000_8_CYSELF_17584,
      O => b_Madd_add0004_add0000_cy_8_Q
    );
  b_add0004_add0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_6_CYMUXFAST_17548,
      O => b_add0004_add0000_8_CYINIT_17593
    );
  b_add0004_add0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(8),
      O => b_add0004_add0000_8_CY0F_17592
    );
  b_add0004_add0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0004_add0000_lut(8),
      O => b_add0004_add0000_8_CYSELF_17584
    );
  b_add0004_add0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0004_add0000_8_XORG_17581,
      O => b_add0004_add0000(9)
    );
  b_add0004_add0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y48"
    )
    port map (
      I0 => b_Madd_add0004_add0000_cy_8_Q,
      I1 => b_Maccum_cmonav_lut(9),
      O => b_add0004_add0000_8_XORG_17581
    );
  b_rreyv_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_0_XORF_17644,
      O => b_rreyv_0_DXMUX_17646
    );
  b_rreyv_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y50"
    )
    port map (
      I0 => b_rreyv_0_CYINIT_17643,
      I1 => b_Maccum_rreyv_lut(0),
      O => b_rreyv_0_XORF_17644
    );
  b_rreyv_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y50"
    )
    port map (
      IA => b_rreyv_0_CY0F_17642,
      IB => b_rreyv_0_CYINIT_17643,
      SEL => b_rreyv_0_CYSELF_17634,
      O => b_Maccum_rreyv_cy_0_Q
    );
  b_rreyv_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_0_BXINV_17632,
      O => b_rreyv_0_CYINIT_17643
    );
  b_rreyv_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(0),
      O => b_rreyv_0_CY0F_17642
    );
  b_rreyv_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(0),
      O => b_rreyv_0_CYSELF_17634
    );
  b_rreyv_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_rreyv_0_BXINV_17632
    );
  b_rreyv_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_0_XORG_17622,
      O => b_rreyv_0_DYMUX_17624
    );
  b_rreyv_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y50"
    )
    port map (
      I0 => b_Maccum_rreyv_cy_0_Q,
      I1 => b_Maccum_rreyv_lut(1),
      O => b_rreyv_0_XORG_17622
    );
  b_rreyv_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_0_CYMUXG_17621,
      O => b_Maccum_rreyv_cy_1_Q
    );
  b_rreyv_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X39Y50"
    )
    port map (
      IA => b_rreyv_0_CY0G_17619,
      IB => b_Maccum_rreyv_cy_0_Q,
      SEL => b_rreyv_0_CYSELG_17611,
      O => b_rreyv_0_CYMUXG_17621
    );
  b_rreyv_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(1),
      O => b_rreyv_0_CY0G_17619
    );
  b_rreyv_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(1),
      O => b_rreyv_0_CYSELG_17611
    );
  b_rreyv_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_rreyv_0_SRINV_17609
    );
  b_rreyv_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rreyv_0_CLKINV_17608
    );
  b_rreyv_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rreyv_0_CEINV_17607
    );
  b_rreyv_3 : X_FF
    generic map(
      LOC => "SLICE_X39Y51",
      INIT => '1'
    )
    port map (
      I => b_rreyv_2_DYMUX_17687,
      CE => b_rreyv_2_CEINV_17665,
      CLK => b_rreyv_2_CLKINV_17666,
      SET => b_rreyv_2_SRINV_17667,
      RST => GND,
      O => b_rreyv(3)
    );
  b_Maccum_rreyv_lut_2_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X39Y51"
    )
    port map (
      ADR0 => b_rreyv(2),
      ADR1 => VCC,
      ADR2 => b_drvrey(2),
      ADR3 => VCC,
      O => b_Maccum_rreyv_lut(2)
    );
  b_rreyv_2 : X_FF
    generic map(
      LOC => "SLICE_X39Y51",
      INIT => '1'
    )
    port map (
      I => b_rreyv_2_DXMUX_17706,
      CE => b_rreyv_2_CEINV_17665,
      CLK => b_rreyv_2_CLKINV_17666,
      SET => b_rreyv_2_SRINV_17667,
      RST => GND,
      O => b_rreyv(2)
    );
  b_rreyv_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_2_XORF_17704,
      O => b_rreyv_2_DXMUX_17706
    );
  b_rreyv_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y51"
    )
    port map (
      I0 => b_rreyv_2_CYINIT_17703,
      I1 => b_Maccum_rreyv_lut(2),
      O => b_rreyv_2_XORF_17704
    );
  b_rreyv_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y51"
    )
    port map (
      IA => b_rreyv_2_CY0F_17702,
      IB => b_rreyv_2_CYINIT_17703,
      SEL => b_rreyv_2_CYSELF_17683,
      O => b_Maccum_rreyv_cy_2_Q
    );
  b_rreyv_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y51"
    )
    port map (
      IA => b_rreyv_2_CY0F_17702,
      IB => b_rreyv_2_CY0F_17702,
      SEL => b_rreyv_2_CYSELF_17683,
      O => b_rreyv_2_CYMUXF2_17678
    );
  b_rreyv_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_cy_1_Q,
      O => b_rreyv_2_CYINIT_17703
    );
  b_rreyv_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(2),
      O => b_rreyv_2_CY0F_17702
    );
  b_rreyv_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(2),
      O => b_rreyv_2_CYSELF_17683
    );
  b_rreyv_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_2_XORG_17685,
      O => b_rreyv_2_DYMUX_17687
    );
  b_rreyv_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y51"
    )
    port map (
      I0 => b_Maccum_rreyv_cy_2_Q,
      I1 => b_Maccum_rreyv_lut(3),
      O => b_rreyv_2_XORG_17685
    );
  b_rreyv_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_2_CYMUXFAST_17682,
      O => b_Maccum_rreyv_cy_3_Q
    );
  b_rreyv_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_cy_1_Q,
      O => b_rreyv_2_FASTCARRY_17680
    );
  b_rreyv_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y51"
    )
    port map (
      I0 => b_rreyv_2_CYSELG_17669,
      I1 => b_rreyv_2_CYSELF_17683,
      O => b_rreyv_2_CYAND_17681
    );
  b_rreyv_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y51"
    )
    port map (
      IA => b_rreyv_2_CYMUXG2_17679,
      IB => b_rreyv_2_FASTCARRY_17680,
      SEL => b_rreyv_2_CYAND_17681,
      O => b_rreyv_2_CYMUXFAST_17682
    );
  b_rreyv_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y51"
    )
    port map (
      IA => b_rreyv_2_CY0G_17677,
      IB => b_rreyv_2_CYMUXF2_17678,
      SEL => b_rreyv_2_CYSELG_17669,
      O => b_rreyv_2_CYMUXG2_17679
    );
  b_rreyv_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(3),
      O => b_rreyv_2_CY0G_17677
    );
  b_rreyv_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(3),
      O => b_rreyv_2_CYSELG_17669
    );
  b_rreyv_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_rreyv_2_SRINV_17667
    );
  b_rreyv_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rreyv_2_CLKINV_17666
    );
  b_rreyv_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rreyv_2_CEINV_17665
    );
  b_rreyv_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_4_XORF_17764,
      O => b_rreyv_4_DXMUX_17766
    );
  b_rreyv_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y52"
    )
    port map (
      I0 => b_rreyv_4_CYINIT_17763,
      I1 => b_Maccum_rreyv_lut(4),
      O => b_rreyv_4_XORF_17764
    );
  b_rreyv_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y52"
    )
    port map (
      IA => b_rreyv_4_CY0F_17762,
      IB => b_rreyv_4_CYINIT_17763,
      SEL => b_rreyv_4_CYSELF_17742,
      O => b_Maccum_rreyv_cy_4_Q
    );
  b_rreyv_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y52"
    )
    port map (
      IA => b_rreyv_4_CY0F_17762,
      IB => b_rreyv_4_CY0F_17762,
      SEL => b_rreyv_4_CYSELF_17742,
      O => b_rreyv_4_CYMUXF2_17737
    );
  b_rreyv_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_cy_3_Q,
      O => b_rreyv_4_CYINIT_17763
    );
  b_rreyv_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(4),
      O => b_rreyv_4_CY0F_17762
    );
  b_rreyv_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(4),
      O => b_rreyv_4_CYSELF_17742
    );
  b_rreyv_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_4_XORG_17744,
      O => b_rreyv_4_DYMUX_17746
    );
  b_rreyv_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y52"
    )
    port map (
      I0 => b_Maccum_rreyv_cy_4_Q,
      I1 => b_Maccum_rreyv_lut(5),
      O => b_rreyv_4_XORG_17744
    );
  b_rreyv_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_4_CYMUXFAST_17741,
      O => b_Maccum_rreyv_cy_5_Q
    );
  b_rreyv_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_cy_3_Q,
      O => b_rreyv_4_FASTCARRY_17739
    );
  b_rreyv_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y52"
    )
    port map (
      I0 => b_rreyv_4_CYSELG_17728,
      I1 => b_rreyv_4_CYSELF_17742,
      O => b_rreyv_4_CYAND_17740
    );
  b_rreyv_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y52"
    )
    port map (
      IA => b_rreyv_4_CYMUXG2_17738,
      IB => b_rreyv_4_FASTCARRY_17739,
      SEL => b_rreyv_4_CYAND_17740,
      O => b_rreyv_4_CYMUXFAST_17741
    );
  b_rreyv_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y52"
    )
    port map (
      IA => b_rreyv_4_CY0G_17736,
      IB => b_rreyv_4_CYMUXF2_17737,
      SEL => b_rreyv_4_CYSELG_17728,
      O => b_rreyv_4_CYMUXG2_17738
    );
  b_rreyv_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(5),
      O => b_rreyv_4_CY0G_17736
    );
  b_rreyv_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(5),
      O => b_rreyv_4_CYSELG_17728
    );
  b_rreyv_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_rreyv_4_SRINV_17726
    );
  b_rreyv_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rreyv_4_CLKINV_17725
    );
  b_rreyv_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rreyv_4_CEINV_17724
    );
  b_rreyv_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_6_XORF_17824,
      O => b_rreyv_6_DXMUX_17826
    );
  b_rreyv_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y53"
    )
    port map (
      I0 => b_rreyv_6_CYINIT_17823,
      I1 => b_Maccum_rreyv_lut(6),
      O => b_rreyv_6_XORF_17824
    );
  b_rreyv_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y53"
    )
    port map (
      IA => b_rreyv_6_CY0F_17822,
      IB => b_rreyv_6_CYINIT_17823,
      SEL => b_rreyv_6_CYSELF_17803,
      O => b_Maccum_rreyv_cy_6_Q
    );
  b_rreyv_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y53"
    )
    port map (
      IA => b_rreyv_6_CY0F_17822,
      IB => b_rreyv_6_CY0F_17822,
      SEL => b_rreyv_6_CYSELF_17803,
      O => b_rreyv_6_CYMUXF2_17798
    );
  b_rreyv_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_cy_5_Q,
      O => b_rreyv_6_CYINIT_17823
    );
  b_rreyv_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(6),
      O => b_rreyv_6_CY0F_17822
    );
  b_rreyv_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(6),
      O => b_rreyv_6_CYSELF_17803
    );
  b_rreyv_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_6_XORG_17805,
      O => b_rreyv_6_DYMUX_17807
    );
  b_rreyv_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y53"
    )
    port map (
      I0 => b_Maccum_rreyv_cy_6_Q,
      I1 => b_Maccum_rreyv_lut(7),
      O => b_rreyv_6_XORG_17805
    );
  b_rreyv_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X39Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_cy_5_Q,
      O => b_rreyv_6_FASTCARRY_17800
    );
  b_rreyv_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X39Y53"
    )
    port map (
      I0 => b_rreyv_6_CYSELG_17789,
      I1 => b_rreyv_6_CYSELF_17803,
      O => b_rreyv_6_CYAND_17801
    );
  b_rreyv_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X39Y53"
    )
    port map (
      IA => b_rreyv_6_CYMUXG2_17799,
      IB => b_rreyv_6_FASTCARRY_17800,
      SEL => b_rreyv_6_CYAND_17801,
      O => b_rreyv_6_CYMUXFAST_17802
    );
  b_rreyv_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X39Y53"
    )
    port map (
      IA => b_rreyv_6_CY0G_17797,
      IB => b_rreyv_6_CYMUXF2_17798,
      SEL => b_rreyv_6_CYSELG_17789,
      O => b_rreyv_6_CYMUXG2_17799
    );
  b_rreyv_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X39Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(7),
      O => b_rreyv_6_CY0G_17797
    );
  b_rreyv_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X39Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(7),
      O => b_rreyv_6_CYSELG_17789
    );
  b_rreyv_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_rreyv_6_SRINV_17787
    );
  b_rreyv_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rreyv_6_CLKINV_17786
    );
  b_rreyv_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rreyv_6_CEINV_17785
    );
  b_rreyv_8_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X39Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_8_SRINV_17846,
      O => b_rreyv_8_FFX_RST
    );
  b_rreyv_8 : X_FF
    generic map(
      LOC => "SLICE_X39Y54",
      INIT => '0'
    )
    port map (
      I => b_rreyv_8_DXMUX_17879,
      CE => b_rreyv_8_CEINV_17844,
      CLK => b_rreyv_8_CLKINV_17845,
      SET => GND,
      RST => b_rreyv_8_FFX_RST,
      O => b_rreyv(8)
    );
  b_rreyv_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_8_XORF_17877,
      O => b_rreyv_8_DXMUX_17879
    );
  b_rreyv_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X39Y54"
    )
    port map (
      I0 => b_rreyv_8_CYINIT_17876,
      I1 => b_Maccum_rreyv_lut(8),
      O => b_rreyv_8_XORF_17877
    );
  b_rreyv_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X39Y54"
    )
    port map (
      IA => b_rreyv_8_CY0F_17875,
      IB => b_rreyv_8_CYINIT_17876,
      SEL => b_rreyv_8_CYSELF_17867,
      O => b_Maccum_rreyv_cy_8_Q
    );
  b_rreyv_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X39Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_6_CYMUXFAST_17802,
      O => b_rreyv_8_CYINIT_17876
    );
  b_rreyv_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X39Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(8),
      O => b_rreyv_8_CY0F_17875
    );
  b_rreyv_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X39Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rreyv_lut(8),
      O => b_rreyv_8_CYSELF_17867
    );
  b_rreyv_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv_8_XORG_17856,
      O => b_rreyv_8_DYMUX_17858
    );
  b_rreyv_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X39Y54"
    )
    port map (
      I0 => b_Maccum_rreyv_cy_8_Q,
      I1 => b_Maccum_rreyv_lut_9_1_17853,
      O => b_rreyv_8_XORG_17856
    );
  b_rreyv_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_rreyv_8_SRINV_17846
    );
  b_rreyv_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rreyv_8_CLKINV_17845
    );
  b_rreyv_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rreyv_8_CEINV_17844
    );
  vga_sprite_Madd_rom_addr20_add0000_Madd_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y32"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(0),
      ADR1 => vga_sprite_xpixSkye(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(2)
    );
  romSkye_addr14_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_2_XORF_17921,
      O => romSkye_addr14(2)
    );
  romSkye_addr14_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y32"
    )
    port map (
      I0 => romSkye_addr14_2_CYINIT_17920,
      I1 => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(2),
      O => romSkye_addr14_2_XORF_17921
    );
  romSkye_addr14_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y32"
    )
    port map (
      IA => romSkye_addr14_2_CY0F_17919,
      IB => romSkye_addr14_2_CYINIT_17920,
      SEL => romSkye_addr14_2_CYSELF_17911,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_2_Q
    );
  romSkye_addr14_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_2_BXINV_17909,
      O => romSkye_addr14_2_CYINIT_17920
    );
  romSkye_addr14_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(0),
      O => romSkye_addr14_2_CY0F_17919
    );
  romSkye_addr14_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(2),
      O => romSkye_addr14_2_CYSELF_17911
    );
  romSkye_addr14_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => romSkye_addr14_2_BXINV_17909
    );
  romSkye_addr14_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_2_XORG_17907,
      O => romSkye_addr14(3)
    );
  romSkye_addr14_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y32"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_2_Q,
      I1 => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(3),
      O => romSkye_addr14_2_XORG_17907
    );
  romSkye_addr14_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_2_CYMUXG_17906,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_3_Q
    );
  romSkye_addr14_2_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X45Y32"
    )
    port map (
      IA => romSkye_addr14_2_CY0G_17904,
      IB => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_2_Q,
      SEL => romSkye_addr14_2_CYSELG_17896,
      O => romSkye_addr14_2_CYMUXG_17906
    );
  romSkye_addr14_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(1),
      O => romSkye_addr14_2_CY0G_17904
    );
  romSkye_addr14_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(3),
      O => romSkye_addr14_2_CYSELG_17896
    );
  vga_sprite_Madd_rom_addr20_add0000_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X45Y32"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(1),
      ADR1 => VCC,
      ADR2 => vga_sprite_xpixSkye(3),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(3)
    );
  romSkye_addr14_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_4_XORF_17960,
      O => romSkye_addr14(4)
    );
  romSkye_addr14_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y33"
    )
    port map (
      I0 => romSkye_addr14_4_CYINIT_17959,
      I1 => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(4),
      O => romSkye_addr14_4_XORF_17960
    );
  romSkye_addr14_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y33"
    )
    port map (
      IA => romSkye_addr14_4_CY0F_17958,
      IB => romSkye_addr14_4_CYINIT_17959,
      SEL => romSkye_addr14_4_CYSELF_17946,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_4_Q
    );
  romSkye_addr14_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y33"
    )
    port map (
      IA => romSkye_addr14_4_CY0F_17958,
      IB => romSkye_addr14_4_CY0F_17958,
      SEL => romSkye_addr14_4_CYSELF_17946,
      O => romSkye_addr14_4_CYMUXF2_17941
    );
  romSkye_addr14_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_3_Q,
      O => romSkye_addr14_4_CYINIT_17959
    );
  romSkye_addr14_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixSkye(2),
      O => romSkye_addr14_4_CY0F_17958
    );
  romSkye_addr14_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(4),
      O => romSkye_addr14_4_CYSELF_17946
    );
  romSkye_addr14_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_4_XORG_17948,
      O => romSkye_addr14(5)
    );
  romSkye_addr14_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y33"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_4_Q,
      I1 => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(5),
      O => romSkye_addr14_4_XORG_17948
    );
  romSkye_addr14_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_4_CYMUXFAST_17945,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_5_Q
    );
  romSkye_addr14_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_3_Q,
      O => romSkye_addr14_4_FASTCARRY_17943
    );
  romSkye_addr14_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y33"
    )
    port map (
      I0 => romSkye_addr14_4_CYSELG_17932,
      I1 => romSkye_addr14_4_CYSELF_17946,
      O => romSkye_addr14_4_CYAND_17944
    );
  romSkye_addr14_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y33"
    )
    port map (
      IA => romSkye_addr14_4_CYMUXG2_17942,
      IB => romSkye_addr14_4_FASTCARRY_17943,
      SEL => romSkye_addr14_4_CYAND_17944,
      O => romSkye_addr14_4_CYMUXFAST_17945
    );
  romSkye_addr14_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y33"
    )
    port map (
      IA => romSkye_addr14_4_CY0G_17940,
      IB => romSkye_addr14_4_CYMUXF2_17941,
      SEL => romSkye_addr14_4_CYSELG_17932,
      O => romSkye_addr14_4_CYMUXG2_17942
    );
  romSkye_addr14_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001(5),
      O => romSkye_addr14_4_CY0G_17940
    );
  romSkye_addr14_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(5),
      O => romSkye_addr14_4_CYSELG_17932
    );
  romSkye_addr14_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_6_XORF_17999,
      O => romSkye_addr14(6)
    );
  romSkye_addr14_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y34"
    )
    port map (
      I0 => romSkye_addr14_6_CYINIT_17998,
      I1 => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(6),
      O => romSkye_addr14_6_XORF_17999
    );
  romSkye_addr14_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y34"
    )
    port map (
      IA => romSkye_addr14_6_CY0F_17997,
      IB => romSkye_addr14_6_CYINIT_17998,
      SEL => romSkye_addr14_6_CYSELF_17985,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_6_Q
    );
  romSkye_addr14_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y34"
    )
    port map (
      IA => romSkye_addr14_6_CY0F_17997,
      IB => romSkye_addr14_6_CY0F_17997,
      SEL => romSkye_addr14_6_CYSELF_17985,
      O => romSkye_addr14_6_CYMUXF2_17980
    );
  romSkye_addr14_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_5_Q,
      O => romSkye_addr14_6_CYINIT_17998
    );
  romSkye_addr14_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001(6),
      O => romSkye_addr14_6_CY0F_17997
    );
  romSkye_addr14_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(6),
      O => romSkye_addr14_6_CYSELF_17985
    );
  romSkye_addr14_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_6_XORG_17987,
      O => romSkye_addr14(7)
    );
  romSkye_addr14_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y34"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_6_Q,
      I1 => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(7),
      O => romSkye_addr14_6_XORG_17987
    );
  romSkye_addr14_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_6_CYMUXFAST_17984,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_7_Q
    );
  romSkye_addr14_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_5_Q,
      O => romSkye_addr14_6_FASTCARRY_17982
    );
  romSkye_addr14_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y34"
    )
    port map (
      I0 => romSkye_addr14_6_CYSELG_17971,
      I1 => romSkye_addr14_6_CYSELF_17985,
      O => romSkye_addr14_6_CYAND_17983
    );
  romSkye_addr14_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y34"
    )
    port map (
      IA => romSkye_addr14_6_CYMUXG2_17981,
      IB => romSkye_addr14_6_FASTCARRY_17982,
      SEL => romSkye_addr14_6_CYAND_17983,
      O => romSkye_addr14_6_CYMUXFAST_17984
    );
  romSkye_addr14_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y34"
    )
    port map (
      IA => romSkye_addr14_6_CY0G_17979,
      IB => romSkye_addr14_6_CYMUXF2_17980,
      SEL => romSkye_addr14_6_CYSELG_17971,
      O => romSkye_addr14_6_CYMUXG2_17981
    );
  romSkye_addr14_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001(7),
      O => romSkye_addr14_6_CY0G_17979
    );
  romSkye_addr14_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(7),
      O => romSkye_addr14_6_CYSELG_17971
    );
  romSkye_addr14_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_8_XORF_18038,
      O => romSkye_addr14(8)
    );
  romSkye_addr14_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y35"
    )
    port map (
      I0 => romSkye_addr14_8_CYINIT_18037,
      I1 => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(8),
      O => romSkye_addr14_8_XORF_18038
    );
  romSkye_addr14_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y35"
    )
    port map (
      IA => romSkye_addr14_8_CY0F_18036,
      IB => romSkye_addr14_8_CYINIT_18037,
      SEL => romSkye_addr14_8_CYSELF_18024,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_8_Q
    );
  romSkye_addr14_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y35"
    )
    port map (
      IA => romSkye_addr14_8_CY0F_18036,
      IB => romSkye_addr14_8_CY0F_18036,
      SEL => romSkye_addr14_8_CYSELF_18024,
      O => romSkye_addr14_8_CYMUXF2_18019
    );
  romSkye_addr14_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_7_Q,
      O => romSkye_addr14_8_CYINIT_18037
    );
  romSkye_addr14_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001(8),
      O => romSkye_addr14_8_CY0F_18036
    );
  romSkye_addr14_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(8),
      O => romSkye_addr14_8_CYSELF_18024
    );
  romSkye_addr14_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_8_XORG_18026,
      O => romSkye_addr14(9)
    );
  romSkye_addr14_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y35"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_8_Q,
      I1 => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(9),
      O => romSkye_addr14_8_XORG_18026
    );
  romSkye_addr14_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14_8_CYMUXFAST_18023,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_9_Q
    );
  romSkye_addr14_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_7_Q,
      O => romSkye_addr14_8_FASTCARRY_18021
    );
  romSkye_addr14_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y35"
    )
    port map (
      I0 => romSkye_addr14_8_CYSELG_18010,
      I1 => romSkye_addr14_8_CYSELF_18024,
      O => romSkye_addr14_8_CYAND_18022
    );
  romSkye_addr14_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y35"
    )
    port map (
      IA => romSkye_addr14_8_CYMUXG2_18020,
      IB => romSkye_addr14_8_FASTCARRY_18021,
      SEL => romSkye_addr14_8_CYAND_18022,
      O => romSkye_addr14_8_CYMUXFAST_18023
    );
  romSkye_addr14_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y35"
    )
    port map (
      IA => romSkye_addr14_8_CY0G_18018,
      IB => romSkye_addr14_8_CYMUXF2_18019,
      SEL => romSkye_addr14_8_CYSELG_18010,
      O => romSkye_addr14_8_CYMUXG2_18020
    );
  romSkye_addr14_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr20_addsub0001(9),
      O => romSkye_addr14_8_CY0G_18018
    );
  romSkye_addr14_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(9),
      O => romSkye_addr14_8_CYSELG_18010
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y36"
    )
    port map (
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_18059
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_18083,
      O => romSkye_addr14(10)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y36"
    )
    port map (
      I0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_18082,
      I1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_18083
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y36"
    )
    port map (
      IA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_18059,
      IB => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_18082,
      SEL => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_18065,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_10_Q
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y36"
    )
    port map (
      IA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_18059,
      IB => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_18059,
      SEL => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_18065,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_18060
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_9_Q,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_18082
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_18065
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_18068,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_18069
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_18068,
      O => romSkye_addr14(11)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_18067,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_18068
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y36"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_10_Q,
      I1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_18067
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_9_Q,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_18062
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y36"
    )
    port map (
      I0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_18050,
      I1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_18065,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_18063
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y36"
    )
    port map (
      IA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_18061,
      IB => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_18062,
      SEL => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_18063,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_18064
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y36"
    )
    port map (
      IA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_18059,
      IB => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_18060,
      SEL => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_18050,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_18061
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_18050
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_18048
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0 : X_FF
    generic map(
      LOC => "SLICE_X45Y36",
      INIT => '0'
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_18069,
      CE => VCC,
      CLK => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_18048,
      SET => GND,
      RST => GND,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1 : X_FF
    generic map(
      LOC => "SLICE_X45Y37",
      INIT => '0'
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_18124,
      CE => VCC,
      CLK => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_18093,
      SET => GND,
      RST => GND,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y37"
    )
    port map (
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_18121
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_18123,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_18124
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_18123,
      O => romSkye_addr14(12)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_18122,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_18123
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y37"
    )
    port map (
      I0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_18120,
      I1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_18122
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y37"
    )
    port map (
      IA => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_18121,
      IB => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_18120,
      SEL => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_18111,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_12_Q
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_18064,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_18120
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_18111
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_18105,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_18106
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_18105,
      O => romSkye_addr14(13)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_18104,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_18105
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y37"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr20_add0000_Madd_cy_12_Q,
      I1 => vga_sprite_rom_addr20_addsub0001_13_rt_18101,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_18104
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_18093
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2 : X_FF
    generic map(
      LOC => "SLICE_X45Y37",
      INIT => '0'
    )
    port map (
      I => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_18106,
      CE => VCC,
      CLK => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_18093,
      SET => GND,
      RST => GND,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2)
    );
  vga_sprite_rom_addr20_addsub0001_13_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X45Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr20_addsub0001(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_rom_addr20_addsub0001_13_rt_18101
    );
  romMona_addr14_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_2_XORF_18162,
      O => romMona_addr14(2)
    );
  romMona_addr14_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y39"
    )
    port map (
      I0 => romMona_addr14_2_CYINIT_18161,
      I1 => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(2),
      O => romMona_addr14_2_XORF_18162
    );
  romMona_addr14_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y39"
    )
    port map (
      IA => romMona_addr14_2_CY0F_18160,
      IB => romMona_addr14_2_CYINIT_18161,
      SEL => romMona_addr14_2_CYSELF_18152,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_2_Q
    );
  romMona_addr14_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_2_BXINV_18150,
      O => romMona_addr14_2_CYINIT_18161
    );
  romMona_addr14_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(0),
      O => romMona_addr14_2_CY0F_18160
    );
  romMona_addr14_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(2),
      O => romMona_addr14_2_CYSELF_18152
    );
  romMona_addr14_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => romMona_addr14_2_BXINV_18150
    );
  romMona_addr14_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_2_XORG_18148,
      O => romMona_addr14(3)
    );
  romMona_addr14_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y39"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_2_Q,
      I1 => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(3),
      O => romMona_addr14_2_XORG_18148
    );
  romMona_addr14_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_2_CYMUXG_18147,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_3_Q
    );
  romMona_addr14_2_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X21Y39"
    )
    port map (
      IA => romMona_addr14_2_CY0G_18145,
      IB => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_2_Q,
      SEL => romMona_addr14_2_CYSELG_18137,
      O => romMona_addr14_2_CYMUXG_18147
    );
  romMona_addr14_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(1),
      O => romMona_addr14_2_CY0G_18145
    );
  romMona_addr14_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(3),
      O => romMona_addr14_2_CYSELG_18137
    );
  romMona_addr14_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_4_XORF_18201,
      O => romMona_addr14(4)
    );
  romMona_addr14_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y40"
    )
    port map (
      I0 => romMona_addr14_4_CYINIT_18200,
      I1 => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(4),
      O => romMona_addr14_4_XORF_18201
    );
  romMona_addr14_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y40"
    )
    port map (
      IA => romMona_addr14_4_CY0F_18199,
      IB => romMona_addr14_4_CYINIT_18200,
      SEL => romMona_addr14_4_CYSELF_18187,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_4_Q
    );
  romMona_addr14_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y40"
    )
    port map (
      IA => romMona_addr14_4_CY0F_18199,
      IB => romMona_addr14_4_CY0F_18199,
      SEL => romMona_addr14_4_CYSELF_18187,
      O => romMona_addr14_4_CYMUXF2_18182
    );
  romMona_addr14_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_3_Q,
      O => romMona_addr14_4_CYINIT_18200
    );
  romMona_addr14_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixMona(2),
      O => romMona_addr14_4_CY0F_18199
    );
  romMona_addr14_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(4),
      O => romMona_addr14_4_CYSELF_18187
    );
  romMona_addr14_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_4_XORG_18189,
      O => romMona_addr14(5)
    );
  romMona_addr14_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y40"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_4_Q,
      I1 => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(5),
      O => romMona_addr14_4_XORG_18189
    );
  romMona_addr14_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_4_CYMUXFAST_18186,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_5_Q
    );
  romMona_addr14_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_3_Q,
      O => romMona_addr14_4_FASTCARRY_18184
    );
  romMona_addr14_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y40"
    )
    port map (
      I0 => romMona_addr14_4_CYSELG_18173,
      I1 => romMona_addr14_4_CYSELF_18187,
      O => romMona_addr14_4_CYAND_18185
    );
  romMona_addr14_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y40"
    )
    port map (
      IA => romMona_addr14_4_CYMUXG2_18183,
      IB => romMona_addr14_4_FASTCARRY_18184,
      SEL => romMona_addr14_4_CYAND_18185,
      O => romMona_addr14_4_CYMUXFAST_18186
    );
  romMona_addr14_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y40"
    )
    port map (
      IA => romMona_addr14_4_CY0G_18181,
      IB => romMona_addr14_4_CYMUXF2_18182,
      SEL => romMona_addr14_4_CYSELG_18173,
      O => romMona_addr14_4_CYMUXG2_18183
    );
  romMona_addr14_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001(5),
      O => romMona_addr14_4_CY0G_18181
    );
  romMona_addr14_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(5),
      O => romMona_addr14_4_CYSELG_18173
    );
  romMona_addr14_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_6_XORF_18240,
      O => romMona_addr14(6)
    );
  romMona_addr14_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y41"
    )
    port map (
      I0 => romMona_addr14_6_CYINIT_18239,
      I1 => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(6),
      O => romMona_addr14_6_XORF_18240
    );
  romMona_addr14_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y41"
    )
    port map (
      IA => romMona_addr14_6_CY0F_18238,
      IB => romMona_addr14_6_CYINIT_18239,
      SEL => romMona_addr14_6_CYSELF_18226,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_6_Q
    );
  romMona_addr14_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y41"
    )
    port map (
      IA => romMona_addr14_6_CY0F_18238,
      IB => romMona_addr14_6_CY0F_18238,
      SEL => romMona_addr14_6_CYSELF_18226,
      O => romMona_addr14_6_CYMUXF2_18221
    );
  romMona_addr14_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_5_Q,
      O => romMona_addr14_6_CYINIT_18239
    );
  romMona_addr14_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001(6),
      O => romMona_addr14_6_CY0F_18238
    );
  romMona_addr14_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(6),
      O => romMona_addr14_6_CYSELF_18226
    );
  romMona_addr14_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_6_XORG_18228,
      O => romMona_addr14(7)
    );
  romMona_addr14_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y41"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_6_Q,
      I1 => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(7),
      O => romMona_addr14_6_XORG_18228
    );
  romMona_addr14_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_6_CYMUXFAST_18225,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_7_Q
    );
  romMona_addr14_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_5_Q,
      O => romMona_addr14_6_FASTCARRY_18223
    );
  romMona_addr14_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y41"
    )
    port map (
      I0 => romMona_addr14_6_CYSELG_18212,
      I1 => romMona_addr14_6_CYSELF_18226,
      O => romMona_addr14_6_CYAND_18224
    );
  romMona_addr14_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y41"
    )
    port map (
      IA => romMona_addr14_6_CYMUXG2_18222,
      IB => romMona_addr14_6_FASTCARRY_18223,
      SEL => romMona_addr14_6_CYAND_18224,
      O => romMona_addr14_6_CYMUXFAST_18225
    );
  romMona_addr14_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y41"
    )
    port map (
      IA => romMona_addr14_6_CY0G_18220,
      IB => romMona_addr14_6_CYMUXF2_18221,
      SEL => romMona_addr14_6_CYSELG_18212,
      O => romMona_addr14_6_CYMUXG2_18222
    );
  romMona_addr14_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001(7),
      O => romMona_addr14_6_CY0G_18220
    );
  romMona_addr14_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(7),
      O => romMona_addr14_6_CYSELG_18212
    );
  romMona_addr14_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_8_XORF_18279,
      O => romMona_addr14(8)
    );
  romMona_addr14_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y42"
    )
    port map (
      I0 => romMona_addr14_8_CYINIT_18278,
      I1 => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(8),
      O => romMona_addr14_8_XORF_18279
    );
  romMona_addr14_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y42"
    )
    port map (
      IA => romMona_addr14_8_CY0F_18277,
      IB => romMona_addr14_8_CYINIT_18278,
      SEL => romMona_addr14_8_CYSELF_18265,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_8_Q
    );
  romMona_addr14_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y42"
    )
    port map (
      IA => romMona_addr14_8_CY0F_18277,
      IB => romMona_addr14_8_CY0F_18277,
      SEL => romMona_addr14_8_CYSELF_18265,
      O => romMona_addr14_8_CYMUXF2_18260
    );
  romMona_addr14_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_7_Q,
      O => romMona_addr14_8_CYINIT_18278
    );
  romMona_addr14_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001(8),
      O => romMona_addr14_8_CY0F_18277
    );
  romMona_addr14_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(8),
      O => romMona_addr14_8_CYSELF_18265
    );
  romMona_addr14_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_8_XORG_18267,
      O => romMona_addr14(9)
    );
  romMona_addr14_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y42"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_8_Q,
      I1 => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(9),
      O => romMona_addr14_8_XORG_18267
    );
  romMona_addr14_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14_8_CYMUXFAST_18264,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_9_Q
    );
  romMona_addr14_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_7_Q,
      O => romMona_addr14_8_FASTCARRY_18262
    );
  romMona_addr14_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y42"
    )
    port map (
      I0 => romMona_addr14_8_CYSELG_18251,
      I1 => romMona_addr14_8_CYSELF_18265,
      O => romMona_addr14_8_CYAND_18263
    );
  romMona_addr14_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y42"
    )
    port map (
      IA => romMona_addr14_8_CYMUXG2_18261,
      IB => romMona_addr14_8_FASTCARRY_18262,
      SEL => romMona_addr14_8_CYAND_18263,
      O => romMona_addr14_8_CYMUXFAST_18264
    );
  romMona_addr14_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y42"
    )
    port map (
      IA => romMona_addr14_8_CY0G_18259,
      IB => romMona_addr14_8_CYMUXF2_18260,
      SEL => romMona_addr14_8_CYSELG_18251,
      O => romMona_addr14_8_CYMUXG2_18261
    );
  romMona_addr14_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr21_addsub0001(9),
      O => romMona_addr14_8_CY0G_18259
    );
  romMona_addr14_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(9),
      O => romMona_addr14_8_CYSELG_18251
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0 : X_FF
    generic map(
      LOC => "SLICE_X21Y43",
      INIT => '0'
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_18310,
      CE => VCC,
      CLK => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_18289,
      SET => GND,
      RST => GND,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X21Y43"
    )
    port map (
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_18300
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_18324,
      O => romMona_addr14(10)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y43"
    )
    port map (
      I0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_18323,
      I1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_18324
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y43"
    )
    port map (
      IA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_18300,
      IB => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_18323,
      SEL => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_18306,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_10_Q
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y43"
    )
    port map (
      IA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_18300,
      IB => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_18300,
      SEL => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_18306,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_18301
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_9_Q,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_18323
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_18306
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_18309,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_18310
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_18309,
      O => romMona_addr14(11)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_18308,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_18309
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y43"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_10_Q,
      I1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_18308
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_9_Q,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_18303
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y43"
    )
    port map (
      I0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_18291,
      I1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_18306,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_18304
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y43"
    )
    port map (
      IA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_18302,
      IB => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_FASTCARRY_18303,
      SEL => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYAND_18304,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_18305
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y43"
    )
    port map (
      IA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_18300,
      IB => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF2_18301,
      SEL => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_18291,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXG2_18302
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELG_18291
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_18289
    );
  vga_sprite_rom_addr21_addsub0001_13_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X21Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_rom_addr21_addsub0001(13),
      O => vga_sprite_rom_addr21_addsub0001_13_rt_18342
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X21Y44"
    )
    port map (
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_18362
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_18364,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_18365
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_18364,
      O => romMona_addr14(12)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_18363,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_FXMUX_18364
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y44"
    )
    port map (
      I0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_18361,
      I1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORF_18363
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y44"
    )
    port map (
      IA => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_LOGIC_ZERO_18362,
      IB => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_18361,
      SEL => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_18352,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_12_Q
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXFAST_18305,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYINIT_18361
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CYSELF_18352
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_18346,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_18347
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_18346,
      O => romMona_addr14(13)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_18345,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_GYMUX_18346
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y44"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr21_add0000_Madd_cy_12_Q,
      I1 => vga_sprite_rom_addr21_addsub0001_13_rt_18342,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_XORG_18345
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_18334
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2 : X_FF
    generic map(
      LOC => "SLICE_X21Y44",
      INIT => '0'
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DYMUX_18347,
      CE => VCC,
      CLK => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_18334,
      SET => GND,
      RST => GND,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2)
    );
  b_cmonav_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_0_XORF_18417,
      O => b_cmonav_0_DXMUX_18419
    );
  b_cmonav_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y44"
    )
    port map (
      I0 => b_cmonav_0_CYINIT_18416,
      I1 => b_Maccum_cmonav_lut(0),
      O => b_cmonav_0_XORF_18417
    );
  b_cmonav_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y44"
    )
    port map (
      IA => b_cmonav_0_CY0F_18415,
      IB => b_cmonav_0_CYINIT_18416,
      SEL => b_cmonav_0_CYSELF_18407,
      O => b_Maccum_cmonav_cy_0_Q
    );
  b_cmonav_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_0_BXINV_18405,
      O => b_cmonav_0_CYINIT_18416
    );
  b_cmonav_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(0),
      O => b_cmonav_0_CY0F_18415
    );
  b_cmonav_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(0),
      O => b_cmonav_0_CYSELF_18407
    );
  b_cmonav_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_cmonav_0_BXINV_18405
    );
  b_cmonav_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_0_XORG_18395,
      O => b_cmonav_0_DYMUX_18397
    );
  b_cmonav_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y44"
    )
    port map (
      I0 => b_Maccum_cmonav_cy_0_Q,
      I1 => b_Maccum_cmonav_lut(1),
      O => b_cmonav_0_XORG_18395
    );
  b_cmonav_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_0_CYMUXG_18394,
      O => b_Maccum_cmonav_cy_1_Q
    );
  b_cmonav_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X29Y44"
    )
    port map (
      IA => b_cmonav_0_CY0G_18392,
      IB => b_Maccum_cmonav_cy_0_Q,
      SEL => b_cmonav_0_CYSELG_18384,
      O => b_cmonav_0_CYMUXG_18394
    );
  b_cmonav_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(1),
      O => b_cmonav_0_CY0G_18392
    );
  b_cmonav_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(1),
      O => b_cmonav_0_CYSELG_18384
    );
  b_cmonav_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_cmonav_0_SRINV_18382
    );
  b_cmonav_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cmonav_0_CLKINV_18381
    );
  b_cmonav_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cmonav_0_CEINV_18380
    );
  b_cmonav_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_2_XORF_18478,
      O => b_cmonav_2_DXMUX_18480
    );
  b_cmonav_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y45"
    )
    port map (
      I0 => b_cmonav_2_CYINIT_18477,
      I1 => b_Maccum_cmonav_lut(2),
      O => b_cmonav_2_XORF_18478
    );
  b_cmonav_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y45"
    )
    port map (
      IA => b_cmonav_2_CY0F_18476,
      IB => b_cmonav_2_CYINIT_18477,
      SEL => b_cmonav_2_CYSELF_18456,
      O => b_Maccum_cmonav_cy_2_Q
    );
  b_cmonav_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y45"
    )
    port map (
      IA => b_cmonav_2_CY0F_18476,
      IB => b_cmonav_2_CY0F_18476,
      SEL => b_cmonav_2_CYSELF_18456,
      O => b_cmonav_2_CYMUXF2_18451
    );
  b_cmonav_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_cy_1_Q,
      O => b_cmonav_2_CYINIT_18477
    );
  b_cmonav_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(2),
      O => b_cmonav_2_CY0F_18476
    );
  b_cmonav_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(2),
      O => b_cmonav_2_CYSELF_18456
    );
  b_cmonav_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_2_XORG_18458,
      O => b_cmonav_2_DYMUX_18460
    );
  b_cmonav_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y45"
    )
    port map (
      I0 => b_Maccum_cmonav_cy_2_Q,
      I1 => b_Maccum_cmonav_lut(3),
      O => b_cmonav_2_XORG_18458
    );
  b_cmonav_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_2_CYMUXFAST_18455,
      O => b_Maccum_cmonav_cy_3_Q
    );
  b_cmonav_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_cy_1_Q,
      O => b_cmonav_2_FASTCARRY_18453
    );
  b_cmonav_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y45"
    )
    port map (
      I0 => b_cmonav_2_CYSELG_18442,
      I1 => b_cmonav_2_CYSELF_18456,
      O => b_cmonav_2_CYAND_18454
    );
  b_cmonav_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y45"
    )
    port map (
      IA => b_cmonav_2_CYMUXG2_18452,
      IB => b_cmonav_2_FASTCARRY_18453,
      SEL => b_cmonav_2_CYAND_18454,
      O => b_cmonav_2_CYMUXFAST_18455
    );
  b_cmonav_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y45"
    )
    port map (
      IA => b_cmonav_2_CY0G_18450,
      IB => b_cmonav_2_CYMUXF2_18451,
      SEL => b_cmonav_2_CYSELG_18442,
      O => b_cmonav_2_CYMUXG2_18452
    );
  b_cmonav_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(3),
      O => b_cmonav_2_CY0G_18450
    );
  b_cmonav_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(3),
      O => b_cmonav_2_CYSELG_18442
    );
  b_cmonav_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_cmonav_2_SRINV_18440
    );
  b_cmonav_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cmonav_2_CLKINV_18439
    );
  b_cmonav_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cmonav_2_CEINV_18438
    );
  b_Maccum_cmonav_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X29Y46"
    )
    port map (
      ADR0 => b_dcvmona(4),
      ADR1 => b_cmonav(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cmonav_lut(4)
    );
  b_cmonav_4 : X_FF
    generic map(
      LOC => "SLICE_X29Y46",
      INIT => '1'
    )
    port map (
      I => b_cmonav_4_DXMUX_18541,
      CE => b_cmonav_4_CEINV_18499,
      CLK => b_cmonav_4_CLKINV_18500,
      SET => b_cmonav_4_SRINV_18501,
      RST => GND,
      O => b_cmonav(4)
    );
  b_cmonav_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_4_XORF_18539,
      O => b_cmonav_4_DXMUX_18541
    );
  b_cmonav_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y46"
    )
    port map (
      I0 => b_cmonav_4_CYINIT_18538,
      I1 => b_Maccum_cmonav_lut(4),
      O => b_cmonav_4_XORF_18539
    );
  b_cmonav_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y46"
    )
    port map (
      IA => b_cmonav_4_CY0F_18537,
      IB => b_cmonav_4_CYINIT_18538,
      SEL => b_cmonav_4_CYSELF_18517,
      O => b_Maccum_cmonav_cy_4_Q
    );
  b_cmonav_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y46"
    )
    port map (
      IA => b_cmonav_4_CY0F_18537,
      IB => b_cmonav_4_CY0F_18537,
      SEL => b_cmonav_4_CYSELF_18517,
      O => b_cmonav_4_CYMUXF2_18512
    );
  b_cmonav_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_cy_3_Q,
      O => b_cmonav_4_CYINIT_18538
    );
  b_cmonav_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(4),
      O => b_cmonav_4_CY0F_18537
    );
  b_cmonav_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(4),
      O => b_cmonav_4_CYSELF_18517
    );
  b_cmonav_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_4_XORG_18519,
      O => b_cmonav_4_DYMUX_18521
    );
  b_cmonav_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y46"
    )
    port map (
      I0 => b_Maccum_cmonav_cy_4_Q,
      I1 => b_Maccum_cmonav_lut(5),
      O => b_cmonav_4_XORG_18519
    );
  b_cmonav_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_4_CYMUXFAST_18516,
      O => b_Maccum_cmonav_cy_5_Q
    );
  b_cmonav_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_cy_3_Q,
      O => b_cmonav_4_FASTCARRY_18514
    );
  b_cmonav_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y46"
    )
    port map (
      I0 => b_cmonav_4_CYSELG_18503,
      I1 => b_cmonav_4_CYSELF_18517,
      O => b_cmonav_4_CYAND_18515
    );
  b_cmonav_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y46"
    )
    port map (
      IA => b_cmonav_4_CYMUXG2_18513,
      IB => b_cmonav_4_FASTCARRY_18514,
      SEL => b_cmonav_4_CYAND_18515,
      O => b_cmonav_4_CYMUXFAST_18516
    );
  b_cmonav_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y46"
    )
    port map (
      IA => b_cmonav_4_CY0G_18511,
      IB => b_cmonav_4_CYMUXF2_18512,
      SEL => b_cmonav_4_CYSELG_18503,
      O => b_cmonav_4_CYMUXG2_18513
    );
  b_cmonav_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(5),
      O => b_cmonav_4_CY0G_18511
    );
  b_cmonav_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(5),
      O => b_cmonav_4_CYSELG_18503
    );
  b_cmonav_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_cmonav_4_SRINV_18501
    );
  b_cmonav_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cmonav_4_CLKINV_18500
    );
  b_cmonav_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cmonav_4_CEINV_18499
    );
  b_cmonav_5 : X_FF
    generic map(
      LOC => "SLICE_X29Y46",
      INIT => '0'
    )
    port map (
      I => b_cmonav_4_DYMUX_18521,
      CE => b_cmonav_4_CEINV_18499,
      CLK => b_cmonav_4_CLKINV_18500,
      SET => GND,
      RST => b_cmonav_4_SRINV_18501,
      O => b_cmonav(5)
    );
  b_cmonav_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_6_XORF_18599,
      O => b_cmonav_6_DXMUX_18601
    );
  b_cmonav_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y47"
    )
    port map (
      I0 => b_cmonav_6_CYINIT_18598,
      I1 => b_Maccum_cmonav_lut(6),
      O => b_cmonav_6_XORF_18599
    );
  b_cmonav_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y47"
    )
    port map (
      IA => b_cmonav_6_CY0F_18597,
      IB => b_cmonav_6_CYINIT_18598,
      SEL => b_cmonav_6_CYSELF_18577,
      O => b_Maccum_cmonav_cy_6_Q
    );
  b_cmonav_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y47"
    )
    port map (
      IA => b_cmonav_6_CY0F_18597,
      IB => b_cmonav_6_CY0F_18597,
      SEL => b_cmonav_6_CYSELF_18577,
      O => b_cmonav_6_CYMUXF2_18572
    );
  b_cmonav_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_cy_5_Q,
      O => b_cmonav_6_CYINIT_18598
    );
  b_cmonav_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(6),
      O => b_cmonav_6_CY0F_18597
    );
  b_cmonav_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(6),
      O => b_cmonav_6_CYSELF_18577
    );
  b_cmonav_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_6_XORG_18579,
      O => b_cmonav_6_DYMUX_18581
    );
  b_cmonav_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y47"
    )
    port map (
      I0 => b_Maccum_cmonav_cy_6_Q,
      I1 => b_Maccum_cmonav_lut(7),
      O => b_cmonav_6_XORG_18579
    );
  b_cmonav_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_cy_5_Q,
      O => b_cmonav_6_FASTCARRY_18574
    );
  b_cmonav_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y47"
    )
    port map (
      I0 => b_cmonav_6_CYSELG_18563,
      I1 => b_cmonav_6_CYSELF_18577,
      O => b_cmonav_6_CYAND_18575
    );
  b_cmonav_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y47"
    )
    port map (
      IA => b_cmonav_6_CYMUXG2_18573,
      IB => b_cmonav_6_FASTCARRY_18574,
      SEL => b_cmonav_6_CYAND_18575,
      O => b_cmonav_6_CYMUXFAST_18576
    );
  b_cmonav_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y47"
    )
    port map (
      IA => b_cmonav_6_CY0G_18571,
      IB => b_cmonav_6_CYMUXF2_18572,
      SEL => b_cmonav_6_CYSELG_18563,
      O => b_cmonav_6_CYMUXG2_18573
    );
  b_cmonav_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(7),
      O => b_cmonav_6_CY0G_18571
    );
  b_cmonav_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(7),
      O => b_cmonav_6_CYSELG_18563
    );
  b_cmonav_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_cmonav_6_SRINV_18561
    );
  b_cmonav_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cmonav_6_CLKINV_18560
    );
  b_cmonav_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cmonav_6_CEINV_18559
    );
  b_cmonav_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_8_XORF_18651,
      O => b_cmonav_8_DXMUX_18653
    );
  b_cmonav_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y48"
    )
    port map (
      I0 => b_cmonav_8_CYINIT_18650,
      I1 => b_Maccum_cmonav_lut(8),
      O => b_cmonav_8_XORF_18651
    );
  b_cmonav_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y48"
    )
    port map (
      IA => b_cmonav_8_CY0F_18649,
      IB => b_cmonav_8_CYINIT_18650,
      SEL => b_cmonav_8_CYSELF_18641,
      O => b_Maccum_cmonav_cy_8_Q
    );
  b_cmonav_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_6_CYMUXFAST_18576,
      O => b_cmonav_8_CYINIT_18650
    );
  b_cmonav_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(8),
      O => b_cmonav_8_CY0F_18649
    );
  b_cmonav_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_cmonav_lut(8),
      O => b_cmonav_8_CYSELF_18641
    );
  b_cmonav_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav_8_XORG_18630,
      O => b_cmonav_8_DYMUX_18632
    );
  b_cmonav_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y48"
    )
    port map (
      I0 => b_Maccum_cmonav_cy_8_Q,
      I1 => b_Maccum_cmonav_lut_9_1_18627,
      O => b_cmonav_8_XORG_18630
    );
  b_cmonav_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_cmonav_8_SRINV_18620
    );
  b_cmonav_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_cmonav_8_CLKINV_18619
    );
  b_cmonav_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_cmonav_8_CEINV_18618
    );
  b_Madd_add0001_add0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y50"
    )
    port map (
      IA => b_Madd_add0001_add0000_cy_1_CY0F_18689,
      IB => b_Madd_add0001_add0000_cy_1_CYINIT_18690,
      SEL => b_Madd_add0001_add0000_cy_1_CYSELF_18681,
      O => b_Madd_add0001_add0000_cy_0_Q
    );
  b_Madd_add0001_add0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_cy_1_BXINV_18679,
      O => b_Madd_add0001_add0000_cy_1_CYINIT_18690
    );
  b_Madd_add0001_add0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(0),
      O => b_Madd_add0001_add0000_cy_1_CY0F_18689
    );
  b_Madd_add0001_add0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(0),
      O => b_Madd_add0001_add0000_cy_1_CYSELF_18681
    );
  b_Madd_add0001_add0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_Madd_add0001_add0000_cy_1_BXINV_18679
    );
  b_Madd_add0001_add0000_cy_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_cy_1_CYMUXG_18678,
      O => b_Madd_add0001_add0000_cy_1_Q
    );
  b_Madd_add0001_add0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X41Y50"
    )
    port map (
      IA => b_Madd_add0001_add0000_cy_1_CY0G_18676,
      IB => b_Madd_add0001_add0000_cy_0_Q,
      SEL => b_Madd_add0001_add0000_cy_1_CYSELG_18668,
      O => b_Madd_add0001_add0000_cy_1_CYMUXG_18678
    );
  b_Madd_add0001_add0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(1),
      O => b_Madd_add0001_add0000_cy_1_CY0G_18676
    );
  b_Madd_add0001_add0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(1),
      O => b_Madd_add0001_add0000_cy_1_CYSELG_18668
    );
  b_add0001_add0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_2_XORF_18728,
      O => b_add0001_add0000(2)
    );
  b_add0001_add0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y51"
    )
    port map (
      I0 => b_add0001_add0000_2_CYINIT_18727,
      I1 => b_Madd_add0001_add0000_lut(2),
      O => b_add0001_add0000_2_XORF_18728
    );
  b_add0001_add0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y51"
    )
    port map (
      IA => b_add0001_add0000_2_CY0F_18726,
      IB => b_add0001_add0000_2_CYINIT_18727,
      SEL => b_add0001_add0000_2_CYSELF_18714,
      O => b_Madd_add0001_add0000_cy_2_Q
    );
  b_add0001_add0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y51"
    )
    port map (
      IA => b_add0001_add0000_2_CY0F_18726,
      IB => b_add0001_add0000_2_CY0F_18726,
      SEL => b_add0001_add0000_2_CYSELF_18714,
      O => b_add0001_add0000_2_CYMUXF2_18709
    );
  b_add0001_add0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_cy_1_Q,
      O => b_add0001_add0000_2_CYINIT_18727
    );
  b_add0001_add0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(2),
      O => b_add0001_add0000_2_CY0F_18726
    );
  b_add0001_add0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(2),
      O => b_add0001_add0000_2_CYSELF_18714
    );
  b_add0001_add0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_2_XORG_18716,
      O => b_add0001_add0000(3)
    );
  b_add0001_add0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y51"
    )
    port map (
      I0 => b_Madd_add0001_add0000_cy_2_Q,
      I1 => b_Madd_add0001_add0000_lut(3),
      O => b_add0001_add0000_2_XORG_18716
    );
  b_add0001_add0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_2_CYMUXFAST_18713,
      O => b_Madd_add0001_add0000_cy_3_Q
    );
  b_add0001_add0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_cy_1_Q,
      O => b_add0001_add0000_2_FASTCARRY_18711
    );
  b_add0001_add0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y51"
    )
    port map (
      I0 => b_add0001_add0000_2_CYSELG_18700,
      I1 => b_add0001_add0000_2_CYSELF_18714,
      O => b_add0001_add0000_2_CYAND_18712
    );
  b_add0001_add0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y51"
    )
    port map (
      IA => b_add0001_add0000_2_CYMUXG2_18710,
      IB => b_add0001_add0000_2_FASTCARRY_18711,
      SEL => b_add0001_add0000_2_CYAND_18712,
      O => b_add0001_add0000_2_CYMUXFAST_18713
    );
  b_add0001_add0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y51"
    )
    port map (
      IA => b_add0001_add0000_2_CY0G_18708,
      IB => b_add0001_add0000_2_CYMUXF2_18709,
      SEL => b_add0001_add0000_2_CYSELG_18700,
      O => b_add0001_add0000_2_CYMUXG2_18710
    );
  b_add0001_add0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(3),
      O => b_add0001_add0000_2_CY0G_18708
    );
  b_add0001_add0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(3),
      O => b_add0001_add0000_2_CYSELG_18700
    );
  b_Madd_add0001_add0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X41Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rreyv(2),
      ADR2 => b_drvrey(2),
      ADR3 => VCC,
      O => b_Madd_add0001_add0000_lut(2)
    );
  b_Madd_add0001_add0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X41Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rreyv(4),
      ADR2 => VCC,
      ADR3 => b_drvrey(4),
      O => b_Madd_add0001_add0000_lut(4)
    );
  b_add0001_add0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_4_XORF_18767,
      O => b_add0001_add0000(4)
    );
  b_add0001_add0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y52"
    )
    port map (
      I0 => b_add0001_add0000_4_CYINIT_18766,
      I1 => b_Madd_add0001_add0000_lut(4),
      O => b_add0001_add0000_4_XORF_18767
    );
  b_add0001_add0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y52"
    )
    port map (
      IA => b_add0001_add0000_4_CY0F_18765,
      IB => b_add0001_add0000_4_CYINIT_18766,
      SEL => b_add0001_add0000_4_CYSELF_18753,
      O => b_Madd_add0001_add0000_cy_4_Q
    );
  b_add0001_add0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y52"
    )
    port map (
      IA => b_add0001_add0000_4_CY0F_18765,
      IB => b_add0001_add0000_4_CY0F_18765,
      SEL => b_add0001_add0000_4_CYSELF_18753,
      O => b_add0001_add0000_4_CYMUXF2_18748
    );
  b_add0001_add0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_cy_3_Q,
      O => b_add0001_add0000_4_CYINIT_18766
    );
  b_add0001_add0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(4),
      O => b_add0001_add0000_4_CY0F_18765
    );
  b_add0001_add0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(4),
      O => b_add0001_add0000_4_CYSELF_18753
    );
  b_add0001_add0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_4_XORG_18755,
      O => b_add0001_add0000(5)
    );
  b_add0001_add0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y52"
    )
    port map (
      I0 => b_Madd_add0001_add0000_cy_4_Q,
      I1 => b_Madd_add0001_add0000_lut(5),
      O => b_add0001_add0000_4_XORG_18755
    );
  b_add0001_add0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_4_CYMUXFAST_18752,
      O => b_Madd_add0001_add0000_cy_5_Q
    );
  b_add0001_add0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_cy_3_Q,
      O => b_add0001_add0000_4_FASTCARRY_18750
    );
  b_add0001_add0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y52"
    )
    port map (
      I0 => b_add0001_add0000_4_CYSELG_18739,
      I1 => b_add0001_add0000_4_CYSELF_18753,
      O => b_add0001_add0000_4_CYAND_18751
    );
  b_add0001_add0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y52"
    )
    port map (
      IA => b_add0001_add0000_4_CYMUXG2_18749,
      IB => b_add0001_add0000_4_FASTCARRY_18750,
      SEL => b_add0001_add0000_4_CYAND_18751,
      O => b_add0001_add0000_4_CYMUXFAST_18752
    );
  b_add0001_add0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y52"
    )
    port map (
      IA => b_add0001_add0000_4_CY0G_18747,
      IB => b_add0001_add0000_4_CYMUXF2_18748,
      SEL => b_add0001_add0000_4_CYSELG_18739,
      O => b_add0001_add0000_4_CYMUXG2_18749
    );
  b_add0001_add0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(5),
      O => b_add0001_add0000_4_CY0G_18747
    );
  b_add0001_add0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(5),
      O => b_add0001_add0000_4_CYSELG_18739
    );
  b_Madd_add0001_add0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y52"
    )
    port map (
      ADR0 => b_rreyv(5),
      ADR1 => b_drvrey(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0001_add0000_lut(5)
    );
  b_add0001_add0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_6_XORF_18806,
      O => b_add0001_add0000(6)
    );
  b_add0001_add0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y53"
    )
    port map (
      I0 => b_add0001_add0000_6_CYINIT_18805,
      I1 => b_Madd_add0001_add0000_lut(6),
      O => b_add0001_add0000_6_XORF_18806
    );
  b_add0001_add0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y53"
    )
    port map (
      IA => b_add0001_add0000_6_CY0F_18804,
      IB => b_add0001_add0000_6_CYINIT_18805,
      SEL => b_add0001_add0000_6_CYSELF_18792,
      O => b_Madd_add0001_add0000_cy_6_Q
    );
  b_add0001_add0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y53"
    )
    port map (
      IA => b_add0001_add0000_6_CY0F_18804,
      IB => b_add0001_add0000_6_CY0F_18804,
      SEL => b_add0001_add0000_6_CYSELF_18792,
      O => b_add0001_add0000_6_CYMUXF2_18787
    );
  b_add0001_add0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_cy_5_Q,
      O => b_add0001_add0000_6_CYINIT_18805
    );
  b_add0001_add0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(6),
      O => b_add0001_add0000_6_CY0F_18804
    );
  b_add0001_add0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(6),
      O => b_add0001_add0000_6_CYSELF_18792
    );
  b_add0001_add0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_6_XORG_18794,
      O => b_add0001_add0000(7)
    );
  b_add0001_add0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y53"
    )
    port map (
      I0 => b_Madd_add0001_add0000_cy_6_Q,
      I1 => b_Madd_add0001_add0000_lut(7),
      O => b_add0001_add0000_6_XORG_18794
    );
  b_add0001_add0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X41Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_cy_5_Q,
      O => b_add0001_add0000_6_FASTCARRY_18789
    );
  b_add0001_add0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X41Y53"
    )
    port map (
      I0 => b_add0001_add0000_6_CYSELG_18778,
      I1 => b_add0001_add0000_6_CYSELF_18792,
      O => b_add0001_add0000_6_CYAND_18790
    );
  b_add0001_add0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X41Y53"
    )
    port map (
      IA => b_add0001_add0000_6_CYMUXG2_18788,
      IB => b_add0001_add0000_6_FASTCARRY_18789,
      SEL => b_add0001_add0000_6_CYAND_18790,
      O => b_add0001_add0000_6_CYMUXFAST_18791
    );
  b_add0001_add0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X41Y53"
    )
    port map (
      IA => b_add0001_add0000_6_CY0G_18786,
      IB => b_add0001_add0000_6_CYMUXF2_18787,
      SEL => b_add0001_add0000_6_CYSELG_18778,
      O => b_add0001_add0000_6_CYMUXG2_18788
    );
  b_add0001_add0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X41Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(7),
      O => b_add0001_add0000_6_CY0G_18786
    );
  b_add0001_add0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X41Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(7),
      O => b_add0001_add0000_6_CYSELG_18778
    );
  b_add0001_add0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_8_XORF_18837,
      O => b_add0001_add0000(8)
    );
  b_add0001_add0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X41Y54"
    )
    port map (
      I0 => b_add0001_add0000_8_CYINIT_18836,
      I1 => b_Madd_add0001_add0000_lut(8),
      O => b_add0001_add0000_8_XORF_18837
    );
  b_add0001_add0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X41Y54"
    )
    port map (
      IA => b_add0001_add0000_8_CY0F_18835,
      IB => b_add0001_add0000_8_CYINIT_18836,
      SEL => b_add0001_add0000_8_CYSELF_18827,
      O => b_Madd_add0001_add0000_cy_8_Q
    );
  b_add0001_add0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X41Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_6_CYMUXFAST_18791,
      O => b_add0001_add0000_8_CYINIT_18836
    );
  b_add0001_add0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X41Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rreyv(8),
      O => b_add0001_add0000_8_CY0F_18835
    );
  b_add0001_add0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X41Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_add0001_add0000_lut(8),
      O => b_add0001_add0000_8_CYSELF_18827
    );
  b_add0001_add0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_add0001_add0000_8_XORG_18824,
      O => b_add0001_add0000(9)
    );
  b_add0001_add0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X41Y54"
    )
    port map (
      I0 => b_Madd_add0001_add0000_cy_8_Q,
      I1 => b_Maccum_rreyv_lut(9),
      O => b_add0001_add0000_8_XORG_18824
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y49"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CY0F_18867,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYINIT_18868,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYSELF_18859,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy(0)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_BXINV_18857,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYINIT_18868
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CY0F_18867
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(0),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYSELF_18859
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_BXINV_18857
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X31Y49"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CY0G_18854,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy(0),
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYSELG_18846,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYMUXG_18856
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CY0G_18854
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(1),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYSELG_18846
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y50"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0F_18899,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0F_18899,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELF_18890,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXF2_18885
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0F_18899
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(2),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELF_18890
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_1_CYMUXG_18856,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_FASTCARRY_18887
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y50"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELG_18876,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELF_18890,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYAND_18888
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y50"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXG2_18886,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_FASTCARRY_18887,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYAND_18888,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXFAST_18889
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y50"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0G_18884,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXF2_18885,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELG_18876,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXG2_18886
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CY0G_18884
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(3),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYSELG_18876
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y51"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0F_18930,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0F_18930,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELF_18921,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXF2_18916
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0F_18930
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELF_18921
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_3_CYMUXFAST_18889,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_FASTCARRY_18918
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y51"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELG_18907,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELF_18921,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYAND_18919
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y51"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXG2_18917,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_FASTCARRY_18918,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYAND_18919,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXFAST_18920
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y51"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0G_18915,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXF2_18916,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELG_18907,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXG2_18917
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CY0G_18915
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(5),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYSELG_18907
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X31Y51"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => VCC,
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(4)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y52"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_addsub0002_6_Q,
      ADR1 => U2_vcs(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(6)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y52"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0F_18961,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0F_18961,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELF_18952,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXF2_18947
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0F_18961
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELF_18952
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_5_CYMUXFAST_18920,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_FASTCARRY_18949
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y52"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELG_18938,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELF_18952,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYAND_18950
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y52"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXG2_18948,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_FASTCARRY_18949,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYAND_18950,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXFAST_18951
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y52"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0G_18946,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXF2_18947,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELG_18938,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXG2_18948
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CY0G_18946
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYSELG_18938
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X31Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(7),
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0003_lut_7_Q,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(7)
    );
  vga_sprite_monaspriteon_cmp_ge0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y53"
    )
    port map (
      IA => vga_sprite_monaspriteon_cmp_ge0000_CY0F_18992,
      IB => vga_sprite_monaspriteon_cmp_ge0000_CY0F_18992,
      SEL => vga_sprite_monaspriteon_cmp_ge0000_CYSELF_18983,
      O => vga_sprite_monaspriteon_cmp_ge0000_CYMUXF2_18978
    );
  vga_sprite_monaspriteon_cmp_ge0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => vga_sprite_monaspriteon_cmp_ge0000_CY0F_18992
    );
  vga_sprite_monaspriteon_cmp_ge0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(8),
      O => vga_sprite_monaspriteon_cmp_ge0000_CYSELF_18983
    );
  vga_sprite_monaspriteon_cmp_ge0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_cmp_ge0000_CYMUXFAST_18982,
      O => vga_sprite_monaspriteon_cmp_ge0000
    );
  vga_sprite_monaspriteon_cmp_ge0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_cy_7_CYMUXFAST_18951,
      O => vga_sprite_monaspriteon_cmp_ge0000_FASTCARRY_18980
    );
  vga_sprite_monaspriteon_cmp_ge0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y53"
    )
    port map (
      I0 => vga_sprite_monaspriteon_cmp_ge0000_CYSELG_18969,
      I1 => vga_sprite_monaspriteon_cmp_ge0000_CYSELF_18983,
      O => vga_sprite_monaspriteon_cmp_ge0000_CYAND_18981
    );
  vga_sprite_monaspriteon_cmp_ge0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y53"
    )
    port map (
      IA => vga_sprite_monaspriteon_cmp_ge0000_CYMUXG2_18979,
      IB => vga_sprite_monaspriteon_cmp_ge0000_FASTCARRY_18980,
      SEL => vga_sprite_monaspriteon_cmp_ge0000_CYAND_18981,
      O => vga_sprite_monaspriteon_cmp_ge0000_CYMUXFAST_18982
    );
  vga_sprite_monaspriteon_cmp_ge0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y53"
    )
    port map (
      IA => vga_sprite_monaspriteon_cmp_ge0000_CY0G_18977,
      IB => vga_sprite_monaspriteon_cmp_ge0000_CYMUXF2_18978,
      SEL => vga_sprite_monaspriteon_cmp_ge0000_CYSELG_18969,
      O => vga_sprite_monaspriteon_cmp_ge0000_CYMUXG2_18979
    );
  vga_sprite_monaspriteon_cmp_ge0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => vga_sprite_monaspriteon_cmp_ge0000_CY0G_18977
    );
  vga_sprite_monaspriteon_cmp_ge0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(9),
      O => vga_sprite_monaspriteon_cmp_ge0000_CYSELG_18969
    );
  vga_sprite_rom_addr2_addsub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_6_XORF_19027,
      O => vga_sprite_rom_addr2_addsub0000(6)
    );
  vga_sprite_rom_addr2_addsub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y52"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0000_6_CYINIT_19026,
      I1 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(3),
      O => vga_sprite_rom_addr2_addsub0000_6_XORF_19027
    );
  vga_sprite_rom_addr2_addsub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y52"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_6_CY0F_19025,
      IB => vga_sprite_rom_addr2_addsub0000_6_CYINIT_19026,
      SEL => vga_sprite_rom_addr2_addsub0000_6_CYSELF_19017,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_3_Q
    );
  vga_sprite_rom_addr2_addsub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_6_BXINV_19015,
      O => vga_sprite_rom_addr2_addsub0000_6_CYINIT_19026
    );
  vga_sprite_rom_addr2_addsub0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(0),
      O => vga_sprite_rom_addr2_addsub0000_6_CY0F_19025
    );
  vga_sprite_rom_addr2_addsub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(3),
      O => vga_sprite_rom_addr2_addsub0000_6_CYSELF_19017
    );
  vga_sprite_rom_addr2_addsub0000_6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => vga_sprite_rom_addr2_addsub0000_6_BXINV_19015
    );
  vga_sprite_rom_addr2_addsub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_6_XORG_19013,
      O => vga_sprite_rom_addr2_addsub0000(7)
    );
  vga_sprite_rom_addr2_addsub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y52"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_3_Q,
      I1 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(4),
      O => vga_sprite_rom_addr2_addsub0000_6_XORG_19013
    );
  vga_sprite_rom_addr2_addsub0000_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_6_CYMUXG_19012,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_4_Q
    );
  vga_sprite_rom_addr2_addsub0000_6_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X53Y52"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_6_CY0G_19010,
      IB => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_3_Q,
      SEL => vga_sprite_rom_addr2_addsub0000_6_CYSELG_19002,
      O => vga_sprite_rom_addr2_addsub0000_6_CYMUXG_19012
    );
  vga_sprite_rom_addr2_addsub0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(1),
      O => vga_sprite_rom_addr2_addsub0000_6_CY0G_19010
    );
  vga_sprite_rom_addr2_addsub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(4),
      O => vga_sprite_rom_addr2_addsub0000_6_CYSELG_19002
    );
  vga_sprite_rom_addr2_addsub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_8_XORF_19066,
      O => vga_sprite_rom_addr2_addsub0000(8)
    );
  vga_sprite_rom_addr2_addsub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y53"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0000_8_CYINIT_19065,
      I1 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(5),
      O => vga_sprite_rom_addr2_addsub0000_8_XORF_19066
    );
  vga_sprite_rom_addr2_addsub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y53"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_8_CY0F_19064,
      IB => vga_sprite_rom_addr2_addsub0000_8_CYINIT_19065,
      SEL => vga_sprite_rom_addr2_addsub0000_8_CYSELF_19052,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_5_Q
    );
  vga_sprite_rom_addr2_addsub0000_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y53"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_8_CY0F_19064,
      IB => vga_sprite_rom_addr2_addsub0000_8_CY0F_19064,
      SEL => vga_sprite_rom_addr2_addsub0000_8_CYSELF_19052,
      O => vga_sprite_rom_addr2_addsub0000_8_CYMUXF2_19047
    );
  vga_sprite_rom_addr2_addsub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_4_Q,
      O => vga_sprite_rom_addr2_addsub0000_8_CYINIT_19065
    );
  vga_sprite_rom_addr2_addsub0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(2),
      O => vga_sprite_rom_addr2_addsub0000_8_CY0F_19064
    );
  vga_sprite_rom_addr2_addsub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(5),
      O => vga_sprite_rom_addr2_addsub0000_8_CYSELF_19052
    );
  vga_sprite_rom_addr2_addsub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_8_XORG_19054,
      O => vga_sprite_rom_addr2_addsub0000(9)
    );
  vga_sprite_rom_addr2_addsub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y53"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_5_Q,
      I1 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(6),
      O => vga_sprite_rom_addr2_addsub0000_8_XORG_19054
    );
  vga_sprite_rom_addr2_addsub0000_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_8_CYMUXFAST_19051,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_6_Q
    );
  vga_sprite_rom_addr2_addsub0000_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_4_Q,
      O => vga_sprite_rom_addr2_addsub0000_8_FASTCARRY_19049
    );
  vga_sprite_rom_addr2_addsub0000_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y53"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0000_8_CYSELG_19038,
      I1 => vga_sprite_rom_addr2_addsub0000_8_CYSELF_19052,
      O => vga_sprite_rom_addr2_addsub0000_8_CYAND_19050
    );
  vga_sprite_rom_addr2_addsub0000_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y53"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_8_CYMUXG2_19048,
      IB => vga_sprite_rom_addr2_addsub0000_8_FASTCARRY_19049,
      SEL => vga_sprite_rom_addr2_addsub0000_8_CYAND_19050,
      O => vga_sprite_rom_addr2_addsub0000_8_CYMUXFAST_19051
    );
  vga_sprite_rom_addr2_addsub0000_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y53"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_8_CY0G_19046,
      IB => vga_sprite_rom_addr2_addsub0000_8_CYMUXF2_19047,
      SEL => vga_sprite_rom_addr2_addsub0000_8_CYSELG_19038,
      O => vga_sprite_rom_addr2_addsub0000_8_CYMUXG2_19048
    );
  vga_sprite_rom_addr2_addsub0000_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(3),
      O => vga_sprite_rom_addr2_addsub0000_8_CY0G_19046
    );
  vga_sprite_rom_addr2_addsub0000_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(6),
      O => vga_sprite_rom_addr2_addsub0000_8_CYSELG_19038
    );
  vga_sprite_rom_addr2_addsub0000_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_10_XORF_19105,
      O => vga_sprite_rom_addr2_addsub0000(10)
    );
  vga_sprite_rom_addr2_addsub0000_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y54"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0000_10_CYINIT_19104,
      I1 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(7),
      O => vga_sprite_rom_addr2_addsub0000_10_XORF_19105
    );
  vga_sprite_rom_addr2_addsub0000_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y54"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_10_CY0F_19103,
      IB => vga_sprite_rom_addr2_addsub0000_10_CYINIT_19104,
      SEL => vga_sprite_rom_addr2_addsub0000_10_CYSELF_19091,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_7_Q
    );
  vga_sprite_rom_addr2_addsub0000_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y54"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_10_CY0F_19103,
      IB => vga_sprite_rom_addr2_addsub0000_10_CY0F_19103,
      SEL => vga_sprite_rom_addr2_addsub0000_10_CYSELF_19091,
      O => vga_sprite_rom_addr2_addsub0000_10_CYMUXF2_19086
    );
  vga_sprite_rom_addr2_addsub0000_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_6_Q,
      O => vga_sprite_rom_addr2_addsub0000_10_CYINIT_19104
    );
  vga_sprite_rom_addr2_addsub0000_10_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(4),
      O => vga_sprite_rom_addr2_addsub0000_10_CY0F_19103
    );
  vga_sprite_rom_addr2_addsub0000_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(7),
      O => vga_sprite_rom_addr2_addsub0000_10_CYSELF_19091
    );
  vga_sprite_rom_addr2_addsub0000_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_10_XORG_19093,
      O => vga_sprite_rom_addr2_addsub0000(11)
    );
  vga_sprite_rom_addr2_addsub0000_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y54"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_7_Q,
      I1 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(8),
      O => vga_sprite_rom_addr2_addsub0000_10_XORG_19093
    );
  vga_sprite_rom_addr2_addsub0000_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_6_Q,
      O => vga_sprite_rom_addr2_addsub0000_10_FASTCARRY_19088
    );
  vga_sprite_rom_addr2_addsub0000_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y54"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0000_10_CYSELG_19077,
      I1 => vga_sprite_rom_addr2_addsub0000_10_CYSELF_19091,
      O => vga_sprite_rom_addr2_addsub0000_10_CYAND_19089
    );
  vga_sprite_rom_addr2_addsub0000_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y54"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_10_CYMUXG2_19087,
      IB => vga_sprite_rom_addr2_addsub0000_10_FASTCARRY_19088,
      SEL => vga_sprite_rom_addr2_addsub0000_10_CYAND_19089,
      O => vga_sprite_rom_addr2_addsub0000_10_CYMUXFAST_19090
    );
  vga_sprite_rom_addr2_addsub0000_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y54"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_10_CY0G_19085,
      IB => vga_sprite_rom_addr2_addsub0000_10_CYMUXF2_19086,
      SEL => vga_sprite_rom_addr2_addsub0000_10_CYSELG_19077,
      O => vga_sprite_rom_addr2_addsub0000_10_CYMUXG2_19087
    );
  vga_sprite_rom_addr2_addsub0000_10_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(5),
      O => vga_sprite_rom_addr2_addsub0000_10_CY0G_19085
    );
  vga_sprite_rom_addr2_addsub0000_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(8),
      O => vga_sprite_rom_addr2_addsub0000_10_CYSELG_19077
    );
  vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X53Y55"
    )
    port map (
      ADR0 => vga_sprite_ypixRey(7),
      ADR1 => vga_sprite_ypixRey(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(9)
    );
  vga_sprite_rom_addr2_addsub0000_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_12_XORF_19136,
      O => vga_sprite_rom_addr2_addsub0000(12)
    );
  vga_sprite_rom_addr2_addsub0000_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y55"
    )
    port map (
      I0 => vga_sprite_rom_addr2_addsub0000_12_CYINIT_19135,
      I1 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(9),
      O => vga_sprite_rom_addr2_addsub0000_12_XORF_19136
    );
  vga_sprite_rom_addr2_addsub0000_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y55"
    )
    port map (
      IA => vga_sprite_rom_addr2_addsub0000_12_CY0F_19134,
      IB => vga_sprite_rom_addr2_addsub0000_12_CYINIT_19135,
      SEL => vga_sprite_rom_addr2_addsub0000_12_CYSELF_19126,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_9_Q
    );
  vga_sprite_rom_addr2_addsub0000_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_10_CYMUXFAST_19090,
      O => vga_sprite_rom_addr2_addsub0000_12_CYINIT_19135
    );
  vga_sprite_rom_addr2_addsub0000_12_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_ypixRey(6),
      O => vga_sprite_rom_addr2_addsub0000_12_CY0F_19134
    );
  vga_sprite_rom_addr2_addsub0000_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(9),
      O => vga_sprite_rom_addr2_addsub0000_12_CYSELF_19126
    );
  vga_sprite_rom_addr2_addsub0000_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_rom_addr2_addsub0000_12_XORG_19123,
      O => vga_sprite_rom_addr2_addsub0000(13)
    );
  vga_sprite_rom_addr2_addsub0000_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y55"
    )
    port map (
      I0 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_cy_9_Q,
      I1 => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(10),
      O => vga_sprite_rom_addr2_addsub0000_12_XORG_19123
    );
  vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut_10_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X53Y55"
    )
    port map (
      ADR0 => vga_sprite_ypixRey(7),
      ADR1 => VCC,
      ADR2 => vga_sprite_ypixRey(8),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(10)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X31Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cmonav(0),
      ADR2 => U2_HCS(0),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(0)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y39"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CY0F_19166,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYINIT_19167,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYSELF_19158,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy(0)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_BXINV_19156,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYINIT_19167
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(0),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CY0F_19166
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(0),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYSELF_19158
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_BXINV_19156
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X31Y39"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CY0G_19153,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy(0),
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYSELG_19145,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYMUXG_19155
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cmonav(1),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CY0G_19153
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(1),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYSELG_19145
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y39"
    )
    port map (
      ADR0 => U2_HCS(1),
      ADR1 => b_cmonav(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(1)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X31Y40"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_addsub0001_2_0,
      ADR1 => b_cmonav(2),
      ADR2 => VCC,
      ADR3 => U2_HCS(2),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(2)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y40"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0F_19198,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0F_19198,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELF_19190,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXF2_19185
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001_2_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0F_19198
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(2),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELF_19190
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_1_CYMUXG_19155,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_FASTCARRY_19187
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y40"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELG_19178,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELF_19190,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYAND_19188
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y40"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXG2_19186,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_FASTCARRY_19187,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYAND_19188,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXFAST_19189
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y40"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0G_19184,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXF2_19185,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELG_19178,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXG2_19186
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001_3_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CY0G_19184
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(3),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYSELG_19178
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y41"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0F_19231,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0F_19231,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELF_19223,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXF2_19218
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0F_19231
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELF_19223
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_3_CYMUXFAST_19189,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_FASTCARRY_19220
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y41"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELG_19209,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELF_19223,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYAND_19221
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y41"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXG2_19219,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_FASTCARRY_19220,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYAND_19221,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXFAST_19222
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y41"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0G_19217,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXF2_19218,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELG_19209,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXG2_19219
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001_5_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CY0G_19217
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(5),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYSELG_19209
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y42"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0F_19264,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0F_19264,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELF_19257,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXF2_19252
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001_6_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0F_19264
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELF_19257
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_5_CYMUXFAST_19222,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_FASTCARRY_19254
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y42"
    )
    port map (
      I0 => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELG_19245,
      I1 => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELF_19257,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYAND_19255
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y42"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXG2_19253,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_FASTCARRY_19254,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYAND_19255,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXFAST_19256
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y42"
    )
    port map (
      IA => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0G_19251,
      IB => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXF2_19252,
      SEL => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELG_19245,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXG2_19253
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CY0G_19251
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYSELG_19245
    );
  vga_sprite_monaspriteon_cmp_le0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y43"
    )
    port map (
      IA => vga_sprite_monaspriteon_cmp_le0000_CY0F_19297,
      IB => vga_sprite_monaspriteon_cmp_le0000_CY0F_19297,
      SEL => vga_sprite_monaspriteon_cmp_le0000_CYSELF_19289,
      O => vga_sprite_monaspriteon_cmp_le0000_CYMUXF2_19284
    );
  vga_sprite_monaspriteon_cmp_le0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001(8),
      O => vga_sprite_monaspriteon_cmp_le0000_CY0F_19297
    );
  vga_sprite_monaspriteon_cmp_le0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(8),
      O => vga_sprite_monaspriteon_cmp_le0000_CYSELF_19289
    );
  vga_sprite_monaspriteon_cmp_le0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_cmp_le0000_CYMUXFAST_19288,
      O => vga_sprite_monaspriteon_cmp_le0000
    );
  vga_sprite_monaspriteon_cmp_le0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_cy_7_CYMUXFAST_19256,
      O => vga_sprite_monaspriteon_cmp_le0000_FASTCARRY_19286
    );
  vga_sprite_monaspriteon_cmp_le0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y43"
    )
    port map (
      I0 => vga_sprite_monaspriteon_cmp_le0000_CYSELG_19275,
      I1 => vga_sprite_monaspriteon_cmp_le0000_CYSELF_19289,
      O => vga_sprite_monaspriteon_cmp_le0000_CYAND_19287
    );
  vga_sprite_monaspriteon_cmp_le0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y43"
    )
    port map (
      IA => vga_sprite_monaspriteon_cmp_le0000_CYMUXG2_19285,
      IB => vga_sprite_monaspriteon_cmp_le0000_FASTCARRY_19286,
      SEL => vga_sprite_monaspriteon_cmp_le0000_CYAND_19287,
      O => vga_sprite_monaspriteon_cmp_le0000_CYMUXFAST_19288
    );
  vga_sprite_monaspriteon_cmp_le0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y43"
    )
    port map (
      IA => vga_sprite_monaspriteon_cmp_le0000_CY0G_19283,
      IB => vga_sprite_monaspriteon_cmp_le0000_CYMUXF2_19284,
      SEL => vga_sprite_monaspriteon_cmp_le0000_CYSELG_19275,
      O => vga_sprite_monaspriteon_cmp_le0000_CYMUXG2_19285
    );
  vga_sprite_monaspriteon_cmp_le0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_monaspriteon_addsub0001_9_0,
      O => vga_sprite_monaspriteon_cmp_le0000_CY0G_19283
    );
  vga_sprite_monaspriteon_cmp_le0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(9),
      O => vga_sprite_monaspriteon_cmp_le0000_CYSELG_19275
    );
  b_rmonav_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_0_XORF_19346,
      O => b_rmonav_0_DXMUX_19348
    );
  b_rmonav_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y47"
    )
    port map (
      I0 => b_rmonav_0_CYINIT_19345,
      I1 => b_Maccum_rmonav_lut(0),
      O => b_rmonav_0_XORF_19346
    );
  b_rmonav_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y47"
    )
    port map (
      IA => b_rmonav_0_CY0F_19344,
      IB => b_rmonav_0_CYINIT_19345,
      SEL => b_rmonav_0_CYSELF_19336,
      O => b_Maccum_rmonav_cy_0_Q
    );
  b_rmonav_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_0_BXINV_19334,
      O => b_rmonav_0_CYINIT_19345
    );
  b_rmonav_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(0),
      O => b_rmonav_0_CY0F_19344
    );
  b_rmonav_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(0),
      O => b_rmonav_0_CYSELF_19336
    );
  b_rmonav_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_rmonav_0_BXINV_19334
    );
  b_rmonav_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_0_XORG_19324,
      O => b_rmonav_0_DYMUX_19326
    );
  b_rmonav_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y47"
    )
    port map (
      I0 => b_Maccum_rmonav_cy_0_Q,
      I1 => b_Maccum_rmonav_lut(1),
      O => b_rmonav_0_XORG_19324
    );
  b_rmonav_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_0_CYMUXG_19323,
      O => b_Maccum_rmonav_cy_1_Q
    );
  b_rmonav_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X37Y47"
    )
    port map (
      IA => b_rmonav_0_CY0G_19321,
      IB => b_Maccum_rmonav_cy_0_Q,
      SEL => b_rmonav_0_CYSELG_19313,
      O => b_rmonav_0_CYMUXG_19323
    );
  b_rmonav_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(1),
      O => b_rmonav_0_CY0G_19321
    );
  b_rmonav_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(1),
      O => b_rmonav_0_CYSELG_19313
    );
  b_rmonav_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_rmonav_0_SRINV_19311
    );
  b_rmonav_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rmonav_0_CLKINV_19310
    );
  b_rmonav_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rmonav_0_CEINV_19309
    );
  b_rmonav_3 : X_FF
    generic map(
      LOC => "SLICE_X37Y48",
      INIT => '1'
    )
    port map (
      I => b_rmonav_2_DYMUX_19389,
      CE => b_rmonav_2_CEINV_19367,
      CLK => b_rmonav_2_CLKINV_19368,
      SET => b_rmonav_2_SRINV_19369,
      RST => GND,
      O => b_rmonav(3)
    );
  b_Maccum_rmonav_lut_2_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X37Y48"
    )
    port map (
      ADR0 => b_rmonav(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvmona(2),
      O => b_Maccum_rmonav_lut(2)
    );
  b_rmonav_2 : X_FF
    generic map(
      LOC => "SLICE_X37Y48",
      INIT => '1'
    )
    port map (
      I => b_rmonav_2_DXMUX_19408,
      CE => b_rmonav_2_CEINV_19367,
      CLK => b_rmonav_2_CLKINV_19368,
      SET => b_rmonav_2_SRINV_19369,
      RST => GND,
      O => b_rmonav(2)
    );
  b_rmonav_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_2_XORF_19406,
      O => b_rmonav_2_DXMUX_19408
    );
  b_rmonav_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y48"
    )
    port map (
      I0 => b_rmonav_2_CYINIT_19405,
      I1 => b_Maccum_rmonav_lut(2),
      O => b_rmonav_2_XORF_19406
    );
  b_rmonav_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y48"
    )
    port map (
      IA => b_rmonav_2_CY0F_19404,
      IB => b_rmonav_2_CYINIT_19405,
      SEL => b_rmonav_2_CYSELF_19385,
      O => b_Maccum_rmonav_cy_2_Q
    );
  b_rmonav_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y48"
    )
    port map (
      IA => b_rmonav_2_CY0F_19404,
      IB => b_rmonav_2_CY0F_19404,
      SEL => b_rmonav_2_CYSELF_19385,
      O => b_rmonav_2_CYMUXF2_19380
    );
  b_rmonav_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_cy_1_Q,
      O => b_rmonav_2_CYINIT_19405
    );
  b_rmonav_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(2),
      O => b_rmonav_2_CY0F_19404
    );
  b_rmonav_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(2),
      O => b_rmonav_2_CYSELF_19385
    );
  b_rmonav_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_2_XORG_19387,
      O => b_rmonav_2_DYMUX_19389
    );
  b_rmonav_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y48"
    )
    port map (
      I0 => b_Maccum_rmonav_cy_2_Q,
      I1 => b_Maccum_rmonav_lut(3),
      O => b_rmonav_2_XORG_19387
    );
  b_rmonav_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_2_CYMUXFAST_19384,
      O => b_Maccum_rmonav_cy_3_Q
    );
  b_rmonav_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_cy_1_Q,
      O => b_rmonav_2_FASTCARRY_19382
    );
  b_rmonav_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y48"
    )
    port map (
      I0 => b_rmonav_2_CYSELG_19371,
      I1 => b_rmonav_2_CYSELF_19385,
      O => b_rmonav_2_CYAND_19383
    );
  b_rmonav_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y48"
    )
    port map (
      IA => b_rmonav_2_CYMUXG2_19381,
      IB => b_rmonav_2_FASTCARRY_19382,
      SEL => b_rmonav_2_CYAND_19383,
      O => b_rmonav_2_CYMUXFAST_19384
    );
  b_rmonav_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y48"
    )
    port map (
      IA => b_rmonav_2_CY0G_19379,
      IB => b_rmonav_2_CYMUXF2_19380,
      SEL => b_rmonav_2_CYSELG_19371,
      O => b_rmonav_2_CYMUXG2_19381
    );
  b_rmonav_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(3),
      O => b_rmonav_2_CY0G_19379
    );
  b_rmonav_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(3),
      O => b_rmonav_2_CYSELG_19371
    );
  b_rmonav_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_rmonav_2_SRINV_19369
    );
  b_rmonav_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rmonav_2_CLKINV_19368
    );
  b_rmonav_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rmonav_2_CEINV_19367
    );
  b_Maccum_rmonav_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X37Y48"
    )
    port map (
      ADR0 => b_rmonav(3),
      ADR1 => b_drvmona(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rmonav_lut(3)
    );
  b_rmonav_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_4_XORF_19466,
      O => b_rmonav_4_DXMUX_19468
    );
  b_rmonav_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y49"
    )
    port map (
      I0 => b_rmonav_4_CYINIT_19465,
      I1 => b_Maccum_rmonav_lut(4),
      O => b_rmonav_4_XORF_19466
    );
  b_rmonav_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y49"
    )
    port map (
      IA => b_rmonav_4_CY0F_19464,
      IB => b_rmonav_4_CYINIT_19465,
      SEL => b_rmonav_4_CYSELF_19444,
      O => b_Maccum_rmonav_cy_4_Q
    );
  b_rmonav_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y49"
    )
    port map (
      IA => b_rmonav_4_CY0F_19464,
      IB => b_rmonav_4_CY0F_19464,
      SEL => b_rmonav_4_CYSELF_19444,
      O => b_rmonav_4_CYMUXF2_19439
    );
  b_rmonav_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_cy_3_Q,
      O => b_rmonav_4_CYINIT_19465
    );
  b_rmonav_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(4),
      O => b_rmonav_4_CY0F_19464
    );
  b_rmonav_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(4),
      O => b_rmonav_4_CYSELF_19444
    );
  b_rmonav_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_4_XORG_19446,
      O => b_rmonav_4_DYMUX_19448
    );
  b_rmonav_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y49"
    )
    port map (
      I0 => b_Maccum_rmonav_cy_4_Q,
      I1 => b_Maccum_rmonav_lut(5),
      O => b_rmonav_4_XORG_19446
    );
  b_rmonav_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_4_CYMUXFAST_19443,
      O => b_Maccum_rmonav_cy_5_Q
    );
  b_rmonav_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_cy_3_Q,
      O => b_rmonav_4_FASTCARRY_19441
    );
  b_rmonav_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y49"
    )
    port map (
      I0 => b_rmonav_4_CYSELG_19430,
      I1 => b_rmonav_4_CYSELF_19444,
      O => b_rmonav_4_CYAND_19442
    );
  b_rmonav_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y49"
    )
    port map (
      IA => b_rmonav_4_CYMUXG2_19440,
      IB => b_rmonav_4_FASTCARRY_19441,
      SEL => b_rmonav_4_CYAND_19442,
      O => b_rmonav_4_CYMUXFAST_19443
    );
  b_rmonav_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y49"
    )
    port map (
      IA => b_rmonav_4_CY0G_19438,
      IB => b_rmonav_4_CYMUXF2_19439,
      SEL => b_rmonav_4_CYSELG_19430,
      O => b_rmonav_4_CYMUXG2_19440
    );
  b_rmonav_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(5),
      O => b_rmonav_4_CY0G_19438
    );
  b_rmonav_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(5),
      O => b_rmonav_4_CYSELG_19430
    );
  b_rmonav_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_rmonav_4_SRINV_19428
    );
  b_rmonav_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rmonav_4_CLKINV_19427
    );
  b_rmonav_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rmonav_4_CEINV_19426
    );
  b_Maccum_rmonav_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X37Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rmonav(5),
      ADR2 => b_drvmona(5),
      ADR3 => VCC,
      O => b_Maccum_rmonav_lut(5)
    );
  b_rmonav_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_6_XORF_19526,
      O => b_rmonav_6_DXMUX_19528
    );
  b_rmonav_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y50"
    )
    port map (
      I0 => b_rmonav_6_CYINIT_19525,
      I1 => b_Maccum_rmonav_lut(6),
      O => b_rmonav_6_XORF_19526
    );
  b_rmonav_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y50"
    )
    port map (
      IA => b_rmonav_6_CY0F_19524,
      IB => b_rmonav_6_CYINIT_19525,
      SEL => b_rmonav_6_CYSELF_19505,
      O => b_Maccum_rmonav_cy_6_Q
    );
  b_rmonav_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y50"
    )
    port map (
      IA => b_rmonav_6_CY0F_19524,
      IB => b_rmonav_6_CY0F_19524,
      SEL => b_rmonav_6_CYSELF_19505,
      O => b_rmonav_6_CYMUXF2_19500
    );
  b_rmonav_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_cy_5_Q,
      O => b_rmonav_6_CYINIT_19525
    );
  b_rmonav_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(6),
      O => b_rmonav_6_CY0F_19524
    );
  b_rmonav_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(6),
      O => b_rmonav_6_CYSELF_19505
    );
  b_rmonav_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_6_XORG_19507,
      O => b_rmonav_6_DYMUX_19509
    );
  b_rmonav_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y50"
    )
    port map (
      I0 => b_Maccum_rmonav_cy_6_Q,
      I1 => b_Maccum_rmonav_lut(7),
      O => b_rmonav_6_XORG_19507
    );
  b_rmonav_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_cy_5_Q,
      O => b_rmonav_6_FASTCARRY_19502
    );
  b_rmonav_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y50"
    )
    port map (
      I0 => b_rmonav_6_CYSELG_19491,
      I1 => b_rmonav_6_CYSELF_19505,
      O => b_rmonav_6_CYAND_19503
    );
  b_rmonav_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y50"
    )
    port map (
      IA => b_rmonav_6_CYMUXG2_19501,
      IB => b_rmonav_6_FASTCARRY_19502,
      SEL => b_rmonav_6_CYAND_19503,
      O => b_rmonav_6_CYMUXFAST_19504
    );
  b_rmonav_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y50"
    )
    port map (
      IA => b_rmonav_6_CY0G_19499,
      IB => b_rmonav_6_CYMUXF2_19500,
      SEL => b_rmonav_6_CYSELG_19491,
      O => b_rmonav_6_CYMUXG2_19501
    );
  b_rmonav_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(7),
      O => b_rmonav_6_CY0G_19499
    );
  b_rmonav_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(7),
      O => b_rmonav_6_CYSELG_19491
    );
  b_rmonav_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_rmonav_6_SRINV_19489
    );
  b_rmonav_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rmonav_6_CLKINV_19488
    );
  b_rmonav_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rmonav_6_CEINV_19487
    );
  b_rmonav_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_8_XORF_19579,
      O => b_rmonav_8_DXMUX_19581
    );
  b_rmonav_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y51"
    )
    port map (
      I0 => b_rmonav_8_CYINIT_19578,
      I1 => b_Maccum_rmonav_lut(8),
      O => b_rmonav_8_XORF_19579
    );
  b_rmonav_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y51"
    )
    port map (
      IA => b_rmonav_8_CY0F_19577,
      IB => b_rmonav_8_CYINIT_19578,
      SEL => b_rmonav_8_CYSELF_19569,
      O => b_Maccum_rmonav_cy_8_Q
    );
  b_rmonav_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_6_CYMUXFAST_19504,
      O => b_rmonav_8_CYINIT_19578
    );
  b_rmonav_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav(8),
      O => b_rmonav_8_CY0F_19577
    );
  b_rmonav_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Maccum_rmonav_lut(8),
      O => b_rmonav_8_CYSELF_19569
    );
  b_rmonav_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_8_XORG_19558,
      O => b_rmonav_8_DYMUX_19560
    );
  b_rmonav_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y51"
    )
    port map (
      I0 => b_Maccum_rmonav_cy_8_Q,
      I1 => b_Maccum_rmonav_lut_9_1_19555,
      O => b_rmonav_8_XORG_19558
    );
  b_rmonav_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_rmonav_8_SRINV_19548
    );
  b_rmonav_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_rmonav_8_CLKINV_19547
    );
  b_rmonav_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_rmonav_not0001,
      O => b_rmonav_8_CEINV_19546
    );
  vga_sprite_Msub_xpixRey_lut_0_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X53Y47"
    )
    port map (
      ADR0 => U2_HCS(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_creyv(0),
      O => vga_sprite_Msub_xpixRey_lut(0)
    );
  romRey_addr14_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_0_XORF_19623,
      O => romRey_addr14(0)
    );
  romRey_addr14_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y47"
    )
    port map (
      I0 => romRey_addr14_0_CYINIT_19622,
      I1 => vga_sprite_Msub_xpixRey_lut(0),
      O => romRey_addr14_0_XORF_19623
    );
  romRey_addr14_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y47"
    )
    port map (
      IA => romRey_addr14_0_CY0F_19621,
      IB => romRey_addr14_0_CYINIT_19622,
      SEL => romRey_addr14_0_CYSELF_19613,
      O => vga_sprite_Msub_xpixRey_cy_0_Q
    );
  romRey_addr14_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_0_BXINV_19611,
      O => romRey_addr14_0_CYINIT_19622
    );
  romRey_addr14_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(0),
      O => romRey_addr14_0_CY0F_19621
    );
  romRey_addr14_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(0),
      O => romRey_addr14_0_CYSELF_19613
    );
  romRey_addr14_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => romRey_addr14_0_BXINV_19611
    );
  romRey_addr14_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_0_XORG_19609,
      O => romRey_addr14(1)
    );
  romRey_addr14_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y47"
    )
    port map (
      I0 => vga_sprite_Msub_xpixRey_cy_0_Q,
      I1 => vga_sprite_Msub_xpixRey_lut(1),
      O => romRey_addr14_0_XORG_19609
    );
  romRey_addr14_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14_0_CYMUXG_19608,
      O => vga_sprite_Msub_xpixRey_cy_1_Q
    );
  romRey_addr14_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X53Y47"
    )
    port map (
      IA => romRey_addr14_0_CY0G_19606,
      IB => vga_sprite_Msub_xpixRey_cy_0_Q,
      SEL => romRey_addr14_0_CYSELG_19598,
      O => romRey_addr14_0_CYMUXG_19608
    );
  romRey_addr14_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(1),
      O => romRey_addr14_0_CY0G_19606
    );
  romRey_addr14_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(1),
      O => romRey_addr14_0_CYSELG_19598
    );
  vga_sprite_xpixRey_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_2_XORF_19662,
      O => vga_sprite_xpixRey(2)
    );
  vga_sprite_xpixRey_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y48"
    )
    port map (
      I0 => vga_sprite_xpixRey_2_CYINIT_19661,
      I1 => vga_sprite_Msub_xpixRey_lut(2),
      O => vga_sprite_xpixRey_2_XORF_19662
    );
  vga_sprite_xpixRey_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y48"
    )
    port map (
      IA => vga_sprite_xpixRey_2_CY0F_19660,
      IB => vga_sprite_xpixRey_2_CYINIT_19661,
      SEL => vga_sprite_xpixRey_2_CYSELF_19648,
      O => vga_sprite_Msub_xpixRey_cy_2_Q
    );
  vga_sprite_xpixRey_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y48"
    )
    port map (
      IA => vga_sprite_xpixRey_2_CY0F_19660,
      IB => vga_sprite_xpixRey_2_CY0F_19660,
      SEL => vga_sprite_xpixRey_2_CYSELF_19648,
      O => vga_sprite_xpixRey_2_CYMUXF2_19643
    );
  vga_sprite_xpixRey_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_cy_1_Q,
      O => vga_sprite_xpixRey_2_CYINIT_19661
    );
  vga_sprite_xpixRey_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(2),
      O => vga_sprite_xpixRey_2_CY0F_19660
    );
  vga_sprite_xpixRey_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(2),
      O => vga_sprite_xpixRey_2_CYSELF_19648
    );
  vga_sprite_xpixRey_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_2_XORG_19650,
      O => vga_sprite_xpixRey(3)
    );
  vga_sprite_xpixRey_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y48"
    )
    port map (
      I0 => vga_sprite_Msub_xpixRey_cy_2_Q,
      I1 => vga_sprite_Msub_xpixRey_lut(3),
      O => vga_sprite_xpixRey_2_XORG_19650
    );
  vga_sprite_xpixRey_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_2_CYMUXFAST_19647,
      O => vga_sprite_Msub_xpixRey_cy_3_Q
    );
  vga_sprite_xpixRey_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_cy_1_Q,
      O => vga_sprite_xpixRey_2_FASTCARRY_19645
    );
  vga_sprite_xpixRey_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y48"
    )
    port map (
      I0 => vga_sprite_xpixRey_2_CYSELG_19634,
      I1 => vga_sprite_xpixRey_2_CYSELF_19648,
      O => vga_sprite_xpixRey_2_CYAND_19646
    );
  vga_sprite_xpixRey_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y48"
    )
    port map (
      IA => vga_sprite_xpixRey_2_CYMUXG2_19644,
      IB => vga_sprite_xpixRey_2_FASTCARRY_19645,
      SEL => vga_sprite_xpixRey_2_CYAND_19646,
      O => vga_sprite_xpixRey_2_CYMUXFAST_19647
    );
  vga_sprite_xpixRey_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y48"
    )
    port map (
      IA => vga_sprite_xpixRey_2_CY0G_19642,
      IB => vga_sprite_xpixRey_2_CYMUXF2_19643,
      SEL => vga_sprite_xpixRey_2_CYSELG_19634,
      O => vga_sprite_xpixRey_2_CYMUXG2_19644
    );
  vga_sprite_xpixRey_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_HCS(3),
      O => vga_sprite_xpixRey_2_CY0G_19642
    );
  vga_sprite_xpixRey_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(3),
      O => vga_sprite_xpixRey_2_CYSELG_19634
    );
  vga_sprite_Msub_xpixRey_lut_3_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X53Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(3),
      ADR2 => VCC,
      ADR3 => b_creyv(3),
      O => vga_sprite_Msub_xpixRey_lut(3)
    );
  vga_sprite_xpixRey_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_4_XORF_19701,
      O => vga_sprite_xpixRey(4)
    );
  vga_sprite_xpixRey_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y49"
    )
    port map (
      I0 => vga_sprite_xpixRey_4_CYINIT_19700,
      I1 => vga_sprite_Msub_xpixRey_lut(4),
      O => vga_sprite_xpixRey_4_XORF_19701
    );
  vga_sprite_xpixRey_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y49"
    )
    port map (
      IA => vga_sprite_xpixRey_4_CY0F_19699,
      IB => vga_sprite_xpixRey_4_CYINIT_19700,
      SEL => vga_sprite_xpixRey_4_CYSELF_19688,
      O => vga_sprite_Msub_xpixRey_cy_4_Q
    );
  vga_sprite_xpixRey_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y49"
    )
    port map (
      IA => vga_sprite_xpixRey_4_CY0F_19699,
      IB => vga_sprite_xpixRey_4_CY0F_19699,
      SEL => vga_sprite_xpixRey_4_CYSELF_19688,
      O => vga_sprite_xpixRey_4_CYMUXF2_19683
    );
  vga_sprite_xpixRey_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_cy_3_Q,
      O => vga_sprite_xpixRey_4_CYINIT_19700
    );
  vga_sprite_xpixRey_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_4_0,
      O => vga_sprite_xpixRey_4_CY0F_19699
    );
  vga_sprite_xpixRey_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(4),
      O => vga_sprite_xpixRey_4_CYSELF_19688
    );
  vga_sprite_xpixRey_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_4_XORG_19690,
      O => vga_sprite_xpixRey(5)
    );
  vga_sprite_xpixRey_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y49"
    )
    port map (
      I0 => vga_sprite_Msub_xpixRey_cy_4_Q,
      I1 => vga_sprite_Msub_xpixRey_lut(5),
      O => vga_sprite_xpixRey_4_XORG_19690
    );
  vga_sprite_xpixRey_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_4_CYMUXFAST_19687,
      O => vga_sprite_Msub_xpixRey_cy_5_Q
    );
  vga_sprite_xpixRey_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_cy_3_Q,
      O => vga_sprite_xpixRey_4_FASTCARRY_19685
    );
  vga_sprite_xpixRey_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y49"
    )
    port map (
      I0 => vga_sprite_xpixRey_4_CYSELG_19676,
      I1 => vga_sprite_xpixRey_4_CYSELF_19688,
      O => vga_sprite_xpixRey_4_CYAND_19686
    );
  vga_sprite_xpixRey_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y49"
    )
    port map (
      IA => vga_sprite_xpixRey_4_CYMUXG2_19684,
      IB => vga_sprite_xpixRey_4_FASTCARRY_19685,
      SEL => vga_sprite_xpixRey_4_CYAND_19686,
      O => vga_sprite_xpixRey_4_CYMUXFAST_19687
    );
  vga_sprite_xpixRey_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y49"
    )
    port map (
      IA => vga_sprite_xpixRey_4_CY0G_19682,
      IB => vga_sprite_xpixRey_4_CYMUXF2_19683,
      SEL => vga_sprite_xpixRey_4_CYSELG_19676,
      O => vga_sprite_xpixRey_4_CYMUXG2_19684
    );
  vga_sprite_xpixRey_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_5_0,
      O => vga_sprite_xpixRey_4_CY0G_19682
    );
  vga_sprite_xpixRey_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(5),
      O => vga_sprite_xpixRey_4_CYSELG_19676
    );
  vga_sprite_xpixRey_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_6_XORF_19742,
      O => vga_sprite_xpixRey(6)
    );
  vga_sprite_xpixRey_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y50"
    )
    port map (
      I0 => vga_sprite_xpixRey_6_CYINIT_19741,
      I1 => vga_sprite_Msub_xpixRey_lut(6),
      O => vga_sprite_xpixRey_6_XORF_19742
    );
  vga_sprite_xpixRey_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y50"
    )
    port map (
      IA => vga_sprite_xpixRey_6_CY0F_19740,
      IB => vga_sprite_xpixRey_6_CYINIT_19741,
      SEL => vga_sprite_xpixRey_6_CYSELF_19729,
      O => vga_sprite_Msub_xpixRey_cy_6_Q
    );
  vga_sprite_xpixRey_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y50"
    )
    port map (
      IA => vga_sprite_xpixRey_6_CY0F_19740,
      IB => vga_sprite_xpixRey_6_CY0F_19740,
      SEL => vga_sprite_xpixRey_6_CYSELF_19729,
      O => vga_sprite_xpixRey_6_CYMUXF2_19724
    );
  vga_sprite_xpixRey_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_cy_5_Q,
      O => vga_sprite_xpixRey_6_CYINIT_19741
    );
  vga_sprite_xpixRey_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_6_0,
      O => vga_sprite_xpixRey_6_CY0F_19740
    );
  vga_sprite_xpixRey_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(6),
      O => vga_sprite_xpixRey_6_CYSELF_19729
    );
  vga_sprite_xpixRey_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_6_XORG_19731,
      O => vga_sprite_xpixRey(7)
    );
  vga_sprite_xpixRey_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y50"
    )
    port map (
      I0 => vga_sprite_Msub_xpixRey_cy_6_Q,
      I1 => vga_sprite_Msub_xpixRey_lut(7),
      O => vga_sprite_xpixRey_6_XORG_19731
    );
  vga_sprite_xpixRey_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_cy_5_Q,
      O => vga_sprite_xpixRey_6_FASTCARRY_19726
    );
  vga_sprite_xpixRey_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y50"
    )
    port map (
      I0 => vga_sprite_xpixRey_6_CYSELG_19715,
      I1 => vga_sprite_xpixRey_6_CYSELF_19729,
      O => vga_sprite_xpixRey_6_CYAND_19727
    );
  vga_sprite_xpixRey_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y50"
    )
    port map (
      IA => vga_sprite_xpixRey_6_CYMUXG2_19725,
      IB => vga_sprite_xpixRey_6_FASTCARRY_19726,
      SEL => vga_sprite_xpixRey_6_CYAND_19727,
      O => vga_sprite_xpixRey_6_CYMUXFAST_19728
    );
  vga_sprite_xpixRey_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y50"
    )
    port map (
      IA => vga_sprite_xpixRey_6_CY0G_19723,
      IB => vga_sprite_xpixRey_6_CYMUXF2_19724,
      SEL => vga_sprite_xpixRey_6_CYSELG_19715,
      O => vga_sprite_xpixRey_6_CYMUXG2_19725
    );
  vga_sprite_xpixRey_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_7_0,
      O => vga_sprite_xpixRey_6_CY0G_19723
    );
  vga_sprite_xpixRey_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(7),
      O => vga_sprite_xpixRey_6_CYSELG_19715
    );
  vga_sprite_xpixRey_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_8_XORF_19773,
      O => vga_sprite_xpixRey(8)
    );
  vga_sprite_xpixRey_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y51"
    )
    port map (
      I0 => vga_sprite_xpixRey_8_CYINIT_19772,
      I1 => vga_sprite_Msub_xpixRey_lut(8),
      O => vga_sprite_xpixRey_8_XORF_19773
    );
  vga_sprite_xpixRey_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y51"
    )
    port map (
      IA => vga_sprite_xpixRey_8_CY0F_19771,
      IB => vga_sprite_xpixRey_8_CYINIT_19772,
      SEL => vga_sprite_xpixRey_8_CYSELF_19765,
      O => vga_sprite_Msub_xpixRey_cy_8_Q
    );
  vga_sprite_xpixRey_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_6_CYMUXFAST_19728,
      O => vga_sprite_xpixRey_8_CYINIT_19772
    );
  vga_sprite_xpixRey_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixMona_sub0000_8_0,
      O => vga_sprite_xpixRey_8_CY0F_19771
    );
  vga_sprite_xpixRey_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Msub_xpixRey_lut(8),
      O => vga_sprite_xpixRey_8_CYSELF_19765
    );
  vga_sprite_xpixRey_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_xpixRey_8_XORG_19762,
      O => vga_sprite_xpixRey(9)
    );
  vga_sprite_xpixRey_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y51"
    )
    port map (
      I0 => vga_sprite_Msub_xpixRey_cy_8_Q,
      I1 => vga_sprite_Msub_xpixRey_lut(9),
      O => vga_sprite_xpixRey_8_XORG_19762
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X49Y36"
    )
    port map (
      ADR0 => b_cskyev(0),
      ADR1 => U2_HCS(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(0)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y36"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CY0F_19803,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYINIT_19804,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYSELF_19795,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_0_Q
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_BXINV_19793,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYINIT_19804
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X49Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(0),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CY0F_19803
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(0),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYSELF_19795
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_BXINV_19793
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X49Y36"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CY0G_19790,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_0_Q,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYSELG_19782,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYMUXG_19792
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X49Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(1),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CY0G_19790
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(1),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYSELG_19782
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X49Y36"
    )
    port map (
      ADR0 => b_cskyev(1),
      ADR1 => VCC,
      ADR2 => U2_HCS(1),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(1)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y37"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0F_19835,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0F_19835,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELF_19826,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXF2_19821
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X49Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(2),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0F_19835
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(2),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELF_19826
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_1_CYMUXG_19792,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_FASTCARRY_19823
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y37"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELG_19812,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELF_19826,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYAND_19824
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y37"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXG2_19822,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_FASTCARRY_19823,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYAND_19824,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXFAST_19825
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y37"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0G_19820,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXF2_19821,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELG_19812,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXG2_19822
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X49Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_cskyev(3),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CY0G_19820
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(3),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYSELG_19812
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X49Y37"
    )
    port map (
      ADR0 => b_cskyev(2),
      ADR1 => VCC,
      ADR2 => U2_HCS(2),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(2)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y38"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0F_19866,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0F_19866,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELF_19858,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXF2_19853
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X49Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0000_4_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0F_19866
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELF_19858
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_3_CYMUXFAST_19825,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_FASTCARRY_19855
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y38"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELG_19846,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELF_19858,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYAND_19856
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y38"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXG2_19854,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_FASTCARRY_19855,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYAND_19856,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXFAST_19857
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y38"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0G_19852,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXF2_19853,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELG_19846,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXG2_19854
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X49Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0000_5_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CY0G_19852
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(5),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYSELG_19846
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y39"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0F_19899,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0F_19899,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELF_19891,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXF2_19886
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X49Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_skyespriteon_addsub0000(6),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0F_19899
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(6),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELF_19891
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_5_CYMUXFAST_19857,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_FASTCARRY_19888
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y39"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELG_19877,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELF_19891,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYAND_19889
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y39"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXG2_19887,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_FASTCARRY_19888,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYAND_19889,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXFAST_19890
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y39"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0G_19885,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXF2_19886,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELG_19877,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXG2_19887
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X49Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0001_lut_7_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CY0G_19885
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(7),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYSELG_19877
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y40"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0F_19932,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0F_19932,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELF_19925,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXF2_19920
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X49Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0001_lut_8_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0F_19932
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(8),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELF_19925
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXFAST_19924,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_Q
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_7_CYMUXFAST_19890,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_FASTCARRY_19922
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y40"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELG_19913,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELF_19925,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYAND_19923
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y40"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXG2_19921,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_FASTCARRY_19922,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYAND_19923,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXFAST_19924
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y40"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0G_19919,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXF2_19920,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELG_19913,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYMUXG2_19921
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X49Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Madd_skyespriteon_addsub0001_lut(9),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CY0G_19919
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(9),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_CYSELG_19913
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y40"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CY0F_19961,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYINIT_19962,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYSELF_19953,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_0_Q
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_BXINV_19951,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYINIT_19962
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CY0F_19961
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(0),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYSELF_19953
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_BXINV_19951
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X43Y40"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CY0G_19948,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_0_Q,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYSELG_19940,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYMUXG_19950
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CY0G_19948
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(1),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYSELG_19940
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y41"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0F_19993,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0F_19993,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELF_19984,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXF2_19979
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0F_19993
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(2),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELF_19984
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_1_CYMUXG_19950,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_FASTCARRY_19981
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y41"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELG_19971,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELF_19984,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYAND_19982
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y41"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXG2_19980,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_FASTCARRY_19981,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYAND_19982,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXFAST_19983
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y41"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0G_19978,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXF2_19979,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELG_19971,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXG2_19980
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CY0G_19978
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(3),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYSELG_19971
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X43Y42"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_Q,
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0003_lut_3_Q,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_Q,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(4)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y42"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0F_20024,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0F_20024,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELF_20017,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXF2_20012
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0F_20024
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELF_20017
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_3_CYMUXFAST_19983,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_FASTCARRY_20014
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y42"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELG_20003,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELF_20017,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYAND_20015
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y42"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXG2_20013,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_FASTCARRY_20014,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYAND_20015,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXFAST_20016
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y42"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0G_20011,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXF2_20012,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELG_20003,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXG2_20013
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CY0G_20011
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(5),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYSELG_20003
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X43Y42"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_addsub0003_5_0,
      ADR1 => U2_vcs(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(5)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X43Y43"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => vga_sprite_skyespriteon_addsub0002_6_Q,
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0003_cy_5_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(6)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y43"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0F_20055,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0F_20055,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELF_20047,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXF2_20042
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0F_20055
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(6),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELF_20047
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_5_CYMUXFAST_20016,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_FASTCARRY_20044
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y43"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELG_20035,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELF_20047,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYAND_20045
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y43"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXG2_20043,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_FASTCARRY_20044,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYAND_20045,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXFAST_20046
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y43"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0G_20041,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXF2_20042,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELG_20035,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXG2_20043
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CY0G_20041
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(7),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYSELG_20035
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X43Y43"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_7_Q,
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0003_cy_5_Q,
      ADR3 => vga_sprite_skyespriteon_addsub0002_6_Q,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(7)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y44"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0F_20086,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0F_20086,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELF_20078,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXF2_20073
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0F_20086
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(8),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELF_20078
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXFAST_20077,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_Q
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_7_CYMUXFAST_20046,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_FASTCARRY_20075
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y44"
    )
    port map (
      I0 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELG_20066,
      I1 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELF_20078,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYAND_20076
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y44"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXG2_20074,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_FASTCARRY_20075,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYAND_20076,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXFAST_20077
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y44"
    )
    port map (
      IA => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0G_20072,
      IB => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXF2_20073,
      SEL => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELG_20066,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYMUXG2_20074
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CY0G_20072
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(9),
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_CYSELG_20066
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6699",
      LOC => "SLICE_X43Y44"
    )
    port map (
      ADR0 => U2_vcs(8),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_Q,
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0003_cy_7_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(8)
    );
  b_drvskye_0_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X43Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_0_SRINV_20098,
      O => b_drvskye_0_FFY_RST
    );
  b_drvskye_1 : X_FF
    generic map(
      LOC => "SLICE_X43Y47",
      INIT => '0'
    )
    port map (
      I => b_drvskye_0_DYMUX_20114,
      CE => b_drvskye_0_CEINV_20096,
      CLK => b_drvskye_0_CLKINV_20097,
      SET => GND,
      RST => b_drvskye_0_FFY_RST,
      O => b_drvskye(1)
    );
  b_drvskye_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X43Y47"
    )
    port map (
      O => b_drvskye_0_LOGIC_ZERO_20109
    );
  b_drvskye_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X43Y47"
    )
    port map (
      O => b_drvskye_0_LOGIC_ONE_20134
    );
  b_drvskye_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_0_XORF_20135,
      O => b_drvskye_0_DXMUX_20137
    );
  b_drvskye_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y47"
    )
    port map (
      I0 => b_drvskye_0_CYINIT_20133,
      I1 => b_drvskye_0_F,
      O => b_drvskye_0_XORF_20135
    );
  b_drvskye_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y47"
    )
    port map (
      IA => b_drvskye_0_LOGIC_ONE_20134,
      IB => b_drvskye_0_CYINIT_20133,
      SEL => b_drvskye_0_CYSELF_20124,
      O => b_Madd_drvskye_sub0000_cy_0_Q
    );
  b_drvskye_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_0_BXINV_20122,
      O => b_drvskye_0_CYINIT_20133
    );
  b_drvskye_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_0_F,
      O => b_drvskye_0_CYSELF_20124
    );
  b_drvskye_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_drvskye_0_BXINV_20122
    );
  b_drvskye_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_0_XORG_20112,
      O => b_drvskye_0_DYMUX_20114
    );
  b_drvskye_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y47"
    )
    port map (
      I0 => b_Madd_drvskye_sub0000_cy_0_Q,
      I1 => b_Madd_drvskye_not0000(1),
      O => b_drvskye_0_XORG_20112
    );
  b_drvskye_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_0_CYMUXG_20111,
      O => b_Madd_drvskye_sub0000_cy_1_Q
    );
  b_drvskye_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X43Y47"
    )
    port map (
      IA => b_drvskye_0_LOGIC_ZERO_20109,
      IB => b_Madd_drvskye_sub0000_cy_0_Q,
      SEL => b_drvskye_0_CYSELG_20100,
      O => b_drvskye_0_CYMUXG_20111
    );
  b_drvskye_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_not0000(1),
      O => b_drvskye_0_CYSELG_20100
    );
  b_drvskye_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_drvskye_0_SRINV_20098
    );
  b_drvskye_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvskye_0_CLKINV_20097
    );
  b_drvskye_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not0002_0,
      O => b_drvskye_0_CEINV_20096
    );
  b_Madd_drvskye_not0000_1_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X43Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_drvskye(1),
      ADR3 => VCC,
      O => b_Madd_drvskye_not0000(1)
    );
  b_drvskye_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X43Y48"
    )
    port map (
      O => b_drvskye_2_LOGIC_ZERO_20166
    );
  b_drvskye_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_2_XORF_20194,
      O => b_drvskye_2_DXMUX_20196
    );
  b_drvskye_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y48"
    )
    port map (
      I0 => b_drvskye_2_CYINIT_20193,
      I1 => b_Madd_drvskye_not0000(2),
      O => b_drvskye_2_XORF_20194
    );
  b_drvskye_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y48"
    )
    port map (
      IA => b_drvskye_2_LOGIC_ZERO_20166,
      IB => b_drvskye_2_CYINIT_20193,
      SEL => b_drvskye_2_CYSELF_20172,
      O => b_Madd_drvskye_sub0000_cy_2_Q
    );
  b_drvskye_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y48"
    )
    port map (
      IA => b_drvskye_2_LOGIC_ZERO_20166,
      IB => b_drvskye_2_LOGIC_ZERO_20166,
      SEL => b_drvskye_2_CYSELF_20172,
      O => b_drvskye_2_CYMUXF2_20167
    );
  b_drvskye_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_sub0000_cy_1_Q,
      O => b_drvskye_2_CYINIT_20193
    );
  b_drvskye_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_not0000(2),
      O => b_drvskye_2_CYSELF_20172
    );
  b_drvskye_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_2_XORG_20174,
      O => b_drvskye_2_DYMUX_20176
    );
  b_drvskye_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y48"
    )
    port map (
      I0 => b_Madd_drvskye_sub0000_cy_2_Q,
      I1 => b_Madd_drvskye_not0000(3),
      O => b_drvskye_2_XORG_20174
    );
  b_drvskye_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_2_CYMUXFAST_20171,
      O => b_Madd_drvskye_sub0000_cy_3_Q
    );
  b_drvskye_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_sub0000_cy_1_Q,
      O => b_drvskye_2_FASTCARRY_20169
    );
  b_drvskye_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y48"
    )
    port map (
      I0 => b_drvskye_2_CYSELG_20157,
      I1 => b_drvskye_2_CYSELF_20172,
      O => b_drvskye_2_CYAND_20170
    );
  b_drvskye_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y48"
    )
    port map (
      IA => b_drvskye_2_CYMUXG2_20168,
      IB => b_drvskye_2_FASTCARRY_20169,
      SEL => b_drvskye_2_CYAND_20170,
      O => b_drvskye_2_CYMUXFAST_20171
    );
  b_drvskye_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y48"
    )
    port map (
      IA => b_drvskye_2_LOGIC_ZERO_20166,
      IB => b_drvskye_2_CYMUXF2_20167,
      SEL => b_drvskye_2_CYSELG_20157,
      O => b_drvskye_2_CYMUXG2_20168
    );
  b_drvskye_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_not0000(3),
      O => b_drvskye_2_CYSELG_20157
    );
  b_drvskye_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_drvskye_2_SRINV_20155
    );
  b_drvskye_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvskye_2_CLKINV_20154
    );
  b_drvskye_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not0002_0,
      O => b_drvskye_2_CEINV_20153
    );
  b_drvskye_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X43Y49"
    )
    port map (
      O => b_drvskye_4_LOGIC_ZERO_20226
    );
  b_drvskye_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_4_XORF_20254,
      O => b_drvskye_4_DXMUX_20256
    );
  b_drvskye_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y49"
    )
    port map (
      I0 => b_drvskye_4_CYINIT_20253,
      I1 => b_Madd_drvskye_not0000(4),
      O => b_drvskye_4_XORF_20254
    );
  b_drvskye_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y49"
    )
    port map (
      IA => b_drvskye_4_LOGIC_ZERO_20226,
      IB => b_drvskye_4_CYINIT_20253,
      SEL => b_drvskye_4_CYSELF_20232,
      O => b_Madd_drvskye_sub0000_cy_4_Q
    );
  b_drvskye_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y49"
    )
    port map (
      IA => b_drvskye_4_LOGIC_ZERO_20226,
      IB => b_drvskye_4_LOGIC_ZERO_20226,
      SEL => b_drvskye_4_CYSELF_20232,
      O => b_drvskye_4_CYMUXF2_20227
    );
  b_drvskye_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_sub0000_cy_3_Q,
      O => b_drvskye_4_CYINIT_20253
    );
  b_drvskye_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_not0000(4),
      O => b_drvskye_4_CYSELF_20232
    );
  b_drvskye_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_4_XORG_20234,
      O => b_drvskye_4_DYMUX_20236
    );
  b_drvskye_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y49"
    )
    port map (
      I0 => b_Madd_drvskye_sub0000_cy_4_Q,
      I1 => b_Madd_drvskye_not0000(5),
      O => b_drvskye_4_XORG_20234
    );
  b_drvskye_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_4_CYMUXFAST_20231,
      O => b_Madd_drvskye_sub0000_cy_5_Q
    );
  b_drvskye_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_sub0000_cy_3_Q,
      O => b_drvskye_4_FASTCARRY_20229
    );
  b_drvskye_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y49"
    )
    port map (
      I0 => b_drvskye_4_CYSELG_20217,
      I1 => b_drvskye_4_CYSELF_20232,
      O => b_drvskye_4_CYAND_20230
    );
  b_drvskye_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y49"
    )
    port map (
      IA => b_drvskye_4_CYMUXG2_20228,
      IB => b_drvskye_4_FASTCARRY_20229,
      SEL => b_drvskye_4_CYAND_20230,
      O => b_drvskye_4_CYMUXFAST_20231
    );
  b_drvskye_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y49"
    )
    port map (
      IA => b_drvskye_4_LOGIC_ZERO_20226,
      IB => b_drvskye_4_CYMUXF2_20227,
      SEL => b_drvskye_4_CYSELG_20217,
      O => b_drvskye_4_CYMUXG2_20228
    );
  b_drvskye_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_not0000(5),
      O => b_drvskye_4_CYSELG_20217
    );
  b_drvskye_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_drvskye_4_SRINV_20215
    );
  b_drvskye_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvskye_4_CLKINV_20214
    );
  b_drvskye_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not0002_0,
      O => b_drvskye_4_CEINV_20213
    );
  b_drvskye_6_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_6_SRINV_20275,
      O => b_drvskye_6_FFY_RST
    );
  b_drvskye_7 : X_FF
    generic map(
      LOC => "SLICE_X43Y50",
      INIT => '0'
    )
    port map (
      I => b_drvskye_6_DYMUX_20296,
      CE => b_drvskye_6_CEINV_20273,
      CLK => b_drvskye_6_CLKINV_20274,
      SET => GND,
      RST => b_drvskye_6_FFY_RST,
      O => b_drvskye(7)
    );
  b_Madd_drvskye_not0000_6_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X43Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_drvskye(6),
      ADR3 => VCC,
      O => b_Madd_drvskye_not0000(6)
    );
  b_drvskye_6_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_6_SRINV_20275,
      O => b_drvskye_6_FFX_RST
    );
  b_drvskye_6 : X_FF
    generic map(
      LOC => "SLICE_X43Y50",
      INIT => '0'
    )
    port map (
      I => b_drvskye_6_DXMUX_20316,
      CE => b_drvskye_6_CEINV_20273,
      CLK => b_drvskye_6_CLKINV_20274,
      SET => GND,
      RST => b_drvskye_6_FFX_RST,
      O => b_drvskye(6)
    );
  b_drvskye_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X43Y50"
    )
    port map (
      O => b_drvskye_6_LOGIC_ZERO_20286
    );
  b_drvskye_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_6_XORF_20314,
      O => b_drvskye_6_DXMUX_20316
    );
  b_drvskye_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y50"
    )
    port map (
      I0 => b_drvskye_6_CYINIT_20313,
      I1 => b_Madd_drvskye_not0000(6),
      O => b_drvskye_6_XORF_20314
    );
  b_drvskye_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y50"
    )
    port map (
      IA => b_drvskye_6_LOGIC_ZERO_20286,
      IB => b_drvskye_6_CYINIT_20313,
      SEL => b_drvskye_6_CYSELF_20292,
      O => b_Madd_drvskye_sub0000_cy_6_Q
    );
  b_drvskye_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y50"
    )
    port map (
      IA => b_drvskye_6_LOGIC_ZERO_20286,
      IB => b_drvskye_6_LOGIC_ZERO_20286,
      SEL => b_drvskye_6_CYSELF_20292,
      O => b_drvskye_6_CYMUXF2_20287
    );
  b_drvskye_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_sub0000_cy_5_Q,
      O => b_drvskye_6_CYINIT_20313
    );
  b_drvskye_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_not0000(6),
      O => b_drvskye_6_CYSELF_20292
    );
  b_drvskye_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_6_XORG_20294,
      O => b_drvskye_6_DYMUX_20296
    );
  b_drvskye_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y50"
    )
    port map (
      I0 => b_Madd_drvskye_sub0000_cy_6_Q,
      I1 => b_Madd_drvskye_not0000(7),
      O => b_drvskye_6_XORG_20294
    );
  b_drvskye_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_sub0000_cy_5_Q,
      O => b_drvskye_6_FASTCARRY_20289
    );
  b_drvskye_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y50"
    )
    port map (
      I0 => b_drvskye_6_CYSELG_20277,
      I1 => b_drvskye_6_CYSELF_20292,
      O => b_drvskye_6_CYAND_20290
    );
  b_drvskye_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y50"
    )
    port map (
      IA => b_drvskye_6_CYMUXG2_20288,
      IB => b_drvskye_6_FASTCARRY_20289,
      SEL => b_drvskye_6_CYAND_20290,
      O => b_drvskye_6_CYMUXFAST_20291
    );
  b_drvskye_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y50"
    )
    port map (
      IA => b_drvskye_6_LOGIC_ZERO_20286,
      IB => b_drvskye_6_CYMUXF2_20287,
      SEL => b_drvskye_6_CYSELG_20277,
      O => b_drvskye_6_CYMUXG2_20288
    );
  b_drvskye_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_not0000(7),
      O => b_drvskye_6_CYSELG_20277
    );
  b_drvskye_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_drvskye_6_SRINV_20275
    );
  b_drvskye_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvskye_6_CLKINV_20274
    );
  b_drvskye_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not0002_0,
      O => b_drvskye_6_CEINV_20273
    );
  b_Madd_drvskye_not0000_7_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X43Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_drvskye(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvskye_not0000(7)
    );
  b_drvskye_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X43Y51"
    )
    port map (
      O => b_drvskye_8_LOGIC_ZERO_20366
    );
  b_drvskye_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_8_XORF_20367,
      O => b_drvskye_8_DXMUX_20369
    );
  b_drvskye_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y51"
    )
    port map (
      I0 => b_drvskye_8_CYINIT_20365,
      I1 => b_Madd_drvskye_not0000(8),
      O => b_drvskye_8_XORF_20367
    );
  b_drvskye_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y51"
    )
    port map (
      IA => b_drvskye_8_LOGIC_ZERO_20366,
      IB => b_drvskye_8_CYINIT_20365,
      SEL => b_drvskye_8_CYSELF_20356,
      O => b_Madd_drvskye_sub0000_cy_8_Q
    );
  b_drvskye_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_6_CYMUXFAST_20291,
      O => b_drvskye_8_CYINIT_20365
    );
  b_drvskye_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvskye_not0000(8),
      O => b_drvskye_8_CYSELF_20356
    );
  b_drvskye_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_8_XORG_20345,
      O => b_drvskye_8_DYMUX_20347
    );
  b_drvskye_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y51"
    )
    port map (
      I0 => b_Madd_drvskye_sub0000_cy_8_Q,
      I1 => b_Madd_drvskye_not0000(9),
      O => b_drvskye_8_XORG_20345
    );
  b_drvskye_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_drvskye_8_SRINV_20334
    );
  b_drvskye_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvskye_8_CLKINV_20333
    );
  b_drvskye_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvskye_not0002_0,
      O => b_drvskye_8_CEINV_20332
    );
  b_drvmona_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X38Y47"
    )
    port map (
      O => b_drvmona_0_LOGIC_ZERO_20399
    );
  b_drvmona_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X38Y47"
    )
    port map (
      O => b_drvmona_0_LOGIC_ONE_20423
    );
  b_drvmona_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_0_XORF_20424,
      O => b_drvmona_0_DXMUX_20426
    );
  b_drvmona_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X38Y47"
    )
    port map (
      I0 => b_drvmona_0_CYINIT_20422,
      I1 => b_drvmona_0_F,
      O => b_drvmona_0_XORF_20424
    );
  b_drvmona_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X38Y47"
    )
    port map (
      IA => b_drvmona_0_LOGIC_ONE_20423,
      IB => b_drvmona_0_CYINIT_20422,
      SEL => b_drvmona_0_CYSELF_20413,
      O => b_Madd_drvmona_sub0000_cy_0_Q
    );
  b_drvmona_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X38Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_0_BXINV_20411,
      O => b_drvmona_0_CYINIT_20422
    );
  b_drvmona_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X38Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_0_F,
      O => b_drvmona_0_CYSELF_20413
    );
  b_drvmona_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => b_drvmona_0_BXINV_20411
    );
  b_drvmona_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_0_XORG_20402,
      O => b_drvmona_0_DYMUX_20404
    );
  b_drvmona_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X38Y47"
    )
    port map (
      I0 => b_Madd_drvmona_sub0000_cy_0_Q,
      I1 => b_Madd_drvmona_not0000(1),
      O => b_drvmona_0_XORG_20402
    );
  b_drvmona_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_0_CYMUXG_20401,
      O => b_Madd_drvmona_sub0000_cy_1_Q
    );
  b_drvmona_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X38Y47"
    )
    port map (
      IA => b_drvmona_0_LOGIC_ZERO_20399,
      IB => b_Madd_drvmona_sub0000_cy_0_Q,
      SEL => b_drvmona_0_CYSELG_20390,
      O => b_drvmona_0_CYMUXG_20401
    );
  b_drvmona_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X38Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_not0000(1),
      O => b_drvmona_0_CYSELG_20390
    );
  b_drvmona_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_drvmona_0_SRINV_20388
    );
  b_drvmona_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvmona_0_CLKINV_20387
    );
  b_drvmona_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not0002_0,
      O => b_drvmona_0_CEINV_20386
    );
  b_drvmona_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X38Y48"
    )
    port map (
      O => b_drvmona_2_LOGIC_ZERO_20455
    );
  b_drvmona_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_2_XORF_20482,
      O => b_drvmona_2_DXMUX_20484
    );
  b_drvmona_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X38Y48"
    )
    port map (
      I0 => b_drvmona_2_CYINIT_20481,
      I1 => b_Madd_drvmona_not0000(2),
      O => b_drvmona_2_XORF_20482
    );
  b_drvmona_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X38Y48"
    )
    port map (
      IA => b_drvmona_2_LOGIC_ZERO_20455,
      IB => b_drvmona_2_CYINIT_20481,
      SEL => b_drvmona_2_CYSELF_20461,
      O => b_Madd_drvmona_sub0000_cy_2_Q
    );
  b_drvmona_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X38Y48"
    )
    port map (
      IA => b_drvmona_2_LOGIC_ZERO_20455,
      IB => b_drvmona_2_LOGIC_ZERO_20455,
      SEL => b_drvmona_2_CYSELF_20461,
      O => b_drvmona_2_CYMUXF2_20456
    );
  b_drvmona_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X38Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_sub0000_cy_1_Q,
      O => b_drvmona_2_CYINIT_20481
    );
  b_drvmona_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X38Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_not0000(2),
      O => b_drvmona_2_CYSELF_20461
    );
  b_drvmona_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_2_XORG_20463,
      O => b_drvmona_2_DYMUX_20465
    );
  b_drvmona_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X38Y48"
    )
    port map (
      I0 => b_Madd_drvmona_sub0000_cy_2_Q,
      I1 => b_Madd_drvmona_not0000(3),
      O => b_drvmona_2_XORG_20463
    );
  b_drvmona_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_2_CYMUXFAST_20460,
      O => b_Madd_drvmona_sub0000_cy_3_Q
    );
  b_drvmona_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X38Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_sub0000_cy_1_Q,
      O => b_drvmona_2_FASTCARRY_20458
    );
  b_drvmona_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X38Y48"
    )
    port map (
      I0 => b_drvmona_2_CYSELG_20446,
      I1 => b_drvmona_2_CYSELF_20461,
      O => b_drvmona_2_CYAND_20459
    );
  b_drvmona_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X38Y48"
    )
    port map (
      IA => b_drvmona_2_CYMUXG2_20457,
      IB => b_drvmona_2_FASTCARRY_20458,
      SEL => b_drvmona_2_CYAND_20459,
      O => b_drvmona_2_CYMUXFAST_20460
    );
  b_drvmona_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X38Y48"
    )
    port map (
      IA => b_drvmona_2_LOGIC_ZERO_20455,
      IB => b_drvmona_2_CYMUXF2_20456,
      SEL => b_drvmona_2_CYSELG_20446,
      O => b_drvmona_2_CYMUXG2_20457
    );
  b_drvmona_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X38Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_not0000(3),
      O => b_drvmona_2_CYSELG_20446
    );
  b_drvmona_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_drvmona_2_SRINV_20444
    );
  b_drvmona_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvmona_2_CLKINV_20443
    );
  b_drvmona_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not0002_0,
      O => b_drvmona_2_CEINV_20442
    );
  b_drvmona_2 : X_FF
    generic map(
      LOC => "SLICE_X38Y48",
      INIT => '1'
    )
    port map (
      I => b_drvmona_2_DXMUX_20484,
      CE => b_drvmona_2_CEINV_20442,
      CLK => b_drvmona_2_CLKINV_20443,
      SET => b_drvmona_2_SRINV_20444,
      RST => GND,
      O => b_drvmona(2)
    );
  b_drvmona_5 : X_FF
    generic map(
      LOC => "SLICE_X38Y49",
      INIT => '1'
    )
    port map (
      I => b_drvmona_4_DYMUX_20523,
      CE => b_drvmona_4_CEINV_20500,
      CLK => b_drvmona_4_CLKINV_20501,
      SET => b_drvmona_4_SRINV_20502,
      RST => GND,
      O => b_drvmona(5)
    );
  b_Madd_drvmona_not0000_4_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X38Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvmona(4),
      O => b_Madd_drvmona_not0000(4)
    );
  b_drvmona_4 : X_FF
    generic map(
      LOC => "SLICE_X38Y49",
      INIT => '1'
    )
    port map (
      I => b_drvmona_4_DXMUX_20542,
      CE => b_drvmona_4_CEINV_20500,
      CLK => b_drvmona_4_CLKINV_20501,
      SET => b_drvmona_4_SRINV_20502,
      RST => GND,
      O => b_drvmona(4)
    );
  b_drvmona_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X38Y49"
    )
    port map (
      O => b_drvmona_4_LOGIC_ZERO_20513
    );
  b_drvmona_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_4_XORF_20540,
      O => b_drvmona_4_DXMUX_20542
    );
  b_drvmona_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X38Y49"
    )
    port map (
      I0 => b_drvmona_4_CYINIT_20539,
      I1 => b_Madd_drvmona_not0000(4),
      O => b_drvmona_4_XORF_20540
    );
  b_drvmona_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X38Y49"
    )
    port map (
      IA => b_drvmona_4_LOGIC_ZERO_20513,
      IB => b_drvmona_4_CYINIT_20539,
      SEL => b_drvmona_4_CYSELF_20519,
      O => b_Madd_drvmona_sub0000_cy_4_Q
    );
  b_drvmona_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X38Y49"
    )
    port map (
      IA => b_drvmona_4_LOGIC_ZERO_20513,
      IB => b_drvmona_4_LOGIC_ZERO_20513,
      SEL => b_drvmona_4_CYSELF_20519,
      O => b_drvmona_4_CYMUXF2_20514
    );
  b_drvmona_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X38Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_sub0000_cy_3_Q,
      O => b_drvmona_4_CYINIT_20539
    );
  b_drvmona_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X38Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_not0000(4),
      O => b_drvmona_4_CYSELF_20519
    );
  b_drvmona_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_4_XORG_20521,
      O => b_drvmona_4_DYMUX_20523
    );
  b_drvmona_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X38Y49"
    )
    port map (
      I0 => b_Madd_drvmona_sub0000_cy_4_Q,
      I1 => b_Madd_drvmona_not0000(5),
      O => b_drvmona_4_XORG_20521
    );
  b_drvmona_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_4_CYMUXFAST_20518,
      O => b_Madd_drvmona_sub0000_cy_5_Q
    );
  b_drvmona_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X38Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_sub0000_cy_3_Q,
      O => b_drvmona_4_FASTCARRY_20516
    );
  b_drvmona_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X38Y49"
    )
    port map (
      I0 => b_drvmona_4_CYSELG_20504,
      I1 => b_drvmona_4_CYSELF_20519,
      O => b_drvmona_4_CYAND_20517
    );
  b_drvmona_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X38Y49"
    )
    port map (
      IA => b_drvmona_4_CYMUXG2_20515,
      IB => b_drvmona_4_FASTCARRY_20516,
      SEL => b_drvmona_4_CYAND_20517,
      O => b_drvmona_4_CYMUXFAST_20518
    );
  b_drvmona_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X38Y49"
    )
    port map (
      IA => b_drvmona_4_LOGIC_ZERO_20513,
      IB => b_drvmona_4_CYMUXF2_20514,
      SEL => b_drvmona_4_CYSELG_20504,
      O => b_drvmona_4_CYMUXG2_20515
    );
  b_drvmona_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X38Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_not0000(5),
      O => b_drvmona_4_CYSELG_20504
    );
  b_drvmona_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_drvmona_4_SRINV_20502
    );
  b_drvmona_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvmona_4_CLKINV_20501
    );
  b_drvmona_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not0002_0,
      O => b_drvmona_4_CEINV_20500
    );
  b_Madd_drvmona_not0000_5_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X38Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_drvmona(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvmona_not0000(5)
    );
  b_drvmona_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X38Y50"
    )
    port map (
      O => b_drvmona_6_LOGIC_ZERO_20571
    );
  b_drvmona_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_6_XORF_20598,
      O => b_drvmona_6_DXMUX_20600
    );
  b_drvmona_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X38Y50"
    )
    port map (
      I0 => b_drvmona_6_CYINIT_20597,
      I1 => b_Madd_drvmona_not0000(6),
      O => b_drvmona_6_XORF_20598
    );
  b_drvmona_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X38Y50"
    )
    port map (
      IA => b_drvmona_6_LOGIC_ZERO_20571,
      IB => b_drvmona_6_CYINIT_20597,
      SEL => b_drvmona_6_CYSELF_20577,
      O => b_Madd_drvmona_sub0000_cy_6_Q
    );
  b_drvmona_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X38Y50"
    )
    port map (
      IA => b_drvmona_6_LOGIC_ZERO_20571,
      IB => b_drvmona_6_LOGIC_ZERO_20571,
      SEL => b_drvmona_6_CYSELF_20577,
      O => b_drvmona_6_CYMUXF2_20572
    );
  b_drvmona_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X38Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_sub0000_cy_5_Q,
      O => b_drvmona_6_CYINIT_20597
    );
  b_drvmona_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X38Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_not0000(6),
      O => b_drvmona_6_CYSELF_20577
    );
  b_drvmona_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_6_XORG_20579,
      O => b_drvmona_6_DYMUX_20581
    );
  b_drvmona_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X38Y50"
    )
    port map (
      I0 => b_Madd_drvmona_sub0000_cy_6_Q,
      I1 => b_Madd_drvmona_not0000(7),
      O => b_drvmona_6_XORG_20579
    );
  b_drvmona_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X38Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_sub0000_cy_5_Q,
      O => b_drvmona_6_FASTCARRY_20574
    );
  b_drvmona_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X38Y50"
    )
    port map (
      I0 => b_drvmona_6_CYSELG_20562,
      I1 => b_drvmona_6_CYSELF_20577,
      O => b_drvmona_6_CYAND_20575
    );
  b_drvmona_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X38Y50"
    )
    port map (
      IA => b_drvmona_6_CYMUXG2_20573,
      IB => b_drvmona_6_FASTCARRY_20574,
      SEL => b_drvmona_6_CYAND_20575,
      O => b_drvmona_6_CYMUXFAST_20576
    );
  b_drvmona_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X38Y50"
    )
    port map (
      IA => b_drvmona_6_LOGIC_ZERO_20571,
      IB => b_drvmona_6_CYMUXF2_20572,
      SEL => b_drvmona_6_CYSELG_20562,
      O => b_drvmona_6_CYMUXG2_20573
    );
  b_drvmona_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X38Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_not0000(7),
      O => b_drvmona_6_CYSELG_20562
    );
  b_drvmona_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_drvmona_6_SRINV_20560
    );
  b_drvmona_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvmona_6_CLKINV_20559
    );
  b_drvmona_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not0002_0,
      O => b_drvmona_6_CEINV_20558
    );
  b_drvmona_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X38Y51"
    )
    port map (
      O => b_drvmona_8_LOGIC_ZERO_20648
    );
  b_drvmona_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_8_XORF_20649,
      O => b_drvmona_8_DXMUX_20651
    );
  b_drvmona_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X38Y51"
    )
    port map (
      I0 => b_drvmona_8_CYINIT_20647,
      I1 => b_Madd_drvmona_not0000(8),
      O => b_drvmona_8_XORF_20649
    );
  b_drvmona_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X38Y51"
    )
    port map (
      IA => b_drvmona_8_LOGIC_ZERO_20648,
      IB => b_drvmona_8_CYINIT_20647,
      SEL => b_drvmona_8_CYSELF_20638,
      O => b_Madd_drvmona_sub0000_cy_8_Q
    );
  b_drvmona_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X38Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_6_CYMUXFAST_20576,
      O => b_drvmona_8_CYINIT_20647
    );
  b_drvmona_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X38Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_Madd_drvmona_not0000(8),
      O => b_drvmona_8_CYSELF_20638
    );
  b_drvmona_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_8_XORG_20628,
      O => b_drvmona_8_DYMUX_20630
    );
  b_drvmona_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X38Y51"
    )
    port map (
      I0 => b_Madd_drvmona_sub0000_cy_8_Q,
      I1 => b_Madd_drvmona_not0000(9),
      O => b_drvmona_8_XORG_20628
    );
  b_drvmona_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => b_drvmona_8_SRINV_20617
    );
  b_drvmona_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => b_drvmona_8_CLKINV_20616
    );
  b_drvmona_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => b_drvmona_not0002_0,
      O => b_drvmona_8_CEINV_20615
    );
  vga_sprite_Msub_ypixMona_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X35Y44"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(3),
      ADR1 => b_rmonav(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_lut(3)
    );
  vga_sprite_Msub_ypixMona_lut_5_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X35Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona_sub0000(5),
      ADR2 => VCC,
      ADR3 => b_rmonav(5),
      O => vga_sprite_Msub_ypixMona_lut(5)
    );
  vga_sprite_Msub_ypixMona_lut_2_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X35Y44"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(2),
      ADR1 => VCC,
      ADR2 => b_rmonav(2),
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_lut(2)
    );
  vga_sprite_Msub_ypixMona_lut_0_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X35Y43"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rmonav(0),
      O => vga_sprite_Msub_ypixMona_lut(0)
    );
  vga_sprite_Msub_ypixMona_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X35Y45"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(4),
      ADR1 => b_rmonav(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_lut(4)
    );
  vga_sprite_Msub_ypixMona_lut_8_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X35Y47"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(8),
      ADR1 => VCC,
      ADR2 => b_rmonav(8),
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_lut(8)
    );
  vga_sprite_Msub_ypixMona_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X35Y47"
    )
    port map (
      ADR0 => b_rmonav(9),
      ADR1 => vga_sprite_ypixMona_sub0000(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_lut(9)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X47Y39"
    )
    port map (
      ADR0 => b_creyv(2),
      ADR1 => VCC,
      ADR2 => U2_HCS(2),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(2)
    );
  vga_sprite_Msub_ypixMona_lut_7_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X35Y46"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rmonav(7),
      O => vga_sprite_Msub_ypixMona_lut(7)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y38"
    )
    port map (
      ADR0 => b_creyv(1),
      ADR1 => U2_HCS(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(1)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X35Y57"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0003_lut_9_Q,
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0003_cy_7_0,
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(9)
    );
  vga_sprite_Msub_ypixMona_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X35Y43"
    )
    port map (
      ADR0 => b_rmonav(1),
      ADR1 => vga_sprite_ypixMona_sub0000(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_lut(1)
    );
  vga_sprite_Msub_ypixMona_lut_6_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X35Y46"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rmonav(6),
      O => vga_sprite_Msub_ypixMona_lut(6)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X47Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_creyv(3),
      ADR2 => U2_HCS(3),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(3)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y38"
    )
    port map (
      ADR0 => b_creyv(0),
      ADR1 => U2_HCS(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(0)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3CC3",
      LOC => "SLICE_X47Y40"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_addsub0000_5_0,
      ADR1 => b_creyv(5),
      ADR2 => U2_HCS(5),
      ADR3 => b_creyv(4),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(5)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X47Y40"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_addsub0000_4_0,
      ADR1 => b_creyv(4),
      ADR2 => U2_HCS(4),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(4)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X47Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0001_lut_7_0,
      ADR2 => U2_HCS(7),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(7)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"7887",
      LOC => "SLICE_X47Y41"
    )
    port map (
      ADR0 => b_creyv(5),
      ADR1 => b_creyv(4),
      ADR2 => U2_HCS(6),
      ADR3 => b_creyv(6),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(6)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X47Y42"
    )
    port map (
      ADR0 => U2_HCS(9),
      ADR1 => b_creyv(9),
      ADR2 => b_creyv(8),
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0000_cy(7),
      O => vga_sprite_Mcompar_reyspriteon_cmp_gt0000_lut(9)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6969",
      LOC => "SLICE_X35Y57"
    )
    port map (
      ADR0 => U2_vcs(8),
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_Q,
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0003_cy_7_0,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_lt0000_lut(8)
    );
  vga_sprite_Madd_skyespriteon_addsub0002_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X45Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rskyev(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_skyespriteon_addsub0002_lut(1)
    );
  vga_sprite_Madd_skyespriteon_addsub0002_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X45Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rskyev(0),
      ADR3 => VCC,
      O => vga_sprite_Madd_skyespriteon_addsub0002_lut(0)
    );
  vga_sprite_Madd_skyespriteon_addsub0002_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X45Y43"
    )
    port map (
      ADR0 => b_rskyev(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_skyespriteon_addsub0002_lut(3)
    );
  vga_sprite_Madd_skyespriteon_addsub0002_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X45Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rskyev(2),
      ADR3 => VCC,
      O => vga_sprite_Madd_skyespriteon_addsub0002_lut(2)
    );
  vga_sprite_Madd_skyespriteon_addsub0002_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X45Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rskyev(4),
      ADR3 => VCC,
      O => vga_sprite_Madd_skyespriteon_addsub0002_lut(4)
    );
  b_Madd_dcvskye_not0000_3_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X53Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvskye(3),
      O => b_Madd_dcvskye_not0000(3)
    );
  b_dcvskye_3 : X_FF
    generic map(
      LOC => "SLICE_X53Y37",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_2_DYMUX_6662,
      CE => b_dcvskye_2_CEINV_6639,
      CLK => b_dcvskye_2_CLKINV_6640,
      SET => b_dcvskye_2_SRINV_6641,
      RST => GND,
      O => b_dcvskye(3)
    );
  b_Madd_dcvskye_not0000_2_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X53Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvskye(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvskye_not0000(2)
    );
  b_dcvskye_2 : X_FF
    generic map(
      LOC => "SLICE_X53Y37",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_2_DXMUX_6681,
      CE => b_dcvskye_2_CEINV_6639,
      CLK => b_dcvskye_2_CLKINV_6640,
      SET => b_dcvskye_2_SRINV_6641,
      RST => GND,
      O => b_dcvskye(2)
    );
  b_Madd_dcvskye_not0000_5_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X53Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_dcvskye(5),
      ADR3 => VCC,
      O => b_Madd_dcvskye_not0000(5)
    );
  b_dcvskye_5 : X_FF
    generic map(
      LOC => "SLICE_X53Y38",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_4_DYMUX_6720,
      CE => b_dcvskye_4_CEINV_6697,
      CLK => b_dcvskye_4_CLKINV_6698,
      SET => b_dcvskye_4_SRINV_6699,
      RST => GND,
      O => b_dcvskye(5)
    );
  b_Madd_dcvskye_not0000_4_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X53Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvskye(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvskye_not0000(4)
    );
  b_dcvskye_4 : X_FF
    generic map(
      LOC => "SLICE_X53Y38",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_4_DXMUX_6739,
      CE => b_dcvskye_4_CEINV_6697,
      CLK => b_dcvskye_4_CLKINV_6698,
      SET => b_dcvskye_4_SRINV_6699,
      RST => GND,
      O => b_dcvskye(4)
    );
  b_Madd_dcvskye_not0000_7_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X53Y39"
    )
    port map (
      ADR0 => b_dcvskye(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvskye_not0000(7)
    );
  b_dcvskye_7 : X_FF
    generic map(
      LOC => "SLICE_X53Y39",
      INIT => '1'
    )
    port map (
      I => b_dcvskye_6_DYMUX_6778,
      CE => b_dcvskye_6_CEINV_6755,
      CLK => b_dcvskye_6_CLKINV_6756,
      SET => b_dcvskye_6_SRINV_6757,
      RST => GND,
      O => b_dcvskye(7)
    );
  b_Madd_add0003_add0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X44Y47"
    )
    port map (
      ADR0 => b_rskyev(0),
      ADR1 => b_drvskye(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0003_add0000_lut(0)
    );
  b_Madd_add0003_add0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X44Y48"
    )
    port map (
      ADR0 => b_rskyev(3),
      ADR1 => VCC,
      ADR2 => b_drvskye(3),
      ADR3 => VCC,
      O => b_Madd_add0003_add0000_lut(3)
    );
  b_Madd_add0003_add0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X44Y48"
    )
    port map (
      ADR0 => b_drvskye(2),
      ADR1 => b_rskyev(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0003_add0000_lut(2)
    );
  b_Madd_add0003_add0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X44Y49"
    )
    port map (
      ADR0 => b_rskyev(5),
      ADR1 => b_drvskye(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0003_add0000_lut(5)
    );
  b_Madd_add0003_add0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X44Y49"
    )
    port map (
      ADR0 => b_rskyev(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvskye(4),
      O => b_Madd_add0003_add0000_lut(4)
    );
  b_Madd_add0003_add0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X44Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rskyev(7),
      ADR2 => b_drvskye(7),
      ADR3 => VCC,
      O => b_Madd_add0003_add0000_lut(7)
    );
  b_Madd_add0003_add0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X44Y50"
    )
    port map (
      ADR0 => b_rskyev(6),
      ADR1 => b_drvskye(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0003_add0000_lut(6)
    );
  b_Maccum_rskyev_lut_9_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X44Y51"
    )
    port map (
      ADR0 => b_drvskye(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rskyev(9),
      O => b_Maccum_rskyev_lut(9)
    );
  vga_sprite_Mcompar_red_cmp_le0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X37Y28"
    )
    port map (
      ADR0 => vga_sprite_wall(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_HCS(2),
      O => vga_sprite_Mcompar_red_cmp_le0000_lut(2)
    );
  vga_sprite_Mcompar_red_cmp_le0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X37Y29"
    )
    port map (
      ADR0 => U2_HCS(5),
      ADR1 => vga_sprite_wall(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_red_cmp_le0000_lut(5)
    );
  vga_sprite_Mcompar_red_cmp_le0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X37Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_wall(4),
      ADR2 => U2_HCS(4),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_red_cmp_le0000_lut(4)
    );
  vga_sprite_Mcompar_red_cmp_le0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X37Y30"
    )
    port map (
      ADR0 => vga_sprite_wall(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_HCS(7),
      O => vga_sprite_Mcompar_red_cmp_le0000_lut(7)
    );
  vga_sprite_Mcompar_red_cmp_le0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X37Y30"
    )
    port map (
      ADR0 => vga_sprite_wall(6),
      ADR1 => VCC,
      ADR2 => U2_HCS(6),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_red_cmp_le0000_lut(6)
    );
  vga_sprite_Mcompar_red_cmp_le0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X37Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_wall(9),
      ADR2 => U2_HCS(9),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_red_cmp_le0000_lut(9)
    );
  vga_sprite_Mcompar_red_cmp_le0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X37Y31"
    )
    port map (
      ADR0 => U2_HCS(8),
      ADR1 => vga_sprite_wall(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_red_cmp_le0000_lut(8)
    );
  b_Madd_dcvmona_not0000_1_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X33Y42"
    )
    port map (
      ADR0 => b_dcvmona(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvmona_not0000(1)
    );
  b_dcvmona_1 : X_FF
    generic map(
      LOC => "SLICE_X33Y42",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_0_DYMUX_7214,
      CE => b_dcvmona_0_CEINV_7196,
      CLK => b_dcvmona_0_CLKINV_7197,
      SET => GND,
      RST => b_dcvmona_0_SRINV_7198,
      O => b_dcvmona(1)
    );
  b_dcvmona_0 : X_FF
    generic map(
      LOC => "SLICE_X33Y42",
      INIT => '1'
    )
    port map (
      I => b_dcvmona_0_DXMUX_7237,
      CE => b_dcvmona_0_CEINV_7196,
      CLK => b_dcvmona_0_CLKINV_7197,
      SET => b_dcvmona_0_SRINV_7198,
      RST => GND,
      O => b_dcvmona(0)
    );
  b_dcvmona_5 : X_FF
    generic map(
      LOC => "SLICE_X33Y44",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_4_DYMUX_7336,
      CE => b_dcvmona_4_CEINV_7313,
      CLK => b_dcvmona_4_CLKINV_7314,
      SET => GND,
      RST => b_dcvmona_4_SRINV_7315,
      O => b_dcvmona(5)
    );
  b_Madd_dcvmona_not0000_4_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X33Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_dcvmona(4),
      ADR3 => VCC,
      O => b_Madd_dcvmona_not0000(4)
    );
  b_dcvmona_4 : X_FF
    generic map(
      LOC => "SLICE_X33Y44",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_4_DXMUX_7356,
      CE => b_dcvmona_4_CEINV_7313,
      CLK => b_dcvmona_4_CLKINV_7314,
      SET => GND,
      RST => b_dcvmona_4_SRINV_7315,
      O => b_dcvmona(4)
    );
  b_Madd_dcvmona_not0000_7_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X33Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvmona(7),
      O => b_Madd_dcvmona_not0000(7)
    );
  b_dcvmona_7 : X_FF
    generic map(
      LOC => "SLICE_X33Y45",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_6_DYMUX_7396,
      CE => b_dcvmona_6_CEINV_7373,
      CLK => b_dcvmona_6_CLKINV_7374,
      SET => GND,
      RST => b_dcvmona_6_SRINV_7375,
      O => b_dcvmona(7)
    );
  b_Madd_dcvmona_not0000_6_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X33Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvmona(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvmona_not0000(6)
    );
  b_dcvmona_6 : X_FF
    generic map(
      LOC => "SLICE_X33Y45",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_6_DXMUX_7416,
      CE => b_dcvmona_6_CEINV_7373,
      CLK => b_dcvmona_6_CLKINV_7374,
      SET => GND,
      RST => b_dcvmona_6_SRINV_7375,
      O => b_dcvmona(6)
    );
  b_Madd_dcvmona_not0000_9_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X33Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvmona(9),
      O => b_Madd_dcvmona_not0000(9)
    );
  b_dcvmona_9 : X_FF
    generic map(
      LOC => "SLICE_X33Y46",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_8_DYMUX_7447,
      CE => b_dcvmona_8_CEINV_7432,
      CLK => b_dcvmona_8_CLKINV_7433,
      SET => GND,
      RST => b_dcvmona_8_SRINV_7434,
      O => b_dcvmona(9)
    );
  b_Madd_dcvmona_not0000_8_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X33Y46"
    )
    port map (
      ADR0 => b_dcvmona(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvmona_not0000(8)
    );
  b_dcvmona_8 : X_FF
    generic map(
      LOC => "SLICE_X33Y46",
      INIT => '0'
    )
    port map (
      I => b_dcvmona_8_DXMUX_7469,
      CE => b_dcvmona_8_CEINV_7432,
      CLK => b_dcvmona_8_CLKINV_7433,
      SET => GND,
      RST => b_dcvmona_8_SRINV_7434,
      O => b_dcvmona(8)
    );
  b_Madd_add0000_add0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y42"
    )
    port map (
      ADR0 => b_creyv(1),
      ADR1 => b_dcvrey(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0000_add0000_lut(1)
    );
  b_Madd_add0000_add0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X55Y44"
    )
    port map (
      ADR0 => b_creyv(5),
      ADR1 => VCC,
      ADR2 => b_dcvrey(5),
      ADR3 => VCC,
      O => b_Madd_add0000_add0000_lut(5)
    );
  b_Madd_add0000_add0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y44"
    )
    port map (
      ADR0 => b_creyv(4),
      ADR1 => b_dcvrey(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0000_add0000_lut(4)
    );
  b_Madd_add0000_add0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X55Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_creyv(7),
      ADR2 => VCC,
      ADR3 => b_dcvrey(7),
      O => b_Madd_add0000_add0000_lut(7)
    );
  b_Madd_add0000_add0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X55Y45"
    )
    port map (
      ADR0 => b_creyv(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvrey(6),
      O => b_Madd_add0000_add0000_lut(6)
    );
  b_Maccum_creyv_lut_9_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X55Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvrey(9),
      ADR2 => b_creyv(9),
      ADR3 => VCC,
      O => b_Maccum_creyv_lut(9)
    );
  b_Madd_add0000_add0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X55Y46"
    )
    port map (
      ADR0 => b_creyv(8),
      ADR1 => VCC,
      ADR2 => b_dcvrey(8),
      ADR3 => VCC,
      O => b_Madd_add0000_add0000_lut(8)
    );
  vga_sprite_Msub_xpixMona_lut_1_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X27Y38"
    )
    port map (
      ADR0 => U2_HCS(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_cmonav(1),
      O => vga_sprite_Msub_xpixMona_lut(1)
    );
  vga_sprite_Msub_xpixMona_lut_0_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X27Y38"
    )
    port map (
      ADR0 => U2_HCS(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_cmonav(0),
      O => vga_sprite_Msub_xpixMona_lut(0)
    );
  vga_sprite_Msub_xpixMona_lut_4_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X27Y40"
    )
    port map (
      ADR0 => U2_HCS(4),
      ADR1 => vga_sprite_xpixMona_sub0000_4_0,
      ADR2 => VCC,
      ADR3 => b_cmonav(4),
      O => vga_sprite_Msub_xpixMona_lut(4)
    );
  vga_sprite_Msub_xpixMona_lut_7_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X27Y41"
    )
    port map (
      ADR0 => vga_sprite_xpixMona_sub0000_7_0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_cmonav(7),
      O => vga_sprite_Msub_xpixMona_lut(7)
    );
  vga_sprite_Msub_xpixMona_lut_6_Q : X_LUT4
    generic map(
      INIT => X"C396",
      LOC => "SLICE_X27Y41"
    )
    port map (
      ADR0 => U2_HCS(5),
      ADR1 => b_cmonav(6),
      ADR2 => U2_HCS(6),
      ADR3 => U2_HCS(4),
      O => vga_sprite_Msub_xpixMona_lut(6)
    );
  vga_sprite_Msub_xpixMona_lut_9_Q : X_LUT4
    generic map(
      INIT => X"A659",
      LOC => "SLICE_X27Y42"
    )
    port map (
      ADR0 => U2_HCS(9),
      ADR1 => vga_sprite_xpixMona_sub0000_8_bdd0,
      ADR2 => U2_HCS(8),
      ADR3 => b_cmonav(9),
      O => vga_sprite_Msub_xpixMona_lut(9)
    );
  vga_sprite_Msub_xpixMona_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5AA5",
      LOC => "SLICE_X27Y42"
    )
    port map (
      ADR0 => U2_HCS(8),
      ADR1 => vga_sprite_xpixMona_sub0000_8_0,
      ADR2 => vga_sprite_xpixMona_sub0000_8_bdd0,
      ADR3 => b_cmonav(8),
      O => vga_sprite_Msub_xpixMona_lut(8)
    );
  b_Maccum_creyv_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X53Y41"
    )
    port map (
      ADR0 => b_dcvrey(1),
      ADR1 => b_creyv(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_creyv_lut(1)
    );
  b_creyv_1 : X_FF
    generic map(
      LOC => "SLICE_X53Y41",
      INIT => '0'
    )
    port map (
      I => b_creyv_0_DYMUX_7869,
      CE => b_creyv_0_CEINV_7852,
      CLK => b_creyv_0_CLKINV_7853,
      SET => GND,
      RST => b_creyv_0_SRINV_7854,
      O => b_creyv(1)
    );
  b_Maccum_creyv_lut_0_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X53Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_creyv(0),
      ADR2 => b_dcvrey(0),
      ADR3 => VCC,
      O => b_Maccum_creyv_lut(0)
    );
  b_creyv_0 : X_FF
    generic map(
      LOC => "SLICE_X53Y41",
      INIT => '0'
    )
    port map (
      I => b_creyv_0_DXMUX_7891,
      CE => b_creyv_0_CEINV_7852,
      CLK => b_creyv_0_CLKINV_7853,
      SET => GND,
      RST => b_creyv_0_SRINV_7854,
      O => b_creyv(0)
    );
  b_creyv_2 : X_FF
    generic map(
      LOC => "SLICE_X53Y42",
      INIT => '0'
    )
    port map (
      I => b_creyv_2_DXMUX_7952,
      CE => b_creyv_2_CEINV_7910,
      CLK => b_creyv_2_CLKINV_7911,
      SET => GND,
      RST => b_creyv_2_SRINV_7912,
      O => b_creyv(2)
    );
  b_Maccum_creyv_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X53Y43"
    )
    port map (
      ADR0 => b_dcvrey(5),
      ADR1 => b_creyv(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_creyv_lut(5)
    );
  b_creyv_5 : X_FF
    generic map(
      LOC => "SLICE_X53Y43",
      INIT => '0'
    )
    port map (
      I => b_creyv_4_DYMUX_7993,
      CE => b_creyv_4_CEINV_7971,
      CLK => b_creyv_4_CLKINV_7972,
      SET => GND,
      RST => b_creyv_4_SRINV_7973,
      O => b_creyv(5)
    );
  b_Maccum_creyv_lut_4_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X53Y43"
    )
    port map (
      ADR0 => b_creyv(4),
      ADR1 => VCC,
      ADR2 => b_dcvrey(4),
      ADR3 => VCC,
      O => b_Maccum_creyv_lut(4)
    );
  b_creyv_4 : X_FF
    generic map(
      LOC => "SLICE_X53Y43",
      INIT => '1'
    )
    port map (
      I => b_creyv_4_DXMUX_8013,
      CE => b_creyv_4_CEINV_7971,
      CLK => b_creyv_4_CLKINV_7972,
      SET => b_creyv_4_SRINV_7973,
      RST => GND,
      O => b_creyv(4)
    );
  b_Maccum_creyv_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X53Y44"
    )
    port map (
      ADR0 => b_dcvrey(7),
      ADR1 => b_creyv(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_creyv_lut(7)
    );
  b_creyv_7 : X_FF
    generic map(
      LOC => "SLICE_X53Y44",
      INIT => '0'
    )
    port map (
      I => b_creyv_6_DYMUX_8053,
      CE => b_creyv_6_CEINV_8031,
      CLK => b_creyv_6_CLKINV_8032,
      SET => GND,
      RST => b_creyv_6_SRINV_8033,
      O => b_creyv(7)
    );
  b_Maccum_creyv_lut_6_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X53Y44"
    )
    port map (
      ADR0 => b_creyv(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvrey(6),
      O => b_Maccum_creyv_lut(6)
    );
  b_creyv_6 : X_FF
    generic map(
      LOC => "SLICE_X53Y44",
      INIT => '1'
    )
    port map (
      I => b_creyv_6_DXMUX_8073,
      CE => b_creyv_6_CEINV_8031,
      CLK => b_creyv_6_CLKINV_8032,
      SET => b_creyv_6_SRINV_8033,
      RST => GND,
      O => b_creyv(6)
    );
  b_Maccum_creyv_lut_9_1 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X53Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_dcvrey(9),
      ADR3 => b_creyv(9),
      O => b_Maccum_creyv_lut_9_1_8099
    );
  b_creyv_9 : X_FF
    generic map(
      LOC => "SLICE_X53Y45",
      INIT => '0'
    )
    port map (
      I => b_creyv_8_DYMUX_8104,
      CE => b_creyv_8_CEINV_8090,
      CLK => b_creyv_8_CLKINV_8091,
      SET => GND,
      RST => b_creyv_8_SRINV_8092,
      O => b_creyv(9)
    );
  btn_1_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD64",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_1_INBUF,
      O => btn_1_IBUF_5241
    );
  btn_2_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD68",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_2_INBUF,
      O => btn_2_IBUF_5242
    );
  btn_3_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD73",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_INBUF,
      O => btn_3_IBUF_5110
    );
  b_drvskye_not000221_SW1 : X_LUT4
    generic map(
      INIT => X"A8A8",
      LOC => "SLICE_X42Y50"
    )
    port map (
      ADR0 => b_rmonav_not0001,
      ADR1 => b_add0003_add0000(8),
      ADR2 => b_add0003_add0000(9),
      ADR3 => VCC,
      O => b_drvskye_not000221_SW1_O_pack_1
    );
  b_dcvrey_not00024 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X54Y45"
    )
    port map (
      ADR0 => b_add0000_add0000(7),
      ADR1 => b_add0000_add0000(8),
      ADR2 => b_add0000_add0000(5),
      ADR3 => b_add0000_add0000(6),
      O => b_dcvrey_not00024_O_pack_1
    );
  b_dcvrey_not000216 : X_LUT4
    generic map(
      INIT => X"C800",
      LOC => "SLICE_X54Y45"
    )
    port map (
      ADR0 => b_dcvrey_not00027_0,
      ADR1 => b_rmonav_not0001,
      ADR2 => b_dcvrey_not00024_O,
      ADR3 => b_add0000_add0000(9),
      O => b_dcvrey_not0002
    );
  b_drvmona_not000221_SW1 : X_LUT4
    generic map(
      INIT => X"A8A8",
      LOC => "SLICE_X39Y48"
    )
    port map (
      ADR0 => b_rmonav_not0001,
      ADR1 => b_add0005_add0000(9),
      ADR2 => b_add0005_add0000(8),
      ADR3 => VCC,
      O => b_drvmona_not000221_SW1_O_pack_1
    );
  b_drvmona_not000226 : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X39Y48"
    )
    port map (
      ADR0 => b_drvmona_not00026_0,
      ADR1 => b_add0005_add0000(7),
      ADR2 => b_drvmona_not000221_SW1_O,
      ADR3 => N26_0,
      O => b_drvmona_not0002
    );
  U2_vcs_cmp_eq0000 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X36Y43"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(1),
      ADR2 => N2_0,
      ADR3 => U2_vcs(2),
      O => U2_vcs_cmp_eq0000_pack_2
    );
  U2_Mcount_vcs_eqn_01 : X_LUT4
    generic map(
      INIT => X"0A0A",
      LOC => "SLICE_X36Y43"
    )
    port map (
      ADR0 => U2_Result(0),
      ADR1 => VCC,
      ADR2 => U2_vcs_cmp_eq0000_5383,
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_0
    );
  U2_vcs_0 : X_FF
    generic map(
      LOC => "SLICE_X36Y43",
      INIT => '0'
    )
    port map (
      I => U2_vcs_0_DXMUX_9246,
      CE => U2_vcs_0_CEINV_9227,
      CLK => U2_vcs_0_CLKINV_9228,
      SET => GND,
      RST => U2_vcs_0_FFX_RSTAND_9252,
      O => U2_vcs(0)
    );
  U2_vcs_0_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X36Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => U2_vcs_0_FFX_RSTAND_9252
    );
  vga_sprite_present_state_cmp_gt0000219 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X34Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_wall(9),
      ADR2 => VCC,
      ADR3 => vga_sprite_wall(8),
      O => vga_sprite_present_state_cmp_gt0000219_pack_1
    );
  vga_sprite_present_state_cmp_gt0000222 : X_LUT4
    generic map(
      INIT => X"EC00",
      LOC => "SLICE_X34Y28"
    )
    port map (
      ADR0 => vga_sprite_present_state_cmp_gt000027_5384,
      ADR1 => vga_sprite_present_state_cmp_gt000022_0,
      ADR2 => vga_sprite_wall(4),
      ADR3 => vga_sprite_present_state_cmp_gt0000219_5385,
      O => vga_sprite_present_state_cmp_gt0000
    );
  vga_sprite_present_state_cmp_gt000027 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X34Y27"
    )
    port map (
      ADR0 => vga_sprite_wall(0),
      ADR1 => vga_sprite_wall(2),
      ADR2 => vga_sprite_wall(1),
      ADR3 => vga_sprite_wall(3),
      O => vga_sprite_present_state_cmp_gt000027_pack_1
    );
  vga_sprite_present_state_cmp_gt0000_inv1 : X_LUT4
    generic map(
      INIT => X"337F",
      LOC => "SLICE_X34Y27"
    )
    port map (
      ADR0 => vga_sprite_wall(4),
      ADR1 => vga_sprite_present_state_cmp_gt0000219_5385,
      ADR2 => vga_sprite_present_state_cmp_gt000027_5384,
      ADR3 => vga_sprite_present_state_cmp_gt000022_0,
      O => vga_sprite_present_state_cmp_gt0000_inv
    );
  b_drvskye_not00021 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X42Y48"
    )
    port map (
      ADR0 => b_add0003_add0000(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_add0003_add0000(3),
      O => b_drvskye_not00021_O_pack_1
    );
  b_drvskye_not00026 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X42Y48"
    )
    port map (
      ADR0 => b_add0003_add0000(6),
      ADR1 => b_add0003_add0000(4),
      ADR2 => b_add0003_add0000(5),
      ADR3 => b_drvskye_not00021_O,
      O => b_drvskye_not00026_9323
    );
  b_drvmona_not00021 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X39Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_add0005_add0000(3),
      ADR3 => b_add0005_add0000(2),
      O => b_drvmona_not00021_O_pack_1
    );
  b_drvmona_not00026 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X39Y49"
    )
    port map (
      ADR0 => b_add0005_add0000(6),
      ADR1 => b_add0005_add0000(5),
      ADR2 => b_add0005_add0000(4),
      ADR3 => b_drvmona_not00021_O,
      O => b_drvmona_not00026_9347
    );
  U2_HCS_cmp_eq000014 : X_LUT4
    generic map(
      INIT => X"0101",
      LOC => "SLICE_X40Y40"
    )
    port map (
      ADR0 => U2_HCS(6),
      ADR1 => U2_HCS(5),
      ADR2 => U2_HCS(7),
      ADR3 => VCC,
      O => U2_N3_pack_1
    );
  U2_HCS_cmp_eq00005 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X40Y40"
    )
    port map (
      ADR0 => U2_HCS(0),
      ADR1 => U2_HCS(1),
      ADR2 => U2_HCS(9),
      ADR3 => U2_N3,
      O => U2_HCS_cmp_eq00005_9371
    );
  b_drvrey_not000221_SW1 : X_LUT4
    generic map(
      INIT => X"F0C0",
      LOC => "SLICE_X40Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_add0001_add0000(8),
      ADR2 => b_rmonav_not0001,
      ADR3 => b_add0001_add0000(9),
      O => b_drvrey_not000221_SW1_O_pack_1
    );
  b_drvrey_not000226 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X40Y53"
    )
    port map (
      ADR0 => b_drvrey_not00026_0,
      ADR1 => N23_0,
      ADR2 => b_drvrey_not000221_SW1_O,
      ADR3 => b_add0001_add0000(7),
      O => b_drvrey_not0002
    );
  U2_Mcount_HCS_eqn_21 : X_LUT4
    generic map(
      INIT => X"3F00",
      LOC => "SLICE_X38Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS_cmp_eq00005_0,
      ADR2 => U2_HCS_cmp_eq000010_5412,
      ADR3 => U2_Result_2_1,
      O => U2_Mcount_HCS_eqn_2
    );
  U2_HCS_2 : X_FF
    generic map(
      LOC => "SLICE_X38Y38",
      INIT => '0'
    )
    port map (
      I => U2_HCS_3_DYMUX_9484,
      CE => VCC,
      CLK => U2_HCS_3_CLKINV_9474,
      SET => GND,
      RST => U2_HCS_3_SRINV_9475,
      O => U2_HCS(2)
    );
  U2_Mcount_HCS_eqn_31 : X_LUT4
    generic map(
      INIT => X"2A2A",
      LOC => "SLICE_X38Y38"
    )
    port map (
      ADR0 => U2_Result_3_1,
      ADR1 => U2_HCS_cmp_eq00005_0,
      ADR2 => U2_HCS_cmp_eq000010_5412,
      ADR3 => VCC,
      O => U2_Mcount_HCS_eqn_3
    );
  U2_HCS_3 : X_FF
    generic map(
      LOC => "SLICE_X38Y38",
      INIT => '0'
    )
    port map (
      I => U2_HCS_3_DXMUX_9499,
      CE => VCC,
      CLK => U2_HCS_3_CLKINV_9474,
      SET => GND,
      RST => U2_HCS_3_SRINV_9475,
      O => U2_HCS(3)
    );
  U2_Mcount_HCS_eqn_41 : X_LUT4
    generic map(
      INIT => X"50F0",
      LOC => "SLICE_X38Y40"
    )
    port map (
      ADR0 => U2_HCS_cmp_eq000010_5412,
      ADR1 => VCC,
      ADR2 => U2_Result_4_1,
      ADR3 => U2_HCS_cmp_eq00005_0,
      O => U2_Mcount_HCS_eqn_4
    );
  U2_HCS_4 : X_FF
    generic map(
      LOC => "SLICE_X38Y40",
      INIT => '0'
    )
    port map (
      I => U2_HCS_5_DYMUX_9526,
      CE => VCC,
      CLK => U2_HCS_5_CLKINV_9516,
      SET => GND,
      RST => U2_HCS_5_SRINV_9517,
      O => U2_HCS(4)
    );
  U2_Mcount_HCS_eqn_51 : X_LUT4
    generic map(
      INIT => X"0CCC",
      LOC => "SLICE_X38Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_Result_5_1,
      ADR2 => U2_HCS_cmp_eq000010_5412,
      ADR3 => U2_HCS_cmp_eq00005_0,
      O => U2_Mcount_HCS_eqn_5
    );
  U2_HCS_5 : X_FF
    generic map(
      LOC => "SLICE_X38Y40",
      INIT => '0'
    )
    port map (
      I => U2_HCS_5_DXMUX_9541,
      CE => VCC,
      CLK => U2_HCS_5_CLKINV_9516,
      SET => GND,
      RST => U2_HCS_5_SRINV_9517,
      O => U2_HCS(5)
    );
  U2_Mcount_HCS_eqn_61 : X_LUT4
    generic map(
      INIT => X"7700",
      LOC => "SLICE_X38Y41"
    )
    port map (
      ADR0 => U2_HCS_cmp_eq000010_5412,
      ADR1 => U2_HCS_cmp_eq00005_0,
      ADR2 => VCC,
      ADR3 => U2_Result_6_1,
      O => U2_Mcount_HCS_eqn_6
    );
  U2_HCS_6 : X_FF
    generic map(
      LOC => "SLICE_X38Y41",
      INIT => '0'
    )
    port map (
      I => U2_HCS_7_DYMUX_9568,
      CE => VCC,
      CLK => U2_HCS_7_CLKINV_9558,
      SET => GND,
      RST => U2_HCS_7_SRINV_9559,
      O => U2_HCS(6)
    );
  U2_Mcount_HCS_eqn_71 : X_LUT4
    generic map(
      INIT => X"0AAA",
      LOC => "SLICE_X38Y41"
    )
    port map (
      ADR0 => U2_Result_7_1,
      ADR1 => VCC,
      ADR2 => U2_HCS_cmp_eq000010_5412,
      ADR3 => U2_HCS_cmp_eq00005_0,
      O => U2_Mcount_HCS_eqn_7
    );
  U2_HCS_7 : X_FF
    generic map(
      LOC => "SLICE_X38Y41",
      INIT => '0'
    )
    port map (
      I => U2_HCS_7_DXMUX_9583,
      CE => VCC,
      CLK => U2_HCS_7_CLKINV_9558,
      SET => GND,
      RST => U2_HCS_7_SRINV_9559,
      O => U2_HCS(7)
    );
  U2_Mcount_HCS_eqn_81 : X_LUT4
    generic map(
      INIT => X"50F0",
      LOC => "SLICE_X36Y44"
    )
    port map (
      ADR0 => U2_HCS_cmp_eq000010_5412,
      ADR1 => VCC,
      ADR2 => U2_Result_8_1,
      ADR3 => U2_HCS_cmp_eq00005_0,
      O => U2_Mcount_HCS_eqn_8
    );
  U2_HCS_8 : X_FF
    generic map(
      LOC => "SLICE_X36Y44",
      INIT => '0'
    )
    port map (
      I => U2_HCS_9_DYMUX_9610,
      CE => VCC,
      CLK => U2_HCS_9_CLKINV_9600,
      SET => GND,
      RST => U2_HCS_9_SRINV_9601,
      O => U2_HCS(8)
    );
  U2_Mcount_HCS_eqn_91 : X_LUT4
    generic map(
      INIT => X"7700",
      LOC => "SLICE_X36Y44"
    )
    port map (
      ADR0 => U2_HCS_cmp_eq000010_5412,
      ADR1 => U2_HCS_cmp_eq00005_0,
      ADR2 => VCC,
      ADR3 => U2_Result_9_1,
      O => U2_Mcount_HCS_eqn_9
    );
  U2_HCS_9 : X_FF
    generic map(
      LOC => "SLICE_X36Y44",
      INIT => '0'
    )
    port map (
      I => U2_HCS_9_DXMUX_9625,
      CE => VCC,
      CLK => U2_HCS_9_CLKINV_9600,
      SET => GND,
      RST => U2_HCS_9_SRINV_9601,
      O => U2_HCS(9)
    );
  U2_Mcount_vcs_eqn_11 : X_LUT4
    generic map(
      INIT => X"00AA",
      LOC => "SLICE_X38Y43"
    )
    port map (
      ADR0 => U2_Result(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs_cmp_eq0000_5383,
      O => U2_Mcount_vcs_eqn_1
    );
  U2_vcs_3 : X_FF
    generic map(
      LOC => "SLICE_X38Y45",
      INIT => '0'
    )
    port map (
      I => U2_vcs_3_DXMUX_9696,
      CE => U2_vcs_3_CEINV_9667,
      CLK => U2_vcs_3_CLKINV_9668,
      SET => GND,
      RST => U2_vcs_3_SRINV_9669,
      O => U2_vcs(3)
    );
  U2_Mcount_vcs_eqn_41 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X38Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs_cmp_eq0000_5383,
      ADR2 => VCC,
      ADR3 => U2_Result(4),
      O => U2_Mcount_vcs_eqn_4
    );
  U2_vcs_4 : X_FF
    generic map(
      LOC => "SLICE_X38Y44",
      INIT => '0'
    )
    port map (
      I => U2_vcs_5_DYMUX_9725,
      CE => U2_vcs_5_CEINV_9713,
      CLK => U2_vcs_5_CLKINV_9714,
      SET => GND,
      RST => U2_vcs_5_SRINV_9715,
      O => U2_vcs(4)
    );
  U2_Mcount_vcs_eqn_51 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X38Y44"
    )
    port map (
      ADR0 => U2_Result(5),
      ADR1 => U2_vcs_cmp_eq0000_5383,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_5
    );
  U2_vcs_5 : X_FF
    generic map(
      LOC => "SLICE_X38Y44",
      INIT => '0'
    )
    port map (
      I => U2_vcs_5_DXMUX_9742,
      CE => U2_vcs_5_CEINV_9713,
      CLK => U2_vcs_5_CLKINV_9714,
      SET => GND,
      RST => U2_vcs_5_SRINV_9715,
      O => U2_vcs(5)
    );
  U2_Mcount_vcs_eqn_61 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X38Y46"
    )
    port map (
      ADR0 => U2_vcs_cmp_eq0000_5383,
      ADR1 => VCC,
      ADR2 => U2_Result(6),
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_6
    );
  U2_vcs_6 : X_FF
    generic map(
      LOC => "SLICE_X38Y46",
      INIT => '0'
    )
    port map (
      I => U2_vcs_7_DYMUX_9771,
      CE => U2_vcs_7_CEINV_9759,
      CLK => U2_vcs_7_CLKINV_9760,
      SET => GND,
      RST => U2_vcs_7_SRINV_9761,
      O => U2_vcs(6)
    );
  U2_Mcount_vcs_eqn_71 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X38Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_Result(7),
      ADR2 => U2_vcs_cmp_eq0000_5383,
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_7
    );
  U2_vcs_7 : X_FF
    generic map(
      LOC => "SLICE_X38Y46",
      INIT => '0'
    )
    port map (
      I => U2_vcs_7_DXMUX_9788,
      CE => U2_vcs_7_CEINV_9759,
      CLK => U2_vcs_7_CLKINV_9760,
      SET => GND,
      RST => U2_vcs_7_SRINV_9761,
      O => U2_vcs(7)
    );
  U2_Mcount_vcs_eqn_81 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X34Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_Result(8),
      ADR2 => U2_vcs_cmp_eq0000_5383,
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_8
    );
  U2_vcs_8 : X_FF
    generic map(
      LOC => "SLICE_X34Y44",
      INIT => '0'
    )
    port map (
      I => U2_vcs_9_DYMUX_9817,
      CE => U2_vcs_9_CEINV_9805,
      CLK => U2_vcs_9_CLKINV_9806,
      SET => GND,
      RST => U2_vcs_9_SRINV_9807,
      O => U2_vcs(8)
    );
  U2_Mcount_vcs_eqn_91 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X34Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs_cmp_eq0000_5383,
      ADR3 => U2_Result(9),
      O => U2_Mcount_vcs_eqn_9
    );
  U2_vcs_9 : X_FF
    generic map(
      LOC => "SLICE_X34Y44",
      INIT => '0'
    )
    port map (
      I => U2_vcs_9_DXMUX_9834,
      CE => U2_vcs_9_CEINV_9805,
      CLK => U2_vcs_9_CLKINV_9806,
      SET => GND,
      RST => U2_vcs_9_SRINV_9807,
      O => U2_vcs(9)
    );
  vga_sprite_Madd_skyespriteon_addsub0003_xor_5_11 : X_LUT4
    generic map(
      INIT => X"9555",
      LOC => "SLICE_X42Y43"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_addsub0002_5_Q,
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_Q,
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0003_lut_3_Q,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_Q,
      O => vga_sprite_skyespriteon_addsub0003(5)
    );
  vga_sprite_Madd_skyespriteon_addsub0001_xor_3_11 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X49Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cskyev(3),
      ADR2 => VCC,
      ADR3 => b_cskyev(2),
      O => vga_sprite_skyespriteon_addsub0001(3)
    );
  vga_sprite_Madd_skyespriteon_addsub0001_xor_4_11 : X_LUT4
    generic map(
      INIT => X"C30F",
      LOC => "SLICE_X49Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cskyev(3),
      ADR2 => b_cskyev(4),
      ADR3 => b_cskyev(2),
      O => vga_sprite_skyespriteon_addsub0001(4)
    );
  vga_sprite_Madd_skyespriteon_addsub0001_xor_5_11 : X_LUT4
    generic map(
      INIT => X"F807",
      LOC => "SLICE_X50Y39"
    )
    port map (
      ADR0 => b_cskyev(3),
      ADR1 => b_cskyev(2),
      ADR2 => b_cskyev(4),
      ADR3 => b_cskyev(5),
      O => vga_sprite_skyespriteon_addsub0001(5)
    );
  vga_sprite_Madd_skyespriteon_addsub0000_xor_5_11 : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X50Y39"
    )
    port map (
      ADR0 => b_cskyev(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_cskyev(4),
      O => vga_sprite_skyespriteon_addsub0000(5)
    );
  b_dcvmona_not00027 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X30Y44"
    )
    port map (
      ADR0 => b_add0004_add0000(3),
      ADR1 => b_add0004_add0000(4),
      ADR2 => VCC,
      ADR3 => b_add0004_add0000(2),
      O => b_dcvmona_not00027_9971
    );
  vga_sprite_red_0_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X35Y33"
    )
    port map (
      ADR0 => vga_sprite_N5_0,
      ADR1 => MMona_5_0,
      ADR2 => vga_sprite_N8_0,
      ADR3 => MRey_5_0,
      O => N12_pack_1
    );
  vga_sprite_red_0_Q : X_LUT4
    generic map(
      INIT => X"FFF8",
      LOC => "SLICE_X35Y33"
    )
    port map (
      ADR0 => MSkye_5_0,
      ADR1 => vga_sprite_N6,
      ADR2 => vga_sprite_N4_0,
      ADR3 => N12,
      O => red_0_OBUF_9995
    );
  vga_sprite_red_1_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X34Y32"
    )
    port map (
      ADR0 => MRey_6_0,
      ADR1 => MMona_6_0,
      ADR2 => vga_sprite_N8_0,
      ADR3 => vga_sprite_N5_0,
      O => N10_pack_1
    );
  vga_sprite_red_1_Q : X_LUT4
    generic map(
      INIT => X"FFEC",
      LOC => "SLICE_X34Y32"
    )
    port map (
      ADR0 => MSkye_6_0,
      ADR1 => vga_sprite_N4_0,
      ADR2 => vga_sprite_N6,
      ADR3 => N10,
      O => red_1_OBUF_10019
    );
  vga_sprite_red_2_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X35Y32"
    )
    port map (
      ADR0 => vga_sprite_N5_0,
      ADR1 => MMona_7_0,
      ADR2 => vga_sprite_N8_0,
      ADR3 => MRey_7_0,
      O => N8_pack_1
    );
  vga_sprite_red_2_Q : X_LUT4
    generic map(
      INIT => X"FEFC",
      LOC => "SLICE_X35Y32"
    )
    port map (
      ADR0 => MSkye_7_0,
      ADR1 => vga_sprite_N4_0,
      ADR2 => N8,
      ADR3 => vga_sprite_N6,
      O => red_2_OBUF_10043
    );
  U2_vidon_and00000 : X_LUT4
    generic map(
      INIT => X"FFCC",
      LOC => "SLICE_X36Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(9),
      ADR2 => VCC,
      ADR3 => U2_HCS(8),
      O => U2_vidon_and00000_pack_1
    );
  U2_vidon_and000039 : X_LUT4
    generic map(
      INIT => X"FCA8",
      LOC => "SLICE_X36Y41"
    )
    port map (
      ADR0 => U2_vidon_and000018,
      ADR1 => U2_vidon_and00006_0,
      ADR2 => U2_vidon_and00000_5468,
      ADR3 => U2_vidon_and000026,
      O => U2_vidon_and000039_10067
    );
  U2_vidon_and00006 : X_LUT4
    generic map(
      INIT => X"AAA8",
      LOC => "SLICE_X36Y38"
    )
    port map (
      ADR0 => U2_HCS(7),
      ADR1 => U2_HCS(4),
      ADR2 => U2_HCS(6),
      ADR3 => U2_HCS(5),
      O => U2_vidon_and00006_10084
    );
  vga_sprite_Msub_xpixMona_sub0000_xor_7_11 : X_LUT4
    generic map(
      INIT => X"5556",
      LOC => "SLICE_X36Y38"
    )
    port map (
      ADR0 => U2_HCS(7),
      ADR1 => U2_HCS(4),
      ADR2 => U2_HCS(6),
      ADR3 => U2_HCS(5),
      O => vga_sprite_xpixMona_sub0000(7)
    );
  vga_sprite_present_state_cmp_gt000022 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X34Y29"
    )
    port map (
      ADR0 => vga_sprite_wall(5),
      ADR1 => vga_sprite_wall(7),
      ADR2 => VCC,
      ADR3 => vga_sprite_wall(6),
      O => vga_sprite_present_state_cmp_gt000022_10199
    );
  vga_sprite_Madd_monaspriteon_addsub0000_xor_7_11 : X_LUT4
    generic map(
      INIT => X"807F",
      LOC => "SLICE_X28Y41"
    )
    port map (
      ADR0 => b_cmonav(5),
      ADR1 => b_cmonav(4),
      ADR2 => b_cmonav(6),
      ADR3 => b_cmonav(7),
      O => vga_sprite_Madd_monaspriteon_addsub0001_lut(7)
    );
  vga_sprite_Madd_monaspriteon_addsub0000_xor_5_11 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X28Y40"
    )
    port map (
      ADR0 => b_cmonav(5),
      ADR1 => b_cmonav(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_monaspriteon_addsub0000(5)
    );
  vga_sprite_Madd_monaspriteon_addsub0001_xor_5_11 : X_LUT4
    generic map(
      INIT => X"E1A5",
      LOC => "SLICE_X28Y40"
    )
    port map (
      ADR0 => b_cmonav(4),
      ADR1 => b_cmonav(3),
      ADR2 => b_cmonav(5),
      ADR3 => b_cmonav(2),
      O => vga_sprite_monaspriteon_addsub0001(5)
    );
  vga_sprite_Madd_monaspriteon_addsub0000_xor_6_11 : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X30Y40"
    )
    port map (
      ADR0 => b_cmonav(6),
      ADR1 => b_cmonav(4),
      ADR2 => b_cmonav(5),
      ADR3 => VCC,
      O => vga_sprite_monaspriteon_addsub0000_6_pack_1
    );
  vga_sprite_Madd_monaspriteon_addsub0001_xor_7_11 : X_LUT4
    generic map(
      INIT => X"333C",
      LOC => "SLICE_X30Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0001_lut_7_0,
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0001_cy_5_Q,
      ADR3 => vga_sprite_monaspriteon_addsub0000(6),
      O => vga_sprite_monaspriteon_addsub0001(7)
    );
  vga_sprite_Madd_monaspriteon_addsub0000_xor_4_11_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X28Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cmonav(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_monaspriteon_addsub0000(4)
    );
  vga_sprite_Madd_monaspriteon_addsub0000_xor_8_11 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X28Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_cmonav(8),
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0000_cy(7),
      O => vga_sprite_Madd_monaspriteon_addsub0001_lut(8)
    );
  vga_sprite_Madd_monaspriteon_addsub0001_xor_8_11 : X_LUT4
    generic map(
      INIT => X"C33C",
      LOC => "SLICE_X28Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0000_cy(7),
      ADR2 => b_cmonav(8),
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0001_cy_7_Q,
      O => vga_sprite_monaspriteon_addsub0001(8)
    );
  vga_sprite_Madd_reyspriteon_addsub0000_cy_7_11 : X_LUT4
    generic map(
      INIT => X"FF80",
      LOC => "SLICE_X49Y42"
    )
    port map (
      ADR0 => b_creyv(4),
      ADR1 => b_creyv(6),
      ADR2 => b_creyv(5),
      ADR3 => b_creyv(7),
      O => vga_sprite_Madd_reyspriteon_addsub0000_cy_7_pack_1
    );
  vga_sprite_Madd_reyspriteon_addsub0000_xor_9_11 : X_LUT4
    generic map(
      INIT => X"6C6C",
      LOC => "SLICE_X49Y42"
    )
    port map (
      ADR0 => b_creyv(8),
      ADR1 => b_creyv(9),
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0000_cy(7),
      ADR3 => VCC,
      O => vga_sprite_Madd_reyspriteon_addsub0001_lut(9)
    );
  vga_sprite_Madd_reyspriteon_addsub0001_cy_5_11 : X_LUT4
    generic map(
      INIT => X"55EA",
      LOC => "SLICE_X49Y44"
    )
    port map (
      ADR0 => b_creyv(4),
      ADR1 => b_creyv(2),
      ADR2 => b_creyv(3),
      ADR3 => b_creyv(5),
      O => vga_sprite_Madd_reyspriteon_addsub0001_cy_5_pack_3
    );
  vga_sprite_Madd_reyspriteon_addsub0001_xor_6_11 : X_LUT4
    generic map(
      INIT => X"7887",
      LOC => "SLICE_X49Y44"
    )
    port map (
      ADR0 => b_creyv(4),
      ADR1 => b_creyv(5),
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0001_cy_5_Q,
      ADR3 => b_creyv(6),
      O => vga_sprite_reyspriteon_addsub0001(6)
    );
  vga_sprite_Madd_reyspriteon_addsub0001_cy_7_11 : X_LUT4
    generic map(
      INIT => X"AAA0",
      LOC => "SLICE_X50Y44"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0001_lut_7_0,
      ADR1 => VCC,
      ADR2 => vga_sprite_reyspriteon_addsub0000(6),
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0001_cy_5_Q,
      O => vga_sprite_Madd_reyspriteon_addsub0001_cy_7_pack_1
    );
  vga_sprite_Madd_reyspriteon_addsub0001_xor_9_11 : X_LUT4
    generic map(
      INIT => X"1E78",
      LOC => "SLICE_X50Y44"
    )
    port map (
      ADR0 => b_creyv(8),
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0000_cy(7),
      ADR2 => b_creyv(9),
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0001_cy_7_Q,
      O => vga_sprite_reyspriteon_addsub0001(9)
    );
  vga_sprite_present_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X34Y34",
      INIT => '0'
    )
    port map (
      I => vga_sprite_present_state_FSM_FFd2_DYMUX_10357,
      CE => vga_sprite_present_state_FSM_FFd2_CEINV_10353,
      CLK => vga_sprite_present_state_FSM_FFd2_CLKINV_10354,
      SET => GND,
      RST => vga_sprite_present_state_FSM_FFd2_SRINV_10355,
      O => vga_sprite_present_state_FSM_FFd1_5488
    );
  vga_sprite_present_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X34Y34",
      INIT => '0'
    )
    port map (
      I => vga_sprite_present_state_FSM_FFd2_DXMUX_10366,
      CE => vga_sprite_present_state_FSM_FFd2_CEINV_10353,
      CLK => vga_sprite_present_state_FSM_FFd2_CLKINV_10354,
      SET => GND,
      RST => vga_sprite_present_state_FSM_FFd2_SRINV_10355,
      O => vga_sprite_present_state_FSM_FFd2_5490
    );
  vga_sprite_present_state_FSM_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X34Y35",
      INIT => '1'
    )
    port map (
      I => vga_sprite_present_state_FSM_FFd3_DYMUX_10383,
      CE => vga_sprite_present_state_FSM_FFd3_CEINV_10379,
      CLK => vga_sprite_present_state_FSM_FFd3_CLKINV_10380,
      SET => vga_sprite_present_state_FSM_FFd3_FFY_SET,
      RST => GND,
      O => vga_sprite_present_state_FSM_FFd3_5487
    );
  vga_sprite_present_state_FSM_FFd3_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X34Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => vga_sprite_present_state_FSM_FFd3_FFY_SET
    );
  b_drvmona_not000221_SW0 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X40Y50"
    )
    port map (
      ADR0 => b_rmonav_not0001,
      ADR1 => VCC,
      ADR2 => b_add0005_add0000(9),
      ADR3 => VCC,
      O => N26
    );
  b_drvrey_not000221_SW0 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X40Y50"
    )
    port map (
      ADR0 => b_rmonav_not0001,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_add0001_add0000(9),
      O => N23
    );
  vga_sprite_monaspriteon_and0000_SW1 : X_LUT4
    generic map(
      INIT => X"FCFF",
      LOC => "SLICE_X34Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_skyespriteon_0,
      ADR2 => vga_sprite_reyspriteon,
      ADR3 => vga_sprite_monaspriteon_cmp_le0000,
      O => N31_pack_1
    );
  vga_sprite_monaspriteon_and0000 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X34Y43"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_cmp_ge0000,
      ADR1 => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_cy_9_Q,
      ADR2 => N31,
      ADR3 => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_cy_9_Q,
      O => vga_sprite_monaspriteon
    );
  vga_sprite_Madd_monaspriteon_addsub0003_xor_5_11 : X_LUT4
    generic map(
      INIT => X"807F",
      LOC => "SLICE_X32Y51"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0003_lut_3_Q,
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_Q,
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_Q,
      ADR3 => vga_sprite_monaspriteon_addsub0002_5_Q,
      O => vga_sprite_monaspriteon_addsub0003(5)
    );
  vga_sprite_Madd_skyespriteon_addsub0000_cy_7_11 : X_LUT4
    generic map(
      INIT => X"FF80",
      LOC => "SLICE_X46Y40"
    )
    port map (
      ADR0 => b_cskyev(5),
      ADR1 => b_cskyev(6),
      ADR2 => b_cskyev(4),
      ADR3 => b_cskyev(7),
      O => vga_sprite_Madd_skyespriteon_addsub0000_cy_7_pack_1
    );
  vga_sprite_Madd_skyespriteon_addsub0000_xor_9_11 : X_LUT4
    generic map(
      INIT => X"3FC0",
      LOC => "SLICE_X46Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0000_cy(7),
      ADR2 => b_cskyev(8),
      ADR3 => b_cskyev(9),
      O => vga_sprite_Madd_skyespriteon_addsub0001_lut(9)
    );
  cp_outp1 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X48Y52"
    )
    port map (
      ADR0 => cp_delay2_5485,
      ADR1 => cp_delay1_5486,
      ADR2 => cp_delay3_5484,
      ADR3 => VCC,
      O => go1
    );
  vga_sprite_Madd_skyespriteon_addsub0001_cy_5_11 : X_LUT4
    generic map(
      INIT => X"0FF8",
      LOC => "SLICE_X46Y39"
    )
    port map (
      ADR0 => b_cskyev(3),
      ADR1 => b_cskyev(2),
      ADR2 => b_cskyev(5),
      ADR3 => b_cskyev(4),
      O => vga_sprite_Madd_skyespriteon_addsub0001_cy_5_pack_3
    );
  vga_sprite_Madd_skyespriteon_addsub0001_xor_6_11 : X_LUT4
    generic map(
      INIT => X"69C3",
      LOC => "SLICE_X46Y39"
    )
    port map (
      ADR0 => b_cskyev(5),
      ADR1 => b_cskyev(6),
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0001_cy_5_Q,
      ADR3 => b_cskyev(4),
      O => vga_sprite_skyespriteon_addsub0001(6)
    );
  vga_sprite_Madd_skyespriteon_addsub0001_cy_7_11 : X_LUT4
    generic map(
      INIT => X"CCC0",
      LOC => "SLICE_X48Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0001_lut_7_0,
      ADR2 => vga_sprite_skyespriteon_addsub0000(6),
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0001_cy_5_Q,
      O => vga_sprite_Madd_skyespriteon_addsub0001_cy_7_pack_1
    );
  vga_sprite_Madd_skyespriteon_addsub0001_xor_9_11 : X_LUT4
    generic map(
      INIT => X"1E78",
      LOC => "SLICE_X48Y40"
    )
    port map (
      ADR0 => vga_sprite_Madd_skyespriteon_addsub0000_cy(7),
      ADR1 => b_cskyev(8),
      ADR2 => b_cskyev(9),
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0001_cy_7_Q,
      O => vga_sprite_skyespriteon_addsub0001(9)
    );
  vga_sprite_Madd_monaspriteon_addsub0001_cy_5_11 : X_LUT4
    generic map(
      INIT => X"7666",
      LOC => "SLICE_X30Y42"
    )
    port map (
      ADR0 => b_cmonav(5),
      ADR1 => b_cmonav(4),
      ADR2 => b_cmonav(2),
      ADR3 => b_cmonav(3),
      O => vga_sprite_Madd_monaspriteon_addsub0001_cy_5_pack_3
    );
  vga_sprite_Madd_monaspriteon_addsub0001_xor_6_11 : X_LUT4
    generic map(
      INIT => X"7887",
      LOC => "SLICE_X30Y42"
    )
    port map (
      ADR0 => b_cmonav(5),
      ADR1 => b_cmonav(4),
      ADR2 => b_cmonav(6),
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0001_cy_5_Q,
      O => vga_sprite_monaspriteon_addsub0001(6)
    );
  vga_sprite_Madd_monaspriteon_addsub0001_cy_7_11 : X_LUT4
    generic map(
      INIT => X"CC88",
      LOC => "SLICE_X30Y43"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_addsub0000(6),
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0001_lut_7_0,
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0001_cy_5_Q,
      O => vga_sprite_Madd_monaspriteon_addsub0001_cy_7_pack_1
    );
  vga_sprite_Madd_monaspriteon_addsub0001_xor_9_11 : X_LUT4
    generic map(
      INIT => X"17E8",
      LOC => "SLICE_X30Y43"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0001_cy_7_Q,
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0000_cy(7),
      ADR2 => b_cmonav(8),
      ADR3 => b_cmonav(9),
      O => vga_sprite_monaspriteon_addsub0001(9)
    );
  vga_sprite_green_0_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X34Y33"
    )
    port map (
      ADR0 => MMona_2_0,
      ADR1 => MRey_2_0,
      ADR2 => vga_sprite_N8_0,
      ADR3 => vga_sprite_N5_0,
      O => N18_pack_1
    );
  vga_sprite_green_0_Q : X_LUT4
    generic map(
      INIT => X"FEFC",
      LOC => "SLICE_X34Y33"
    )
    port map (
      ADR0 => vga_sprite_N6,
      ADR1 => vga_sprite_N3_0,
      ADR2 => N18,
      ADR3 => MSkye_2_0,
      O => green_0_OBUF_10675
    );
  vga_sprite_green_1_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X35Y36"
    )
    port map (
      ADR0 => vga_sprite_N5_0,
      ADR1 => vga_sprite_N8_0,
      ADR2 => MRey_3_0,
      ADR3 => MMona_3_0,
      O => N16_pack_1
    );
  vga_sprite_green_1_Q : X_LUT4
    generic map(
      INIT => X"FFF8",
      LOC => "SLICE_X35Y36"
    )
    port map (
      ADR0 => vga_sprite_N6,
      ADR1 => MSkye_3_0,
      ADR2 => N16,
      ADR3 => vga_sprite_N3_0,
      O => green_1_OBUF_10699
    );
  vga_sprite_green_2_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X34Y37"
    )
    port map (
      ADR0 => vga_sprite_N8_0,
      ADR1 => MMona_4_0,
      ADR2 => MRey_4_0,
      ADR3 => vga_sprite_N5_0,
      O => N14_pack_1
    );
  vga_sprite_green_2_Q : X_LUT4
    generic map(
      INIT => X"FEFA",
      LOC => "SLICE_X34Y37"
    )
    port map (
      ADR0 => vga_sprite_N3_0,
      ADR1 => vga_sprite_N6,
      ADR2 => N14,
      ADR3 => MSkye_4_0,
      O => green_2_OBUF_10723
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_5_11 : X_LUT4
    generic map(
      INIT => X"ECCC",
      LOC => "SLICE_X42Y44"
    )
    port map (
      ADR0 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_Q,
      ADR1 => vga_sprite_skyespriteon_addsub0002_5_Q,
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_Q,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0003_lut_3_Q,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_5_pack_1
    );
  vga_sprite_Madd_skyespriteon_addsub0003_cy_7_11 : X_LUT4
    generic map(
      INIT => X"F0C0",
      LOC => "SLICE_X42Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_skyespriteon_addsub0002_6_Q,
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0003_lut_7_Q,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0003_cy_5_Q,
      O => vga_sprite_Madd_skyespriteon_addsub0003_cy_7_Q
    );
  vga_sprite_Msub_xpixMona_sub0000_xor_6_11 : X_LUT4
    generic map(
      INIT => X"AA99",
      LOC => "SLICE_X37Y40"
    )
    port map (
      ADR0 => U2_HCS(6),
      ADR1 => U2_HCS(4),
      ADR2 => VCC,
      ADR3 => U2_HCS(5),
      O => vga_sprite_xpixMona_sub0000(6)
    );
  U2_vidon_and0000105 : X_LUT4
    generic map(
      INIT => X"75FF",
      LOC => "SLICE_X37Y40"
    )
    port map (
      ADR0 => U2_HCS(8),
      ADR1 => U2_HCS(4),
      ADR2 => U2_N3,
      ADR3 => U2_HCS(9),
      O => U2_vidon_and0000105_10771
    );
  vga_sprite_Madd_monaspriteon_addsub0003_cy_5_11 : X_LUT4
    generic map(
      INIT => X"FF80",
      LOC => "SLICE_X32Y50"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0003_lut_3_Q,
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_Q,
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_Q,
      ADR3 => vga_sprite_monaspriteon_addsub0002_5_Q,
      O => vga_sprite_Madd_monaspriteon_addsub0003_cy_5_pack_1
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111 : X_LUT4
    generic map(
      INIT => X"0044",
      LOC => "SLICE_X51Y55"
    )
    port map (
      ADR0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR2 => VCC,
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux12 : X_LUT4
    generic map(
      INIT => X"F444",
      LOC => "SLICE_X51Y55"
    )
    port map (
      ADR0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q,
      ADR2 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q,
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      O => MRey(0)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111 : X_LUT4
    generic map(
      INIT => X"0022",
      LOC => "SLICE_X17Y40"
    )
    port map (
      ADR0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR2 => VCC,
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux12 : X_LUT4
    generic map(
      INIT => X"D5C0",
      LOC => "SLICE_X17Y40"
    )
    port map (
      ADR0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q,
      ADR2 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q,
      O => MMona(0)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111 : X_LUT4
    generic map(
      INIT => X"1010",
      LOC => "SLICE_X49Y35"
    )
    port map (
      ADR0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR2 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR3 => VCC,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11_pack_2
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux12 : X_LUT4
    generic map(
      INIT => X"AE0C",
      LOC => "SLICE_X49Y35"
    )
    port map (
      ADR0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_0_Q,
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_0_Q,
      ADR2 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR3 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      O => MSkye(0)
    );
  U2_HCS_cmp_eq000010 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X40Y43"
    )
    port map (
      ADR0 => U2_HCS(8),
      ADR1 => U2_HCS(3),
      ADR2 => U2_HCS(2),
      ADR3 => U2_HCS(4),
      O => U2_HCS_cmp_eq000010_pack_1
    );
  U2_HCS_cmp_eq0000111 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X40Y43"
    )
    port map (
      ADR0 => U2_HCS_cmp_eq00005_0,
      ADR1 => VCC,
      ADR2 => U2_HCS_cmp_eq000010_5412,
      ADR3 => VCC,
      O => U2_HCS_cmp_eq0000
    );
  U2_VSENABLE : X_FF
    generic map(
      LOC => "SLICE_X40Y43",
      INIT => '0'
    )
    port map (
      I => U2_VSENABLE_DXMUX_10951,
      CE => U2_VSENABLE_CEINVNOT,
      CLK => U2_VSENABLE_CLKINV_10934,
      SET => GND,
      RST => GND,
      O => U2_VSENABLE_5381
    );
  vga_sprite_skyespriteon_and00001 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X42Y41"
    )
    port map (
      ADR0 => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_cy_9_Q,
      ADR1 => vga_sprite_skyespriteon_cmp_le0000,
      ADR2 => vga_sprite_skyespriteon_cmp_ge0000,
      ADR3 => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_cy_9_Q,
      O => vga_sprite_skyespriteon
    );
  b_dcvrey_not00027 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X54Y42"
    )
    port map (
      ADR0 => b_add0000_add0000(3),
      ADR1 => b_add0000_add0000(4),
      ADR2 => VCC,
      ADR3 => b_add0000_add0000(2),
      O => b_dcvrey_not00027_10977
    );
  vga_sprite_Madd_reyspriteon_addsub0000_xor_4_11_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X46Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_creyv(4),
      O => vga_sprite_reyspriteon_addsub0000(4)
    );
  vga_sprite_Madd_reyspriteon_addsub0000_xor_5_11 : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X46Y42"
    )
    port map (
      ADR0 => b_creyv(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_creyv(4),
      O => vga_sprite_reyspriteon_addsub0000(5)
    );
  U2_hsync1 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X26Y31"
    )
    port map (
      ADR0 => U2_HCS(7),
      ADR1 => U2_HCS(8),
      ADR2 => U2_HCS(9),
      ADR3 => VCC,
      O => hsync_OBUF_11037
    );
  vga_sprite_Madd_skyespriteon_addsub0000_xor_4_11_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X46Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_cskyev(4),
      O => vga_sprite_skyespriteon_addsub0000(4)
    );
  vga_sprite_Madd_skyespriteon_addsub0000_xor_7_11 : X_LUT4
    generic map(
      INIT => X"9555",
      LOC => "SLICE_X46Y38"
    )
    port map (
      ADR0 => b_cskyev(7),
      ADR1 => b_cskyev(6),
      ADR2 => b_cskyev(5),
      ADR3 => b_cskyev(4),
      O => vga_sprite_Madd_skyespriteon_addsub0001_lut(7)
    );
  vga_sprite_Madd_reyspriteon_addsub0000_xor_6_11 : X_LUT4
    generic map(
      INIT => X"3CF0",
      LOC => "SLICE_X50Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_creyv(4),
      ADR2 => b_creyv(6),
      ADR3 => b_creyv(5),
      O => vga_sprite_reyspriteon_addsub0000_6_pack_1
    );
  vga_sprite_Madd_reyspriteon_addsub0001_xor_7_11 : X_LUT4
    generic map(
      INIT => X"555A",
      LOC => "SLICE_X50Y45"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0001_lut_7_0,
      ADR1 => VCC,
      ADR2 => vga_sprite_reyspriteon_addsub0000(6),
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0001_cy_5_Q,
      O => vga_sprite_reyspriteon_addsub0001(7)
    );
  vga_sprite_Madd_reyspriteon_addsub0000_xor_7_11 : X_LUT4
    generic map(
      INIT => X"870F",
      LOC => "SLICE_X50Y43"
    )
    port map (
      ADR0 => b_creyv(6),
      ADR1 => b_creyv(4),
      ADR2 => b_creyv(7),
      ADR3 => b_creyv(5),
      O => vga_sprite_Madd_reyspriteon_addsub0001_lut(7)
    );
  vga_sprite_Madd_reyspriteon_addsub0001_xor_5_11 : X_LUT4
    generic map(
      INIT => X"F087",
      LOC => "SLICE_X50Y43"
    )
    port map (
      ADR0 => b_creyv(3),
      ADR1 => b_creyv(2),
      ADR2 => b_creyv(5),
      ADR3 => b_creyv(4),
      O => vga_sprite_reyspriteon_addsub0001(5)
    );
  cp_delay2 : X_FF
    generic map(
      LOC => "SLICE_X45Y53",
      INIT => '0'
    )
    port map (
      I => cp_delay2_DXMUX_11177,
      CE => VCC,
      CLK => cp_delay2_CLKINV_11166,
      SET => GND,
      RST => cp_delay2_SRINV_11167,
      O => cp_delay2_5485
    );
  cp_delay3 : X_FF
    generic map(
      LOC => "SLICE_X44Y52",
      INIT => '0'
    )
    port map (
      I => cp_delay3_DYMUX_11191,
      CE => VCC,
      CLK => cp_delay3_CLKINV_11188,
      SET => GND,
      RST => cp_delay3_FFY_RSTAND_11196,
      O => cp_delay3_5484
    );
  cp_delay3_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X44Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_5110,
      O => cp_delay3_FFY_RSTAND_11196
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21 : X_LUT4
    generic map(
      INIT => X"88F8",
      LOC => "SLICE_X55Y54"
    )
    port map (
      ADR0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q,
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR2 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q,
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      O => MRey(1)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81 : X_LUT4
    generic map(
      INIT => X"88F8",
      LOC => "SLICE_X55Y54"
    )
    port map (
      ADR0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q,
      ADR2 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q,
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      O => MRey(7)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21 : X_LUT4
    generic map(
      INIT => X"F444",
      LOC => "SLICE_X13Y39"
    )
    port map (
      ADR0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q,
      ADR2 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q,
      O => MMona(1)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81 : X_LUT4
    generic map(
      INIT => X"D5C0",
      LOC => "SLICE_X13Y39"
    )
    port map (
      ADR0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q,
      ADR2 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q,
      O => MMona(7)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21 : X_LUT4
    generic map(
      INIT => X"B3A0",
      LOC => "SLICE_X55Y33"
    )
    port map (
      ADR0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_1_Q,
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR2 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR3 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta_1_Q,
      O => MSkye(1)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81 : X_LUT4
    generic map(
      INIT => X"F444",
      LOC => "SLICE_X55Y33"
    )
    port map (
      ADR0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q,
      ADR2 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR3 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_7_Q,
      O => MSkye(7)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31 : X_LUT4
    generic map(
      INIT => X"8F88",
      LOC => "SLICE_X55Y55"
    )
    port map (
      ADR0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q,
      ADR2 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q,
      O => MRey(2)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71 : X_LUT4
    generic map(
      INIT => X"AE0C",
      LOC => "SLICE_X55Y55"
    )
    port map (
      ADR0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q,
      ADR2 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q,
      O => MRey(6)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31 : X_LUT4
    generic map(
      INIT => X"A0EC",
      LOC => "SLICE_X12Y38"
    )
    port map (
      ADR0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q,
      ADR2 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q,
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      O => MMona(2)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71 : X_LUT4
    generic map(
      INIT => X"88F8",
      LOC => "SLICE_X12Y38"
    )
    port map (
      ADR0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q,
      ADR2 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q,
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      O => MMona(6)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31 : X_LUT4
    generic map(
      INIT => X"8F88",
      LOC => "SLICE_X54Y31"
    )
    port map (
      ADR0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_2_Q,
      ADR2 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR3 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_0_Q,
      O => MSkye(2)
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71 : X_LUT4
    generic map(
      INIT => X"CE0A",
      LOC => "SLICE_X54Y31"
    )
    port map (
      ADR0 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q,
      ADR1 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_6_Q,
      ADR2 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR3 => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      O => MSkye(6)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41 : X_LUT4
    generic map(
      INIT => X"AE0C",
      LOC => "SLICE_X54Y52"
    )
    port map (
      ADR0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q,
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q,
      ADR2 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      O => MRey(3)
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61 : X_LUT4
    generic map(
      INIT => X"AE0C",
      LOC => "SLICE_X54Y52"
    )
    port map (
      ADR0 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q,
      ADR1 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q,
      ADR2 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR3 => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      O => MRey(5)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41 : X_LUT4
    generic map(
      INIT => X"F444",
      LOC => "SLICE_X13Y38"
    )
    port map (
      ADR0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta_1_Q,
      ADR2 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_3_Q,
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      O => MMona(3)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61 : X_LUT4
    generic map(
      INIT => X"F444",
      LOC => "SLICE_X13Y38"
    )
    port map (
      ADR0 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(2),
      ADR1 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q,
      ADR2 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11,
      ADR3 => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta_5_Q,
      O => MMona(5)
    );
  U2_vsync : X_LUT4
    generic map(
      INIT => X"FFFB",
      LOC => "SLICE_X32Y41"
    )
    port map (
      ADR0 => N01_0,
      ADR1 => U2_N2,
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(2),
      O => vsync_OBUF_11459
    );
  vga_sprite_Madd_monaspriteon_addsub0001_xor_2_11_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X30Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_cmonav(2),
      ADR3 => VCC,
      O => vga_sprite_monaspriteon_addsub0001(2)
    );
  vga_sprite_Madd_reyspriteon_addsub0001_xor_2_11_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X50Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_creyv(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_reyspriteon_addsub0001(2)
    );
  vga_sprite_Madd_skyespriteon_addsub0001_xor_2_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X48Y34"
    )
    port map (
      ADR0 => b_cskyev(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_skyespriteon_addsub0001(2)
    );
  vga_sprite_Madd_reyspriteon_addsub0003_xor_5_11 : X_LUT4
    generic map(
      INIT => X"9333",
      LOC => "SLICE_X36Y54"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_Q,
      ADR1 => vga_sprite_reyspriteon_addsub0002_5_Q,
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_Q,
      ADR3 => vga_sprite_Madd_reyspriteon_addsub0003_lut_3_Q,
      O => vga_sprite_reyspriteon_addsub0003(5)
    );
  vga_sprite_Madd_skyespriteon_addsub0000_xor_6_11 : X_LUT4
    generic map(
      INIT => X"3FC0",
      LOC => "SLICE_X48Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cskyev(4),
      ADR2 => b_cskyev(5),
      ADR3 => b_cskyev(6),
      O => vga_sprite_skyespriteon_addsub0000_6_pack_1
    );
  vga_sprite_Madd_skyespriteon_addsub0001_xor_7_11 : X_LUT4
    generic map(
      INIT => X"333C",
      LOC => "SLICE_X48Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0001_lut_7_0,
      ADR2 => vga_sprite_skyespriteon_addsub0000(6),
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0001_cy_5_Q,
      O => vga_sprite_skyespriteon_addsub0001(7)
    );
  vga_sprite_xpixMona_sub0000_8_11 : X_LUT4
    generic map(
      INIT => X"3337",
      LOC => "SLICE_X41Y40"
    )
    port map (
      ADR0 => U2_HCS(6),
      ADR1 => U2_HCS(7),
      ADR2 => U2_HCS(5),
      ADR3 => U2_HCS(4),
      O => vga_sprite_xpixMona_sub0000_8_bdd0_pack_1
    );
  vga_sprite_xpixMona_sub0000_8_2 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X41Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_sprite_xpixMona_sub0000_8_bdd0,
      ADR3 => U2_HCS(8),
      O => vga_sprite_xpixMona_sub0000(8)
    );
  vga_sprite_blue_0_31 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X39Y37"
    )
    port map (
      ADR0 => U2_vidon_and0000117_5568,
      ADR1 => VCC,
      ADR2 => vga_sprite_skyespriteon_0,
      ADR3 => U2_vidon_and000039_0,
      O => vga_sprite_N6_pack_1
    );
  vga_sprite_blue_1_4 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X39Y37"
    )
    port map (
      ADR0 => vga_sprite_N6,
      ADR1 => MRey_1_0,
      ADR2 => vga_sprite_N8_0,
      ADR3 => MSkye_1_0,
      O => vga_sprite_blue_1_4_11579
    );
  vga_sprite_blue_0_24 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X34Y36"
    )
    port map (
      ADR0 => vidon_0,
      ADR1 => vga_sprite_skyespriteon_0,
      ADR2 => vga_sprite_reyspriteon,
      ADR3 => vga_sprite_monaspriteon_0,
      O => vga_sprite_N5
    );
  vga_sprite_blue_1_20 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X34Y36"
    )
    port map (
      ADR0 => U2_vidon_and000039_0,
      ADR1 => U2_vidon_and0000117_5568,
      ADR2 => vga_sprite_reyspriteon,
      ADR3 => vga_sprite_skyespriteon_0,
      O => vga_sprite_blue_0_20
    );
  vga_sprite_blue_0_25 : X_LUT4
    generic map(
      INIT => X"CA00",
      LOC => "SLICE_X25Y34"
    )
    port map (
      ADR0 => vga_sprite_N2_0,
      ADR1 => MMona_0_0,
      ADR2 => vga_sprite_monaspriteon_0,
      ADR3 => vga_sprite_blue_0_20_0,
      O => vga_sprite_blue_0_25_pack_1
    );
  vga_sprite_blue_0_30 : X_LUT4
    generic map(
      INIT => X"FAFA",
      LOC => "SLICE_X25Y34"
    )
    port map (
      ADR0 => vga_sprite_blue_0_4_0,
      ADR1 => VCC,
      ADR2 => vga_sprite_blue_0_25_5580,
      ADR3 => VCC,
      O => blue_0_OBUF_11627
    );
  vga_sprite_blue_0_41 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X39Y35"
    )
    port map (
      ADR0 => vga_sprite_N8_0,
      ADR1 => vga_sprite_N6,
      ADR2 => MSkye_0_0,
      ADR3 => MRey_0_0,
      O => vga_sprite_blue_0_4
    );
  vga_sprite_blue_0_42 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X35Y35"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_0,
      ADR1 => vga_sprite_reyspriteon,
      ADR2 => vga_sprite_skyespriteon_0,
      ADR3 => vidon_0,
      O => vga_sprite_N7_pack_1
    );
  vga_sprite_red_0_21 : X_LUT4
    generic map(
      INIT => X"CA00",
      LOC => "SLICE_X35Y35"
    )
    port map (
      ADR0 => vga_sprite_present_state_FSM_FFd2_5490,
      ADR1 => vga_sprite_present_state_FSM_FFd3_5487,
      ADR2 => vga_sprite_red_cmp_le0000,
      ADR3 => vga_sprite_N7,
      O => vga_sprite_N4
    );
  vga_sprite_blue_0_52 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X35Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_reyspriteon,
      ADR2 => U2_vidon_and0000117_5568,
      ADR3 => U2_vidon_and000039_0,
      O => vga_sprite_N8
    );
  vga_sprite_blue_1_25 : X_LUT4
    generic map(
      INIT => X"CA00",
      LOC => "SLICE_X25Y35"
    )
    port map (
      ADR0 => vga_sprite_N2_0,
      ADR1 => MMona_1_0,
      ADR2 => vga_sprite_monaspriteon_0,
      ADR3 => vga_sprite_blue_0_20_0,
      O => vga_sprite_blue_1_25_pack_1
    );
  vga_sprite_Madd_reyspriteon_addsub0002_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X37Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rreyv(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_reyspriteon_addsub0002_lut(3)
    );
  vga_sprite_Madd_reyspriteon_addsub0002_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X37Y53"
    )
    port map (
      ADR0 => b_rreyv(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_reyspriteon_addsub0002_lut(2)
    );
  vga_sprite_Madd_reyspriteon_addsub0002_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X37Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rreyv(4),
      ADR3 => VCC,
      O => vga_sprite_Madd_reyspriteon_addsub0002_lut(4)
    );
  b_rreyv_9_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X37Y56"
    )
    port map (
      ADR0 => b_rreyv(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_rreyv_9_rt_11864
    );
  vga_sprite_Msub_ypixRey_lut_4_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X47Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona_sub0000(4),
      ADR2 => b_rreyv(4),
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixRey_lut(4)
    );
  vga_sprite_Msub_ypixRey_lut_7_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X47Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona_sub0000(7),
      ADR2 => b_rreyv(7),
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixRey_lut(7)
    );
  vga_sprite_Msub_ypixRey_lut_6_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X47Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona_sub0000(6),
      ADR2 => VCC,
      ADR3 => b_rreyv(6),
      O => vga_sprite_Msub_ypixRey_lut(6)
    );
  vga_sprite_Msub_ypixRey_lut_9_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X47Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rreyv(9),
      ADR2 => vga_sprite_ypixMona_sub0000(9),
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixRey_lut(9)
    );
  vga_sprite_Msub_ypixRey_lut_8_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X47Y55"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(8),
      ADR1 => VCC,
      ADR2 => b_rreyv(8),
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixRey_lut(8)
    );
  b_Madd_add0005_add0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X36Y47"
    )
    port map (
      ADR0 => b_rmonav(1),
      ADR1 => b_drvmona(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0005_add0000_lut(1)
    );
  b_Madd_add0005_add0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X36Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rmonav(0),
      ADR2 => VCC,
      ADR3 => b_drvmona(0),
      O => b_Madd_add0005_add0000_lut(0)
    );
  b_Madd_add0005_add0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X36Y48"
    )
    port map (
      ADR0 => b_rmonav(3),
      ADR1 => VCC,
      ADR2 => b_drvmona(3),
      ADR3 => VCC,
      O => b_Madd_add0005_add0000_lut(3)
    );
  b_Madd_add0005_add0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X36Y48"
    )
    port map (
      ADR0 => b_drvmona(2),
      ADR1 => b_rmonav(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0005_add0000_lut(2)
    );
  b_Madd_add0005_add0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X36Y50"
    )
    port map (
      ADR0 => b_rmonav(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvmona(6),
      O => b_Madd_add0005_add0000_lut(6)
    );
  b_Maccum_rmonav_lut_9_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X36Y51"
    )
    port map (
      ADR0 => b_drvmona(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rmonav(9),
      O => b_Maccum_rmonav_lut(9)
    );
  b_Madd_add0005_add0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X36Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rmonav(8),
      ADR2 => b_drvmona(8),
      ADR3 => VCC,
      O => b_Madd_add0005_add0000_lut(8)
    );
  vga_sprite_rom_addr21_addsub0000_13_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X23Y48"
    )
    port map (
      ADR0 => vga_sprite_rom_addr21_addsub0000(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_rom_addr21_addsub0000_13_rt_12408
    );
  vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut_11_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X23Y47"
    )
    port map (
      ADR0 => vga_sprite_rom_addr21_addsub0000(11),
      ADR1 => vga_sprite_ypixMona(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(11)
    );
  vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X23Y44"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(4),
      ADR1 => vga_sprite_rom_addr21_addsub0000(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(6)
    );
  vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X23Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona(0),
      ADR2 => vga_sprite_ypixMona(3),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(5)
    );
  vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X23Y45"
    )
    port map (
      ADR0 => vga_sprite_rom_addr21_addsub0000(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixMona(6),
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(8)
    );
  vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X23Y45"
    )
    port map (
      ADR0 => vga_sprite_rom_addr21_addsub0000(7),
      ADR1 => vga_sprite_ypixMona(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0001_Madd_lut(7)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X29Y38"
    )
    port map (
      ADR0 => U2_HCS(1),
      ADR1 => b_cmonav(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(1)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X29Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cmonav(0),
      ADR2 => U2_HCS(0),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(0)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X29Y39"
    )
    port map (
      ADR0 => b_cmonav(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_HCS(3),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(3)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X29Y39"
    )
    port map (
      ADR0 => b_cmonav(2),
      ADR1 => U2_HCS(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(2)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3CC3",
      LOC => "SLICE_X29Y40"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_addsub0000_5_0,
      ADR1 => b_cmonav(5),
      ADR2 => b_cmonav(4),
      ADR3 => U2_HCS(5),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(5)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X29Y40"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_addsub0000_4_0,
      ADR1 => b_cmonav(4),
      ADR2 => VCC,
      ADR3 => U2_HCS(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(4)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X29Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0001_lut_7_0,
      ADR2 => U2_HCS(7),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(7)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"69C3",
      LOC => "SLICE_X29Y41"
    )
    port map (
      ADR0 => b_cmonav(5),
      ADR1 => b_cmonav(6),
      ADR2 => U2_HCS(6),
      ADR3 => b_cmonav(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(6)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X29Y42"
    )
    port map (
      ADR0 => b_cmonav(9),
      ADR1 => U2_HCS(9),
      ADR2 => b_cmonav(8),
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0000_cy(7),
      O => vga_sprite_Mcompar_monaspriteon_cmp_gt0000_lut(9)
    );
  b_drvrey_3 : X_FF
    generic map(
      LOC => "SLICE_X41Y56",
      INIT => '0'
    )
    port map (
      I => b_drvrey_2_DYMUX_12660,
      CE => b_drvrey_2_CEINV_12637,
      CLK => b_drvrey_2_CLKINV_12638,
      SET => GND,
      RST => b_drvrey_2_SRINV_12639,
      O => b_drvrey(3)
    );
  b_Madd_drvrey_not0000_2_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X41Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_drvrey(2),
      ADR3 => VCC,
      O => b_Madd_drvrey_not0000(2)
    );
  b_drvrey_2 : X_FF
    generic map(
      LOC => "SLICE_X41Y56",
      INIT => '0'
    )
    port map (
      I => b_drvrey_2_DXMUX_12680,
      CE => b_drvrey_2_CEINV_12637,
      CLK => b_drvrey_2_CLKINV_12638,
      SET => GND,
      RST => b_drvrey_2_SRINV_12639,
      O => b_drvrey(2)
    );
  b_Madd_drvrey_not0000_5_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X41Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvrey(5),
      O => b_Madd_drvrey_not0000(5)
    );
  b_drvrey_5 : X_FF
    generic map(
      LOC => "SLICE_X41Y57",
      INIT => '0'
    )
    port map (
      I => b_drvrey_4_DYMUX_12720,
      CE => b_drvrey_4_CEINV_12697,
      CLK => b_drvrey_4_CLKINV_12698,
      SET => GND,
      RST => b_drvrey_4_SRINV_12699,
      O => b_drvrey(5)
    );
  b_Madd_drvrey_not0000_4_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X41Y57"
    )
    port map (
      ADR0 => b_drvrey(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvrey_not0000(4)
    );
  b_drvrey_4 : X_FF
    generic map(
      LOC => "SLICE_X41Y57",
      INIT => '0'
    )
    port map (
      I => b_drvrey_4_DXMUX_12740,
      CE => b_drvrey_4_CEINV_12697,
      CLK => b_drvrey_4_CLKINV_12698,
      SET => GND,
      RST => b_drvrey_4_SRINV_12699,
      O => b_drvrey(4)
    );
  b_Madd_drvrey_not0000_7_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X41Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_drvrey(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvrey_not0000(7)
    );
  b_drvrey_7 : X_FF
    generic map(
      LOC => "SLICE_X41Y58",
      INIT => '0'
    )
    port map (
      I => b_drvrey_6_DYMUX_12780,
      CE => b_drvrey_6_CEINV_12757,
      CLK => b_drvrey_6_CLKINV_12758,
      SET => GND,
      RST => b_drvrey_6_SRINV_12759,
      O => b_drvrey(7)
    );
  b_Madd_drvrey_not0000_6_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X41Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_drvrey(6),
      ADR3 => VCC,
      O => b_Madd_drvrey_not0000(6)
    );
  vga_sprite_Msub_ypixSkye_lut_1_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X44Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona_sub0000(1),
      ADR2 => b_rskyev(1),
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixSkye_lut(1)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X33Y47"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => vga_sprite_monaspriteon_addsub0002_1_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(1)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X33Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(0),
      ADR2 => VCC,
      ADR3 => vga_sprite_monaspriteon_addsub0002_0_Q,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(0)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6969",
      LOC => "SLICE_X33Y48"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_3_Q,
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(3)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X33Y48"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(2)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X33Y49"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_addsub0003_5_0,
      ADR1 => U2_vcs(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(5)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X33Y49"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_Q,
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0003_lut_3_Q,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_Q,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(4)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X33Y50"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_7_Q,
      ADR2 => vga_sprite_monaspriteon_addsub0002_6_Q,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0003_cy_5_Q,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(7)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9966",
      LOC => "SLICE_X33Y50"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_addsub0002_6_Q,
      ADR1 => U2_vcs(6),
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0003_cy_5_Q,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(6)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X33Y51"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0003_lut_9_Q,
      ADR1 => U2_vcs(9),
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_Q,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0003_cy_7_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(9)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6699",
      LOC => "SLICE_X33Y51"
    )
    port map (
      ADR0 => U2_vcs(8),
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_Q,
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0003_cy_7_0,
      O => vga_sprite_Mcompar_monaspriteon_cmp_lt0000_lut(8)
    );
  vga_sprite_Msub_ypixSkye_lut_5_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X44Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona_sub0000(5),
      ADR2 => b_rskyev(5),
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixSkye_lut(5)
    );
  vga_sprite_Msub_ypixSkye_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X44Y42"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(4),
      ADR1 => b_rskyev(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixSkye_lut(4)
    );
  vga_sprite_Msub_ypixSkye_lut_7_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X44Y43"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(7),
      ADR1 => VCC,
      ADR2 => b_rskyev(7),
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixSkye_lut(7)
    );
  vga_sprite_Msub_ypixSkye_lut_6_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X44Y43"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rskyev(6),
      O => vga_sprite_Msub_ypixSkye_lut(6)
    );
  vga_sprite_Msub_ypixSkye_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X44Y44"
    )
    port map (
      ADR0 => b_rskyev(9),
      ADR1 => vga_sprite_ypixMona_sub0000(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixSkye_lut(9)
    );
  vga_sprite_Msub_ypixSkye_lut_8_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X44Y44"
    )
    port map (
      ADR0 => vga_sprite_ypixMona_sub0000(8),
      ADR1 => VCC,
      ADR2 => b_rskyev(8),
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixSkye_lut(8)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X47Y46"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => VCC,
      ADR2 => vga_sprite_skyespriteon_addsub0002_1_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(1)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X47Y46"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => VCC,
      ADR2 => vga_sprite_skyespriteon_addsub0002_0_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(0)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X47Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(7),
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0003_lut_7_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(7)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y49"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => vga_sprite_skyespriteon_addsub0002_6_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(6)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y50"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_9_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(9)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X47Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(8),
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_ge0000_lut(8)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X48Y35"
    )
    port map (
      ADR0 => b_cskyev(1),
      ADR1 => U2_HCS(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(1)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X48Y35"
    )
    port map (
      ADR0 => b_cskyev(0),
      ADR1 => VCC,
      ADR2 => U2_HCS(0),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(0)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"5AA5",
      LOC => "SLICE_X48Y36"
    )
    port map (
      ADR0 => b_cskyev(3),
      ADR1 => vga_sprite_skyespriteon_addsub0001_3_0,
      ADR2 => U2_HCS(3),
      ADR3 => b_cskyev(2),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(3)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X48Y36"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_addsub0001_2_0,
      ADR1 => b_cskyev(2),
      ADR2 => VCC,
      ADR3 => U2_HCS(2),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(2)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X48Y37"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_addsub0001_5_0,
      ADR1 => VCC,
      ADR2 => U2_HCS(5),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(5)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"8778",
      LOC => "SLICE_X48Y37"
    )
    port map (
      ADR0 => b_cskyev(3),
      ADR1 => b_cskyev(2),
      ADR2 => U2_HCS(4),
      ADR3 => b_cskyev(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(4)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X48Y38"
    )
    port map (
      ADR0 => vga_sprite_Madd_skyespriteon_addsub0001_lut_7_0,
      ADR1 => U2_HCS(7),
      ADR2 => vga_sprite_skyespriteon_addsub0000(6),
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0001_cy_5_Q,
      O => vga_sprite_Mcompar_skyespriteon_cmp_le0000_lut(7)
    );
  b_dcvrey_0 : X_FF
    generic map(
      LOC => "SLICE_X52Y42",
      INIT => '1'
    )
    port map (
      I => b_dcvrey_0_DXMUX_13563,
      CE => b_dcvrey_0_CEINV_13522,
      CLK => b_dcvrey_0_CLKINV_13523,
      SET => b_dcvrey_0_SRINV_13524,
      RST => GND,
      O => b_dcvrey(0)
    );
  b_Madd_dcvrey_not0000_3_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X52Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_dcvrey(3),
      ADR3 => VCC,
      O => b_Madd_dcvrey_not0000(3)
    );
  b_dcvrey_3 : X_FF
    generic map(
      LOC => "SLICE_X52Y43",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_2_DYMUX_13602,
      CE => b_dcvrey_2_CEINV_13579,
      CLK => b_dcvrey_2_CLKINV_13580,
      SET => GND,
      RST => b_dcvrey_2_SRINV_13581,
      O => b_dcvrey(3)
    );
  b_Madd_dcvrey_not0000_2_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X52Y43"
    )
    port map (
      ADR0 => b_dcvrey(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvrey_not0000(2)
    );
  b_dcvrey_2 : X_FF
    generic map(
      LOC => "SLICE_X52Y43",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_2_DXMUX_13622,
      CE => b_dcvrey_2_CEINV_13579,
      CLK => b_dcvrey_2_CLKINV_13580,
      SET => GND,
      RST => b_dcvrey_2_SRINV_13581,
      O => b_dcvrey(2)
    );
  b_Madd_dcvrey_not0000_5_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X52Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvrey(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvrey_not0000(5)
    );
  b_dcvrey_5 : X_FF
    generic map(
      LOC => "SLICE_X52Y44",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_4_DYMUX_13662,
      CE => b_dcvrey_4_CEINV_13639,
      CLK => b_dcvrey_4_CLKINV_13640,
      SET => GND,
      RST => b_dcvrey_4_SRINV_13641,
      O => b_dcvrey(5)
    );
  b_Madd_dcvrey_not0000_4_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X52Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvrey(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_dcvrey_not0000(4)
    );
  b_dcvrey_4 : X_FF
    generic map(
      LOC => "SLICE_X52Y44",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_4_DXMUX_13682,
      CE => b_dcvrey_4_CEINV_13639,
      CLK => b_dcvrey_4_CLKINV_13640,
      SET => GND,
      RST => b_dcvrey_4_SRINV_13641,
      O => b_dcvrey(4)
    );
  b_Madd_dcvrey_not0000_7_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X52Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_dcvrey(7),
      ADR3 => VCC,
      O => b_Madd_dcvrey_not0000(7)
    );
  b_dcvrey_8 : X_FF
    generic map(
      LOC => "SLICE_X52Y46",
      INIT => '0'
    )
    port map (
      I => b_dcvrey_8_DXMUX_13795,
      CE => b_dcvrey_8_CEINV_13758,
      CLK => b_dcvrey_8_CLKINV_13759,
      SET => GND,
      RST => b_dcvrey_8_SRINV_13760,
      O => b_dcvrey(8)
    );
  U2_Mcount_vcs_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X39Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Mcount_vcs_lut(0)
    );
  vga_sprite_Madd_rom_addr2_add0000_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X51Y50"
    )
    port map (
      ADR0 => vga_sprite_xpixRey(5),
      ADR1 => vga_sprite_rom_addr2_addsub0001(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(5)
    );
  vga_sprite_Madd_rom_addr2_add0000_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X51Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixRey(2),
      ADR2 => vga_sprite_xpixRey(4),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(4)
    );
  vga_sprite_Madd_rom_addr2_add0000_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X51Y51"
    )
    port map (
      ADR0 => vga_sprite_rom_addr2_addsub0001(7),
      ADR1 => vga_sprite_xpixRey(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(7)
    );
  vga_sprite_Madd_rom_addr2_add0000_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X51Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr2_addsub0001(6),
      ADR2 => VCC,
      ADR3 => vga_sprite_xpixRey(6),
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(6)
    );
  vga_sprite_Madd_rom_addr2_add0000_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X51Y52"
    )
    port map (
      ADR0 => vga_sprite_rom_addr2_addsub0001(9),
      ADR1 => VCC,
      ADR2 => vga_sprite_xpixRey(9),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(9)
    );
  vga_sprite_Madd_rom_addr2_add0000_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X51Y52"
    )
    port map (
      ADR0 => vga_sprite_rom_addr2_addsub0001(8),
      ADR1 => VCC,
      ADR2 => vga_sprite_xpixRey(8),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_add0000_Madd_lut(8)
    );
  vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y38"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(1),
      ADR1 => vga_sprite_ypixSkye(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(4)
    );
  vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X45Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixSkye(0),
      ADR2 => vga_sprite_ypixSkye(1),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(3)
    );
  vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X45Y39"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixSkye(4),
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(6)
    );
  vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X45Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixSkye(2),
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixSkye(3),
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(5)
    );
  vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y40"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(5),
      ADR1 => vga_sprite_ypixSkye(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(8)
    );
  vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X45Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixSkye(4),
      ADR2 => vga_sprite_ypixSkye(5),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(7)
    );
  vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut_10_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X45Y41"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(7),
      ADR1 => VCC,
      ADR2 => vga_sprite_ypixSkye(8),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(10)
    );
  vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y41"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(7),
      ADR1 => vga_sprite_ypixSkye(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0000_Madd_lut(9)
    );
  b_Madd_add0002_add0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X51Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cskyev(5),
      ADR2 => b_dcvskye(5),
      ADR3 => VCC,
      O => b_Madd_add0002_add0000_lut(5)
    );
  b_Madd_add0002_add0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X51Y38"
    )
    port map (
      ADR0 => b_cskyev(4),
      ADR1 => b_dcvskye(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0002_add0000_lut(4)
    );
  b_Madd_add0002_add0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X51Y39"
    )
    port map (
      ADR0 => b_dcvskye(7),
      ADR1 => b_cskyev(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0002_add0000_lut(7)
    );
  b_Madd_add0002_add0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X51Y39"
    )
    port map (
      ADR0 => b_cskyev(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvskye(6),
      O => b_Madd_add0002_add0000_lut(6)
    );
  b_Maccum_cskyev_lut_9_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X51Y40"
    )
    port map (
      ADR0 => b_cskyev(9),
      ADR1 => VCC,
      ADR2 => b_dcvskye(9),
      ADR3 => VCC,
      O => b_Maccum_cskyev_lut(9)
    );
  b_Madd_add0002_add0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X51Y40"
    )
    port map (
      ADR0 => b_cskyev(8),
      ADR1 => b_dcvskye(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0002_add0000_lut(8)
    );
  vga_sprite_Madd_monaspriteon_addsub0002_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X34Y46"
    )
    port map (
      ADR0 => b_rmonav(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_monaspriteon_addsub0002_lut(1)
    );
  vga_sprite_Madd_monaspriteon_addsub0002_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X34Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rmonav(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_monaspriteon_addsub0002_lut(0)
    );
  vga_sprite_Madd_monaspriteon_addsub0002_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X34Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rmonav(3),
      ADR3 => VCC,
      O => vga_sprite_Madd_monaspriteon_addsub0002_lut(3)
    );
  b_rmonav_9_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X34Y50"
    )
    port map (
      ADR0 => b_rmonav(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_rmonav_9_rt_14710
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X35Y48"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_reyspriteon_addsub0002_1_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(1)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X35Y48"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_reyspriteon_addsub0002_0_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(0)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X35Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(3),
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0003_lut_3_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(3)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X35Y49"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0003_cy_2_Q,
      ADR1 => U2_vcs(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(2)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X35Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(5),
      ADR2 => VCC,
      ADR3 => vga_sprite_reyspriteon_addsub0002_5_Q,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(5)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X35Y50"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => VCC,
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_ge0000_lut(4)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"3CC3",
      LOC => "SLICE_X51Y42"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_addsub0001_3_0,
      ADR1 => b_creyv(3),
      ADR2 => U2_HCS(3),
      ADR3 => b_creyv(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(3)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X51Y42"
    )
    port map (
      ADR0 => b_creyv(2),
      ADR1 => vga_sprite_reyspriteon_addsub0001_2_0,
      ADR2 => U2_HCS(2),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(2)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X51Y43"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_addsub0001_5_0,
      ADR1 => VCC,
      ADR2 => U2_HCS(5),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(5)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"965A",
      LOC => "SLICE_X51Y43"
    )
    port map (
      ADR0 => b_creyv(4),
      ADR1 => b_creyv(3),
      ADR2 => U2_HCS(4),
      ADR3 => b_creyv(2),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(4)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X51Y44"
    )
    port map (
      ADR0 => U2_HCS(7),
      ADR1 => vga_sprite_Madd_reyspriteon_addsub0001_lut_7_0,
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0001_cy_5_Q,
      ADR3 => vga_sprite_reyspriteon_addsub0000(6),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(7)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"C33C",
      LOC => "SLICE_X51Y44"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_addsub0001_6_0,
      ADR1 => vga_sprite_reyspriteon_addsub0000(6),
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0001_cy_5_Q,
      ADR3 => U2_HCS(6),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(6)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X51Y45"
    )
    port map (
      ADR0 => vga_sprite_reyspriteon_addsub0001_9_0,
      ADR1 => VCC,
      ADR2 => U2_HCS(9),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(9)
    );
  vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9669",
      LOC => "SLICE_X51Y45"
    )
    port map (
      ADR0 => vga_sprite_Madd_reyspriteon_addsub0001_cy_7_Q,
      ADR1 => U2_HCS(8),
      ADR2 => vga_sprite_Madd_reyspriteon_addsub0000_cy(7),
      ADR3 => b_creyv(8),
      O => vga_sprite_Mcompar_reyspriteon_cmp_le0000_lut(8)
    );
  vga_sprite_Msub_ypixMona_sub0000_lut_7_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X37Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(7),
      O => vga_sprite_Msub_ypixMona_sub0000_lut(7)
    );
  vga_sprite_Msub_ypixMona_sub0000_lut_6_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X37Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_sub0000_lut(6)
    );
  vga_sprite_Msub_ypixMona_sub0000_lut_9_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X37Y46"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_sub0000_lut(9)
    );
  vga_sprite_Msub_ypixMona_sub0000_lut_8_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X37Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(8),
      ADR3 => VCC,
      O => vga_sprite_Msub_ypixMona_sub0000_lut(8)
    );
  vga_sprite_Mcount_wall_lut_1_Q : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X35Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_wall(1),
      ADR2 => VCC,
      ADR3 => vga_sprite_present_state_cmp_gt0000_0,
      O => vga_sprite_Mcount_wall_lut(1)
    );
  vga_sprite_wall_1 : X_FF
    generic map(
      LOC => "SLICE_X35Y26",
      INIT => '0'
    )
    port map (
      I => vga_sprite_wall_0_DYMUX_15250,
      CE => VCC,
      CLK => vga_sprite_wall_0_CLKINV_15234,
      SET => GND,
      RST => vga_sprite_wall_0_SRINV_15235,
      O => vga_sprite_wall(1)
    );
  vga_sprite_Mcount_wall_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X35Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_sprite_present_state_cmp_gt0000_0,
      ADR3 => vga_sprite_wall(0),
      O => vga_sprite_Mcount_wall_lut(0)
    );
  vga_sprite_wall_0 : X_FF
    generic map(
      LOC => "SLICE_X35Y26",
      INIT => '0'
    )
    port map (
      I => vga_sprite_wall_0_DXMUX_15270,
      CE => VCC,
      CLK => vga_sprite_wall_0_CLKINV_15234,
      SET => GND,
      RST => vga_sprite_wall_0_SRINV_15235,
      O => vga_sprite_wall(0)
    );
  vga_sprite_Mcount_wall_lut_3_Q : X_LUT4
    generic map(
      INIT => X"00AA",
      LOC => "SLICE_X35Y27"
    )
    port map (
      ADR0 => vga_sprite_wall(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_present_state_cmp_gt0000_0,
      O => vga_sprite_Mcount_wall_lut(3)
    );
  vga_sprite_wall_3 : X_FF
    generic map(
      LOC => "SLICE_X35Y27",
      INIT => '0'
    )
    port map (
      I => vga_sprite_wall_2_DYMUX_15308,
      CE => VCC,
      CLK => vga_sprite_wall_2_CLKINV_15287,
      SET => GND,
      RST => vga_sprite_wall_2_SRINV_15288,
      O => vga_sprite_wall(3)
    );
  vga_sprite_Mcount_wall_lut_7_Q : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X35Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_sprite_wall(7),
      ADR3 => vga_sprite_present_state_cmp_gt0000_0,
      O => vga_sprite_Mcount_wall_lut(7)
    );
  vga_sprite_wall_7 : X_FF
    generic map(
      LOC => "SLICE_X35Y29",
      INIT => '1'
    )
    port map (
      I => vga_sprite_wall_6_DYMUX_15419,
      CE => VCC,
      CLK => vga_sprite_wall_6_CLKINV_15398,
      SET => vga_sprite_wall_6_SRINV_15399,
      RST => GND,
      O => vga_sprite_wall(7)
    );
  vga_sprite_Mcount_wall_lut_6_Q : X_LUT4
    generic map(
      INIT => X"00AA",
      LOC => "SLICE_X35Y29"
    )
    port map (
      ADR0 => vga_sprite_wall(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_present_state_cmp_gt0000_0,
      O => vga_sprite_Mcount_wall_lut(6)
    );
  vga_sprite_wall_6 : X_FF
    generic map(
      LOC => "SLICE_X35Y29",
      INIT => '0'
    )
    port map (
      I => vga_sprite_wall_6_DXMUX_15436,
      CE => VCC,
      CLK => vga_sprite_wall_6_CLKINV_15398,
      SET => GND,
      RST => vga_sprite_wall_6_SRINV_15399,
      O => vga_sprite_wall(6)
    );
  vga_sprite_Mcount_wall_lut_9_Q : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X35Y30"
    )
    port map (
      ADR0 => vga_sprite_wall(9),
      ADR1 => vga_sprite_present_state_cmp_gt0000_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcount_wall_lut(9)
    );
  vga_sprite_wall_9 : X_FF
    generic map(
      LOC => "SLICE_X35Y30",
      INIT => '0'
    )
    port map (
      I => vga_sprite_wall_8_DYMUX_15465,
      CE => VCC,
      CLK => vga_sprite_wall_8_CLKINV_15452,
      SET => GND,
      RST => vga_sprite_wall_8_SRINV_15453,
      O => vga_sprite_wall(9)
    );
  vga_sprite_Mcount_wall_lut_8_Q : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X35Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_present_state_cmp_gt0000_0,
      ADR2 => VCC,
      ADR3 => vga_sprite_wall(8),
      O => vga_sprite_Mcount_wall_lut(8)
    );
  vga_sprite_wall_8 : X_FF
    generic map(
      LOC => "SLICE_X35Y30",
      INIT => '0'
    )
    port map (
      I => vga_sprite_wall_8_DXMUX_15485,
      CE => VCC,
      CLK => vga_sprite_wall_8_CLKINV_15452,
      SET => GND,
      RST => vga_sprite_wall_8_SRINV_15453,
      O => vga_sprite_wall(8)
    );
  b_Maccum_cskyev_lut_1_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X52Y36"
    )
    port map (
      ADR0 => b_cskyev(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvskye(1),
      O => b_Maccum_cskyev_lut(1)
    );
  b_cskyev_1 : X_FF
    generic map(
      LOC => "SLICE_X52Y36",
      INIT => '0'
    )
    port map (
      I => b_cskyev_0_DYMUX_15520,
      CE => b_cskyev_0_CEINV_15503,
      CLK => b_cskyev_0_CLKINV_15504,
      SET => GND,
      RST => b_cskyev_0_SRINV_15505,
      O => b_cskyev(1)
    );
  b_Maccum_cskyev_lut_0_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X52Y36"
    )
    port map (
      ADR0 => b_cskyev(0),
      ADR1 => VCC,
      ADR2 => b_dcvskye(0),
      ADR3 => VCC,
      O => b_Maccum_cskyev_lut(0)
    );
  b_cskyev_2 : X_FF
    generic map(
      LOC => "SLICE_X52Y37",
      INIT => '0'
    )
    port map (
      I => b_cskyev_2_DXMUX_15603,
      CE => b_cskyev_2_CEINV_15561,
      CLK => b_cskyev_2_CLKINV_15562,
      SET => GND,
      RST => b_cskyev_2_SRINV_15563,
      O => b_cskyev(2)
    );
  b_Maccum_cskyev_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X52Y38"
    )
    port map (
      ADR0 => b_cskyev(5),
      ADR1 => b_dcvskye(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cskyev_lut(5)
    );
  b_cskyev_5 : X_FF
    generic map(
      LOC => "SLICE_X52Y38",
      INIT => '0'
    )
    port map (
      I => b_cskyev_4_DYMUX_15644,
      CE => b_cskyev_4_CEINV_15622,
      CLK => b_cskyev_4_CLKINV_15623,
      SET => GND,
      RST => b_cskyev_4_SRINV_15624,
      O => b_cskyev(5)
    );
  b_Maccum_cskyev_lut_4_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X52Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cskyev(4),
      ADR2 => b_dcvskye(4),
      ADR3 => VCC,
      O => b_Maccum_cskyev_lut(4)
    );
  b_cskyev_4 : X_FF
    generic map(
      LOC => "SLICE_X52Y38",
      INIT => '1'
    )
    port map (
      I => b_cskyev_4_DXMUX_15664,
      CE => b_cskyev_4_CEINV_15622,
      CLK => b_cskyev_4_CLKINV_15623,
      SET => b_cskyev_4_SRINV_15624,
      RST => GND,
      O => b_cskyev(4)
    );
  b_Maccum_cskyev_lut_7_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X52Y39"
    )
    port map (
      ADR0 => b_cskyev(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_dcvskye(7),
      O => b_Maccum_cskyev_lut(7)
    );
  b_cskyev_7 : X_FF
    generic map(
      LOC => "SLICE_X52Y39",
      INIT => '0'
    )
    port map (
      I => b_cskyev_6_DYMUX_15704,
      CE => b_cskyev_6_CEINV_15682,
      CLK => b_cskyev_6_CLKINV_15683,
      SET => GND,
      RST => b_cskyev_6_SRINV_15684,
      O => b_cskyev(7)
    );
  b_Maccum_cskyev_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X52Y39"
    )
    port map (
      ADR0 => b_dcvskye(6),
      ADR1 => b_cskyev(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cskyev_lut(6)
    );
  b_cskyev_6 : X_FF
    generic map(
      LOC => "SLICE_X52Y39",
      INIT => '1'
    )
    port map (
      I => b_cskyev_6_DXMUX_15724,
      CE => b_cskyev_6_CEINV_15682,
      CLK => b_cskyev_6_CLKINV_15683,
      SET => b_cskyev_6_SRINV_15684,
      RST => GND,
      O => b_cskyev(6)
    );
  b_Maccum_cskyev_lut_9_1 : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X52Y40"
    )
    port map (
      ADR0 => b_dcvskye(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_cskyev(9),
      O => b_Maccum_cskyev_lut_9_1_15750
    );
  b_cskyev_9 : X_FF
    generic map(
      LOC => "SLICE_X52Y40",
      INIT => '0'
    )
    port map (
      I => b_cskyev_8_DYMUX_15755,
      CE => b_cskyev_8_CEINV_15741,
      CLK => b_cskyev_8_CLKINV_15742,
      SET => GND,
      RST => b_cskyev_8_SRINV_15743,
      O => b_cskyev(9)
    );
  vga_sprite_Msub_xpixSkye_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y34"
    )
    port map (
      ADR0 => U2_HCS(3),
      ADR1 => b_cskyev(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixSkye_lut(3)
    );
  vga_sprite_Msub_xpixSkye_lut_2_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X47Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(2),
      ADR2 => VCC,
      ADR3 => b_cskyev(2),
      O => vga_sprite_Msub_xpixSkye_lut(2)
    );
  vga_sprite_Msub_xpixSkye_lut_5_Q : X_LUT4
    generic map(
      INIT => X"A55A",
      LOC => "SLICE_X47Y35"
    )
    port map (
      ADR0 => U2_HCS(5),
      ADR1 => vga_sprite_xpixMona_sub0000_5_0,
      ADR2 => b_cskyev(5),
      ADR3 => U2_HCS(4),
      O => vga_sprite_Msub_xpixSkye_lut(5)
    );
  vga_sprite_Msub_xpixSkye_lut_4_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X47Y35"
    )
    port map (
      ADR0 => U2_HCS(4),
      ADR1 => vga_sprite_xpixMona_sub0000_4_0,
      ADR2 => b_cskyev(4),
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixSkye_lut(4)
    );
  vga_sprite_Msub_xpixSkye_lut_7_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X47Y36"
    )
    port map (
      ADR0 => vga_sprite_xpixMona_sub0000_7_0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_cskyev(7),
      O => vga_sprite_Msub_xpixSkye_lut(7)
    );
  vga_sprite_Msub_xpixSkye_lut_6_Q : X_LUT4
    generic map(
      INIT => X"C936",
      LOC => "SLICE_X47Y36"
    )
    port map (
      ADR0 => U2_HCS(4),
      ADR1 => b_cskyev(6),
      ADR2 => U2_HCS(5),
      ADR3 => U2_HCS(6),
      O => vga_sprite_Msub_xpixSkye_lut(6)
    );
  vga_sprite_Msub_xpixSkye_lut_9_Q : X_LUT4
    generic map(
      INIT => X"C369",
      LOC => "SLICE_X47Y37"
    )
    port map (
      ADR0 => vga_sprite_xpixMona_sub0000_8_bdd0,
      ADR1 => U2_HCS(9),
      ADR2 => b_cskyev(9),
      ADR3 => U2_HCS(8),
      O => vga_sprite_Msub_xpixSkye_lut(9)
    );
  vga_sprite_Msub_xpixSkye_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5AA5",
      LOC => "SLICE_X47Y37"
    )
    port map (
      ADR0 => U2_HCS(8),
      ADR1 => vga_sprite_xpixMona_sub0000_8_0,
      ADR2 => b_cskyev(8),
      ADR3 => vga_sprite_xpixMona_sub0000_8_bdd0,
      O => vga_sprite_Msub_xpixSkye_lut(8)
    );
  vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X25Y45"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(4),
      ADR1 => vga_sprite_ypixMona(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(6)
    );
  vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X25Y45"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(2),
      ADR1 => vga_sprite_ypixMona(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(5)
    );
  vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X25Y46"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(6),
      ADR1 => vga_sprite_ypixMona(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(8)
    );
  vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X25Y46"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixMona(5),
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(7)
    );
  vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut_10_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X25Y47"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(8),
      ADR1 => vga_sprite_ypixMona(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(10)
    );
  vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X25Y47"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(7),
      ADR1 => vga_sprite_ypixMona(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_addsub0000_Madd_lut(9)
    );
  vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X50Y51"
    )
    port map (
      ADR0 => vga_sprite_rom_addr2_addsub0000(6),
      ADR1 => vga_sprite_ypixRey(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(6)
    );
  vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X50Y51"
    )
    port map (
      ADR0 => vga_sprite_ypixRey(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixRey(3),
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(5)
    );
  vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X50Y53"
    )
    port map (
      ADR0 => vga_sprite_rom_addr2_addsub0000(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixRey(7),
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(9)
    );
  vga_sprite_rom_addr2_addsub0000_13_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X50Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_sprite_rom_addr2_addsub0000(13),
      ADR3 => VCC,
      O => vga_sprite_rom_addr2_addsub0000_13_rt_16278
    );
  vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut_11_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X50Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr2_addsub0000(11),
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixRey(9),
      O => vga_sprite_Madd_rom_addr2_addsub0001_Madd_lut(11)
    );
  b_Maccum_rskyev_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y47"
    )
    port map (
      ADR0 => b_rskyev(1),
      ADR1 => b_drvskye(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rskyev_lut(1)
    );
  b_rskyev_1 : X_FF
    generic map(
      LOC => "SLICE_X45Y47",
      INIT => '0'
    )
    port map (
      I => b_rskyev_0_DYMUX_16311,
      CE => b_rskyev_0_CEINV_16294,
      CLK => b_rskyev_0_CLKINV_16295,
      SET => GND,
      RST => b_rskyev_0_SRINV_16296,
      O => b_rskyev(1)
    );
  b_Maccum_rskyev_lut_0_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X45Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rskyev(0),
      ADR2 => b_drvskye(0),
      ADR3 => VCC,
      O => b_Maccum_rskyev_lut(0)
    );
  b_rskyev_0 : X_FF
    generic map(
      LOC => "SLICE_X45Y47",
      INIT => '0'
    )
    port map (
      I => b_rskyev_0_DXMUX_16333,
      CE => b_rskyev_0_CEINV_16294,
      CLK => b_rskyev_0_CLKINV_16295,
      SET => GND,
      RST => b_rskyev_0_SRINV_16296,
      O => b_rskyev(0)
    );
  b_Maccum_rskyev_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y48"
    )
    port map (
      ADR0 => b_rskyev(3),
      ADR1 => b_drvskye(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rskyev_lut(3)
    );
  b_Maccum_rskyev_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y49"
    )
    port map (
      ADR0 => b_drvskye(4),
      ADR1 => b_rskyev(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rskyev_lut(4)
    );
  b_rskyev_4 : X_FF
    generic map(
      LOC => "SLICE_X45Y49",
      INIT => '0'
    )
    port map (
      I => b_rskyev_4_DXMUX_16453,
      CE => b_rskyev_4_CEINV_16411,
      CLK => b_rskyev_4_CLKINV_16412,
      SET => GND,
      RST => b_rskyev_4_SRINV_16413,
      O => b_rskyev(4)
    );
  b_Maccum_rskyev_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y50"
    )
    port map (
      ADR0 => b_rskyev(7),
      ADR1 => b_drvskye(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rskyev_lut(7)
    );
  b_rskyev_7 : X_FF
    generic map(
      LOC => "SLICE_X45Y50",
      INIT => '1'
    )
    port map (
      I => b_rskyev_6_DYMUX_16494,
      CE => b_rskyev_6_CEINV_16472,
      CLK => b_rskyev_6_CLKINV_16473,
      SET => b_rskyev_6_SRINV_16474,
      RST => GND,
      O => b_rskyev(7)
    );
  b_Maccum_rskyev_lut_6_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X45Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rskyev(6),
      ADR2 => b_drvskye(6),
      ADR3 => VCC,
      O => b_Maccum_rskyev_lut(6)
    );
  b_rskyev_6 : X_FF
    generic map(
      LOC => "SLICE_X45Y50",
      INIT => '0'
    )
    port map (
      I => b_rskyev_6_DXMUX_16513,
      CE => b_rskyev_6_CEINV_16472,
      CLK => b_rskyev_6_CLKINV_16473,
      SET => GND,
      RST => b_rskyev_6_SRINV_16474,
      O => b_rskyev(6)
    );
  b_Maccum_rskyev_lut_9_1 : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X45Y51"
    )
    port map (
      ADR0 => b_rskyev(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvskye(9),
      O => b_Maccum_rskyev_lut_9_1_16540
    );
  b_rskyev_9 : X_FF
    generic map(
      LOC => "SLICE_X45Y51",
      INIT => '0'
    )
    port map (
      I => b_rskyev_8_DYMUX_16545,
      CE => b_rskyev_8_CEINV_16531,
      CLK => b_rskyev_8_CLKINV_16532,
      SET => GND,
      RST => b_rskyev_8_SRINV_16533,
      O => b_rskyev(9)
    );
  b_Maccum_rskyev_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y51"
    )
    port map (
      ADR0 => b_drvskye(8),
      ADR1 => b_rskyev(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rskyev_lut(8)
    );
  b_rskyev_8 : X_FF
    generic map(
      LOC => "SLICE_X45Y51",
      INIT => '0'
    )
    port map (
      I => b_rskyev_8_DXMUX_16566,
      CE => b_rskyev_8_CEINV_16531,
      CLK => b_rskyev_8_CLKINV_16532,
      SET => GND,
      RST => b_rskyev_8_SRINV_16533,
      O => b_rskyev(8)
    );
  U2_HCS_9_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X39Y42"
    )
    port map (
      ADR0 => U2_HCS(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_HCS_9_rt_16736
    );
  vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut_10_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X44Y37"
    )
    port map (
      ADR0 => vga_sprite_rom_addr20_addsub0000(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixSkye(8),
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(10)
    );
  vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X44Y35"
    )
    port map (
      ADR0 => vga_sprite_rom_addr20_addsub0000(6),
      ADR1 => VCC,
      ADR2 => vga_sprite_ypixSkye(4),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(6)
    );
  vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X44Y35"
    )
    port map (
      ADR0 => vga_sprite_ypixSkye(3),
      ADR1 => vga_sprite_ypixSkye(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(5)
    );
  vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X44Y37"
    )
    port map (
      ADR0 => vga_sprite_rom_addr20_addsub0000(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixSkye(7),
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(9)
    );
  vga_sprite_rom_addr20_addsub0000_13_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X44Y39"
    )
    port map (
      ADR0 => vga_sprite_rom_addr20_addsub0000(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_rom_addr20_addsub0000_13_rt_16918
    );
  vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut_11_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X44Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr20_addsub0000(11),
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixSkye(9),
      O => vga_sprite_Madd_rom_addr20_addsub0001_Madd_lut(11)
    );
  U1_q_1 : X_FF
    generic map(
      LOC => "SLICE_X35Y68",
      INIT => '0'
    )
    port map (
      I => U1_q_01_DYMUX_16948,
      CE => VCC,
      CLK => U1_q_01_CLKINV_16931,
      SET => GND,
      RST => U1_q_01_SRINV_16932,
      O => U1_q(1)
    );
  U1_Mcount_q_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X35Y68"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q_01,
      O => U1_Mcount_q_lut(0)
    );
  U1_q_0 : X_FF
    generic map(
      LOC => "SLICE_X35Y68",
      INIT => '0'
    )
    port map (
      I => U1_q_01_DXMUX_16970,
      CE => VCC,
      CLK => U1_q_01_CLKINV_16931,
      SET => GND,
      RST => U1_q_01_SRINV_16932,
      O => U1_q_01
    );
  U1_q_7 : X_FF
    generic map(
      LOC => "SLICE_X35Y71",
      INIT => '0'
    )
    port map (
      I => U1_q_6_DYMUX_17119,
      CE => VCC,
      CLK => U1_q_6_CLKINV_17097,
      SET => GND,
      RST => U1_q_6_SRINV_17098,
      O => U1_q(7)
    );
  U1_q_6 : X_FF
    generic map(
      LOC => "SLICE_X35Y71",
      INIT => '0'
    )
    port map (
      I => U1_q_6_DXMUX_17138,
      CE => VCC,
      CLK => U1_q_6_CLKINV_17097,
      SET => GND,
      RST => U1_q_6_SRINV_17098,
      O => U1_q(6)
    );
  U1_q_9 : X_FF
    generic map(
      LOC => "SLICE_X35Y72",
      INIT => '0'
    )
    port map (
      I => U1_q_8_DYMUX_17175,
      CE => VCC,
      CLK => U1_q_8_CLKINV_17153,
      SET => GND,
      RST => U1_q_8_SRINV_17154,
      O => U1_q(9)
    );
  U1_q_8 : X_FF
    generic map(
      LOC => "SLICE_X35Y72",
      INIT => '0'
    )
    port map (
      I => U1_q_8_DXMUX_17194,
      CE => VCC,
      CLK => U1_q_8_CLKINV_17153,
      SET => GND,
      RST => U1_q_8_SRINV_17154,
      O => U1_q(8)
    );
  U1_q_12 : X_FF
    generic map(
      LOC => "SLICE_X35Y74",
      INIT => '0'
    )
    port map (
      I => U1_q_12_DXMUX_17306,
      CE => VCC,
      CLK => U1_q_12_CLKINV_17265,
      SET => GND,
      RST => U1_q_12_SRINV_17266,
      O => U1_q(12)
    );
  U1_q_15 : X_FF
    generic map(
      LOC => "SLICE_X35Y75",
      INIT => '0'
    )
    port map (
      I => U1_q_14_DYMUX_17343,
      CE => VCC,
      CLK => U1_q_14_CLKINV_17321,
      SET => GND,
      RST => U1_q_14_SRINV_17322,
      O => U1_q(15)
    );
  U1_q_14 : X_FF
    generic map(
      LOC => "SLICE_X35Y75",
      INIT => '0'
    )
    port map (
      I => U1_q_14_DXMUX_17362,
      CE => VCC,
      CLK => U1_q_14_CLKINV_17321,
      SET => GND,
      RST => U1_q_14_SRINV_17322,
      O => U1_q(14)
    );
  U1_q_171_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X35Y76"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q_171,
      O => U1_q_171_rt_17385
    );
  U1_q_17 : X_FF
    generic map(
      LOC => "SLICE_X35Y76",
      INIT => '0'
    )
    port map (
      I => U1_q_16_DYMUX_17390,
      CE => VCC,
      CLK => U1_q_16_CLKINV_17376,
      SET => GND,
      RST => U1_q_16_SRINV_17377,
      O => U1_q_171
    );
  U1_q_16 : X_FF
    generic map(
      LOC => "SLICE_X35Y76",
      INIT => '0'
    )
    port map (
      I => U1_q_16_DXMUX_17411,
      CE => VCC,
      CLK => U1_q_16_CLKINV_17376,
      SET => GND,
      RST => U1_q_16_SRINV_17377,
      O => U1_q(16)
    );
  b_Madd_add0004_add0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X31Y44"
    )
    port map (
      ADR0 => b_dcvmona(1),
      ADR1 => b_cmonav(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0004_add0000_lut(1)
    );
  b_Madd_add0004_add0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X31Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cmonav(0),
      ADR2 => b_dcvmona(0),
      ADR3 => VCC,
      O => b_Madd_add0004_add0000_lut(0)
    );
  b_Madd_add0004_add0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X31Y46"
    )
    port map (
      ADR0 => b_dcvmona(4),
      ADR1 => b_cmonav(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_add0004_add0000_lut(4)
    );
  b_Madd_add0004_add0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X31Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cmonav(7),
      ADR2 => b_dcvmona(7),
      ADR3 => VCC,
      O => b_Madd_add0004_add0000_lut(7)
    );
  b_Madd_add0004_add0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X31Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cmonav(6),
      ADR2 => VCC,
      ADR3 => b_dcvmona(6),
      O => b_Madd_add0004_add0000_lut(6)
    );
  b_Maccum_cmonav_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X31Y48"
    )
    port map (
      ADR0 => b_dcvmona(9),
      ADR1 => b_cmonav(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cmonav_lut(9)
    );
  b_Madd_add0004_add0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X31Y48"
    )
    port map (
      ADR0 => b_cmonav(8),
      ADR1 => VCC,
      ADR2 => b_dcvmona(8),
      ADR3 => VCC,
      O => b_Madd_add0004_add0000_lut(8)
    );
  b_Maccum_rreyv_lut_1_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X39Y50"
    )
    port map (
      ADR0 => b_rreyv(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvrey(1),
      O => b_Maccum_rreyv_lut(1)
    );
  b_rreyv_1 : X_FF
    generic map(
      LOC => "SLICE_X39Y50",
      INIT => '0'
    )
    port map (
      I => b_rreyv_0_DYMUX_17624,
      CE => b_rreyv_0_CEINV_17607,
      CLK => b_rreyv_0_CLKINV_17608,
      SET => GND,
      RST => b_rreyv_0_SRINV_17609,
      O => b_rreyv(1)
    );
  b_Maccum_rreyv_lut_0_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X39Y50"
    )
    port map (
      ADR0 => b_rreyv(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvrey(0),
      O => b_Maccum_rreyv_lut(0)
    );
  b_rreyv_0 : X_FF
    generic map(
      LOC => "SLICE_X39Y50",
      INIT => '0'
    )
    port map (
      I => b_rreyv_0_DXMUX_17646,
      CE => b_rreyv_0_CEINV_17607,
      CLK => b_rreyv_0_CLKINV_17608,
      SET => GND,
      RST => b_rreyv_0_SRINV_17609,
      O => b_rreyv(0)
    );
  b_Maccum_rreyv_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X39Y51"
    )
    port map (
      ADR0 => b_rreyv(3),
      ADR1 => b_drvrey(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rreyv_lut(3)
    );
  b_Maccum_rreyv_lut_5_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X39Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rreyv(5),
      ADR2 => VCC,
      ADR3 => b_drvrey(5),
      O => b_Maccum_rreyv_lut(5)
    );
  b_rreyv_5 : X_FF
    generic map(
      LOC => "SLICE_X39Y52",
      INIT => '0'
    )
    port map (
      I => b_rreyv_4_DYMUX_17746,
      CE => b_rreyv_4_CEINV_17724,
      CLK => b_rreyv_4_CLKINV_17725,
      SET => GND,
      RST => b_rreyv_4_SRINV_17726,
      O => b_rreyv(5)
    );
  b_Maccum_rreyv_lut_4_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X39Y52"
    )
    port map (
      ADR0 => b_rreyv(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvrey(4),
      O => b_Maccum_rreyv_lut(4)
    );
  b_rreyv_4 : X_FF
    generic map(
      LOC => "SLICE_X39Y52",
      INIT => '0'
    )
    port map (
      I => b_rreyv_4_DXMUX_17766,
      CE => b_rreyv_4_CEINV_17724,
      CLK => b_rreyv_4_CLKINV_17725,
      SET => GND,
      RST => b_rreyv_4_SRINV_17726,
      O => b_rreyv(4)
    );
  b_Maccum_rreyv_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X39Y53"
    )
    port map (
      ADR0 => b_rreyv(7),
      ADR1 => b_drvrey(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rreyv_lut(7)
    );
  b_rreyv_7 : X_FF
    generic map(
      LOC => "SLICE_X39Y53",
      INIT => '1'
    )
    port map (
      I => b_rreyv_6_DYMUX_17807,
      CE => b_rreyv_6_CEINV_17785,
      CLK => b_rreyv_6_CLKINV_17786,
      SET => b_rreyv_6_SRINV_17787,
      RST => GND,
      O => b_rreyv(7)
    );
  b_Maccum_rreyv_lut_6_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X39Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rreyv(6),
      ADR2 => b_drvrey(6),
      ADR3 => VCC,
      O => b_Maccum_rreyv_lut(6)
    );
  b_rreyv_6 : X_FF
    generic map(
      LOC => "SLICE_X39Y53",
      INIT => '0'
    )
    port map (
      I => b_rreyv_6_DXMUX_17826,
      CE => b_rreyv_6_CEINV_17785,
      CLK => b_rreyv_6_CLKINV_17786,
      SET => GND,
      RST => b_rreyv_6_SRINV_17787,
      O => b_rreyv(6)
    );
  b_Maccum_rreyv_lut_9_1 : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X39Y54"
    )
    port map (
      ADR0 => b_rreyv(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvrey(9),
      O => b_Maccum_rreyv_lut_9_1_17853
    );
  b_rreyv_9 : X_FF
    generic map(
      LOC => "SLICE_X39Y54",
      INIT => '0'
    )
    port map (
      I => b_rreyv_8_DYMUX_17858,
      CE => b_rreyv_8_CEINV_17844,
      CLK => b_rreyv_8_CLKINV_17845,
      SET => GND,
      RST => b_rreyv_8_SRINV_17846,
      O => b_rreyv(9)
    );
  b_Maccum_rreyv_lut_8_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X39Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rreyv(8),
      ADR2 => VCC,
      ADR3 => b_drvrey(8),
      O => b_Maccum_rreyv_lut(8)
    );
  vga_sprite_Madd_rom_addr20_add0000_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y33"
    )
    port map (
      ADR0 => vga_sprite_rom_addr20_addsub0001(5),
      ADR1 => vga_sprite_xpixSkye(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(5)
    );
  vga_sprite_Madd_rom_addr20_add0000_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X45Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixSkye(2),
      ADR2 => VCC,
      ADR3 => vga_sprite_xpixSkye(4),
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(4)
    );
  vga_sprite_Madd_rom_addr20_add0000_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y34"
    )
    port map (
      ADR0 => vga_sprite_rom_addr20_addsub0001(7),
      ADR1 => vga_sprite_xpixSkye(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(7)
    );
  vga_sprite_Madd_rom_addr20_add0000_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X45Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr20_addsub0001(6),
      ADR2 => vga_sprite_xpixSkye(6),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(6)
    );
  vga_sprite_Madd_rom_addr20_add0000_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y35"
    )
    port map (
      ADR0 => vga_sprite_xpixSkye(9),
      ADR1 => vga_sprite_rom_addr20_addsub0001(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(9)
    );
  vga_sprite_Madd_rom_addr20_add0000_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X45Y35"
    )
    port map (
      ADR0 => vga_sprite_rom_addr20_addsub0001(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_xpixSkye(8),
      O => vga_sprite_Madd_rom_addr20_add0000_Madd_lut(8)
    );
  vga_sprite_Madd_rom_addr21_add0000_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X21Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona(1),
      ADR2 => VCC,
      ADR3 => vga_sprite_xpixMona(3),
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(3)
    );
  vga_sprite_Madd_rom_addr21_add0000_Madd_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X21Y39"
    )
    port map (
      ADR0 => vga_sprite_ypixMona(0),
      ADR1 => vga_sprite_xpixMona(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(2)
    );
  vga_sprite_Madd_rom_addr21_add0000_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X21Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr21_addsub0001(5),
      ADR2 => VCC,
      ADR3 => vga_sprite_xpixMona(5),
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(5)
    );
  vga_sprite_Madd_rom_addr21_add0000_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X21Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_ypixMona(2),
      ADR2 => VCC,
      ADR3 => vga_sprite_xpixMona(4),
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(4)
    );
  vga_sprite_Madd_rom_addr21_add0000_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X21Y41"
    )
    port map (
      ADR0 => vga_sprite_rom_addr21_addsub0001(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_xpixMona(7),
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(7)
    );
  vga_sprite_Madd_rom_addr21_add0000_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X21Y41"
    )
    port map (
      ADR0 => vga_sprite_rom_addr21_addsub0001(6),
      ADR1 => VCC,
      ADR2 => vga_sprite_xpixMona(6),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(6)
    );
  vga_sprite_Madd_rom_addr21_add0000_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X21Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr21_addsub0001(9),
      ADR2 => VCC,
      ADR3 => vga_sprite_xpixMona(9),
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(9)
    );
  vga_sprite_Madd_rom_addr21_add0000_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X21Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr21_addsub0001(8),
      ADR2 => VCC,
      ADR3 => vga_sprite_xpixMona(8),
      O => vga_sprite_Madd_rom_addr21_add0000_Madd_lut(8)
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1 : X_FF
    generic map(
      LOC => "SLICE_X21Y44",
      INIT => '0'
    )
    port map (
      I => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_DXMUX_18365,
      CE => VCC,
      CLK => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLKINV_18334,
      SET => GND,
      RST => GND,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1)
    );
  b_Maccum_cmonav_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X29Y44"
    )
    port map (
      ADR0 => b_dcvmona(1),
      ADR1 => b_cmonav(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cmonav_lut(1)
    );
  b_cmonav_1 : X_FF
    generic map(
      LOC => "SLICE_X29Y44",
      INIT => '0'
    )
    port map (
      I => b_cmonav_0_DYMUX_18397,
      CE => b_cmonav_0_CEINV_18380,
      CLK => b_cmonav_0_CLKINV_18381,
      SET => GND,
      RST => b_cmonav_0_SRINV_18382,
      O => b_cmonav(1)
    );
  b_Maccum_cmonav_lut_0_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X29Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cmonav(0),
      ADR2 => b_dcvmona(0),
      ADR3 => VCC,
      O => b_Maccum_cmonav_lut(0)
    );
  b_cmonav_0 : X_FF
    generic map(
      LOC => "SLICE_X29Y44",
      INIT => '0'
    )
    port map (
      I => b_cmonav_0_DXMUX_18419,
      CE => b_cmonav_0_CEINV_18380,
      CLK => b_cmonav_0_CLKINV_18381,
      SET => GND,
      RST => b_cmonav_0_SRINV_18382,
      O => b_cmonav(0)
    );
  b_Maccum_cmonav_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X29Y45"
    )
    port map (
      ADR0 => b_cmonav(3),
      ADR1 => b_dcvmona(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cmonav_lut(3)
    );
  b_cmonav_3 : X_FF
    generic map(
      LOC => "SLICE_X29Y45",
      INIT => '0'
    )
    port map (
      I => b_cmonav_2_DYMUX_18460,
      CE => b_cmonav_2_CEINV_18438,
      CLK => b_cmonav_2_CLKINV_18439,
      SET => GND,
      RST => b_cmonav_2_SRINV_18440,
      O => b_cmonav(3)
    );
  b_Maccum_cmonav_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X29Y45"
    )
    port map (
      ADR0 => b_cmonav(2),
      ADR1 => b_dcvmona(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cmonav_lut(2)
    );
  b_cmonav_2 : X_FF
    generic map(
      LOC => "SLICE_X29Y45",
      INIT => '0'
    )
    port map (
      I => b_cmonav_2_DXMUX_18480,
      CE => b_cmonav_2_CEINV_18438,
      CLK => b_cmonav_2_CLKINV_18439,
      SET => GND,
      RST => b_cmonav_2_SRINV_18440,
      O => b_cmonav(2)
    );
  b_Maccum_cmonav_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X29Y46"
    )
    port map (
      ADR0 => b_cmonav(5),
      ADR1 => b_dcvmona(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cmonav_lut(5)
    );
  b_Maccum_cmonav_lut_7_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X29Y47"
    )
    port map (
      ADR0 => b_cmonav(7),
      ADR1 => VCC,
      ADR2 => b_dcvmona(7),
      ADR3 => VCC,
      O => b_Maccum_cmonav_lut(7)
    );
  b_cmonav_7 : X_FF
    generic map(
      LOC => "SLICE_X29Y47",
      INIT => '0'
    )
    port map (
      I => b_cmonav_6_DYMUX_18581,
      CE => b_cmonav_6_CEINV_18559,
      CLK => b_cmonav_6_CLKINV_18560,
      SET => GND,
      RST => b_cmonav_6_SRINV_18561,
      O => b_cmonav(7)
    );
  b_Maccum_cmonav_lut_6_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X29Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cmonav(6),
      ADR2 => VCC,
      ADR3 => b_dcvmona(6),
      O => b_Maccum_cmonav_lut(6)
    );
  b_cmonav_6 : X_FF
    generic map(
      LOC => "SLICE_X29Y47",
      INIT => '1'
    )
    port map (
      I => b_cmonav_6_DXMUX_18601,
      CE => b_cmonav_6_CEINV_18559,
      CLK => b_cmonav_6_CLKINV_18560,
      SET => b_cmonav_6_SRINV_18561,
      RST => GND,
      O => b_cmonav(6)
    );
  b_Maccum_cmonav_lut_9_1 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X29Y48"
    )
    port map (
      ADR0 => b_cmonav(9),
      ADR1 => VCC,
      ADR2 => b_dcvmona(9),
      ADR3 => VCC,
      O => b_Maccum_cmonav_lut_9_1_18627
    );
  b_cmonav_9 : X_FF
    generic map(
      LOC => "SLICE_X29Y48",
      INIT => '0'
    )
    port map (
      I => b_cmonav_8_DYMUX_18632,
      CE => b_cmonav_8_CEINV_18618,
      CLK => b_cmonav_8_CLKINV_18619,
      SET => GND,
      RST => b_cmonav_8_SRINV_18620,
      O => b_cmonav(9)
    );
  b_Maccum_cmonav_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X29Y48"
    )
    port map (
      ADR0 => b_cmonav(8),
      ADR1 => b_dcvmona(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_cmonav_lut(8)
    );
  b_cmonav_8 : X_FF
    generic map(
      LOC => "SLICE_X29Y48",
      INIT => '0'
    )
    port map (
      I => b_cmonav_8_DXMUX_18653,
      CE => b_cmonav_8_CEINV_18618,
      CLK => b_cmonav_8_CLKINV_18619,
      SET => GND,
      RST => b_cmonav_8_SRINV_18620,
      O => b_cmonav(8)
    );
  b_Madd_add0001_add0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X41Y50"
    )
    port map (
      ADR0 => b_rreyv(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvrey(1),
      O => b_Madd_add0001_add0000_lut(1)
    );
  b_Madd_add0001_add0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X41Y50"
    )
    port map (
      ADR0 => b_rreyv(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvrey(0),
      O => b_Madd_add0001_add0000_lut(0)
    );
  b_Madd_add0001_add0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X41Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rreyv(3),
      ADR2 => b_drvrey(3),
      ADR3 => VCC,
      O => b_Madd_add0001_add0000_lut(3)
    );
  b_Madd_add0001_add0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X41Y53"
    )
    port map (
      ADR0 => b_rreyv(7),
      ADR1 => VCC,
      ADR2 => b_drvrey(7),
      ADR3 => VCC,
      O => b_Madd_add0001_add0000_lut(7)
    );
  b_Madd_add0001_add0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X41Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rreyv(6),
      ADR2 => b_drvrey(6),
      ADR3 => VCC,
      O => b_Madd_add0001_add0000_lut(6)
    );
  b_Maccum_rreyv_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X41Y54"
    )
    port map (
      ADR0 => b_drvrey(9),
      ADR1 => b_rreyv(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rreyv_lut(9)
    );
  b_Madd_add0001_add0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X41Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rreyv(8),
      ADR2 => VCC,
      ADR3 => b_drvrey(8),
      O => b_Madd_add0001_add0000_lut(8)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X31Y53"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => VCC,
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0003_lut_9_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(9)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X31Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(1),
      ADR2 => vga_sprite_monaspriteon_addsub0002_1_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(1)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y49"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => vga_sprite_monaspriteon_addsub0002_0_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(0)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X31Y50"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0003_lut_3_Q,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(3)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y50"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0003_cy_2_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(2)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X31Y51"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => VCC,
      ADR2 => vga_sprite_monaspriteon_addsub0002_5_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(5)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y53"
    )
    port map (
      ADR0 => U2_vcs(8),
      ADR1 => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_ge0000_lut(8)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"5AA5",
      LOC => "SLICE_X31Y40"
    )
    port map (
      ADR0 => b_cmonav(3),
      ADR1 => vga_sprite_monaspriteon_addsub0001_3_0,
      ADR2 => b_cmonav(2),
      ADR3 => U2_HCS(3),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(3)
    );
  vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X53Y52"
    )
    port map (
      ADR0 => vga_sprite_ypixRey(1),
      ADR1 => vga_sprite_ypixRey(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(4)
    );
  vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X53Y52"
    )
    port map (
      ADR0 => vga_sprite_ypixRey(0),
      ADR1 => vga_sprite_ypixRey(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(3)
    );
  vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X53Y53"
    )
    port map (
      ADR0 => vga_sprite_ypixRey(3),
      ADR1 => VCC,
      ADR2 => vga_sprite_ypixRey(4),
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(6)
    );
  vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X53Y53"
    )
    port map (
      ADR0 => vga_sprite_ypixRey(3),
      ADR1 => vga_sprite_ypixRey(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(5)
    );
  vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X53Y54"
    )
    port map (
      ADR0 => vga_sprite_ypixRey(5),
      ADR1 => vga_sprite_ypixRey(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(8)
    );
  vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X53Y54"
    )
    port map (
      ADR0 => vga_sprite_ypixRey(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_ypixRey(5),
      O => vga_sprite_Madd_rom_addr2_addsub0000_Madd_lut(7)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y41"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_addsub0001_5_0,
      ADR1 => U2_HCS(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(5)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"956A",
      LOC => "SLICE_X31Y41"
    )
    port map (
      ADR0 => b_cmonav(4),
      ADR1 => b_cmonav(2),
      ADR2 => b_cmonav(3),
      ADR3 => U2_HCS(4),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(4)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X31Y42"
    )
    port map (
      ADR0 => vga_sprite_Madd_monaspriteon_addsub0001_lut_7_0,
      ADR1 => U2_HCS(7),
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0001_cy_5_Q,
      ADR3 => vga_sprite_monaspriteon_addsub0000(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(7)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"A55A",
      LOC => "SLICE_X31Y42"
    )
    port map (
      ADR0 => vga_sprite_monaspriteon_addsub0000(6),
      ADR1 => vga_sprite_monaspriteon_addsub0001_6_0,
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0001_cy_5_Q,
      ADR3 => U2_HCS(6),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(6)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X31Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_monaspriteon_addsub0001_9_0,
      ADR2 => VCC,
      ADR3 => U2_HCS(9),
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(9)
    );
  vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9669",
      LOC => "SLICE_X31Y43"
    )
    port map (
      ADR0 => U2_HCS(8),
      ADR1 => b_cmonav(8),
      ADR2 => vga_sprite_Madd_monaspriteon_addsub0000_cy(7),
      ADR3 => vga_sprite_Madd_monaspriteon_addsub0001_cy_7_Q,
      O => vga_sprite_Mcompar_monaspriteon_cmp_le0000_lut(8)
    );
  b_Maccum_rmonav_lut_1_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X37Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rmonav(1),
      ADR2 => b_drvmona(1),
      ADR3 => VCC,
      O => b_Maccum_rmonav_lut(1)
    );
  b_rmonav_1 : X_FF
    generic map(
      LOC => "SLICE_X37Y47",
      INIT => '0'
    )
    port map (
      I => b_rmonav_0_DYMUX_19326,
      CE => b_rmonav_0_CEINV_19309,
      CLK => b_rmonav_0_CLKINV_19310,
      SET => GND,
      RST => b_rmonav_0_SRINV_19311,
      O => b_rmonav(1)
    );
  b_Maccum_rmonav_lut_0_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X37Y47"
    )
    port map (
      ADR0 => b_drvmona(0),
      ADR1 => b_rmonav(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rmonav_lut(0)
    );
  b_rmonav_0 : X_FF
    generic map(
      LOC => "SLICE_X37Y47",
      INIT => '0'
    )
    port map (
      I => b_rmonav_0_DXMUX_19348,
      CE => b_rmonav_0_CEINV_19309,
      CLK => b_rmonav_0_CLKINV_19310,
      SET => GND,
      RST => b_rmonav_0_SRINV_19311,
      O => b_rmonav(0)
    );
  b_rmonav_5 : X_FF
    generic map(
      LOC => "SLICE_X37Y49",
      INIT => '0'
    )
    port map (
      I => b_rmonav_4_DYMUX_19448,
      CE => b_rmonav_4_CEINV_19426,
      CLK => b_rmonav_4_CLKINV_19427,
      SET => GND,
      RST => b_rmonav_4_SRINV_19428,
      O => b_rmonav(5)
    );
  b_Maccum_rmonav_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X37Y49"
    )
    port map (
      ADR0 => b_drvmona(4),
      ADR1 => b_rmonav(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rmonav_lut(4)
    );
  b_rmonav_4 : X_FF
    generic map(
      LOC => "SLICE_X37Y49",
      INIT => '0'
    )
    port map (
      I => b_rmonav_4_DXMUX_19468,
      CE => b_rmonav_4_CEINV_19426,
      CLK => b_rmonav_4_CLKINV_19427,
      SET => GND,
      RST => b_rmonav_4_SRINV_19428,
      O => b_rmonav(4)
    );
  b_Maccum_rmonav_lut_7_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X37Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rmonav(7),
      ADR2 => b_drvmona(7),
      ADR3 => VCC,
      O => b_Maccum_rmonav_lut(7)
    );
  b_rmonav_7 : X_FF
    generic map(
      LOC => "SLICE_X37Y50",
      INIT => '1'
    )
    port map (
      I => b_rmonav_6_DYMUX_19509,
      CE => b_rmonav_6_CEINV_19487,
      CLK => b_rmonav_6_CLKINV_19488,
      SET => b_rmonav_6_SRINV_19489,
      RST => GND,
      O => b_rmonav(7)
    );
  b_Maccum_rmonav_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X37Y50"
    )
    port map (
      ADR0 => b_drvmona(6),
      ADR1 => b_rmonav(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rmonav_lut(6)
    );
  b_rmonav_6 : X_FF
    generic map(
      LOC => "SLICE_X37Y50",
      INIT => '0'
    )
    port map (
      I => b_rmonav_6_DXMUX_19528,
      CE => b_rmonav_6_CEINV_19487,
      CLK => b_rmonav_6_CLKINV_19488,
      SET => GND,
      RST => b_rmonav_6_SRINV_19489,
      O => b_rmonav(6)
    );
  b_Maccum_rmonav_lut_9_1 : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X37Y51"
    )
    port map (
      ADR0 => b_rmonav(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvmona(9),
      O => b_Maccum_rmonav_lut_9_1_19555
    );
  b_rmonav_9 : X_FF
    generic map(
      LOC => "SLICE_X37Y51",
      INIT => '0'
    )
    port map (
      I => b_rmonav_8_DYMUX_19560,
      CE => b_rmonav_8_CEINV_19546,
      CLK => b_rmonav_8_CLKINV_19547,
      SET => GND,
      RST => b_rmonav_8_SRINV_19548,
      O => b_rmonav(9)
    );
  b_Maccum_rmonav_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X37Y51"
    )
    port map (
      ADR0 => b_rmonav(8),
      ADR1 => b_drvmona(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Maccum_rmonav_lut(8)
    );
  b_rmonav_8 : X_FF
    generic map(
      LOC => "SLICE_X37Y51",
      INIT => '0'
    )
    port map (
      I => b_rmonav_8_DXMUX_19581,
      CE => b_rmonav_8_CEINV_19546,
      CLK => b_rmonav_8_CLKINV_19547,
      SET => GND,
      RST => b_rmonav_8_SRINV_19548,
      O => b_rmonav(8)
    );
  vga_sprite_Msub_xpixRey_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X53Y47"
    )
    port map (
      ADR0 => b_creyv(1),
      ADR1 => U2_HCS(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixRey_lut(1)
    );
  vga_sprite_Msub_xpixRey_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X53Y48"
    )
    port map (
      ADR0 => U2_HCS(2),
      ADR1 => b_creyv(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixRey_lut(2)
    );
  vga_sprite_Msub_xpixRey_lut_5_Q : X_LUT4
    generic map(
      INIT => X"C33C",
      LOC => "SLICE_X53Y49"
    )
    port map (
      ADR0 => vga_sprite_xpixMona_sub0000_5_0,
      ADR1 => U2_HCS(5),
      ADR2 => b_creyv(5),
      ADR3 => U2_HCS(4),
      O => vga_sprite_Msub_xpixRey_lut(5)
    );
  vga_sprite_Msub_xpixRey_lut_4_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X53Y49"
    )
    port map (
      ADR0 => U2_HCS(4),
      ADR1 => vga_sprite_xpixMona_sub0000_4_0,
      ADR2 => VCC,
      ADR3 => b_creyv(4),
      O => vga_sprite_Msub_xpixRey_lut(4)
    );
  vga_sprite_Msub_xpixRey_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X53Y50"
    )
    port map (
      ADR0 => b_creyv(7),
      ADR1 => vga_sprite_xpixMona_sub0000_7_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Msub_xpixRey_lut(7)
    );
  vga_sprite_Msub_xpixRey_lut_6_Q : X_LUT4
    generic map(
      INIT => X"C396",
      LOC => "SLICE_X53Y50"
    )
    port map (
      ADR0 => U2_HCS(4),
      ADR1 => b_creyv(6),
      ADR2 => U2_HCS(6),
      ADR3 => U2_HCS(5),
      O => vga_sprite_Msub_xpixRey_lut(6)
    );
  vga_sprite_Msub_xpixRey_lut_9_Q : X_LUT4
    generic map(
      INIT => X"C639",
      LOC => "SLICE_X53Y51"
    )
    port map (
      ADR0 => vga_sprite_xpixMona_sub0000_8_bdd0,
      ADR1 => U2_HCS(9),
      ADR2 => U2_HCS(8),
      ADR3 => b_creyv(9),
      O => vga_sprite_Msub_xpixRey_lut(9)
    );
  vga_sprite_Msub_xpixRey_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5AA5",
      LOC => "SLICE_X53Y51"
    )
    port map (
      ADR0 => U2_HCS(8),
      ADR1 => vga_sprite_xpixMona_sub0000_8_0,
      ADR2 => vga_sprite_xpixMona_sub0000_8_bdd0,
      ADR3 => b_creyv(8),
      O => vga_sprite_Msub_xpixRey_lut(8)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X49Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_cskyev(3),
      ADR2 => U2_HCS(3),
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(3)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3CC3",
      LOC => "SLICE_X49Y38"
    )
    port map (
      ADR0 => vga_sprite_skyespriteon_addsub0000_5_0,
      ADR1 => b_cskyev(5),
      ADR2 => b_cskyev(4),
      ADR3 => U2_HCS(5),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(5)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X49Y38"
    )
    port map (
      ADR0 => b_cskyev(4),
      ADR1 => vga_sprite_skyespriteon_addsub0000_4_0,
      ADR2 => VCC,
      ADR3 => U2_HCS(4),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(4)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X43Y44"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_9_Q,
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_Q,
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0003_cy_7_0,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(9)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X49Y39"
    )
    port map (
      ADR0 => U2_HCS(7),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0001_lut_7_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(7)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6A95",
      LOC => "SLICE_X49Y39"
    )
    port map (
      ADR0 => U2_HCS(6),
      ADR1 => b_cskyev(5),
      ADR2 => b_cskyev(4),
      ADR3 => b_cskyev(6),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(6)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X49Y40"
    )
    port map (
      ADR0 => U2_HCS(9),
      ADR1 => b_cskyev(9),
      ADR2 => b_cskyev(8),
      ADR3 => vga_sprite_Madd_skyespriteon_addsub0000_cy(7),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(9)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"5AA5",
      LOC => "SLICE_X49Y40"
    )
    port map (
      ADR0 => b_cskyev(8),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0001_lut_8_0,
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0000_cy(7),
      ADR3 => U2_HCS(8),
      O => vga_sprite_Mcompar_skyespriteon_cmp_gt0000_lut(8)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X43Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(1),
      ADR2 => VCC,
      ADR3 => vga_sprite_skyespriteon_addsub0002_1_Q,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(1)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X43Y40"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => vga_sprite_skyespriteon_addsub0002_0_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(0)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6969",
      LOC => "SLICE_X43Y41"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => vga_sprite_Madd_skyespriteon_addsub0003_lut_3_Q,
      ADR2 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_Q,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(3)
    );
  vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X43Y41"
    )
    port map (
      ADR0 => vga_sprite_Madd_skyespriteon_addsub0003_cy_2_Q,
      ADR1 => U2_vcs(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Mcompar_skyespriteon_cmp_lt0000_lut(2)
    );
  b_drvskye_0 : X_FF
    generic map(
      LOC => "SLICE_X43Y47",
      INIT => '1'
    )
    port map (
      I => b_drvskye_0_DXMUX_20137,
      CE => b_drvskye_0_CEINV_20096,
      CLK => b_drvskye_0_CLKINV_20097,
      SET => b_drvskye_0_SRINV_20098,
      RST => GND,
      O => b_drvskye(0)
    );
  b_Madd_drvskye_not0000_3_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X43Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_drvskye(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvskye_not0000(3)
    );
  b_drvskye_3 : X_FF
    generic map(
      LOC => "SLICE_X43Y48",
      INIT => '0'
    )
    port map (
      I => b_drvskye_2_DYMUX_20176,
      CE => b_drvskye_2_CEINV_20153,
      CLK => b_drvskye_2_CLKINV_20154,
      SET => GND,
      RST => b_drvskye_2_SRINV_20155,
      O => b_drvskye(3)
    );
  b_Madd_drvskye_not0000_2_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X43Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_drvskye(2),
      ADR3 => VCC,
      O => b_Madd_drvskye_not0000(2)
    );
  b_drvskye_2 : X_FF
    generic map(
      LOC => "SLICE_X43Y48",
      INIT => '0'
    )
    port map (
      I => b_drvskye_2_DXMUX_20196,
      CE => b_drvskye_2_CEINV_20153,
      CLK => b_drvskye_2_CLKINV_20154,
      SET => GND,
      RST => b_drvskye_2_SRINV_20155,
      O => b_drvskye(2)
    );
  b_Madd_drvskye_not0000_5_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X43Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvskye(5),
      O => b_Madd_drvskye_not0000(5)
    );
  b_drvskye_5 : X_FF
    generic map(
      LOC => "SLICE_X43Y49",
      INIT => '0'
    )
    port map (
      I => b_drvskye_4_DYMUX_20236,
      CE => b_drvskye_4_CEINV_20213,
      CLK => b_drvskye_4_CLKINV_20214,
      SET => GND,
      RST => b_drvskye_4_SRINV_20215,
      O => b_drvskye(5)
    );
  b_Madd_drvskye_not0000_4_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X43Y49"
    )
    port map (
      ADR0 => b_drvskye(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvskye_not0000(4)
    );
  b_drvskye_4 : X_FF
    generic map(
      LOC => "SLICE_X43Y49",
      INIT => '0'
    )
    port map (
      I => b_drvskye_4_DXMUX_20256,
      CE => b_drvskye_4_CEINV_20213,
      CLK => b_drvskye_4_CLKINV_20214,
      SET => GND,
      RST => b_drvskye_4_SRINV_20215,
      O => b_drvskye(4)
    );
  b_Madd_drvskye_not0000_9_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X43Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvskye(9),
      O => b_Madd_drvskye_not0000(9)
    );
  b_drvskye_9 : X_FF
    generic map(
      LOC => "SLICE_X43Y51",
      INIT => '0'
    )
    port map (
      I => b_drvskye_8_DYMUX_20347,
      CE => b_drvskye_8_CEINV_20332,
      CLK => b_drvskye_8_CLKINV_20333,
      SET => GND,
      RST => b_drvskye_8_SRINV_20334,
      O => b_drvskye(9)
    );
  b_Madd_drvskye_not0000_8_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X43Y51"
    )
    port map (
      ADR0 => b_drvskye(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvskye_not0000(8)
    );
  b_drvskye_8 : X_FF
    generic map(
      LOC => "SLICE_X43Y51",
      INIT => '0'
    )
    port map (
      I => b_drvskye_8_DXMUX_20369,
      CE => b_drvskye_8_CEINV_20332,
      CLK => b_drvskye_8_CLKINV_20333,
      SET => GND,
      RST => b_drvskye_8_SRINV_20334,
      O => b_drvskye(8)
    );
  b_Madd_drvmona_not0000_1_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X38Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_drvmona(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvmona_not0000(1)
    );
  b_drvmona_1 : X_FF
    generic map(
      LOC => "SLICE_X38Y47",
      INIT => '1'
    )
    port map (
      I => b_drvmona_0_DYMUX_20404,
      CE => b_drvmona_0_CEINV_20386,
      CLK => b_drvmona_0_CLKINV_20387,
      SET => b_drvmona_0_SRINV_20388,
      RST => GND,
      O => b_drvmona(1)
    );
  b_drvmona_0 : X_FF
    generic map(
      LOC => "SLICE_X38Y47",
      INIT => '1'
    )
    port map (
      I => b_drvmona_0_DXMUX_20426,
      CE => b_drvmona_0_CEINV_20386,
      CLK => b_drvmona_0_CLKINV_20387,
      SET => b_drvmona_0_SRINV_20388,
      RST => GND,
      O => b_drvmona(0)
    );
  b_Madd_drvmona_not0000_3_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X38Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_drvmona(3),
      ADR3 => VCC,
      O => b_Madd_drvmona_not0000(3)
    );
  b_drvmona_3 : X_FF
    generic map(
      LOC => "SLICE_X38Y48",
      INIT => '1'
    )
    port map (
      I => b_drvmona_2_DYMUX_20465,
      CE => b_drvmona_2_CEINV_20442,
      CLK => b_drvmona_2_CLKINV_20443,
      SET => b_drvmona_2_SRINV_20444,
      RST => GND,
      O => b_drvmona(3)
    );
  b_Madd_drvmona_not0000_2_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X38Y48"
    )
    port map (
      ADR0 => b_drvmona(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvmona_not0000(2)
    );
  b_Madd_drvmona_not0000_7_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X38Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_drvmona(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvmona_not0000(7)
    );
  b_drvmona_7 : X_FF
    generic map(
      LOC => "SLICE_X38Y50",
      INIT => '1'
    )
    port map (
      I => b_drvmona_6_DYMUX_20581,
      CE => b_drvmona_6_CEINV_20558,
      CLK => b_drvmona_6_CLKINV_20559,
      SET => b_drvmona_6_SRINV_20560,
      RST => GND,
      O => b_drvmona(7)
    );
  b_Madd_drvmona_not0000_6_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X38Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_drvmona(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvmona_not0000(6)
    );
  b_drvmona_6 : X_FF
    generic map(
      LOC => "SLICE_X38Y50",
      INIT => '1'
    )
    port map (
      I => b_drvmona_6_DXMUX_20600,
      CE => b_drvmona_6_CEINV_20558,
      CLK => b_drvmona_6_CLKINV_20559,
      SET => b_drvmona_6_SRINV_20560,
      RST => GND,
      O => b_drvmona(6)
    );
  b_Madd_drvmona_not0000_9_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X38Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_drvmona(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_Madd_drvmona_not0000(9)
    );
  b_drvmona_9 : X_FF
    generic map(
      LOC => "SLICE_X38Y51",
      INIT => '1'
    )
    port map (
      I => b_drvmona_8_DYMUX_20630,
      CE => b_drvmona_8_CEINV_20615,
      CLK => b_drvmona_8_CLKINV_20616,
      SET => b_drvmona_8_SRINV_20617,
      RST => GND,
      O => b_drvmona(9)
    );
  b_Madd_drvmona_not0000_8_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X38Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_drvmona(8),
      ADR3 => VCC,
      O => b_Madd_drvmona_not0000(8)
    );
  b_drvmona_8 : X_FF
    generic map(
      LOC => "SLICE_X38Y51",
      INIT => '1'
    )
    port map (
      I => b_drvmona_8_DXMUX_20651,
      CE => b_drvmona_8_CEINV_20615,
      CLK => b_drvmona_8_CLKINV_20616,
      SET => b_drvmona_8_SRINV_20617,
      RST => GND,
      O => b_drvmona(8)
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X45Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rskyev(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_4_G
    );
  vga_sprite_skyespriteon_addsub0002_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X45Y45"
    )
    port map (
      ADR0 => b_rskyev(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_skyespriteon_addsub0002_6_F
    );
  vga_sprite_skyespriteon_addsub0002_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X45Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rskyev(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_skyespriteon_addsub0002_6_G
    );
  vga_sprite_Madd_skyespriteon_addsub0003_lut_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X45Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rskyev(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_skyespriteon_addsub0003_lut_8_F
    );
  b_dcvskye_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X53Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvskye(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_dcvskye_0_F
    );
  b_dcvmona_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X33Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_dcvmona(0),
      ADR3 => VCC,
      O => b_dcvmona_0_F
    );
  blue_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD167",
      PATHPULSE => 555 ps
    )
    port map (
      I => blue_0_OBUF_11627,
      O => blue_0_O
    );
  blue_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD169",
      PATHPULSE => 555 ps
    )
    port map (
      I => blue_1_OBUF_11699,
      O => blue_1_O
    );
  hsync_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD168",
      PATHPULSE => 555 ps
    )
    port map (
      I => hsync_OBUF_11037,
      O => hsync_O
    );
  vsync_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD173",
      PATHPULSE => 555 ps
    )
    port map (
      I => vsync_OBUF_11459,
      O => vsync_O
    );
  red_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD148",
      PATHPULSE => 555 ps
    )
    port map (
      I => red_0_OBUF_9995,
      O => red_0_O
    );
  red_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD153",
      PATHPULSE => 555 ps
    )
    port map (
      I => red_1_OBUF_10019,
      O => red_1_O
    );
  red_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD154",
      PATHPULSE => 555 ps
    )
    port map (
      I => red_2_OBUF_10043,
      O => red_2_O
    );
  green_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD156",
      PATHPULSE => 555 ps
    )
    port map (
      I => green_0_OBUF_10675,
      O => green_0_O
    );
  green_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD157",
      PATHPULSE => 555 ps
    )
    port map (
      I => green_1_OBUF_10699,
      O => green_1_O
    );
  green_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD163",
      PATHPULSE => 555 ps
    )
    port map (
      I => green_2_OBUF_10723,
      O => green_2_O
    );
  U2_vidon_and000026_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X38Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_vidon_and000026_G
    );
  U2_vidon_and000018_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X36Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_vidon_and000018_F
    );
  U2_vidon_and000065_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X37Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_vidon_and000065_G
    );
  vga_sprite_reyspriteon_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X35Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_reyspriteon_F
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X37Y54"
    )
    port map (
      ADR0 => b_rreyv(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_4_G
    );
  vga_sprite_reyspriteon_addsub0002_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X37Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_rreyv(6),
      O => vga_sprite_reyspriteon_addsub0002_6_F
    );
  vga_sprite_reyspriteon_addsub0002_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X37Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rreyv(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_reyspriteon_addsub0002_6_G
    );
  vga_sprite_Madd_reyspriteon_addsub0003_lut_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X37Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rreyv(8),
      ADR3 => VCC,
      O => vga_sprite_Madd_reyspriteon_addsub0003_lut_8_F
    );
  vga_sprite_rom_addr21_addsub0001_11_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X23Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_rom_addr21_addsub0000(12),
      O => vga_sprite_rom_addr21_addsub0001_11_G
    );
  b_drvrey_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X41Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_drvrey(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_drvrey_0_F
    );
  b_dcvrey_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X52Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_dcvrey(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_dcvrey_0_F
    );
  U2_Result_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X39Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(1),
      ADR3 => VCC,
      O => U2_Result_0_G
    );
  U2_Result_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X39Y44"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_2_F
    );
  U2_Result_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X39Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(3),
      ADR3 => VCC,
      O => U2_Result_2_G
    );
  U2_Result_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X39Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_4_F
    );
  U2_Result_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X39Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(5),
      O => U2_Result_4_G
    );
  U2_Result_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X39Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_6_F
    );
  U2_Result_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X39Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(7),
      O => U2_Result_6_G
    );
  U2_Result_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X39Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_8_F
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X51Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr2_addsub0001(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X51Y53"
    )
    port map (
      ADR0 => vga_sprite_rom_addr2_addsub0001(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G
    );
  rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X51Y54"
    )
    port map (
      ADR0 => vga_sprite_rom_addr2_addsub0001(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X34Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rmonav(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_4_G
    );
  vga_sprite_monaspriteon_addsub0002_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X34Y49"
    )
    port map (
      ADR0 => b_rmonav(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_monaspriteon_addsub0002_6_F
    );
  vga_sprite_monaspriteon_addsub0002_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X34Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => b_rmonav(7),
      ADR3 => VCC,
      O => vga_sprite_monaspriteon_addsub0002_6_G
    );
  vga_sprite_Madd_monaspriteon_addsub0003_lut_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X34Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_rmonav(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_Madd_monaspriteon_addsub0003_lut_8_F
    );
  vga_sprite_ypixMona_sub0000_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X37Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(0),
      O => vga_sprite_ypixMona_sub0000_0_F
    );
  vga_sprite_ypixMona_sub0000_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X37Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(1),
      O => vga_sprite_ypixMona_sub0000_0_G
    );
  vga_sprite_ypixMona_sub0000_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X37Y43"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_ypixMona_sub0000_2_F
    );
  vga_sprite_ypixMona_sub0000_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X37Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(3),
      ADR3 => VCC,
      O => vga_sprite_ypixMona_sub0000_2_G
    );
  vga_sprite_ypixMona_sub0000_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X37Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => vga_sprite_ypixMona_sub0000_4_F
    );
  vga_sprite_rom_addr2_addsub0001_11_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X50Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_rom_addr2_addsub0000(12),
      O => vga_sprite_rom_addr2_addsub0001_11_G
    );
  U2_Result_0_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X39Y38"
    )
    port map (
      ADR0 => U2_HCS(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_0_1_G
    );
  U2_Result_2_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X39Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_HCS(2),
      O => U2_Result_2_1_F
    );
  U2_Result_2_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X39Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_2_1_G
    );
  U2_Result_4_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X39Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_HCS(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_4_1_F
    );
  U2_Result_4_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X39Y40"
    )
    port map (
      ADR0 => U2_HCS(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_4_1_G
    );
  U2_Result_6_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X39Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_HCS(6),
      ADR3 => VCC,
      O => U2_Result_6_1_F
    );
  U2_Result_6_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X39Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_HCS(7),
      O => U2_Result_6_1_G
    );
  U2_Result_8_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X39Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_HCS(8),
      O => U2_Result_8_1_F
    );
  vga_sprite_rom_addr20_addsub0001_11_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X44Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_rom_addr20_addsub0000(12),
      O => vga_sprite_rom_addr20_addsub0001_11_G
    );
  U1_q_01_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y68"
    )
    port map (
      ADR0 => U1_q(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_01_G
    );
  U1_q_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X35Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_2_F
    );
  U1_q_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X35Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q(3),
      ADR3 => VCC,
      O => U1_q_2_G
    );
  U1_q_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y70"
    )
    port map (
      ADR0 => U1_q(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_4_F
    );
  U1_q_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X35Y70"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q(5),
      O => U1_q_4_G
    );
  U1_q_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X35Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_6_F
    );
  U1_q_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X35Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q(7),
      ADR3 => VCC,
      O => U1_q_6_G
    );
  U1_q_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y72"
    )
    port map (
      ADR0 => U1_q(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_8_F
    );
  U1_q_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X35Y72"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q(9),
      O => U1_q_8_G
    );
  U1_q_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X35Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_10_F
    );
  U1_q_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X35Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q(11),
      ADR3 => VCC,
      O => U1_q_10_G
    );
  U1_q_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y74"
    )
    port map (
      ADR0 => U1_q(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_12_F
    );
  U1_q_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X35Y74"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q(13),
      O => U1_q_12_G
    );
  U1_q_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X35Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q(14),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_14_F
    );
  U1_q_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X35Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q(15),
      ADR3 => VCC,
      O => U1_q_14_G
    );
  U1_q_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y76"
    )
    port map (
      ADR0 => U1_q(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_16_F
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X45Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr20_addsub0001(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X45Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => vga_sprite_rom_addr20_addsub0001(11),
      ADR3 => VCC,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G
    );
  skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X45Y37"
    )
    port map (
      ADR0 => vga_sprite_rom_addr20_addsub0001(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X21Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => vga_sprite_rom_addr21_addsub0001(10),
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X21Y43"
    )
    port map (
      ADR0 => vga_sprite_rom_addr21_addsub0001(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_G
    );
  monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X21Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vga_sprite_rom_addr21_addsub0001(12),
      ADR2 => VCC,
      ADR3 => VCC,
      O => monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_F
    );
  b_drvskye_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X43Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => b_drvskye(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => b_drvskye_0_F
    );
  b_drvmona_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X38Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => b_drvmona(0),
      O => b_drvmona_0_F
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(12),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(11),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(10),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(9),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(8),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(7),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(6),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(5),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(4),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(3),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(2),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(1),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(0),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(12),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(11),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(10),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(9),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(8),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(7),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(6),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(5),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(4),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(3),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(2),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(1),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(0),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(12),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(11),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(10),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(9),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(8),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(7),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(6),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(5),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(4),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(3),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(2),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(1),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(0),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(12),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(11),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(10),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(9),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(8),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(7),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(6),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(5),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(4),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(3),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(2),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(1),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(0),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(12),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(11),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(10),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(9),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(8),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(7),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(6),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(5),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(4),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(3),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(2),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(1),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(0),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(12),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(11),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(10),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(9),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(8),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(7),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(6),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(5),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(4),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(3),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(2),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(1),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(0),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(12),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(11),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(10),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(9),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(8),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(7),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(6),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(5),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(4),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(3),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(2),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(1),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(0),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(12),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(11),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(10),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(9),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(8),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(7),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(6),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(5),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(4),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(3),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(2),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(1),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(0),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(12),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(11),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(10),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(9),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(8),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(7),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(6),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(5),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(4),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(3),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(2),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(1),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(0),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(12),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(11),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(10),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(9),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(8),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(7),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(6),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(5),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(4),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(3),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(2),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(1),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(0),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(12),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(11),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(10),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(9),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(8),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(7),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(6),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(5),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(4),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(3),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(2),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(1),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(0),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(12),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_12_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(11),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_11_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(10),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_10_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(9),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_9_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(8),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_8_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(7),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_7_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(6),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_6_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(5),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_5_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(4),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_4_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(3),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_3_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(2),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_2_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(1),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_1_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(0),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp2x2_ram_ADDRA_0_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(10),
      O => 
NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(9),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(8),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(7),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(6),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(5),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(4),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(3),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(2),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(1),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q
    );
  NlwBufferBlock_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romRey_addr14(0),
      O => NlwBufferSignal_rey_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(10),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(9),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(8),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(7),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(6),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(5),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(4),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(3),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(2),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(1),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q
    );
  NlwBufferBlock_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romMona_addr14(0),
      O => 
NlwBufferSignal_monaPic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(10),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_10_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(9),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_9_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(8),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_8_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(7),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_7_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(6),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_6_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(5),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_5_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(4),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_4_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(3),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_3_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(2),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_2_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(1),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_1_Q
    );
  NlwBufferBlock_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => romSkye_addr14(0),
      O => 
NlwBufferSignal_skyePic_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp9x9_ram_ADDRA_0_Q
    );
  NlwBlock_group_photos_top2_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlock_group_photos_top2_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

