{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 17 10:10:46 2007 " "Info: Processing started: Wed Oct 17 10:10:46 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ufm_memory -c ufm_memory " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ufm_memory -c ufm_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "ufm_memory EPM240GT100C3 " "Info: Selected device EPM240GT100C3 for design \"ufm_memory\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570GT100C3 " "Info: Device EPM570GT100C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "scl Global clock " "Info: Automatically promoted some destinations of signal \"scl\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_drclk~72 " "Info: Destination \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_drclk~72\" may be non-global or may not use global clock" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 232 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk~5 " "Info: Destination \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk~5\" may be non-global or may not use global clock" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 227 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|wire_stop_detect_reg_ENA~2 " "Info: Destination \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|wire_stop_detect_reg_ENA~2\" may be non-global or may not use global clock" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 153 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|rstart_det_reg " "Info: Destination \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|rstart_det_reg\" may be non-global or may not use global clock" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 133 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|stop_detect_reg " "Info: Destination \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|stop_detect_reg\" may be non-global or may not use global clock" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 152 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 1000 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|scl_wire " "Info: Pin \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|scl_wire\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "v:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "v:/altera/72/quartus/bin/pin_planner.ppl" { scl } } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "scl" } } } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 867 -1 0 } } { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { scl } "NODE_NAME" } } { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { scl } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_osc Global clock " "Info: Automatically promoted some destinations of signal \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_osc\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_drclk~73 " "Info: Destination \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_drclk~73\" may be non-global or may not use global clock" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 232 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk~8 " "Info: Destination \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|ufm_arclk~8\" may be non-global or may not use global clock" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 227 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 237 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|sda_indly_reg2 Global clock " "Info: Automatically promoted signal \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|sda_indly_reg2\" to use Global clock" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 136 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|end_write_reg2 Global clock " "Info: Automatically promoted some destinations of signal \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|end_write_reg2\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|end_wrdly_reg " "Info: Destination \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|end_wrdly_reg\" may be non-global or may not use global clock" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 567 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|end_fuller_reg " "Info: Destination \"ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|end_fuller_reg\" may be non-global or may not use global clock" {  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 552 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 579 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "80.000 ns register register " "Info: Estimated most critical path is register to register delay of 80.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT 1 REG UFM_X0_Y1_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = UFM_X0_Y1_N4; Fanout = 1; REG Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 905 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(80.000 ns) 80.000 ns ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT 2 REG UFM_X0_Y1_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(80.000 ns) = 80.000 ns; Loc. = UFM_X0_Y1_N4; Fanout = 1; REG Node = 'ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT'" {  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "80.000 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 905 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "80.000 ns ( 100.00 % ) " "Info: Total cell delay = 80.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "80.000 ns" { ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Info: Average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 13% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "scl GND " "Info: Pin scl has GND driving its datain port" {  } { { "v:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "v:/altera/72/quartus/bin/pin_planner.ppl" { scl } } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "scl" } } } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 867 -1 0 } } { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { scl } "NODE_NAME" } } { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { scl } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|sda_oe " "Info: Following pins have the same output enable: ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|sda_oe" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional sda 3.3-V LVTTL " "Info: Type bidirectional pin sda uses the 3.3-V LVTTL I/O standard" {  } { { "v:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "v:/altera/72/quartus/bin/pin_planner.ppl" { sda } } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sda" } } } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 877 -1 0 } } { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } } { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|clock_oe " "Info: Following pins have the same output enable: ufm_memory_altufm_i2c_91u:ufm_memory_altufm_i2c_91u_component\|clock_oe" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional scl 3.3-V LVTTL " "Info: Type bidirectional pin scl uses the 3.3-V LVTTL I/O standard" {  } { { "v:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "v:/altera/72/quartus/bin/pin_planner.ppl" { scl } } } { "v:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "v:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "scl" } } } } { "ufm_memory.v" "" { Text "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.v" 867 -1 0 } } { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { scl } "NODE_NAME" } } { "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { scl } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.fit.smsg " "Info: Generated suppressed messages file U:/Work/MAXIIZ Design Examples/UFM_with_I2C_Altera_MAX_II_CPLD_Design_Example/quartus/ufm_memory.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Allocated 173 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 17 10:10:50 2007 " "Info: Processing ended: Wed Oct 17 10:10:50 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
