module module_0 (
    output [id_1 : id_1] id_2,
    output logic id_3,
    output id_4,
    output logic id_5,
    output [id_4 : 1 'd0] id_6
);
  assign id_3 = id_5;
endmodule
