Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon Mar 22 15:27:51 2021
| Host         : Hoo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file IP2SOC_Top_control_sets_placed.rpt
| Design       : IP2SOC_Top
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |             372 |          200 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             127 |           48 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+--------------------------------+-------------------------+------------------+----------------+
|           Clock Signal          |          Enable Signal         |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+---------------------------------+--------------------------------+-------------------------+------------------+----------------+
|  clkwiz/inst/clk_out2           | U_xgriscv/dp/prD/q[63]_i_1_n_0 | U_7SEG/rst              |                1 |              1 |
|  U_7SEG/seg7_clk                |                                | U_7SEG/rst              |                1 |              3 |
|  clkwiz/inst/clk_out2           | U_xgriscv/dp/prD/E[0]          | U_xgriscv/dp/pr2W/AR[0] |                1 |              4 |
|  U_xgriscv/dp/prD/q_reg[2]_0[0] |                                |                         |                1 |              4 |
|  clk_IBUF_BUFG                  | U_xgriscv/dp/pr1M/E[0]         | U_xgriscv/dp/pr2W/AR[0] |                3 |              4 |
|  clkwiz/inst/clk_out2           | U_xgriscv/dp/prD/q[63]_i_1_n_0 | U_xgriscv/dp/pr2W/AR[0] |                4 |             11 |
|  clkwiz/inst/clk_out2           | U_xgriscv/dp/prD/E[0]          | U_xgriscv/dp/pr8E/AR[0] |                3 |             11 |
|  clk_IBUF_BUFG                  | U_xgriscv/dp/pr1M/E[0]         | U_xgriscv/dp/pr8E/AR[0] |                8 |             11 |
|  clkwiz/inst/clk_out2           | U_xgriscv/dp/prD/E[0]          | U_xgriscv/dp/pr1M/AR[0] |                6 |             17 |
|  clk_IBUF_BUFG                  | U_xgriscv/dp/pr1M/E[0]         | U_xgriscv/dp/pr1M/AR[0] |               14 |             17 |
|  clkwiz/inst/clk_out2           | U_xgriscv/dp/pr1M/q_reg[20]_0  |                         |                8 |             32 |
|  clkwiz/inst/clk_out2           | U_xgriscv/dp/pr1M/q_reg[28]_0  |                         |                8 |             32 |
|  clkwiz/inst/clk_out2           | U_xgriscv/dp/regM/q_reg[12]    |                         |                8 |             32 |
|  clkwiz/inst/clk_out2           | U_xgriscv/dp/regM/q_reg[4]_0   |                         |                8 |             32 |
|  clkwiz/inst/clk_out2           | U_xgriscv/dp/prD/q[63]_i_1_n_0 | U_xgriscv/dp/prD/AR[0]  |                8 |             51 |
|  clkwiz/inst/clk_out2           |                                | U_7SEG/rst              |               20 |             54 |
|  clkwiz/inst/clk_out2           |                                | U_xgriscv/dp/prD/AR[0]  |               38 |             60 |
|  clkwiz/inst/clk_out2           |                                | U_xgriscv/dp/pr1M/AR[0] |               42 |             74 |
|  clkwiz/inst/clk_out2           |                                | U_xgriscv/dp/pr8E/AR[0] |               52 |             89 |
|  clkwiz/inst/clk_out2           |                                | U_xgriscv/dp/pr2W/AR[0] |               47 |             92 |
| ~clkwiz/inst/clk_out2           | U_xgriscv/dp/p_0_in            |                         |               18 |            144 |
+---------------------------------+--------------------------------+-------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 4      |                     3 |
| 11     |                     3 |
| 16+    |                    13 |
+--------+-----------------------+


