MIG: 21:07:34 : xml_input_file: mig_b.prj
MIG: 21:07:34 : Absolute path of xml_input_file: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 21:07:34 : xml_input_file: mig_b.prj
MIG: 21:07:34 : Absolute path of xml_input_file: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 21:30:59 : Running customizer.xit
MIG: 21:30:59 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 21:30:59 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/mig_7series_0_ex/.Xil/Vivado-12240-evelovely/coregen/mig_7series_0
MIG: 21:30:59 : synp_flow:  -- synthesis_mode: Other
MIG: 21:30:59 : outputDirectory: e:/mig_7series_0_ex/.Xil/Vivado-12240-evelovely/coregen/mig_7series_0/_tmp/
MIG: 21:30:59 : vivado_mode: xpg_pa
MIG: 21:30:59 :  locked false  
MIG: 21:30:59 : HDL Language: Verilog
MIG: 21:30:59 : compInfo: false
MIG: 21:30:59 : Vivado Options xc7a35t ftg256 -1
MIG: 21:30:59 : 1: xc7a35t 2: ftg256 3: -1
MIG: 21:30:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:30:59 : xilinx_path: D:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 21:30:59 : I am in catch area
MIG: 21:30:59 : Running D:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/mig_7series_0_ex/.Xil/Vivado-12240-evelovely/coregen/mig_7series_0/xil_txt.in -cg_exc_out e:/mig_7series_0_ex/.Xil/Vivado-12240-evelovely/coregen/mig_7series_0/xil_txt.out ... 
MIG: 21:31:33 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 21:31:33 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 21:31:33 : XML_INPUT_FILE: e:/mig_7series_0_ex/.Xil/Vivado-12240-evelovely/coregen/mig_7series_0/mig_a.prj
MIG: 21:31:33 : Component_Name: mig_7series_0
MIG: 21:31:33 : Moving mig_7series_0 ...
MIG: 21:31:33 : Moving mig_7series_0.veo ...
MIG: 21:31:33 : Moving mig_7series_0_xmdf.tcl ...
MIG: 21:31:33 : Sending back 0
MIG: 21:31:34 : xml_input_file: mig_a.prj
MIG: 21:31:35 : Absolute path of xml_input_file: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 21:31:35 : xml_input_file: mig_a.prj
MIG: 21:31:35 : Absolute path of xml_input_file: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 21:31:35 : In updateAllModelParams
MIG: 21:31:35 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:31:35 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:31:35 : XGUI hdlLanguage: Verilog
MIG: 21:31:35 : xgui vivado_mode: xpg_pa
MIG: 21:31:35 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:31:35 : Reading E:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 21:31:36 : 
MIG: 21:31:36 : Inside fn mem: DDR3
MIG: 21:31:36 : detect_uiclk: 100000000
MIG: 21:31:36 : cntrl:  memtype: DDR3
MIG: 21:31:36 : 
MIG: 21:31:36 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 21:31:36 : 
MIG: 21:31:36 : 
MIG: 21:31:36 : 
MIG: 21:31:36 : 
MIG: 21:31:36 :  polarity_value: 1
MIG: 21:31:36 : 
MIG: 21:31:36 : 
MIG: 21:31:36 : cntrl:  memtype: DDR3
MIG: 21:31:36 : 
MIG: 21:31:36 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 21:31:36 : 
MIG: 21:31:36 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 21:31:36 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 21:31:36 : 
MIG: 21:31:36 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 21:31:36 : 
MIG: 21:31:36 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 21:31:36 : 
MIG: 21:31:36 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 21:31:36 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:31:36 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 21:31:36 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 21:31:36 : 
MIG: 21:31:36 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 21:31:36 : 
MIG: 21:31:36 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 21:31:36 : 
MIG: 21:31:36 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 21:31:36 : 
MIG: 21:31:36 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 21:31:36 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 21:31:36 : 
MIG: 21:31:36 :  Valid Param: ECC ==> OFF
MIG: 21:31:36 : 
MIG: 21:31:36 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 21:31:36 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:31:36 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:31:36 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:31:36 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 21:31:36 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 21:31:36 : 
MIG: 21:31:36 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 21:31:36 : 
MIG: 21:31:36 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 21:31:36 : 
MIG: 21:31:36 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 21:31:36 : 
MIG: 21:31:36 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 21:31:36 : 
MIG: 21:31:36 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 21:31:36 : 
MIG: 21:31:36 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 21:31:36 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 21:31:36 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:31:36 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 21:31:36 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 21:31:36 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 21:31:36 :  Invalid Param: DDR3_AL ==> "0"
MIG: 21:31:36 :  Invalid Param: DDR3_nAL ==> 0
MIG: 21:31:36 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 21:31:36 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 21:31:36 :  Invalid Param: DDR3_CL ==> 6
MIG: 21:31:36 :  Invalid Param: DDR3_CWL ==> 5
MIG: 21:31:36 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 21:31:36 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 21:31:36 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 21:31:36 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 21:31:36 : 
MIG: 21:31:36 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 21:31:36 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 21:31:36 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 21:31:36 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 21:31:36 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 21:31:36 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 21:31:36 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 21:31:36 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 21:31:36 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 21:31:36 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 21:31:36 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 21:31:36 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 21:31:36 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 21:31:36 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 21:31:36 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 21:31:36 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 21:31:36 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 21:31:36 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 21:31:36 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 21:31:36 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 21:31:36 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 21:31:36 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 21:31:36 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 21:31:36 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 21:31:36 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 21:31:36 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 21:31:36 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 21:31:36 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:31:36 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 21:31:36 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 21:31:36 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 21:31:36 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:31:36 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:31:36 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:31:36 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0011
MIG: 21:31:36 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 21:31:36 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 21:31:36 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 21:31:36 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 21:31:36 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FF_FFF_3FE_3FE
MIG: 21:31:36 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 21:31:36 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:31:36 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 21:31:36 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_034_037_036_032_029_031_033_030_035_038_027_028_039_026
MIG: 21:31:36 :  Invalid Param: DDR3_BANK_MAP ==> 36'h02B_02A_025
MIG: 21:31:36 :  Invalid Param: DDR3_CAS_MAP ==> 12'h023
MIG: 21:31:36 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:31:36 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_021
MIG: 21:31:36 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_020
MIG: 21:31:36 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 21:31:36 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 21:31:36 :  Invalid Param: DDR3_RAS_MAP ==> 12'h024
MIG: 21:31:36 :  Invalid Param: DDR3_WE_MAP ==> 12'h022
MIG: 21:31:36 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01
MIG: 21:31:36 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h017_012_018_019_016_013_014_011
MIG: 21:31:36 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h006_005_007_001_003_004_002_008
MIG: 21:31:36 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:31:36 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:31:36 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:31:36 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:31:36 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:31:36 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:31:36 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:31:36 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:31:36 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:31:36 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:31:36 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:31:36 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:31:36 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:31:36 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:31:36 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:31:36 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:31:36 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_009_015
MIG: 21:31:36 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:31:36 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:31:36 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:31:36 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:31:36 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:31:36 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 21:31:36 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 21:31:36 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 21:31:36 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 21:31:36 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 21:31:36 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 21:31:36 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:31:36 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 21:31:36 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 21:31:36 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 21:31:36 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 21:31:36 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 21:31:36 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 21:31:36 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 21:31:36 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 21:31:36 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 21:31:36 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 21:31:36 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 21:31:36 :  Invalid Param: DDR3_SYS_RST_PORT ==> "TRUE"
MIG: 21:31:36 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 21:31:36 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:31:36 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 21:31:36 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 21:31:36 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 21:31:36 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 21:31:36 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 21:31:36 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:31:36 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 21:31:36 : 
MIG: 21:31:36 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 21:31:36 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:31:36 : 
MIG: 21:31:36 :  Valid Param: DDR3_DEBUG_PORT ==> ON
MIG: 21:31:36 : 
MIG: 21:31:36 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:31:36 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 21:31:36 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 21:31:36 : 
MIG: 21:31:36 : 
MIG: 21:31:36 : 
MIG: 21:31:36 : Same Interface
MIG: 21:31:37 : ################# RUNNING MIG BATCH ###################
MIG: 21:31:37 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 21:31:37 : synp_flow:  -- synthesis_mode: Other
MIG: 21:31:37 : outputDirectory: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 21:31:37 : vivado_mode: xpg_pa
MIG: 21:31:37 :  locked false  
MIG: 21:31:37 : HDL Language: Verilog
MIG: 21:31:37 : compInfo: false
MIG: 21:31:37 : Vivado Options xc7a35t ftg256 -1
MIG: 21:31:37 : 1: xc7a35t 2: ftg256 3: -1
MIG: 21:31:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:31:37 : xilinx_path: D:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 21:31:37 : I am in catch area
MIG: 21:31:37 : Running D:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 21:31:45 : XML_INPUT_FILE: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 21:31:45 : Component_Name: mig_7series_0
MIG: 21:31:45 : Moving mig_7series_0 ...
MIG: 21:31:45 : Moving mig_7series_0.veo ...
MIG: 21:31:45 : Moving mig_7series_0_xmdf.tcl ...
MIG: 21:31:49 : Running synthesis.xit
MIG: 21:31:49 : ################# RUNNING MIG BATCH ###################
MIG: 21:31:49 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 21:31:49 : synp_flow:  -- synthesis_mode: Other
MIG: 21:31:49 : outputDirectory: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 21:31:49 : vivado_mode: xpg_pa
MIG: 21:31:49 :  locked false  
MIG: 21:31:49 : HDL Language: Verilog
MIG: 21:31:49 : compInfo: false
MIG: 21:31:49 : Vivado Options xc7a35t ftg256 -1
MIG: 21:31:49 : 1: xc7a35t 2: ftg256 3: -1
MIG: 21:31:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:31:49 : xilinx_path: D:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 21:31:49 : I am in catch area
MIG: 21:31:49 : Running D:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 21:31:56 : XML_INPUT_FILE: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 21:31:56 : Component_Name: mig_7series_0
MIG: 21:31:56 : Moving mig_7series_0 ...
MIG: 21:31:56 : Moving mig_7series_0.veo ...
MIG: 21:31:56 : Moving mig_7series_0_xmdf.tcl ...
MIG: 21:31:57 : Running vlog_synth_rpr.xit
MIG: 21:31:57 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:31:57 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:31:57 : ERR:             <Pin PADName="N11(MRCC_P)" Bank="14" name="sys_clk_i" /> <==>             <Pin PADName="N11" Bank="14" name="sys_clk_i" /> 
MIG: 21:31:57 : ################# RUNNING MIG BATCH ###################
MIG: 21:31:57 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 21:31:57 : synp_flow:  -- synthesis_mode: Other
MIG: 21:31:57 : outputDirectory: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 21:31:57 : vivado_mode: xpg_pa
MIG: 21:31:57 :  locked false  
MIG: 21:31:57 : HDL Language: Verilog
MIG: 21:31:57 : compInfo: false
MIG: 21:31:57 : Vivado Options xc7a35t ftg256 -1
MIG: 21:31:57 : 1: xc7a35t 2: ftg256 3: -1
MIG: 21:31:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:31:57 : xilinx_path: D:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 21:31:57 : I am in catch area
MIG: 21:31:57 : Running D:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 21:32:04 : XML_INPUT_FILE: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 21:32:04 : Component_Name: mig_7series_0
MIG: 21:32:04 : Moving mig_7series_0 ...
MIG: 21:32:04 : Moving mig_7series_0.veo ...
MIG: 21:32:04 : Moving mig_7series_0_xmdf.tcl ...
MIG: 21:32:05 : Running simulation.xit
MIG: 21:32:05 : ################# RUNNING MIG BATCH ###################
MIG: 21:32:05 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 21:32:05 : synp_flow:  -- synthesis_mode: Other
MIG: 21:32:05 : outputDirectory: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 21:32:05 : vivado_mode: xpg_pa
MIG: 21:32:05 :  locked false  
MIG: 21:32:05 : HDL Language: Verilog
MIG: 21:32:05 : compInfo: false
MIG: 21:32:05 : Vivado Options xc7a35t ftg256 -1
MIG: 21:32:05 : 1: xc7a35t 2: ftg256 3: -1
MIG: 21:32:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:32:05 : xilinx_path: D:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 21:32:05 : I am in catch area
MIG: 21:32:05 : Running D:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 21:32:12 : XML_INPUT_FILE: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 21:32:12 : Component_Name: mig_7series_0
MIG: 21:32:12 : Moving mig_7series_0 ...
MIG: 21:32:13 : Moving mig_7series_0.veo ...
MIG: 21:32:13 : Moving mig_7series_0_xmdf.tcl ...
MIG: 21:32:13 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:32:13 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:32:13 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:32:13 : ERR:             <Pin PADName="N11(MRCC_P)" Bank="14" name="sys_clk_i" /> <==>             <Pin PADName="N11" Bank="14" name="sys_clk_i" /> 
MIG: 21:32:13 : ################# RUNNING MIG BATCH ###################
MIG: 21:32:13 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 21:32:13 : synp_flow:  -- synthesis_mode: Other
MIG: 21:32:13 : outputDirectory: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 21:32:13 : vivado_mode: xpg_pa
MIG: 21:32:13 :  locked false  
MIG: 21:32:13 : HDL Language: Verilog
MIG: 21:32:13 : compInfo: false
MIG: 21:32:13 : Vivado Options xc7a35t ftg256 -1
MIG: 21:32:13 : 1: xc7a35t 2: ftg256 3: -1
MIG: 21:32:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:32:13 : xilinx_path: D:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 21:32:13 : I am in catch area
MIG: 21:32:13 : Running D:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 21:32:21 : XML_INPUT_FILE: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 21:32:21 : Component_Name: mig_7series_0
MIG: 21:32:21 : Moving mig_7series_0 ...
MIG: 21:32:21 : Moving mig_7series_0.veo ...
MIG: 21:32:21 : Moving mig_7series_0_xmdf.tcl ...
MIG: 21:32:21 : Running implementation.xit
MIG: 21:32:21 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:32:21 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:32:21 : ERR:             <Pin PADName="N11(MRCC_P)" Bank="14" name="sys_clk_i" /> <==>             <Pin PADName="N11" Bank="14" name="sys_clk_i" /> 
MIG: 21:32:21 : ################# RUNNING MIG BATCH ###################
MIG: 21:32:21 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 21:32:21 : synp_flow:  -- synthesis_mode: Other
MIG: 21:32:21 : outputDirectory: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 21:32:21 : vivado_mode: xpg_pa
MIG: 21:32:21 :  locked false  
MIG: 21:32:21 : HDL Language: Verilog
MIG: 21:32:21 : compInfo: false
MIG: 21:32:21 : Vivado Options xc7a35t ftg256 -1
MIG: 21:32:21 : 1: xc7a35t 2: ftg256 3: -1
MIG: 21:32:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:32:21 : xilinx_path: D:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 21:32:21 : I am in catch area
MIG: 21:32:21 : Running D:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 21:32:29 : XML_INPUT_FILE: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 21:32:29 : Component_Name: mig_7series_0
MIG: 21:32:29 : Moving mig_7series_0 ...
MIG: 21:32:29 : Moving mig_7series_0.veo ...
MIG: 21:32:29 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:43:48 : Running customizer.xit
MIG: 22:43:48 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 22:43:48 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/mig_7series_0_ex/.Xil/Vivado-12240-evelovely/coregen/mig_7series_0
MIG: 22:43:48 : synp_flow:  -- synthesis_mode: Other
MIG: 22:43:48 : outputDirectory: e:/mig_7series_0_ex/.Xil/Vivado-12240-evelovely/coregen/mig_7series_0/_tmp/
MIG: 22:43:48 : vivado_mode: xpg_pa
MIG: 22:43:48 :  locked false  
MIG: 22:43:48 : HDL Language: Verilog
MIG: 22:43:48 : compInfo: false
MIG: 22:43:48 : Vivado Options xc7a35t ftg256 -1
MIG: 22:43:48 : 1: xc7a35t 2: ftg256 3: -1
MIG: 22:43:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:43:48 : xilinx_path: D:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:43:48 : I am in catch area
MIG: 22:43:48 : Running D:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/mig_7series_0_ex/.Xil/Vivado-12240-evelovely/coregen/mig_7series_0/xil_txt.in -cg_exc_out e:/mig_7series_0_ex/.Xil/Vivado-12240-evelovely/coregen/mig_7series_0/xil_txt.out ... 
MIG: 22:44:44 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 22:44:44 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 22:44:44 : XML_INPUT_FILE: e:/mig_7series_0_ex/.Xil/Vivado-12240-evelovely/coregen/mig_7series_0/mig_b.prj
MIG: 22:44:44 : Component_Name: mig_7series_0
MIG: 22:44:44 : Moving mig_7series_0 ...
MIG: 22:44:44 : Moving mig_7series_0.veo ...
MIG: 22:44:44 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:44:44 : Sending back 0
MIG: 22:44:45 : xml_input_file: mig_b.prj
MIG: 22:44:45 : Absolute path of xml_input_file: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 22:44:45 : xml_input_file: mig_b.prj
MIG: 22:44:45 : Absolute path of xml_input_file: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 22:44:45 : In updateAllModelParams
MIG: 22:44:45 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:44:45 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 22:44:45 : XGUI hdlLanguage: Verilog
MIG: 22:44:45 : xgui vivado_mode: xpg_pa
MIG: 22:44:45 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:44:45 : Reading E:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 22:44:47 : 
MIG: 22:44:47 : Inside fn mem: DDR3
MIG: 22:44:47 : detect_uiclk: 100000000
MIG: 22:44:47 : cntrl:  memtype: DDR3
MIG: 22:44:47 : 
MIG: 22:44:47 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 22:44:47 : 
MIG: 22:44:47 : 
MIG: 22:44:47 : 
MIG: 22:44:47 : 
MIG: 22:44:47 :  polarity_value: 1
MIG: 22:44:47 : 
MIG: 22:44:47 : 
MIG: 22:44:47 : cntrl:  memtype: DDR3
MIG: 22:44:47 : 
MIG: 22:44:47 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 22:44:47 : 
MIG: 22:44:47 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 22:44:47 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 22:44:47 : 
MIG: 22:44:47 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 22:44:47 : 
MIG: 22:44:47 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 22:44:47 : 
MIG: 22:44:47 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 22:44:47 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 22:44:47 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 22:44:47 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 22:44:47 : 
MIG: 22:44:47 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 22:44:47 : 
MIG: 22:44:47 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 22:44:47 : 
MIG: 22:44:47 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 22:44:47 : 
MIG: 22:44:47 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 22:44:47 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 22:44:47 : 
MIG: 22:44:47 :  Valid Param: ECC ==> OFF
MIG: 22:44:47 : 
MIG: 22:44:47 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 22:44:47 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:44:47 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 22:44:47 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:44:47 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 22:44:47 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 22:44:47 : 
MIG: 22:44:47 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 22:44:47 : 
MIG: 22:44:47 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 22:44:47 : 
MIG: 22:44:47 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 22:44:47 : 
MIG: 22:44:47 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 22:44:47 : 
MIG: 22:44:47 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 22:44:47 : 
MIG: 22:44:47 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 22:44:47 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 22:44:47 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 22:44:47 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 22:44:47 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 22:44:47 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 22:44:47 :  Invalid Param: DDR3_AL ==> "0"
MIG: 22:44:47 :  Invalid Param: DDR3_nAL ==> 0
MIG: 22:44:47 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 22:44:47 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 22:44:47 :  Invalid Param: DDR3_CL ==> 6
MIG: 22:44:47 :  Invalid Param: DDR3_CWL ==> 5
MIG: 22:44:47 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 22:44:47 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 22:44:47 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 22:44:47 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 22:44:47 : 
MIG: 22:44:47 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 22:44:47 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 22:44:47 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 22:44:47 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 22:44:47 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 22:44:47 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 22:44:47 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 22:44:47 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 22:44:47 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 22:44:47 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 22:44:47 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 22:44:47 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 22:44:47 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 22:44:47 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 22:44:47 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 22:44:47 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 22:44:47 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 22:44:47 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 22:44:47 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 22:44:47 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 22:44:47 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 22:44:47 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 22:44:47 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 22:44:47 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 22:44:47 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 22:44:47 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 22:44:47 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 22:44:47 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:44:47 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 22:44:47 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 22:44:47 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 22:44:47 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 22:44:47 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 22:44:47 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 22:44:47 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0011
MIG: 22:44:47 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 22:44:47 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 22:44:47 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 22:44:47 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 22:44:47 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FF_FFF_3FE_3FE
MIG: 22:44:47 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 22:44:47 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 22:44:47 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 22:44:47 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_034_037_036_032_029_031_033_030_035_038_027_028_039_026
MIG: 22:44:47 :  Invalid Param: DDR3_BANK_MAP ==> 36'h02B_02A_025
MIG: 22:44:47 :  Invalid Param: DDR3_CAS_MAP ==> 12'h023
MIG: 22:44:47 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 22:44:47 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_021
MIG: 22:44:47 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_020
MIG: 22:44:47 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 22:44:47 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 22:44:47 :  Invalid Param: DDR3_RAS_MAP ==> 12'h024
MIG: 22:44:47 :  Invalid Param: DDR3_WE_MAP ==> 12'h022
MIG: 22:44:47 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01
MIG: 22:44:47 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h017_012_018_019_016_013_014_011
MIG: 22:44:47 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h006_005_007_001_003_004_002_008
MIG: 22:44:47 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:44:47 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:44:47 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:44:47 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:44:47 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:44:47 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:44:47 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:44:47 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:44:47 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:44:47 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:44:47 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:44:47 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:44:47 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:44:47 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:44:47 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:44:47 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:44:47 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_009_015
MIG: 22:44:47 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 22:44:47 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 22:44:47 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 22:44:47 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:44:47 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "OFF"
MIG: 22:44:47 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 22:44:47 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "DEFAULT"
MIG: 22:44:47 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 22:44:47 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 22:44:47 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 22:44:47 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 22:44:47 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 22:44:47 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 22:44:47 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 22:44:47 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 22:44:47 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 22:44:47 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 22:44:47 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 22:44:47 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 22:44:47 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 22:44:47 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 22:44:47 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 22:44:47 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 22:44:47 :  Invalid Param: DDR3_SYS_RST_PORT ==> "TRUE"
MIG: 22:44:47 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 22:44:47 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:44:47 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 22:44:47 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 22:44:47 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 22:44:47 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 22:44:47 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 22:44:47 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 22:44:47 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 22:44:47 : 
MIG: 22:44:47 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 22:44:47 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 22:44:47 : 
MIG: 22:44:47 :  Valid Param: DDR3_DEBUG_PORT ==> ON
MIG: 22:44:47 : 
MIG: 22:44:47 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 22:44:47 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 22:44:47 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 22:44:47 : 
MIG: 22:44:47 : 
MIG: 22:44:47 : 
MIG: 22:44:47 : Same Interface
MIG: 22:44:48 : ################# RUNNING MIG BATCH ###################
MIG: 22:44:48 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 22:44:48 : synp_flow:  -- synthesis_mode: Other
MIG: 22:44:48 : outputDirectory: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 22:44:48 : vivado_mode: xpg_pa
MIG: 22:44:48 :  locked false  
MIG: 22:44:48 : HDL Language: Verilog
MIG: 22:44:48 : compInfo: false
MIG: 22:44:48 : Vivado Options xc7a35t ftg256 -1
MIG: 22:44:48 : 1: xc7a35t 2: ftg256 3: -1
MIG: 22:44:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:44:48 : xilinx_path: D:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:44:48 : I am in catch area
MIG: 22:44:48 : Running D:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 22:44:57 : XML_INPUT_FILE: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 22:44:57 : Component_Name: mig_7series_0
MIG: 22:44:57 : Moving mig_7series_0 ...
MIG: 22:44:57 : Moving mig_7series_0.veo ...
MIG: 22:44:57 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:45:00 : Running synthesis.xit
MIG: 22:45:00 : ################# RUNNING MIG BATCH ###################
MIG: 22:45:00 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 22:45:00 : synp_flow:  -- synthesis_mode: Other
MIG: 22:45:00 : outputDirectory: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 22:45:00 : vivado_mode: xpg_pa
MIG: 22:45:00 :  locked false  
MIG: 22:45:00 : HDL Language: Verilog
MIG: 22:45:00 : compInfo: false
MIG: 22:45:00 : Vivado Options xc7a35t ftg256 -1
MIG: 22:45:00 : 1: xc7a35t 2: ftg256 3: -1
MIG: 22:45:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:45:00 : xilinx_path: D:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:45:00 : I am in catch area
MIG: 22:45:00 : Running D:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 22:45:08 : XML_INPUT_FILE: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 22:45:08 : Component_Name: mig_7series_0
MIG: 22:45:08 : Moving mig_7series_0 ...
MIG: 22:45:08 : Moving mig_7series_0.veo ...
MIG: 22:45:08 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:45:08 : Running vlog_synth_rpr.xit
MIG: 22:45:08 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:45:09 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 22:45:09 : ERR:             <Pin PADName="N11(MRCC_P)" Bank="14" name="sys_clk_i" /> <==>             <Pin PADName="N11" Bank="14" name="sys_clk_i" /> 
MIG: 22:45:09 : ################# RUNNING MIG BATCH ###################
MIG: 22:45:09 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 22:45:09 : synp_flow:  -- synthesis_mode: Other
MIG: 22:45:09 : outputDirectory: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 22:45:09 : vivado_mode: xpg_pa
MIG: 22:45:09 :  locked false  
MIG: 22:45:09 : HDL Language: Verilog
MIG: 22:45:09 : compInfo: false
MIG: 22:45:09 : Vivado Options xc7a35t ftg256 -1
MIG: 22:45:09 : 1: xc7a35t 2: ftg256 3: -1
MIG: 22:45:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:45:09 : xilinx_path: D:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:45:09 : I am in catch area
MIG: 22:45:09 : Running D:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 22:45:17 : XML_INPUT_FILE: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 22:45:17 : Component_Name: mig_7series_0
MIG: 22:45:17 : Moving mig_7series_0 ...
MIG: 22:45:17 : Moving mig_7series_0.veo ...
MIG: 22:45:17 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:45:17 : Running simulation.xit
MIG: 22:45:17 : ################# RUNNING MIG BATCH ###################
MIG: 22:45:17 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 22:45:17 : synp_flow:  -- synthesis_mode: Other
MIG: 22:45:17 : outputDirectory: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 22:45:17 : vivado_mode: xpg_pa
MIG: 22:45:17 :  locked false  
MIG: 22:45:17 : HDL Language: Verilog
MIG: 22:45:17 : compInfo: false
MIG: 22:45:17 : Vivado Options xc7a35t ftg256 -1
MIG: 22:45:17 : 1: xc7a35t 2: ftg256 3: -1
MIG: 22:45:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:45:17 : xilinx_path: D:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:45:17 : I am in catch area
MIG: 22:45:17 : Running D:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 22:45:26 : XML_INPUT_FILE: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 22:45:26 : Component_Name: mig_7series_0
MIG: 22:45:26 : Moving mig_7series_0 ...
MIG: 22:45:26 : Moving mig_7series_0.veo ...
MIG: 22:45:26 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:45:26 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:45:26 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:45:26 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 22:45:26 : ERR:             <Pin PADName="N11(MRCC_P)" Bank="14" name="sys_clk_i" /> <==>             <Pin PADName="N11" Bank="14" name="sys_clk_i" /> 
MIG: 22:45:26 : ################# RUNNING MIG BATCH ###################
MIG: 22:45:26 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 22:45:26 : synp_flow:  -- synthesis_mode: Other
MIG: 22:45:26 : outputDirectory: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 22:45:26 : vivado_mode: xpg_pa
MIG: 22:45:26 :  locked false  
MIG: 22:45:26 : HDL Language: Verilog
MIG: 22:45:26 : compInfo: false
MIG: 22:45:26 : Vivado Options xc7a35t ftg256 -1
MIG: 22:45:26 : 1: xc7a35t 2: ftg256 3: -1
MIG: 22:45:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:45:26 : xilinx_path: D:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:45:26 : I am in catch area
MIG: 22:45:26 : Running D:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 22:45:35 : XML_INPUT_FILE: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 22:45:35 : Component_Name: mig_7series_0
MIG: 22:45:35 : Moving mig_7series_0 ...
MIG: 22:45:35 : Moving mig_7series_0.veo ...
MIG: 22:45:35 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:45:35 : Running implementation.xit
MIG: 22:45:35 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:45:35 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 22:45:35 : ERR:             <Pin PADName="N11(MRCC_P)" Bank="14" name="sys_clk_i" /> <==>             <Pin PADName="N11" Bank="14" name="sys_clk_i" /> 
MIG: 22:45:35 : ################# RUNNING MIG BATCH ###################
MIG: 22:45:35 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 22:45:35 : synp_flow:  -- synthesis_mode: Other
MIG: 22:45:35 : outputDirectory: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 22:45:35 : vivado_mode: xpg_pa
MIG: 22:45:35 :  locked false  
MIG: 22:45:35 : HDL Language: Verilog
MIG: 22:45:35 : compInfo: false
MIG: 22:45:35 : Vivado Options xc7a35t ftg256 -1
MIG: 22:45:35 : 1: xc7a35t 2: ftg256 3: -1
MIG: 22:45:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:45:35 : xilinx_path: D:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:45:35 : I am in catch area
MIG: 22:45:35 : Running D:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 22:45:44 : XML_INPUT_FILE: e:/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 22:45:44 : Component_Name: mig_7series_0
MIG: 22:45:44 : Moving mig_7series_0 ...
MIG: 22:45:44 : Moving mig_7series_0.veo ...
MIG: 22:45:44 : Moving mig_7series_0_xmdf.tcl ...
MIG: 14:48:52 : xml_input_file: mig_b.prj
MIG: 14:48:52 : Absolute path of xml_input_file: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 14:48:52 : xml_input_file: mig_b.prj
MIG: 14:48:52 : Absolute path of xml_input_file: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 15:23:46 : Running customizer.xit
MIG: 15:23:46 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 15:23:46 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/.Xil/Vivado-8268-evelovely/coregen/mig_7series_0
MIG: 15:23:46 : synp_flow:  -- synthesis_mode: Other
MIG: 15:23:46 : outputDirectory: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/.Xil/Vivado-8268-evelovely/coregen/mig_7series_0/_tmp/
MIG: 15:23:46 : vivado_mode: xpg_pa
MIG: 15:23:46 :  locked false  
MIG: 15:23:46 : HDL Language: Verilog
MIG: 15:23:46 : compInfo: false
MIG: 15:23:46 : Vivado Options xc7a35t ftg256 -1
MIG: 15:23:46 : 1: xc7a35t 2: ftg256 3: -1
MIG: 15:23:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:23:46 : xilinx_path: D:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 15:23:46 : I am in catch area
MIG: 15:23:46 : Running D:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/.Xil/Vivado-8268-evelovely/coregen/mig_7series_0/xil_txt.in -cg_exc_out e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/.Xil/Vivado-8268-evelovely/coregen/mig_7series_0/xil_txt.out ... 
MIG: 15:25:19 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 15:25:19 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 15:25:19 : XML_INPUT_FILE: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/.Xil/Vivado-8268-evelovely/coregen/mig_7series_0/mig_a.prj
MIG: 15:25:19 : Component_Name: mig_7series_0
MIG: 15:25:19 : Moving mig_7series_0 ...
MIG: 15:25:19 : Moving mig_7series_0.veo ...
MIG: 15:25:19 : Moving mig_7series_0_xmdf.tcl ...
MIG: 15:25:19 : Sending back 0
MIG: 15:25:21 : xml_input_file: mig_a.prj
MIG: 15:25:21 : Absolute path of xml_input_file: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 15:25:21 : xml_input_file: mig_a.prj
MIG: 15:25:21 : Absolute path of xml_input_file: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 15:25:21 : In updateAllModelParams
MIG: 15:25:21 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:25:21 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:25:21 : XGUI hdlLanguage: Verilog
MIG: 15:25:21 : xgui vivado_mode: xpg_pa
MIG: 15:25:21 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:25:21 : Reading E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 15:25:22 : 
MIG: 15:25:22 : Inside fn mem: DDR3
MIG: 15:25:22 : detect_uiclk: 100000000
MIG: 15:25:22 : cntrl:  memtype: DDR3
MIG: 15:25:22 : 
MIG: 15:25:22 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 15:25:22 : 
MIG: 15:25:22 : 
MIG: 15:25:22 : 
MIG: 15:25:22 : 
MIG: 15:25:22 :  polarity_value: 1
MIG: 15:25:22 : 
MIG: 15:25:22 : 
MIG: 15:25:22 : cntrl:  memtype: DDR3
MIG: 15:25:22 : 
MIG: 15:25:22 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:25:22 : 
MIG: 15:25:22 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:25:22 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:25:22 : 
MIG: 15:25:22 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:25:22 : 
MIG: 15:25:22 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:25:22 : 
MIG: 15:25:22 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:25:22 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:25:22 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 15:25:22 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:25:22 : 
MIG: 15:25:22 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 15:25:22 : 
MIG: 15:25:22 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 15:25:22 : 
MIG: 15:25:22 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 15:25:22 : 
MIG: 15:25:22 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 15:25:22 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:25:22 : 
MIG: 15:25:22 :  Valid Param: ECC ==> OFF
MIG: 15:25:22 : 
MIG: 15:25:22 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 15:25:22 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:25:22 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:25:22 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:25:22 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:25:22 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:25:22 : 
MIG: 15:25:22 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:25:22 : 
MIG: 15:25:22 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 15:25:22 : 
MIG: 15:25:22 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 15:25:22 : 
MIG: 15:25:22 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 15:25:22 : 
MIG: 15:25:22 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:25:22 : 
MIG: 15:25:22 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:25:22 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:25:22 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 15:25:22 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 15:25:22 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 15:25:22 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 15:25:22 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:25:22 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:25:22 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:25:22 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:25:22 :  Invalid Param: DDR3_CL ==> 6
MIG: 15:25:22 :  Invalid Param: DDR3_CWL ==> 5
MIG: 15:25:22 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 15:25:22 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 15:25:22 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:25:22 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:25:22 : 
MIG: 15:25:22 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:25:22 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:25:22 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:25:22 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 15:25:22 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 15:25:22 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:25:22 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 15:25:22 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 15:25:22 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:25:22 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:25:22 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:25:22 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 15:25:22 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 15:25:22 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:25:22 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 15:25:22 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 15:25:22 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:25:22 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 15:25:22 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 15:25:22 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:25:22 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 15:25:22 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 15:25:22 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 15:25:22 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:25:22 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:25:22 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:25:22 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:25:22 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:25:22 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:25:22 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:25:22 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 15:25:22 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:25:22 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:25:22 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:25:22 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0011
MIG: 15:25:22 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:25:22 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 15:25:22 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:25:22 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:25:22 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FF_FFF_3FE_3FE
MIG: 15:25:22 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 15:25:22 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:25:22 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 15:25:22 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_034_037_036_033_029_031_032_030_035_038_027_028_039_026
MIG: 15:25:22 :  Invalid Param: DDR3_BANK_MAP ==> 36'h02B_02A_025
MIG: 15:25:22 :  Invalid Param: DDR3_CAS_MAP ==> 12'h023
MIG: 15:25:22 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:25:22 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_021
MIG: 15:25:22 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_020
MIG: 15:25:22 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 15:25:22 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:25:22 :  Invalid Param: DDR3_RAS_MAP ==> 12'h024
MIG: 15:25:22 :  Invalid Param: DDR3_WE_MAP ==> 12'h022
MIG: 15:25:22 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01
MIG: 15:25:22 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h017_012_018_019_016_013_014_011
MIG: 15:25:22 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h006_005_007_001_003_004_002_008
MIG: 15:25:22 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:25:22 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:25:22 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:25:22 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:25:22 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:25:22 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:25:22 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:25:22 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:25:22 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:25:22 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:25:22 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:25:22 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:25:22 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:25:22 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:25:22 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:25:22 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:25:22 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_009_015
MIG: 15:25:22 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:25:22 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:25:22 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:25:22 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:25:22 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "OFF"
MIG: 15:25:22 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 15:25:22 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "DEFAULT"
MIG: 15:25:22 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:25:22 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:25:22 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:25:22 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:25:22 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:25:22 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:25:22 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:25:22 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:25:22 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 15:25:22 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 15:25:22 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 15:25:22 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 15:25:22 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 15:25:22 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 15:25:22 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 15:25:22 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:25:22 :  Invalid Param: DDR3_SYS_RST_PORT ==> "TRUE"
MIG: 15:25:22 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 15:25:22 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:25:22 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:25:22 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:25:22 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:25:22 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 15:25:22 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:25:22 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:25:22 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 15:25:22 : 
MIG: 15:25:22 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:25:22 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:25:22 : 
MIG: 15:25:23 :  Valid Param: DDR3_DEBUG_PORT ==> ON
MIG: 15:25:23 : 
MIG: 15:25:23 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:25:23 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 15:25:23 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 15:25:23 : 
MIG: 15:25:23 : 
MIG: 15:25:23 : 
MIG: 15:25:23 : Same Interface
MIG: 15:25:23 : ################# RUNNING MIG BATCH ###################
MIG: 15:25:23 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 15:25:23 : synp_flow:  -- synthesis_mode: Other
MIG: 15:25:23 : outputDirectory: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 15:25:23 : vivado_mode: xpg_pa
MIG: 15:25:23 :  locked false  
MIG: 15:25:23 : HDL Language: Verilog
MIG: 15:25:23 : compInfo: false
MIG: 15:25:23 : Vivado Options xc7a35t ftg256 -1
MIG: 15:25:23 : 1: xc7a35t 2: ftg256 3: -1
MIG: 15:25:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:25:23 : xilinx_path: D:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 15:25:23 : I am in catch area
MIG: 15:25:23 : Running D:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 15:25:31 : XML_INPUT_FILE: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 15:25:31 : Component_Name: mig_7series_0
MIG: 15:25:31 : Moving mig_7series_0 ...
MIG: 15:25:31 : Moving mig_7series_0.veo ...
MIG: 15:25:31 : Moving mig_7series_0_xmdf.tcl ...
MIG: 15:25:39 : Running synthesis.xit
MIG: 15:25:39 : ################# RUNNING MIG BATCH ###################
MIG: 15:25:39 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 15:25:39 : synp_flow:  -- synthesis_mode: Other
MIG: 15:25:39 : outputDirectory: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 15:25:39 : vivado_mode: xpg_pa
MIG: 15:25:39 :  locked false  
MIG: 15:25:39 : HDL Language: Verilog
MIG: 15:25:39 : compInfo: false
MIG: 15:25:39 : Vivado Options xc7a35t ftg256 -1
MIG: 15:25:39 : 1: xc7a35t 2: ftg256 3: -1
MIG: 15:25:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:25:39 : xilinx_path: D:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 15:25:39 : I am in catch area
MIG: 15:25:39 : Running D:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 15:25:47 : XML_INPUT_FILE: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 15:25:47 : Component_Name: mig_7series_0
MIG: 15:25:47 : Moving mig_7series_0 ...
MIG: 15:25:47 : Moving mig_7series_0.veo ...
MIG: 15:25:47 : Moving mig_7series_0_xmdf.tcl ...
MIG: 15:25:48 : Running vlog_synth_rpr.xit
MIG: 15:25:48 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:25:48 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:25:48 : ERR:             <Pin PADName="N11(MRCC_P)" Bank="14" name="sys_clk_i" /> <==>             <Pin PADName="N11" Bank="14" name="sys_clk_i" /> 
MIG: 15:25:48 : ################# RUNNING MIG BATCH ###################
MIG: 15:25:48 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 15:25:48 : synp_flow:  -- synthesis_mode: Other
MIG: 15:25:48 : outputDirectory: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 15:25:48 : vivado_mode: xpg_pa
MIG: 15:25:48 :  locked false  
MIG: 15:25:48 : HDL Language: Verilog
MIG: 15:25:48 : compInfo: false
MIG: 15:25:48 : Vivado Options xc7a35t ftg256 -1
MIG: 15:25:48 : 1: xc7a35t 2: ftg256 3: -1
MIG: 15:25:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:25:48 : xilinx_path: D:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 15:25:48 : I am in catch area
MIG: 15:25:48 : Running D:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 15:25:56 : XML_INPUT_FILE: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 15:25:56 : Component_Name: mig_7series_0
MIG: 15:25:56 : Moving mig_7series_0 ...
MIG: 15:25:56 : Moving mig_7series_0.veo ...
MIG: 15:25:56 : Moving mig_7series_0_xmdf.tcl ...
MIG: 15:25:56 : Running simulation.xit
MIG: 15:25:56 : ################# RUNNING MIG BATCH ###################
MIG: 15:25:56 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 15:25:56 : synp_flow:  -- synthesis_mode: Other
MIG: 15:25:56 : outputDirectory: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 15:25:56 : vivado_mode: xpg_pa
MIG: 15:25:56 :  locked false  
MIG: 15:25:56 : HDL Language: Verilog
MIG: 15:25:56 : compInfo: false
MIG: 15:25:56 : Vivado Options xc7a35t ftg256 -1
MIG: 15:25:56 : 1: xc7a35t 2: ftg256 3: -1
MIG: 15:25:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:25:56 : xilinx_path: D:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 15:25:56 : I am in catch area
MIG: 15:25:56 : Running D:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 15:26:04 : XML_INPUT_FILE: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 15:26:04 : Component_Name: mig_7series_0
MIG: 15:26:04 : Moving mig_7series_0 ...
MIG: 15:26:04 : Moving mig_7series_0.veo ...
MIG: 15:26:04 : Moving mig_7series_0_xmdf.tcl ...
MIG: 15:26:04 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:26:04 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:26:04 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:26:04 : ERR:             <Pin PADName="N11(MRCC_P)" Bank="14" name="sys_clk_i" /> <==>             <Pin PADName="N11" Bank="14" name="sys_clk_i" /> 
MIG: 15:26:04 : ################# RUNNING MIG BATCH ###################
MIG: 15:26:04 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 15:26:04 : synp_flow:  -- synthesis_mode: Other
MIG: 15:26:04 : outputDirectory: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 15:26:04 : vivado_mode: xpg_pa
MIG: 15:26:04 :  locked false  
MIG: 15:26:04 : HDL Language: Verilog
MIG: 15:26:04 : compInfo: false
MIG: 15:26:04 : Vivado Options xc7a35t ftg256 -1
MIG: 15:26:04 : 1: xc7a35t 2: ftg256 3: -1
MIG: 15:26:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:26:04 : xilinx_path: D:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 15:26:04 : I am in catch area
MIG: 15:26:05 : Running D:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 15:26:13 : XML_INPUT_FILE: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 15:26:13 : Component_Name: mig_7series_0
MIG: 15:26:13 : Moving mig_7series_0 ...
MIG: 15:26:13 : Moving mig_7series_0.veo ...
MIG: 15:26:13 : Moving mig_7series_0_xmdf.tcl ...
MIG: 15:26:13 : Running implementation.xit
MIG: 15:26:13 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:26:13 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:26:13 : ERR:             <Pin PADName="N11(MRCC_P)" Bank="14" name="sys_clk_i" /> <==>             <Pin PADName="N11" Bank="14" name="sys_clk_i" /> 
MIG: 15:26:13 : ################# RUNNING MIG BATCH ###################
MIG: 15:26:13 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 15:26:13 : synp_flow:  -- synthesis_mode: Other
MIG: 15:26:13 : outputDirectory: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 15:26:13 : vivado_mode: xpg_pa
MIG: 15:26:13 :  locked false  
MIG: 15:26:13 : HDL Language: Verilog
MIG: 15:26:13 : compInfo: false
MIG: 15:26:13 : Vivado Options xc7a35t ftg256 -1
MIG: 15:26:13 : 1: xc7a35t 2: ftg256 3: -1
MIG: 15:26:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:26:13 : xilinx_path: D:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 15:26:13 : I am in catch area
MIG: 15:26:13 : Running D:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 15:26:21 : XML_INPUT_FILE: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 15:26:21 : Component_Name: mig_7series_0
MIG: 15:26:21 : Moving mig_7series_0 ...
MIG: 15:26:21 : Moving mig_7series_0.veo ...
MIG: 15:26:21 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:22:50 : xml_input_file: mig_a.prj
MIG: 22:22:50 : Absolute path of xml_input_file: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 22:22:50 : xml_input_file: mig_a.prj
MIG: 22:22:50 : Absolute path of xml_input_file: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 22:22:52 : Running customizer.xit
MIG: 22:22:52 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 22:22:52 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/.Xil/Vivado-7460-evelovely/coregen/mig_7series_0
MIG: 22:22:52 : synp_flow:  -- synthesis_mode: Other
MIG: 22:22:52 : outputDirectory: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/.Xil/Vivado-7460-evelovely/coregen/mig_7series_0/_tmp/
MIG: 22:22:52 : vivado_mode: xpg_pa
MIG: 22:22:52 :  locked false  
MIG: 22:22:52 : HDL Language: Verilog
MIG: 22:22:53 : compInfo: false
MIG: 22:22:53 : Vivado Options xc7a35t ftg256 -1
MIG: 22:22:53 : 1: xc7a35t 2: ftg256 3: -1
MIG: 22:22:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:22:53 : xilinx_path: D:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:22:53 : I am in catch area
MIG: 22:22:53 : Running D:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/.Xil/Vivado-7460-evelovely/coregen/mig_7series_0/xil_txt.in -cg_exc_out e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/.Xil/Vivado-7460-evelovely/coregen/mig_7series_0/xil_txt.out ... 
MIG: 22:23:29 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 22:23:29 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 22:23:29 : XML_INPUT_FILE: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/.Xil/Vivado-7460-evelovely/coregen/mig_7series_0/mig_b.prj
MIG: 22:23:29 : Component_Name: mig_7series_0
MIG: 22:23:29 : Moving mig_7series_0 ...
MIG: 22:23:29 : Moving mig_7series_0.veo ...
MIG: 22:23:29 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:23:29 : Sending back 0
MIG: 22:23:30 : xml_input_file: mig_b.prj
MIG: 22:23:30 : Absolute path of xml_input_file: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 22:23:30 : xml_input_file: mig_b.prj
MIG: 22:23:30 : Absolute path of xml_input_file: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 22:23:30 : In updateAllModelParams
MIG: 22:23:30 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:23:30 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 22:23:30 : XGUI hdlLanguage: Verilog
MIG: 22:23:30 : xgui vivado_mode: xpg_pa
MIG: 22:23:30 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:23:30 : Reading E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 22:23:31 : 
MIG: 22:23:31 : Inside fn mem: DDR3
MIG: 22:23:31 : detect_uiclk: 100000000
MIG: 22:23:31 : cntrl:  memtype: DDR3
MIG: 22:23:31 : 
MIG: 22:23:31 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 22:23:31 : 
MIG: 22:23:31 : 
MIG: 22:23:31 : 
MIG: 22:23:31 : 
MIG: 22:23:31 :  polarity_value: 1
MIG: 22:23:31 : 
MIG: 22:23:31 : 
MIG: 22:23:31 : cntrl:  memtype: DDR3
MIG: 22:23:31 : 
MIG: 22:23:31 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 22:23:31 : 
MIG: 22:23:31 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 22:23:31 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 22:23:31 : 
MIG: 22:23:31 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 22:23:31 : 
MIG: 22:23:31 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 22:23:31 : 
MIG: 22:23:31 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 22:23:31 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 22:23:31 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 22:23:31 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 22:23:31 : 
MIG: 22:23:31 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 22:23:31 : 
MIG: 22:23:31 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 22:23:31 : 
MIG: 22:23:31 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 22:23:31 : 
MIG: 22:23:31 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 22:23:31 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 22:23:31 : 
MIG: 22:23:31 :  Valid Param: ECC ==> OFF
MIG: 22:23:31 : 
MIG: 22:23:31 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 22:23:31 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:23:31 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 22:23:31 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:23:31 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 22:23:31 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 22:23:31 : 
MIG: 22:23:31 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 22:23:31 : 
MIG: 22:23:31 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 22:23:31 : 
MIG: 22:23:31 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 22:23:31 : 
MIG: 22:23:31 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 22:23:31 : 
MIG: 22:23:31 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 22:23:31 : 
MIG: 22:23:31 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 22:23:31 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 22:23:31 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 22:23:31 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 22:23:31 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 22:23:31 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 22:23:31 :  Invalid Param: DDR3_AL ==> "0"
MIG: 22:23:31 :  Invalid Param: DDR3_nAL ==> 0
MIG: 22:23:31 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 22:23:32 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 22:23:32 :  Invalid Param: DDR3_CL ==> 6
MIG: 22:23:32 :  Invalid Param: DDR3_CWL ==> 5
MIG: 22:23:32 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 22:23:32 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 22:23:32 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 22:23:32 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 22:23:32 : 
MIG: 22:23:32 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 22:23:32 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 22:23:32 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 22:23:32 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 22:23:32 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 22:23:32 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 22:23:32 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 22:23:32 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 22:23:32 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 22:23:32 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 22:23:32 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 22:23:32 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 22:23:32 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 22:23:32 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 22:23:32 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 22:23:32 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 22:23:32 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 22:23:32 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 22:23:32 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 22:23:32 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 22:23:32 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 22:23:32 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 22:23:32 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 22:23:32 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 22:23:32 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 22:23:32 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 22:23:32 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 22:23:32 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:23:32 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 22:23:32 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 22:23:32 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 22:23:32 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 22:23:32 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 22:23:32 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 22:23:32 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0011
MIG: 22:23:32 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 22:23:32 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 22:23:32 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 22:23:32 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 22:23:32 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FF_FFF_3FE_3FE
MIG: 22:23:32 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 22:23:32 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 22:23:32 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 22:23:32 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_034_037_036_033_029_031_032_030_035_038_027_028_039_026
MIG: 22:23:32 :  Invalid Param: DDR3_BANK_MAP ==> 36'h02B_02A_025
MIG: 22:23:32 :  Invalid Param: DDR3_CAS_MAP ==> 12'h023
MIG: 22:23:32 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 22:23:32 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_021
MIG: 22:23:32 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_020
MIG: 22:23:32 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 22:23:32 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 22:23:32 :  Invalid Param: DDR3_RAS_MAP ==> 12'h024
MIG: 22:23:32 :  Invalid Param: DDR3_WE_MAP ==> 12'h022
MIG: 22:23:32 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01
MIG: 22:23:32 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h017_012_018_019_016_013_014_011
MIG: 22:23:32 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h006_005_007_001_003_004_002_008
MIG: 22:23:32 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:32 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:32 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:32 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:32 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:32 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:32 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:32 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:32 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:32 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:32 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:32 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:32 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:32 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:32 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:32 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:23:32 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_009_015
MIG: 22:23:32 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 22:23:32 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 22:23:32 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 22:23:32 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:23:32 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "OFF"
MIG: 22:23:32 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 22:23:32 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "DEFAULT"
MIG: 22:23:32 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 22:23:32 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 22:23:32 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 22:23:32 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 22:23:32 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 22:23:32 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 22:23:32 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 22:23:32 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 22:23:32 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 22:23:32 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 22:23:32 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 22:23:32 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 22:23:32 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 22:23:32 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 22:23:32 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 22:23:32 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 22:23:32 :  Invalid Param: DDR3_SYS_RST_PORT ==> "TRUE"
MIG: 22:23:32 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 22:23:32 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:23:32 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 22:23:32 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 22:23:32 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 22:23:32 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 22:23:32 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 22:23:32 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 22:23:32 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 22:23:32 : 
MIG: 22:23:32 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 22:23:32 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 22:23:32 : 
MIG: 22:23:32 :  Valid Param: DDR3_DEBUG_PORT ==> ON
MIG: 22:23:32 : 
MIG: 22:23:32 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 22:23:32 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 22:23:32 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 22:23:32 : NOBUF
MIG: 22:23:32 : 
MIG: 22:23:32 : 
MIG: 22:23:32 : Same Interface
MIG: 22:23:32 : ################# RUNNING MIG BATCH ###################
MIG: 22:23:32 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 22:23:32 : synp_flow:  -- synthesis_mode: Other
MIG: 22:23:32 : outputDirectory: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 22:23:32 : vivado_mode: xpg_pa
MIG: 22:23:33 :  locked false  
MIG: 22:23:33 : HDL Language: Verilog
MIG: 22:23:33 : compInfo: false
MIG: 22:23:33 : Vivado Options xc7a35t ftg256 -1
MIG: 22:23:33 : 1: xc7a35t 2: ftg256 3: -1
MIG: 22:23:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:23:33 : xilinx_path: D:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:23:33 : I am in catch area
MIG: 22:23:33 : Running D:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 22:23:40 : XML_INPUT_FILE: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 22:23:40 : Component_Name: mig_7series_0
MIG: 22:23:40 : Moving mig_7series_0 ...
MIG: 22:23:40 : Moving mig_7series_0.veo ...
MIG: 22:23:40 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:23:43 : Running synthesis.xit
MIG: 22:23:43 : ################# RUNNING MIG BATCH ###################
MIG: 22:23:43 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 22:23:43 : synp_flow:  -- synthesis_mode: Other
MIG: 22:23:43 : outputDirectory: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 22:23:43 : vivado_mode: xpg_pa
MIG: 22:23:43 :  locked false  
MIG: 22:23:43 : HDL Language: Verilog
MIG: 22:23:43 : compInfo: false
MIG: 22:23:43 : Vivado Options xc7a35t ftg256 -1
MIG: 22:23:43 : 1: xc7a35t 2: ftg256 3: -1
MIG: 22:23:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:23:43 : xilinx_path: D:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:23:43 : I am in catch area
MIG: 22:23:43 : Running D:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 22:23:51 : XML_INPUT_FILE: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 22:23:51 : Component_Name: mig_7series_0
MIG: 22:23:51 : Moving mig_7series_0 ...
MIG: 22:23:51 : Moving mig_7series_0.veo ...
MIG: 22:23:51 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:23:51 : Running vlog_synth_rpr.xit
MIG: 22:23:51 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:23:51 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 22:23:51 : Running simulation.xit
MIG: 22:23:51 : ################# RUNNING MIG BATCH ###################
MIG: 22:23:51 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 22:23:51 : synp_flow:  -- synthesis_mode: Other
MIG: 22:23:51 : outputDirectory: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 22:23:51 : vivado_mode: xpg_pa
MIG: 22:23:51 :  locked false  
MIG: 22:23:51 : HDL Language: Verilog
MIG: 22:23:51 : compInfo: false
MIG: 22:23:51 : Vivado Options xc7a35t ftg256 -1
MIG: 22:23:51 : 1: xc7a35t 2: ftg256 3: -1
MIG: 22:23:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:23:51 : xilinx_path: D:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:23:51 : I am in catch area
MIG: 22:23:51 : Running D:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 22:23:59 : XML_INPUT_FILE: e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 22:23:59 : Component_Name: mig_7series_0
MIG: 22:23:59 : Moving mig_7series_0 ...
MIG: 22:23:59 : Moving mig_7series_0.veo ...
MIG: 22:23:59 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:23:59 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:23:59 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:23:59 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 22:23:59 : Running implementation.xit
MIG: 22:23:59 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:23:59 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:15:32 : xml_input_file: mig_b.prj
MIG: 12:15:33 : Absolute path of xml_input_file: e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test04_DDR3_mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 12:15:33 : xml_input_file: mig_b.prj
MIG: 12:15:33 : Absolute path of xml_input_file: e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test04_DDR3_mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 12:15:33 : In updateAllModelParams
MIG: 12:15:33 : ################# RUNNING MIG BATCH ###################
MIG: 12:15:33 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test04_DDR3_mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 12:15:33 : synp_flow:  -- synthesis_mode: Other
MIG: 12:15:33 : outputDirectory: e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test04_DDR3_mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 12:15:33 : vivado_mode: xpg_pa
MIG: 12:15:33 :  locked false  
MIG: 12:15:33 : HDL Language: Verilog
MIG: 12:15:33 : compInfo: true
MIG: 12:15:33 : Vivado Options xc7a35t ftg256 -1
MIG: 12:15:33 : 1: xc7a35t 2: ftg256 3: -1
MIG: 12:15:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:15:33 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 12:15:33 : I am in catch area
MIG: 12:15:33 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test04_DDR3_mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test04_DDR3_mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 12:15:46 : XML_INPUT_FILE: e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test04_DDR3_mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 12:15:46 : Component_Name: mig_7series_0
MIG: 12:15:46 : Moving mig_7series_0 ...
MIG: 12:15:46 : Moving mig_7series_0.veo ...
MIG: 12:15:46 : Moving mig_7series_0_xmdf.tcl ...
MIG: 12:15:46 : XGUI hdlLanguage: Verilog
MIG: 12:15:46 : xgui vivado_mode: xpg_pa
MIG: 12:15:46 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:15:46 : Reading E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test04_DDR3_mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 12:15:47 : 1
MIG: 12:15:47 : Inside fn mem: DDR3
MIG: 12:15:47 : detect_uiclk: 100000000
MIG: 12:15:47 : cntrl:  memtype: DDR3
MIG: 12:15:47 : 800
MIG: 12:15:47 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 12:15:47 : 
MIG: 12:15:47 : 
MIG: 12:15:47 : 100000000
MIG: 12:15:47 : 
MIG: 12:15:47 :  polarity_value: 1
MIG: 12:15:47 : 
MIG: 12:15:47 : 
MIG: 12:15:47 : cntrl:  memtype: DDR3
MIG: 12:15:47 : 
MIG: 12:15:47 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:15:47 : 
MIG: 12:15:47 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:15:47 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:15:47 : 
MIG: 12:15:47 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:15:47 : 
MIG: 12:15:47 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:15:47 : 
MIG: 12:15:47 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:15:47 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:15:47 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 12:15:47 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:15:47 : 2
MIG: 12:15:47 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 12:15:47 : 16
MIG: 12:15:47 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 12:15:47 : 2
MIG: 12:15:47 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 12:15:48 : 
MIG: 12:15:48 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 12:15:48 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:15:48 : 
MIG: 12:15:48 :  Valid Param: ECC ==> OFF
MIG: 12:15:48 : 16
MIG: 12:15:48 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 12:15:48 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:15:48 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:15:48 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:15:48 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:15:48 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:15:48 : 
MIG: 12:15:48 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:15:48 : 
MIG: 12:15:48 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 12:15:48 : 28
MIG: 12:15:48 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 12:15:48 : 0
MIG: 12:15:48 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 12:15:48 : 
MIG: 12:15:48 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:15:48 : 
MIG: 12:15:48 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:15:48 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:15:48 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 12:15:48 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 12:15:48 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 12:15:48 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 12:15:48 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:15:48 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:15:48 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:15:48 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:15:48 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:15:48 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:15:48 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 12:15:48 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 12:15:48 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:15:48 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:15:48 : 
MIG: 12:15:48 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:15:48 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:15:48 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:15:48 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:15:48 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:15:48 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:15:48 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 12:15:48 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 12:15:48 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:15:48 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:15:48 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:15:48 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 12:15:48 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 12:15:48 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:15:48 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 12:15:48 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 12:15:48 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:15:48 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 12:15:48 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 12:15:48 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:15:48 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 12:15:48 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 12:15:48 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 12:15:48 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:15:48 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:15:48 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:15:48 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:15:48 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:15:48 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:15:48 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:15:48 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 12:15:48 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:15:48 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:15:48 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:15:48 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0011
MIG: 12:15:48 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 12:15:48 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 12:15:48 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:15:48 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:15:48 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FF_FFF_3FE_3FE
MIG: 12:15:48 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 12:15:48 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:15:48 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 12:15:48 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_034_037_036_033_029_031_032_030_035_038_027_028_039_026
MIG: 12:15:48 :  Invalid Param: DDR3_BANK_MAP ==> 36'h02B_02A_025
MIG: 12:15:48 :  Invalid Param: DDR3_CAS_MAP ==> 12'h023
MIG: 12:15:48 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:15:48 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_021
MIG: 12:15:48 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_020
MIG: 12:15:48 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 12:15:48 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:15:48 :  Invalid Param: DDR3_RAS_MAP ==> 12'h024
MIG: 12:15:48 :  Invalid Param: DDR3_WE_MAP ==> 12'h022
MIG: 12:15:48 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01
MIG: 12:15:48 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h017_012_018_019_016_013_014_011
MIG: 12:15:48 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h006_005_007_001_003_004_002_008
MIG: 12:15:48 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:15:48 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:15:48 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:15:48 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:15:48 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:15:48 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:15:48 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:15:48 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:15:48 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:15:48 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:15:48 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:15:48 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:15:48 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:15:48 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:15:48 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:15:48 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:15:48 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_009_015
MIG: 12:15:48 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:15:48 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:15:48 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:15:48 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:15:48 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "OFF"
MIG: 12:15:48 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 12:15:48 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "DEFAULT"
MIG: 12:15:48 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:15:48 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:15:48 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:15:48 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:15:48 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:15:48 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:15:48 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:15:48 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:15:48 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:15:48 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:15:48 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:15:48 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:15:48 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 12:15:48 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 12:15:48 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:15:48 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:15:48 :  Invalid Param: DDR3_SYS_RST_PORT ==> "TRUE"
MIG: 12:15:48 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 12:15:48 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:15:48 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:15:48 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:15:48 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:15:48 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:15:48 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:15:49 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:15:49 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:15:49 : 4
MIG: 12:15:49 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:15:49 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:15:49 : ON
MIG: 12:15:49 :  Valid Param: DDR3_DEBUG_PORT ==> ON
MIG: 12:15:49 : ON
MIG: 12:15:49 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:15:49 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 12:15:49 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 12:15:49 : NOBUF
MIG: 12:15:49 : NONE
MIG: 12:15:49 : 
MIG: 12:15:49 : Same Interface
MIG: 12:15:50 : xml_input_file: mig_b.prj
MIG: 12:15:50 : Absolute path of xml_input_file: e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test04_DDR3_mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 12:15:50 : In updateAllModelParams
MIG: 12:15:50 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 12:15:50 : ERR:     <Version>4.0</Version> <==>     <Version>4.1</Version> 
MIG: 12:15:50 : ################# RUNNING MIG BATCH ###################
MIG: 12:15:50 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test04_DDR3_mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 12:15:50 : synp_flow:  -- synthesis_mode: Other
MIG: 12:15:50 : outputDirectory: e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test04_DDR3_mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 12:15:50 : vivado_mode: xpg_pa
MIG: 12:15:50 :  locked false  
MIG: 12:15:50 : HDL Language: Verilog
MIG: 12:15:50 : compInfo: true
MIG: 12:15:50 : Vivado Options xc7a35t ftg256 -1
MIG: 12:15:50 : 1: xc7a35t 2: ftg256 3: -1
MIG: 12:15:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:15:50 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 12:15:50 : I am in catch area
MIG: 12:15:50 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test04_DDR3_mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test04_DDR3_mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 12:16:00 : XML_INPUT_FILE: e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test04_DDR3_mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 12:16:00 : Component_Name: mig_7series_0
MIG: 12:16:00 : Moving mig_7series_0 ...
MIG: 12:16:00 : Moving mig_7series_0.veo ...
MIG: 12:16:00 : Moving mig_7series_0_xmdf.tcl ...
MIG: 12:16:00 : XGUI hdlLanguage: Verilog
MIG: 12:16:00 : xgui vivado_mode: xpg_pa
MIG: 12:16:00 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:16:00 : Reading E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test04_DDR3_mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 12:16:02 : 
MIG: 12:16:02 : Inside fn mem: DDR3
MIG: 12:16:02 : detect_uiclk: 100000000
MIG: 12:16:02 : cntrl:  memtype: DDR3
MIG: 12:16:02 : 
MIG: 12:16:02 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 12:16:02 : 
MIG: 12:16:02 : 
MIG: 12:16:02 : 
MIG: 12:16:02 : 
MIG: 12:16:02 :  polarity_value: 1
MIG: 12:16:02 : 
MIG: 12:16:02 : 
MIG: 12:16:02 : cntrl:  memtype: DDR3
MIG: 12:16:02 : 
MIG: 12:16:02 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:16:02 : 
MIG: 12:16:02 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:16:02 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:16:02 : 
MIG: 12:16:02 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:16:02 : 
MIG: 12:16:02 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:16:02 : 
MIG: 12:16:02 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:16:02 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:16:02 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 12:16:02 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:16:02 : 
MIG: 12:16:02 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 12:16:02 : 
MIG: 12:16:02 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 12:16:02 : 
MIG: 12:16:02 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 12:16:02 : 
MIG: 12:16:02 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 12:16:02 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:16:02 : 
MIG: 12:16:02 :  Valid Param: ECC ==> OFF
MIG: 12:16:02 : 
MIG: 12:16:02 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 12:16:02 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:16:02 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:16:02 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:16:02 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:16:02 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:16:02 : 
MIG: 12:16:02 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:16:02 : 
MIG: 12:16:02 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 12:16:02 : 
MIG: 12:16:02 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 12:16:02 : 
MIG: 12:16:02 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 12:16:02 : 
MIG: 12:16:02 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:16:02 : 
MIG: 12:16:02 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:16:02 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:16:02 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 12:16:02 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 12:16:02 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 12:16:02 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 12:16:02 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:16:02 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:16:02 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:16:02 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:16:02 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:16:02 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:16:02 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 12:16:02 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 12:16:02 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:16:02 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:16:02 : 
MIG: 12:16:02 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:16:02 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:16:02 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:16:02 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:16:02 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:16:02 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:16:02 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 12:16:02 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 12:16:02 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:16:02 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:16:02 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:16:02 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 12:16:02 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 12:16:02 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:16:02 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 12:16:02 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 12:16:02 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:16:02 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 12:16:02 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 12:16:02 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:16:02 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 12:16:02 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 12:16:02 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 12:16:02 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:16:02 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:16:02 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:16:02 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:16:02 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:16:02 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:16:02 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:16:02 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 12:16:02 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:16:02 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:16:02 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:16:02 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0011
MIG: 12:16:02 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 12:16:02 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 12:16:03 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:16:03 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:16:03 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FF_FFF_3FE_3FE
MIG: 12:16:03 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 12:16:03 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:16:03 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 12:16:03 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_034_037_036_033_029_031_032_030_035_038_027_028_039_026
MIG: 12:16:03 :  Invalid Param: DDR3_BANK_MAP ==> 36'h02B_02A_025
MIG: 12:16:03 :  Invalid Param: DDR3_CAS_MAP ==> 12'h023
MIG: 12:16:03 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:16:03 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_021
MIG: 12:16:03 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_020
MIG: 12:16:03 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 12:16:03 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:16:03 :  Invalid Param: DDR3_RAS_MAP ==> 12'h024
MIG: 12:16:03 :  Invalid Param: DDR3_WE_MAP ==> 12'h022
MIG: 12:16:03 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01
MIG: 12:16:03 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h017_012_018_019_016_013_014_011
MIG: 12:16:03 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h006_005_007_001_003_004_002_008
MIG: 12:16:03 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:16:03 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:16:03 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:16:03 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:16:03 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:16:03 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:16:03 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:16:03 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:16:03 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:16:03 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:16:03 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:16:03 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:16:03 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:16:03 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:16:03 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:16:03 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:16:03 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_009_015
MIG: 12:16:03 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:16:03 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:16:03 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:16:03 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:16:03 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "OFF"
MIG: 12:16:03 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 12:16:03 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "DEFAULT"
MIG: 12:16:03 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:16:03 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:16:03 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:16:03 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:16:03 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:16:03 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:16:03 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:16:03 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:16:03 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:16:03 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:16:03 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:16:03 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:16:03 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 12:16:03 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 12:16:03 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:16:03 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:16:03 :  Invalid Param: DDR3_SYS_RST_PORT ==> "TRUE"
MIG: 12:16:03 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 12:16:03 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:16:03 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:16:03 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:16:03 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:16:03 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:16:03 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:16:03 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:16:03 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:16:03 : 
MIG: 12:16:03 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:16:03 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:16:03 : 
MIG: 12:16:03 :  Valid Param: DDR3_DEBUG_PORT ==> ON
MIG: 12:16:03 : 
MIG: 12:16:03 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:16:03 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 12:16:03 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 12:16:03 : 
MIG: 12:16:03 : 
MIG: 12:16:03 : 
MIG: 12:16:03 : Same Interface
