m255
K3
13
cModel Technology
Eadd_sub
Z0 w1383127076
Z1 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z2 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z3 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z4 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z5 dC:\Users\romac\Documents\GitHub\ArchOrd-Labos\Lab_6-MulticycleNiosII\modelsim
Z6 8C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/add_sub.vhd
Z7 FC:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/add_sub.vhd
l0
L6
V>fFT0PabV[aP0>8Jb?A]U1
Z8 OV;C;10.1d;51
32
Z9 !s108 1384867306.144000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-O0|C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/add_sub.vhd|
Z11 !s107 C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/add_sub.vhd|
Z12 o-work work -2002 -explicit -O0
Z13 tExplicit 1
!s100 fXJAg2PIEEl1C3Re:^9A^1
!i10b 1
Asynth
R1
R2
R3
R4
DEx4 work 7 add_sub 0 22 >fFT0PabV[aP0>8Jb?A]U1
l20
L17
VkKl>DCkaDLWEzFUW0S`oQ1
R8
32
R9
R10
R11
R12
R13
!s100 kM`nBdnTe:P08Z5Hc`F3Q3
!i10b 1
Ealu
Z14 w1383127076
R3
R4
R5
Z15 8C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/ALU.vhd
Z16 FC:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/ALU.vhd
l0
L24
V5OI0bHE@b]MgRc9gdh;hA2
R8
32
Z17 !s108 1384867306.082000
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|-O0|C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/ALU.vhd|
Z19 !s107 C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/ALU.vhd|
R12
R13
!s100 D^fV?fi8^^WW0kS@Rnmmg0
!i10b 1
Abdf_type
R3
R4
DEx4 work 3 alu 0 22 5OI0bHE@b]MgRc9gdh;hA2
l91
L34
VaBiD:K[ZaO=W@896V91[j2
R8
32
R17
R18
R19
R12
R13
!s100 NWQbFzc2[;5O48l1[igJ11
!i10b 1
Ebuttons
R14
R1
R2
R3
R4
R5
Z20 8C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/buttons.vhd
Z21 FC:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/buttons.vhd
l0
L6
V>ahW5lPF02Za:l2U;aT0j2
R8
32
Z22 !s108 1384867305.988000
Z23 !s90 -reportprogress|300|-work|work|-2002|-explicit|-O0|C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/buttons.vhd|
Z24 !s107 C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/buttons.vhd|
R12
R13
!s100 0;5h:o<?O?hD9DAD9cN4n2
!i10b 1
Asynth
R1
R2
R3
R4
DEx4 work 7 buttons 0 22 >ahW5lPF02Za:l2U;aT0j2
l32
L23
VE6R[IM7No4zZ:QhoQ3KPW0
R8
32
R22
R23
R24
R12
R13
!s100 XdPeUf4h0Fe^`BdBdfbAP0
!i10b 1
Pcheck_functions
Z25 DPx4 ieee 16 std_logic_textio 0 22 ?Il0a149GV276[?[UMDWh2
R2
R1
R3
R4
Z26 w1384877417
R5
Z27 8../testbench/check_functions.vhd
Z28 F../testbench/check_functions.vhd
l0
L7
VD^e=0]0ZiP3`3Z1jBVcjS3
R8
31
b1
Z29 !s108 1384878266.225000
Z30 !s90 -reportprogress|300|-93|../testbench/check_functions.vhd|
Z31 !s107 ../testbench/check_functions.vhd|
Z32 o-93 -O0
R13
!s100 ;>GE44VQDhZCm:;[Cfm>l3
!i10b 1
Bbody
Z33 DPx4 work 15 check_functions 0 22 D^e=0]0ZiP3`3Z1jBVcjS3
R25
R2
R1
R3
R4
l0
L45
VGS6jVHGSH62_KAA8H<Re=3
!s100 LT]nD9<kcFYKfY5hHZijk2
R8
31
R29
R30
R31
R32
R13
nbody
!i10b 1
Ecomparator
R14
R1
R2
R3
R4
R5
Z34 8C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/comparator.vhd
Z35 FC:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/comparator.vhd
l0
L6
VA;gcE`eGo<^aXE7g[GKi31
R8
32
Z36 !s108 1384867305.786000
Z37 !s90 -reportprogress|300|-work|work|-2002|-explicit|-O0|C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/comparator.vhd|
Z38 !s107 C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/comparator.vhd|
R12
R13
!s100 W^ZKOV3JiLBbgHeZLOASA0
!i10b 1
Asynth
R1
R2
R3
R4
DEx4 work 10 comparator 0 22 A;gcE`eGo<^aXE7g[GKi31
l19
L18
V7>_e@;^kPLoVno1KWNbm`3
R8
32
R36
R37
R38
R12
R13
!s100 Qnj?m3HGWN95SjP18VI4J2
!i10b 1
Econtroller
Z39 w1384878213
R1
R2
R3
R4
R5
Z40 8../vhdl/controller.vhd
Z41 F../vhdl/controller.vhd
l0
L6
VA;1ie:M`BaBmNRV6nghn73
R8
31
Z42 !s108 1384878266.147000
Z43 !s90 -reportprogress|300|-93|../vhdl/controller.vhd|
Z44 !s107 ../vhdl/controller.vhd|
R32
R13
!s100 ]TOUe6B1XgnDG<CIm5?T;0
!i10b 1
Asynth
R1
R2
R3
R4
DEx4 work 10 controller 0 22 A;1ie:M`BaBmNRV6nghn73
l44
L41
V9Peldz?o4_aBNAQcaB04c1
R8
31
R42
R43
R44
R32
R13
!s100 L?gzMmfO4@iLX2LbRaoAV0
!i10b 1
Ecpu
R14
R3
R4
R5
Z45 8C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/CPU.vhd
Z46 FC:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/CPU.vhd
l0
L23
VPA]CL:3C@EDPH@c3ZLnfO1
R8
32
Z47 !s108 1384867305.567000
Z48 !s90 -reportprogress|300|-work|work|-2002|-explicit|-O0|C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/CPU.vhd|
Z49 !s107 C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/CPU.vhd|
R12
R13
!s100 PTCCiUEUNl]b9R7K^V29O2
!i10b 1
Abdf_type
R3
R4
DEx4 work 3 cpu 0 22 PA]CL:3C@EDPH@c3ZLnfO1
l167
L36
VFWLG=Fj`W:a52AzORD^>T0
R8
32
R47
R48
R49
R12
R13
!s100 JHJGl9e6:MmNSL9_39NKE0
!i10b 1
Edecoder
R14
R2
R1
R3
R4
R5
Z50 8C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/decoder.vhd
Z51 FC:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/decoder.vhd
l0
L5
VFanG0QcdQHh=ooDz7kaI;1
R8
32
Z52 !s108 1384867305.427000
Z53 !s90 -reportprogress|300|-work|work|-2002|-explicit|-O0|C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/decoder.vhd|
Z54 !s107 C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/decoder.vhd|
R12
R13
!s100 OPL7WEk`fAa0d<9ZnK]m83
!i10b 1
Asynth
R2
R1
R3
R4
DEx4 work 7 decoder 0 22 FanG0QcdQHh=ooDz7kaI;1
l16
L15
VKT94elQG:mXo5h3W0RScY3
R8
32
R52
R53
R54
R12
R13
!s100 c=SML6l:?E?eBPCO=IeG51
!i10b 1
Eextend
Z55 w1383129870
R1
R2
R3
R4
R5
Z56 8../vhdl/extend.vhd
Z57 F../vhdl/extend.vhd
l0
L6
Vk;P>N>M=R6zYTH57T9A3D0
R8
31
Z58 !s108 1384868271.529000
Z59 !s90 -reportprogress|300|-93|../vhdl/extend.vhd|
Z60 !s107 ../vhdl/extend.vhd|
R32
R13
!s100 ;TBM?o4j@NTIojK6k[K]a2
!i10b 1
Asynth
R1
R2
R3
R4
DEx4 work 6 extend 0 22 k;P>N>M=R6zYTH57T9A3D0
l15
L14
V9YCLJKT>Kc85=>6IzPSNi0
R8
31
R58
R59
R60
R32
R13
!s100 D;0ODP]N49DR`U:3fc?=L0
!i10b 1
Efpga4u
R14
R3
R4
R5
Z61 8C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/FPGA4U.vhd
Z62 FC:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/FPGA4U.vhd
l0
L24
V4nz`ozF`cPfokk^Y1fkfW3
R8
32
Z63 !s108 1384867305.208000
Z64 !s90 -reportprogress|300|-work|work|-2002|-explicit|-O0|C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/FPGA4U.vhd|
Z65 !s107 C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/FPGA4U.vhd|
R12
R13
!s100 AAUIA;H0HIVV`<KocH3T93
!i10b 1
Abdf_type
R3
R4
Z66 DEx4 work 6 fpga4u 0 22 4nz`ozF`cPfokk^Y1fkfW3
l113
L34
Vj_?XafJVzMGbGWlC7mTF]2
R8
32
R63
R64
R65
R12
R13
!s100 j`>M4]km@9Y427CA_ZX[e3
!i10b 1
Eir
R14
R2
R1
R3
R4
R5
Z67 8../vhdl/IR.vhd
Z68 F../vhdl/IR.vhd
l0
L5
VHg`^GX1fS26b5e2^DJAAK2
R8
31
Z69 !s108 1384868218.909000
Z70 !s90 -reportprogress|300|-93|../vhdl/IR.vhd|
Z71 !s107 ../vhdl/IR.vhd|
R32
R13
!s100 F]`Wo70=T2Lo0LKL8M@G93
!i10b 1
Asynth
R2
R1
R3
R4
DEx4 work 2 ir 0 22 Hg`^GX1fS26b5e2^DJAAK2
l16
L14
Vj;PNYfCe<3^Gb7jaEQ:SC3
R8
31
R69
R70
R71
R32
R13
!s100 ]TP:bFBPkaelMGXH?1n4B1
!i10b 1
Eleds
R14
R1
R2
R3
R4
R5
Z72 8C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/LEDs.vhd
Z73 FC:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/LEDs.vhd
l0
L6
V<6?0MV0kI1XAzVSo0VkzZ0
R8
32
Z74 !s108 1384867304.990000
Z75 !s90 -reportprogress|300|-work|work|-2002|-explicit|-O0|C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/LEDs.vhd|
Z76 !s107 C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/LEDs.vhd|
R12
R13
!s100 P6[D3=V>N<S;W38:QI;n40
!i10b 1
Asynth
R1
R2
R3
R4
DEx4 work 4 leds 0 22 <6?0MV0kI1XAzVSo0VkzZ0
l34
L23
VCogiMJVoZ>dH2H:2SMlT<3
R8
32
R74
R75
R76
R12
R13
!s100 OClj]g9B:<bzNc=0_hW:S1
!i10b 1
Elogic_unit
R14
R3
R4
R5
Z77 8C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/logic_unit.vhd
Z78 FC:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/logic_unit.vhd
l0
L4
V_HQE`l=Mz16PL5[gzVUW?2
R8
32
Z79 !s108 1384867304.912000
Z80 !s90 -reportprogress|300|-work|work|-2002|-explicit|-O0|C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/logic_unit.vhd|
Z81 !s107 C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/logic_unit.vhd|
R12
R13
!s100 =2g@`Y9AieTh2c2EU@LHR0
!i10b 1
Asynth
R3
R4
DEx4 work 10 logic_unit 0 22 _HQE`l=Mz16PL5[gzVUW?2
l14
L13
VgQAioR=k`5jOQN>]dLWQ=1
R8
32
R79
R80
R81
R12
R13
!s100 AkP^i=YPzAG:M_b998dT80
!i10b 1
Emultiplexer
R14
R1
R2
R3
R4
R5
Z82 8C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/multiplexer.vhd
Z83 FC:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/multiplexer.vhd
l0
L6
V=H5ANXWeSicoSj64d:I5;3
R8
32
Z84 !s108 1384867304.818000
Z85 !s90 -reportprogress|300|-work|work|-2002|-explicit|-O0|C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/multiplexer.vhd|
Z86 !s107 C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/multiplexer.vhd|
R12
R13
!s100 am6PN@aLIzGXz=LdVH1h01
!i10b 1
Asynth
R1
R2
R3
R4
DEx4 work 11 multiplexer 0 22 =H5ANXWeSicoSj64d:I5;3
l18
L17
VD_XM[IIOiW]lD3k]oEG<G3
R8
32
R84
R85
R86
R12
R13
!s100 ]N_36UH<7d8>2f:b:=YHf1
!i10b 1
Emux2x16
R14
R1
R2
R3
R4
R5
Z87 8C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/mux2x16.vhd
Z88 FC:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/mux2x16.vhd
l0
L6
Vc^i_bCX6;T@Zdj8O=<@1W1
R8
32
Z89 !s108 1384867304.647000
Z90 !s90 -reportprogress|300|-work|work|-2002|-explicit|-O0|C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/mux2x16.vhd|
Z91 !s107 C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/mux2x16.vhd|
R12
R13
!s100 4VSHY4@c[=KZ:;fO1=[US3
!i10b 1
Asynth
R1
R2
R3
R4
DEx4 work 7 mux2x16 0 22 c^i_bCX6;T@Zdj8O=<@1W1
l16
L15
V7g9R=LH8MAWSgJfPV]L=L3
R8
32
R89
R90
R91
R12
R13
!s100 IEhFNZC>1hRo;;W;Q6;Kk1
!i10b 1
Emux2x32
R14
R1
R2
R3
R4
R5
Z92 8C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/mux2x32.vhd
Z93 FC:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/mux2x32.vhd
l0
L6
VC?jW<7SO]F=zCnj`2^?D01
R8
32
Z94 !s108 1384867304.553000
Z95 !s90 -reportprogress|300|-work|work|-2002|-explicit|-O0|C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/mux2x32.vhd|
Z96 !s107 C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/mux2x32.vhd|
R12
R13
!s100 YGCK>LW?dh4VdCI>TPgFS1
!i10b 1
Asynth
R1
R2
R3
R4
DEx4 work 7 mux2x32 0 22 C?jW<7SO]F=zCnj`2^?D01
l16
L15
VBADOna^IL<BK?>Ig]?F<K3
R8
32
R94
R95
R96
R12
R13
!s100 SM=FFQ9JalWmW0Azk<M?L3
!i10b 1
Emux2x5
R14
R1
R2
R3
R4
R5
Z97 8C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/mux2x5.vhd
Z98 FC:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/mux2x5.vhd
l0
L6
VZBM4o>U>iImMO>oMRV2AE3
R8
32
Z99 !s108 1384867304.725000
Z100 !s90 -reportprogress|300|-work|work|-2002|-explicit|-O0|C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/mux2x5.vhd|
Z101 !s107 C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/mux2x5.vhd|
R12
R13
!s100 f]X^zjkA^:MXDNPlN7V>a2
!i10b 1
Asynth
R1
R2
R3
R4
DEx4 work 6 mux2x5 0 22 ZBM4o>U>iImMO>oMRV2AE3
l16
L15
VQQGmbznY6WoML`b]hKf^`3
R8
32
R99
R100
R101
R12
R13
!s100 S]mJeinV1iTMjWOXXC83?0
!i10b 1
Epc
Z102 w1384871548
Z103 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
R3
R4
R5
Z104 8../vhdl/PC.vhd
Z105 F../vhdl/PC.vhd
l0
L6
VkP^I9hC_5;RjdiOE0Y2AL1
R8
31
Z106 !s108 1384871570.194000
Z107 !s90 -reportprogress|300|-93|../vhdl/PC.vhd|
Z108 !s107 ../vhdl/PC.vhd|
R32
R13
!s100 0Dg@I_aWD_EO7Ze2dj:XO0
!i10b 1
Asynth
R103
R3
R4
DEx4 work 2 pc 0 22 kP^I9hC_5;RjdiOE0Y2AL1
l22
L20
VEYOhV^NWC]Ii^UFn^MT6l2
R8
31
R106
R107
R108
R32
R13
!s100 5QXKXmJPo6z[ezcDJ;l1b1
!i10b 1
Eram
R14
R2
R1
R3
R4
R5
Z109 8C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/RAM.vhd
Z110 FC:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/RAM.vhd
l0
L5
V4?9YAD>L3mJIc=Lm0C5P20
R8
32
Z111 !s108 1384867304.366000
Z112 !s90 -reportprogress|300|-work|work|-2002|-explicit|-O0|C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/RAM.vhd|
Z113 !s107 C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/RAM.vhd|
R12
R13
!s100 EXkfmkY`c3:oKnMDi`ngR2
!i10b 1
Asynth
R2
R1
R3
R4
DEx4 work 3 ram 0 22 4?9YAD>L3mJIc=Lm0C5P20
l23
L16
VAle[kCGjQ[fN9GTBJic@21
R8
32
R111
R112
R113
R12
R13
!s100 W:a7oB[DgDj?30^R4UB;K0
!i10b 1
Eregister_file
R14
R2
R1
R3
R4
R5
Z114 8C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/register_file.vhd
Z115 FC:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/register_file.vhd
l0
L5
VKC<JZhD=0BE;zZfn<R_=g2
R8
32
Z116 !s108 1384867304.257000
Z117 !s90 -reportprogress|300|-work|work|-2002|-explicit|-O0|C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/register_file.vhd|
Z118 !s107 C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/register_file.vhd|
R12
R13
!s100 4lgA6kaMRKJz6T9beKn<o0
!i10b 1
Asynth
R2
R1
R3
R4
DEx4 work 13 register_file 0 22 KC<JZhD=0BE;zZfn<R_=g2
l22
L18
VY6^>QZM_<^:8ZD`_MQk;O0
R8
32
R116
R117
R118
R12
R13
!s100 NlH6h8<jjPFF`g[Hf3X2A3
!i10b 1
Erom
R14
R2
R1
R3
R4
R5
Z119 8C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/ROM.vhd
Z120 FC:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/ROM.vhd
l0
L5
VIZK8WIBb6W5=hliE;WY7z3
R8
32
Z121 !s108 1384867304.163000
Z122 !s90 -reportprogress|300|-work|work|-2002|-explicit|-O0|C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/ROM.vhd|
Z123 !s107 C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/ROM.vhd|
R12
R13
!s100 V8YPZeA;YcDh0VH`n]QoJ2
!i10b 1
Asynth
R2
R1
R3
R4
DEx4 work 3 rom 0 22 IZK8WIBb6W5=hliE;WY7z3
l28
L14
VlHbALj]@UNfgBCI5=Y>Qi2
R8
32
R121
R122
R123
R12
R13
!s100 fWnmmaK_JR^S;>`5JD85@1
!i10b 1
Erom_block
R14
R3
R4
R5
Z124 8C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/ROM_Block.vhd
Z125 FC:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/ROM_Block.vhd
l0
L42
VYVYZmzO`FGR9e7IYG>cfX2
R8
32
Z126 !s108 1384867304.070000
Z127 !s90 -reportprogress|300|-work|work|-2002|-explicit|-O0|C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/ROM_Block.vhd|
Z128 !s107 C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/ROM_Block.vhd|
R12
R13
!s100 ?hV[j4f]VOPA4i_JAO[d51
!i10b 1
Asyn
R3
R4
DEx4 work 9 rom_block 0 22 YVYZmzO`FGR9e7IYG>cfX2
l82
L52
VG^A1]Eb@@^bjBeNTWAPhV0
R8
32
R126
R127
R128
R12
R13
!s100 48_?H=E[f_SI[@oRdO61^2
!i10b 1
Eshift_unit
R14
R1
R2
R3
R4
R5
Z129 8C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/shift_unit.vhd
Z130 FC:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/shift_unit.vhd
l0
L6
Vg^[GK44Q1H<Q]meoSD6D<3
R8
32
Z131 !s108 1384867303.976000
Z132 !s90 -reportprogress|300|-work|work|-2002|-explicit|-O0|C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/shift_unit.vhd|
Z133 !s107 C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/vhdl/shift_unit.vhd|
R12
R13
!s100 hY6n8]5nL=P?E8OIHnYL>0
!i10b 1
Asynth
R1
R2
R3
R4
DEx4 work 10 shift_unit 0 22 g^[GK44Q1H<Q]meoSD6D<3
l17
L15
V8AI`c[M4KG_KKghhWV5fB0
R8
32
R131
R132
R133
R12
R13
!s100 ^kl:4NYiPVzQ?QhOk:5fH3
!i10b 1
Etb_controller
R26
R33
R25
R1
R2
R3
R4
R5
Z134 8../testbench/tb_Controller.vhd
Z135 F../testbench/tb_Controller.vhd
l0
L9
Vc]<8K_CL]h:@e9BFM>mkC0
!s100 _e8HjUL0m@eG_1TAZDnJ80
R8
31
!i10b 1
Z136 !s108 1384878266.319000
Z137 !s90 -reportprogress|300|-93|../testbench/tb_Controller.vhd|
Z138 !s107 ../testbench/tb_Controller.vhd|
R32
R13
Atestbench
R33
R25
R1
R2
R3
R4
Z139 DEx4 work 13 tb_controller 0 22 c]<8K_CL]h:@e9BFM>mkC0
l95
L15
Z140 VFXNg]n`DP`g4jH?LPQcDE0
Z141 !s100 c0YJ`4_<Q5n?5DhTS`Ho>3
R8
31
!i10b 1
R136
R137
R138
R32
R13
Etb_extend
R14
R33
R25
R1
R2
R3
R4
R5
Z142 8../testbench/tb_Extend.vhd
Z143 F../testbench/tb_Extend.vhd
l0
L10
Vze7Ng`WSR4nI2Ib:g6FK<0
R8
31
Z144 !s108 1384868271.732000
Z145 !s90 -reportprogress|300|-93|../testbench/tb_Extend.vhd|
Z146 !s107 ../testbench/tb_Extend.vhd|
R32
R13
!s100 W;0eg325k9?3[<zH=e9QM2
!i10b 1
Atestbench
R33
R25
R1
R2
R3
R4
DEx4 work 9 tb_extend 0 22 ze7Ng`WSR4nI2Ib:g6FK<0
l33
L12
VkUWF_A6g0ceKIhNneX]nQ3
R8
31
R144
R145
R146
R32
R13
!s100 BBV?GXQild6LZH65lQLc80
!i10b 1
Etb_fpga4u
R14
R1
R2
R3
R4
R5
Z147 8C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/testbench/tb_FPGA4U.vhd
Z148 FC:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/testbench/tb_FPGA4U.vhd
l0
L6
VUoeiHbOTV=fUeBoKDc>Ul3
R8
32
Z149 !s108 1384867303.633000
Z150 !s90 -reportprogress|300|-work|work|-2002|-explicit|-O0|C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/testbench/tb_FPGA4U.vhd|
Z151 !s107 C:/Users/romac/Documents/GitHub/ArchOrd-Labos/Lab_6-MulticycleNiosII/testbench/tb_FPGA4U.vhd|
R12
R13
!s100 OR`@3Efl3j57F=dz>ObUf3
!i10b 1
Atestbench
R66
R1
R2
R3
R4
DEx4 work 9 tb_fpga4u 0 22 UoeiHbOTV=fUeBoKDc>Ul3
l16
L8
Vd>ejQla<zJ9Ak`NIM5DN82
R8
32
R149
R150
R151
R12
R13
!s100 ^DL:@?fRUzTgVJXLEUV=P1
!i10b 1
Etb_ir
R14
R33
R25
R1
R2
R3
R4
R5
Z152 8../testbench/tb_IR.vhd
Z153 F../testbench/tb_IR.vhd
l0
L10
VUl@^B`BPIa?z3fjEmnTC@3
R8
31
Z154 !s108 1384868219.096000
Z155 !s90 -reportprogress|300|-93|../testbench/tb_IR.vhd|
Z156 !s107 ../testbench/tb_IR.vhd|
R32
R13
!s100 E@ZGAW6]SPY<C^T7<2@E21
!i10b 1
Atestbench
R33
R25
R1
R2
R3
R4
DEx4 work 5 tb_ir 0 22 Ul@^B`BPIa?z3fjEmnTC@3
l34
L12
V^Y3RO7Y5E=Znz4j;_jKON1
R8
31
R154
R155
R156
R32
R13
!s100 ^77<]Ra@lRYHUm=`;1KFY0
!i10b 1
Etb_pc
R14
R33
R25
R1
R2
R3
R4
R5
Z157 8../testbench/tb_PC.vhd
Z158 F../testbench/tb_PC.vhd
l0
L10
V]JzXJHPAJDMl1kJbHn=WA2
R8
31
Z159 !s108 1384871570.428000
Z160 !s90 -reportprogress|300|-93|../testbench/tb_PC.vhd|
Z161 !s107 ../testbench/tb_PC.vhd|
R32
R13
!s100 d1e^N7XPXUI=18L6AC2N`2
!i10b 1
Atestbench
R33
R25
R1
R2
R3
R4
DEx4 work 5 tb_pc 0 22 ]JzXJHPAJDMl1kJbHn=WA2
l43
L12
VMXV[JjnG^>IJj4FjLDS]W3
R8
31
R159
R160
R161
R32
R13
!s100 iJ9hH>mXHKf2Yh@lOHKa22
!i10b 1
