Running: D:\PROGRAM\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe --nodebug --prj mips.prj -o mips.exe mipsAutoTest 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:\Users\86135\Desktop\CO_blogs\BUAA-CO-2020-master\P4\测试脚本文件\ALU.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\CO_blogs\BUAA-CO-2020-master\P4\测试脚本文件\ctroller.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\CO_blogs\BUAA-CO-2020-master\P4\测试脚本文件\DM.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\CO_blogs\BUAA-CO-2020-master\P4\测试脚本文件\EXT.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\CO_blogs\BUAA-CO-2020-master\P4\测试脚本文件\grf.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\CO_blogs\BUAA-CO-2020-master\P4\测试脚本文件\IFU.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\CO_blogs\BUAA-CO-2020-master\P4\测试脚本文件\IM.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\CO_blogs\BUAA-CO-2020-master\P4\测试脚本文件\mips.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\CO_blogs\BUAA-CO-2020-master\P4\测试脚本文件\mipsAutoTest.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\CO_blogs\BUAA-CO-2020-master\P4\测试脚本文件\mips_tb.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\CO_blogs\BUAA-CO-2020-master\P4\测试脚本文件\MUX.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\CO_blogs\BUAA-CO-2020-master\P4\测试脚本文件\PC.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\CO_blogs\BUAA-CO-2020-master\P4\测试脚本文件\pcCalc.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\CO_blogs\BUAA-CO-2020-master\P4\测试脚本文件\spliter.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module PC
Compiling module im
Compiling module pcCalc
Compiling module writeASel
Compiling module GRF
Compiling module EXT
Compiling module aluDSel
Compiling module ALU
Compiling module DM
Compiling module writeDSel
Compiling module spliter
Compiling module ctroller
Compiling module mips
Compiling module mipsAutoTest
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 14 Verilog Units
Built simulation executable mips.exe
Fuse Memory Usage: 28424 KB
Fuse CPU Usage: 499 ms
