m255
K4
z2
!s99 nomlopt
!s11f vlog 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dA:/intelFPGA_lite/21.1
T_opt
!s110 1670000294
VzJ2Fz`Z24jMKj^Oa^:^?[1
04 7 4 work MIPS_tb fast 0
=1-089798a8a1bd-638a2ea6-135-43f4
!s124 OEM10U21 
o-quiet -auto_acc_if_foreign -work work +acc
Z0 tCvgOpt 0
n@_opt
OL;O;2021.2;73
vALU
Z1 !s110 1670000280
!i10b 1
!s100 b4cD_I@Y>CGYAl3nfh@_J1
I_5`g77;JIIe>b9VfQHVW`1
Z2 dA:/ITESO/Primer Semestre/Digitales/MIPS_UART/questaProject
w1669999724
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/ALU.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/ALU.v
!i122 0
L0 1 35
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2021.2;73
r1
!s85 0
31
Z5 !s108 1670000280.000000
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/ALU.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/ALU.v|
!i113 0
Z6 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R0
n@a@l@u
vALU_TB
R1
!i10b 1
!s100 NA71He=3cUAPD0KDS6l@62
IO__lB7Fiia[g:aBk75ZEX0
R2
w1669150257
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/ALU_TB.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/ALU_TB.v
!i122 1
Z7 L0 1 31
R3
R4
r1
!s85 0
31
R5
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/ALU_TB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/ALU_TB.v|
!i113 0
R6
R0
n@a@l@u_@t@b
vALUDecoder
R1
!i10b 1
!s100 ]WT7gADTOFmkMb9A_97_H1
I?CQBh;9ITS3`^A:H4=I]M3
R2
w1669004847
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/ALUDecoder.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/ALUDecoder.v
!i122 2
L0 1 51
R3
R4
r1
!s85 0
31
R5
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/ALUDecoder.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/ALUDecoder.v|
!i113 0
R6
R0
n@a@l@u@decoder
vascii_2_7_seg
R1
!i10b 1
!s100 _ed8?ZEQ]e[@M32C?YL5;3
ImLl6=C^NcQXnUbPQdj<dk2
R2
w1666141668
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/ascii_2_7_seg.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/ascii_2_7_seg.v
!i122 3
L0 5 51
R3
R4
r1
!s85 0
31
R5
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/ascii_2_7_seg.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/ascii_2_7_seg.v|
!i113 0
R6
R0
vBit_Rate_Pulse
R1
!i10b 1
!s100 1MkZRINCR1dd5Md9>_LKZ3
II?j9<^fe2=Dbi7`h63MQO3
R2
w1669675016
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Bit_Rate_Pulse.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Bit_Rate_Pulse.v
!i122 4
L0 6 30
R3
R4
r1
!s85 0
31
R5
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Bit_Rate_Pulse.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Bit_Rate_Pulse.v|
!i113 0
R6
R0
n@bit_@rate_@pulse
vcontrolUnit
Z8 !s110 1670000281
!i10b 1
!s100 NfW4M215nc<g=3]Tz8d;c0
I1?m;51P8o01[UCUo>7Hdk2
R2
w1669999582
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/controlUnit.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/controlUnit.v
!i122 5
L0 1 447
R3
R4
r1
!s85 0
31
R5
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/controlUnit.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/controlUnit.v|
!i113 0
R6
R0
ncontrol@unit
vCounter_Param
R8
!i10b 1
!s100 ;4VUcZi;d_eP>OzBaO`eH0
IJ>jNe1Bz3SYjYQKeI<d@d3
R2
w1669586249
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Counter_Param.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Counter_Param.v
!i122 6
L0 5 19
R3
R4
r1
!s85 0
31
Z9 !s108 1670000281.000000
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Counter_Param.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Counter_Param.v|
!i113 0
R6
R0
n@counter_@param
vDebouncer
R8
!i10b 1
!s100 X0TBEzZVdonCZT^z<flOA1
I`@Qzh2_N5:m?PXNicz_>O3
R2
w1669862022
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/deboncer.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/deboncer.v
!i122 7
L0 5 34
R3
R4
r1
!s85 0
31
R9
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/deboncer.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/deboncer.v|
!i113 0
R6
R0
n@debouncer
vdecoder_bin_hex_7seg
R8
!i10b 1
!s100 L9aUKzB^O>RP=fO;CKN^d3
I[T6>E[Mn@0@@oOAH@CV093
R2
w1669586243
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/decoder_bin_hex_7seg.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/decoder_bin_hex_7seg.v
!i122 8
L0 6 57
R3
R4
r1
!s85 0
31
R9
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/decoder_bin_hex_7seg.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/decoder_bin_hex_7seg.v|
!i113 0
R6
R0
vDelayer
R8
!i10b 1
!s100 A1?M];kL9f4W6[f^z5IA23
II_cfM=hMKaCJ2OFbW66C53
R2
w1669862518
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Delayer.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Delayer.v
!i122 9
L0 6 29
R3
R4
r1
!s85 0
31
R9
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Delayer.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Delayer.v|
!i113 0
R6
R0
n@delayer
vFF_D_enable
R8
!i10b 1
!s100 JTo6?C0n7ON`YGzzZ7Ub52
IZkUKV;Q=T[AMMSXD?DiC?2
R2
w1669586236
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/FF_D_enable.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/FF_D_enable.v
!i122 10
Z10 L0 5 18
R3
R4
r1
!s85 0
31
R9
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/FF_D_enable.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/FF_D_enable.v|
!i113 0
R6
R0
n@f@f_@d_enable
vFSM_Debouncer
R8
!i10b 1
!s100 PU3G?G??1[0_GGgV;eU9=1
IDT1k?0WnEij73;HJ[n0:G0
R2
w1669862431
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/FSM_Debouncer.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/FSM_Debouncer.v
!i122 11
L0 5 47
R3
R4
r1
!s85 0
31
R9
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/FSM_Debouncer.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/FSM_Debouncer.v|
!i113 0
R6
R0
n@f@s@m_@debouncer
vFSM_UART_Rx
R8
!i10b 1
!s100 ?QX=B6XngaBhWWCJ9iGB;2
I>GD?nLUa8QC4S]RV1g6gJ1
R2
w1669586231
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/FSM_UART_Rx.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/FSM_UART_Rx.v
!i122 12
L0 6 124
R3
R4
r1
!s85 0
31
R9
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/FSM_UART_Rx.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/FSM_UART_Rx.v|
!i113 0
R6
R0
n@f@s@m_@u@a@r@t_@rx
vFSM_UART_Tx
R8
!i10b 1
!s100 a?_eg695=E_i@Td5K=hh03
I[AZL<2RAo>QZ_gB1C?CLo0
R2
w1669581441
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/FSM_UART_Tx.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/FSM_UART_Tx.v
!i122 13
L0 1 167
R3
R4
r1
!s85 0
31
R9
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/FSM_UART_Tx.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/FSM_UART_Tx.v|
!i113 0
R6
R0
n@f@s@m_@u@a@r@t_@tx
vHeard_Bit
R8
!i10b 1
!s100 jA:GDITn@aE_E1zTMlXUk2
Ifbi8gA87D7k=J;BA]R6W30
R2
w1669586222
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Heard_Bit.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Heard_Bit.v
!i122 14
L0 7 50
R3
R4
r1
!s85 0
31
R9
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Heard_Bit.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Heard_Bit.v|
!i113 0
R6
R0
n@heard_@bit
vInstructionData_Memory
R8
!i10b 1
!s100 iO5HKfbJzOQ4Y3jfmoHMl1
ID_`Okg7V4C9aVkYVGhJ3X1
R2
w1669861528
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/InstructionData_Memory.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/InstructionData_Memory.v
!i122 15
L0 3 26
R3
R4
r1
!s85 0
31
R9
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/InstructionData_Memory.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/InstructionData_Memory.v|
!i113 0
R6
R0
n@instruction@data_@memory
vMIPS
R8
!i10b 1
!s100 @]]NQNV_lg4=maYB`A^En1
IomP`mN[:z@Rgemnd2dH<T0
R2
w1669999499
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/MIPS.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/MIPS.v
!i122 16
L0 1 235
R3
R4
r1
!s85 0
31
R9
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/MIPS.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/MIPS.v|
!i113 0
R6
R0
n@m@i@p@s
vMIPS_tb
R8
!i10b 1
!s100 :IGH`o7Mg96GF5h@V8dHF1
Iz8dAdi5TaZ3LgmHma;6Zc3
R2
w1669685211
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/MIPS_tb.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/MIPS_tb.v
!i122 17
Z11 L0 1 26
R3
R4
r1
!s85 0
31
R9
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/MIPS_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/MIPS_tb.v|
!i113 0
R6
R0
n@m@i@p@s_tb
vMIPS_UART
Z12 !s110 1670000282
!i10b 1
!s100 zYRVNXfl`Ji@[6ZVHKoK=2
ILzR]CZzG9QYgWL`X1IDj?0
R2
w1669999786
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/MIPS_UART.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/MIPS_UART.v
!i122 18
L0 1 59
R3
R4
r1
!s85 0
31
R9
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/MIPS_UART.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/MIPS_UART.v|
!i113 0
R6
R0
n@m@i@p@s_@u@a@r@t
vMIPS_UART_TB
R12
!i10b 1
!s100 g;H:WhARCj6>EkD0M__iY2
ID^:;YUE@@Q;Pia;bojGcT3
R2
w1669586317
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/MIPS_UART_TB.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/MIPS_UART_TB.v
!i122 19
R11
R3
R4
r1
!s85 0
31
Z13 !s108 1670000282.000000
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/MIPS_UART_TB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/MIPS_UART_TB.v|
!i113 0
R6
R0
n@m@i@p@s_@u@a@r@t_@t@b
vMux_2in_1out
R12
!i10b 1
!s100 i[Mo;<`z<2FZF^LMKNl?H2
IJPD:RZio5>i<[oi68_mQG3
R2
w1669091164
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Mux_2in_1out.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Mux_2in_1out.v
!i122 20
L0 1 30
R3
R4
r1
!s85 0
31
R13
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Mux_2in_1out.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Mux_2in_1out.v|
!i113 0
R6
R0
n@mux_2in_1out
vMux_2in_1out_TB
R12
!i10b 1
!s100 BzPIRO2MKA]^H3>a5nRzU2
IX_?3`EV?fZ>`e:kZkS6:d2
R2
w1669078592
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Mux_2in_1out_TB.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Mux_2in_1out_TB.v
!i122 21
L0 1 34
R3
R4
r1
!s85 0
31
R13
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Mux_2in_1out_TB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Mux_2in_1out_TB.v|
!i113 0
R6
R0
n@mux_2in_1out_@t@b
vMux_4in_1out
R12
!i10b 1
!s100 @GYG?Q2CzflYXMDl=kRRL3
I1U8B2kM[Z@S3<G[>P?j`Q0
R2
w1669089085
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Mux_4in_1out.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Mux_4in_1out.v
!i122 22
R7
R3
R4
r1
!s85 0
31
R13
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Mux_4in_1out.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Mux_4in_1out.v|
!i113 0
R6
R0
n@mux_4in_1out
vMux_4in_1out_TB
R12
!i10b 1
!s100 bEGN[IDRT][OFMePS1QBN2
I]KEao8[SXZBoEG>fX;=182
R2
w1669078782
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Mux_4in_1out_TB.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Mux_4in_1out_TB.v
!i122 23
L0 1 38
R3
R4
r1
!s85 0
31
R13
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Mux_4in_1out_TB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Mux_4in_1out_TB.v|
!i113 0
R6
R0
n@mux_4in_1out_@t@b
vMux_Tx
R12
!i10b 1
!s100 NMQcZT28c=1zTQRdPHhj40
IDEMK>E<Hi7JXHHzSccaK32
R2
w1666583221
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Mux_Tx.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Mux_Tx.v
!i122 24
L0 1 33
R3
R4
r1
!s85 0
31
R13
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Mux_Tx.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Mux_Tx.v|
!i113 0
R6
R0
n@mux_@tx
vparity
R12
!i10b 1
!s100 JK9cVSRV2cM6aN5MVIj?^1
IB^kFn81SZ:A7a:>A5Hcf[0
R2
w1666583298
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/parity.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/parity.v
!i122 25
L0 2 25
R3
R4
r1
!s85 0
31
R13
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/parity.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/parity.v|
!i113 0
R6
R0
vprogramCounter
R12
!i10b 1
!s100 JXdZ7__1S2K@F_EMaTnP;2
I9U08Shb>LU1JWM^N1b64[2
R2
w1669999675
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/programCounter.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/programCounter.v
!i122 26
L0 1 23
R3
R4
r1
!s85 0
31
R13
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/programCounter.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/programCounter.v|
!i113 0
R6
R0
nprogram@counter
vReg_Param
R12
!i10b 1
!s100 oTE6=ci6<WUgG>@Y<O?Sc0
IOnC^Unf]0a^;G=@Q5D6ac3
R2
w1596561180
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Reg_Param.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Reg_Param.v
!i122 27
R10
R3
R4
r1
!s85 0
31
R13
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Reg_Param.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Reg_Param.v|
!i113 0
R6
R0
n@reg_@param
vregister
R12
!i10b 1
!s100 zZ`d?<dmZb>3a28E18Ff71
IKJ=CQE@JNc>:2Y_>nEfAG1
R2
w1669083431
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/register.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/register.v
!i122 28
L0 1 24
R3
R4
r1
!s85 0
31
R13
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/register.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/register.v|
!i113 0
R6
R0
vRegisterFile
R12
!i10b 1
!s100 Tj4E?;W;z^UB]B9ERUP502
I5FzV[>G1K@kZZDPWJJ3Wf1
R2
w1669999650
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/RegisterFile.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/RegisterFile.v
!i122 29
L0 1 29
R3
R4
r1
!s85 0
31
R13
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/RegisterFile.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/RegisterFile.v|
!i113 0
R6
R0
n@register@file
vShift_Register_R_Param
R12
!i10b 1
!s100 E8NlJ`@8on21B94Fo^g9K3
IO[UcR`@PWof4f908299lh3
R2
w1666583126
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Shift_Register_R_Param.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Shift_Register_R_Param.v
!i122 30
L0 2 29
R3
R4
r1
!s85 0
31
R13
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Shift_Register_R_Param.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Shift_Register_R_Param.v|
!i113 0
R6
R0
n@shift_@register_@r_@param
vShift_Register_R_Param_Rx
R12
!i10b 1
!s100 GAjRFTE47RdARVW9^zHNF2
IO:cgWUV:DKV6heF:YT;i=2
R2
w1669586200
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Shift_Register_R_Param_Rx.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Shift_Register_R_Param_Rx.v
!i122 31
L0 6 17
R3
R4
r1
!s85 0
31
R13
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Shift_Register_R_Param_Rx.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/Shift_Register_R_Param_Rx.v|
!i113 0
R6
R0
n@shift_@register_@r_@param_@rx
vsignExtend
Z14 !s110 1670000283
!i10b 1
!s100 OKi[ljiW39=c4T4dHjKES1
IM[>SAgJ>X@=E:[nB5N3;C1
R2
w1669999629
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/signExtend.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/signExtend.v
!i122 32
Z15 L0 1 19
R3
R4
r1
!s85 0
31
Z16 !s108 1670000283.000000
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/signExtend.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/signExtend.v|
!i113 0
R6
R0
nsign@extend
vUART_Rx
R14
!i10b 1
!s100 0dBDI<;hOhLlh9N_KWfA30
I:5@j1Pg0?U5aWz9GdZbob0
R2
w1669586186
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/UART_Rx.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/UART_Rx.v
!i122 33
L0 1 86
R3
R4
r1
!s85 0
31
R16
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/UART_Rx.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/UART_Rx.v|
!i113 0
R6
R0
n@u@a@r@t_@rx
vUART_Tx
R14
!i10b 1
!s100 kiJ8^<nZ::=MdA9HMkZzY2
IIom^n3WH`?d@O0P<@1@gc3
R2
w1669675266
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/UART_Tx.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/UART_Tx.v
!i122 34
L0 1 149
R3
R4
r1
!s85 0
31
R16
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/UART_Tx.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/UART_Tx.v|
!i113 0
R6
R0
n@u@a@r@t_@tx
vUART_TxRx
R14
!i10b 1
!s100 ?J=RBX@nFeZaZH<hnkcn@0
Ie^8c8oojdhPV4QJX1LOVC0
R2
w1669583079
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/UART_TxRx.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/UART_TxRx.v
!i122 35
L0 1 48
R3
R4
r1
!s85 0
31
R16
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/UART_TxRx.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/UART_TxRx.v|
!i113 0
R6
R0
n@u@a@r@t_@tx@rx
vzeroExtend
R14
!i10b 1
!s100 MfgT^@O?ib^Izzilzo^UW1
I6DaUOIfzML4hf:XE?`GLQ0
R2
w1669999747
8A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/zeroExtend.v
FA:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/zeroExtend.v
!i122 36
R15
R3
R4
r1
!s85 0
31
R16
!s107 A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/zeroExtend.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|A:/ITESO/Primer Semestre/Digitales/MIPS_UART/sources/zeroExtend.v|
!i113 0
R6
R0
nzero@extend
