Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Xilinx/Projects/PCI/testdevice_isim_beh.exe" -prj "C:/Xilinx/Projects/PCI/testdevice_beh.prj" "work.testdevice" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/Projects/PCI/abanoub.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/PCI/pci (4).v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "C:/Xilinx/Projects/PCI/pci (4).v" Line 196: Target <clk> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:1016 - "C:/Xilinx/Projects/PCI/pci (4).v" Line 196: Port status is not connected to this instance
WARNING:HDLCompiler:329 - "C:/Xilinx/Projects/PCI/pci (4).v" Line 197: Target <clk> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:1016 - "C:/Xilinx/Projects/PCI/pci (4).v" Line 197: Port status is not connected to this instance
WARNING:HDLCompiler:189 - "C:/Xilinx/Projects/PCI/pci (4).v" Line 197: Size mismatch in connection of port <C_be>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Xilinx/Projects/PCI/pci (4).v" Line 196: Size mismatch in connection of port <C_be>. Formal port size is 4-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module device
Compiling module testdevice
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\testdevice_isim_beh.exe.sim\libPortability.dll".
Compiled 3 Verilog Units
Built simulation executable C:/Xilinx/Projects/PCI/testdevice_isim_beh.exe
Fuse Memory Usage: 30184 KB
Fuse CPU Usage: 358 ms
