-sourcelibext .v
-sourcelibext .sv

$XILINX_VIVADO/data/verilog/src/glbl.v

${COMMON_DIR}/sim/module/axi_crossbar_5s_1m.v
${COMMON_DIR}/sim/module/fifo_sync_blk_fwft_576x16_latency_0.v
${COMMON_DIR}/sim/module/fifo_sync_blk_fwft_576x512_latency_0.v
${COMMON_DIR}/sim/module/fifo_sync_dist_fwft_4x64_latency_0.v
${COMMON_DIR}/sim/module/fifo_sync_dist_fwft_64x16_latency_0.v
${COMMON_DIR}/sim/module/fifo_sync_dist_fwft_80x16_latency_0.v

${COMMON_DIR}/sim/bfm/axi_req_mux1.v
${COMMON_DIR}/sim/bfm/dma_engine.v
${COMMON_DIR}/sim/bfm/mem_req_mux1.v
${COMMON_DIR}/sim/bfm/round_robin_4.v
${COMMON_DIR}/sim/bfm/axi_l_master_bfm.v
${COMMON_DIR}/sim/bfm/axi_master_bfm.v
${COMMON_DIR}/sim/bfm/axi_slave_bfm.v

${COMMON_DIR}/sim/top/card_sim.v
${COMMON_DIR}/sim/top/rp_sim.v
${COMMON_DIR}/sim/top/sp_sim.v
${COMMON_DIR}/sim/top/ddr_sim.v
${COMMON_DIR}/sim/top/mem_2ports.v

