

================================================================
== Vivado HLS Report for 'linear'
================================================================
* Date:           Tue Nov 24 16:19:10 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 12.50 ns | 3.426 ns |   1.56 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     400|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|       -|    -|
|Register             |        -|      -|        -|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|        0|     400|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     2160|   2760|   663360|  331680|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|        0|   ~0   |  100|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     4320|   5520|  1326720|  663360|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|        0|   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |add_ln415_32_fu_368_p2      |     +    |      0|  0|  15|           7|           7|
    |add_ln415_33_fu_610_p2      |     +    |      0|  0|  15|           7|           7|
    |add_ln415_34_fu_852_p2      |     +    |      0|  0|  15|           7|           7|
    |add_ln415_fu_126_p2         |     +    |      0|  0|  15|           7|           7|
    |and_ln416_32_fu_388_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln416_33_fu_630_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln416_34_fu_872_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln416_fu_146_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln779_1_fu_462_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln779_2_fu_704_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln779_3_fu_946_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln779_fu_220_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln781_1_fu_476_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln781_2_fu_718_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln781_3_fu_960_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_234_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln785_1_fu_500_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln785_2_fu_742_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln785_3_fu_984_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln785_fu_258_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln786_1_fu_506_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_748_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln786_3_fu_990_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln786_4_fu_282_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln786_5_fu_524_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln786_6_fu_766_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln786_7_fu_1008_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_264_p2         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln768_32_fu_434_p2     |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln768_33_fu_676_p2     |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln768_34_fu_918_p2     |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln768_fu_192_p2        |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln879_32_fu_186_p2     |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln879_33_fu_412_p2     |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln879_34_fu_428_p2     |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln879_35_fu_654_p2     |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln879_36_fu_670_p2     |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln879_37_fu_896_p2     |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln879_38_fu_912_p2     |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln879_fu_170_p2        |   icmp   |      0|  0|   9|           3|           2|
    |or_ln340_1_fu_530_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_772_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln340_32_fu_300_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln340_33_fu_294_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln340_34_fu_542_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln340_35_fu_536_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln340_36_fu_784_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln340_37_fu_778_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln340_38_fu_1026_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_39_fu_1020_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_1014_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_288_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln785_1_fu_488_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln785_2_fu_730_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln785_3_fu_972_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_246_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln786_1_fu_512_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln786_2_fu_754_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln786_3_fu_996_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_270_p2          |    or    |      0|  0|   2|           1|           1|
    |select_ln340_1_fu_548_p3    |  select  |      0|  0|   7|           1|           6|
    |select_ln340_2_fu_790_p3    |  select  |      0|  0|   7|           1|           6|
    |select_ln340_32_fu_322_p3   |  select  |      0|  0|   7|           1|           7|
    |select_ln340_33_fu_564_p3   |  select  |      0|  0|   7|           1|           7|
    |select_ln340_34_fu_806_p3   |  select  |      0|  0|   7|           1|           7|
    |select_ln340_35_fu_1048_p3  |  select  |      0|  0|   7|           1|           7|
    |select_ln340_3_fu_1032_p3   |  select  |      0|  0|   7|           1|           6|
    |select_ln340_fu_306_p3      |  select  |      0|  0|   7|           1|           6|
    |select_ln388_1_fu_556_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln388_2_fu_798_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln388_3_fu_1040_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln388_fu_314_p3      |  select  |      0|  0|   8|           1|           8|
    |select_ln416_1_fu_468_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln416_2_fu_710_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln416_3_fu_952_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln416_fu_226_p3      |  select  |      0|  0|   2|           1|           1|
    |select_ln777_32_fu_440_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln777_33_fu_682_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln777_34_fu_924_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln777_fu_198_p3      |  select  |      0|  0|   2|           1|           1|
    |xor_ln416_62_fu_382_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_63_fu_624_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_64_fu_866_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_140_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_1_fu_456_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_2_fu_698_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_3_fu_940_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_214_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_1_fu_482_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_2_fu_724_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_32_fu_252_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_33_fu_494_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_34_fu_736_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_35_fu_978_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_3_fu_966_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_240_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_518_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_760_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_1002_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_276_p2         |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 400|         156|         224|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_ready       | out |    1| ap_ctrl_hs |     linear    | return value |
|ap_return_0    | out |    7| ap_ctrl_hs |     linear    | return value |
|ap_return_1    | out |    7| ap_ctrl_hs |     linear    | return value |
|ap_return_2    | out |    7| ap_ctrl_hs |     linear    | return value |
|ap_return_3    | out |    7| ap_ctrl_hs |     linear    | return value |
|data_0_V_read  |  in |   16|   ap_none  | data_0_V_read |    scalar    |
|data_1_V_read  |  in |   16|   ap_none  | data_1_V_read |    scalar    |
|data_2_V_read  |  in |   16|   ap_none  | data_2_V_read |    scalar    |
|data_3_V_read  |  in |   16|   ap_none  | data_3_V_read |    scalar    |
+---------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.42>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_3_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 2 'read' 'data_3_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_2_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 3 'read' 'data_2_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_1_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 4 'read' 'data_1_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_0_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 5 'read' 'data_0_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str13)" [firmware/nnet_utils/nnet_activation.h:51]   --->   Operation 6 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_activation.h:52]   --->   Operation 7 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str13, i32 %tmp)" [firmware/nnet_utils/nnet_activation.h:53]   --->   Operation 8 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_257 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_0_V_read_4, i32 15)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 9 'bitselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_0_V_read_4, i32 5, i32 11)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 10 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_258 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_0_V_read_4, i32 11)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 11 'bitselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_259 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_0_V_read_4, i32 4)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 12 'bitselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_259 to i7" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 13 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.20ns)   --->   "%add_ln415 = add i7 %zext_ln415, %trunc_ln" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 14 'add' 'add_ln415' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_260 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415, i32 6)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 15 'bitselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%xor_ln416 = xor i1 %tmp_260, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 16 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416 = and i1 %tmp_258, %xor_ln416" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 17 'and' 'and_ln416' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_261 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415, i32 6)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 18 'bitselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_s = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %data_0_V_read_4, i32 13, i32 15)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 19 'partselect' 'p_Result_s' <Predicate = (and_ln416)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.72ns)   --->   "%icmp_ln879 = icmp eq i3 %p_Result_s, -1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 20 'icmp' 'icmp_ln879' <Predicate = (and_ln416)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_1 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_0_V_read_4, i32 12, i32 15)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 21 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.90ns)   --->   "%icmp_ln879_32 = icmp eq i4 %p_Result_1, -1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 22 'icmp' 'icmp_ln879_32' <Predicate = true> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.90ns)   --->   "%icmp_ln768 = icmp eq i4 %p_Result_1, 0" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 23 'icmp' 'icmp_ln768' <Predicate = (or_ln340_32 & !and_ln416)> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_32, i1 %icmp_ln768" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 24 'select' 'select_ln777' <Predicate = (or_ln340_32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_262 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_0_V_read_4, i32 12)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 25 'bitselect' 'tmp_262' <Predicate = (and_ln416)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_262, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 26 'xor' 'xor_ln779' <Predicate = (and_ln416)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %icmp_ln879, %xor_ln779" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 27 'and' 'and_ln779' <Predicate = (and_ln416)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_32" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 28 'select' 'select_ln416' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.33ns)   --->   "%and_ln781 = and i1 %and_ln416, %icmp_ln879_32" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 29 'and' 'and_ln781' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%xor_ln785 = xor i1 %select_ln777, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 30 'xor' 'xor_ln785' <Predicate = (or_ln340_32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%or_ln785 = or i1 %tmp_261, %xor_ln785" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 31 'or' 'or_ln785' <Predicate = (or_ln340_32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.33ns)   --->   "%xor_ln785_32 = xor i1 %tmp_257, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 32 'xor' 'xor_ln785_32' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%and_ln785 = and i1 %or_ln785, %xor_ln785_32" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 33 'and' 'and_ln785' <Predicate = (or_ln340_32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.41ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %tmp_261, %select_ln416" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 34 'and' 'and_ln786' <Predicate = true> <Delay = 0.41> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 35 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%xor_ln786 = xor i1 %or_ln786, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 36 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_4 = and i1 %tmp_257, %xor_ln786" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 37 'and' 'and_ln786_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.41ns) (out node of the LUT)   --->   "%or_ln340 = or i1 %and_ln786_4, %and_ln785" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 38 'or' 'or_ln340' <Predicate = (or_ln340_32)> <Delay = 0.41> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_32)   --->   "%or_ln340_33 = or i1 %and_ln786, %xor_ln785_32" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 39 'or' 'or_ln340_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_32)   --->   "%or_ln340_32 = or i1 %or_ln340_33, %and_ln781" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 40 'or' 'or_ln340_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i7 63, i7 %add_ln415" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 41 'select' 'select_ln340' <Predicate = (or_ln340_32)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_32)   --->   "%select_ln388 = select i1 %and_ln786_4, i7 -64, i7 %add_ln415" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 42 'select' 'select_ln388' <Predicate = (!or_ln340_32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_32 = select i1 %or_ln340_32, i7 %select_ln340, i7 %select_ln388" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 43 'select' 'select_ln340_32' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_263 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_4, i32 15)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 44 'bitselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_1_V_read_4, i32 5, i32 11)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 45 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_32)   --->   "%tmp_264 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_4, i32 11)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 46 'bitselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_265 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_4, i32 4)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 47 'bitselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln415_64 = zext i1 %tmp_265 to i7" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 48 'zext' 'zext_ln415_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.20ns)   --->   "%add_ln415_32 = add i7 %zext_ln415_64, %trunc_ln708_s" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 49 'add' 'add_ln415_32' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_32)   --->   "%tmp_266 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_32, i32 6)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 50 'bitselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_32)   --->   "%xor_ln416_62 = xor i1 %tmp_266, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 51 'xor' 'xor_ln416_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_32 = and i1 %tmp_264, %xor_ln416_62" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 52 'and' 'and_ln416_32' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_267 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_32, i32 6)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 53 'bitselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_15_1 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %data_1_V_read_4, i32 13, i32 15)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 54 'partselect' 'p_Result_15_1' <Predicate = (and_ln416_32)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.72ns)   --->   "%icmp_ln879_33 = icmp eq i3 %p_Result_15_1, -1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 55 'icmp' 'icmp_ln879_33' <Predicate = (and_ln416_32)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_16_1 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_1_V_read_4, i32 12, i32 15)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 56 'partselect' 'p_Result_16_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.90ns)   --->   "%icmp_ln879_34 = icmp eq i4 %p_Result_16_1, -1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 57 'icmp' 'icmp_ln879_34' <Predicate = true> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.90ns)   --->   "%icmp_ln768_32 = icmp eq i4 %p_Result_16_1, 0" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 58 'icmp' 'icmp_ln768_32' <Predicate = (or_ln340_34 & !and_ln416_32)> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%select_ln777_32 = select i1 %and_ln416_32, i1 %icmp_ln879_34, i1 %icmp_ln768_32" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 59 'select' 'select_ln777_32' <Predicate = (or_ln340_34)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%tmp_268 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_4, i32 12)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 60 'bitselect' 'tmp_268' <Predicate = (and_ln416_32)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%xor_ln779_1 = xor i1 %tmp_268, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 61 'xor' 'xor_ln779_1' <Predicate = (and_ln416_32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%and_ln779_1 = and i1 %icmp_ln879_33, %xor_ln779_1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 62 'and' 'and_ln779_1' <Predicate = (and_ln416_32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%select_ln416_1 = select i1 %and_ln416_32, i1 %and_ln779_1, i1 %icmp_ln879_34" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 63 'select' 'select_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.33ns)   --->   "%and_ln781_1 = and i1 %and_ln416_32, %icmp_ln879_34" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 64 'and' 'and_ln781_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%xor_ln785_1 = xor i1 %select_ln777_32, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 65 'xor' 'xor_ln785_1' <Predicate = (or_ln340_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%or_ln785_1 = or i1 %tmp_267, %xor_ln785_1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 66 'or' 'or_ln785_1' <Predicate = (or_ln340_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.33ns)   --->   "%xor_ln785_33 = xor i1 %tmp_263, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 67 'xor' 'xor_ln785_33' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%and_ln785_1 = and i1 %or_ln785_1, %xor_ln785_33" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 68 'and' 'and_ln785_1' <Predicate = (or_ln340_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.41ns) (out node of the LUT)   --->   "%and_ln786_1 = and i1 %tmp_267, %select_ln416_1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 69 'and' 'and_ln786_1' <Predicate = true> <Delay = 0.41> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%or_ln786_1 = or i1 %and_ln781_1, %and_ln786_1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 70 'or' 'or_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%xor_ln786_1 = xor i1 %or_ln786_1, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 71 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_5 = and i1 %tmp_263, %xor_ln786_1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 72 'and' 'and_ln786_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.41ns) (out node of the LUT)   --->   "%or_ln340_1 = or i1 %and_ln786_5, %and_ln785_1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 73 'or' 'or_ln340_1' <Predicate = (or_ln340_34)> <Delay = 0.41> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_33)   --->   "%or_ln340_35 = or i1 %and_ln786_1, %xor_ln785_33" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 74 'or' 'or_ln340_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_33)   --->   "%or_ln340_34 = or i1 %or_ln340_35, %and_ln781_1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 75 'or' 'or_ln340_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_1 = select i1 %or_ln340_1, i7 63, i7 %add_ln415_32" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 76 'select' 'select_ln340_1' <Predicate = (or_ln340_34)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_33)   --->   "%select_ln388_1 = select i1 %and_ln786_5, i7 -64, i7 %add_ln415_32" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 77 'select' 'select_ln388_1' <Predicate = (!or_ln340_34)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_33 = select i1 %or_ln340_34, i7 %select_ln340_1, i7 %select_ln388_1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 78 'select' 'select_ln340_33' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_269 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_2_V_read_4, i32 15)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 79 'bitselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln708_31 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_2_V_read_4, i32 5, i32 11)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 80 'partselect' 'trunc_ln708_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_33)   --->   "%tmp_270 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_2_V_read_4, i32 11)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 81 'bitselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_271 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_2_V_read_4, i32 4)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 82 'bitselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln415_65 = zext i1 %tmp_271 to i7" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 83 'zext' 'zext_ln415_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.20ns)   --->   "%add_ln415_33 = add i7 %zext_ln415_65, %trunc_ln708_31" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 84 'add' 'add_ln415_33' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_33)   --->   "%tmp_272 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_33, i32 6)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 85 'bitselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_33)   --->   "%xor_ln416_63 = xor i1 %tmp_272, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 86 'xor' 'xor_ln416_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_33 = and i1 %tmp_270, %xor_ln416_63" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 87 'and' 'and_ln416_33' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_33, i32 6)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 88 'bitselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_15_2 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %data_2_V_read_4, i32 13, i32 15)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 89 'partselect' 'p_Result_15_2' <Predicate = (and_ln416_33)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.72ns)   --->   "%icmp_ln879_35 = icmp eq i3 %p_Result_15_2, -1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 90 'icmp' 'icmp_ln879_35' <Predicate = (and_ln416_33)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_16_2 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_2_V_read_4, i32 12, i32 15)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 91 'partselect' 'p_Result_16_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.90ns)   --->   "%icmp_ln879_36 = icmp eq i4 %p_Result_16_2, -1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 92 'icmp' 'icmp_ln879_36' <Predicate = true> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.90ns)   --->   "%icmp_ln768_33 = icmp eq i4 %p_Result_16_2, 0" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 93 'icmp' 'icmp_ln768_33' <Predicate = (or_ln340_36 & !and_ln416_33)> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%select_ln777_33 = select i1 %and_ln416_33, i1 %icmp_ln879_36, i1 %icmp_ln768_33" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 94 'select' 'select_ln777_33' <Predicate = (or_ln340_36)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%tmp_274 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_2_V_read_4, i32 12)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 95 'bitselect' 'tmp_274' <Predicate = (and_ln416_33)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%xor_ln779_2 = xor i1 %tmp_274, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 96 'xor' 'xor_ln779_2' <Predicate = (and_ln416_33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%and_ln779_2 = and i1 %icmp_ln879_35, %xor_ln779_2" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 97 'and' 'and_ln779_2' <Predicate = (and_ln416_33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%select_ln416_2 = select i1 %and_ln416_33, i1 %and_ln779_2, i1 %icmp_ln879_36" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 98 'select' 'select_ln416_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.33ns)   --->   "%and_ln781_2 = and i1 %and_ln416_33, %icmp_ln879_36" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 99 'and' 'and_ln781_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%xor_ln785_2 = xor i1 %select_ln777_33, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 100 'xor' 'xor_ln785_2' <Predicate = (or_ln340_36)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%or_ln785_2 = or i1 %tmp_273, %xor_ln785_2" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 101 'or' 'or_ln785_2' <Predicate = (or_ln340_36)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.33ns)   --->   "%xor_ln785_34 = xor i1 %tmp_269, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 102 'xor' 'xor_ln785_34' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%and_ln785_2 = and i1 %or_ln785_2, %xor_ln785_34" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 103 'and' 'and_ln785_2' <Predicate = (or_ln340_36)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.41ns) (out node of the LUT)   --->   "%and_ln786_2 = and i1 %tmp_273, %select_ln416_2" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 104 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.41> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%or_ln786_2 = or i1 %and_ln781_2, %and_ln786_2" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 105 'or' 'or_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%xor_ln786_2 = xor i1 %or_ln786_2, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 106 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_6 = and i1 %tmp_269, %xor_ln786_2" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 107 'and' 'and_ln786_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.41ns) (out node of the LUT)   --->   "%or_ln340_2 = or i1 %and_ln786_6, %and_ln785_2" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 108 'or' 'or_ln340_2' <Predicate = (or_ln340_36)> <Delay = 0.41> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_34)   --->   "%or_ln340_37 = or i1 %and_ln786_2, %xor_ln785_34" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 109 'or' 'or_ln340_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_34)   --->   "%or_ln340_36 = or i1 %or_ln340_37, %and_ln781_2" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 110 'or' 'or_ln340_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_2 = select i1 %or_ln340_2, i7 63, i7 %add_ln415_33" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 111 'select' 'select_ln340_2' <Predicate = (or_ln340_36)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_34)   --->   "%select_ln388_2 = select i1 %and_ln786_6, i7 -64, i7 %add_ln415_33" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 112 'select' 'select_ln388_2' <Predicate = (!or_ln340_36)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_34 = select i1 %or_ln340_36, i7 %select_ln340_2, i7 %select_ln388_2" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 113 'select' 'select_ln340_34' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_275 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_3_V_read_4, i32 15)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 114 'bitselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln708_32 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_3_V_read_4, i32 5, i32 11)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 115 'partselect' 'trunc_ln708_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_34)   --->   "%tmp_276 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_3_V_read_4, i32 11)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 116 'bitselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_277 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_3_V_read_4, i32 4)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 117 'bitselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln415_66 = zext i1 %tmp_277 to i7" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 118 'zext' 'zext_ln415_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (1.20ns)   --->   "%add_ln415_34 = add i7 %zext_ln415_66, %trunc_ln708_32" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 119 'add' 'add_ln415_34' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_34)   --->   "%tmp_278 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_34, i32 6)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 120 'bitselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_34)   --->   "%xor_ln416_64 = xor i1 %tmp_278, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 121 'xor' 'xor_ln416_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_34 = and i1 %tmp_276, %xor_ln416_64" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 122 'and' 'and_ln416_34' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_279 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_34, i32 6)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 123 'bitselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_15_3 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %data_3_V_read_4, i32 13, i32 15)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 124 'partselect' 'p_Result_15_3' <Predicate = (and_ln416_34)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.72ns)   --->   "%icmp_ln879_37 = icmp eq i3 %p_Result_15_3, -1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 125 'icmp' 'icmp_ln879_37' <Predicate = (and_ln416_34)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_16_3 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_3_V_read_4, i32 12, i32 15)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 126 'partselect' 'p_Result_16_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.90ns)   --->   "%icmp_ln879_38 = icmp eq i4 %p_Result_16_3, -1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 127 'icmp' 'icmp_ln879_38' <Predicate = true> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.90ns)   --->   "%icmp_ln768_34 = icmp eq i4 %p_Result_16_3, 0" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 128 'icmp' 'icmp_ln768_34' <Predicate = (or_ln340_38 & !and_ln416_34)> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%select_ln777_34 = select i1 %and_ln416_34, i1 %icmp_ln879_38, i1 %icmp_ln768_34" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 129 'select' 'select_ln777_34' <Predicate = (or_ln340_38)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%tmp_280 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_3_V_read_4, i32 12)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 130 'bitselect' 'tmp_280' <Predicate = (and_ln416_34)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%xor_ln779_3 = xor i1 %tmp_280, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 131 'xor' 'xor_ln779_3' <Predicate = (and_ln416_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%and_ln779_3 = and i1 %icmp_ln879_37, %xor_ln779_3" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 132 'and' 'and_ln779_3' <Predicate = (and_ln416_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%select_ln416_3 = select i1 %and_ln416_34, i1 %and_ln779_3, i1 %icmp_ln879_38" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 133 'select' 'select_ln416_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.33ns)   --->   "%and_ln781_3 = and i1 %and_ln416_34, %icmp_ln879_38" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 134 'and' 'and_ln781_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%xor_ln785_3 = xor i1 %select_ln777_34, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 135 'xor' 'xor_ln785_3' <Predicate = (or_ln340_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%or_ln785_3 = or i1 %tmp_279, %xor_ln785_3" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 136 'or' 'or_ln785_3' <Predicate = (or_ln340_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.33ns)   --->   "%xor_ln785_35 = xor i1 %tmp_275, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 137 'xor' 'xor_ln785_35' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%and_ln785_3 = and i1 %or_ln785_3, %xor_ln785_35" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 138 'and' 'and_ln785_3' <Predicate = (or_ln340_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.41ns) (out node of the LUT)   --->   "%and_ln786_3 = and i1 %tmp_279, %select_ln416_3" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 139 'and' 'and_ln786_3' <Predicate = true> <Delay = 0.41> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%or_ln786_3 = or i1 %and_ln781_3, %and_ln786_3" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 140 'or' 'or_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%xor_ln786_3 = xor i1 %or_ln786_3, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 141 'xor' 'xor_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_7 = and i1 %tmp_275, %xor_ln786_3" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 142 'and' 'and_ln786_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.41ns) (out node of the LUT)   --->   "%or_ln340_3 = or i1 %and_ln786_7, %and_ln785_3" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 143 'or' 'or_ln340_3' <Predicate = (or_ln340_38)> <Delay = 0.41> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_35)   --->   "%or_ln340_39 = or i1 %and_ln786_3, %xor_ln785_35" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 144 'or' 'or_ln340_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_35)   --->   "%or_ln340_38 = or i1 %or_ln340_39, %and_ln781_3" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 145 'or' 'or_ln340_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_3 = select i1 %or_ln340_3, i7 63, i7 %add_ln415_34" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 146 'select' 'select_ln340_3' <Predicate = (or_ln340_38)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_35)   --->   "%select_ln388_3 = select i1 %and_ln786_7, i7 -64, i7 %add_ln415_34" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 147 'select' 'select_ln388_3' <Predicate = (!or_ln340_38)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_35 = select i1 %or_ln340_38, i7 %select_ln340_3, i7 %select_ln388_3" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 148 'select' 'select_ln340_35' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i7, i7, i7, i7 } undef, i7 %select_ln340_32, 0" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 149 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i7, i7, i7, i7 } %mrv, i7 %select_ln340_33, 1" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 150 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i7, i7, i7, i7 } %mrv_1, i7 %select_ln340_34, 2" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 151 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i7, i7, i7, i7 } %mrv_2, i7 %select_ln340_35, 3" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 152 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "ret { i7, i7, i7, i7 } %mrv_3" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 153 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_3_V_read_4   (read           ) [ 00]
data_2_V_read_4   (read           ) [ 00]
data_1_V_read_4   (read           ) [ 00]
data_0_V_read_4   (read           ) [ 00]
tmp               (specregionbegin) [ 00]
specpipeline_ln52 (specpipeline   ) [ 00]
empty             (specregionend  ) [ 00]
tmp_257           (bitselect      ) [ 00]
trunc_ln          (partselect     ) [ 00]
tmp_258           (bitselect      ) [ 00]
tmp_259           (bitselect      ) [ 00]
zext_ln415        (zext           ) [ 00]
add_ln415         (add            ) [ 00]
tmp_260           (bitselect      ) [ 00]
xor_ln416         (xor            ) [ 00]
and_ln416         (and            ) [ 01]
tmp_261           (bitselect      ) [ 00]
p_Result_s        (partselect     ) [ 00]
icmp_ln879        (icmp           ) [ 00]
p_Result_1        (partselect     ) [ 00]
icmp_ln879_32     (icmp           ) [ 00]
icmp_ln768        (icmp           ) [ 00]
select_ln777      (select         ) [ 00]
tmp_262           (bitselect      ) [ 00]
xor_ln779         (xor            ) [ 00]
and_ln779         (and            ) [ 00]
select_ln416      (select         ) [ 00]
and_ln781         (and            ) [ 00]
xor_ln785         (xor            ) [ 00]
or_ln785          (or             ) [ 00]
xor_ln785_32      (xor            ) [ 00]
and_ln785         (and            ) [ 00]
and_ln786         (and            ) [ 00]
or_ln786          (or             ) [ 00]
xor_ln786         (xor            ) [ 00]
and_ln786_4       (and            ) [ 00]
or_ln340          (or             ) [ 00]
or_ln340_33       (or             ) [ 00]
or_ln340_32       (or             ) [ 01]
select_ln340      (select         ) [ 00]
select_ln388      (select         ) [ 00]
select_ln340_32   (select         ) [ 00]
tmp_263           (bitselect      ) [ 00]
trunc_ln708_s     (partselect     ) [ 00]
tmp_264           (bitselect      ) [ 00]
tmp_265           (bitselect      ) [ 00]
zext_ln415_64     (zext           ) [ 00]
add_ln415_32      (add            ) [ 00]
tmp_266           (bitselect      ) [ 00]
xor_ln416_62      (xor            ) [ 00]
and_ln416_32      (and            ) [ 01]
tmp_267           (bitselect      ) [ 00]
p_Result_15_1     (partselect     ) [ 00]
icmp_ln879_33     (icmp           ) [ 00]
p_Result_16_1     (partselect     ) [ 00]
icmp_ln879_34     (icmp           ) [ 00]
icmp_ln768_32     (icmp           ) [ 00]
select_ln777_32   (select         ) [ 00]
tmp_268           (bitselect      ) [ 00]
xor_ln779_1       (xor            ) [ 00]
and_ln779_1       (and            ) [ 00]
select_ln416_1    (select         ) [ 00]
and_ln781_1       (and            ) [ 00]
xor_ln785_1       (xor            ) [ 00]
or_ln785_1        (or             ) [ 00]
xor_ln785_33      (xor            ) [ 00]
and_ln785_1       (and            ) [ 00]
and_ln786_1       (and            ) [ 00]
or_ln786_1        (or             ) [ 00]
xor_ln786_1       (xor            ) [ 00]
and_ln786_5       (and            ) [ 00]
or_ln340_1        (or             ) [ 00]
or_ln340_35       (or             ) [ 00]
or_ln340_34       (or             ) [ 01]
select_ln340_1    (select         ) [ 00]
select_ln388_1    (select         ) [ 00]
select_ln340_33   (select         ) [ 00]
tmp_269           (bitselect      ) [ 00]
trunc_ln708_31    (partselect     ) [ 00]
tmp_270           (bitselect      ) [ 00]
tmp_271           (bitselect      ) [ 00]
zext_ln415_65     (zext           ) [ 00]
add_ln415_33      (add            ) [ 00]
tmp_272           (bitselect      ) [ 00]
xor_ln416_63      (xor            ) [ 00]
and_ln416_33      (and            ) [ 01]
tmp_273           (bitselect      ) [ 00]
p_Result_15_2     (partselect     ) [ 00]
icmp_ln879_35     (icmp           ) [ 00]
p_Result_16_2     (partselect     ) [ 00]
icmp_ln879_36     (icmp           ) [ 00]
icmp_ln768_33     (icmp           ) [ 00]
select_ln777_33   (select         ) [ 00]
tmp_274           (bitselect      ) [ 00]
xor_ln779_2       (xor            ) [ 00]
and_ln779_2       (and            ) [ 00]
select_ln416_2    (select         ) [ 00]
and_ln781_2       (and            ) [ 00]
xor_ln785_2       (xor            ) [ 00]
or_ln785_2        (or             ) [ 00]
xor_ln785_34      (xor            ) [ 00]
and_ln785_2       (and            ) [ 00]
and_ln786_2       (and            ) [ 00]
or_ln786_2        (or             ) [ 00]
xor_ln786_2       (xor            ) [ 00]
and_ln786_6       (and            ) [ 00]
or_ln340_2        (or             ) [ 00]
or_ln340_37       (or             ) [ 00]
or_ln340_36       (or             ) [ 01]
select_ln340_2    (select         ) [ 00]
select_ln388_2    (select         ) [ 00]
select_ln340_34   (select         ) [ 00]
tmp_275           (bitselect      ) [ 00]
trunc_ln708_32    (partselect     ) [ 00]
tmp_276           (bitselect      ) [ 00]
tmp_277           (bitselect      ) [ 00]
zext_ln415_66     (zext           ) [ 00]
add_ln415_34      (add            ) [ 00]
tmp_278           (bitselect      ) [ 00]
xor_ln416_64      (xor            ) [ 00]
and_ln416_34      (and            ) [ 01]
tmp_279           (bitselect      ) [ 00]
p_Result_15_3     (partselect     ) [ 00]
icmp_ln879_37     (icmp           ) [ 00]
p_Result_16_3     (partselect     ) [ 00]
icmp_ln879_38     (icmp           ) [ 00]
icmp_ln768_34     (icmp           ) [ 00]
select_ln777_34   (select         ) [ 00]
tmp_280           (bitselect      ) [ 00]
xor_ln779_3       (xor            ) [ 00]
and_ln779_3       (and            ) [ 00]
select_ln416_3    (select         ) [ 00]
and_ln781_3       (and            ) [ 00]
xor_ln785_3       (xor            ) [ 00]
or_ln785_3        (or             ) [ 00]
xor_ln785_35      (xor            ) [ 00]
and_ln785_3       (and            ) [ 00]
and_ln786_3       (and            ) [ 00]
or_ln786_3        (or             ) [ 00]
xor_ln786_3       (xor            ) [ 00]
and_ln786_7       (and            ) [ 00]
or_ln340_3        (or             ) [ 00]
or_ln340_39       (or             ) [ 00]
or_ln340_38       (or             ) [ 01]
select_ln340_3    (select         ) [ 00]
select_ln388_3    (select         ) [ 00]
select_ln340_35   (select         ) [ 00]
mrv               (insertvalue    ) [ 00]
mrv_1             (insertvalue    ) [ 00]
mrv_2             (insertvalue    ) [ 00]
mrv_3             (insertvalue    ) [ 00]
ret_ln61          (ret            ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="data_3_V_read_4_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_4/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="data_2_V_read_4_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_4/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="data_1_V_read_4_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_4/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="data_0_V_read_4_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_4/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_257_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="0" index="2" bw="5" slack="0"/>
<pin id="92" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_257/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="trunc_ln_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="0" index="3" bw="5" slack="0"/>
<pin id="101" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_258_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="0" index="2" bw="5" slack="0"/>
<pin id="110" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_258/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_259_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_259/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln415_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln415_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="7" slack="0"/>
<pin id="129" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_260_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="7" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_260/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="xor_ln416_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="and_ln416_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln416/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_261_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="7" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_261/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_Result_s_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="0" index="2" bw="5" slack="0"/>
<pin id="164" dir="0" index="3" bw="5" slack="0"/>
<pin id="165" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln879_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="3" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_Result_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="0" index="3" bw="5" slack="0"/>
<pin id="181" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln879_32_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="4" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_32/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln768_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln768/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="select_ln777_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln777/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_262_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_262/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="xor_ln779_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="and_ln779_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="select_ln416_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln416/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="and_ln781_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="xor_ln785_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="or_ln785_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="xor_ln785_32_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_32/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="and_ln785_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln785/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="and_ln786_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="or_ln786_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="xor_ln786_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="and_ln786_4_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_4/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="or_ln340_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="or_ln340_33_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_33/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="or_ln340_32_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_32/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="select_ln340_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="7" slack="0"/>
<pin id="309" dir="0" index="2" bw="7" slack="0"/>
<pin id="310" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln388_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="7" slack="0"/>
<pin id="317" dir="0" index="2" bw="7" slack="0"/>
<pin id="318" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="select_ln340_32_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="7" slack="0"/>
<pin id="325" dir="0" index="2" bw="7" slack="0"/>
<pin id="326" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_32/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_263_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="0" index="2" bw="5" slack="0"/>
<pin id="334" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_263/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="trunc_ln708_s_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="0"/>
<pin id="341" dir="0" index="2" bw="4" slack="0"/>
<pin id="342" dir="0" index="3" bw="5" slack="0"/>
<pin id="343" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_264_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="0"/>
<pin id="351" dir="0" index="2" bw="5" slack="0"/>
<pin id="352" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_264/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_265_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="16" slack="0"/>
<pin id="359" dir="0" index="2" bw="4" slack="0"/>
<pin id="360" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_265/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln415_64_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_64/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln415_32_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="7" slack="0"/>
<pin id="371" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415_32/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_266_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="7" slack="0"/>
<pin id="377" dir="0" index="2" bw="4" slack="0"/>
<pin id="378" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_266/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="xor_ln416_62_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_62/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="and_ln416_32_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln416_32/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_267_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="7" slack="0"/>
<pin id="397" dir="0" index="2" bw="4" slack="0"/>
<pin id="398" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_267/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="p_Result_15_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="3" slack="0"/>
<pin id="404" dir="0" index="1" bw="16" slack="0"/>
<pin id="405" dir="0" index="2" bw="5" slack="0"/>
<pin id="406" dir="0" index="3" bw="5" slack="0"/>
<pin id="407" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_15_1/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln879_33_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="3" slack="0"/>
<pin id="414" dir="0" index="1" bw="3" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_33/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_Result_16_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="0"/>
<pin id="420" dir="0" index="1" bw="16" slack="0"/>
<pin id="421" dir="0" index="2" bw="5" slack="0"/>
<pin id="422" dir="0" index="3" bw="5" slack="0"/>
<pin id="423" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_1/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_ln879_34_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="0"/>
<pin id="430" dir="0" index="1" bw="4" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_34/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="icmp_ln768_32_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="0"/>
<pin id="436" dir="0" index="1" bw="4" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln768_32/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="select_ln777_32_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="1" slack="0"/>
<pin id="444" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln777_32/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_268_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="16" slack="0"/>
<pin id="451" dir="0" index="2" bw="5" slack="0"/>
<pin id="452" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_268/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="xor_ln779_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_1/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="and_ln779_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_1/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="select_ln416_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="0" index="2" bw="1" slack="0"/>
<pin id="472" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln416_1/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="and_ln781_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_1/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="xor_ln785_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_1/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="or_ln785_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_1/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="xor_ln785_33_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_33/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="and_ln785_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln785_1/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="and_ln786_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_1/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="or_ln786_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_1/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="xor_ln786_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_1/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="and_ln786_5_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_5/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="or_ln340_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="or_ln340_35_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_35/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="or_ln340_34_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_34/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="select_ln340_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="7" slack="0"/>
<pin id="551" dir="0" index="2" bw="7" slack="0"/>
<pin id="552" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_1/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="select_ln388_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="7" slack="0"/>
<pin id="559" dir="0" index="2" bw="7" slack="0"/>
<pin id="560" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_1/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="select_ln340_33_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="7" slack="0"/>
<pin id="567" dir="0" index="2" bw="7" slack="0"/>
<pin id="568" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_33/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_269_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="16" slack="0"/>
<pin id="575" dir="0" index="2" bw="5" slack="0"/>
<pin id="576" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_269/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="trunc_ln708_31_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="7" slack="0"/>
<pin id="582" dir="0" index="1" bw="16" slack="0"/>
<pin id="583" dir="0" index="2" bw="4" slack="0"/>
<pin id="584" dir="0" index="3" bw="5" slack="0"/>
<pin id="585" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_31/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_270_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="16" slack="0"/>
<pin id="593" dir="0" index="2" bw="5" slack="0"/>
<pin id="594" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_270/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_271_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="16" slack="0"/>
<pin id="601" dir="0" index="2" bw="4" slack="0"/>
<pin id="602" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_271/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln415_65_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_65/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln415_33_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="7" slack="0"/>
<pin id="613" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415_33/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_272_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="7" slack="0"/>
<pin id="619" dir="0" index="2" bw="4" slack="0"/>
<pin id="620" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_272/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="xor_ln416_63_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_63/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="and_ln416_33_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln416_33/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_273_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="7" slack="0"/>
<pin id="639" dir="0" index="2" bw="4" slack="0"/>
<pin id="640" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_273/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="p_Result_15_2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="3" slack="0"/>
<pin id="646" dir="0" index="1" bw="16" slack="0"/>
<pin id="647" dir="0" index="2" bw="5" slack="0"/>
<pin id="648" dir="0" index="3" bw="5" slack="0"/>
<pin id="649" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_15_2/1 "/>
</bind>
</comp>

<comp id="654" class="1004" name="icmp_ln879_35_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="3" slack="0"/>
<pin id="656" dir="0" index="1" bw="3" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_35/1 "/>
</bind>
</comp>

<comp id="660" class="1004" name="p_Result_16_2_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="4" slack="0"/>
<pin id="662" dir="0" index="1" bw="16" slack="0"/>
<pin id="663" dir="0" index="2" bw="5" slack="0"/>
<pin id="664" dir="0" index="3" bw="5" slack="0"/>
<pin id="665" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_2/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="icmp_ln879_36_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="4" slack="0"/>
<pin id="672" dir="0" index="1" bw="4" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_36/1 "/>
</bind>
</comp>

<comp id="676" class="1004" name="icmp_ln768_33_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="4" slack="0"/>
<pin id="678" dir="0" index="1" bw="4" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln768_33/1 "/>
</bind>
</comp>

<comp id="682" class="1004" name="select_ln777_33_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="0" index="2" bw="1" slack="0"/>
<pin id="686" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln777_33/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_274_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="16" slack="0"/>
<pin id="693" dir="0" index="2" bw="5" slack="0"/>
<pin id="694" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_274/1 "/>
</bind>
</comp>

<comp id="698" class="1004" name="xor_ln779_2_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_2/1 "/>
</bind>
</comp>

<comp id="704" class="1004" name="and_ln779_2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_2/1 "/>
</bind>
</comp>

<comp id="710" class="1004" name="select_ln416_2_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="0" index="2" bw="1" slack="0"/>
<pin id="714" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln416_2/1 "/>
</bind>
</comp>

<comp id="718" class="1004" name="and_ln781_2_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_2/1 "/>
</bind>
</comp>

<comp id="724" class="1004" name="xor_ln785_2_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_2/1 "/>
</bind>
</comp>

<comp id="730" class="1004" name="or_ln785_2_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_2/1 "/>
</bind>
</comp>

<comp id="736" class="1004" name="xor_ln785_34_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_34/1 "/>
</bind>
</comp>

<comp id="742" class="1004" name="and_ln785_2_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln785_2/1 "/>
</bind>
</comp>

<comp id="748" class="1004" name="and_ln786_2_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="1" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_2/1 "/>
</bind>
</comp>

<comp id="754" class="1004" name="or_ln786_2_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_2/1 "/>
</bind>
</comp>

<comp id="760" class="1004" name="xor_ln786_2_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="1" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_2/1 "/>
</bind>
</comp>

<comp id="766" class="1004" name="and_ln786_6_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_6/1 "/>
</bind>
</comp>

<comp id="772" class="1004" name="or_ln340_2_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_2/1 "/>
</bind>
</comp>

<comp id="778" class="1004" name="or_ln340_37_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_37/1 "/>
</bind>
</comp>

<comp id="784" class="1004" name="or_ln340_36_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_36/1 "/>
</bind>
</comp>

<comp id="790" class="1004" name="select_ln340_2_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="7" slack="0"/>
<pin id="793" dir="0" index="2" bw="7" slack="0"/>
<pin id="794" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_2/1 "/>
</bind>
</comp>

<comp id="798" class="1004" name="select_ln388_2_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="7" slack="0"/>
<pin id="801" dir="0" index="2" bw="7" slack="0"/>
<pin id="802" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_2/1 "/>
</bind>
</comp>

<comp id="806" class="1004" name="select_ln340_34_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="0" index="1" bw="7" slack="0"/>
<pin id="809" dir="0" index="2" bw="7" slack="0"/>
<pin id="810" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_34/1 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp_275_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="16" slack="0"/>
<pin id="817" dir="0" index="2" bw="5" slack="0"/>
<pin id="818" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_275/1 "/>
</bind>
</comp>

<comp id="822" class="1004" name="trunc_ln708_32_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="7" slack="0"/>
<pin id="824" dir="0" index="1" bw="16" slack="0"/>
<pin id="825" dir="0" index="2" bw="4" slack="0"/>
<pin id="826" dir="0" index="3" bw="5" slack="0"/>
<pin id="827" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_32/1 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp_276_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="16" slack="0"/>
<pin id="835" dir="0" index="2" bw="5" slack="0"/>
<pin id="836" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_276/1 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_277_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="0" index="1" bw="16" slack="0"/>
<pin id="843" dir="0" index="2" bw="4" slack="0"/>
<pin id="844" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_277/1 "/>
</bind>
</comp>

<comp id="848" class="1004" name="zext_ln415_66_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_66/1 "/>
</bind>
</comp>

<comp id="852" class="1004" name="add_ln415_34_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="7" slack="0"/>
<pin id="855" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415_34/1 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_278_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="7" slack="0"/>
<pin id="861" dir="0" index="2" bw="4" slack="0"/>
<pin id="862" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_278/1 "/>
</bind>
</comp>

<comp id="866" class="1004" name="xor_ln416_64_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="0" index="1" bw="1" slack="0"/>
<pin id="869" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_64/1 "/>
</bind>
</comp>

<comp id="872" class="1004" name="and_ln416_34_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="0" index="1" bw="1" slack="0"/>
<pin id="875" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln416_34/1 "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp_279_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="0" index="1" bw="7" slack="0"/>
<pin id="881" dir="0" index="2" bw="4" slack="0"/>
<pin id="882" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_279/1 "/>
</bind>
</comp>

<comp id="886" class="1004" name="p_Result_15_3_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="3" slack="0"/>
<pin id="888" dir="0" index="1" bw="16" slack="0"/>
<pin id="889" dir="0" index="2" bw="5" slack="0"/>
<pin id="890" dir="0" index="3" bw="5" slack="0"/>
<pin id="891" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_15_3/1 "/>
</bind>
</comp>

<comp id="896" class="1004" name="icmp_ln879_37_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="3" slack="0"/>
<pin id="898" dir="0" index="1" bw="3" slack="0"/>
<pin id="899" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_37/1 "/>
</bind>
</comp>

<comp id="902" class="1004" name="p_Result_16_3_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="4" slack="0"/>
<pin id="904" dir="0" index="1" bw="16" slack="0"/>
<pin id="905" dir="0" index="2" bw="5" slack="0"/>
<pin id="906" dir="0" index="3" bw="5" slack="0"/>
<pin id="907" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_3/1 "/>
</bind>
</comp>

<comp id="912" class="1004" name="icmp_ln879_38_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="4" slack="0"/>
<pin id="914" dir="0" index="1" bw="4" slack="0"/>
<pin id="915" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_38/1 "/>
</bind>
</comp>

<comp id="918" class="1004" name="icmp_ln768_34_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="4" slack="0"/>
<pin id="920" dir="0" index="1" bw="4" slack="0"/>
<pin id="921" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln768_34/1 "/>
</bind>
</comp>

<comp id="924" class="1004" name="select_ln777_34_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="0"/>
<pin id="926" dir="0" index="1" bw="1" slack="0"/>
<pin id="927" dir="0" index="2" bw="1" slack="0"/>
<pin id="928" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln777_34/1 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp_280_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="16" slack="0"/>
<pin id="935" dir="0" index="2" bw="5" slack="0"/>
<pin id="936" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_280/1 "/>
</bind>
</comp>

<comp id="940" class="1004" name="xor_ln779_3_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="0"/>
<pin id="942" dir="0" index="1" bw="1" slack="0"/>
<pin id="943" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_3/1 "/>
</bind>
</comp>

<comp id="946" class="1004" name="and_ln779_3_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="0"/>
<pin id="948" dir="0" index="1" bw="1" slack="0"/>
<pin id="949" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_3/1 "/>
</bind>
</comp>

<comp id="952" class="1004" name="select_ln416_3_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="0" index="1" bw="1" slack="0"/>
<pin id="955" dir="0" index="2" bw="1" slack="0"/>
<pin id="956" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln416_3/1 "/>
</bind>
</comp>

<comp id="960" class="1004" name="and_ln781_3_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="0"/>
<pin id="962" dir="0" index="1" bw="1" slack="0"/>
<pin id="963" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_3/1 "/>
</bind>
</comp>

<comp id="966" class="1004" name="xor_ln785_3_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="0"/>
<pin id="968" dir="0" index="1" bw="1" slack="0"/>
<pin id="969" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_3/1 "/>
</bind>
</comp>

<comp id="972" class="1004" name="or_ln785_3_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="0"/>
<pin id="974" dir="0" index="1" bw="1" slack="0"/>
<pin id="975" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_3/1 "/>
</bind>
</comp>

<comp id="978" class="1004" name="xor_ln785_35_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="0"/>
<pin id="980" dir="0" index="1" bw="1" slack="0"/>
<pin id="981" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_35/1 "/>
</bind>
</comp>

<comp id="984" class="1004" name="and_ln785_3_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="0"/>
<pin id="986" dir="0" index="1" bw="1" slack="0"/>
<pin id="987" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln785_3/1 "/>
</bind>
</comp>

<comp id="990" class="1004" name="and_ln786_3_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="0"/>
<pin id="992" dir="0" index="1" bw="1" slack="0"/>
<pin id="993" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_3/1 "/>
</bind>
</comp>

<comp id="996" class="1004" name="or_ln786_3_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="0"/>
<pin id="998" dir="0" index="1" bw="1" slack="0"/>
<pin id="999" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_3/1 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="xor_ln786_3_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="0"/>
<pin id="1004" dir="0" index="1" bw="1" slack="0"/>
<pin id="1005" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_3/1 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="and_ln786_7_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="0"/>
<pin id="1010" dir="0" index="1" bw="1" slack="0"/>
<pin id="1011" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_7/1 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="or_ln340_3_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="0"/>
<pin id="1016" dir="0" index="1" bw="1" slack="0"/>
<pin id="1017" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_3/1 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="or_ln340_39_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="0"/>
<pin id="1022" dir="0" index="1" bw="1" slack="0"/>
<pin id="1023" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_39/1 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="or_ln340_38_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="1" slack="0"/>
<pin id="1029" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_38/1 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="select_ln340_3_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="0"/>
<pin id="1034" dir="0" index="1" bw="7" slack="0"/>
<pin id="1035" dir="0" index="2" bw="7" slack="0"/>
<pin id="1036" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_3/1 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="select_ln388_3_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="0"/>
<pin id="1042" dir="0" index="1" bw="7" slack="0"/>
<pin id="1043" dir="0" index="2" bw="7" slack="0"/>
<pin id="1044" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_3/1 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="select_ln340_35_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="0"/>
<pin id="1050" dir="0" index="1" bw="7" slack="0"/>
<pin id="1051" dir="0" index="2" bw="7" slack="0"/>
<pin id="1052" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_35/1 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="mrv_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="28" slack="0"/>
<pin id="1058" dir="0" index="1" bw="7" slack="0"/>
<pin id="1059" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="mrv_1_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="28" slack="0"/>
<pin id="1064" dir="0" index="1" bw="7" slack="0"/>
<pin id="1065" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="mrv_2_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="28" slack="0"/>
<pin id="1070" dir="0" index="1" bw="7" slack="0"/>
<pin id="1071" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="mrv_3_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="28" slack="0"/>
<pin id="1076" dir="0" index="1" bw="7" slack="0"/>
<pin id="1077" dir="1" index="2" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="82" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="82" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="82" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="82" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="125"><net_src comp="114" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="96" pin="4"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="126" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="40" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="42" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="106" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="140" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="126" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="40" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="166"><net_src comp="44" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="82" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="174"><net_src comp="160" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="50" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="82" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="52" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="190"><net_src comp="176" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="54" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="176" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="56" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="146" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="186" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="192" pin="2"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="82" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="52" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="170" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="214" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="146" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="220" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="186" pin="2"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="146" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="186" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="198" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="152" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="240" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="88" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="42" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="246" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="252" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="152" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="226" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="234" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="264" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="42" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="88" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="276" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="258" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="264" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="252" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="234" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="288" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="58" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="126" pin="2"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="282" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="60" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="126" pin="2"/><net_sink comp="314" pin=2"/></net>

<net id="327"><net_src comp="300" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="306" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="314" pin="3"/><net_sink comp="322" pin=2"/></net>

<net id="335"><net_src comp="26" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="76" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="28" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="344"><net_src comp="30" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="76" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="32" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="34" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="353"><net_src comp="26" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="76" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="34" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="361"><net_src comp="26" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="76" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="36" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="367"><net_src comp="356" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="338" pin="4"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="38" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="368" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="40" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="42" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="348" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="382" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="399"><net_src comp="38" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="368" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="40" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="408"><net_src comp="44" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="76" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="46" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="28" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="416"><net_src comp="402" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="48" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="424"><net_src comp="50" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="76" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="52" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="28" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="432"><net_src comp="418" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="54" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="418" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="56" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="388" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="428" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="434" pin="2"/><net_sink comp="440" pin=2"/></net>

<net id="453"><net_src comp="26" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="76" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="52" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="448" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="42" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="412" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="456" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="388" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="462" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="428" pin="2"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="388" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="428" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="440" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="42" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="394" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="482" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="330" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="42" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="488" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="494" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="394" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="468" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="476" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="506" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="42" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="330" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="518" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="524" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="500" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="506" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="494" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="476" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="553"><net_src comp="530" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="58" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="368" pin="2"/><net_sink comp="548" pin=2"/></net>

<net id="561"><net_src comp="524" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="60" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="368" pin="2"/><net_sink comp="556" pin=2"/></net>

<net id="569"><net_src comp="542" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="548" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="556" pin="3"/><net_sink comp="564" pin=2"/></net>

<net id="577"><net_src comp="26" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="70" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="28" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="586"><net_src comp="30" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="70" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="588"><net_src comp="32" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="589"><net_src comp="34" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="595"><net_src comp="26" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="70" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="34" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="603"><net_src comp="26" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="70" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="36" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="609"><net_src comp="598" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="606" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="580" pin="4"/><net_sink comp="610" pin=1"/></net>

<net id="621"><net_src comp="38" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="610" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="40" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="628"><net_src comp="616" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="42" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="590" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="624" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="38" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="610" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="40" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="650"><net_src comp="44" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="70" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="652"><net_src comp="46" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="653"><net_src comp="28" pin="0"/><net_sink comp="644" pin=3"/></net>

<net id="658"><net_src comp="644" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="48" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="666"><net_src comp="50" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="70" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="668"><net_src comp="52" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="669"><net_src comp="28" pin="0"/><net_sink comp="660" pin=3"/></net>

<net id="674"><net_src comp="660" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="54" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="660" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="56" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="687"><net_src comp="630" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="670" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="676" pin="2"/><net_sink comp="682" pin=2"/></net>

<net id="695"><net_src comp="26" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="70" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="52" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="702"><net_src comp="690" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="42" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="654" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="698" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="715"><net_src comp="630" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="704" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="717"><net_src comp="670" pin="2"/><net_sink comp="710" pin=2"/></net>

<net id="722"><net_src comp="630" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="670" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="682" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="42" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="636" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="724" pin="2"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="572" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="42" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="730" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="736" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="636" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="710" pin="3"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="718" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="748" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="754" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="42" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="572" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="760" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="766" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="742" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="748" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="736" pin="2"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="778" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="718" pin="2"/><net_sink comp="784" pin=1"/></net>

<net id="795"><net_src comp="772" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="58" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="610" pin="2"/><net_sink comp="790" pin=2"/></net>

<net id="803"><net_src comp="766" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="60" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="805"><net_src comp="610" pin="2"/><net_sink comp="798" pin=2"/></net>

<net id="811"><net_src comp="784" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="790" pin="3"/><net_sink comp="806" pin=1"/></net>

<net id="813"><net_src comp="798" pin="3"/><net_sink comp="806" pin=2"/></net>

<net id="819"><net_src comp="26" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="64" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="28" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="828"><net_src comp="30" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="829"><net_src comp="64" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="830"><net_src comp="32" pin="0"/><net_sink comp="822" pin=2"/></net>

<net id="831"><net_src comp="34" pin="0"/><net_sink comp="822" pin=3"/></net>

<net id="837"><net_src comp="26" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="64" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="34" pin="0"/><net_sink comp="832" pin=2"/></net>

<net id="845"><net_src comp="26" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="846"><net_src comp="64" pin="2"/><net_sink comp="840" pin=1"/></net>

<net id="847"><net_src comp="36" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="851"><net_src comp="840" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="856"><net_src comp="848" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="822" pin="4"/><net_sink comp="852" pin=1"/></net>

<net id="863"><net_src comp="38" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="864"><net_src comp="852" pin="2"/><net_sink comp="858" pin=1"/></net>

<net id="865"><net_src comp="40" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="870"><net_src comp="858" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="42" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="876"><net_src comp="832" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="866" pin="2"/><net_sink comp="872" pin=1"/></net>

<net id="883"><net_src comp="38" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="884"><net_src comp="852" pin="2"/><net_sink comp="878" pin=1"/></net>

<net id="885"><net_src comp="40" pin="0"/><net_sink comp="878" pin=2"/></net>

<net id="892"><net_src comp="44" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="893"><net_src comp="64" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="894"><net_src comp="46" pin="0"/><net_sink comp="886" pin=2"/></net>

<net id="895"><net_src comp="28" pin="0"/><net_sink comp="886" pin=3"/></net>

<net id="900"><net_src comp="886" pin="4"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="48" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="908"><net_src comp="50" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="64" pin="2"/><net_sink comp="902" pin=1"/></net>

<net id="910"><net_src comp="52" pin="0"/><net_sink comp="902" pin=2"/></net>

<net id="911"><net_src comp="28" pin="0"/><net_sink comp="902" pin=3"/></net>

<net id="916"><net_src comp="902" pin="4"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="54" pin="0"/><net_sink comp="912" pin=1"/></net>

<net id="922"><net_src comp="902" pin="4"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="56" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="929"><net_src comp="872" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="930"><net_src comp="912" pin="2"/><net_sink comp="924" pin=1"/></net>

<net id="931"><net_src comp="918" pin="2"/><net_sink comp="924" pin=2"/></net>

<net id="937"><net_src comp="26" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="938"><net_src comp="64" pin="2"/><net_sink comp="932" pin=1"/></net>

<net id="939"><net_src comp="52" pin="0"/><net_sink comp="932" pin=2"/></net>

<net id="944"><net_src comp="932" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="42" pin="0"/><net_sink comp="940" pin=1"/></net>

<net id="950"><net_src comp="896" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="951"><net_src comp="940" pin="2"/><net_sink comp="946" pin=1"/></net>

<net id="957"><net_src comp="872" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="958"><net_src comp="946" pin="2"/><net_sink comp="952" pin=1"/></net>

<net id="959"><net_src comp="912" pin="2"/><net_sink comp="952" pin=2"/></net>

<net id="964"><net_src comp="872" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="912" pin="2"/><net_sink comp="960" pin=1"/></net>

<net id="970"><net_src comp="924" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="42" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="976"><net_src comp="878" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="966" pin="2"/><net_sink comp="972" pin=1"/></net>

<net id="982"><net_src comp="814" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="42" pin="0"/><net_sink comp="978" pin=1"/></net>

<net id="988"><net_src comp="972" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="978" pin="2"/><net_sink comp="984" pin=1"/></net>

<net id="994"><net_src comp="878" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="952" pin="3"/><net_sink comp="990" pin=1"/></net>

<net id="1000"><net_src comp="960" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="990" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1006"><net_src comp="996" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="42" pin="0"/><net_sink comp="1002" pin=1"/></net>

<net id="1012"><net_src comp="814" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="1002" pin="2"/><net_sink comp="1008" pin=1"/></net>

<net id="1018"><net_src comp="1008" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="984" pin="2"/><net_sink comp="1014" pin=1"/></net>

<net id="1024"><net_src comp="990" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="978" pin="2"/><net_sink comp="1020" pin=1"/></net>

<net id="1030"><net_src comp="1020" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="960" pin="2"/><net_sink comp="1026" pin=1"/></net>

<net id="1037"><net_src comp="1014" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1038"><net_src comp="58" pin="0"/><net_sink comp="1032" pin=1"/></net>

<net id="1039"><net_src comp="852" pin="2"/><net_sink comp="1032" pin=2"/></net>

<net id="1045"><net_src comp="1008" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1046"><net_src comp="60" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1047"><net_src comp="852" pin="2"/><net_sink comp="1040" pin=2"/></net>

<net id="1053"><net_src comp="1026" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1054"><net_src comp="1032" pin="3"/><net_sink comp="1048" pin=1"/></net>

<net id="1055"><net_src comp="1040" pin="3"/><net_sink comp="1048" pin=2"/></net>

<net id="1060"><net_src comp="62" pin="0"/><net_sink comp="1056" pin=0"/></net>

<net id="1061"><net_src comp="322" pin="3"/><net_sink comp="1056" pin=1"/></net>

<net id="1066"><net_src comp="1056" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="564" pin="3"/><net_sink comp="1062" pin=1"/></net>

<net id="1072"><net_src comp="1062" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="806" pin="3"/><net_sink comp="1068" pin=1"/></net>

<net id="1078"><net_src comp="1068" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="1048" pin="3"/><net_sink comp="1074" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: linear : data_0_V_read | {1 }
	Port: linear : data_1_V_read | {1 }
	Port: linear : data_2_V_read | {1 }
	Port: linear : data_3_V_read | {1 }
  - Chain level:
	State 1
		empty : 1
		zext_ln415 : 1
		add_ln415 : 2
		tmp_260 : 3
		xor_ln416 : 4
		and_ln416 : 4
		tmp_261 : 3
		icmp_ln879 : 1
		icmp_ln879_32 : 1
		icmp_ln768 : 1
		select_ln777 : 4
		xor_ln779 : 1
		and_ln779 : 1
		select_ln416 : 4
		and_ln781 : 4
		xor_ln785 : 5
		or_ln785 : 5
		xor_ln785_32 : 1
		and_ln785 : 5
		and_ln786 : 5
		or_ln786 : 5
		xor_ln786 : 5
		and_ln786_4 : 5
		or_ln340 : 5
		or_ln340_33 : 5
		or_ln340_32 : 5
		select_ln340 : 5
		select_ln388 : 5
		select_ln340_32 : 6
		zext_ln415_64 : 1
		add_ln415_32 : 2
		tmp_266 : 3
		xor_ln416_62 : 4
		and_ln416_32 : 4
		tmp_267 : 3
		icmp_ln879_33 : 1
		icmp_ln879_34 : 1
		icmp_ln768_32 : 1
		select_ln777_32 : 4
		xor_ln779_1 : 1
		and_ln779_1 : 1
		select_ln416_1 : 4
		and_ln781_1 : 4
		xor_ln785_1 : 5
		or_ln785_1 : 5
		xor_ln785_33 : 1
		and_ln785_1 : 5
		and_ln786_1 : 5
		or_ln786_1 : 5
		xor_ln786_1 : 5
		and_ln786_5 : 5
		or_ln340_1 : 5
		or_ln340_35 : 5
		or_ln340_34 : 5
		select_ln340_1 : 5
		select_ln388_1 : 5
		select_ln340_33 : 6
		zext_ln415_65 : 1
		add_ln415_33 : 2
		tmp_272 : 3
		xor_ln416_63 : 4
		and_ln416_33 : 4
		tmp_273 : 3
		icmp_ln879_35 : 1
		icmp_ln879_36 : 1
		icmp_ln768_33 : 1
		select_ln777_33 : 4
		xor_ln779_2 : 1
		and_ln779_2 : 1
		select_ln416_2 : 4
		and_ln781_2 : 4
		xor_ln785_2 : 5
		or_ln785_2 : 5
		xor_ln785_34 : 1
		and_ln785_2 : 5
		and_ln786_2 : 5
		or_ln786_2 : 5
		xor_ln786_2 : 5
		and_ln786_6 : 5
		or_ln340_2 : 5
		or_ln340_37 : 5
		or_ln340_36 : 5
		select_ln340_2 : 5
		select_ln388_2 : 5
		select_ln340_34 : 6
		zext_ln415_66 : 1
		add_ln415_34 : 2
		tmp_278 : 3
		xor_ln416_64 : 4
		and_ln416_34 : 4
		tmp_279 : 3
		icmp_ln879_37 : 1
		icmp_ln879_38 : 1
		icmp_ln768_34 : 1
		select_ln777_34 : 4
		xor_ln779_3 : 1
		and_ln779_3 : 1
		select_ln416_3 : 4
		and_ln781_3 : 4
		xor_ln785_3 : 5
		or_ln785_3 : 5
		xor_ln785_35 : 1
		and_ln785_3 : 5
		and_ln786_3 : 5
		or_ln786_3 : 5
		xor_ln786_3 : 5
		and_ln786_7 : 5
		or_ln340_3 : 5
		or_ln340_39 : 5
		or_ln340_38 : 5
		select_ln340_3 : 5
		select_ln388_3 : 5
		select_ln340_35 : 6
		mrv : 7
		mrv_1 : 8
		mrv_2 : 9
		mrv_3 : 10
		ret_ln61 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln879_fu_170     |    0    |    9    |
|          |    icmp_ln879_32_fu_186    |    0    |    9    |
|          |      icmp_ln768_fu_192     |    0    |    9    |
|          |    icmp_ln879_33_fu_412    |    0    |    9    |
|          |    icmp_ln879_34_fu_428    |    0    |    9    |
|   icmp   |    icmp_ln768_32_fu_434    |    0    |    9    |
|          |    icmp_ln879_35_fu_654    |    0    |    9    |
|          |    icmp_ln879_36_fu_670    |    0    |    9    |
|          |    icmp_ln768_33_fu_676    |    0    |    9    |
|          |    icmp_ln879_37_fu_896    |    0    |    9    |
|          |    icmp_ln879_38_fu_912    |    0    |    9    |
|          |    icmp_ln768_34_fu_918    |    0    |    9    |
|----------|----------------------------|---------|---------|
|          |     select_ln777_fu_198    |    0    |    2    |
|          |     select_ln416_fu_226    |    0    |    2    |
|          |     select_ln340_fu_306    |    0    |    7    |
|          |     select_ln388_fu_314    |    0    |    7    |
|          |   select_ln340_32_fu_322   |    0    |    7    |
|          |   select_ln777_32_fu_440   |    0    |    2    |
|          |    select_ln416_1_fu_468   |    0    |    2    |
|          |    select_ln340_1_fu_548   |    0    |    7    |
|          |    select_ln388_1_fu_556   |    0    |    7    |
|  select  |   select_ln340_33_fu_564   |    0    |    7    |
|          |   select_ln777_33_fu_682   |    0    |    2    |
|          |    select_ln416_2_fu_710   |    0    |    2    |
|          |    select_ln340_2_fu_790   |    0    |    7    |
|          |    select_ln388_2_fu_798   |    0    |    7    |
|          |   select_ln340_34_fu_806   |    0    |    7    |
|          |   select_ln777_34_fu_924   |    0    |    2    |
|          |    select_ln416_3_fu_952   |    0    |    2    |
|          |   select_ln340_3_fu_1032   |    0    |    7    |
|          |   select_ln388_3_fu_1040   |    0    |    7    |
|          |   select_ln340_35_fu_1048  |    0    |    7    |
|----------|----------------------------|---------|---------|
|          |      add_ln415_fu_126      |    0    |    15   |
|    add   |     add_ln415_32_fu_368    |    0    |    15   |
|          |     add_ln415_33_fu_610    |    0    |    15   |
|          |     add_ln415_34_fu_852    |    0    |    15   |
|----------|----------------------------|---------|---------|
|          |      and_ln416_fu_146      |    0    |    2    |
|          |      and_ln779_fu_220      |    0    |    2    |
|          |      and_ln781_fu_234      |    0    |    2    |
|          |      and_ln785_fu_258      |    0    |    2    |
|          |      and_ln786_fu_264      |    0    |    2    |
|          |     and_ln786_4_fu_282     |    0    |    2    |
|          |     and_ln416_32_fu_388    |    0    |    2    |
|          |     and_ln779_1_fu_462     |    0    |    2    |
|          |     and_ln781_1_fu_476     |    0    |    2    |
|          |     and_ln785_1_fu_500     |    0    |    2    |
|          |     and_ln786_1_fu_506     |    0    |    2    |
|    and   |     and_ln786_5_fu_524     |    0    |    2    |
|          |     and_ln416_33_fu_630    |    0    |    2    |
|          |     and_ln779_2_fu_704     |    0    |    2    |
|          |     and_ln781_2_fu_718     |    0    |    2    |
|          |     and_ln785_2_fu_742     |    0    |    2    |
|          |     and_ln786_2_fu_748     |    0    |    2    |
|          |     and_ln786_6_fu_766     |    0    |    2    |
|          |     and_ln416_34_fu_872    |    0    |    2    |
|          |     and_ln779_3_fu_946     |    0    |    2    |
|          |     and_ln781_3_fu_960     |    0    |    2    |
|          |     and_ln785_3_fu_984     |    0    |    2    |
|          |     and_ln786_3_fu_990     |    0    |    2    |
|          |     and_ln786_7_fu_1008    |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |      xor_ln416_fu_140      |    0    |    2    |
|          |      xor_ln779_fu_214      |    0    |    2    |
|          |      xor_ln785_fu_240      |    0    |    2    |
|          |     xor_ln785_32_fu_252    |    0    |    2    |
|          |      xor_ln786_fu_276      |    0    |    2    |
|          |     xor_ln416_62_fu_382    |    0    |    2    |
|          |     xor_ln779_1_fu_456     |    0    |    2    |
|          |     xor_ln785_1_fu_482     |    0    |    2    |
|          |     xor_ln785_33_fu_494    |    0    |    2    |
|    xor   |     xor_ln786_1_fu_518     |    0    |    2    |
|          |     xor_ln416_63_fu_624    |    0    |    2    |
|          |     xor_ln779_2_fu_698     |    0    |    2    |
|          |     xor_ln785_2_fu_724     |    0    |    2    |
|          |     xor_ln785_34_fu_736    |    0    |    2    |
|          |     xor_ln786_2_fu_760     |    0    |    2    |
|          |     xor_ln416_64_fu_866    |    0    |    2    |
|          |     xor_ln779_3_fu_940     |    0    |    2    |
|          |     xor_ln785_3_fu_966     |    0    |    2    |
|          |     xor_ln785_35_fu_978    |    0    |    2    |
|          |     xor_ln786_3_fu_1002    |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |       or_ln785_fu_246      |    0    |    2    |
|          |       or_ln786_fu_270      |    0    |    2    |
|          |       or_ln340_fu_288      |    0    |    2    |
|          |     or_ln340_33_fu_294     |    0    |    2    |
|          |     or_ln340_32_fu_300     |    0    |    2    |
|          |      or_ln785_1_fu_488     |    0    |    2    |
|          |      or_ln786_1_fu_512     |    0    |    2    |
|          |      or_ln340_1_fu_530     |    0    |    2    |
|          |     or_ln340_35_fu_536     |    0    |    2    |
|    or    |     or_ln340_34_fu_542     |    0    |    2    |
|          |      or_ln785_2_fu_730     |    0    |    2    |
|          |      or_ln786_2_fu_754     |    0    |    2    |
|          |      or_ln340_2_fu_772     |    0    |    2    |
|          |     or_ln340_37_fu_778     |    0    |    2    |
|          |     or_ln340_36_fu_784     |    0    |    2    |
|          |      or_ln785_3_fu_972     |    0    |    2    |
|          |      or_ln786_3_fu_996     |    0    |    2    |
|          |     or_ln340_3_fu_1014     |    0    |    2    |
|          |     or_ln340_39_fu_1020    |    0    |    2    |
|          |     or_ln340_38_fu_1026    |    0    |    2    |
|----------|----------------------------|---------|---------|
|          | data_3_V_read_4_read_fu_64 |    0    |    0    |
|   read   | data_2_V_read_4_read_fu_70 |    0    |    0    |
|          | data_1_V_read_4_read_fu_76 |    0    |    0    |
|          | data_0_V_read_4_read_fu_82 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_257_fu_88       |    0    |    0    |
|          |       tmp_258_fu_106       |    0    |    0    |
|          |       tmp_259_fu_114       |    0    |    0    |
|          |       tmp_260_fu_132       |    0    |    0    |
|          |       tmp_261_fu_152       |    0    |    0    |
|          |       tmp_262_fu_206       |    0    |    0    |
|          |       tmp_263_fu_330       |    0    |    0    |
|          |       tmp_264_fu_348       |    0    |    0    |
|          |       tmp_265_fu_356       |    0    |    0    |
|          |       tmp_266_fu_374       |    0    |    0    |
|          |       tmp_267_fu_394       |    0    |    0    |
| bitselect|       tmp_268_fu_448       |    0    |    0    |
|          |       tmp_269_fu_572       |    0    |    0    |
|          |       tmp_270_fu_590       |    0    |    0    |
|          |       tmp_271_fu_598       |    0    |    0    |
|          |       tmp_272_fu_616       |    0    |    0    |
|          |       tmp_273_fu_636       |    0    |    0    |
|          |       tmp_274_fu_690       |    0    |    0    |
|          |       tmp_275_fu_814       |    0    |    0    |
|          |       tmp_276_fu_832       |    0    |    0    |
|          |       tmp_277_fu_840       |    0    |    0    |
|          |       tmp_278_fu_858       |    0    |    0    |
|          |       tmp_279_fu_878       |    0    |    0    |
|          |       tmp_280_fu_932       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       trunc_ln_fu_96       |    0    |    0    |
|          |      p_Result_s_fu_160     |    0    |    0    |
|          |      p_Result_1_fu_176     |    0    |    0    |
|          |    trunc_ln708_s_fu_338    |    0    |    0    |
|          |    p_Result_15_1_fu_402    |    0    |    0    |
|partselect|    p_Result_16_1_fu_418    |    0    |    0    |
|          |    trunc_ln708_31_fu_580   |    0    |    0    |
|          |    p_Result_15_2_fu_644    |    0    |    0    |
|          |    p_Result_16_2_fu_660    |    0    |    0    |
|          |    trunc_ln708_32_fu_822   |    0    |    0    |
|          |    p_Result_15_3_fu_886    |    0    |    0    |
|          |    p_Result_16_3_fu_902    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln415_fu_122     |    0    |    0    |
|   zext   |    zext_ln415_64_fu_364    |    0    |    0    |
|          |    zext_ln415_65_fu_606    |    0    |    0    |
|          |    zext_ln415_66_fu_848    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         mrv_fu_1056        |    0    |    0    |
|insertvalue|        mrv_1_fu_1062       |    0    |    0    |
|          |        mrv_2_fu_1068       |    0    |    0    |
|          |        mrv_3_fu_1074       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   396   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   396  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   396  |
+-----------+--------+--------+
