.ALIASES
Q_Q1            Q1(c=N00329 b=N00333 e=N00357 ) CN @TEST_EX3.SCHEMATIC1(sch_1):INS28@BIPOLAR.40236.Normal(chips)
R_R1            R1(1=0 2=N00333 ) CN @TEST_EX3.SCHEMATIC1(sch_1):INS55@ANALOG.R.Normal(chips)
R_R2            R2(1=N00333 2=N00305 ) CN @TEST_EX3.SCHEMATIC1(sch_1):INS71@ANALOG.R.Normal(chips)
R_R3            R3(1=N00329 2=N00305 ) CN @TEST_EX3.SCHEMATIC1(sch_1):INS87@ANALOG.R.Normal(chips)
R_R4            R4(1=0 2=N00357 ) CN @TEST_EX3.SCHEMATIC1(sch_1):INS103@ANALOG.R.Normal(chips)
R_R5            R5(1=0 2=N00381 ) CN @TEST_EX3.SCHEMATIC1(sch_1):INS119@ANALOG.R.Normal(chips)
C_C1            C1(1=N00408 2=N00333 ) CN @TEST_EX3.SCHEMATIC1(sch_1):INS170@ANALOG.C.Normal(chips)
C_C2            C2(1=N00329 2=N00381 ) CN @TEST_EX3.SCHEMATIC1(sch_1):INS186@ANALOG.C.Normal(chips)
C_C3            C3(1=0 2=N00357 ) CN @TEST_EX3.SCHEMATIC1(sch_1):INS211@ANALOG.C.Normal(chips)
V_V2            V2(+=N00408 -=0 ) CN @TEST_EX3.SCHEMATIC1(sch_1):INS246@SOURCE.VSIN.Normal(chips)
V_V1            V1(+=N00305 -=0 ) CN @TEST_EX3.SCHEMATIC1(sch_1):INS285@SOURCE.VDC.Normal(chips)
.ENDALIASES
