
SID_IDE_TIM4_DMA_IT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007284  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000638  08007390  08007390  00008390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080079c8  080079c8  00009014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080079c8  080079c8  00009014  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080079c8  080079c8  00009014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080079c8  080079c8  000089c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080079cc  080079cc  000089cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  080079d0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000010b0  20000018  080079e4  00009018  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200010c8  080079e4  000090c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00009014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011b3a  00000000  00000000  0000903d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033cc  00000000  00000000  0001ab77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001108  00000000  00000000  0001df48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d4c  00000000  00000000  0001f050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019894  00000000  00000000  0001fd9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015cc6  00000000  00000000  00039630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009115e  00000000  00000000  0004f2f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e0454  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004658  00000000  00000000  000e0498  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000e4af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000018 	.word	0x20000018
 8000128:	00000000 	.word	0x00000000
 800012c:	08007378 	.word	0x08007378

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000001c 	.word	0x2000001c
 8000148:	08007378 	.word	0x08007378

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__aeabi_f2uiz>:
 8000608:	0042      	lsls	r2, r0, #1
 800060a:	d20e      	bcs.n	800062a <__aeabi_f2uiz+0x22>
 800060c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000610:	d30b      	bcc.n	800062a <__aeabi_f2uiz+0x22>
 8000612:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000616:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800061a:	d409      	bmi.n	8000630 <__aeabi_f2uiz+0x28>
 800061c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000620:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000624:	fa23 f002 	lsr.w	r0, r3, r2
 8000628:	4770      	bx	lr
 800062a:	f04f 0000 	mov.w	r0, #0
 800062e:	4770      	bx	lr
 8000630:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000634:	d101      	bne.n	800063a <__aeabi_f2uiz+0x32>
 8000636:	0242      	lsls	r2, r0, #9
 8000638:	d102      	bne.n	8000640 <__aeabi_f2uiz+0x38>
 800063a:	f04f 30ff 	mov.w	r0, #4294967295
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop

08000648 <ADC_Read_VREFINT>:
  * @retval Сырое значение VREFINT
  * @note   VREFINT имеет номинальное значение 1.2V
  *         Для STM32F1 канал VREFINT = ADC_CHANNEL_17
  */
uint16_t ADC_Read_VREFINT(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b084      	sub	sp, #16
 800064c:	af00      	add	r7, sp, #0
    ADC_ChannelConfTypeDef sConfig = {0};
 800064e:	463b      	mov	r3, r7
 8000650:	2200      	movs	r2, #0
 8000652:	601a      	str	r2, [r3, #0]
 8000654:	605a      	str	r2, [r3, #4]
 8000656:	609a      	str	r2, [r3, #8]
    uint16_t vrefint_value = 0;
 8000658:	2300      	movs	r3, #0
 800065a:	81fb      	strh	r3, [r7, #14]

    // Временно останавливаем DMA для ручного чтения VREFINT
    HAL_ADC_Stop_DMA(&hadc1);
 800065c:	4820      	ldr	r0, [pc, #128]	@ (80006e0 <ADC_Read_VREFINT+0x98>)
 800065e:	f002 fe09 	bl	8003274 <HAL_ADC_Stop_DMA>

    // Настраиваем канал VREFINT (ADC_CHANNEL_VREFINT = 17 для STM32F1)
    sConfig.Channel = ADC_CHANNEL_17;
 8000662:	2311      	movs	r3, #17
 8000664:	603b      	str	r3, [r7, #0]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8000666:	2301      	movs	r3, #1
 8000668:	607b      	str	r3, [r7, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5; // Увеличиваем время выборки для точности
 800066a:	2307      	movs	r3, #7
 800066c:	60bb      	str	r3, [r7, #8]

    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800066e:	463b      	mov	r3, r7
 8000670:	4619      	mov	r1, r3
 8000672:	481b      	ldr	r0, [pc, #108]	@ (80006e0 <ADC_Read_VREFINT+0x98>)
 8000674:	f002 ff28 	bl	80034c8 <HAL_ADC_ConfigChannel>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d112      	bne.n	80006a4 <ADC_Read_VREFINT+0x5c>
    {
        goto restore_adc;
    }

    // Запускаем преобразование
    HAL_ADC_Start(&hadc1);
 800067e:	4818      	ldr	r0, [pc, #96]	@ (80006e0 <ADC_Read_VREFINT+0x98>)
 8000680:	f002 fb3a 	bl	8002cf8 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 8000684:	210a      	movs	r1, #10
 8000686:	4816      	ldr	r0, [pc, #88]	@ (80006e0 <ADC_Read_VREFINT+0x98>)
 8000688:	f002 fc10 	bl	8002eac <HAL_ADC_PollForConversion>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d104      	bne.n	800069c <ADC_Read_VREFINT+0x54>
    {
        vrefint_value = HAL_ADC_GetValue(&hadc1);
 8000692:	4813      	ldr	r0, [pc, #76]	@ (80006e0 <ADC_Read_VREFINT+0x98>)
 8000694:	f002 fe3a 	bl	800330c <HAL_ADC_GetValue>
 8000698:	4603      	mov	r3, r0
 800069a:	81fb      	strh	r3, [r7, #14]
    }

    HAL_ADC_Stop(&hadc1);
 800069c:	4810      	ldr	r0, [pc, #64]	@ (80006e0 <ADC_Read_VREFINT+0x98>)
 800069e:	f002 fbd9 	bl	8002e54 <HAL_ADC_Stop>
 80006a2:	e000      	b.n	80006a6 <ADC_Read_VREFINT+0x5e>
        goto restore_adc;
 80006a4:	bf00      	nop

restore_adc:
    // Восстанавливаем оригинальный канал
    if (current_adc_channel == ADC_CHANNEL_VOLTAGE)
 80006a6:	4b0f      	ldr	r3, [pc, #60]	@ (80006e4 <ADC_Read_VREFINT+0x9c>)
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	2b05      	cmp	r3, #5
 80006ac:	d102      	bne.n	80006b4 <ADC_Read_VREFINT+0x6c>
    {
        sConfig.Channel = ADC_CHANNEL_5;
 80006ae:	2305      	movs	r3, #5
 80006b0:	603b      	str	r3, [r7, #0]
 80006b2:	e001      	b.n	80006b8 <ADC_Read_VREFINT+0x70>
    }
    else
    {
        sConfig.Channel = ADC_CHANNEL_6;
 80006b4:	2306      	movs	r3, #6
 80006b6:	603b      	str	r3, [r7, #0]
    }
    sConfig.Rank = ADC_REGULAR_RANK_1;
 80006b8:	2301      	movs	r3, #1
 80006ba:	607b      	str	r3, [r7, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 80006bc:	2305      	movs	r3, #5
 80006be:	60bb      	str	r3, [r7, #8]
    HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 80006c0:	463b      	mov	r3, r7
 80006c2:	4619      	mov	r1, r3
 80006c4:	4806      	ldr	r0, [pc, #24]	@ (80006e0 <ADC_Read_VREFINT+0x98>)
 80006c6:	f002 feff 	bl	80034c8 <HAL_ADC_ConfigChannel>

    // Перезапускаем DMA с оригинальным каналом
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_dma_buffer, ADC_MAX_FILTER_DEPTH);
 80006ca:	2214      	movs	r2, #20
 80006cc:	4906      	ldr	r1, [pc, #24]	@ (80006e8 <ADC_Read_VREFINT+0xa0>)
 80006ce:	4804      	ldr	r0, [pc, #16]	@ (80006e0 <ADC_Read_VREFINT+0x98>)
 80006d0:	f002 fcf2 	bl	80030b8 <HAL_ADC_Start_DMA>

    return vrefint_value;
 80006d4:	89fb      	ldrh	r3, [r7, #14]
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	3710      	adds	r7, #16
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	20000884 	.word	0x20000884
 80006e4:	20000001 	.word	0x20000001
 80006e8:	20000034 	.word	0x20000034

080006ec <ADC_Get_Actual_VREF>:
  * @brief  Получение фактического значения опорного напряжения
  * @retval Фактическое опорное напряжение в милливольтах
  * @note   Использует известное значение VREFINT (1.2V) для расчета
  */
float ADC_Get_Actual_VREF(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
    static float actual_vref = 3300.0; // Значение по умолчанию
    static uint32_t last_vref_read = 0;

    // Читаем VREFINT не чаще чем раз в 30 секунд (чтобы не мешать основным измерениям)
    if (TICKS_ELAPSED(last_vref_read, 30000))
 80006f2:	4b18      	ldr	r3, [pc, #96]	@ (8000754 <ADC_Get_Actual_VREF+0x68>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	f247 5130 	movw	r1, #30000	@ 0x7530
 80006fa:	4618      	mov	r0, r3
 80006fc:	f000 fce0 	bl	80010c0 <TICKS_ELAPSED>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d020      	beq.n	8000748 <ADC_Get_Actual_VREF+0x5c>
    {
        uint16_t vrefint_raw = ADC_Read_VREFINT();
 8000706:	f7ff ff9f 	bl	8000648 <ADC_Read_VREFINT>
 800070a:	4603      	mov	r3, r0
 800070c:	80fb      	strh	r3, [r7, #6]

        if (vrefint_raw > 100 && vrefint_raw < 4095) // Валидный диапазон
 800070e:	88fb      	ldrh	r3, [r7, #6]
 8000710:	2b64      	cmp	r3, #100	@ 0x64
 8000712:	d919      	bls.n	8000748 <ADC_Get_Actual_VREF+0x5c>
 8000714:	88fb      	ldrh	r3, [r7, #6]
 8000716:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800071a:	4293      	cmp	r3, r2
 800071c:	d814      	bhi.n	8000748 <ADC_Get_Actual_VREF+0x5c>
        {
            // Расчет фактического VREF: VREF_actual = (VREFINT_nominal * 4095) / VREFINT_raw
            // VREFINT_nominal = 1.2V = 1200mV
            actual_vref = (1200.0f * 4095.0f) / (float)vrefint_raw;
 800071e:	88fb      	ldrh	r3, [r7, #6]
 8000720:	4618      	mov	r0, r3
 8000722:	f7ff fdc9 	bl	80002b8 <__aeabi_ui2f>
 8000726:	4603      	mov	r3, r0
 8000728:	4619      	mov	r1, r3
 800072a:	480b      	ldr	r0, [pc, #44]	@ (8000758 <ADC_Get_Actual_VREF+0x6c>)
 800072c:	f7ff fed0 	bl	80004d0 <__aeabi_fdiv>
 8000730:	4603      	mov	r3, r0
 8000732:	461a      	mov	r2, r3
 8000734:	4b09      	ldr	r3, [pc, #36]	@ (800075c <ADC_Get_Actual_VREF+0x70>)
 8000736:	601a      	str	r2, [r3, #0]
            last_vref_read = GET_TICKS();
 8000738:	f000 fcb0 	bl	800109c <GET_TICKS>
 800073c:	4603      	mov	r3, r0
 800073e:	4a05      	ldr	r2, [pc, #20]	@ (8000754 <ADC_Get_Actual_VREF+0x68>)
 8000740:	6013      	str	r3, [r2, #0]

            // Для отладки можно обновить регистр Modbus
            modbus_registers[MB_VREFINT_VALUE] = vrefint_raw;
 8000742:	4a07      	ldr	r2, [pc, #28]	@ (8000760 <ADC_Get_Actual_VREF+0x74>)
 8000744:	88fb      	ldrh	r3, [r7, #6]
 8000746:	8353      	strh	r3, [r2, #26]
        }
    }

    return actual_vref;
 8000748:	4b04      	ldr	r3, [pc, #16]	@ (800075c <ADC_Get_Actual_VREF+0x70>)
 800074a:	681b      	ldr	r3, [r3, #0]
}
 800074c:	4618      	mov	r0, r3
 800074e:	3708      	adds	r7, #8
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	20000090 	.word	0x20000090
 8000758:	4a95f6a0 	.word	0x4a95f6a0
 800075c:	20000004 	.word	0x20000004
 8000760:	20000aa8 	.word	0x20000aa8

08000764 <ADC_Init_Start>:
/**
  * @brief Инициализация и запуск АЦП с DMA в циклическом режиме
  * @retval None
  */
void ADC_Init_Start(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b084      	sub	sp, #16
 8000768:	af00      	add	r7, sp, #0
    ADC_ChannelConfTypeDef sConfig = {0};
 800076a:	463b      	mov	r3, r7
 800076c:	2200      	movs	r2, #0
 800076e:	601a      	str	r2, [r3, #0]
 8000770:	605a      	str	r2, [r3, #4]
 8000772:	609a      	str	r2, [r3, #8]
    
    // Останавливаем АЦП и DMA перед перенастройкой канала
    if (adc_initialized)
 8000774:	4b28      	ldr	r3, [pc, #160]	@ (8000818 <ADC_Init_Start+0xb4>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d002      	beq.n	8000782 <ADC_Init_Start+0x1e>
    {
        HAL_ADC_Stop_DMA(&hadc1);
 800077c:	4827      	ldr	r0, [pc, #156]	@ (800081c <ADC_Init_Start+0xb8>)
 800077e:	f002 fd79 	bl	8003274 <HAL_ADC_Stop_DMA>
    }
    
    // СБРОС состояния фильтра при смене канала
    filter_running_sum = 0;
 8000782:	4b27      	ldr	r3, [pc, #156]	@ (8000820 <ADC_Init_Start+0xbc>)
 8000784:	2200      	movs	r2, #0
 8000786:	601a      	str	r2, [r3, #0]
    filter_write_index = 0;
 8000788:	4b26      	ldr	r3, [pc, #152]	@ (8000824 <ADC_Init_Start+0xc0>)
 800078a:	2200      	movs	r2, #0
 800078c:	701a      	strb	r2, [r3, #0]
    filter_samples_collected = 0;
 800078e:	4b26      	ldr	r3, [pc, #152]	@ (8000828 <ADC_Init_Start+0xc4>)
 8000790:	2200      	movs	r2, #0
 8000792:	701a      	strb	r2, [r3, #0]
    filter_initialized = false;
 8000794:	4b25      	ldr	r3, [pc, #148]	@ (800082c <ADC_Init_Start+0xc8>)
 8000796:	2200      	movs	r2, #0
 8000798:	701a      	strb	r2, [r3, #0]

    // Определяем текущий канал из регистра Modbus
    current_adc_channel = (modbus_registers[MB_ADC_CH_SELECT] == 0) ? 
 800079a:	4b25      	ldr	r3, [pc, #148]	@ (8000830 <ADC_Init_Start+0xcc>)
 800079c:	8a9b      	ldrh	r3, [r3, #20]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d101      	bne.n	80007a6 <ADC_Init_Start+0x42>
 80007a2:	2205      	movs	r2, #5
 80007a4:	e000      	b.n	80007a8 <ADC_Init_Start+0x44>
 80007a6:	2206      	movs	r2, #6
 80007a8:	4b22      	ldr	r3, [pc, #136]	@ (8000834 <ADC_Init_Start+0xd0>)
 80007aa:	701a      	strb	r2, [r3, #0]
                          ADC_CHANNEL_VOLTAGE : ADC_CHANNEL_CURRENT;
    
    // Настраиваем канал АЦП
    sConfig.Channel = (current_adc_channel == ADC_CHANNEL_VOLTAGE) ? 5 : 6;
 80007ac:	4b21      	ldr	r3, [pc, #132]	@ (8000834 <ADC_Init_Start+0xd0>)
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	2b05      	cmp	r3, #5
 80007b2:	d101      	bne.n	80007b8 <ADC_Init_Start+0x54>
 80007b4:	2305      	movs	r3, #5
 80007b6:	e000      	b.n	80007ba <ADC_Init_Start+0x56>
 80007b8:	2306      	movs	r3, #6
 80007ba:	603b      	str	r3, [r7, #0]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 80007bc:	2301      	movs	r3, #1
 80007be:	607b      	str	r3, [r7, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 80007c0:	2305      	movs	r3, #5
 80007c2:	60bb      	str	r3, [r7, #8]
    
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007c4:	463b      	mov	r3, r7
 80007c6:	4619      	mov	r1, r3
 80007c8:	4814      	ldr	r0, [pc, #80]	@ (800081c <ADC_Init_Start+0xb8>)
 80007ca:	f002 fe7d 	bl	80034c8 <HAL_ADC_ConfigChannel>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d001      	beq.n	80007d8 <ADC_Init_Start+0x74>
    {
        Error_Handler();
 80007d4:	f000 fff4 	bl	80017c0 <Error_Handler>
    }
    
    // ИНИЦИАЛИЗАЦИЯ DMA буфера нулями
    for (int i = 0; i < ADC_MAX_FILTER_DEPTH; i++)
 80007d8:	2300      	movs	r3, #0
 80007da:	60fb      	str	r3, [r7, #12]
 80007dc:	e007      	b.n	80007ee <ADC_Init_Start+0x8a>
    {
        adc_dma_buffer[i] = 0;
 80007de:	4a16      	ldr	r2, [pc, #88]	@ (8000838 <ADC_Init_Start+0xd4>)
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	2100      	movs	r1, #0
 80007e4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < ADC_MAX_FILTER_DEPTH; i++)
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	3301      	adds	r3, #1
 80007ec:	60fb      	str	r3, [r7, #12]
 80007ee:	68fb      	ldr	r3, [r7, #12]
 80007f0:	2b13      	cmp	r3, #19
 80007f2:	ddf4      	ble.n	80007de <ADC_Init_Start+0x7a>
    }

    // Запускаем АЦП с DMA в ЦИКЛИЧЕСКОМ РЕЖИМЕ
    if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_dma_buffer, ADC_MAX_FILTER_DEPTH) != HAL_OK)
 80007f4:	2214      	movs	r2, #20
 80007f6:	4910      	ldr	r1, [pc, #64]	@ (8000838 <ADC_Init_Start+0xd4>)
 80007f8:	4808      	ldr	r0, [pc, #32]	@ (800081c <ADC_Init_Start+0xb8>)
 80007fa:	f002 fc5d 	bl	80030b8 <HAL_ADC_Start_DMA>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <ADC_Init_Start+0xa4>
    {
        Error_Handler();
 8000804:	f000 ffdc 	bl	80017c0 <Error_Handler>
    }
    
    adc_initialized = true;
 8000808:	4b03      	ldr	r3, [pc, #12]	@ (8000818 <ADC_Init_Start+0xb4>)
 800080a:	2201      	movs	r2, #1
 800080c:	701a      	strb	r2, [r3, #0]
}
 800080e:	bf00      	nop
 8000810:	3710      	adds	r7, #16
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	2000008d 	.word	0x2000008d
 800081c:	20000884 	.word	0x20000884
 8000820:	2000005c 	.word	0x2000005c
 8000824:	20000088 	.word	0x20000088
 8000828:	20000089 	.word	0x20000089
 800082c:	2000008c 	.word	0x2000008c
 8000830:	20000aa8 	.word	0x20000aa8
 8000834:	20000001 	.word	0x20000001
 8000838:	20000034 	.word	0x20000034

0800083c <ADC_Set_Poll_Period>:
  * @retval None
  * @note Динамически изменяет период TIM3, который запускает преобразования АЦП
  *       через TRGO. TIM3 работает в режиме Master для аппаратного триггера АЦП.
  */
void ADC_Set_Poll_Period(uint16_t period_ms)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
 8000842:	4603      	mov	r3, r0
 8000844:	80fb      	strh	r3, [r7, #6]
    /* USER CODE BEGIN ADC_Set_Poll_Period_1 */
    
    // Ограничение периода в диапазоне 5-30 мс
    if (period_ms < ADC_MIN_POLL_PERIOD) 
 8000846:	88fb      	ldrh	r3, [r7, #6]
 8000848:	2b04      	cmp	r3, #4
 800084a:	d802      	bhi.n	8000852 <ADC_Set_Poll_Period+0x16>
    {
        period_ms = ADC_MIN_POLL_PERIOD;
 800084c:	2305      	movs	r3, #5
 800084e:	80fb      	strh	r3, [r7, #6]
 8000850:	e004      	b.n	800085c <ADC_Set_Poll_Period+0x20>
    }
    else if (period_ms > ADC_MAX_POLL_PERIOD) 
 8000852:	88fb      	ldrh	r3, [r7, #6]
 8000854:	2b1e      	cmp	r3, #30
 8000856:	d901      	bls.n	800085c <ADC_Set_Poll_Period+0x20>
    {
        period_ms = ADC_MAX_POLL_PERIOD;
 8000858:	231e      	movs	r3, #30
 800085a:	80fb      	strh	r3, [r7, #6]
    }
    
    // Обновляем значение в регистре Modbus
    modbus_registers[MB_ADC_POLL_PERIOD] = period_ms;
 800085c:	4a11      	ldr	r2, [pc, #68]	@ (80008a4 <ADC_Set_Poll_Period+0x68>)
 800085e:	88fb      	ldrh	r3, [r7, #6]
 8000860:	82d3      	strh	r3, [r2, #22]
    
    // Останавливаем таймер перед перенастройкой
    HAL_TIM_Base_Stop_IT(&htim3);
 8000862:	4811      	ldr	r0, [pc, #68]	@ (80008a8 <ADC_Set_Poll_Period+0x6c>)
 8000864:	f004 fffa 	bl	800585c <HAL_TIM_Base_Stop_IT>
    
    // Устанавливаем новый период для TIM3
    // Period = period_ms - 1 (счет от 0 до Period включительно)
    __HAL_TIM_SET_AUTORELOAD(&htim3, period_ms - 1);
 8000868:	88fb      	ldrh	r3, [r7, #6]
 800086a:	1e5a      	subs	r2, r3, #1
 800086c:	4b0e      	ldr	r3, [pc, #56]	@ (80008a8 <ADC_Set_Poll_Period+0x6c>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000872:	88fb      	ldrh	r3, [r7, #6]
 8000874:	3b01      	subs	r3, #1
 8000876:	461a      	mov	r2, r3
 8000878:	4b0b      	ldr	r3, [pc, #44]	@ (80008a8 <ADC_Set_Poll_Period+0x6c>)
 800087a:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COUNTER(&htim3, 0);
 800087c:	4b0a      	ldr	r3, [pc, #40]	@ (80008a8 <ADC_Set_Poll_Period+0x6c>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	2200      	movs	r2, #0
 8000882:	625a      	str	r2, [r3, #36]	@ 0x24
    
    // Принудительное обновление регистров таймера
    TIM3->EGR = TIM_EGR_UG;
 8000884:	4b09      	ldr	r3, [pc, #36]	@ (80008ac <ADC_Set_Poll_Period+0x70>)
 8000886:	2201      	movs	r2, #1
 8000888:	615a      	str	r2, [r3, #20]
    
    // Перезапускаем таймер
    if (HAL_TIM_Base_Start_IT(&htim3) != HAL_OK)
 800088a:	4807      	ldr	r0, [pc, #28]	@ (80008a8 <ADC_Set_Poll_Period+0x6c>)
 800088c:	f004 ff94 	bl	80057b8 <HAL_TIM_Base_Start_IT>
 8000890:	4603      	mov	r3, r0
 8000892:	2b00      	cmp	r3, #0
 8000894:	d001      	beq.n	800089a <ADC_Set_Poll_Period+0x5e>
    {
        Error_Handler();
 8000896:	f000 ff93 	bl	80017c0 <Error_Handler>
    }
    
    /* USER CODE END ADC_Set_Poll_Period_1 */
}
 800089a:	bf00      	nop
 800089c:	3708      	adds	r7, #8
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	20000aa8 	.word	0x20000aa8
 80008a8:	20000940 	.word	0x20000940
 80008ac:	40000400 	.word	0x40000400

080008b0 <ADC_Update_Filter>:
  * @note   Адаптировано для работы с CIRCULAR DMA буфером
  * 		Вызывается при получении новых данных АЦП, работает независимо от Modbus
  *         Использует кольцевой буфер ADC, где данные постоянно обновляются
  */
void ADC_Update_Filter(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b087      	sub	sp, #28
 80008b4:	af00      	add	r7, sp, #0
    uint16_t new_sample;
    uint32_t primask;
    
    // Получаем текущую глубину фильтра из регистра Modbus
    uint8_t target_depth = modbus_registers[MB_ADC_FILTER_DEPTH];
 80008b6:	4b5b      	ldr	r3, [pc, #364]	@ (8000a24 <ADC_Update_Filter+0x174>)
 80008b8:	8b1b      	ldrh	r3, [r3, #24]
 80008ba:	75fb      	strb	r3, [r7, #23]
    if (target_depth > ADC_MAX_FILTER_DEPTH) {
 80008bc:	7dfb      	ldrb	r3, [r7, #23]
 80008be:	2b14      	cmp	r3, #20
 80008c0:	d901      	bls.n	80008c6 <ADC_Update_Filter+0x16>
        target_depth = ADC_MAX_FILTER_DEPTH;
 80008c2:	2314      	movs	r3, #20
 80008c4:	75fb      	strb	r3, [r7, #23]
    }

    // Обнаружение изменения глубины фильтра - сброс состояния
    if (target_depth != filter_current_depth && filter_initialized)
 80008c6:	4b58      	ldr	r3, [pc, #352]	@ (8000a28 <ADC_Update_Filter+0x178>)
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	7dfa      	ldrb	r2, [r7, #23]
 80008cc:	429a      	cmp	r2, r3
 80008ce:	d01d      	beq.n	800090c <ADC_Update_Filter+0x5c>
 80008d0:	4b56      	ldr	r3, [pc, #344]	@ (8000a2c <ADC_Update_Filter+0x17c>)
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d019      	beq.n	800090c <ADC_Update_Filter+0x5c>
    {
        filter_running_sum = 0;
 80008d8:	4b55      	ldr	r3, [pc, #340]	@ (8000a30 <ADC_Update_Filter+0x180>)
 80008da:	2200      	movs	r2, #0
 80008dc:	601a      	str	r2, [r3, #0]
        filter_write_index = 0;
 80008de:	4b55      	ldr	r3, [pc, #340]	@ (8000a34 <ADC_Update_Filter+0x184>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	701a      	strb	r2, [r3, #0]
        filter_samples_collected = 0;
 80008e4:	4b54      	ldr	r3, [pc, #336]	@ (8000a38 <ADC_Update_Filter+0x188>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	701a      	strb	r2, [r3, #0]
        filter_current_depth = target_depth;
 80008ea:	4a4f      	ldr	r2, [pc, #316]	@ (8000a28 <ADC_Update_Filter+0x178>)
 80008ec:	7dfb      	ldrb	r3, [r7, #23]
 80008ee:	7013      	strb	r3, [r2, #0]

        // Инициализация буфера нулями
        for (int i = 0; i < ADC_MAX_FILTER_DEPTH; i++)
 80008f0:	2300      	movs	r3, #0
 80008f2:	613b      	str	r3, [r7, #16]
 80008f4:	e007      	b.n	8000906 <ADC_Update_Filter+0x56>
        {
            filter_sample_buffer[i] = 0;
 80008f6:	4a51      	ldr	r2, [pc, #324]	@ (8000a3c <ADC_Update_Filter+0x18c>)
 80008f8:	693b      	ldr	r3, [r7, #16]
 80008fa:	2100      	movs	r1, #0
 80008fc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for (int i = 0; i < ADC_MAX_FILTER_DEPTH; i++)
 8000900:	693b      	ldr	r3, [r7, #16]
 8000902:	3301      	adds	r3, #1
 8000904:	613b      	str	r3, [r7, #16]
 8000906:	693b      	ldr	r3, [r7, #16]
 8000908:	2b13      	cmp	r3, #19
 800090a:	ddf4      	ble.n	80008f6 <ADC_Update_Filter+0x46>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800090c:	f3ef 8310 	mrs	r3, PRIMASK
 8000910:	603b      	str	r3, [r7, #0]
  return(result);
 8000912:	683b      	ldr	r3, [r7, #0]
        }
    }

    // КРИТИЧЕСКАЯ СЕКЦИЯ: Запрещаем прерывания на время чтения DMA буфера
    primask = __get_PRIMASK();
 8000914:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8000916:	b672      	cpsid	i
}
 8000918:	bf00      	nop
    __disable_irq();

    // В CIRCULAR DMA последнее значение всегда в adc_dma_buffer[0]
    // DMA автоматически перезаписывает буфер по кругу
    new_sample = adc_dma_buffer[0];
 800091a:	4b49      	ldr	r3, [pc, #292]	@ (8000a40 <ADC_Update_Filter+0x190>)
 800091c:	881b      	ldrh	r3, [r3, #0]
 800091e:	817b      	strh	r3, [r7, #10]
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	f383 8810 	msr	PRIMASK, r3
}
 800092a:	bf00      	nop

    // Восстанавливаем состояние прерываний
    __set_PRIMASK(primask);

    // Валидация значения ADC
    if (new_sample > 4095) {
 800092c:	897b      	ldrh	r3, [r7, #10]
 800092e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000932:	d271      	bcs.n	8000a18 <ADC_Update_Filter+0x168>
        return; // Игнорируем некорректные значения
    }

    // Если фильтрация отключена (глубина = 0)
    if (filter_current_depth == 0) {
 8000934:	4b3c      	ldr	r3, [pc, #240]	@ (8000a28 <ADC_Update_Filter+0x178>)
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	2b00      	cmp	r3, #0
 800093a:	d106      	bne.n	800094a <ADC_Update_Filter+0x9a>
        current_filtered_value = new_sample;
 800093c:	4a41      	ldr	r2, [pc, #260]	@ (8000a44 <ADC_Update_Filter+0x194>)
 800093e:	897b      	ldrh	r3, [r7, #10]
 8000940:	8013      	strh	r3, [r2, #0]
        filter_initialized = true;
 8000942:	4b3a      	ldr	r3, [pc, #232]	@ (8000a2c <ADC_Update_Filter+0x17c>)
 8000944:	2201      	movs	r2, #1
 8000946:	701a      	strb	r2, [r3, #0]
        return;
 8000948:	e067      	b.n	8000a1a <ADC_Update_Filter+0x16a>
    }
    
    // АЛГОРИТМ СКОЛЬЗЯЩЕГО СРЕДНЕГО ДЛЯ CIRCULAR DMA

    if (filter_samples_collected < filter_current_depth)
 800094a:	4b3b      	ldr	r3, [pc, #236]	@ (8000a38 <ADC_Update_Filter+0x188>)
 800094c:	781a      	ldrb	r2, [r3, #0]
 800094e:	4b36      	ldr	r3, [pc, #216]	@ (8000a28 <ADC_Update_Filter+0x178>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	429a      	cmp	r2, r3
 8000954:	d22b      	bcs.n	80009ae <ADC_Update_Filter+0xfe>
    {
        // Фаза начального накопления - заполняем буфер
        filter_sample_buffer[filter_write_index] = new_sample;
 8000956:	4b37      	ldr	r3, [pc, #220]	@ (8000a34 <ADC_Update_Filter+0x184>)
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	4619      	mov	r1, r3
 800095c:	4a37      	ldr	r2, [pc, #220]	@ (8000a3c <ADC_Update_Filter+0x18c>)
 800095e:	897b      	ldrh	r3, [r7, #10]
 8000960:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        filter_running_sum += new_sample;
 8000964:	897a      	ldrh	r2, [r7, #10]
 8000966:	4b32      	ldr	r3, [pc, #200]	@ (8000a30 <ADC_Update_Filter+0x180>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	4413      	add	r3, r2
 800096c:	4a30      	ldr	r2, [pc, #192]	@ (8000a30 <ADC_Update_Filter+0x180>)
 800096e:	6013      	str	r3, [r2, #0]
        filter_samples_collected++;
 8000970:	4b31      	ldr	r3, [pc, #196]	@ (8000a38 <ADC_Update_Filter+0x188>)
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	3301      	adds	r3, #1
 8000976:	b2da      	uxtb	r2, r3
 8000978:	4b2f      	ldr	r3, [pc, #188]	@ (8000a38 <ADC_Update_Filter+0x188>)
 800097a:	701a      	strb	r2, [r3, #0]
        filter_write_index++;
 800097c:	4b2d      	ldr	r3, [pc, #180]	@ (8000a34 <ADC_Update_Filter+0x184>)
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	3301      	adds	r3, #1
 8000982:	b2da      	uxtb	r2, r3
 8000984:	4b2b      	ldr	r3, [pc, #172]	@ (8000a34 <ADC_Update_Filter+0x184>)
 8000986:	701a      	strb	r2, [r3, #0]

        // Если заполнили буфер, переходим в циклический режим
        if (filter_samples_collected == filter_current_depth)
 8000988:	4b2b      	ldr	r3, [pc, #172]	@ (8000a38 <ADC_Update_Filter+0x188>)
 800098a:	781a      	ldrb	r2, [r3, #0]
 800098c:	4b26      	ldr	r3, [pc, #152]	@ (8000a28 <ADC_Update_Filter+0x178>)
 800098e:	781b      	ldrb	r3, [r3, #0]
 8000990:	429a      	cmp	r2, r3
 8000992:	d102      	bne.n	800099a <ADC_Update_Filter+0xea>
        {
            filter_write_index = 0; // Следующая запись будет в начало
 8000994:	4b27      	ldr	r3, [pc, #156]	@ (8000a34 <ADC_Update_Filter+0x184>)
 8000996:	2200      	movs	r2, #0
 8000998:	701a      	strb	r2, [r3, #0]
        }

        // Временное значение - среднее по накопленным samples
        current_filtered_value = filter_running_sum / filter_samples_collected;
 800099a:	4b25      	ldr	r3, [pc, #148]	@ (8000a30 <ADC_Update_Filter+0x180>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	4a26      	ldr	r2, [pc, #152]	@ (8000a38 <ADC_Update_Filter+0x188>)
 80009a0:	7812      	ldrb	r2, [r2, #0]
 80009a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80009a6:	b29a      	uxth	r2, r3
 80009a8:	4b26      	ldr	r3, [pc, #152]	@ (8000a44 <ADC_Update_Filter+0x194>)
 80009aa:	801a      	strh	r2, [r3, #0]
 80009ac:	e02b      	b.n	8000a06 <ADC_Update_Filter+0x156>
    else
    {
        // Фаза скользящего среднего - полный буфер

        // Сохраняем самое старое значение для вычитания
        uint16_t oldest_sample = filter_sample_buffer[filter_write_index];
 80009ae:	4b21      	ldr	r3, [pc, #132]	@ (8000a34 <ADC_Update_Filter+0x184>)
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	461a      	mov	r2, r3
 80009b4:	4b21      	ldr	r3, [pc, #132]	@ (8000a3c <ADC_Update_Filter+0x18c>)
 80009b6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80009ba:	813b      	strh	r3, [r7, #8]

        // Заменяем самое старое значение новым
        filter_sample_buffer[filter_write_index] = new_sample;
 80009bc:	4b1d      	ldr	r3, [pc, #116]	@ (8000a34 <ADC_Update_Filter+0x184>)
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	4619      	mov	r1, r3
 80009c2:	4a1e      	ldr	r2, [pc, #120]	@ (8000a3c <ADC_Update_Filter+0x18c>)
 80009c4:	897b      	ldrh	r3, [r7, #10]
 80009c6:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]

        // Обновляем running sum: вычитаем старое, добавляем новое
        filter_running_sum = filter_running_sum - oldest_sample + new_sample;
 80009ca:	4b19      	ldr	r3, [pc, #100]	@ (8000a30 <ADC_Update_Filter+0x180>)
 80009cc:	681a      	ldr	r2, [r3, #0]
 80009ce:	893b      	ldrh	r3, [r7, #8]
 80009d0:	1ad2      	subs	r2, r2, r3
 80009d2:	897b      	ldrh	r3, [r7, #10]
 80009d4:	4413      	add	r3, r2
 80009d6:	4a16      	ldr	r2, [pc, #88]	@ (8000a30 <ADC_Update_Filter+0x180>)
 80009d8:	6013      	str	r3, [r2, #0]

        // Перемещаем индекс записи по кругу
        filter_write_index = (filter_write_index + 1) % filter_current_depth;
 80009da:	4b16      	ldr	r3, [pc, #88]	@ (8000a34 <ADC_Update_Filter+0x184>)
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	3301      	adds	r3, #1
 80009e0:	4a11      	ldr	r2, [pc, #68]	@ (8000a28 <ADC_Update_Filter+0x178>)
 80009e2:	7812      	ldrb	r2, [r2, #0]
 80009e4:	fb93 f1f2 	sdiv	r1, r3, r2
 80009e8:	fb01 f202 	mul.w	r2, r1, r2
 80009ec:	1a9b      	subs	r3, r3, r2
 80009ee:	b2da      	uxtb	r2, r3
 80009f0:	4b10      	ldr	r3, [pc, #64]	@ (8000a34 <ADC_Update_Filter+0x184>)
 80009f2:	701a      	strb	r2, [r3, #0]

        // Вычисляем новое отфильтрованное значение
        current_filtered_value = filter_running_sum / filter_current_depth;
 80009f4:	4b0e      	ldr	r3, [pc, #56]	@ (8000a30 <ADC_Update_Filter+0x180>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a0b      	ldr	r2, [pc, #44]	@ (8000a28 <ADC_Update_Filter+0x178>)
 80009fa:	7812      	ldrb	r2, [r2, #0]
 80009fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8000a00:	b29a      	uxth	r2, r3
 8000a02:	4b10      	ldr	r3, [pc, #64]	@ (8000a44 <ADC_Update_Filter+0x194>)
 8000a04:	801a      	strh	r2, [r3, #0]
    }
    
    // Обновляем регистры Modbus с отфильтрованными значениями
    modbus_registers[MB_ADC_RAW_VALUE] = current_filtered_value;
 8000a06:	4b0f      	ldr	r3, [pc, #60]	@ (8000a44 <ADC_Update_Filter+0x194>)
 8000a08:	881a      	ldrh	r2, [r3, #0]
 8000a0a:	4b06      	ldr	r3, [pc, #24]	@ (8000a24 <ADC_Update_Filter+0x174>)
 8000a0c:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8

    filter_initialized = true;
 8000a10:	4b06      	ldr	r3, [pc, #24]	@ (8000a2c <ADC_Update_Filter+0x17c>)
 8000a12:	2201      	movs	r2, #1
 8000a14:	701a      	strb	r2, [r3, #0]
 8000a16:	e000      	b.n	8000a1a <ADC_Update_Filter+0x16a>
        return; // Игнорируем некорректные значения
 8000a18:	bf00      	nop
}
 8000a1a:	371c      	adds	r7, #28
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bc80      	pop	{r7}
 8000a20:	4770      	bx	lr
 8000a22:	bf00      	nop
 8000a24:	20000aa8 	.word	0x20000aa8
 8000a28:	20000000 	.word	0x20000000
 8000a2c:	2000008c 	.word	0x2000008c
 8000a30:	2000005c 	.word	0x2000005c
 8000a34:	20000088 	.word	0x20000088
 8000a38:	20000089 	.word	0x20000089
 8000a3c:	20000060 	.word	0x20000060
 8000a40:	20000034 	.word	0x20000034
 8000a44:	2000008a 	.word	0x2000008a

08000a48 <ADC_Get_Latest_Raw_Value>:
  * @brief  Получение последнего сырого значения из CIRCULAR DMA буфера
  * @retval Последнее значение ADC (0-4095)
  * @note   Безопасное чтение из DMA буфера с защитой от прерываний
  */
uint16_t ADC_Get_Latest_Raw_Value(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b085      	sub	sp, #20
 8000a4c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000a4e:	f3ef 8310 	mrs	r3, PRIMASK
 8000a52:	603b      	str	r3, [r7, #0]
  return(result);
 8000a54:	683b      	ldr	r3, [r7, #0]
    uint16_t raw_value;
    uint32_t primask = __get_PRIMASK();
 8000a56:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8000a58:	b672      	cpsid	i
}
 8000a5a:	bf00      	nop

    __disable_irq();
    raw_value = adc_dma_buffer[0]; // Всегда последнее значение в CIRCULAR DMA
 8000a5c:	4b07      	ldr	r3, [pc, #28]	@ (8000a7c <ADC_Get_Latest_Raw_Value+0x34>)
 8000a5e:	881b      	ldrh	r3, [r3, #0]
 8000a60:	817b      	strh	r3, [r7, #10]
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	f383 8810 	msr	PRIMASK, r3
}
 8000a6c:	bf00      	nop
    __set_PRIMASK(primask);

    return raw_value;
 8000a6e:	897b      	ldrh	r3, [r7, #10]
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	3714      	adds	r7, #20
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bc80      	pop	{r7}
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop
 8000a7c:	20000034 	.word	0x20000034

08000a80 <ADC_Get_Filtered_Raw_Value>:
  * @brief  Получение текущего отфильтрованного значения АЦП
  * @retval Отфильтрованное значение АЦП (0-4095)
  * @note   Возвращает заранее рассчитанное значение из автономного фильтра
  */
uint16_t ADC_Get_Filtered_Raw_Value(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
    // Если фильтр еще не инициализирован, возвращаем текущее значение из DMA
    if (!filter_initialized) {
 8000a84:	4b07      	ldr	r3, [pc, #28]	@ (8000aa4 <ADC_Get_Filtered_Raw_Value+0x24>)
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	f083 0301 	eor.w	r3, r3, #1
 8000a8c:	b2db      	uxtb	r3, r3
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d003      	beq.n	8000a9a <ADC_Get_Filtered_Raw_Value+0x1a>
        return ADC_Get_Latest_Raw_Value();
 8000a92:	f7ff ffd9 	bl	8000a48 <ADC_Get_Latest_Raw_Value>
 8000a96:	4603      	mov	r3, r0
 8000a98:	e001      	b.n	8000a9e <ADC_Get_Filtered_Raw_Value+0x1e>
    }

    return current_filtered_value;
 8000a9a:	4b03      	ldr	r3, [pc, #12]	@ (8000aa8 <ADC_Get_Filtered_Raw_Value+0x28>)
 8000a9c:	881b      	ldrh	r3, [r3, #0]
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	2000008c 	.word	0x2000008c
 8000aa8:	2000008a 	.word	0x2000008a

08000aac <ADC_Get_Scaled_Value>:
  * @brief Получение откалиброванного значения в физических единицах
  * @retval Откалиброванное значение в милливольтах (канал 1) или микроамперах (канал 2)
  * @note Использует VREFINT для точного преобразования
  */
int32_t ADC_Get_Scaled_Value(void)
{
 8000aac:	b590      	push	{r4, r7, lr}
 8000aae:	b087      	sub	sp, #28
 8000ab0:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN ADC_Get_Scaled_Value_1 */
    uint16_t raw_value = ADC_Get_Filtered_Raw_Value();
 8000ab2:	f7ff ffe5 	bl	8000a80 <ADC_Get_Filtered_Raw_Value>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	827b      	strh	r3, [r7, #18]
    int32_t scaled_value;
    int32_t physical_value;

    // Получаем фактическое опорное напряжение через VREFINT
    float actual_vref = ADC_Get_Actual_VREF();
 8000aba:	f7ff fe17 	bl	80006ec <ADC_Get_Actual_VREF>
 8000abe:	60f8      	str	r0, [r7, #12]

    // Преобразование сырого значения АЦП в милливольты
    // V_measured = (raw_value * VREF_actual) / 4095
    uint32_t voltage_mv = ((uint32_t)raw_value * (uint32_t)actual_vref) / 4095UL;
 8000ac0:	8a7c      	ldrh	r4, [r7, #18]
 8000ac2:	68f8      	ldr	r0, [r7, #12]
 8000ac4:	f7ff fda0 	bl	8000608 <__aeabi_f2uiz>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	fb03 f204 	mul.w	r2, r3, r4
 8000ace:	4b29      	ldr	r3, [pc, #164]	@ (8000b74 <ADC_Get_Scaled_Value+0xc8>)
 8000ad0:	fba3 1302 	umull	r1, r3, r3, r2
 8000ad4:	1ad2      	subs	r2, r2, r3
 8000ad6:	0852      	lsrs	r2, r2, #1
 8000ad8:	4413      	add	r3, r2
 8000ada:	0adb      	lsrs	r3, r3, #11
 8000adc:	60bb      	str	r3, [r7, #8]
    
    // Применяем калибровочные коэффициенты в зависимости от активного канала
    if (current_adc_channel == ADC_CHANNEL_VOLTAGE)
 8000ade:	4b26      	ldr	r3, [pc, #152]	@ (8000b78 <ADC_Get_Scaled_Value+0xcc>)
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	2b05      	cmp	r3, #5
 8000ae4:	d120      	bne.n	8000b28 <ADC_Get_Scaled_Value+0x7c>
    {
        // Канал 1: Напряжение 0-5V через делитель
        // Предполагаем делитель 5V -> 3.3V: V_input = V_measured * (R1+R2)/R2
        // Для делителя 5V->3.3V: коэффициент = 5000/3300 ≈ 1.515
        physical_value = (voltage_mv * 5000UL) / 3300UL;
 8000ae6:	68bb      	ldr	r3, [r7, #8]
 8000ae8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000aec:	fb02 f303 	mul.w	r3, r2, r3
 8000af0:	089b      	lsrs	r3, r3, #2
 8000af2:	4a22      	ldr	r2, [pc, #136]	@ (8000b7c <ADC_Get_Scaled_Value+0xd0>)
 8000af4:	fba2 2303 	umull	r2, r3, r2, r3
 8000af8:	095b      	lsrs	r3, r3, #5
 8000afa:	607b      	str	r3, [r7, #4]

        // Применяем калибровку: scaled = (physical * mult / 1000) + offset
        scaled_value = ((int32_t)physical_value * modbus_registers[MB_CALIB_CH1_MULT]) / 1000;
 8000afc:	4b20      	ldr	r3, [pc, #128]	@ (8000b80 <ADC_Get_Scaled_Value+0xd4>)
 8000afe:	f8b3 3190 	ldrh.w	r3, [r3, #400]	@ 0x190
 8000b02:	461a      	mov	r2, r3
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	fb02 f303 	mul.w	r3, r2, r3
 8000b0a:	4a1e      	ldr	r2, [pc, #120]	@ (8000b84 <ADC_Get_Scaled_Value+0xd8>)
 8000b0c:	fb82 1203 	smull	r1, r2, r2, r3
 8000b10:	1192      	asrs	r2, r2, #6
 8000b12:	17db      	asrs	r3, r3, #31
 8000b14:	1ad3      	subs	r3, r2, r3
 8000b16:	617b      	str	r3, [r7, #20]
        scaled_value += (int32_t)modbus_registers[MB_CALIB_CH1_OFFSET];
 8000b18:	4b19      	ldr	r3, [pc, #100]	@ (8000b80 <ADC_Get_Scaled_Value+0xd4>)
 8000b1a:	f8b3 3192 	ldrh.w	r3, [r3, #402]	@ 0x192
 8000b1e:	461a      	mov	r2, r3
 8000b20:	697b      	ldr	r3, [r7, #20]
 8000b22:	4413      	add	r3, r2
 8000b24:	617b      	str	r3, [r7, #20]
 8000b26:	e01f      	b.n	8000b68 <ADC_Get_Scaled_Value+0xbc>
    else
    {
        // Канал 2: Ток 0-20mA через шунт
        // Предполагаем: 20mA -> 3.3V, I_uA = V_measured * 20000 / 3300
        // 20mA = 20000 микроампер
        physical_value = (voltage_mv * 20000UL) / 3300UL;
 8000b28:	68bb      	ldr	r3, [r7, #8]
 8000b2a:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8000b2e:	fb02 f303 	mul.w	r3, r2, r3
 8000b32:	089b      	lsrs	r3, r3, #2
 8000b34:	4a11      	ldr	r2, [pc, #68]	@ (8000b7c <ADC_Get_Scaled_Value+0xd0>)
 8000b36:	fba2 2303 	umull	r2, r3, r2, r3
 8000b3a:	095b      	lsrs	r3, r3, #5
 8000b3c:	607b      	str	r3, [r7, #4]

        // Применяем калибровку: scaled = (physical * mult / 1000) + offset
        scaled_value = ((int32_t)physical_value * modbus_registers[MB_CALIB_CH2_MULT]) / 1000;
 8000b3e:	4b10      	ldr	r3, [pc, #64]	@ (8000b80 <ADC_Get_Scaled_Value+0xd4>)
 8000b40:	f8b3 3194 	ldrh.w	r3, [r3, #404]	@ 0x194
 8000b44:	461a      	mov	r2, r3
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	fb02 f303 	mul.w	r3, r2, r3
 8000b4c:	4a0d      	ldr	r2, [pc, #52]	@ (8000b84 <ADC_Get_Scaled_Value+0xd8>)
 8000b4e:	fb82 1203 	smull	r1, r2, r2, r3
 8000b52:	1192      	asrs	r2, r2, #6
 8000b54:	17db      	asrs	r3, r3, #31
 8000b56:	1ad3      	subs	r3, r2, r3
 8000b58:	617b      	str	r3, [r7, #20]
        scaled_value += (int32_t)modbus_registers[MB_CALIB_CH2_OFFSET];
 8000b5a:	4b09      	ldr	r3, [pc, #36]	@ (8000b80 <ADC_Get_Scaled_Value+0xd4>)
 8000b5c:	f8b3 3196 	ldrh.w	r3, [r3, #406]	@ 0x196
 8000b60:	461a      	mov	r2, r3
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	4413      	add	r3, r2
 8000b66:	617b      	str	r3, [r7, #20]
    }
    
    return scaled_value;
 8000b68:	697b      	ldr	r3, [r7, #20]
    /* USER CODE END ADC_Get_Scaled_Value_1 */
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	371c      	adds	r7, #28
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd90      	pop	{r4, r7, pc}
 8000b72:	bf00      	nop
 8000b74:	00100101 	.word	0x00100101
 8000b78:	20000001 	.word	0x20000001
 8000b7c:	09ee009f 	.word	0x09ee009f
 8000b80:	20000aa8 	.word	0x20000aa8
 8000b84:	10624dd3 	.word	0x10624dd3

08000b88 <HAL_ADC_ErrorCallback>:
  * @param  hadc: указатель на handle ADC
  * @retval None
  * @note   Автоматический перезапуск ADC в CIRCULAR режиме при ошибках
  */
void HAL_ADC_ErrorCallback(ADC_HandleTypeDef* hadc)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == ADC1)
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a07      	ldr	r2, [pc, #28]	@ (8000bb4 <HAL_ADC_ErrorCallback+0x2c>)
 8000b96:	4293      	cmp	r3, r2
 8000b98:	d107      	bne.n	8000baa <HAL_ADC_ErrorCallback+0x22>
  {
    /* Handle ADC error - restart conversion в ЦИКЛИЧЕСКОМ РЕЖИМЕ */
    HAL_ADC_Stop_DMA(hadc);
 8000b9a:	6878      	ldr	r0, [r7, #4]
 8000b9c:	f002 fb6a 	bl	8003274 <HAL_ADC_Stop_DMA>
    HAL_ADC_Start_DMA(hadc, (uint32_t*)adc_dma_buffer, ADC_MAX_FILTER_DEPTH);
 8000ba0:	2214      	movs	r2, #20
 8000ba2:	4905      	ldr	r1, [pc, #20]	@ (8000bb8 <HAL_ADC_ErrorCallback+0x30>)
 8000ba4:	6878      	ldr	r0, [r7, #4]
 8000ba6:	f002 fa87 	bl	80030b8 <HAL_ADC_Start_DMA>
  }
}
 8000baa:	bf00      	nop
 8000bac:	3708      	adds	r7, #8
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	40012400 	.word	0x40012400
 8000bb8:	20000034 	.word	0x20000034

08000bbc <CONFIG_Initialize_Previous_Registers>:
  * @brief Инициализация буфера предыдущих значений регистров
  * @retval None
  * @note Копирует текущие значения регистров для последующего обнаружения изменений
  */
static void CONFIG_Initialize_Previous_Registers(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
    // Буфер previous_registers определен в globals.c
    // Просто копируем текущие значения
    // Инициализируем буфер предыдущих значений
    memcpy(previous_registers, modbus_registers, sizeof(modbus_registers));
 8000bc0:	4a05      	ldr	r2, [pc, #20]	@ (8000bd8 <CONFIG_Initialize_Previous_Registers+0x1c>)
 8000bc2:	4b06      	ldr	r3, [pc, #24]	@ (8000bdc <CONFIG_Initialize_Previous_Registers+0x20>)
 8000bc4:	4610      	mov	r0, r2
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	f240 33ea 	movw	r3, #1002	@ 0x3ea
 8000bcc:	461a      	mov	r2, r3
 8000bce:	f006 fbc5 	bl	800735c <memcpy>
}
 8000bd2:	bf00      	nop
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	20000498 	.word	0x20000498
 8000bdc:	20000aa8 	.word	0x20000aa8

08000be0 <CONFIG_Load>:
  * @retval None
  * @note ПРИ ПЕРВОМ ЗАПУСКЕ АВТОМАТИЧЕСКИ СОЗДАЕТ КОНФИГУРАЦИЮ ПО УМОЛЧАНИЮ
  *       И ЗАПИСЫВАЕТ ЕЕ В FLASH
  */
void CONFIG_Load(void)
{
 8000be0:	b590      	push	{r4, r7, lr}
 8000be2:	b083      	sub	sp, #12
 8000be4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CONFIG_Load_1 */
  uint32_t *flash_ptr = (uint32_t*)CONFIG_FLASH_ADDRESS;
 8000be6:	4b2b      	ldr	r3, [pc, #172]	@ (8000c94 <CONFIG_Load+0xb4>)
 8000be8:	607b      	str	r3, [r7, #4]

  // ПРОВЕРКА 1: Проверяем готовность Flash памяти перед чтением
  if (CONFIG_Check_Flash_Ready() != HAL_OK)
 8000bea:	f000 f9f9 	bl	8000fe0 <CONFIG_Check_Flash_Ready>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d005      	beq.n	8000c00 <CONFIG_Load+0x20>
  {
    // Flash не готова - загружаем значения по умолчанию
    CONFIG_Set_Defaults();
 8000bf4:	f000 f97e 	bl	8000ef4 <CONFIG_Set_Defaults>
    first_start = true;
 8000bf8:	4b27      	ldr	r3, [pc, #156]	@ (8000c98 <CONFIG_Load+0xb8>)
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	701a      	strb	r2, [r3, #0]
    return;
 8000bfe:	e045      	b.n	8000c8c <CONFIG_Load+0xac>
  }
  
  // ПРОВЕРКА 2: Предварительная проверка магического числа без полного копирования
  uint32_t magic_test = flash_ptr[0];
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	603b      	str	r3, [r7, #0]
  if (magic_test != CONFIG_MAGIC_NUMBER)
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	4a24      	ldr	r2, [pc, #144]	@ (8000c9c <CONFIG_Load+0xbc>)
 8000c0a:	4293      	cmp	r3, r2
 8000c0c:	d007      	beq.n	8000c1e <CONFIG_Load+0x3e>
  {
    // Магическое число не совпадает - ПЕРВЫЙ ЗАПУСК
    CONFIG_Set_Defaults();
 8000c0e:	f000 f971 	bl	8000ef4 <CONFIG_Set_Defaults>
    first_start = true;
 8000c12:	4b21      	ldr	r3, [pc, #132]	@ (8000c98 <CONFIG_Load+0xb8>)
 8000c14:	2201      	movs	r2, #1
 8000c16:	701a      	strb	r2, [r3, #0]
    
    // АВТОМАТИЧЕСКАЯ ЗАПИСЬ КОНФИГУРАЦИИ ПО УМОЛЧАНИЮ ПРИ ПЕРВОМ ВКЛЮЧЕНИИ
    CONFIG_Save();
 8000c18:	f000 f848 	bl	8000cac <CONFIG_Save>
    return;
 8000c1c:	e036      	b.n	8000c8c <CONFIG_Load+0xac>
  __ASM volatile ("cpsid i" : : : "memory");
 8000c1e:	b672      	cpsid	i
}
 8000c20:	bf00      	nop
  }
  
  // БЕЗОПАСНОЕ КОПИРОВАНИЕ: Копируем данные из Flash в RAM структуру
  __disable_irq();
  memcpy(&config, flash_ptr, sizeof(Config_TypeDef));
 8000c22:	f44f 727d 	mov.w	r2, #1012	@ 0x3f4
 8000c26:	6879      	ldr	r1, [r7, #4]
 8000c28:	481d      	ldr	r0, [pc, #116]	@ (8000ca0 <CONFIG_Load+0xc0>)
 8000c2a:	f006 fb97 	bl	800735c <memcpy>
  __ASM volatile ("cpsie i" : : : "memory");
 8000c2e:	b662      	cpsie	i
}
 8000c30:	bf00      	nop
  __enable_irq();
  
  // ПРОВЕРКА 3: Полная проверка целостности конфигурации
  if (config.magic_number != CONFIG_MAGIC_NUMBER || 
 8000c32:	4b1b      	ldr	r3, [pc, #108]	@ (8000ca0 <CONFIG_Load+0xc0>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	4a19      	ldr	r2, [pc, #100]	@ (8000c9c <CONFIG_Load+0xbc>)
 8000c38:	4293      	cmp	r3, r2
 8000c3a:	d107      	bne.n	8000c4c <CONFIG_Load+0x6c>
      config.crc32 != CONFIG_Calculate_CRC())
 8000c3c:	4b18      	ldr	r3, [pc, #96]	@ (8000ca0 <CONFIG_Load+0xc0>)
 8000c3e:	f8d3 43f0 	ldr.w	r4, [r3, #1008]	@ 0x3f0
 8000c42:	f000 f9c1 	bl	8000fc8 <CONFIG_Calculate_CRC>
 8000c46:	4603      	mov	r3, r0
  if (config.magic_number != CONFIG_MAGIC_NUMBER || 
 8000c48:	429c      	cmp	r4, r3
 8000c4a:	d007      	beq.n	8000c5c <CONFIG_Load+0x7c>
  {
    // Конфигурация невалидна - загружаем значения по умолчанию
    CONFIG_Set_Defaults();
 8000c4c:	f000 f952 	bl	8000ef4 <CONFIG_Set_Defaults>
    first_start = true;
 8000c50:	4b11      	ldr	r3, [pc, #68]	@ (8000c98 <CONFIG_Load+0xb8>)
 8000c52:	2201      	movs	r2, #1
 8000c54:	701a      	strb	r2, [r3, #0]
    
    // АВТОМАТИЧЕСКАЯ ЗАПИСЬ КОНФИГУРАЦИИ ПО УМОЛЧАНИЮ
    CONFIG_Save();
 8000c56:	f000 f829 	bl	8000cac <CONFIG_Save>
 8000c5a:	e017      	b.n	8000c8c <CONFIG_Load+0xac>
  }
  else
  {
    // Конфигурация валидна - копируем в рабочие регистры Modbus
    memcpy(modbus_registers, config.registers, sizeof(config.registers));
 8000c5c:	4a11      	ldr	r2, [pc, #68]	@ (8000ca4 <CONFIG_Load+0xc4>)
 8000c5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ca0 <CONFIG_Load+0xc0>)
 8000c60:	4610      	mov	r0, r2
 8000c62:	3304      	adds	r3, #4
 8000c64:	f240 32ea 	movw	r2, #1002	@ 0x3ea
 8000c68:	4619      	mov	r1, r3
 8000c6a:	f006 fb77 	bl	800735c <memcpy>
    
    // Обновляем регистр CRC в Modbus для отображения
    modbus_registers[MB_CONFIG_CRC] = config.crc32 & 0xFFFF;
 8000c6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca0 <CONFIG_Load+0xc0>)
 8000c70:	f8d3 33f0 	ldr.w	r3, [r3, #1008]	@ 0x3f0
 8000c74:	b29a      	uxth	r2, r3
 8000c76:	4b0b      	ldr	r3, [pc, #44]	@ (8000ca4 <CONFIG_Load+0xc4>)
 8000c78:	f8a3 23e8 	strh.w	r2, [r3, #1000]	@ 0x3e8
    
    // Устанавливаем уровень доступа 0 при загрузке
    current_access_level = ACCESS_LEVEL_0;
 8000c7c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ca8 <CONFIG_Load+0xc8>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	701a      	strb	r2, [r3, #0]
    first_start = false;
 8000c82:	4b05      	ldr	r3, [pc, #20]	@ (8000c98 <CONFIG_Load+0xb8>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	701a      	strb	r2, [r3, #0]
    
    // Инициализируем буфер предыдущих значений
    CONFIG_Initialize_Previous_Registers();
 8000c88:	f7ff ff98 	bl	8000bbc <CONFIG_Initialize_Previous_Registers>
  }

  /* USER CODE END CONFIG_Load_1 */
}
 8000c8c:	370c      	adds	r7, #12
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd90      	pop	{r4, r7, pc}
 8000c92:	bf00      	nop
 8000c94:	0801f800 	.word	0x0801f800
 8000c98:	20000488 	.word	0x20000488
 8000c9c:	55aa55aa 	.word	0x55aa55aa
 8000ca0:	20000094 	.word	0x20000094
 8000ca4:	20000aa8 	.word	0x20000aa8
 8000ca8:	20000494 	.word	0x20000494

08000cac <CONFIG_Save>:
  * @retval None
  * @note АВТОМАТИЧЕСКИ ВЫЗЫВАЕТСЯ ПРИ ИЗМЕНЕНИИ ЛЮБОГО ПАРАМЕТРА
  *       СОХРАНЯЕТ ВСЕ РЕГИСТРЫ, НЕЗАВИСИМО ОТ ТИПА ИЗМЕНЕНИЙ
  */
void CONFIG_Save(void)
{
 8000cac:	b5b0      	push	{r4, r5, r7, lr}
 8000cae:	b08c      	sub	sp, #48	@ 0x30
 8000cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CONFIG_Save_1 */
  HAL_StatusTypeDef flash_status;
  uint32_t start_time;
  
  // ПОДГОТОВКА ДАННЫХ: Копируем текущие регистры в структуру конфигурации
  memcpy(config.registers, modbus_registers, sizeof(config.registers));
 8000cb2:	4b63      	ldr	r3, [pc, #396]	@ (8000e40 <CONFIG_Save+0x194>)
 8000cb4:	4a63      	ldr	r2, [pc, #396]	@ (8000e44 <CONFIG_Save+0x198>)
 8000cb6:	3304      	adds	r3, #4
 8000cb8:	4611      	mov	r1, r2
 8000cba:	f240 32ea 	movw	r2, #1002	@ 0x3ea
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f006 fb4c 	bl	800735c <memcpy>
  config.magic_number = CONFIG_MAGIC_NUMBER;
 8000cc4:	4b5e      	ldr	r3, [pc, #376]	@ (8000e40 <CONFIG_Save+0x194>)
 8000cc6:	4a60      	ldr	r2, [pc, #384]	@ (8000e48 <CONFIG_Save+0x19c>)
 8000cc8:	601a      	str	r2, [r3, #0]
  
  // ОБНОВЛЕНИЕ CRC: Рассчитываем и сохраняем контрольную сумму
  config.crc32 = CONFIG_Calculate_CRC();
 8000cca:	f000 f97d 	bl	8000fc8 <CONFIG_Calculate_CRC>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	4a5b      	ldr	r2, [pc, #364]	@ (8000e40 <CONFIG_Save+0x194>)
 8000cd2:	f8c2 33f0 	str.w	r3, [r2, #1008]	@ 0x3f0
  modbus_registers[MB_CONFIG_CRC] = config.crc32 & 0xFFFF;
 8000cd6:	4b5a      	ldr	r3, [pc, #360]	@ (8000e40 <CONFIG_Save+0x194>)
 8000cd8:	f8d3 33f0 	ldr.w	r3, [r3, #1008]	@ 0x3f0
 8000cdc:	b29a      	uxth	r2, r3
 8000cde:	4b59      	ldr	r3, [pc, #356]	@ (8000e44 <CONFIG_Save+0x198>)
 8000ce0:	f8a3 23e8 	strh.w	r2, [r3, #1000]	@ 0x3e8
  config.registers[MB_CONFIG_CRC] = modbus_registers[MB_CONFIG_CRC];
 8000ce4:	4b57      	ldr	r3, [pc, #348]	@ (8000e44 <CONFIG_Save+0x198>)
 8000ce6:	f8b3 23e8 	ldrh.w	r2, [r3, #1000]	@ 0x3e8
 8000cea:	4b55      	ldr	r3, [pc, #340]	@ (8000e40 <CONFIG_Save+0x194>)
 8000cec:	f8a3 23ec 	strh.w	r2, [r3, #1004]	@ 0x3ec
  
  // ПРОВЕРКА 1: Проверяем готовность Flash памяти
  if (CONFIG_Check_Flash_Ready() != HAL_OK)
 8000cf0:	f000 f976 	bl	8000fe0 <CONFIG_Check_Flash_Ready>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	f040 809e 	bne.w	8000e38 <CONFIG_Save+0x18c>
  __ASM volatile ("cpsid i" : : : "memory");
 8000cfc:	b672      	cpsid	i
}
 8000cfe:	bf00      	nop
  
  // КРИТИЧЕСКАЯ СЕКЦИЯ: Блокируем прерывания для безопасной работы с Flash
  __disable_irq();
  
  // ОПЕРАЦИЯ 1: Разблокировка Flash памяти с таймаутом
  start_time = GET_TICKS();
 8000d00:	f000 f9cc 	bl	800109c <GET_TICKS>
 8000d04:	61f8      	str	r0, [r7, #28]
  HAL_FLASH_Unlock();
 8000d06:	f003 fb3f 	bl	8004388 <HAL_FLASH_Unlock>

  // Проверяем успешность разблокировки
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000d0a:	e00b      	b.n	8000d24 <CONFIG_Save+0x78>
  {
    if (TICKS_ELAPSED(start_time, FLASH_UNLOCK_TIMEOUT))
 8000d0c:	2164      	movs	r1, #100	@ 0x64
 8000d0e:	69f8      	ldr	r0, [r7, #28]
 8000d10:	f000 f9d6 	bl	80010c0 <TICKS_ELAPSED>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d004      	beq.n	8000d24 <CONFIG_Save+0x78>
    {
      // Таймаут разблокировки - восстанавливаем и выходим
      HAL_FLASH_Lock();
 8000d1a:	f003 fb5b 	bl	80043d4 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000d1e:	b662      	cpsie	i
}
 8000d20:	bf00      	nop
      __enable_irq();
      return;
 8000d22:	e08a      	b.n	8000e3a <CONFIG_Save+0x18e>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000d24:	4b49      	ldr	r3, [pc, #292]	@ (8000e4c <CONFIG_Save+0x1a0>)
 8000d26:	68db      	ldr	r3, [r3, #12]
 8000d28:	f003 0301 	and.w	r3, r3, #1
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d1ed      	bne.n	8000d0c <CONFIG_Save+0x60>
    }
  }
  
  // ОПЕРАЦИЯ 2: Стирание страницы Flash
  FLASH_EraseInitTypeDef erase_init;
  erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 8000d30:	2300      	movs	r3, #0
 8000d32:	60bb      	str	r3, [r7, #8]
  erase_init.PageAddress = CONFIG_FLASH_ADDRESS;
 8000d34:	4b46      	ldr	r3, [pc, #280]	@ (8000e50 <CONFIG_Save+0x1a4>)
 8000d36:	613b      	str	r3, [r7, #16]
  erase_init.NbPages = 1;
 8000d38:	2301      	movs	r3, #1
 8000d3a:	617b      	str	r3, [r7, #20]
  
  uint32_t page_error = 0;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	607b      	str	r3, [r7, #4]
  start_time = GET_TICKS();
 8000d40:	f000 f9ac 	bl	800109c <GET_TICKS>
 8000d44:	61f8      	str	r0, [r7, #28]
  flash_status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 8000d46:	1d3a      	adds	r2, r7, #4
 8000d48:	f107 0308 	add.w	r3, r7, #8
 8000d4c:	4611      	mov	r1, r2
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f003 fc02 	bl	8004558 <HAL_FLASHEx_Erase>
 8000d54:	4603      	mov	r3, r0
 8000d56:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  
  // Проверяем успешность стирания
  if (flash_status != HAL_OK)
 8000d5a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d011      	beq.n	8000d86 <CONFIG_Save+0xda>
  {
    // Ошибка стирания - восстанавливаем и выходим
    HAL_FLASH_Lock();
 8000d62:	f003 fb37 	bl	80043d4 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000d66:	b662      	cpsie	i
}
 8000d68:	bf00      	nop
    __enable_irq();
    return;
 8000d6a:	e066      	b.n	8000e3a <CONFIG_Save+0x18e>
  }
  
  // Ожидаем завершения операции стирания
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
  {
    if (TICKS_ELAPSED(start_time, FLASH_ERASE_TIMEOUT))
 8000d6c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000d70:	69f8      	ldr	r0, [r7, #28]
 8000d72:	f000 f9a5 	bl	80010c0 <TICKS_ELAPSED>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d004      	beq.n	8000d86 <CONFIG_Save+0xda>
    {
      // Таймаут стирания - восстанавливаем и выходим
      HAL_FLASH_Lock();
 8000d7c:	f003 fb2a 	bl	80043d4 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000d80:	b662      	cpsie	i
}
 8000d82:	bf00      	nop
      __enable_irq();
      return;
 8000d84:	e059      	b.n	8000e3a <CONFIG_Save+0x18e>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000d86:	4b31      	ldr	r3, [pc, #196]	@ (8000e4c <CONFIG_Save+0x1a0>)
 8000d88:	68db      	ldr	r3, [r3, #12]
 8000d8a:	f003 0301 	and.w	r3, r3, #1
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d1ec      	bne.n	8000d6c <CONFIG_Save+0xc0>
    }
  }
  
  // ОПЕРАЦИЯ 3: Запись структуры конфигурации во Flash
  uint32_t *src = (uint32_t*)&config;
 8000d92:	4b2b      	ldr	r3, [pc, #172]	@ (8000e40 <CONFIG_Save+0x194>)
 8000d94:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t *dst = (uint32_t*)CONFIG_FLASH_ADDRESS;
 8000d96:	4b2e      	ldr	r3, [pc, #184]	@ (8000e50 <CONFIG_Save+0x1a4>)
 8000d98:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t words_to_write = sizeof(Config_TypeDef) / 4;
 8000d9a:	23fd      	movs	r3, #253	@ 0xfd
 8000d9c:	61bb      	str	r3, [r7, #24]
  
  for (uint32_t i = 0; i < words_to_write; i++)
 8000d9e:	2300      	movs	r3, #0
 8000da0:	623b      	str	r3, [r7, #32]
 8000da2:	e034      	b.n	8000e0e <CONFIG_Save+0x162>
  {
    start_time = GET_TICKS();
 8000da4:	f000 f97a 	bl	800109c <GET_TICKS>
 8000da8:	61f8      	str	r0, [r7, #28]
    flash_status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, (uint32_t)dst, *src);
 8000daa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	2200      	movs	r2, #0
 8000db2:	461c      	mov	r4, r3
 8000db4:	4615      	mov	r5, r2
 8000db6:	4622      	mov	r2, r4
 8000db8:	462b      	mov	r3, r5
 8000dba:	2002      	movs	r0, #2
 8000dbc:	f003 fa74 	bl	80042a8 <HAL_FLASH_Program>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    
    // Проверяем успешность программирования
    if (flash_status != HAL_OK)
 8000dc6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d124      	bne.n	8000e18 <CONFIG_Save+0x16c>
      // Ошибка программирования - прерываем операцию
      break;
    }
    
    // Ожидаем завершения программирования
    while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000dce:	e00b      	b.n	8000de8 <CONFIG_Save+0x13c>
    {
      if (TICKS_ELAPSED(start_time, FLASH_PROGRAM_TIMEOUT))
 8000dd0:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000dd4:	69f8      	ldr	r0, [r7, #28]
 8000dd6:	f000 f973 	bl	80010c0 <TICKS_ELAPSED>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d003      	beq.n	8000de8 <CONFIG_Save+0x13c>
      {
        // Таймаут программирования - прерываем операцию
        flash_status = HAL_ERROR;
 8000de0:	2301      	movs	r3, #1
 8000de2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        break;
 8000de6:	e005      	b.n	8000df4 <CONFIG_Save+0x148>
    while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000de8:	4b18      	ldr	r3, [pc, #96]	@ (8000e4c <CONFIG_Save+0x1a0>)
 8000dea:	68db      	ldr	r3, [r3, #12]
 8000dec:	f003 0301 	and.w	r3, r3, #1
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d1ed      	bne.n	8000dd0 <CONFIG_Save+0x124>
      }
    }
    
    if (flash_status != HAL_OK) break;
 8000df4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d10f      	bne.n	8000e1c <CONFIG_Save+0x170>
    
    src++;
 8000dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dfe:	3304      	adds	r3, #4
 8000e00:	62bb      	str	r3, [r7, #40]	@ 0x28
    dst++;
 8000e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e04:	3304      	adds	r3, #4
 8000e06:	627b      	str	r3, [r7, #36]	@ 0x24
  for (uint32_t i = 0; i < words_to_write; i++)
 8000e08:	6a3b      	ldr	r3, [r7, #32]
 8000e0a:	3301      	adds	r3, #1
 8000e0c:	623b      	str	r3, [r7, #32]
 8000e0e:	6a3a      	ldr	r2, [r7, #32]
 8000e10:	69bb      	ldr	r3, [r7, #24]
 8000e12:	429a      	cmp	r2, r3
 8000e14:	d3c6      	bcc.n	8000da4 <CONFIG_Save+0xf8>
 8000e16:	e002      	b.n	8000e1e <CONFIG_Save+0x172>
      break;
 8000e18:	bf00      	nop
 8000e1a:	e000      	b.n	8000e1e <CONFIG_Save+0x172>
    if (flash_status != HAL_OK) break;
 8000e1c:	bf00      	nop
  }
  
  // ФИНАЛИЗАЦИЯ: Блокируем Flash и разрешаем прерывания
  HAL_FLASH_Lock();
 8000e1e:	f003 fad9 	bl	80043d4 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000e22:	b662      	cpsie	i
}
 8000e24:	bf00      	nop
  __enable_irq();
  
  // ПРОВЕРКА ЦЕЛОСТНОСТИ: После записи проверяем корректность сохраненных данных
  if (flash_status == HAL_OK)
 8000e26:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d105      	bne.n	8000e3a <CONFIG_Save+0x18e>
  {
    CONFIG_Verify_Flash_Data();
 8000e2e:	f000 f907 	bl	8001040 <CONFIG_Verify_Flash_Data>
    
    // Обновляем буфер предыдущих значений после успешной записи
    CONFIG_Initialize_Previous_Registers();
 8000e32:	f7ff fec3 	bl	8000bbc <CONFIG_Initialize_Previous_Registers>
 8000e36:	e000      	b.n	8000e3a <CONFIG_Save+0x18e>
    return; // Flash не готова - отменяем операцию
 8000e38:	bf00      	nop
  }

  /* USER CODE END CONFIG_Save_1 */
}
 8000e3a:	3730      	adds	r7, #48	@ 0x30
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bdb0      	pop	{r4, r5, r7, pc}
 8000e40:	20000094 	.word	0x20000094
 8000e44:	20000aa8 	.word	0x20000aa8
 8000e48:	55aa55aa 	.word	0x55aa55aa
 8000e4c:	40022000 	.word	0x40022000
 8000e50:	0801f800 	.word	0x0801f800

08000e54 <CONFIG_Reset_Communication_Settings>:
  * @retval None
  * @note Сбрасывает только регистры 0-4, сохраняя калибровку и служебные регистры
  *       ВЫЗЫВАЕТСЯ ПРИ АППАРАТНОМ СБРОСЕ КНОПКОЙ (3 СЕКУНДЫ)
  */
void CONFIG_Reset_Communication_Settings(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b084      	sub	sp, #16
 8000e58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CONFIG_Reset_Communication_Settings_1 */
  
  // Сохраняем текущие значения калибровочных коэффициентов и служебных регистров
  uint16_t saved_calib_ch1_mult = modbus_registers[MB_CALIB_CH1_MULT];
 8000e5a:	4b24      	ldr	r3, [pc, #144]	@ (8000eec <CONFIG_Reset_Communication_Settings+0x98>)
 8000e5c:	f8b3 3190 	ldrh.w	r3, [r3, #400]	@ 0x190
 8000e60:	81fb      	strh	r3, [r7, #14]
  uint16_t saved_calib_ch1_offset = modbus_registers[MB_CALIB_CH1_OFFSET];
 8000e62:	4b22      	ldr	r3, [pc, #136]	@ (8000eec <CONFIG_Reset_Communication_Settings+0x98>)
 8000e64:	f8b3 3192 	ldrh.w	r3, [r3, #402]	@ 0x192
 8000e68:	81bb      	strh	r3, [r7, #12]
  uint16_t saved_calib_ch2_mult = modbus_registers[MB_CALIB_CH2_MULT];
 8000e6a:	4b20      	ldr	r3, [pc, #128]	@ (8000eec <CONFIG_Reset_Communication_Settings+0x98>)
 8000e6c:	f8b3 3194 	ldrh.w	r3, [r3, #404]	@ 0x194
 8000e70:	817b      	strh	r3, [r7, #10]
  uint16_t saved_calib_ch2_offset = modbus_registers[MB_CALIB_CH2_OFFSET];
 8000e72:	4b1e      	ldr	r3, [pc, #120]	@ (8000eec <CONFIG_Reset_Communication_Settings+0x98>)
 8000e74:	f8b3 3196 	ldrh.w	r3, [r3, #406]	@ 0x196
 8000e78:	813b      	strh	r3, [r7, #8]
  uint16_t saved_device_type = modbus_registers[MB_DEVICE_TYPE];
 8000e7a:	4b1c      	ldr	r3, [pc, #112]	@ (8000eec <CONFIG_Reset_Communication_Settings+0x98>)
 8000e7c:	899b      	ldrh	r3, [r3, #12]
 8000e7e:	80fb      	strh	r3, [r7, #6]
  uint16_t saved_serial_number = modbus_registers[MB_SERIAL_NUMBER];
 8000e80:	4b1a      	ldr	r3, [pc, #104]	@ (8000eec <CONFIG_Reset_Communication_Settings+0x98>)
 8000e82:	89db      	ldrh	r3, [r3, #14]
 8000e84:	80bb      	strh	r3, [r7, #4]
  
  // Сбрасываем только коммуникационные регистры 0-4
  modbus_registers[MB_DEVICE_ADDR] = 100;     // Адрес по умолчанию
 8000e86:	4b19      	ldr	r3, [pc, #100]	@ (8000eec <CONFIG_Reset_Communication_Settings+0x98>)
 8000e88:	2264      	movs	r2, #100	@ 0x64
 8000e8a:	801a      	strh	r2, [r3, #0]
  modbus_registers[MB_BAUDRATE] = 0;          // 9600 бод
 8000e8c:	4b17      	ldr	r3, [pc, #92]	@ (8000eec <CONFIG_Reset_Communication_Settings+0x98>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	805a      	strh	r2, [r3, #2]
  modbus_registers[MB_PARITY] = 0;            // No parity
 8000e92:	4b16      	ldr	r3, [pc, #88]	@ (8000eec <CONFIG_Reset_Communication_Settings+0x98>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	809a      	strh	r2, [r3, #4]
  modbus_registers[MB_STOP_BITS] = 0;         // 1 stop bit
 8000e98:	4b14      	ldr	r3, [pc, #80]	@ (8000eec <CONFIG_Reset_Communication_Settings+0x98>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	80da      	strh	r2, [r3, #6]
  modbus_registers[MB_DATA_BITS] = 0;         // 8 data bits
 8000e9e:	4b13      	ldr	r3, [pc, #76]	@ (8000eec <CONFIG_Reset_Communication_Settings+0x98>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	811a      	strh	r2, [r3, #8]
  
  // Восстанавливаем сохраненные значения
  modbus_registers[MB_CALIB_CH1_MULT] = saved_calib_ch1_mult;
 8000ea4:	4a11      	ldr	r2, [pc, #68]	@ (8000eec <CONFIG_Reset_Communication_Settings+0x98>)
 8000ea6:	89fb      	ldrh	r3, [r7, #14]
 8000ea8:	f8a2 3190 	strh.w	r3, [r2, #400]	@ 0x190
  modbus_registers[MB_CALIB_CH1_OFFSET] = saved_calib_ch1_offset;
 8000eac:	4a0f      	ldr	r2, [pc, #60]	@ (8000eec <CONFIG_Reset_Communication_Settings+0x98>)
 8000eae:	89bb      	ldrh	r3, [r7, #12]
 8000eb0:	f8a2 3192 	strh.w	r3, [r2, #402]	@ 0x192
  modbus_registers[MB_CALIB_CH2_MULT] = saved_calib_ch2_mult;
 8000eb4:	4a0d      	ldr	r2, [pc, #52]	@ (8000eec <CONFIG_Reset_Communication_Settings+0x98>)
 8000eb6:	897b      	ldrh	r3, [r7, #10]
 8000eb8:	f8a2 3194 	strh.w	r3, [r2, #404]	@ 0x194
  modbus_registers[MB_CALIB_CH2_OFFSET] = saved_calib_ch2_offset;
 8000ebc:	4a0b      	ldr	r2, [pc, #44]	@ (8000eec <CONFIG_Reset_Communication_Settings+0x98>)
 8000ebe:	893b      	ldrh	r3, [r7, #8]
 8000ec0:	f8a2 3196 	strh.w	r3, [r2, #406]	@ 0x196
  modbus_registers[MB_DEVICE_TYPE] = saved_device_type;
 8000ec4:	4a09      	ldr	r2, [pc, #36]	@ (8000eec <CONFIG_Reset_Communication_Settings+0x98>)
 8000ec6:	88fb      	ldrh	r3, [r7, #6]
 8000ec8:	8193      	strh	r3, [r2, #12]
  modbus_registers[MB_SERIAL_NUMBER] = saved_serial_number;
 8000eca:	4a08      	ldr	r2, [pc, #32]	@ (8000eec <CONFIG_Reset_Communication_Settings+0x98>)
 8000ecc:	88bb      	ldrh	r3, [r7, #4]
 8000ece:	81d3      	strh	r3, [r2, #14]
  
  // Сбрасываем пароль доступа
  modbus_registers[MB_ACCESS_PASSWORD] = 0;
 8000ed0:	4b06      	ldr	r3, [pc, #24]	@ (8000eec <CONFIG_Reset_Communication_Settings+0x98>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	815a      	strh	r2, [r3, #10]
  current_access_level = ACCESS_LEVEL_0;
 8000ed6:	4b06      	ldr	r3, [pc, #24]	@ (8000ef0 <CONFIG_Reset_Communication_Settings+0x9c>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	701a      	strb	r2, [r3, #0]
  
  // Применяем новые настройки UART
  MODBUS_Apply_Config();
 8000edc:	f000 fe54 	bl	8001b88 <MODBUS_Apply_Config>
  
  // Сохраняем изменения в Flash
  CONFIG_Save();
 8000ee0:	f7ff fee4 	bl	8000cac <CONFIG_Save>
  
  /* USER CODE END CONFIG_Reset_Communication_Settings_1 */
}
 8000ee4:	bf00      	nop
 8000ee6:	3710      	adds	r7, #16
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	20000aa8 	.word	0x20000aa8
 8000ef0:	20000494 	.word	0x20000494

08000ef4 <CONFIG_Set_Defaults>:
  * @retval None
  * @note Инициализирует ВСЕ регистры значениями по умолчанию
  *       Включая новые регистры 6 и 7
  */
void CONFIG_Set_Defaults(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CONFIG_Set_Defaults_1 */
  // Очищаем все регистры
  memset(modbus_registers, 0, sizeof(modbus_registers));
 8000ef8:	f240 32ea 	movw	r2, #1002	@ 0x3ea
 8000efc:	2100      	movs	r1, #0
 8000efe:	482e      	ldr	r0, [pc, #184]	@ (8000fb8 <CONFIG_Set_Defaults+0xc4>)
 8000f00:	f006 fa00 	bl	8007304 <memset>
  
  // Устанавливаем значения по умолчанию для коммуникационных параметров
  modbus_registers[MB_DEVICE_ADDR] = 100;     // Адрес по умолчанию
 8000f04:	4b2c      	ldr	r3, [pc, #176]	@ (8000fb8 <CONFIG_Set_Defaults+0xc4>)
 8000f06:	2264      	movs	r2, #100	@ 0x64
 8000f08:	801a      	strh	r2, [r3, #0]
  modbus_registers[MB_BAUDRATE] = 0;          // 9600 бод
 8000f0a:	4b2b      	ldr	r3, [pc, #172]	@ (8000fb8 <CONFIG_Set_Defaults+0xc4>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	805a      	strh	r2, [r3, #2]
  modbus_registers[MB_PARITY] = 0;            // No parity
 8000f10:	4b29      	ldr	r3, [pc, #164]	@ (8000fb8 <CONFIG_Set_Defaults+0xc4>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	809a      	strh	r2, [r3, #4]
  modbus_registers[MB_STOP_BITS] = 0;         // 1 stop bit
 8000f16:	4b28      	ldr	r3, [pc, #160]	@ (8000fb8 <CONFIG_Set_Defaults+0xc4>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	80da      	strh	r2, [r3, #6]
  modbus_registers[MB_DATA_BITS] = 0;         // 8 data bits
 8000f1c:	4b26      	ldr	r3, [pc, #152]	@ (8000fb8 <CONFIG_Set_Defaults+0xc4>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	811a      	strh	r2, [r3, #8]
  modbus_registers[MB_ACCESS_PASSWORD] = 0;   // Сброс пароля
 8000f22:	4b25      	ldr	r3, [pc, #148]	@ (8000fb8 <CONFIG_Set_Defaults+0xc4>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	815a      	strh	r2, [r3, #10]
  
  // Устанавливаем новые служебные регистры
  modbus_registers[MB_DEVICE_TYPE] = DEFAULT_DEVICE_TYPE;  // Код типа устройства
 8000f28:	4b23      	ldr	r3, [pc, #140]	@ (8000fb8 <CONFIG_Set_Defaults+0xc4>)
 8000f2a:	2212      	movs	r2, #18
 8000f2c:	819a      	strh	r2, [r3, #12]
  modbus_registers[MB_SERIAL_NUMBER] = DEFAULT_SERIAL_NUMBER; // Серийный номер
 8000f2e:	4b22      	ldr	r3, [pc, #136]	@ (8000fb8 <CONFIG_Set_Defaults+0xc4>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	81da      	strh	r2, [r3, #14]
  
  // Параметры ADC
  modbus_registers[MB_ADC_CH_SELECT] = 0;     // Канал напряжения по умолчанию
 8000f34:	4b20      	ldr	r3, [pc, #128]	@ (8000fb8 <CONFIG_Set_Defaults+0xc4>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	829a      	strh	r2, [r3, #20]
  modbus_registers[MB_ADC_POLL_PERIOD] = 10;  // Период опроса АЦП по умолчанию
 8000f3a:	4b1f      	ldr	r3, [pc, #124]	@ (8000fb8 <CONFIG_Set_Defaults+0xc4>)
 8000f3c:	220a      	movs	r2, #10
 8000f3e:	82da      	strh	r2, [r3, #22]
  modbus_registers[MB_ADC_FILTER_DEPTH] = 10; // Глубина фильтра по умолчанию
 8000f40:	4b1d      	ldr	r3, [pc, #116]	@ (8000fb8 <CONFIG_Set_Defaults+0xc4>)
 8000f42:	220a      	movs	r2, #10
 8000f44:	831a      	strh	r2, [r3, #24]
  
  // Калибровочные коэффициенты по умолчанию (единичные)
  modbus_registers[MB_CALIB_CH1_MULT] = 1000;   // Множитель (для напряжения)
 8000f46:	4b1c      	ldr	r3, [pc, #112]	@ (8000fb8 <CONFIG_Set_Defaults+0xc4>)
 8000f48:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000f4c:	f8a3 2190 	strh.w	r2, [r3, #400]	@ 0x190
  modbus_registers[MB_CALIB_CH1_OFFSET] = 0;    // Смещение (милливольты)
 8000f50:	4b19      	ldr	r3, [pc, #100]	@ (8000fb8 <CONFIG_Set_Defaults+0xc4>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	f8a3 2192 	strh.w	r2, [r3, #402]	@ 0x192
  modbus_registers[MB_CALIB_CH2_MULT] = 1000;   // Множитель (для тока)
 8000f58:	4b17      	ldr	r3, [pc, #92]	@ (8000fb8 <CONFIG_Set_Defaults+0xc4>)
 8000f5a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000f5e:	f8a3 2194 	strh.w	r2, [r3, #404]	@ 0x194
  modbus_registers[MB_CALIB_CH2_OFFSET] = 0;    // Смещение (микроамперы)
 8000f62:	4b15      	ldr	r3, [pc, #84]	@ (8000fb8 <CONFIG_Set_Defaults+0xc4>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	f8a3 2196 	strh.w	r2, [r3, #406]	@ 0x196
  
  // Устанавливаем уровень доступа 0
  current_access_level = ACCESS_LEVEL_0;
 8000f6a:	4b14      	ldr	r3, [pc, #80]	@ (8000fbc <CONFIG_Set_Defaults+0xc8>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	701a      	strb	r2, [r3, #0]
  
  // Обновляем структуру конфигурации в RAM
  memcpy(config.registers, modbus_registers, sizeof(config.registers));
 8000f70:	4b13      	ldr	r3, [pc, #76]	@ (8000fc0 <CONFIG_Set_Defaults+0xcc>)
 8000f72:	4a11      	ldr	r2, [pc, #68]	@ (8000fb8 <CONFIG_Set_Defaults+0xc4>)
 8000f74:	3304      	adds	r3, #4
 8000f76:	4611      	mov	r1, r2
 8000f78:	f240 32ea 	movw	r2, #1002	@ 0x3ea
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f006 f9ed 	bl	800735c <memcpy>
  config.magic_number = CONFIG_MAGIC_NUMBER;
 8000f82:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc0 <CONFIG_Set_Defaults+0xcc>)
 8000f84:	4a0f      	ldr	r2, [pc, #60]	@ (8000fc4 <CONFIG_Set_Defaults+0xd0>)
 8000f86:	601a      	str	r2, [r3, #0]
  
  // Обновляем CRC
  config.crc32 = CONFIG_Calculate_CRC();
 8000f88:	f000 f81e 	bl	8000fc8 <CONFIG_Calculate_CRC>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	4a0c      	ldr	r2, [pc, #48]	@ (8000fc0 <CONFIG_Set_Defaults+0xcc>)
 8000f90:	f8c2 33f0 	str.w	r3, [r2, #1008]	@ 0x3f0
  modbus_registers[MB_CONFIG_CRC] = config.crc32 & 0xFFFF;
 8000f94:	4b0a      	ldr	r3, [pc, #40]	@ (8000fc0 <CONFIG_Set_Defaults+0xcc>)
 8000f96:	f8d3 33f0 	ldr.w	r3, [r3, #1008]	@ 0x3f0
 8000f9a:	b29a      	uxth	r2, r3
 8000f9c:	4b06      	ldr	r3, [pc, #24]	@ (8000fb8 <CONFIG_Set_Defaults+0xc4>)
 8000f9e:	f8a3 23e8 	strh.w	r2, [r3, #1000]	@ 0x3e8
  config.registers[MB_CONFIG_CRC] = modbus_registers[MB_CONFIG_CRC];
 8000fa2:	4b05      	ldr	r3, [pc, #20]	@ (8000fb8 <CONFIG_Set_Defaults+0xc4>)
 8000fa4:	f8b3 23e8 	ldrh.w	r2, [r3, #1000]	@ 0x3e8
 8000fa8:	4b05      	ldr	r3, [pc, #20]	@ (8000fc0 <CONFIG_Set_Defaults+0xcc>)
 8000faa:	f8a3 23ec 	strh.w	r2, [r3, #1004]	@ 0x3ec
  
  // Инициализируем буфер предыдущих значений
  CONFIG_Initialize_Previous_Registers();
 8000fae:	f7ff fe05 	bl	8000bbc <CONFIG_Initialize_Previous_Registers>
  
  /* USER CODE END CONFIG_Set_Defaults_1 */
}
 8000fb2:	bf00      	nop
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	20000aa8 	.word	0x20000aa8
 8000fbc:	20000494 	.word	0x20000494
 8000fc0:	20000094 	.word	0x20000094
 8000fc4:	55aa55aa 	.word	0x55aa55aa

08000fc8 <CONFIG_Calculate_CRC>:
  * @brief Расчет CRC32 для структуры конфигурации
  * @retval Рассчитанное значение CRC32
  * @note Рассчитывает CRC только для регистров 0-203 как указано в ТЗ
  */
uint32_t CONFIG_Calculate_CRC(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CONFIG_Calculate_CRC_1 */
  // Рассчитываем CRC только для регистров 0-203 (включая) как указано в ТЗ
  // ВАЖНО: config.registers содержит все 501 регистр, но CRC считаем только для первых 204
  return UTILITIES_Calculate_CRC32((uint8_t*)config.registers, 408);
 8000fcc:	f44f 71cc 	mov.w	r1, #408	@ 0x198
 8000fd0:	4802      	ldr	r0, [pc, #8]	@ (8000fdc <CONFIG_Calculate_CRC+0x14>)
 8000fd2:	f001 fc8d 	bl	80028f0 <UTILITIES_Calculate_CRC32>
 8000fd6:	4603      	mov	r3, r0
  /* USER CODE END CONFIG_Calculate_CRC_1 */
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	20000098 	.word	0x20000098

08000fe0 <CONFIG_Check_Flash_Ready>:
/**
  * @brief Проверка готовности Flash памяти к операциям
  * @retval HAL_StatusTypeDef: HAL_OK если готова, HAL_ERROR если нет
  */
static uint8_t CONFIG_Check_Flash_Ready(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
  uint32_t timeout = 100; // 100ms таймаут
 8000fe6:	2364      	movs	r3, #100	@ 0x64
 8000fe8:	607b      	str	r3, [r7, #4]
  uint32_t start_time = GET_TICKS();
 8000fea:	f000 f857 	bl	800109c <GET_TICKS>
 8000fee:	6038      	str	r0, [r7, #0]
  
  // Ожидаем снятия флага занятости Flash
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000ff0:	e008      	b.n	8001004 <CONFIG_Check_Flash_Ready+0x24>
  {
    if (TICKS_ELAPSED(start_time, timeout))
 8000ff2:	6879      	ldr	r1, [r7, #4]
 8000ff4:	6838      	ldr	r0, [r7, #0]
 8000ff6:	f000 f863 	bl	80010c0 <TICKS_ELAPSED>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <CONFIG_Check_Flash_Ready+0x24>
    {
      return HAL_ERROR; // Таймаут ожидания
 8001000:	2301      	movs	r3, #1
 8001002:	e017      	b.n	8001034 <CONFIG_Check_Flash_Ready+0x54>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001004:	4b0d      	ldr	r3, [pc, #52]	@ (800103c <CONFIG_Check_Flash_Ready+0x5c>)
 8001006:	68db      	ldr	r3, [r3, #12]
 8001008:	f003 0301 	and.w	r3, r3, #1
 800100c:	2b00      	cmp	r3, #0
 800100e:	d1f0      	bne.n	8000ff2 <CONFIG_Check_Flash_Ready+0x12>
    }
  }
  
  // Проверяем флаги ошибок Flash
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || 
 8001010:	4b0a      	ldr	r3, [pc, #40]	@ (800103c <CONFIG_Check_Flash_Ready+0x5c>)
 8001012:	68db      	ldr	r3, [r3, #12]
 8001014:	f003 0304 	and.w	r3, r3, #4
 8001018:	2b00      	cmp	r3, #0
 800101a:	d105      	bne.n	8001028 <CONFIG_Check_Flash_Ready+0x48>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800101c:	4b07      	ldr	r3, [pc, #28]	@ (800103c <CONFIG_Check_Flash_Ready+0x5c>)
 800101e:	68db      	ldr	r3, [r3, #12]
 8001020:	f003 0310 	and.w	r3, r3, #16
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || 
 8001024:	2b00      	cmp	r3, #0
 8001026:	d004      	beq.n	8001032 <CONFIG_Check_Flash_Ready+0x52>
  {
    // Очищаем флаги ошибок
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGERR | FLASH_FLAG_WRPERR);
 8001028:	4b04      	ldr	r3, [pc, #16]	@ (800103c <CONFIG_Check_Flash_Ready+0x5c>)
 800102a:	2214      	movs	r2, #20
 800102c:	60da      	str	r2, [r3, #12]
    return HAL_ERROR;
 800102e:	2301      	movs	r3, #1
 8001030:	e000      	b.n	8001034 <CONFIG_Check_Flash_Ready+0x54>
  }
  
  return HAL_OK;
 8001032:	2300      	movs	r3, #0
}
 8001034:	4618      	mov	r0, r3
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	40022000 	.word	0x40022000

08001040 <CONFIG_Verify_Flash_Data>:
/**
  * @brief Проверка целостности данных после записи во Flash
  * @retval uint8_t: 1 если данные корректны, 0 если есть ошибки
  */
static uint8_t CONFIG_Verify_Flash_Data(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	f5ad 7d7e 	sub.w	sp, sp, #1016	@ 0x3f8
 8001046:	af00      	add	r7, sp, #0
  Config_TypeDef flash_config;
  uint32_t *flash_ptr = (uint32_t*)CONFIG_FLASH_ADDRESS;
 8001048:	4b0e      	ldr	r3, [pc, #56]	@ (8001084 <CONFIG_Verify_Flash_Data+0x44>)
 800104a:	f8c7 33f4 	str.w	r3, [r7, #1012]	@ 0x3f4
  
  // Копируем данные из Flash для проверки
  memcpy(&flash_config, flash_ptr, sizeof(Config_TypeDef));
 800104e:	463b      	mov	r3, r7
 8001050:	f44f 727d 	mov.w	r2, #1012	@ 0x3f4
 8001054:	f8d7 13f4 	ldr.w	r1, [r7, #1012]	@ 0x3f4
 8001058:	4618      	mov	r0, r3
 800105a:	f006 f97f 	bl	800735c <memcpy>
  
  // Сравниваем с исходными данными
  if (memcmp(&config, &flash_config, sizeof(Config_TypeDef)) == 0)
 800105e:	463b      	mov	r3, r7
 8001060:	f44f 727d 	mov.w	r2, #1012	@ 0x3f4
 8001064:	4619      	mov	r1, r3
 8001066:	4808      	ldr	r0, [pc, #32]	@ (8001088 <CONFIG_Verify_Flash_Data+0x48>)
 8001068:	f006 f93c 	bl	80072e4 <memcmp>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d101      	bne.n	8001076 <CONFIG_Verify_Flash_Data+0x36>
  {
    return 1; // Данные совпадают - запись успешна
 8001072:	2301      	movs	r3, #1
 8001074:	e000      	b.n	8001078 <CONFIG_Verify_Flash_Data+0x38>
  }
  
  return 0; // Данные не совпадают - ошибка записи
 8001076:	2300      	movs	r3, #0
}
 8001078:	4618      	mov	r0, r3
 800107a:	f507 777e 	add.w	r7, r7, #1016	@ 0x3f8
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	0801f800 	.word	0x0801f800
 8001088:	20000094 	.word	0x20000094

0800108c <HAL_GetTick>:
/* Function implementations --------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Переопределение слабой функции HAL_GetTick
__weak uint32_t HAL_GetTick(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
    return GET_TICKS();
 8001090:	f000 f804 	bl	800109c <GET_TICKS>
 8001094:	4603      	mov	r3, r0
}
 8001096:	4618      	mov	r0, r3
 8001098:	bd80      	pop	{r7, pc}
	...

0800109c <GET_TICKS>:
  * @retval Текущее время в миллисекундах
  * @note   Атомарное чтение глобальной переменной с запретом прерываний
  *         Гарантирует целостность данных при чтении из разных контекстов
  */
uint32_t GET_TICKS(void)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80010a2:	b672      	cpsid	i
}
 80010a4:	bf00      	nop
    uint32_t ticks;
    
    /* Критическая секция - запрещаем прерывания на время чтения */
    __disable_irq();
    ticks = system_ticks;
 80010a6:	4b05      	ldr	r3, [pc, #20]	@ (80010bc <GET_TICKS+0x20>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 80010ac:	b662      	cpsie	i
}
 80010ae:	bf00      	nop
    __enable_irq();
    
    return ticks;
 80010b0:	687b      	ldr	r3, [r7, #4]
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	370c      	adds	r7, #12
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bc80      	pop	{r7}
 80010ba:	4770      	bx	lr
 80010bc:	2000048c 	.word	0x2000048c

080010c0 <TICKS_ELAPSED>:
  * @retval true - время истекло, false - время не истекло
  * @note   Корректно обрабатывает переполнение счетчика (каждые ~49 дней)
  *         Используется для неблокирующих задержек и таймаутов
  */
bool TICKS_ELAPSED(uint32_t timestamp, uint32_t delay_ms)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
    uint32_t current_ticks = GET_TICKS();
 80010ca:	f7ff ffe7 	bl	800109c <GET_TICKS>
 80010ce:	60f8      	str	r0, [r7, #12]
    
    /* Обработка переполнения uint32_t */
    if (current_ticks < timestamp)
 80010d0:	68fa      	ldr	r2, [r7, #12]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	429a      	cmp	r2, r3
 80010d6:	d20a      	bcs.n	80010ee <TICKS_ELAPSED+0x2e>
    {
        /* Переполнение счетчика - вычисляем разницу с учетом цикла */
        return ((0xFFFFFFFFU - timestamp + current_ticks) >= delay_ms);
 80010d8:	68fa      	ldr	r2, [r7, #12]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	1ad3      	subs	r3, r2, r3
 80010de:	3b01      	subs	r3, #1
 80010e0:	683a      	ldr	r2, [r7, #0]
 80010e2:	429a      	cmp	r2, r3
 80010e4:	bf94      	ite	ls
 80010e6:	2301      	movls	r3, #1
 80010e8:	2300      	movhi	r3, #0
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	e008      	b.n	8001100 <TICKS_ELAPSED+0x40>
    }
    else
    {
        /* Нормальный случай без переполнения */
        return ((current_ticks - timestamp) >= delay_ms);
 80010ee:	68fa      	ldr	r2, [r7, #12]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	1ad3      	subs	r3, r2, r3
 80010f4:	683a      	ldr	r2, [r7, #0]
 80010f6:	429a      	cmp	r2, r3
 80010f8:	bf94      	ite	ls
 80010fa:	2301      	movls	r3, #1
 80010fc:	2300      	movhi	r3, #0
 80010fe:	b2db      	uxtb	r3, r3
    }
}
 8001100:	4618      	mov	r0, r3
 8001102:	3710      	adds	r7, #16
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}

08001108 <HARDWARE_DELAY>:
  * @retval None
  * @note   Использует активное ожидание на системном времени TIM4
  *         Прерывания продолжают работать во время задержки
  */
void HARDWARE_DELAY(uint32_t delay_ms)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
    uint32_t start_time = GET_TICKS();
 8001110:	f7ff ffc4 	bl	800109c <GET_TICKS>
 8001114:	60f8      	str	r0, [r7, #12]
    
    // Активное ожидание с разрешенными прерываниями
    while (!TICKS_ELAPSED(start_time, delay_ms))
 8001116:	e000      	b.n	800111a <HARDWARE_DELAY+0x12>
    {
        // Дополнительная оптимизация энергопотребления
        __WFI(); // Wait For Interrupt - снижение потребления
 8001118:	bf30      	wfi
    while (!TICKS_ELAPSED(start_time, delay_ms))
 800111a:	6879      	ldr	r1, [r7, #4]
 800111c:	68f8      	ldr	r0, [r7, #12]
 800111e:	f7ff ffcf 	bl	80010c0 <TICKS_ELAPSED>
 8001122:	4603      	mov	r3, r0
 8001124:	f083 0301 	eor.w	r3, r3, #1
 8001128:	b2db      	uxtb	r3, r3
 800112a:	2b00      	cmp	r3, #0
 800112c:	d1f4      	bne.n	8001118 <HARDWARE_DELAY+0x10>
    }
}
 800112e:	bf00      	nop
 8001130:	bf00      	nop
 8001132:	3710      	adds	r7, #16
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}

08001138 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800113c:	f001 fc9e 	bl	8002a7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001140:	f000 f854 	bl	80011ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001144:	f000 fa4c 	bl	80015e0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001148:	f000 fa1c 	bl	8001584 <MX_DMA_Init>
  MX_ADC1_Init();
 800114c:	f000 f8aa 	bl	80012a4 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001150:	f000 f8f4 	bl	800133c <MX_TIM2_Init>
  MX_TIM3_Init();
 8001154:	f000 f948 	bl	80013e8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001158:	f000 f994 	bl	8001484 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 800115c:	f000 f9e0 	bl	8001520 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  /* Инициализация ЕДИНСТВЕННОГО системного таймера на TIM4 */
  System_Timers_Init();
 8001160:	f000 fac6 	bl	80016f0 <System_Timers_Init>
  /* Отключаем SysTick чтобы избежать конфликтов */
  HAL_SuspendTick();
 8001164:	f001 fce2 	bl	8002b2c <HAL_SuspendTick>
  
  /* 1. Загрузка конфигурации из Flash памяти */
  /* ПРИ ПЕРВОМ ВКЛЮЧЕНИИ АВТОМАТИЧЕСКИ СОЗДАЕТСЯ КОНФИГУРАЦИЯ ПО УМОЛЧАНИЮ */
  CONFIG_Load();
 8001168:	f7ff fd3a 	bl	8000be0 <CONFIG_Load>
  
  /* 2. Применение настроек UART и таймеров из загруженной конфигурации */
  MODBUS_Apply_Config();
 800116c:	f000 fd0c 	bl	8001b88 <MODBUS_Apply_Config>

  /* 3. Установка периода опроса АЦП из регистра Modbus */
  if (modbus_registers[MB_ADC_POLL_PERIOD] == 0)
 8001170:	4b18      	ldr	r3, [pc, #96]	@ (80011d4 <main+0x9c>)
 8001172:	8adb      	ldrh	r3, [r3, #22]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d102      	bne.n	800117e <main+0x46>
  {
    modbus_registers[MB_ADC_POLL_PERIOD] = 10; // Значение по умолчанию
 8001178:	4b16      	ldr	r3, [pc, #88]	@ (80011d4 <main+0x9c>)
 800117a:	220a      	movs	r2, #10
 800117c:	82da      	strh	r2, [r3, #22]
  }
  ADC_Set_Poll_Period(modbus_registers[MB_ADC_POLL_PERIOD]);
 800117e:	4b15      	ldr	r3, [pc, #84]	@ (80011d4 <main+0x9c>)
 8001180:	8adb      	ldrh	r3, [r3, #22]
 8001182:	4618      	mov	r0, r3
 8001184:	f7ff fb5a 	bl	800083c <ADC_Set_Poll_Period>

  /* 4. Инициализация и запуск АЦП с DMA */
  ADC_Init_Start();
 8001188:	f7ff faec 	bl	8000764 <ADC_Init_Start>

  /* 5. Запуск таймера TIM3 для триггера преобразований АЦП */
  HAL_TIM_Base_Start(&htim3);
 800118c:	4812      	ldr	r0, [pc, #72]	@ (80011d8 <main+0xa0>)
 800118e:	f004 fac9 	bl	8005724 <HAL_TIM_Base_Start>

  /* 6. ЗАПУСК НЕПРЕРЫВНОГО ПРИЕМА ЧЕРЕЗ NORMAL DMA */
  HAL_UART_Receive_DMA(&huart2, modbus_rx_buffer, MODBUS_RX_BUFFER_SIZE);
 8001192:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001196:	4911      	ldr	r1, [pc, #68]	@ (80011dc <main+0xa4>)
 8001198:	4811      	ldr	r0, [pc, #68]	@ (80011e0 <main+0xa8>)
 800119a:	f005 f903 	bl	80063a4 <HAL_UART_Receive_DMA>

  /* 7. Включение прерывания по IDLE линии */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
 800119e:	4b10      	ldr	r3, [pc, #64]	@ (80011e0 <main+0xa8>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	68da      	ldr	r2, [r3, #12]
 80011a4:	4b0e      	ldr	r3, [pc, #56]	@ (80011e0 <main+0xa8>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f042 0210 	orr.w	r2, r2, #16
 80011ac:	60da      	str	r2, [r3, #12]

  /* 8. Инициализация времени последнего приема */
  modbus_last_rx_time = GET_TICKS();
 80011ae:	f7ff ff75 	bl	800109c <GET_TICKS>
 80011b2:	4603      	mov	r3, r0
 80011b4:	4a0b      	ldr	r2, [pc, #44]	@ (80011e4 <main+0xac>)
 80011b6:	6013      	str	r3, [r2, #0]

    /* USER CODE BEGIN 3 */
    // Основной цикл обработки системы с разграничением доступа

    /* ОБРАБОТКА MODBUS ЗАПРОСОВ */
    if (modbus_frame_ready)
 80011b8:	4b0b      	ldr	r3, [pc, #44]	@ (80011e8 <main+0xb0>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <main+0x8e>
    {
      /* Обрабатываем Modbus запрос (автоматическая запись при изменениях) */
      MODBUS_Process();
 80011c2:	f000 fc9f 	bl	8001b04 <MODBUS_Process>
    }

    /* ПРОВЕРКА КНОПКИ СБРОСА КОММУНИКАЦИОННЫХ НАСТРОЕК */
    Check_Reset_Button();
 80011c6:	f000 faa7 	bl	8001718 <Check_Reset_Button>

    // Минимальная задержка для стабильности цикла
    HARDWARE_DELAY(1);
 80011ca:	2001      	movs	r0, #1
 80011cc:	f7ff ff9c 	bl	8001108 <HARDWARE_DELAY>
    if (modbus_frame_ready)
 80011d0:	e7f2      	b.n	80011b8 <main+0x80>
 80011d2:	bf00      	nop
 80011d4:	20000aa8 	.word	0x20000aa8
 80011d8:	20000940 	.word	0x20000940
 80011dc:	20000e94 	.word	0x20000e94
 80011e0:	200009d0 	.word	0x200009d0
 80011e4:	20000490 	.word	0x20000490
 80011e8:	20001094 	.word	0x20001094

080011ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b094      	sub	sp, #80	@ 0x50
 80011f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011f6:	2228      	movs	r2, #40	@ 0x28
 80011f8:	2100      	movs	r1, #0
 80011fa:	4618      	mov	r0, r3
 80011fc:	f006 f882 	bl	8007304 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001200:	f107 0314 	add.w	r3, r7, #20
 8001204:	2200      	movs	r2, #0
 8001206:	601a      	str	r2, [r3, #0]
 8001208:	605a      	str	r2, [r3, #4]
 800120a:	609a      	str	r2, [r3, #8]
 800120c:	60da      	str	r2, [r3, #12]
 800120e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001210:	1d3b      	adds	r3, r7, #4
 8001212:	2200      	movs	r2, #0
 8001214:	601a      	str	r2, [r3, #0]
 8001216:	605a      	str	r2, [r3, #4]
 8001218:	609a      	str	r2, [r3, #8]
 800121a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800121c:	2301      	movs	r3, #1
 800121e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001220:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001224:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001226:	2300      	movs	r3, #0
 8001228:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800122a:	2301      	movs	r3, #1
 800122c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800122e:	2302      	movs	r3, #2
 8001230:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001232:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001236:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8001238:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800123c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800123e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001242:	4618      	mov	r0, r3
 8001244:	f003 fca0 	bl	8004b88 <HAL_RCC_OscConfig>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800124e:	f000 fab7 	bl	80017c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001252:	230f      	movs	r3, #15
 8001254:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001256:	2302      	movs	r3, #2
 8001258:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800125a:	2300      	movs	r3, #0
 800125c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800125e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001262:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001264:	2300      	movs	r3, #0
 8001266:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001268:	f107 0314 	add.w	r3, r7, #20
 800126c:	2101      	movs	r1, #1
 800126e:	4618      	mov	r0, r3
 8001270:	f003 ff0c 	bl	800508c <HAL_RCC_ClockConfig>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800127a:	f000 faa1 	bl	80017c0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800127e:	2302      	movs	r3, #2
 8001280:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001282:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001286:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001288:	1d3b      	adds	r3, r7, #4
 800128a:	4618      	mov	r0, r3
 800128c:	f004 f88e 	bl	80053ac <HAL_RCCEx_PeriphCLKConfig>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001296:	f000 fa93 	bl	80017c0 <Error_Handler>
  }
}
 800129a:	bf00      	nop
 800129c:	3750      	adds	r7, #80	@ 0x50
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
	...

080012a4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012aa:	1d3b      	adds	r3, r7, #4
 80012ac:	2200      	movs	r2, #0
 80012ae:	601a      	str	r2, [r3, #0]
 80012b0:	605a      	str	r2, [r3, #4]
 80012b2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80012b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001334 <MX_ADC1_Init+0x90>)
 80012b6:	4a20      	ldr	r2, [pc, #128]	@ (8001338 <MX_ADC1_Init+0x94>)
 80012b8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80012ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001334 <MX_ADC1_Init+0x90>)
 80012bc:	2200      	movs	r2, #0
 80012be:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80012c0:	4b1c      	ldr	r3, [pc, #112]	@ (8001334 <MX_ADC1_Init+0x90>)
 80012c2:	2201      	movs	r2, #1
 80012c4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001334 <MX_ADC1_Init+0x90>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 80012cc:	4b19      	ldr	r3, [pc, #100]	@ (8001334 <MX_ADC1_Init+0x90>)
 80012ce:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80012d2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012d4:	4b17      	ldr	r3, [pc, #92]	@ (8001334 <MX_ADC1_Init+0x90>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80012da:	4b16      	ldr	r3, [pc, #88]	@ (8001334 <MX_ADC1_Init+0x90>)
 80012dc:	2201      	movs	r2, #1
 80012de:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012e0:	4814      	ldr	r0, [pc, #80]	@ (8001334 <MX_ADC1_Init+0x90>)
 80012e2:	f001 fc31 	bl	8002b48 <HAL_ADC_Init>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80012ec:	f000 fa68 	bl	80017c0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80012f0:	2305      	movs	r3, #5
 80012f2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012f4:	2301      	movs	r3, #1
 80012f6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 80012f8:	2305      	movs	r3, #5
 80012fa:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012fc:	1d3b      	adds	r3, r7, #4
 80012fe:	4619      	mov	r1, r3
 8001300:	480c      	ldr	r0, [pc, #48]	@ (8001334 <MX_ADC1_Init+0x90>)
 8001302:	f002 f8e1 	bl	80034c8 <HAL_ADC_ConfigChannel>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800130c:	f000 fa58 	bl	80017c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  // Включаем внутренний источник опорного напряжения (VREFINT) для STM32F1
  ADC1->CR2 |= ADC_CR2_TSVREFE;  // Enable VREFINT and temperature sensor
 8001310:	4b09      	ldr	r3, [pc, #36]	@ (8001338 <MX_ADC1_Init+0x94>)
 8001312:	689b      	ldr	r3, [r3, #8]
 8001314:	4a08      	ldr	r2, [pc, #32]	@ (8001338 <MX_ADC1_Init+0x94>)
 8001316:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800131a:	6093      	str	r3, [r2, #8]

  // Калибровка ADC (рекомендуется)
  if (HAL_ADCEx_Calibration_Start(&hadc1) != HAL_OK)
 800131c:	4805      	ldr	r0, [pc, #20]	@ (8001334 <MX_ADC1_Init+0x90>)
 800131e:	f002 facd 	bl	80038bc <HAL_ADCEx_Calibration_Start>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8001328:	f000 fa4a 	bl	80017c0 <Error_Handler>
  }
  /* USER CODE END ADC1_Init 2 */

}
 800132c:	bf00      	nop
 800132e:	3710      	adds	r7, #16
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	20000884 	.word	0x20000884
 8001338:	40012400 	.word	0x40012400

0800133c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b086      	sub	sp, #24
 8001340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001342:	f107 0308 	add.w	r3, r7, #8
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	605a      	str	r2, [r3, #4]
 800134c:	609a      	str	r2, [r3, #8]
 800134e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001350:	463b      	mov	r3, r7
 8001352:	2200      	movs	r2, #0
 8001354:	601a      	str	r2, [r3, #0]
 8001356:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001358:	4b22      	ldr	r3, [pc, #136]	@ (80013e4 <MX_TIM2_Init+0xa8>)
 800135a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800135e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 47;
 8001360:	4b20      	ldr	r3, [pc, #128]	@ (80013e4 <MX_TIM2_Init+0xa8>)
 8001362:	222f      	movs	r2, #47	@ 0x2f
 8001364:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001366:	4b1f      	ldr	r3, [pc, #124]	@ (80013e4 <MX_TIM2_Init+0xa8>)
 8001368:	2200      	movs	r2, #0
 800136a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4009;
 800136c:	4b1d      	ldr	r3, [pc, #116]	@ (80013e4 <MX_TIM2_Init+0xa8>)
 800136e:	f640 72a9 	movw	r2, #4009	@ 0xfa9
 8001372:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001374:	4b1b      	ldr	r3, [pc, #108]	@ (80013e4 <MX_TIM2_Init+0xa8>)
 8001376:	2200      	movs	r2, #0
 8001378:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800137a:	4b1a      	ldr	r3, [pc, #104]	@ (80013e4 <MX_TIM2_Init+0xa8>)
 800137c:	2280      	movs	r2, #128	@ 0x80
 800137e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001380:	4818      	ldr	r0, [pc, #96]	@ (80013e4 <MX_TIM2_Init+0xa8>)
 8001382:	f004 f97f 	bl	8005684 <HAL_TIM_Base_Init>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800138c:	f000 fa18 	bl	80017c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001390:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001394:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001396:	f107 0308 	add.w	r3, r7, #8
 800139a:	4619      	mov	r1, r3
 800139c:	4811      	ldr	r0, [pc, #68]	@ (80013e4 <MX_TIM2_Init+0xa8>)
 800139e:	f004 fc8b 	bl	8005cb8 <HAL_TIM_ConfigClockSource>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80013a8:	f000 fa0a 	bl	80017c0 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim2, TIM_OPMODE_SINGLE) != HAL_OK)
 80013ac:	2108      	movs	r1, #8
 80013ae:	480d      	ldr	r0, [pc, #52]	@ (80013e4 <MX_TIM2_Init+0xa8>)
 80013b0:	f004 fa82 	bl	80058b8 <HAL_TIM_OnePulse_Init>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 80013ba:	f000 fa01 	bl	80017c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013be:	2300      	movs	r3, #0
 80013c0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013c2:	2300      	movs	r3, #0
 80013c4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013c6:	463b      	mov	r3, r7
 80013c8:	4619      	mov	r1, r3
 80013ca:	4806      	ldr	r0, [pc, #24]	@ (80013e4 <MX_TIM2_Init+0xa8>)
 80013cc:	f004 fe88 	bl	80060e0 <HAL_TIMEx_MasterConfigSynchronization>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80013d6:	f000 f9f3 	bl	80017c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013da:	bf00      	nop
 80013dc:	3718      	adds	r7, #24
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	200008f8 	.word	0x200008f8

080013e8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b086      	sub	sp, #24
 80013ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ee:	f107 0308 	add.w	r3, r7, #8
 80013f2:	2200      	movs	r2, #0
 80013f4:	601a      	str	r2, [r3, #0]
 80013f6:	605a      	str	r2, [r3, #4]
 80013f8:	609a      	str	r2, [r3, #8]
 80013fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013fc:	463b      	mov	r3, r7
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001404:	4b1d      	ldr	r3, [pc, #116]	@ (800147c <MX_TIM3_Init+0x94>)
 8001406:	4a1e      	ldr	r2, [pc, #120]	@ (8001480 <MX_TIM3_Init+0x98>)
 8001408:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 47999;
 800140a:	4b1c      	ldr	r3, [pc, #112]	@ (800147c <MX_TIM3_Init+0x94>)
 800140c:	f64b 327f 	movw	r2, #47999	@ 0xbb7f
 8001410:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001412:	4b1a      	ldr	r3, [pc, #104]	@ (800147c <MX_TIM3_Init+0x94>)
 8001414:	2200      	movs	r2, #0
 8001416:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 8001418:	4b18      	ldr	r3, [pc, #96]	@ (800147c <MX_TIM3_Init+0x94>)
 800141a:	2209      	movs	r2, #9
 800141c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800141e:	4b17      	ldr	r3, [pc, #92]	@ (800147c <MX_TIM3_Init+0x94>)
 8001420:	2200      	movs	r2, #0
 8001422:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001424:	4b15      	ldr	r3, [pc, #84]	@ (800147c <MX_TIM3_Init+0x94>)
 8001426:	2280      	movs	r2, #128	@ 0x80
 8001428:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800142a:	4814      	ldr	r0, [pc, #80]	@ (800147c <MX_TIM3_Init+0x94>)
 800142c:	f004 f92a 	bl	8005684 <HAL_TIM_Base_Init>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001436:	f000 f9c3 	bl	80017c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800143a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800143e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001440:	f107 0308 	add.w	r3, r7, #8
 8001444:	4619      	mov	r1, r3
 8001446:	480d      	ldr	r0, [pc, #52]	@ (800147c <MX_TIM3_Init+0x94>)
 8001448:	f004 fc36 	bl	8005cb8 <HAL_TIM_ConfigClockSource>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001452:	f000 f9b5 	bl	80017c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001456:	2320      	movs	r3, #32
 8001458:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800145a:	2380      	movs	r3, #128	@ 0x80
 800145c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800145e:	463b      	mov	r3, r7
 8001460:	4619      	mov	r1, r3
 8001462:	4806      	ldr	r0, [pc, #24]	@ (800147c <MX_TIM3_Init+0x94>)
 8001464:	f004 fe3c 	bl	80060e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800146e:	f000 f9a7 	bl	80017c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001472:	bf00      	nop
 8001474:	3718      	adds	r7, #24
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	20000940 	.word	0x20000940
 8001480:	40000400 	.word	0x40000400

08001484 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b086      	sub	sp, #24
 8001488:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800148a:	f107 0308 	add.w	r3, r7, #8
 800148e:	2200      	movs	r2, #0
 8001490:	601a      	str	r2, [r3, #0]
 8001492:	605a      	str	r2, [r3, #4]
 8001494:	609a      	str	r2, [r3, #8]
 8001496:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001498:	463b      	mov	r3, r7
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80014a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001518 <MX_TIM4_Init+0x94>)
 80014a2:	4a1e      	ldr	r2, [pc, #120]	@ (800151c <MX_TIM4_Init+0x98>)
 80014a4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 4799;
 80014a6:	4b1c      	ldr	r3, [pc, #112]	@ (8001518 <MX_TIM4_Init+0x94>)
 80014a8:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 80014ac:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001518 <MX_TIM4_Init+0x94>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9;
 80014b4:	4b18      	ldr	r3, [pc, #96]	@ (8001518 <MX_TIM4_Init+0x94>)
 80014b6:	2209      	movs	r2, #9
 80014b8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014ba:	4b17      	ldr	r3, [pc, #92]	@ (8001518 <MX_TIM4_Init+0x94>)
 80014bc:	2200      	movs	r2, #0
 80014be:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014c0:	4b15      	ldr	r3, [pc, #84]	@ (8001518 <MX_TIM4_Init+0x94>)
 80014c2:	2280      	movs	r2, #128	@ 0x80
 80014c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80014c6:	4814      	ldr	r0, [pc, #80]	@ (8001518 <MX_TIM4_Init+0x94>)
 80014c8:	f004 f8dc 	bl	8005684 <HAL_TIM_Base_Init>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80014d2:	f000 f975 	bl	80017c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014da:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80014dc:	f107 0308 	add.w	r3, r7, #8
 80014e0:	4619      	mov	r1, r3
 80014e2:	480d      	ldr	r0, [pc, #52]	@ (8001518 <MX_TIM4_Init+0x94>)
 80014e4:	f004 fbe8 	bl	8005cb8 <HAL_TIM_ConfigClockSource>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80014ee:	f000 f967 	bl	80017c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014f2:	2300      	movs	r3, #0
 80014f4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014f6:	2300      	movs	r3, #0
 80014f8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80014fa:	463b      	mov	r3, r7
 80014fc:	4619      	mov	r1, r3
 80014fe:	4806      	ldr	r0, [pc, #24]	@ (8001518 <MX_TIM4_Init+0x94>)
 8001500:	f004 fdee 	bl	80060e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800150a:	f000 f959 	bl	80017c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800150e:	bf00      	nop
 8001510:	3718      	adds	r7, #24
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	20000988 	.word	0x20000988
 800151c:	40000800 	.word	0x40000800

08001520 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001524:	4b15      	ldr	r3, [pc, #84]	@ (800157c <MX_USART2_UART_Init+0x5c>)
 8001526:	4a16      	ldr	r2, [pc, #88]	@ (8001580 <MX_USART2_UART_Init+0x60>)
 8001528:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800152a:	4b14      	ldr	r3, [pc, #80]	@ (800157c <MX_USART2_UART_Init+0x5c>)
 800152c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001530:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001532:	4b12      	ldr	r3, [pc, #72]	@ (800157c <MX_USART2_UART_Init+0x5c>)
 8001534:	2200      	movs	r2, #0
 8001536:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001538:	4b10      	ldr	r3, [pc, #64]	@ (800157c <MX_USART2_UART_Init+0x5c>)
 800153a:	2200      	movs	r2, #0
 800153c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800153e:	4b0f      	ldr	r3, [pc, #60]	@ (800157c <MX_USART2_UART_Init+0x5c>)
 8001540:	2200      	movs	r2, #0
 8001542:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001544:	4b0d      	ldr	r3, [pc, #52]	@ (800157c <MX_USART2_UART_Init+0x5c>)
 8001546:	220c      	movs	r2, #12
 8001548:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800154a:	4b0c      	ldr	r3, [pc, #48]	@ (800157c <MX_USART2_UART_Init+0x5c>)
 800154c:	2200      	movs	r2, #0
 800154e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001550:	4b0a      	ldr	r3, [pc, #40]	@ (800157c <MX_USART2_UART_Init+0x5c>)
 8001552:	2200      	movs	r2, #0
 8001554:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001556:	4809      	ldr	r0, [pc, #36]	@ (800157c <MX_USART2_UART_Init+0x5c>)
 8001558:	f004 fe32 	bl	80061c0 <HAL_UART_Init>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001562:	f000 f92d 	bl	80017c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  // Включение IDLE прерывания сразу после инициализации
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
 8001566:	4b05      	ldr	r3, [pc, #20]	@ (800157c <MX_USART2_UART_Init+0x5c>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	68da      	ldr	r2, [r3, #12]
 800156c:	4b03      	ldr	r3, [pc, #12]	@ (800157c <MX_USART2_UART_Init+0x5c>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f042 0210 	orr.w	r2, r2, #16
 8001574:	60da      	str	r2, [r3, #12]

  /* USER CODE END USART2_Init 2 */

}
 8001576:	bf00      	nop
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	200009d0 	.word	0x200009d0
 8001580:	40004400 	.word	0x40004400

08001584 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800158a:	4b14      	ldr	r3, [pc, #80]	@ (80015dc <MX_DMA_Init+0x58>)
 800158c:	695b      	ldr	r3, [r3, #20]
 800158e:	4a13      	ldr	r2, [pc, #76]	@ (80015dc <MX_DMA_Init+0x58>)
 8001590:	f043 0301 	orr.w	r3, r3, #1
 8001594:	6153      	str	r3, [r2, #20]
 8001596:	4b11      	ldr	r3, [pc, #68]	@ (80015dc <MX_DMA_Init+0x58>)
 8001598:	695b      	ldr	r3, [r3, #20]
 800159a:	f003 0301 	and.w	r3, r3, #1
 800159e:	607b      	str	r3, [r7, #4]
 80015a0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80015a2:	2200      	movs	r2, #0
 80015a4:	2105      	movs	r1, #5
 80015a6:	200b      	movs	r0, #11
 80015a8:	f002 fb3b 	bl	8003c22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80015ac:	200b      	movs	r0, #11
 80015ae:	f002 fb54 	bl	8003c5a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 1, 0);
 80015b2:	2200      	movs	r2, #0
 80015b4:	2101      	movs	r1, #1
 80015b6:	2010      	movs	r0, #16
 80015b8:	f002 fb33 	bl	8003c22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80015bc:	2010      	movs	r0, #16
 80015be:	f002 fb4c 	bl	8003c5a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 3, 0);
 80015c2:	2200      	movs	r2, #0
 80015c4:	2103      	movs	r1, #3
 80015c6:	2011      	movs	r0, #17
 80015c8:	f002 fb2b 	bl	8003c22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80015cc:	2011      	movs	r0, #17
 80015ce:	f002 fb44 	bl	8003c5a <HAL_NVIC_EnableIRQ>

}
 80015d2:	bf00      	nop
 80015d4:	3708      	adds	r7, #8
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	40021000 	.word	0x40021000

080015e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b088      	sub	sp, #32
 80015e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e6:	f107 0310 	add.w	r3, r7, #16
 80015ea:	2200      	movs	r2, #0
 80015ec:	601a      	str	r2, [r3, #0]
 80015ee:	605a      	str	r2, [r3, #4]
 80015f0:	609a      	str	r2, [r3, #8]
 80015f2:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015f4:	4b3a      	ldr	r3, [pc, #232]	@ (80016e0 <MX_GPIO_Init+0x100>)
 80015f6:	699b      	ldr	r3, [r3, #24]
 80015f8:	4a39      	ldr	r2, [pc, #228]	@ (80016e0 <MX_GPIO_Init+0x100>)
 80015fa:	f043 0310 	orr.w	r3, r3, #16
 80015fe:	6193      	str	r3, [r2, #24]
 8001600:	4b37      	ldr	r3, [pc, #220]	@ (80016e0 <MX_GPIO_Init+0x100>)
 8001602:	699b      	ldr	r3, [r3, #24]
 8001604:	f003 0310 	and.w	r3, r3, #16
 8001608:	60fb      	str	r3, [r7, #12]
 800160a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800160c:	4b34      	ldr	r3, [pc, #208]	@ (80016e0 <MX_GPIO_Init+0x100>)
 800160e:	699b      	ldr	r3, [r3, #24]
 8001610:	4a33      	ldr	r2, [pc, #204]	@ (80016e0 <MX_GPIO_Init+0x100>)
 8001612:	f043 0320 	orr.w	r3, r3, #32
 8001616:	6193      	str	r3, [r2, #24]
 8001618:	4b31      	ldr	r3, [pc, #196]	@ (80016e0 <MX_GPIO_Init+0x100>)
 800161a:	699b      	ldr	r3, [r3, #24]
 800161c:	f003 0320 	and.w	r3, r3, #32
 8001620:	60bb      	str	r3, [r7, #8]
 8001622:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001624:	4b2e      	ldr	r3, [pc, #184]	@ (80016e0 <MX_GPIO_Init+0x100>)
 8001626:	699b      	ldr	r3, [r3, #24]
 8001628:	4a2d      	ldr	r2, [pc, #180]	@ (80016e0 <MX_GPIO_Init+0x100>)
 800162a:	f043 0304 	orr.w	r3, r3, #4
 800162e:	6193      	str	r3, [r2, #24]
 8001630:	4b2b      	ldr	r3, [pc, #172]	@ (80016e0 <MX_GPIO_Init+0x100>)
 8001632:	699b      	ldr	r3, [r3, #24]
 8001634:	f003 0304 	and.w	r3, r3, #4
 8001638:	607b      	str	r3, [r7, #4]
 800163a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800163c:	4b28      	ldr	r3, [pc, #160]	@ (80016e0 <MX_GPIO_Init+0x100>)
 800163e:	699b      	ldr	r3, [r3, #24]
 8001640:	4a27      	ldr	r2, [pc, #156]	@ (80016e0 <MX_GPIO_Init+0x100>)
 8001642:	f043 0308 	orr.w	r3, r3, #8
 8001646:	6193      	str	r3, [r2, #24]
 8001648:	4b25      	ldr	r3, [pc, #148]	@ (80016e0 <MX_GPIO_Init+0x100>)
 800164a:	699b      	ldr	r3, [r3, #24]
 800164c:	f003 0308 	and.w	r3, r3, #8
 8001650:	603b      	str	r3, [r7, #0]
 8001652:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET);
 8001654:	2200      	movs	r2, #0
 8001656:	2110      	movs	r1, #16
 8001658:	4822      	ldr	r0, [pc, #136]	@ (80016e4 <MX_GPIO_Init+0x104>)
 800165a:	f003 fa7c 	bl	8004b56 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800165e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001662:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001664:	2303      	movs	r3, #3
 8001666:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001668:	f107 0310 	add.w	r3, r7, #16
 800166c:	4619      	mov	r1, r3
 800166e:	481e      	ldr	r0, [pc, #120]	@ (80016e8 <MX_GPIO_Init+0x108>)
 8001670:	f003 f81a 	bl	80046a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA7 PA8
                           PA9 PA10 PA11 PA12
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_7|GPIO_PIN_8
 8001674:	f649 7383 	movw	r3, #40835	@ 0x9f83
 8001678:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800167a:	2303      	movs	r3, #3
 800167c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800167e:	f107 0310 	add.w	r3, r7, #16
 8001682:	4619      	mov	r1, r3
 8001684:	4817      	ldr	r0, [pc, #92]	@ (80016e4 <MX_GPIO_Init+0x104>)
 8001686:	f003 f80f 	bl	80046a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_DE_Pin */
  GPIO_InitStruct.Pin = RS485_DE_Pin;
 800168a:	2310      	movs	r3, #16
 800168c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800168e:	2301      	movs	r3, #1
 8001690:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001692:	2300      	movs	r3, #0
 8001694:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001696:	2302      	movs	r3, #2
 8001698:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RS485_DE_GPIO_Port, &GPIO_InitStruct);
 800169a:	f107 0310 	add.w	r3, r7, #16
 800169e:	4619      	mov	r1, r3
 80016a0:	4810      	ldr	r0, [pc, #64]	@ (80016e4 <MX_GPIO_Init+0x104>)
 80016a2:	f003 f801 	bl	80046a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB12 PB13 PB14 PB15
                           PB3 PB4 PB5 PB6
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 80016a6:	f24f 73ff 	movw	r3, #63487	@ 0xf7ff
 80016aa:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016ac:	2303      	movs	r3, #3
 80016ae:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b0:	f107 0310 	add.w	r3, r7, #16
 80016b4:	4619      	mov	r1, r3
 80016b6:	480d      	ldr	r0, [pc, #52]	@ (80016ec <MX_GPIO_Init+0x10c>)
 80016b8:	f002 fff6 	bl	80046a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_BUTTON_Pin */
  GPIO_InitStruct.Pin = RESET_BUTTON_Pin;
 80016bc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80016c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016c2:	2300      	movs	r3, #0
 80016c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016c6:	2301      	movs	r3, #1
 80016c8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RESET_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80016ca:	f107 0310 	add.w	r3, r7, #16
 80016ce:	4619      	mov	r1, r3
 80016d0:	4806      	ldr	r0, [pc, #24]	@ (80016ec <MX_GPIO_Init+0x10c>)
 80016d2:	f002 ffe9 	bl	80046a8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80016d6:	bf00      	nop
 80016d8:	3720      	adds	r7, #32
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	40021000 	.word	0x40021000
 80016e4:	40010800 	.word	0x40010800
 80016e8:	40011000 	.word	0x40011000
 80016ec:	40010c00 	.word	0x40010c00

080016f0 <System_Timers_Init>:
/**
  * @brief Инициализация системных таймеров
  * @retval None
  */
static void System_Timers_Init(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status;
  
  /* Запуск TIM4 как ЕДИНСТВЕННОГО системного таймера (1ms период) */
  status = HAL_TIM_Base_Start_IT(&htim4);
 80016f6:	4807      	ldr	r0, [pc, #28]	@ (8001714 <System_Timers_Init+0x24>)
 80016f8:	f004 f85e 	bl	80057b8 <HAL_TIM_Base_Start_IT>
 80016fc:	4603      	mov	r3, r0
 80016fe:	71fb      	strb	r3, [r7, #7]
  
  if (status != HAL_OK)
 8001700:	79fb      	ldrb	r3, [r7, #7]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <System_Timers_Init+0x1a>
  {
    Error_Handler();
 8001706:	f000 f85b 	bl	80017c0 <Error_Handler>
  }
  
  /* TIM3 запускается позже для триггера АЦП */
  /* TIM2 запускается динамически для Modbus таймаутов */
}
 800170a:	bf00      	nop
 800170c:	3708      	adds	r7, #8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000988 	.word	0x20000988

08001718 <Check_Reset_Button>:
  * @retval None
  * @note При удержании кнопки 3 секунды сбрасываются ТОЛЬКО регистры 0-4
  *       Калибровочные коэффициенты и служебные регистры сохраняются
  */
static void Check_Reset_Button(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
  // Проверяем состояние кнопки (активный низкий уровень - нажата)
  if (HAL_GPIO_ReadPin(RESET_BUTTON_GPIO_Port, RESET_BUTTON_Pin) == GPIO_PIN_RESET)
 800171c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001720:	4815      	ldr	r0, [pc, #84]	@ (8001778 <Check_Reset_Button+0x60>)
 8001722:	f003 fa01 	bl	8004b28 <HAL_GPIO_ReadPin>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d11f      	bne.n	800176c <Check_Reset_Button+0x54>
  {
    // Кнопка нажата
    if (!reset_button_active)
 800172c:	4b13      	ldr	r3, [pc, #76]	@ (800177c <Check_Reset_Button+0x64>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	f083 0301 	eor.w	r3, r3, #1
 8001734:	b2db      	uxtb	r3, r3
 8001736:	2b00      	cmp	r3, #0
 8001738:	d008      	beq.n	800174c <Check_Reset_Button+0x34>
    {
      // Первое нажатие - запоминаем время начала
      reset_button_active = true;
 800173a:	4b10      	ldr	r3, [pc, #64]	@ (800177c <Check_Reset_Button+0x64>)
 800173c:	2201      	movs	r2, #1
 800173e:	701a      	strb	r2, [r3, #0]
      reset_button_press_time = GET_TICKS();
 8001740:	f7ff fcac 	bl	800109c <GET_TICKS>
 8001744:	4603      	mov	r3, r0
 8001746:	4a0e      	ldr	r2, [pc, #56]	@ (8001780 <Check_Reset_Button+0x68>)
 8001748:	6013      	str	r3, [r2, #0]
  else
  {
    // Кнопка отпущена - сбрасываем состояние
    reset_button_active = false;
  }
}
 800174a:	e012      	b.n	8001772 <Check_Reset_Button+0x5a>
      if (TICKS_ELAPSED(reset_button_press_time, RESET_HOLD_TIME_MS))
 800174c:	4b0c      	ldr	r3, [pc, #48]	@ (8001780 <Check_Reset_Button+0x68>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff fcb3 	bl	80010c0 <TICKS_ELAPSED>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d008      	beq.n	8001772 <Check_Reset_Button+0x5a>
        Reset_Communication_Settings();
 8001760:	f000 f810 	bl	8001784 <Reset_Communication_Settings>
        reset_button_active = false;
 8001764:	4b05      	ldr	r3, [pc, #20]	@ (800177c <Check_Reset_Button+0x64>)
 8001766:	2200      	movs	r2, #0
 8001768:	701a      	strb	r2, [r3, #0]
}
 800176a:	e002      	b.n	8001772 <Check_Reset_Button+0x5a>
    reset_button_active = false;
 800176c:	4b03      	ldr	r3, [pc, #12]	@ (800177c <Check_Reset_Button+0x64>)
 800176e:	2200      	movs	r2, #0
 8001770:	701a      	strb	r2, [r3, #0]
}
 8001772:	bf00      	nop
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	40010c00 	.word	0x40010c00
 800177c:	20000aa4 	.word	0x20000aa4
 8001780:	20000aa0 	.word	0x20000aa0

08001784 <Reset_Communication_Settings>:
  * @retval None
  * @note Сбрасывает регистры 0-4, сохраняя калибровку и служебные регистры
  *       Работает на ЛЮБОМ уровне доступа
  */
static void Reset_Communication_Settings(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  // Вызываем функцию сброса только коммуникационных настроек
  CONFIG_Reset_Communication_Settings();
 8001788:	f7ff fb64 	bl	8000e54 <CONFIG_Reset_Communication_Settings>
}
 800178c:	bf00      	nop
 800178e:	bd80      	pop	{r7, pc}

08001790 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Callback периода таймера
  * @param  htim: указатель на handle таймера
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017a0:	d101      	bne.n	80017a6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    /* Обработка таймаута Modbus 3.5 символов */
    MODBUS_Timeout_Handler();
 80017a2:	f000 f88f 	bl	80018c4 <MODBUS_Timeout_Handler>
  }
}
 80017a6:	bf00      	nop
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}

080017ae <HAL_ADC_ConvCpltCallback>:
  * @brief  Callback завершения передачи ADC DMA
  * @param  hadc: указатель на handle ADC
  * @retval None
  */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80017ae:	b480      	push	{r7}
 80017b0:	b083      	sub	sp, #12
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	6078      	str	r0, [r7, #4]
  /* Check which ADC triggered the callback */
  if (hadc->Instance == ADC1)
  {
    /* User can add custom processing for ADC1 conversion complete */
  }
}
 80017b6:	bf00      	nop
 80017b8:	370c      	adds	r7, #12
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bc80      	pop	{r7}
 80017be:	4770      	bx	lr

080017c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80017c4:	b672      	cpsid	i
}
 80017c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017c8:	bf00      	nop
 80017ca:	e7fd      	b.n	80017c8 <Error_Handler+0x8>

080017cc <MODBUS_Set_Timeout_Pulse>:
  * @brief Установка ширины импульса для TIM2 (Modbus таймаут)
  * @param width_us: длительность таймаута в микросекундах
  * @retval None
  */
void MODBUS_Set_Timeout_Pulse(uint16_t width_us)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	4603      	mov	r3, r0
 80017d4:	80fb      	strh	r3, [r7, #6]
    // Останавливаем таймер перед настройкой
    MODBUS_Stop_Char_Timeout();
 80017d6:	f000 f861 	bl	800189c <MODBUS_Stop_Char_Timeout>
    
    // Устанавливаем новую длительность импульса
    __HAL_TIM_SET_AUTORELOAD(&htim2, width_us - 1);
 80017da:	88fb      	ldrh	r3, [r7, #6]
 80017dc:	1e5a      	subs	r2, r3, #1
 80017de:	4b0a      	ldr	r3, [pc, #40]	@ (8001808 <MODBUS_Set_Timeout_Pulse+0x3c>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80017e4:	88fb      	ldrh	r3, [r7, #6]
 80017e6:	3b01      	subs	r3, #1
 80017e8:	461a      	mov	r2, r3
 80017ea:	4b07      	ldr	r3, [pc, #28]	@ (8001808 <MODBUS_Set_Timeout_Pulse+0x3c>)
 80017ec:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 80017ee:	4b06      	ldr	r3, [pc, #24]	@ (8001808 <MODBUS_Set_Timeout_Pulse+0x3c>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	2200      	movs	r2, #0
 80017f4:	625a      	str	r2, [r3, #36]	@ 0x24
    
    // Принудительное обновление регистров таймера
    TIM2->EGR = TIM_EGR_UG;
 80017f6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80017fa:	2201      	movs	r2, #1
 80017fc:	615a      	str	r2, [r3, #20]
}
 80017fe:	bf00      	nop
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	200008f8 	.word	0x200008f8

0800180c <MODBUS_Calculate_Timeout_Value>:
  * @brief Расчет значения таймаута для заданной скорости UART
  * @param baudrate: Скорость UART в бодах
  * @retval Значение таймаута в микросекундах
  */
uint16_t MODBUS_Calculate_Timeout_Value(uint32_t baudrate)
{
 800180c:	b480      	push	{r7}
 800180e:	b085      	sub	sp, #20
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
    // Базовый расчет: 38500000 / baudrate
    uint32_t timeout_us = 38500000UL / baudrate;
 8001814:	4a11      	ldr	r2, [pc, #68]	@ (800185c <MODBUS_Calculate_Timeout_Value+0x50>)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	fbb2 f3f3 	udiv	r3, r2, r3
 800181c:	60fb      	str	r3, [r7, #12]
    
    // Добавляем запас 10% для надежности
    timeout_us = timeout_us * 110 / 100;
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	226e      	movs	r2, #110	@ 0x6e
 8001822:	fb02 f303 	mul.w	r3, r2, r3
 8001826:	4a0e      	ldr	r2, [pc, #56]	@ (8001860 <MODBUS_Calculate_Timeout_Value+0x54>)
 8001828:	fba2 2303 	umull	r2, r3, r2, r3
 800182c:	095b      	lsrs	r3, r3, #5
 800182e:	60fb      	str	r3, [r7, #12]
    
    // Ограничение минимального таймаута (не менее 500us)
    if (timeout_us < 500) timeout_us = 500;
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001836:	d202      	bcs.n	800183e <MODBUS_Calculate_Timeout_Value+0x32>
 8001838:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800183c:	60fb      	str	r3, [r7, #12]
    
    // Ограничение максимального таймаута (не более 20000us)
    if (timeout_us > 20000) timeout_us = 20000;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001844:	4293      	cmp	r3, r2
 8001846:	d902      	bls.n	800184e <MODBUS_Calculate_Timeout_Value+0x42>
 8001848:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800184c:	60fb      	str	r3, [r7, #12]
    
    return (uint16_t)timeout_us;
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	b29b      	uxth	r3, r3
}
 8001852:	4618      	mov	r0, r3
 8001854:	3714      	adds	r7, #20
 8001856:	46bd      	mov	sp, r7
 8001858:	bc80      	pop	{r7}
 800185a:	4770      	bx	lr
 800185c:	024b76a0 	.word	0x024b76a0
 8001860:	51eb851f 	.word	0x51eb851f

08001864 <MODBUS_Start_Char_Timeout>:
  * @brief Запуск таймаута символа для текущей скорости UART
  * @param baudrate: Скорость UART в бодах
  * @retval None
  */
void MODBUS_Start_Char_Timeout(uint32_t baudrate)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b084      	sub	sp, #16
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
    uint16_t timeout_value;
    
    /* Рассчитываем таймаут в микросекундах для 3.5 символов */
    timeout_value = MODBUS_Calculate_Timeout_Value(baudrate);
 800186c:	6878      	ldr	r0, [r7, #4]
 800186e:	f7ff ffcd 	bl	800180c <MODBUS_Calculate_Timeout_Value>
 8001872:	4603      	mov	r3, r0
 8001874:	81fb      	strh	r3, [r7, #14]
    
    /* Устанавливаем новый период таймаута */
    MODBUS_Set_Timeout_Pulse(timeout_value);
 8001876:	89fb      	ldrh	r3, [r7, #14]
 8001878:	4618      	mov	r0, r3
 800187a:	f7ff ffa7 	bl	80017cc <MODBUS_Set_Timeout_Pulse>
    
    /* Очищаем флаги прерываний */
    __HAL_TIM_CLEAR_FLAG(&htim2, TIM_FLAG_UPDATE);
 800187e:	4b06      	ldr	r3, [pc, #24]	@ (8001898 <MODBUS_Start_Char_Timeout+0x34>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f06f 0201 	mvn.w	r2, #1
 8001886:	611a      	str	r2, [r3, #16]
    
    /* Запускаем таймер в One-Pulse режиме */
    HAL_TIM_OnePulse_Start(&htim2, TIM_CHANNEL_1);
 8001888:	2100      	movs	r1, #0
 800188a:	4803      	ldr	r0, [pc, #12]	@ (8001898 <MODBUS_Start_Char_Timeout+0x34>)
 800188c:	f004 f86e 	bl	800596c <HAL_TIM_OnePulse_Start>
}
 8001890:	bf00      	nop
 8001892:	3710      	adds	r7, #16
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	200008f8 	.word	0x200008f8

0800189c <MODBUS_Stop_Char_Timeout>:
/**
  * @brief  Остановка таймаута символа
  * @retval None
  */
void MODBUS_Stop_Char_Timeout(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
    /* Останавливаем таймер */
    HAL_TIM_OnePulse_Stop(&htim2, TIM_CHANNEL_1);
 80018a0:	2100      	movs	r1, #0
 80018a2:	4807      	ldr	r0, [pc, #28]	@ (80018c0 <MODBUS_Stop_Char_Timeout+0x24>)
 80018a4:	f004 f8b8 	bl	8005a18 <HAL_TIM_OnePulse_Stop>
    
    /* Сбрасываем счетчик */
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 80018a8:	4b05      	ldr	r3, [pc, #20]	@ (80018c0 <MODBUS_Stop_Char_Timeout+0x24>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2200      	movs	r2, #0
 80018ae:	625a      	str	r2, [r3, #36]	@ 0x24
    
    /* Очищаем флаги прерываний */
    __HAL_TIM_CLEAR_FLAG(&htim2, TIM_FLAG_UPDATE);
 80018b0:	4b03      	ldr	r3, [pc, #12]	@ (80018c0 <MODBUS_Stop_Char_Timeout+0x24>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f06f 0201 	mvn.w	r2, #1
 80018b8:	611a      	str	r2, [r3, #16]
}
 80018ba:	bf00      	nop
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	200008f8 	.word	0x200008f8

080018c4 <MODBUS_Timeout_Handler>:
/**
  * @brief  Обработчик таймаута Modbus (вызывается из прерывания TIM2)
  * @retval None
  */
void MODBUS_Timeout_Handler(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
    /* Рассчитываем длину принятых данных через счетчик DMA */
    modbus_rx_length = MODBUS_RX_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(huart2.hdmarx);
 80018c8:	4b0c      	ldr	r3, [pc, #48]	@ (80018fc <MODBUS_Timeout_Handler+0x38>)
 80018ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	b29b      	uxth	r3, r3
 80018d2:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80018d6:	b29a      	uxth	r2, r3
 80018d8:	4b09      	ldr	r3, [pc, #36]	@ (8001900 <MODBUS_Timeout_Handler+0x3c>)
 80018da:	801a      	strh	r2, [r3, #0]
    
    /* Обрабатываем только неполные фреймы */
    if (modbus_rx_length > 0 && modbus_rx_length < 8)
 80018dc:	4b08      	ldr	r3, [pc, #32]	@ (8001900 <MODBUS_Timeout_Handler+0x3c>)
 80018de:	881b      	ldrh	r3, [r3, #0]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d006      	beq.n	80018f2 <MODBUS_Timeout_Handler+0x2e>
 80018e4:	4b06      	ldr	r3, [pc, #24]	@ (8001900 <MODBUS_Timeout_Handler+0x3c>)
 80018e6:	881b      	ldrh	r3, [r3, #0]
 80018e8:	2b07      	cmp	r3, #7
 80018ea:	d802      	bhi.n	80018f2 <MODBUS_Timeout_Handler+0x2e>
    {
        /* Сбрасываем буфер при обрыве связи */
        modbus_rx_length = 0;
 80018ec:	4b04      	ldr	r3, [pc, #16]	@ (8001900 <MODBUS_Timeout_Handler+0x3c>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	801a      	strh	r2, [r3, #0]
    }
    /* Полные фреймы обрабатываются сразу в IDLE прерывании */
}
 80018f2:	bf00      	nop
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bc80      	pop	{r7}
 80018f8:	4770      	bx	lr
 80018fa:	bf00      	nop
 80018fc:	200009d0 	.word	0x200009d0
 8001900:	20001096 	.word	0x20001096

08001904 <MODBUS_Check_Write_Permission>:
  * @param reg_addr: адрес регистра для проверки
  * @retval 0 - запись запрещена, 1 - запись разрешена
  * @note Проверяет текущий уровень доступа и права регистра
  */
uint8_t MODBUS_Check_Write_Permission(uint16_t reg_addr)
{
 8001904:	b480      	push	{r7}
 8001906:	b085      	sub	sp, #20
 8001908:	af00      	add	r7, sp, #0
 800190a:	4603      	mov	r3, r0
 800190c:	80fb      	strh	r3, [r7, #6]
    // Все регистры доступны для чтения на любом уровне
    if (reg_addr >= MODBUS_REG_COUNT) {
 800190e:	88fb      	ldrh	r3, [r7, #6]
 8001910:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001914:	d901      	bls.n	800191a <MODBUS_Check_Write_Permission+0x16>
        return 0; // Неверный адрес
 8001916:	2300      	movs	r3, #0
 8001918:	e022      	b.n	8001960 <MODBUS_Check_Write_Permission+0x5c>
    }
    
    uint8_t access_mask = register_access_mask[reg_addr];
 800191a:	88fb      	ldrh	r3, [r7, #6]
 800191c:	4a13      	ldr	r2, [pc, #76]	@ (800196c <MODBUS_Check_Write_Permission+0x68>)
 800191e:	5cd3      	ldrb	r3, [r2, r3]
 8001920:	73fb      	strb	r3, [r7, #15]
    
    switch (current_access_level) {
 8001922:	4b13      	ldr	r3, [pc, #76]	@ (8001970 <MODBUS_Check_Write_Permission+0x6c>)
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	b2db      	uxtb	r3, r3
 8001928:	2b02      	cmp	r3, #2
 800192a:	d00f      	beq.n	800194c <MODBUS_Check_Write_Permission+0x48>
 800192c:	2b02      	cmp	r3, #2
 800192e:	dc16      	bgt.n	800195e <MODBUS_Check_Write_Permission+0x5a>
 8001930:	2b00      	cmp	r3, #0
 8001932:	d002      	beq.n	800193a <MODBUS_Check_Write_Permission+0x36>
 8001934:	2b01      	cmp	r3, #1
 8001936:	d002      	beq.n	800193e <MODBUS_Check_Write_Permission+0x3a>
 8001938:	e011      	b.n	800195e <MODBUS_Check_Write_Permission+0x5a>
        case ACCESS_LEVEL_0:
            // Уровень 0 - только чтение
            return 0;
 800193a:	2300      	movs	r3, #0
 800193c:	e010      	b.n	8001960 <MODBUS_Check_Write_Permission+0x5c>
            
        case ACCESS_LEVEL_1:
            // Уровень 1 - запись в регистры с маской REG_LEVEL_1_WRITE
            return (access_mask & REG_LEVEL_1_WRITE) ? 1 : 0;
 800193e:	7bfb      	ldrb	r3, [r7, #15]
 8001940:	105b      	asrs	r3, r3, #1
 8001942:	b2db      	uxtb	r3, r3
 8001944:	f003 0301 	and.w	r3, r3, #1
 8001948:	b2db      	uxtb	r3, r3
 800194a:	e009      	b.n	8001960 <MODBUS_Check_Write_Permission+0x5c>
            
        case ACCESS_LEVEL_2:
            // Уровень 2 - запись в регистры с масками REG_LEVEL_1_WRITE и REG_LEVEL_2_WRITE
            return (access_mask & (REG_LEVEL_1_WRITE | REG_LEVEL_2_WRITE)) ? 1 : 0;
 800194c:	7bfb      	ldrb	r3, [r7, #15]
 800194e:	f003 0306 	and.w	r3, r3, #6
 8001952:	2b00      	cmp	r3, #0
 8001954:	bf14      	ite	ne
 8001956:	2301      	movne	r3, #1
 8001958:	2300      	moveq	r3, #0
 800195a:	b2db      	uxtb	r3, r3
 800195c:	e000      	b.n	8001960 <MODBUS_Check_Write_Permission+0x5c>
            
        default:
            return 0;
 800195e:	2300      	movs	r3, #0
    }
}
 8001960:	4618      	mov	r0, r3
 8001962:	3714      	adds	r7, #20
 8001964:	46bd      	mov	sp, r7
 8001966:	bc80      	pop	{r7}
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	08007390 	.word	0x08007390
 8001970:	20000494 	.word	0x20000494

08001974 <MODBUS_Process_Access_Password>:
  * @param password: введенный пароль
  * @retval None
  * @note Устанавливает соответствующий уровень доступа при правильном пароле
  */
void MODBUS_Process_Access_Password(uint16_t password)
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	4603      	mov	r3, r0
 800197c:	80fb      	strh	r3, [r7, #6]
    switch (password) {
 800197e:	88fb      	ldrh	r3, [r7, #6]
 8001980:	f245 52aa 	movw	r2, #21930	@ 0x55aa
 8001984:	4293      	cmp	r3, r2
 8001986:	d004      	beq.n	8001992 <MODBUS_Process_Access_Password+0x1e>
 8001988:	f247 72ff 	movw	r2, #30719	@ 0x77ff
 800198c:	4293      	cmp	r3, r2
 800198e:	d004      	beq.n	800199a <MODBUS_Process_Access_Password+0x26>
 8001990:	e007      	b.n	80019a2 <MODBUS_Process_Access_Password+0x2e>
        case PASSWORD_LEVEL_1:
            current_access_level = ACCESS_LEVEL_1;
 8001992:	4b08      	ldr	r3, [pc, #32]	@ (80019b4 <MODBUS_Process_Access_Password+0x40>)
 8001994:	2201      	movs	r2, #1
 8001996:	701a      	strb	r2, [r3, #0]
            break;
 8001998:	e007      	b.n	80019aa <MODBUS_Process_Access_Password+0x36>
            
        case PASSWORD_LEVEL_2:
            current_access_level = ACCESS_LEVEL_2;
 800199a:	4b06      	ldr	r3, [pc, #24]	@ (80019b4 <MODBUS_Process_Access_Password+0x40>)
 800199c:	2202      	movs	r2, #2
 800199e:	701a      	strb	r2, [r3, #0]
            break;
 80019a0:	e003      	b.n	80019aa <MODBUS_Process_Access_Password+0x36>
            
        default:
            // Неверный пароль - сброс до уровня 0
            current_access_level = ACCESS_LEVEL_0;
 80019a2:	4b04      	ldr	r3, [pc, #16]	@ (80019b4 <MODBUS_Process_Access_Password+0x40>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	701a      	strb	r2, [r3, #0]
            break;
 80019a8:	bf00      	nop
    }
}
 80019aa:	bf00      	nop
 80019ac:	370c      	adds	r7, #12
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bc80      	pop	{r7}
 80019b2:	4770      	bx	lr
 80019b4:	20000494 	.word	0x20000494

080019b8 <MODBUS_Check_Register_Changes>:
  * @param reg_count: количество изменяемых регистров
  * @retval None
  * @note Устанавливает флаги изменений для последующей записи в Flash
  */
static void MODBUS_Check_Register_Changes(uint16_t start_addr, uint16_t reg_count)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b085      	sub	sp, #20
 80019bc:	af00      	add	r7, sp, #0
 80019be:	4603      	mov	r3, r0
 80019c0:	460a      	mov	r2, r1
 80019c2:	80fb      	strh	r3, [r7, #6]
 80019c4:	4613      	mov	r3, r2
 80019c6:	80bb      	strh	r3, [r7, #4]
    for (uint16_t i = start_addr; i < start_addr + reg_count; i++) {
 80019c8:	88fb      	ldrh	r3, [r7, #6]
 80019ca:	81fb      	strh	r3, [r7, #14]
 80019cc:	e043      	b.n	8001a56 <MODBUS_Check_Register_Changes+0x9e>
        if (i >= MODBUS_REG_COUNT) break;
 80019ce:	89fb      	ldrh	r3, [r7, #14]
 80019d0:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80019d4:	d846      	bhi.n	8001a64 <MODBUS_Check_Register_Changes+0xac>
        
        // Проверяем, изменилось ли значение регистра
        if (modbus_registers[i] != previous_registers[i]) {
 80019d6:	89fb      	ldrh	r3, [r7, #14]
 80019d8:	4a25      	ldr	r2, [pc, #148]	@ (8001a70 <MODBUS_Check_Register_Changes+0xb8>)
 80019da:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80019de:	89fb      	ldrh	r3, [r7, #14]
 80019e0:	4924      	ldr	r1, [pc, #144]	@ (8001a74 <MODBUS_Check_Register_Changes+0xbc>)
 80019e2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80019e6:	429a      	cmp	r2, r3
 80019e8:	d032      	beq.n	8001a50 <MODBUS_Check_Register_Changes+0x98>
            
            // Определяем тип измененного регистра
            if (i >= MB_CALIB_CH1_MULT && i <= MB_CALIB_CH2_OFFSET) {
 80019ea:	89fb      	ldrh	r3, [r7, #14]
 80019ec:	2bc7      	cmp	r3, #199	@ 0xc7
 80019ee:	d906      	bls.n	80019fe <MODBUS_Check_Register_Changes+0x46>
 80019f0:	89fb      	ldrh	r3, [r7, #14]
 80019f2:	2bcb      	cmp	r3, #203	@ 0xcb
 80019f4:	d803      	bhi.n	80019fe <MODBUS_Check_Register_Changes+0x46>
                // Калибровочные коэффициенты
                calib_modified = true;
 80019f6:	4b20      	ldr	r3, [pc, #128]	@ (8001a78 <MODBUS_Check_Register_Changes+0xc0>)
 80019f8:	2201      	movs	r2, #1
 80019fa:	701a      	strb	r2, [r3, #0]
 80019fc:	e020      	b.n	8001a40 <MODBUS_Check_Register_Changes+0x88>
            } else if (i <= MB_DATA_BITS || (i >= MB_ADC_CH_SELECT && i <= MB_ADC_FILTER_DEPTH)) {
 80019fe:	89fb      	ldrh	r3, [r7, #14]
 8001a00:	2b04      	cmp	r3, #4
 8001a02:	d905      	bls.n	8001a10 <MODBUS_Check_Register_Changes+0x58>
 8001a04:	89fb      	ldrh	r3, [r7, #14]
 8001a06:	2b09      	cmp	r3, #9
 8001a08:	d90f      	bls.n	8001a2a <MODBUS_Check_Register_Changes+0x72>
 8001a0a:	89fb      	ldrh	r3, [r7, #14]
 8001a0c:	2b0c      	cmp	r3, #12
 8001a0e:	d80c      	bhi.n	8001a2a <MODBUS_Check_Register_Changes+0x72>
                // Конфигурационные параметры (исключая пароль и служебные регистры)
                if (i != MB_ACCESS_PASSWORD && i != MB_DEVICE_TYPE && i != MB_SERIAL_NUMBER) {
 8001a10:	89fb      	ldrh	r3, [r7, #14]
 8001a12:	2b05      	cmp	r3, #5
 8001a14:	d013      	beq.n	8001a3e <MODBUS_Check_Register_Changes+0x86>
 8001a16:	89fb      	ldrh	r3, [r7, #14]
 8001a18:	2b06      	cmp	r3, #6
 8001a1a:	d010      	beq.n	8001a3e <MODBUS_Check_Register_Changes+0x86>
 8001a1c:	89fb      	ldrh	r3, [r7, #14]
 8001a1e:	2b07      	cmp	r3, #7
 8001a20:	d00d      	beq.n	8001a3e <MODBUS_Check_Register_Changes+0x86>
                    config_modified = true;
 8001a22:	4b16      	ldr	r3, [pc, #88]	@ (8001a7c <MODBUS_Check_Register_Changes+0xc4>)
 8001a24:	2201      	movs	r2, #1
 8001a26:	701a      	strb	r2, [r3, #0]
                if (i != MB_ACCESS_PASSWORD && i != MB_DEVICE_TYPE && i != MB_SERIAL_NUMBER) {
 8001a28:	e009      	b.n	8001a3e <MODBUS_Check_Register_Changes+0x86>
                }
            } else if (i == MB_DEVICE_TYPE || i == MB_SERIAL_NUMBER) {
 8001a2a:	89fb      	ldrh	r3, [r7, #14]
 8001a2c:	2b06      	cmp	r3, #6
 8001a2e:	d002      	beq.n	8001a36 <MODBUS_Check_Register_Changes+0x7e>
 8001a30:	89fb      	ldrh	r3, [r7, #14]
 8001a32:	2b07      	cmp	r3, #7
 8001a34:	d104      	bne.n	8001a40 <MODBUS_Check_Register_Changes+0x88>
                // Служебные регистры (только для уровня 2)
                config_modified = true;
 8001a36:	4b11      	ldr	r3, [pc, #68]	@ (8001a7c <MODBUS_Check_Register_Changes+0xc4>)
 8001a38:	2201      	movs	r2, #1
 8001a3a:	701a      	strb	r2, [r3, #0]
 8001a3c:	e000      	b.n	8001a40 <MODBUS_Check_Register_Changes+0x88>
                if (i != MB_ACCESS_PASSWORD && i != MB_DEVICE_TYPE && i != MB_SERIAL_NUMBER) {
 8001a3e:	bf00      	nop
            }
            
            // Обновляем предыдущее значение
            previous_registers[i] = modbus_registers[i];
 8001a40:	89fa      	ldrh	r2, [r7, #14]
 8001a42:	89fb      	ldrh	r3, [r7, #14]
 8001a44:	490a      	ldr	r1, [pc, #40]	@ (8001a70 <MODBUS_Check_Register_Changes+0xb8>)
 8001a46:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8001a4a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a74 <MODBUS_Check_Register_Changes+0xbc>)
 8001a4c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint16_t i = start_addr; i < start_addr + reg_count; i++) {
 8001a50:	89fb      	ldrh	r3, [r7, #14]
 8001a52:	3301      	adds	r3, #1
 8001a54:	81fb      	strh	r3, [r7, #14]
 8001a56:	89fa      	ldrh	r2, [r7, #14]
 8001a58:	88f9      	ldrh	r1, [r7, #6]
 8001a5a:	88bb      	ldrh	r3, [r7, #4]
 8001a5c:	440b      	add	r3, r1
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	dbb5      	blt.n	80019ce <MODBUS_Check_Register_Changes+0x16>
        }
    }
}
 8001a62:	e000      	b.n	8001a66 <MODBUS_Check_Register_Changes+0xae>
        if (i >= MODBUS_REG_COUNT) break;
 8001a64:	bf00      	nop
}
 8001a66:	bf00      	nop
 8001a68:	3714      	adds	r7, #20
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bc80      	pop	{r7}
 8001a6e:	4770      	bx	lr
 8001a70:	20000aa8 	.word	0x20000aa8
 8001a74:	20000498 	.word	0x20000498
 8001a78:	20000496 	.word	0x20000496
 8001a7c:	20000495 	.word	0x20000495

08001a80 <MODBUS_Check_Config_Changes>:
  * @brief Проверка и сохранение изменений конфигурации
  * @retval None
  * @note Вызывается после обработки Modbus запросов для записи изменений в Flash
  */
void MODBUS_Check_Config_Changes(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
    if (config_modified) {
 8001a84:	4b09      	ldr	r3, [pc, #36]	@ (8001aac <MODBUS_Check_Config_Changes+0x2c>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d004      	beq.n	8001a96 <MODBUS_Check_Config_Changes+0x16>
        CONFIG_Save();
 8001a8c:	f7ff f90e 	bl	8000cac <CONFIG_Save>
        config_modified = false;
 8001a90:	4b06      	ldr	r3, [pc, #24]	@ (8001aac <MODBUS_Check_Config_Changes+0x2c>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	701a      	strb	r2, [r3, #0]
    }
    
    if (calib_modified) {
 8001a96:	4b06      	ldr	r3, [pc, #24]	@ (8001ab0 <MODBUS_Check_Config_Changes+0x30>)
 8001a98:	781b      	ldrb	r3, [r3, #0]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d004      	beq.n	8001aa8 <MODBUS_Check_Config_Changes+0x28>
        CONFIG_Save();
 8001a9e:	f7ff f905 	bl	8000cac <CONFIG_Save>
        calib_modified = false;
 8001aa2:	4b03      	ldr	r3, [pc, #12]	@ (8001ab0 <MODBUS_Check_Config_Changes+0x30>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	701a      	strb	r2, [r3, #0]
    }
}
 8001aa8:	bf00      	nop
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	20000495 	.word	0x20000495
 8001ab0:	20000496 	.word	0x20000496

08001ab4 <MODBUS_Set_RS485_TX>:
/**
  * @brief Установка направления RS-485 на передачу
  * @retval None
  */
void MODBUS_Set_RS485_TX(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
    /* Устанавливаем флаги состояния передачи */
    modbus_tx_active = true;
 8001ab8:	4b06      	ldr	r3, [pc, #24]	@ (8001ad4 <MODBUS_Set_RS485_TX+0x20>)
 8001aba:	2201      	movs	r2, #1
 8001abc:	701a      	strb	r2, [r3, #0]
    
    /* Включаем передатчик RS-485 */
    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_SET);
 8001abe:	2201      	movs	r2, #1
 8001ac0:	2110      	movs	r1, #16
 8001ac2:	4805      	ldr	r0, [pc, #20]	@ (8001ad8 <MODBUS_Set_RS485_TX+0x24>)
 8001ac4:	f003 f847 	bl	8004b56 <HAL_GPIO_WritePin>
    
    /* Неблокирующая задержка стабилизации */
    UTILITIES_Delay_US(10);
 8001ac8:	200a      	movs	r0, #10
 8001aca:	f000 ff85 	bl	80029d8 <UTILITIES_Delay_US>
}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	20001095 	.word	0x20001095
 8001ad8:	40010800 	.word	0x40010800

08001adc <MODBUS_Set_RS485_RX>:
/**
  * @brief Установка направления RS-485 на прием
  * @retval None
  */
void MODBUS_Set_RS485_RX(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
    /* Неблокирующая задержка перед переключением */
    UTILITIES_Delay_US(10);
 8001ae0:	200a      	movs	r0, #10
 8001ae2:	f000 ff79 	bl	80029d8 <UTILITIES_Delay_US>
    
    /* Выключаем передатчик RS-485 */
    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET);
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	2110      	movs	r1, #16
 8001aea:	4804      	ldr	r0, [pc, #16]	@ (8001afc <MODBUS_Set_RS485_RX+0x20>)
 8001aec:	f003 f833 	bl	8004b56 <HAL_GPIO_WritePin>
    
    /* Устанавливаем флаги состояния передачи */
    modbus_tx_active = false;
 8001af0:	4b03      	ldr	r3, [pc, #12]	@ (8001b00 <MODBUS_Set_RS485_RX+0x24>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	701a      	strb	r2, [r3, #0]
}
 8001af6:	bf00      	nop
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	40010800 	.word	0x40010800
 8001b00:	20001095 	.word	0x20001095

08001b04 <MODBUS_Process>:
/**
  * @brief Основная функция обработки Modbus
  * @retval None
  */
void MODBUS_Process(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
    static bool processing = false;
    static uint32_t last_frame_time = 0;
    uint16_t current_frame_length;
    
    // Проверяем наличие фрейма и отсутствие активной обработки
    if (modbus_frame_ready && !processing)
 8001b0a:	4b1a      	ldr	r3, [pc, #104]	@ (8001b74 <MODBUS_Process+0x70>)
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	b2db      	uxtb	r3, r3
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d02c      	beq.n	8001b6e <MODBUS_Process+0x6a>
 8001b14:	4b18      	ldr	r3, [pc, #96]	@ (8001b78 <MODBUS_Process+0x74>)
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	f083 0301 	eor.w	r3, r3, #1
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d025      	beq.n	8001b6e <MODBUS_Process+0x6a>
    {
        // Защита от слишком частой обработки (минимум 1ms между фреймами)
        if (!TICKS_ELAPSED(last_frame_time, 1)) {
 8001b22:	4b16      	ldr	r3, [pc, #88]	@ (8001b7c <MODBUS_Process+0x78>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	2101      	movs	r1, #1
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7ff fac9 	bl	80010c0 <TICKS_ELAPSED>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	f083 0301 	eor.w	r3, r3, #1
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d118      	bne.n	8001b6c <MODBUS_Process+0x68>
            return;
        }

        // Устанавливаем флаг занятости для защиты от реентерабельности
        processing = true;
 8001b3a:	4b0f      	ldr	r3, [pc, #60]	@ (8001b78 <MODBUS_Process+0x74>)
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	701a      	strb	r2, [r3, #0]

        // Сохраняем длину фрейма перед обработкой
        current_frame_length = modbus_rx_length;
 8001b40:	4b0f      	ldr	r3, [pc, #60]	@ (8001b80 <MODBUS_Process+0x7c>)
 8001b42:	881b      	ldrh	r3, [r3, #0]
 8001b44:	80fb      	strh	r3, [r7, #6]
        
        // НЕМЕДЛЕННО сбрасываем флаг получения фрейма
        modbus_frame_ready = false;
 8001b46:	4b0b      	ldr	r3, [pc, #44]	@ (8001b74 <MODBUS_Process+0x70>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	701a      	strb	r2, [r3, #0]
        
        // Обрабатываем Modbus запрос
        MODBUS_Process_Request(modbus_rx_buffer, current_frame_length);
 8001b4c:	88fb      	ldrh	r3, [r7, #6]
 8001b4e:	4619      	mov	r1, r3
 8001b50:	480c      	ldr	r0, [pc, #48]	@ (8001b84 <MODBUS_Process+0x80>)
 8001b52:	f000 f8ad 	bl	8001cb0 <MODBUS_Process_Request>
        
        // Проверяем и сохраняем изменения конфигурации
        MODBUS_Check_Config_Changes();
 8001b56:	f7ff ff93 	bl	8001a80 <MODBUS_Check_Config_Changes>
        
        // Запоминаем время обработки
        last_frame_time = GET_TICKS();
 8001b5a:	f7ff fa9f 	bl	800109c <GET_TICKS>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	4a06      	ldr	r2, [pc, #24]	@ (8001b7c <MODBUS_Process+0x78>)
 8001b62:	6013      	str	r3, [r2, #0]
        
        // Сбрасываем флаг занятости
        processing = false;
 8001b64:	4b04      	ldr	r3, [pc, #16]	@ (8001b78 <MODBUS_Process+0x74>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	701a      	strb	r2, [r3, #0]
 8001b6a:	e000      	b.n	8001b6e <MODBUS_Process+0x6a>
            return;
 8001b6c:	bf00      	nop
    }
}
 8001b6e:	3708      	adds	r7, #8
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	20001094 	.word	0x20001094
 8001b78:	20001098 	.word	0x20001098
 8001b7c:	2000109c 	.word	0x2000109c
 8001b80:	20001096 	.word	0x20001096
 8001b84:	20000e94 	.word	0x20000e94

08001b88 <MODBUS_Apply_Config>:
/**
  * @brief Применение конфигурации UART из регистров Modbus
  * @retval None
  */
void MODBUS_Apply_Config(void)
{
 8001b88:	b5b0      	push	{r4, r5, r7, lr}
 8001b8a:	b08a      	sub	sp, #40	@ 0x28
 8001b8c:	af00      	add	r7, sp, #0
    UART_InitTypeDef uart_config = {0};
 8001b8e:	1d3b      	adds	r3, r7, #4
 8001b90:	2200      	movs	r2, #0
 8001b92:	601a      	str	r2, [r3, #0]
 8001b94:	605a      	str	r2, [r3, #4]
 8001b96:	609a      	str	r2, [r3, #8]
 8001b98:	60da      	str	r2, [r3, #12]
 8001b9a:	611a      	str	r2, [r3, #16]
 8001b9c:	615a      	str	r2, [r3, #20]
 8001b9e:	619a      	str	r2, [r3, #24]
    uint16_t timeout_value;
    uint32_t baudrate;
    
    // Останавливаем UART перед перенастройкой
    HAL_UART_DeInit(&huart2);
 8001ba0:	4840      	ldr	r0, [pc, #256]	@ (8001ca4 <MODBUS_Apply_Config+0x11c>)
 8001ba2:	f004 fb5d 	bl	8006260 <HAL_UART_DeInit>
    
    // Базовая конфигурация
    uart_config.Mode = UART_MODE_TX_RX;
 8001ba6:	230c      	movs	r3, #12
 8001ba8:	617b      	str	r3, [r7, #20]
    uart_config.HwFlowCtl = UART_HWCONTROL_NONE;
 8001baa:	2300      	movs	r3, #0
 8001bac:	61bb      	str	r3, [r7, #24]
    uart_config.OverSampling = UART_OVERSAMPLING_16;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	61fb      	str	r3, [r7, #28]
    
    // Настройка скорости из регистра MB_BAUDRATE
    switch (modbus_registers[MB_BAUDRATE])
 8001bb2:	4b3d      	ldr	r3, [pc, #244]	@ (8001ca8 <MODBUS_Apply_Config+0x120>)
 8001bb4:	885b      	ldrh	r3, [r3, #2]
 8001bb6:	3b01      	subs	r3, #1
 8001bb8:	2b03      	cmp	r3, #3
 8001bba:	d81b      	bhi.n	8001bf4 <MODBUS_Apply_Config+0x6c>
 8001bbc:	a201      	add	r2, pc, #4	@ (adr r2, 8001bc4 <MODBUS_Apply_Config+0x3c>)
 8001bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bc2:	bf00      	nop
 8001bc4:	08001bd5 	.word	0x08001bd5
 8001bc8:	08001bdd 	.word	0x08001bdd
 8001bcc:	08001be5 	.word	0x08001be5
 8001bd0:	08001bed 	.word	0x08001bed
    {
        case 1:
            baudrate = 19200;
 8001bd4:	f44f 4396 	mov.w	r3, #19200	@ 0x4b00
 8001bd8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001bda:	e00f      	b.n	8001bfc <MODBUS_Apply_Config+0x74>
        case 2:
            baudrate = 38400;
 8001bdc:	f44f 4316 	mov.w	r3, #38400	@ 0x9600
 8001be0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001be2:	e00b      	b.n	8001bfc <MODBUS_Apply_Config+0x74>
        case 3:
            baudrate = 57600;
 8001be4:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 8001be8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001bea:	e007      	b.n	8001bfc <MODBUS_Apply_Config+0x74>
        case 4:
            baudrate = 115200;
 8001bec:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001bf0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001bf2:	e003      	b.n	8001bfc <MODBUS_Apply_Config+0x74>
        default:
            baudrate = 9600;  // По умолчанию
 8001bf4:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 8001bf8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001bfa:	bf00      	nop
    }
    uart_config.BaudRate = baudrate;
 8001bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bfe:	607b      	str	r3, [r7, #4]
    
    // Настройка битов данных из регистра MB_DATA_BITS
    if (modbus_registers[MB_DATA_BITS] == 1)
 8001c00:	4b29      	ldr	r3, [pc, #164]	@ (8001ca8 <MODBUS_Apply_Config+0x120>)
 8001c02:	891b      	ldrh	r3, [r3, #8]
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d103      	bne.n	8001c10 <MODBUS_Apply_Config+0x88>
    {
        uart_config.WordLength = UART_WORDLENGTH_9B;
 8001c08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c0c:	60bb      	str	r3, [r7, #8]
 8001c0e:	e001      	b.n	8001c14 <MODBUS_Apply_Config+0x8c>
    }
    else
    {
        uart_config.WordLength = UART_WORDLENGTH_8B;  // По умолчанию
 8001c10:	2300      	movs	r3, #0
 8001c12:	60bb      	str	r3, [r7, #8]
    }
    
    // Настройка четности из регистра MB_PARITY
    switch (modbus_registers[MB_PARITY])
 8001c14:	4b24      	ldr	r3, [pc, #144]	@ (8001ca8 <MODBUS_Apply_Config+0x120>)
 8001c16:	889b      	ldrh	r3, [r3, #4]
 8001c18:	2b01      	cmp	r3, #1
 8001c1a:	d002      	beq.n	8001c22 <MODBUS_Apply_Config+0x9a>
 8001c1c:	2b02      	cmp	r3, #2
 8001c1e:	d004      	beq.n	8001c2a <MODBUS_Apply_Config+0xa2>
 8001c20:	e007      	b.n	8001c32 <MODBUS_Apply_Config+0xaa>
    {
        case 1:
            uart_config.Parity = UART_PARITY_ODD;
 8001c22:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001c26:	613b      	str	r3, [r7, #16]
            break;
 8001c28:	e006      	b.n	8001c38 <MODBUS_Apply_Config+0xb0>
        case 2:
            uart_config.Parity = UART_PARITY_EVEN;
 8001c2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c2e:	613b      	str	r3, [r7, #16]
            break;
 8001c30:	e002      	b.n	8001c38 <MODBUS_Apply_Config+0xb0>
        default:
            uart_config.Parity = UART_PARITY_NONE;  // По умолчанию
 8001c32:	2300      	movs	r3, #0
 8001c34:	613b      	str	r3, [r7, #16]
            break;
 8001c36:	bf00      	nop
    }
    
    // Настройка стоп-битов из регистра MB_STOP_BITS
    if (modbus_registers[MB_STOP_BITS] == 1)
 8001c38:	4b1b      	ldr	r3, [pc, #108]	@ (8001ca8 <MODBUS_Apply_Config+0x120>)
 8001c3a:	88db      	ldrh	r3, [r3, #6]
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d103      	bne.n	8001c48 <MODBUS_Apply_Config+0xc0>
    {
        uart_config.StopBits = UART_STOPBITS_2;
 8001c40:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c44:	60fb      	str	r3, [r7, #12]
 8001c46:	e001      	b.n	8001c4c <MODBUS_Apply_Config+0xc4>
    }
    else
    {
        uart_config.StopBits = UART_STOPBITS_1;  // По умолчанию
 8001c48:	2300      	movs	r3, #0
 8001c4a:	60fb      	str	r3, [r7, #12]
    }
    
    // Применяем новую конфигурацию UART
    huart2.Init = uart_config;
 8001c4c:	4b15      	ldr	r3, [pc, #84]	@ (8001ca4 <MODBUS_Apply_Config+0x11c>)
 8001c4e:	1d1c      	adds	r4, r3, #4
 8001c50:	1d3d      	adds	r5, r7, #4
 8001c52:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c54:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c56:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001c5a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c5e:	4811      	ldr	r0, [pc, #68]	@ (8001ca4 <MODBUS_Apply_Config+0x11c>)
 8001c60:	f004 faae 	bl	80061c0 <HAL_UART_Init>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <MODBUS_Apply_Config+0xe6>
    {
        Error_Handler();
 8001c6a:	f7ff fda9 	bl	80017c0 <Error_Handler>
    }
    
    // Настройка таймаута Modbus для новой скорости
    timeout_value = MODBUS_Calculate_Timeout_Value(baudrate);
 8001c6e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001c70:	f7ff fdcc 	bl	800180c <MODBUS_Calculate_Timeout_Value>
 8001c74:	4603      	mov	r3, r0
 8001c76:	847b      	strh	r3, [r7, #34]	@ 0x22
    MODBUS_Set_Timeout_Pulse(timeout_value);
 8001c78:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f7ff fda6 	bl	80017cc <MODBUS_Set_Timeout_Pulse>
    
    // ЗАПУСК NORMAL DMA ПРИЕМА после перенастройки UART
    HAL_UART_Receive_DMA(&huart2, modbus_rx_buffer, MODBUS_RX_BUFFER_SIZE);
 8001c80:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c84:	4909      	ldr	r1, [pc, #36]	@ (8001cac <MODBUS_Apply_Config+0x124>)
 8001c86:	4807      	ldr	r0, [pc, #28]	@ (8001ca4 <MODBUS_Apply_Config+0x11c>)
 8001c88:	f004 fb8c 	bl	80063a4 <HAL_UART_Receive_DMA>
    __HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
 8001c8c:	4b05      	ldr	r3, [pc, #20]	@ (8001ca4 <MODBUS_Apply_Config+0x11c>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	68da      	ldr	r2, [r3, #12]
 8001c92:	4b04      	ldr	r3, [pc, #16]	@ (8001ca4 <MODBUS_Apply_Config+0x11c>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f042 0210 	orr.w	r2, r2, #16
 8001c9a:	60da      	str	r2, [r3, #12]
}
 8001c9c:	bf00      	nop
 8001c9e:	3728      	adds	r7, #40	@ 0x28
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bdb0      	pop	{r4, r5, r7, pc}
 8001ca4:	200009d0 	.word	0x200009d0
 8001ca8:	20000aa8 	.word	0x20000aa8
 8001cac:	20000e94 	.word	0x20000e94

08001cb0 <MODBUS_Process_Request>:
  * @param request: указатель на буфер запроса
  * @param length: длина запроса
  * @retval None
  */
static void MODBUS_Process_Request(uint8_t *request, uint16_t length)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	460b      	mov	r3, r1
 8001cba:	807b      	strh	r3, [r7, #2]
    uint8_t slave_addr = request[0];
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	73fb      	strb	r3, [r7, #15]
    uint8_t function = request[1];
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	785b      	ldrb	r3, [r3, #1]
 8001cc6:	73bb      	strb	r3, [r7, #14]
    uint16_t crc_received, crc_calculated;
    
    // Проверяем адрес устройства (0 - broadcast адрес)
    if (slave_addr != modbus_registers[MB_DEVICE_ADDR] && slave_addr != 0)
 8001cc8:	7bfb      	ldrb	r3, [r7, #15]
 8001cca:	b29a      	uxth	r2, r3
 8001ccc:	4b23      	ldr	r3, [pc, #140]	@ (8001d5c <MODBUS_Process_Request+0xac>)
 8001cce:	881b      	ldrh	r3, [r3, #0]
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	d002      	beq.n	8001cda <MODBUS_Process_Request+0x2a>
 8001cd4:	7bfb      	ldrb	r3, [r7, #15]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d13a      	bne.n	8001d50 <MODBUS_Process_Request+0xa0>
    {
        return; // Запрос не для нас
    }
    
    // Проверяем CRC
    crc_received = (request[length-2] << 8) | request[length-1];
 8001cda:	887b      	ldrh	r3, [r7, #2]
 8001cdc:	3b02      	subs	r3, #2
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	4413      	add	r3, r2
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	b21b      	sxth	r3, r3
 8001ce6:	021b      	lsls	r3, r3, #8
 8001ce8:	b21a      	sxth	r2, r3
 8001cea:	887b      	ldrh	r3, [r7, #2]
 8001cec:	3b01      	subs	r3, #1
 8001cee:	6879      	ldr	r1, [r7, #4]
 8001cf0:	440b      	add	r3, r1
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	b21b      	sxth	r3, r3
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	b21b      	sxth	r3, r3
 8001cfa:	81bb      	strh	r3, [r7, #12]
    crc_calculated = UTILITIES_Calculate_CRC16(request, length-2);
 8001cfc:	887b      	ldrh	r3, [r7, #2]
 8001cfe:	3b02      	subs	r3, #2
 8001d00:	b29b      	uxth	r3, r3
 8001d02:	4619      	mov	r1, r3
 8001d04:	6878      	ldr	r0, [r7, #4]
 8001d06:	f000 fe1f 	bl	8002948 <UTILITIES_Calculate_CRC16>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	817b      	strh	r3, [r7, #10]
    
    if (crc_received != crc_calculated)
 8001d0e:	89ba      	ldrh	r2, [r7, #12]
 8001d10:	897b      	ldrh	r3, [r7, #10]
 8001d12:	429a      	cmp	r2, r3
 8001d14:	d11e      	bne.n	8001d54 <MODBUS_Process_Request+0xa4>
    {
        return; // CRC не совпадает
    }
    
    // Обрабатываем функцию
    switch (function)
 8001d16:	7bbb      	ldrb	r3, [r7, #14]
 8001d18:	2b10      	cmp	r3, #16
 8001d1a:	d00e      	beq.n	8001d3a <MODBUS_Process_Request+0x8a>
 8001d1c:	2b10      	cmp	r3, #16
 8001d1e:	dc10      	bgt.n	8001d42 <MODBUS_Process_Request+0x92>
 8001d20:	2b03      	cmp	r3, #3
 8001d22:	d002      	beq.n	8001d2a <MODBUS_Process_Request+0x7a>
 8001d24:	2b06      	cmp	r3, #6
 8001d26:	d004      	beq.n	8001d32 <MODBUS_Process_Request+0x82>
 8001d28:	e00b      	b.n	8001d42 <MODBUS_Process_Request+0x92>
    {
        case MB_FUNC_READ_HOLDING:
            MODBUS_Process_Read_Holding(request);
 8001d2a:	6878      	ldr	r0, [r7, #4]
 8001d2c:	f000 f818 	bl	8001d60 <MODBUS_Process_Read_Holding>
            break;
 8001d30:	e011      	b.n	8001d56 <MODBUS_Process_Request+0xa6>
            
        case MB_FUNC_WRITE_SINGLE:
            MODBUS_Process_Write_Single(request);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f000 f8cc 	bl	8001ed0 <MODBUS_Process_Write_Single>
            break;
 8001d38:	e00d      	b.n	8001d56 <MODBUS_Process_Request+0xa6>
            
        case MB_FUNC_WRITE_MULTIPLE:
            MODBUS_Process_Write_Multiple(request);
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f000 f988 	bl	8002050 <MODBUS_Process_Write_Multiple>
            break;
 8001d40:	e009      	b.n	8001d56 <MODBUS_Process_Request+0xa6>
            
        default:
            MODBUS_Send_Exception(slave_addr, function, MB_EX_ILLEGAL_FUNCTION);
 8001d42:	7bb9      	ldrb	r1, [r7, #14]
 8001d44:	7bfb      	ldrb	r3, [r7, #15]
 8001d46:	2201      	movs	r2, #1
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f000 fa8b 	bl	8002264 <MODBUS_Send_Exception>
            break;
 8001d4e:	e002      	b.n	8001d56 <MODBUS_Process_Request+0xa6>
        return; // Запрос не для нас
 8001d50:	bf00      	nop
 8001d52:	e000      	b.n	8001d56 <MODBUS_Process_Request+0xa6>
        return; // CRC не совпадает
 8001d54:	bf00      	nop
    }
}
 8001d56:	3710      	adds	r7, #16
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	20000aa8 	.word	0x20000aa8

08001d60 <MODBUS_Process_Read_Holding>:
  * @brief Обработка функции 0x03 (Read Holding Registers)
  * @param request: указатель на буфер запроса
  * @retval None
  */
static void MODBUS_Process_Read_Holding(uint8_t *request)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b088      	sub	sp, #32
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
    uint8_t slave_addr = request[0];
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	76fb      	strb	r3, [r7, #27]
    uint16_t start_addr = (request[2] << 8) | request[3];
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	3302      	adds	r3, #2
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	b21b      	sxth	r3, r3
 8001d76:	021b      	lsls	r3, r3, #8
 8001d78:	b21a      	sxth	r2, r3
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	3303      	adds	r3, #3
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	b21b      	sxth	r3, r3
 8001d82:	4313      	orrs	r3, r2
 8001d84:	b21b      	sxth	r3, r3
 8001d86:	833b      	strh	r3, [r7, #24]
    uint16_t reg_count = (request[4] << 8) | request[5];
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	3304      	adds	r3, #4
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	b21b      	sxth	r3, r3
 8001d90:	021b      	lsls	r3, r3, #8
 8001d92:	b21a      	sxth	r2, r3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	3305      	adds	r3, #5
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	b21b      	sxth	r3, r3
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	b21b      	sxth	r3, r3
 8001da0:	82fb      	strh	r3, [r7, #22]
    uint16_t response_length;
    
    // Проверяем корректность адреса и количества регистров
    if (start_addr + reg_count > MODBUS_REG_COUNT)
 8001da2:	8b3a      	ldrh	r2, [r7, #24]
 8001da4:	8afb      	ldrh	r3, [r7, #22]
 8001da6:	4413      	add	r3, r2
 8001da8:	f5b3 7ffb 	cmp.w	r3, #502	@ 0x1f6
 8001dac:	db06      	blt.n	8001dbc <MODBUS_Process_Read_Holding+0x5c>
    {
        MODBUS_Send_Exception(slave_addr, MB_FUNC_READ_HOLDING, MB_EX_ILLEGAL_ADDRESS);
 8001dae:	7efb      	ldrb	r3, [r7, #27]
 8001db0:	2202      	movs	r2, #2
 8001db2:	2103      	movs	r1, #3
 8001db4:	4618      	mov	r0, r3
 8001db6:	f000 fa55 	bl	8002264 <MODBUS_Send_Exception>
        return;
 8001dba:	e07f      	b.n	8001ebc <MODBUS_Process_Read_Holding+0x15c>
    }
    
    // Обновляем значения регистров ADC перед отправкой если они запрашиваются
    if (start_addr <= MB_ADC_RAW_VALUE && (start_addr + reg_count) > MB_ADC_RAW_VALUE)
 8001dbc:	8b3b      	ldrh	r3, [r7, #24]
 8001dbe:	2b64      	cmp	r3, #100	@ 0x64
 8001dc0:	d80b      	bhi.n	8001dda <MODBUS_Process_Read_Holding+0x7a>
 8001dc2:	8b3a      	ldrh	r2, [r7, #24]
 8001dc4:	8afb      	ldrh	r3, [r7, #22]
 8001dc6:	4413      	add	r3, r2
 8001dc8:	2b64      	cmp	r3, #100	@ 0x64
 8001dca:	dd06      	ble.n	8001dda <MODBUS_Process_Read_Holding+0x7a>
    {
        modbus_registers[MB_ADC_RAW_VALUE] = ADC_Get_Filtered_Raw_Value();
 8001dcc:	f7fe fe58 	bl	8000a80 <ADC_Get_Filtered_Raw_Value>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	461a      	mov	r2, r3
 8001dd4:	4b3b      	ldr	r3, [pc, #236]	@ (8001ec4 <MODBUS_Process_Read_Holding+0x164>)
 8001dd6:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
    }
    
    if (start_addr <= MB_ADC_SCALED_VALUE && (start_addr + reg_count) > MB_ADC_SCALED_VALUE)
 8001dda:	8b3b      	ldrh	r3, [r7, #24]
 8001ddc:	2b65      	cmp	r3, #101	@ 0x65
 8001dde:	d80c      	bhi.n	8001dfa <MODBUS_Process_Read_Holding+0x9a>
 8001de0:	8b3a      	ldrh	r2, [r7, #24]
 8001de2:	8afb      	ldrh	r3, [r7, #22]
 8001de4:	4413      	add	r3, r2
 8001de6:	2b65      	cmp	r3, #101	@ 0x65
 8001de8:	dd07      	ble.n	8001dfa <MODBUS_Process_Read_Holding+0x9a>
    {
        int32_t scaled_value = ADC_Get_Scaled_Value();
 8001dea:	f7fe fe5f 	bl	8000aac <ADC_Get_Scaled_Value>
 8001dee:	6138      	str	r0, [r7, #16]
        modbus_registers[MB_ADC_SCALED_VALUE] = scaled_value & 0xFFFF;
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	b29a      	uxth	r2, r3
 8001df4:	4b33      	ldr	r3, [pc, #204]	@ (8001ec4 <MODBUS_Process_Read_Holding+0x164>)
 8001df6:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
    }
    
    if (start_addr <= MB_VREFINT_VALUE && (start_addr + reg_count) > MB_VREFINT_VALUE)
 8001dfa:	8b3b      	ldrh	r3, [r7, #24]
 8001dfc:	2b0d      	cmp	r3, #13
 8001dfe:	d80a      	bhi.n	8001e16 <MODBUS_Process_Read_Holding+0xb6>
 8001e00:	8b3a      	ldrh	r2, [r7, #24]
 8001e02:	8afb      	ldrh	r3, [r7, #22]
 8001e04:	4413      	add	r3, r2
 8001e06:	2b0d      	cmp	r3, #13
 8001e08:	dd05      	ble.n	8001e16 <MODBUS_Process_Read_Holding+0xb6>
    {
        modbus_registers[MB_VREFINT_VALUE] = ADC_Read_VREFINT();
 8001e0a:	f7fe fc1d 	bl	8000648 <ADC_Read_VREFINT>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	461a      	mov	r2, r3
 8001e12:	4b2c      	ldr	r3, [pc, #176]	@ (8001ec4 <MODBUS_Process_Read_Holding+0x164>)
 8001e14:	835a      	strh	r2, [r3, #26]
    }

    // Формируем ответ
    modbus_tx_buffer[0] = slave_addr;
 8001e16:	4a2c      	ldr	r2, [pc, #176]	@ (8001ec8 <MODBUS_Process_Read_Holding+0x168>)
 8001e18:	7efb      	ldrb	r3, [r7, #27]
 8001e1a:	7013      	strb	r3, [r2, #0]
    modbus_tx_buffer[1] = MB_FUNC_READ_HOLDING;
 8001e1c:	4b2a      	ldr	r3, [pc, #168]	@ (8001ec8 <MODBUS_Process_Read_Holding+0x168>)
 8001e1e:	2203      	movs	r2, #3
 8001e20:	705a      	strb	r2, [r3, #1]
    modbus_tx_buffer[2] = reg_count * 2;
 8001e22:	8afb      	ldrh	r3, [r7, #22]
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	b2da      	uxtb	r2, r3
 8001e2a:	4b27      	ldr	r3, [pc, #156]	@ (8001ec8 <MODBUS_Process_Read_Holding+0x168>)
 8001e2c:	709a      	strb	r2, [r3, #2]
    
    for (int i = 0; i < reg_count; i++)
 8001e2e:	2300      	movs	r3, #0
 8001e30:	61fb      	str	r3, [r7, #28]
 8001e32:	e01c      	b.n	8001e6e <MODBUS_Process_Read_Holding+0x10e>
    {
        modbus_tx_buffer[3 + i*2] = (modbus_registers[start_addr + i] >> 8) & 0xFF;
 8001e34:	8b3a      	ldrh	r2, [r7, #24]
 8001e36:	69fb      	ldr	r3, [r7, #28]
 8001e38:	4413      	add	r3, r2
 8001e3a:	4a22      	ldr	r2, [pc, #136]	@ (8001ec4 <MODBUS_Process_Read_Holding+0x164>)
 8001e3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e40:	0a1b      	lsrs	r3, r3, #8
 8001e42:	b29a      	uxth	r2, r3
 8001e44:	69fb      	ldr	r3, [r7, #28]
 8001e46:	005b      	lsls	r3, r3, #1
 8001e48:	3303      	adds	r3, #3
 8001e4a:	b2d1      	uxtb	r1, r2
 8001e4c:	4a1e      	ldr	r2, [pc, #120]	@ (8001ec8 <MODBUS_Process_Read_Holding+0x168>)
 8001e4e:	54d1      	strb	r1, [r2, r3]
        modbus_tx_buffer[4 + i*2] = modbus_registers[start_addr + i] & 0xFF;
 8001e50:	8b3a      	ldrh	r2, [r7, #24]
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	4413      	add	r3, r2
 8001e56:	4a1b      	ldr	r2, [pc, #108]	@ (8001ec4 <MODBUS_Process_Read_Holding+0x164>)
 8001e58:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001e5c:	69fb      	ldr	r3, [r7, #28]
 8001e5e:	3302      	adds	r3, #2
 8001e60:	005b      	lsls	r3, r3, #1
 8001e62:	b2d1      	uxtb	r1, r2
 8001e64:	4a18      	ldr	r2, [pc, #96]	@ (8001ec8 <MODBUS_Process_Read_Holding+0x168>)
 8001e66:	54d1      	strb	r1, [r2, r3]
    for (int i = 0; i < reg_count; i++)
 8001e68:	69fb      	ldr	r3, [r7, #28]
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	61fb      	str	r3, [r7, #28]
 8001e6e:	8afb      	ldrh	r3, [r7, #22]
 8001e70:	69fa      	ldr	r2, [r7, #28]
 8001e72:	429a      	cmp	r2, r3
 8001e74:	dbde      	blt.n	8001e34 <MODBUS_Process_Read_Holding+0xd4>
    }
    
    response_length = 3 + reg_count * 2;
 8001e76:	8afb      	ldrh	r3, [r7, #22]
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	3303      	adds	r3, #3
 8001e7e:	81fb      	strh	r3, [r7, #14]
    uint16_t crc = UTILITIES_Calculate_CRC16(modbus_tx_buffer, response_length);
 8001e80:	89fb      	ldrh	r3, [r7, #14]
 8001e82:	4619      	mov	r1, r3
 8001e84:	4810      	ldr	r0, [pc, #64]	@ (8001ec8 <MODBUS_Process_Read_Holding+0x168>)
 8001e86:	f000 fd5f 	bl	8002948 <UTILITIES_Calculate_CRC16>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	81bb      	strh	r3, [r7, #12]
    modbus_tx_buffer[response_length] = (crc >> 8) & 0xFF;
 8001e8e:	89bb      	ldrh	r3, [r7, #12]
 8001e90:	0a1b      	lsrs	r3, r3, #8
 8001e92:	b29a      	uxth	r2, r3
 8001e94:	89fb      	ldrh	r3, [r7, #14]
 8001e96:	b2d1      	uxtb	r1, r2
 8001e98:	4a0b      	ldr	r2, [pc, #44]	@ (8001ec8 <MODBUS_Process_Read_Holding+0x168>)
 8001e9a:	54d1      	strb	r1, [r2, r3]
    modbus_tx_buffer[response_length + 1] = crc & 0xFF;
 8001e9c:	89fb      	ldrh	r3, [r7, #14]
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	89ba      	ldrh	r2, [r7, #12]
 8001ea2:	b2d1      	uxtb	r1, r2
 8001ea4:	4a08      	ldr	r2, [pc, #32]	@ (8001ec8 <MODBUS_Process_Read_Holding+0x168>)
 8001ea6:	54d1      	strb	r1, [r2, r3]
    
    // Отправляем ответ
    MODBUS_Set_RS485_TX();
 8001ea8:	f7ff fe04 	bl	8001ab4 <MODBUS_Set_RS485_TX>
    HAL_UART_Transmit_DMA(&huart2, modbus_tx_buffer, response_length + 2);
 8001eac:	89fb      	ldrh	r3, [r7, #14]
 8001eae:	3302      	adds	r3, #2
 8001eb0:	b29b      	uxth	r3, r3
 8001eb2:	461a      	mov	r2, r3
 8001eb4:	4904      	ldr	r1, [pc, #16]	@ (8001ec8 <MODBUS_Process_Read_Holding+0x168>)
 8001eb6:	4805      	ldr	r0, [pc, #20]	@ (8001ecc <MODBUS_Process_Read_Holding+0x16c>)
 8001eb8:	f004 fa04 	bl	80062c4 <HAL_UART_Transmit_DMA>
}
 8001ebc:	3720      	adds	r7, #32
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	20000aa8 	.word	0x20000aa8
 8001ec8:	20000f94 	.word	0x20000f94
 8001ecc:	200009d0 	.word	0x200009d0

08001ed0 <MODBUS_Process_Write_Single>:
  * @brief Обработка функции 0x06 (Write Single Register)
  * @param request: указатель на буфер запроса
  * @retval None
  */
static void MODBUS_Process_Write_Single(uint8_t *request)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b086      	sub	sp, #24
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
    uint8_t slave_addr = request[0];
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	75fb      	strb	r3, [r7, #23]
    uint16_t reg_addr = (request[2] << 8) | request[3];
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	3302      	adds	r3, #2
 8001ee2:	781b      	ldrb	r3, [r3, #0]
 8001ee4:	b21b      	sxth	r3, r3
 8001ee6:	021b      	lsls	r3, r3, #8
 8001ee8:	b21a      	sxth	r2, r3
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	3303      	adds	r3, #3
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	b21b      	sxth	r3, r3
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	b21b      	sxth	r3, r3
 8001ef6:	82bb      	strh	r3, [r7, #20]
    uint16_t reg_value = (request[4] << 8) | request[5];
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	3304      	adds	r3, #4
 8001efc:	781b      	ldrb	r3, [r3, #0]
 8001efe:	b21b      	sxth	r3, r3
 8001f00:	021b      	lsls	r3, r3, #8
 8001f02:	b21a      	sxth	r2, r3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	3305      	adds	r3, #5
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	b21b      	sxth	r3, r3
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	b21b      	sxth	r3, r3
 8001f10:	827b      	strh	r3, [r7, #18]
    uint16_t response_length;
    
    // Проверяем корректность адреса регистра
    if (reg_addr >= MODBUS_REG_COUNT)
 8001f12:	8abb      	ldrh	r3, [r7, #20]
 8001f14:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001f18:	d906      	bls.n	8001f28 <MODBUS_Process_Write_Single+0x58>
    {
        MODBUS_Send_Exception(slave_addr, MB_FUNC_WRITE_SINGLE, MB_EX_ILLEGAL_ADDRESS);
 8001f1a:	7dfb      	ldrb	r3, [r7, #23]
 8001f1c:	2202      	movs	r2, #2
 8001f1e:	2106      	movs	r1, #6
 8001f20:	4618      	mov	r0, r3
 8001f22:	f000 f99f 	bl	8002264 <MODBUS_Send_Exception>
        return;
 8001f26:	e08a      	b.n	800203e <MODBUS_Process_Write_Single+0x16e>
    }
    
    // Особые обработки для регистра пароля доступа
    if (reg_addr == MB_ACCESS_PASSWORD)
 8001f28:	8abb      	ldrh	r3, [r7, #20]
 8001f2a:	2b05      	cmp	r3, #5
 8001f2c:	d107      	bne.n	8001f3e <MODBUS_Process_Write_Single+0x6e>
    {
        // Обработка пароля доступа
        MODBUS_Process_Access_Password(reg_value);
 8001f2e:	8a7b      	ldrh	r3, [r7, #18]
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7ff fd1f 	bl	8001974 <MODBUS_Process_Access_Password>
        
        // Сбрасываем значение пароля в регистре для безопасности
        modbus_registers[MB_ACCESS_PASSWORD] = 0;
 8001f36:	4b43      	ldr	r3, [pc, #268]	@ (8002044 <MODBUS_Process_Write_Single+0x174>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	815a      	strh	r2, [r3, #10]
 8001f3c:	e03f      	b.n	8001fbe <MODBUS_Process_Write_Single+0xee>
    }
    else
    {
        // Проверяем права доступа для обычных регистров
        if (!MODBUS_Check_Write_Permission(reg_addr))
 8001f3e:	8abb      	ldrh	r3, [r7, #20]
 8001f40:	4618      	mov	r0, r3
 8001f42:	f7ff fcdf 	bl	8001904 <MODBUS_Check_Write_Permission>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d106      	bne.n	8001f5a <MODBUS_Process_Write_Single+0x8a>
        {
            MODBUS_Send_Exception(slave_addr, MB_FUNC_WRITE_SINGLE, MB_EX_ILLEGAL_ADDRESS);
 8001f4c:	7dfb      	ldrb	r3, [r7, #23]
 8001f4e:	2202      	movs	r2, #2
 8001f50:	2106      	movs	r1, #6
 8001f52:	4618      	mov	r0, r3
 8001f54:	f000 f986 	bl	8002264 <MODBUS_Send_Exception>
            return;
 8001f58:	e071      	b.n	800203e <MODBUS_Process_Write_Single+0x16e>
        }
        
        // Сохраняем предыдущее значение для обнаружения изменений
        uint16_t old_value = modbus_registers[reg_addr];
 8001f5a:	8abb      	ldrh	r3, [r7, #20]
 8001f5c:	4a39      	ldr	r2, [pc, #228]	@ (8002044 <MODBUS_Process_Write_Single+0x174>)
 8001f5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001f62:	823b      	strh	r3, [r7, #16]
        
        // Записываем новое значение
        modbus_registers[reg_addr] = reg_value;
 8001f64:	8abb      	ldrh	r3, [r7, #20]
 8001f66:	4937      	ldr	r1, [pc, #220]	@ (8002044 <MODBUS_Process_Write_Single+0x174>)
 8001f68:	8a7a      	ldrh	r2, [r7, #18]
 8001f6a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
        
        // Проверяем изменения для данного регистра
        MODBUS_Check_Register_Changes(reg_addr, 1);
 8001f6e:	8abb      	ldrh	r3, [r7, #20]
 8001f70:	2101      	movs	r1, #1
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7ff fd20 	bl	80019b8 <MODBUS_Check_Register_Changes>
        
        // Особые обработки для служебных регистров
        if (reg_addr == MB_ADC_CH_SELECT)
 8001f78:	8abb      	ldrh	r3, [r7, #20]
 8001f7a:	2b0a      	cmp	r3, #10
 8001f7c:	d106      	bne.n	8001f8c <MODBUS_Process_Write_Single+0xbc>
        {
            // Смена канала АЦП требует перезапуска преобразования
            if (old_value != reg_value) {
 8001f7e:	8a3a      	ldrh	r2, [r7, #16]
 8001f80:	8a7b      	ldrh	r3, [r7, #18]
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d01b      	beq.n	8001fbe <MODBUS_Process_Write_Single+0xee>
                ADC_Init_Start();  // Перезапускаем АЦП с новым каналом
 8001f86:	f7fe fbed 	bl	8000764 <ADC_Init_Start>
 8001f8a:	e018      	b.n	8001fbe <MODBUS_Process_Write_Single+0xee>
            }
        }
        else if (reg_addr == MB_ADC_POLL_PERIOD)
 8001f8c:	8abb      	ldrh	r3, [r7, #20]
 8001f8e:	2b0b      	cmp	r3, #11
 8001f90:	d108      	bne.n	8001fa4 <MODBUS_Process_Write_Single+0xd4>
        {
            // Установка периода опроса АЦП
            if (old_value != reg_value) {
 8001f92:	8a3a      	ldrh	r2, [r7, #16]
 8001f94:	8a7b      	ldrh	r3, [r7, #18]
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d011      	beq.n	8001fbe <MODBUS_Process_Write_Single+0xee>
                ADC_Set_Poll_Period(reg_value); // Устанавливаем новый период
 8001f9a:	8a7b      	ldrh	r3, [r7, #18]
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f7fe fc4d 	bl	800083c <ADC_Set_Poll_Period>
 8001fa2:	e00c      	b.n	8001fbe <MODBUS_Process_Write_Single+0xee>
            }
        }
        else if (reg_addr == MB_ADC_FILTER_DEPTH)
 8001fa4:	8abb      	ldrh	r3, [r7, #20]
 8001fa6:	2b0c      	cmp	r3, #12
 8001fa8:	d109      	bne.n	8001fbe <MODBUS_Process_Write_Single+0xee>
        {
            // Ограничиваем значение глубины фильтра
            if (reg_value > 20) {
 8001faa:	8a7b      	ldrh	r3, [r7, #18]
 8001fac:	2b14      	cmp	r3, #20
 8001fae:	d906      	bls.n	8001fbe <MODBUS_Process_Write_Single+0xee>
                modbus_registers[reg_addr] = 20;
 8001fb0:	8abb      	ldrh	r3, [r7, #20]
 8001fb2:	4a24      	ldr	r2, [pc, #144]	@ (8002044 <MODBUS_Process_Write_Single+0x174>)
 8001fb4:	2114      	movs	r1, #20
 8001fb6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                reg_value = 20;
 8001fba:	2314      	movs	r3, #20
 8001fbc:	827b      	strh	r3, [r7, #18]
            }
        }
    }
    
    // Формируем ответ (эхо запроса)
    modbus_tx_buffer[0] = slave_addr;
 8001fbe:	4a22      	ldr	r2, [pc, #136]	@ (8002048 <MODBUS_Process_Write_Single+0x178>)
 8001fc0:	7dfb      	ldrb	r3, [r7, #23]
 8001fc2:	7013      	strb	r3, [r2, #0]
    modbus_tx_buffer[1] = MB_FUNC_WRITE_SINGLE;
 8001fc4:	4b20      	ldr	r3, [pc, #128]	@ (8002048 <MODBUS_Process_Write_Single+0x178>)
 8001fc6:	2206      	movs	r2, #6
 8001fc8:	705a      	strb	r2, [r3, #1]
    modbus_tx_buffer[2] = (reg_addr >> 8) & 0xFF;
 8001fca:	8abb      	ldrh	r3, [r7, #20]
 8001fcc:	0a1b      	lsrs	r3, r3, #8
 8001fce:	b29b      	uxth	r3, r3
 8001fd0:	b2da      	uxtb	r2, r3
 8001fd2:	4b1d      	ldr	r3, [pc, #116]	@ (8002048 <MODBUS_Process_Write_Single+0x178>)
 8001fd4:	709a      	strb	r2, [r3, #2]
    modbus_tx_buffer[3] = reg_addr & 0xFF;
 8001fd6:	8abb      	ldrh	r3, [r7, #20]
 8001fd8:	b2da      	uxtb	r2, r3
 8001fda:	4b1b      	ldr	r3, [pc, #108]	@ (8002048 <MODBUS_Process_Write_Single+0x178>)
 8001fdc:	70da      	strb	r2, [r3, #3]
    modbus_tx_buffer[4] = (modbus_registers[reg_addr] >> 8) & 0xFF;
 8001fde:	8abb      	ldrh	r3, [r7, #20]
 8001fe0:	4a18      	ldr	r2, [pc, #96]	@ (8002044 <MODBUS_Process_Write_Single+0x174>)
 8001fe2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001fe6:	0a1b      	lsrs	r3, r3, #8
 8001fe8:	b29b      	uxth	r3, r3
 8001fea:	b2da      	uxtb	r2, r3
 8001fec:	4b16      	ldr	r3, [pc, #88]	@ (8002048 <MODBUS_Process_Write_Single+0x178>)
 8001fee:	711a      	strb	r2, [r3, #4]
    modbus_tx_buffer[5] = modbus_registers[reg_addr] & 0xFF;
 8001ff0:	8abb      	ldrh	r3, [r7, #20]
 8001ff2:	4a14      	ldr	r2, [pc, #80]	@ (8002044 <MODBUS_Process_Write_Single+0x174>)
 8001ff4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ff8:	b2da      	uxtb	r2, r3
 8001ffa:	4b13      	ldr	r3, [pc, #76]	@ (8002048 <MODBUS_Process_Write_Single+0x178>)
 8001ffc:	715a      	strb	r2, [r3, #5]
    
    response_length = 6;
 8001ffe:	2306      	movs	r3, #6
 8002000:	81fb      	strh	r3, [r7, #14]
    uint16_t crc = UTILITIES_Calculate_CRC16(modbus_tx_buffer, response_length);
 8002002:	89fb      	ldrh	r3, [r7, #14]
 8002004:	4619      	mov	r1, r3
 8002006:	4810      	ldr	r0, [pc, #64]	@ (8002048 <MODBUS_Process_Write_Single+0x178>)
 8002008:	f000 fc9e 	bl	8002948 <UTILITIES_Calculate_CRC16>
 800200c:	4603      	mov	r3, r0
 800200e:	81bb      	strh	r3, [r7, #12]
    modbus_tx_buffer[response_length] = (crc >> 8) & 0xFF;
 8002010:	89bb      	ldrh	r3, [r7, #12]
 8002012:	0a1b      	lsrs	r3, r3, #8
 8002014:	b29a      	uxth	r2, r3
 8002016:	89fb      	ldrh	r3, [r7, #14]
 8002018:	b2d1      	uxtb	r1, r2
 800201a:	4a0b      	ldr	r2, [pc, #44]	@ (8002048 <MODBUS_Process_Write_Single+0x178>)
 800201c:	54d1      	strb	r1, [r2, r3]
    modbus_tx_buffer[response_length + 1] = crc & 0xFF;
 800201e:	89fb      	ldrh	r3, [r7, #14]
 8002020:	3301      	adds	r3, #1
 8002022:	89ba      	ldrh	r2, [r7, #12]
 8002024:	b2d1      	uxtb	r1, r2
 8002026:	4a08      	ldr	r2, [pc, #32]	@ (8002048 <MODBUS_Process_Write_Single+0x178>)
 8002028:	54d1      	strb	r1, [r2, r3]
    
    // Отправляем ответ
    MODBUS_Set_RS485_TX();
 800202a:	f7ff fd43 	bl	8001ab4 <MODBUS_Set_RS485_TX>
    HAL_UART_Transmit_DMA(&huart2, modbus_tx_buffer, response_length + 2);
 800202e:	89fb      	ldrh	r3, [r7, #14]
 8002030:	3302      	adds	r3, #2
 8002032:	b29b      	uxth	r3, r3
 8002034:	461a      	mov	r2, r3
 8002036:	4904      	ldr	r1, [pc, #16]	@ (8002048 <MODBUS_Process_Write_Single+0x178>)
 8002038:	4804      	ldr	r0, [pc, #16]	@ (800204c <MODBUS_Process_Write_Single+0x17c>)
 800203a:	f004 f943 	bl	80062c4 <HAL_UART_Transmit_DMA>
}
 800203e:	3718      	adds	r7, #24
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	20000aa8 	.word	0x20000aa8
 8002048:	20000f94 	.word	0x20000f94
 800204c:	200009d0 	.word	0x200009d0

08002050 <MODBUS_Process_Write_Multiple>:
  * @brief Обработка функции 0x10 (Write Multiple Registers)
  * @param request: указатель на буфер запроса
  * @retval None
  */
static void MODBUS_Process_Write_Multiple(uint8_t *request)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b08a      	sub	sp, #40	@ 0x28
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
    uint8_t slave_addr = request[0];
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	76fb      	strb	r3, [r7, #27]
    uint16_t start_addr = (request[2] << 8) | request[3];
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	3302      	adds	r3, #2
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	b21b      	sxth	r3, r3
 8002066:	021b      	lsls	r3, r3, #8
 8002068:	b21a      	sxth	r2, r3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	3303      	adds	r3, #3
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	b21b      	sxth	r3, r3
 8002072:	4313      	orrs	r3, r2
 8002074:	b21b      	sxth	r3, r3
 8002076:	833b      	strh	r3, [r7, #24]
    uint16_t reg_count = (request[4] << 8) | request[5];
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	3304      	adds	r3, #4
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	b21b      	sxth	r3, r3
 8002080:	021b      	lsls	r3, r3, #8
 8002082:	b21a      	sxth	r2, r3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	3305      	adds	r3, #5
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	b21b      	sxth	r3, r3
 800208c:	4313      	orrs	r3, r2
 800208e:	b21b      	sxth	r3, r3
 8002090:	82fb      	strh	r3, [r7, #22]
    uint8_t byte_count = request[6];
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	799b      	ldrb	r3, [r3, #6]
 8002096:	757b      	strb	r3, [r7, #21]
    uint16_t response_length;
    
    // Проверяем корректность адреса и количества регистров
    if (start_addr + reg_count > MODBUS_REG_COUNT)
 8002098:	8b3a      	ldrh	r2, [r7, #24]
 800209a:	8afb      	ldrh	r3, [r7, #22]
 800209c:	4413      	add	r3, r2
 800209e:	f5b3 7ffb 	cmp.w	r3, #502	@ 0x1f6
 80020a2:	db06      	blt.n	80020b2 <MODBUS_Process_Write_Multiple+0x62>
    {
        MODBUS_Send_Exception(slave_addr, MB_FUNC_WRITE_MULTIPLE, MB_EX_ILLEGAL_ADDRESS);
 80020a4:	7efb      	ldrb	r3, [r7, #27]
 80020a6:	2202      	movs	r2, #2
 80020a8:	2110      	movs	r1, #16
 80020aa:	4618      	mov	r0, r3
 80020ac:	f000 f8da 	bl	8002264 <MODBUS_Send_Exception>
        return;
 80020b0:	e0ce      	b.n	8002250 <MODBUS_Process_Write_Multiple+0x200>
    }
    
    // Проверяем соответствие количества байт
    if (byte_count != reg_count * 2)
 80020b2:	7d7a      	ldrb	r2, [r7, #21]
 80020b4:	8afb      	ldrh	r3, [r7, #22]
 80020b6:	005b      	lsls	r3, r3, #1
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d006      	beq.n	80020ca <MODBUS_Process_Write_Multiple+0x7a>
    {
        MODBUS_Send_Exception(slave_addr, MB_FUNC_WRITE_MULTIPLE, MB_EX_ILLEGAL_VALUE);
 80020bc:	7efb      	ldrb	r3, [r7, #27]
 80020be:	2203      	movs	r2, #3
 80020c0:	2110      	movs	r1, #16
 80020c2:	4618      	mov	r0, r3
 80020c4:	f000 f8ce 	bl	8002264 <MODBUS_Send_Exception>
        return;
 80020c8:	e0c2      	b.n	8002250 <MODBUS_Process_Write_Multiple+0x200>
    }
    
    // Проверяем права доступа для всех регистров перед записью
    for (int i = 0; i < reg_count; i++)
 80020ca:	2300      	movs	r3, #0
 80020cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80020ce:	e019      	b.n	8002104 <MODBUS_Process_Write_Multiple+0xb4>
    {
        uint16_t current_addr = start_addr + i;
 80020d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d2:	b29a      	uxth	r2, r3
 80020d4:	8b3b      	ldrh	r3, [r7, #24]
 80020d6:	4413      	add	r3, r2
 80020d8:	813b      	strh	r3, [r7, #8]
        
        // Пропускаем проверку для регистра пароля (особая обработка)
        if (current_addr == MB_ACCESS_PASSWORD) {
 80020da:	893b      	ldrh	r3, [r7, #8]
 80020dc:	2b05      	cmp	r3, #5
 80020de:	d00d      	beq.n	80020fc <MODBUS_Process_Write_Multiple+0xac>
            continue;
        }
        
        if (!MODBUS_Check_Write_Permission(current_addr))
 80020e0:	893b      	ldrh	r3, [r7, #8]
 80020e2:	4618      	mov	r0, r3
 80020e4:	f7ff fc0e 	bl	8001904 <MODBUS_Check_Write_Permission>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d107      	bne.n	80020fe <MODBUS_Process_Write_Multiple+0xae>
        {
            MODBUS_Send_Exception(slave_addr, MB_FUNC_WRITE_MULTIPLE, MB_EX_ILLEGAL_ADDRESS);
 80020ee:	7efb      	ldrb	r3, [r7, #27]
 80020f0:	2202      	movs	r2, #2
 80020f2:	2110      	movs	r1, #16
 80020f4:	4618      	mov	r0, r3
 80020f6:	f000 f8b5 	bl	8002264 <MODBUS_Send_Exception>
            return;
 80020fa:	e0a9      	b.n	8002250 <MODBUS_Process_Write_Multiple+0x200>
            continue;
 80020fc:	bf00      	nop
    for (int i = 0; i < reg_count; i++)
 80020fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002100:	3301      	adds	r3, #1
 8002102:	627b      	str	r3, [r7, #36]	@ 0x24
 8002104:	8afb      	ldrh	r3, [r7, #22]
 8002106:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002108:	429a      	cmp	r2, r3
 800210a:	dbe1      	blt.n	80020d0 <MODBUS_Process_Write_Multiple+0x80>
        }
    }

    // Записываем данные в регистры
    for (int i = 0; i < reg_count; i++)
 800210c:	2300      	movs	r3, #0
 800210e:	623b      	str	r3, [r7, #32]
 8002110:	e02e      	b.n	8002170 <MODBUS_Process_Write_Multiple+0x120>
    {
        uint16_t value = (request[7 + i*2] << 8) | request[8 + i*2];
 8002112:	6a3b      	ldr	r3, [r7, #32]
 8002114:	005b      	lsls	r3, r3, #1
 8002116:	3307      	adds	r3, #7
 8002118:	461a      	mov	r2, r3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4413      	add	r3, r2
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	b21b      	sxth	r3, r3
 8002122:	021b      	lsls	r3, r3, #8
 8002124:	b21a      	sxth	r2, r3
 8002126:	6a3b      	ldr	r3, [r7, #32]
 8002128:	3304      	adds	r3, #4
 800212a:	005b      	lsls	r3, r3, #1
 800212c:	4619      	mov	r1, r3
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	440b      	add	r3, r1
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	b21b      	sxth	r3, r3
 8002136:	4313      	orrs	r3, r2
 8002138:	b21b      	sxth	r3, r3
 800213a:	81bb      	strh	r3, [r7, #12]
        uint16_t current_addr = start_addr + i;
 800213c:	6a3b      	ldr	r3, [r7, #32]
 800213e:	b29a      	uxth	r2, r3
 8002140:	8b3b      	ldrh	r3, [r7, #24]
 8002142:	4413      	add	r3, r2
 8002144:	817b      	strh	r3, [r7, #10]
        
        // Особые обработки для регистра пароля доступа
        if (current_addr == MB_ACCESS_PASSWORD)
 8002146:	897b      	ldrh	r3, [r7, #10]
 8002148:	2b05      	cmp	r3, #5
 800214a:	d109      	bne.n	8002160 <MODBUS_Process_Write_Multiple+0x110>
        {
            MODBUS_Process_Access_Password(value);
 800214c:	89bb      	ldrh	r3, [r7, #12]
 800214e:	4618      	mov	r0, r3
 8002150:	f7ff fc10 	bl	8001974 <MODBUS_Process_Access_Password>
            // Сбрасываем значение пароля в регистре для безопасности
            modbus_registers[current_addr] = 0;
 8002154:	897b      	ldrh	r3, [r7, #10]
 8002156:	4a40      	ldr	r2, [pc, #256]	@ (8002258 <MODBUS_Process_Write_Multiple+0x208>)
 8002158:	2100      	movs	r1, #0
 800215a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800215e:	e004      	b.n	800216a <MODBUS_Process_Write_Multiple+0x11a>
        }
        else
        {
            // Обычная запись регистра
            modbus_registers[current_addr] = value;
 8002160:	897b      	ldrh	r3, [r7, #10]
 8002162:	493d      	ldr	r1, [pc, #244]	@ (8002258 <MODBUS_Process_Write_Multiple+0x208>)
 8002164:	89ba      	ldrh	r2, [r7, #12]
 8002166:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    for (int i = 0; i < reg_count; i++)
 800216a:	6a3b      	ldr	r3, [r7, #32]
 800216c:	3301      	adds	r3, #1
 800216e:	623b      	str	r3, [r7, #32]
 8002170:	8afb      	ldrh	r3, [r7, #22]
 8002172:	6a3a      	ldr	r2, [r7, #32]
 8002174:	429a      	cmp	r2, r3
 8002176:	dbcc      	blt.n	8002112 <MODBUS_Process_Write_Multiple+0xc2>
        }
    }
    
    // Проверяем изменения во всех записанных регистрах
    MODBUS_Check_Register_Changes(start_addr, reg_count);
 8002178:	8afa      	ldrh	r2, [r7, #22]
 800217a:	8b3b      	ldrh	r3, [r7, #24]
 800217c:	4611      	mov	r1, r2
 800217e:	4618      	mov	r0, r3
 8002180:	f7ff fc1a 	bl	80019b8 <MODBUS_Check_Register_Changes>
    
    // Особые обработки после записи всех регистров
    for (int i = 0; i < reg_count; i++)
 8002184:	2300      	movs	r3, #0
 8002186:	61fb      	str	r3, [r7, #28]
 8002188:	e024      	b.n	80021d4 <MODBUS_Process_Write_Multiple+0x184>
    {
        uint16_t current_addr = start_addr + i;
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	b29a      	uxth	r2, r3
 800218e:	8b3b      	ldrh	r3, [r7, #24]
 8002190:	4413      	add	r3, r2
 8002192:	81fb      	strh	r3, [r7, #14]
        
        if (current_addr == MB_ADC_CH_SELECT)
 8002194:	89fb      	ldrh	r3, [r7, #14]
 8002196:	2b0a      	cmp	r3, #10
 8002198:	d102      	bne.n	80021a0 <MODBUS_Process_Write_Multiple+0x150>
        {
            // Перезапуск АЦП при изменении канала
            ADC_Init_Start();
 800219a:	f7fe fae3 	bl	8000764 <ADC_Init_Start>
 800219e:	e016      	b.n	80021ce <MODBUS_Process_Write_Multiple+0x17e>
        }
        else if (current_addr == MB_ADC_POLL_PERIOD)
 80021a0:	89fb      	ldrh	r3, [r7, #14]
 80021a2:	2b0b      	cmp	r3, #11
 80021a4:	d105      	bne.n	80021b2 <MODBUS_Process_Write_Multiple+0x162>
        {
            // Установка нового периода опроса АЦП
            ADC_Set_Poll_Period(modbus_registers[MB_ADC_POLL_PERIOD]);
 80021a6:	4b2c      	ldr	r3, [pc, #176]	@ (8002258 <MODBUS_Process_Write_Multiple+0x208>)
 80021a8:	8adb      	ldrh	r3, [r3, #22]
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7fe fb46 	bl	800083c <ADC_Set_Poll_Period>
 80021b0:	e00d      	b.n	80021ce <MODBUS_Process_Write_Multiple+0x17e>
        }
        else if (current_addr == MB_ADC_FILTER_DEPTH)
 80021b2:	89fb      	ldrh	r3, [r7, #14]
 80021b4:	2b0c      	cmp	r3, #12
 80021b6:	d10a      	bne.n	80021ce <MODBUS_Process_Write_Multiple+0x17e>
        {
            // Ограничение глубины фильтра
            if (modbus_registers[current_addr] > 20) {
 80021b8:	89fb      	ldrh	r3, [r7, #14]
 80021ba:	4a27      	ldr	r2, [pc, #156]	@ (8002258 <MODBUS_Process_Write_Multiple+0x208>)
 80021bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80021c0:	2b14      	cmp	r3, #20
 80021c2:	d904      	bls.n	80021ce <MODBUS_Process_Write_Multiple+0x17e>
                modbus_registers[current_addr] = 20;
 80021c4:	89fb      	ldrh	r3, [r7, #14]
 80021c6:	4a24      	ldr	r2, [pc, #144]	@ (8002258 <MODBUS_Process_Write_Multiple+0x208>)
 80021c8:	2114      	movs	r1, #20
 80021ca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < reg_count; i++)
 80021ce:	69fb      	ldr	r3, [r7, #28]
 80021d0:	3301      	adds	r3, #1
 80021d2:	61fb      	str	r3, [r7, #28]
 80021d4:	8afb      	ldrh	r3, [r7, #22]
 80021d6:	69fa      	ldr	r2, [r7, #28]
 80021d8:	429a      	cmp	r2, r3
 80021da:	dbd6      	blt.n	800218a <MODBUS_Process_Write_Multiple+0x13a>
            }
        }
    }
    
    // Формируем ответ (подтверждение записи)
    modbus_tx_buffer[0] = slave_addr;
 80021dc:	4a1f      	ldr	r2, [pc, #124]	@ (800225c <MODBUS_Process_Write_Multiple+0x20c>)
 80021de:	7efb      	ldrb	r3, [r7, #27]
 80021e0:	7013      	strb	r3, [r2, #0]
    modbus_tx_buffer[1] = MB_FUNC_WRITE_MULTIPLE;
 80021e2:	4b1e      	ldr	r3, [pc, #120]	@ (800225c <MODBUS_Process_Write_Multiple+0x20c>)
 80021e4:	2210      	movs	r2, #16
 80021e6:	705a      	strb	r2, [r3, #1]
    modbus_tx_buffer[2] = (start_addr >> 8) & 0xFF;
 80021e8:	8b3b      	ldrh	r3, [r7, #24]
 80021ea:	0a1b      	lsrs	r3, r3, #8
 80021ec:	b29b      	uxth	r3, r3
 80021ee:	b2da      	uxtb	r2, r3
 80021f0:	4b1a      	ldr	r3, [pc, #104]	@ (800225c <MODBUS_Process_Write_Multiple+0x20c>)
 80021f2:	709a      	strb	r2, [r3, #2]
    modbus_tx_buffer[3] = start_addr & 0xFF;
 80021f4:	8b3b      	ldrh	r3, [r7, #24]
 80021f6:	b2da      	uxtb	r2, r3
 80021f8:	4b18      	ldr	r3, [pc, #96]	@ (800225c <MODBUS_Process_Write_Multiple+0x20c>)
 80021fa:	70da      	strb	r2, [r3, #3]
    modbus_tx_buffer[4] = (reg_count >> 8) & 0xFF;
 80021fc:	8afb      	ldrh	r3, [r7, #22]
 80021fe:	0a1b      	lsrs	r3, r3, #8
 8002200:	b29b      	uxth	r3, r3
 8002202:	b2da      	uxtb	r2, r3
 8002204:	4b15      	ldr	r3, [pc, #84]	@ (800225c <MODBUS_Process_Write_Multiple+0x20c>)
 8002206:	711a      	strb	r2, [r3, #4]
    modbus_tx_buffer[5] = reg_count & 0xFF;
 8002208:	8afb      	ldrh	r3, [r7, #22]
 800220a:	b2da      	uxtb	r2, r3
 800220c:	4b13      	ldr	r3, [pc, #76]	@ (800225c <MODBUS_Process_Write_Multiple+0x20c>)
 800220e:	715a      	strb	r2, [r3, #5]
    
    response_length = 6;
 8002210:	2306      	movs	r3, #6
 8002212:	827b      	strh	r3, [r7, #18]
    uint16_t crc = UTILITIES_Calculate_CRC16(modbus_tx_buffer, response_length);
 8002214:	8a7b      	ldrh	r3, [r7, #18]
 8002216:	4619      	mov	r1, r3
 8002218:	4810      	ldr	r0, [pc, #64]	@ (800225c <MODBUS_Process_Write_Multiple+0x20c>)
 800221a:	f000 fb95 	bl	8002948 <UTILITIES_Calculate_CRC16>
 800221e:	4603      	mov	r3, r0
 8002220:	823b      	strh	r3, [r7, #16]
    modbus_tx_buffer[response_length] = (crc >> 8) & 0xFF;
 8002222:	8a3b      	ldrh	r3, [r7, #16]
 8002224:	0a1b      	lsrs	r3, r3, #8
 8002226:	b29a      	uxth	r2, r3
 8002228:	8a7b      	ldrh	r3, [r7, #18]
 800222a:	b2d1      	uxtb	r1, r2
 800222c:	4a0b      	ldr	r2, [pc, #44]	@ (800225c <MODBUS_Process_Write_Multiple+0x20c>)
 800222e:	54d1      	strb	r1, [r2, r3]
    modbus_tx_buffer[response_length + 1] = crc & 0xFF;
 8002230:	8a7b      	ldrh	r3, [r7, #18]
 8002232:	3301      	adds	r3, #1
 8002234:	8a3a      	ldrh	r2, [r7, #16]
 8002236:	b2d1      	uxtb	r1, r2
 8002238:	4a08      	ldr	r2, [pc, #32]	@ (800225c <MODBUS_Process_Write_Multiple+0x20c>)
 800223a:	54d1      	strb	r1, [r2, r3]
    
    // Отправляем ответ
    MODBUS_Set_RS485_TX();
 800223c:	f7ff fc3a 	bl	8001ab4 <MODBUS_Set_RS485_TX>
    HAL_UART_Transmit_DMA(&huart2, modbus_tx_buffer, response_length + 2);
 8002240:	8a7b      	ldrh	r3, [r7, #18]
 8002242:	3302      	adds	r3, #2
 8002244:	b29b      	uxth	r3, r3
 8002246:	461a      	mov	r2, r3
 8002248:	4904      	ldr	r1, [pc, #16]	@ (800225c <MODBUS_Process_Write_Multiple+0x20c>)
 800224a:	4805      	ldr	r0, [pc, #20]	@ (8002260 <MODBUS_Process_Write_Multiple+0x210>)
 800224c:	f004 f83a 	bl	80062c4 <HAL_UART_Transmit_DMA>
}
 8002250:	3728      	adds	r7, #40	@ 0x28
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	20000aa8 	.word	0x20000aa8
 800225c:	20000f94 	.word	0x20000f94
 8002260:	200009d0 	.word	0x200009d0

08002264 <MODBUS_Send_Exception>:
  * @param function: код функции
  * @param exception: код исключения
  * @retval None
  */
static void MODBUS_Send_Exception(uint8_t slave_addr, uint8_t function, uint8_t exception)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	4603      	mov	r3, r0
 800226c:	71fb      	strb	r3, [r7, #7]
 800226e:	460b      	mov	r3, r1
 8002270:	71bb      	strb	r3, [r7, #6]
 8002272:	4613      	mov	r3, r2
 8002274:	717b      	strb	r3, [r7, #5]
    uint16_t crc;
    
    // Формируем исключительный ответ
    modbus_tx_buffer[0] = slave_addr;
 8002276:	4a13      	ldr	r2, [pc, #76]	@ (80022c4 <MODBUS_Send_Exception+0x60>)
 8002278:	79fb      	ldrb	r3, [r7, #7]
 800227a:	7013      	strb	r3, [r2, #0]
    modbus_tx_buffer[1] = function | 0x80; // Устанавливаем старший бит для исключения
 800227c:	79bb      	ldrb	r3, [r7, #6]
 800227e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002282:	b2da      	uxtb	r2, r3
 8002284:	4b0f      	ldr	r3, [pc, #60]	@ (80022c4 <MODBUS_Send_Exception+0x60>)
 8002286:	705a      	strb	r2, [r3, #1]
    modbus_tx_buffer[2] = exception;
 8002288:	4a0e      	ldr	r2, [pc, #56]	@ (80022c4 <MODBUS_Send_Exception+0x60>)
 800228a:	797b      	ldrb	r3, [r7, #5]
 800228c:	7093      	strb	r3, [r2, #2]
    
    // Расчет CRC
    crc = UTILITIES_Calculate_CRC16(modbus_tx_buffer, 3);
 800228e:	2103      	movs	r1, #3
 8002290:	480c      	ldr	r0, [pc, #48]	@ (80022c4 <MODBUS_Send_Exception+0x60>)
 8002292:	f000 fb59 	bl	8002948 <UTILITIES_Calculate_CRC16>
 8002296:	4603      	mov	r3, r0
 8002298:	81fb      	strh	r3, [r7, #14]
    modbus_tx_buffer[3] = (crc >> 8) & 0xFF;
 800229a:	89fb      	ldrh	r3, [r7, #14]
 800229c:	0a1b      	lsrs	r3, r3, #8
 800229e:	b29b      	uxth	r3, r3
 80022a0:	b2da      	uxtb	r2, r3
 80022a2:	4b08      	ldr	r3, [pc, #32]	@ (80022c4 <MODBUS_Send_Exception+0x60>)
 80022a4:	70da      	strb	r2, [r3, #3]
    modbus_tx_buffer[4] = crc & 0xFF;
 80022a6:	89fb      	ldrh	r3, [r7, #14]
 80022a8:	b2da      	uxtb	r2, r3
 80022aa:	4b06      	ldr	r3, [pc, #24]	@ (80022c4 <MODBUS_Send_Exception+0x60>)
 80022ac:	711a      	strb	r2, [r3, #4]
    
    // Отправляем ответ
    MODBUS_Set_RS485_TX();
 80022ae:	f7ff fc01 	bl	8001ab4 <MODBUS_Set_RS485_TX>
    HAL_UART_Transmit_DMA(&huart2, modbus_tx_buffer, 5);
 80022b2:	2205      	movs	r2, #5
 80022b4:	4903      	ldr	r1, [pc, #12]	@ (80022c4 <MODBUS_Send_Exception+0x60>)
 80022b6:	4804      	ldr	r0, [pc, #16]	@ (80022c8 <MODBUS_Send_Exception+0x64>)
 80022b8:	f004 f804 	bl	80062c4 <HAL_UART_Transmit_DMA>
}
 80022bc:	bf00      	nop
 80022be:	3710      	adds	r7, #16
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	20000f94 	.word	0x20000f94
 80022c8:	200009d0 	.word	0x200009d0

080022cc <HAL_UART_TxCpltCallback>:
  * @brief  Callback завершения передачи UART
  * @param  huart: указатель на handle UART
  * @retval None
  */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a04      	ldr	r2, [pc, #16]	@ (80022ec <HAL_UART_TxCpltCallback+0x20>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d101      	bne.n	80022e2 <HAL_UART_TxCpltCallback+0x16>
  {
    /* Transmission complete - switch back to receive mode for RS-485 */
    MODBUS_Set_RS485_RX();
 80022de:	f7ff fbfd 	bl	8001adc <MODBUS_Set_RS485_RX>

    /* DMA в NORMAL режиме автоматически останавливается после передачи */
  }
}
 80022e2:	bf00      	nop
 80022e4:	3708      	adds	r7, #8
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	40004400 	.word	0x40004400

080022f0 <HAL_UART_ErrorCallback>:
  * @brief  Callback ошибки UART
  * @param  huart: указатель на handle UART
  * @retval None
  */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a0b      	ldr	r2, [pc, #44]	@ (800232c <HAL_UART_ErrorCallback+0x3c>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d10f      	bne.n	8002322 <HAL_UART_ErrorCallback+0x32>
  {
    /* При ЛЮБОЙ ошибке гарантированно переключаемся на прием */
    MODBUS_Set_RS485_RX();
 8002302:	f7ff fbeb 	bl	8001adc <MODBUS_Set_RS485_RX>

    /* Перезапуск DMA приема в NORMAL режиме */
    HAL_UART_Receive_DMA(huart, modbus_rx_buffer, MODBUS_RX_BUFFER_SIZE);
 8002306:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800230a:	4909      	ldr	r1, [pc, #36]	@ (8002330 <HAL_UART_ErrorCallback+0x40>)
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	f004 f849 	bl	80063a4 <HAL_UART_Receive_DMA>
    __HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	68da      	ldr	r2, [r3, #12]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f042 0210 	orr.w	r2, r2, #16
 8002320:	60da      	str	r2, [r3, #12]
  }
}
 8002322:	bf00      	nop
 8002324:	3708      	adds	r7, #8
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	40004400 	.word	0x40004400
 8002330:	20000e94 	.word	0x20000e94

08002334 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002334:	b480      	push	{r7}
 8002336:	b085      	sub	sp, #20
 8002338:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800233a:	4b15      	ldr	r3, [pc, #84]	@ (8002390 <HAL_MspInit+0x5c>)
 800233c:	699b      	ldr	r3, [r3, #24]
 800233e:	4a14      	ldr	r2, [pc, #80]	@ (8002390 <HAL_MspInit+0x5c>)
 8002340:	f043 0301 	orr.w	r3, r3, #1
 8002344:	6193      	str	r3, [r2, #24]
 8002346:	4b12      	ldr	r3, [pc, #72]	@ (8002390 <HAL_MspInit+0x5c>)
 8002348:	699b      	ldr	r3, [r3, #24]
 800234a:	f003 0301 	and.w	r3, r3, #1
 800234e:	60bb      	str	r3, [r7, #8]
 8002350:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002352:	4b0f      	ldr	r3, [pc, #60]	@ (8002390 <HAL_MspInit+0x5c>)
 8002354:	69db      	ldr	r3, [r3, #28]
 8002356:	4a0e      	ldr	r2, [pc, #56]	@ (8002390 <HAL_MspInit+0x5c>)
 8002358:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800235c:	61d3      	str	r3, [r2, #28]
 800235e:	4b0c      	ldr	r3, [pc, #48]	@ (8002390 <HAL_MspInit+0x5c>)
 8002360:	69db      	ldr	r3, [r3, #28]
 8002362:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002366:	607b      	str	r3, [r7, #4]
 8002368:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800236a:	4b0a      	ldr	r3, [pc, #40]	@ (8002394 <HAL_MspInit+0x60>)
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	60fb      	str	r3, [r7, #12]
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002376:	60fb      	str	r3, [r7, #12]
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800237e:	60fb      	str	r3, [r7, #12]
 8002380:	4a04      	ldr	r2, [pc, #16]	@ (8002394 <HAL_MspInit+0x60>)
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002386:	bf00      	nop
 8002388:	3714      	adds	r7, #20
 800238a:	46bd      	mov	sp, r7
 800238c:	bc80      	pop	{r7}
 800238e:	4770      	bx	lr
 8002390:	40021000 	.word	0x40021000
 8002394:	40010000 	.word	0x40010000

08002398 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b088      	sub	sp, #32
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023a0:	f107 0310 	add.w	r3, r7, #16
 80023a4:	2200      	movs	r2, #0
 80023a6:	601a      	str	r2, [r3, #0]
 80023a8:	605a      	str	r2, [r3, #4]
 80023aa:	609a      	str	r2, [r3, #8]
 80023ac:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a2d      	ldr	r2, [pc, #180]	@ (8002468 <HAL_ADC_MspInit+0xd0>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d152      	bne.n	800245e <HAL_ADC_MspInit+0xc6>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80023b8:	4b2c      	ldr	r3, [pc, #176]	@ (800246c <HAL_ADC_MspInit+0xd4>)
 80023ba:	699b      	ldr	r3, [r3, #24]
 80023bc:	4a2b      	ldr	r2, [pc, #172]	@ (800246c <HAL_ADC_MspInit+0xd4>)
 80023be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023c2:	6193      	str	r3, [r2, #24]
 80023c4:	4b29      	ldr	r3, [pc, #164]	@ (800246c <HAL_ADC_MspInit+0xd4>)
 80023c6:	699b      	ldr	r3, [r3, #24]
 80023c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023cc:	60fb      	str	r3, [r7, #12]
 80023ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023d0:	4b26      	ldr	r3, [pc, #152]	@ (800246c <HAL_ADC_MspInit+0xd4>)
 80023d2:	699b      	ldr	r3, [r3, #24]
 80023d4:	4a25      	ldr	r2, [pc, #148]	@ (800246c <HAL_ADC_MspInit+0xd4>)
 80023d6:	f043 0304 	orr.w	r3, r3, #4
 80023da:	6193      	str	r3, [r2, #24]
 80023dc:	4b23      	ldr	r3, [pc, #140]	@ (800246c <HAL_ADC_MspInit+0xd4>)
 80023de:	699b      	ldr	r3, [r3, #24]
 80023e0:	f003 0304 	and.w	r3, r3, #4
 80023e4:	60bb      	str	r3, [r7, #8]
 80023e6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = ADC_CH1_VOLTAGE_Pin|ADC_CH2_CURRENT_Pin;
 80023e8:	2360      	movs	r3, #96	@ 0x60
 80023ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023ec:	2303      	movs	r3, #3
 80023ee:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023f0:	f107 0310 	add.w	r3, r7, #16
 80023f4:	4619      	mov	r1, r3
 80023f6:	481e      	ldr	r0, [pc, #120]	@ (8002470 <HAL_ADC_MspInit+0xd8>)
 80023f8:	f002 f956 	bl	80046a8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80023fc:	4b1d      	ldr	r3, [pc, #116]	@ (8002474 <HAL_ADC_MspInit+0xdc>)
 80023fe:	4a1e      	ldr	r2, [pc, #120]	@ (8002478 <HAL_ADC_MspInit+0xe0>)
 8002400:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002402:	4b1c      	ldr	r3, [pc, #112]	@ (8002474 <HAL_ADC_MspInit+0xdc>)
 8002404:	2200      	movs	r2, #0
 8002406:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002408:	4b1a      	ldr	r3, [pc, #104]	@ (8002474 <HAL_ADC_MspInit+0xdc>)
 800240a:	2200      	movs	r2, #0
 800240c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800240e:	4b19      	ldr	r3, [pc, #100]	@ (8002474 <HAL_ADC_MspInit+0xdc>)
 8002410:	2280      	movs	r2, #128	@ 0x80
 8002412:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002414:	4b17      	ldr	r3, [pc, #92]	@ (8002474 <HAL_ADC_MspInit+0xdc>)
 8002416:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800241a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800241c:	4b15      	ldr	r3, [pc, #84]	@ (8002474 <HAL_ADC_MspInit+0xdc>)
 800241e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002422:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002424:	4b13      	ldr	r3, [pc, #76]	@ (8002474 <HAL_ADC_MspInit+0xdc>)
 8002426:	2220      	movs	r2, #32
 8002428:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800242a:	4b12      	ldr	r3, [pc, #72]	@ (8002474 <HAL_ADC_MspInit+0xdc>)
 800242c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002430:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002432:	4810      	ldr	r0, [pc, #64]	@ (8002474 <HAL_ADC_MspInit+0xdc>)
 8002434:	f001 fc3a 	bl	8003cac <HAL_DMA_Init>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 800243e:	f7ff f9bf 	bl	80017c0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4a0b      	ldr	r2, [pc, #44]	@ (8002474 <HAL_ADC_MspInit+0xdc>)
 8002446:	621a      	str	r2, [r3, #32]
 8002448:	4a0a      	ldr	r2, [pc, #40]	@ (8002474 <HAL_ADC_MspInit+0xdc>)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 7, 0);
 800244e:	2200      	movs	r2, #0
 8002450:	2107      	movs	r1, #7
 8002452:	2012      	movs	r0, #18
 8002454:	f001 fbe5 	bl	8003c22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002458:	2012      	movs	r0, #18
 800245a:	f001 fbfe 	bl	8003c5a <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800245e:	bf00      	nop
 8002460:	3720      	adds	r7, #32
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	40012400 	.word	0x40012400
 800246c:	40021000 	.word	0x40021000
 8002470:	40010800 	.word	0x40010800
 8002474:	200008b4 	.word	0x200008b4
 8002478:	40020008 	.word	0x40020008

0800247c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b086      	sub	sp, #24
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800248c:	d114      	bne.n	80024b8 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800248e:	4b26      	ldr	r3, [pc, #152]	@ (8002528 <HAL_TIM_Base_MspInit+0xac>)
 8002490:	69db      	ldr	r3, [r3, #28]
 8002492:	4a25      	ldr	r2, [pc, #148]	@ (8002528 <HAL_TIM_Base_MspInit+0xac>)
 8002494:	f043 0301 	orr.w	r3, r3, #1
 8002498:	61d3      	str	r3, [r2, #28]
 800249a:	4b23      	ldr	r3, [pc, #140]	@ (8002528 <HAL_TIM_Base_MspInit+0xac>)
 800249c:	69db      	ldr	r3, [r3, #28]
 800249e:	f003 0301 	and.w	r3, r3, #1
 80024a2:	617b      	str	r3, [r7, #20]
 80024a4:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 80024a6:	2200      	movs	r2, #0
 80024a8:	2102      	movs	r1, #2
 80024aa:	201c      	movs	r0, #28
 80024ac:	f001 fbb9 	bl	8003c22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80024b0:	201c      	movs	r0, #28
 80024b2:	f001 fbd2 	bl	8003c5a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 80024b6:	e032      	b.n	800251e <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM3)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a1b      	ldr	r2, [pc, #108]	@ (800252c <HAL_TIM_Base_MspInit+0xb0>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d114      	bne.n	80024ec <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80024c2:	4b19      	ldr	r3, [pc, #100]	@ (8002528 <HAL_TIM_Base_MspInit+0xac>)
 80024c4:	69db      	ldr	r3, [r3, #28]
 80024c6:	4a18      	ldr	r2, [pc, #96]	@ (8002528 <HAL_TIM_Base_MspInit+0xac>)
 80024c8:	f043 0302 	orr.w	r3, r3, #2
 80024cc:	61d3      	str	r3, [r2, #28]
 80024ce:	4b16      	ldr	r3, [pc, #88]	@ (8002528 <HAL_TIM_Base_MspInit+0xac>)
 80024d0:	69db      	ldr	r3, [r3, #28]
 80024d2:	f003 0302 	and.w	r3, r3, #2
 80024d6:	613b      	str	r3, [r7, #16]
 80024d8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 4, 0);
 80024da:	2200      	movs	r2, #0
 80024dc:	2104      	movs	r1, #4
 80024de:	201d      	movs	r0, #29
 80024e0:	f001 fb9f 	bl	8003c22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80024e4:	201d      	movs	r0, #29
 80024e6:	f001 fbb8 	bl	8003c5a <HAL_NVIC_EnableIRQ>
}
 80024ea:	e018      	b.n	800251e <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM4)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a0f      	ldr	r2, [pc, #60]	@ (8002530 <HAL_TIM_Base_MspInit+0xb4>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d113      	bne.n	800251e <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80024f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002528 <HAL_TIM_Base_MspInit+0xac>)
 80024f8:	69db      	ldr	r3, [r3, #28]
 80024fa:	4a0b      	ldr	r2, [pc, #44]	@ (8002528 <HAL_TIM_Base_MspInit+0xac>)
 80024fc:	f043 0304 	orr.w	r3, r3, #4
 8002500:	61d3      	str	r3, [r2, #28]
 8002502:	4b09      	ldr	r3, [pc, #36]	@ (8002528 <HAL_TIM_Base_MspInit+0xac>)
 8002504:	69db      	ldr	r3, [r3, #28]
 8002506:	f003 0304 	and.w	r3, r3, #4
 800250a:	60fb      	str	r3, [r7, #12]
 800250c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 6, 0);
 800250e:	2200      	movs	r2, #0
 8002510:	2106      	movs	r1, #6
 8002512:	201e      	movs	r0, #30
 8002514:	f001 fb85 	bl	8003c22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002518:	201e      	movs	r0, #30
 800251a:	f001 fb9e 	bl	8003c5a <HAL_NVIC_EnableIRQ>
}
 800251e:	bf00      	nop
 8002520:	3718      	adds	r7, #24
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	40021000 	.word	0x40021000
 800252c:	40000400 	.word	0x40000400
 8002530:	40000800 	.word	0x40000800

08002534 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b088      	sub	sp, #32
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800253c:	f107 0310 	add.w	r3, r7, #16
 8002540:	2200      	movs	r2, #0
 8002542:	601a      	str	r2, [r3, #0]
 8002544:	605a      	str	r2, [r3, #4]
 8002546:	609a      	str	r2, [r3, #8]
 8002548:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a47      	ldr	r2, [pc, #284]	@ (800266c <HAL_UART_MspInit+0x138>)
 8002550:	4293      	cmp	r3, r2
 8002552:	f040 8086 	bne.w	8002662 <HAL_UART_MspInit+0x12e>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002556:	4b46      	ldr	r3, [pc, #280]	@ (8002670 <HAL_UART_MspInit+0x13c>)
 8002558:	69db      	ldr	r3, [r3, #28]
 800255a:	4a45      	ldr	r2, [pc, #276]	@ (8002670 <HAL_UART_MspInit+0x13c>)
 800255c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002560:	61d3      	str	r3, [r2, #28]
 8002562:	4b43      	ldr	r3, [pc, #268]	@ (8002670 <HAL_UART_MspInit+0x13c>)
 8002564:	69db      	ldr	r3, [r3, #28]
 8002566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800256a:	60fb      	str	r3, [r7, #12]
 800256c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800256e:	4b40      	ldr	r3, [pc, #256]	@ (8002670 <HAL_UART_MspInit+0x13c>)
 8002570:	699b      	ldr	r3, [r3, #24]
 8002572:	4a3f      	ldr	r2, [pc, #252]	@ (8002670 <HAL_UART_MspInit+0x13c>)
 8002574:	f043 0304 	orr.w	r3, r3, #4
 8002578:	6193      	str	r3, [r2, #24]
 800257a:	4b3d      	ldr	r3, [pc, #244]	@ (8002670 <HAL_UART_MspInit+0x13c>)
 800257c:	699b      	ldr	r3, [r3, #24]
 800257e:	f003 0304 	and.w	r3, r3, #4
 8002582:	60bb      	str	r3, [r7, #8]
 8002584:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002586:	2304      	movs	r3, #4
 8002588:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800258a:	2302      	movs	r3, #2
 800258c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800258e:	2303      	movs	r3, #3
 8002590:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002592:	f107 0310 	add.w	r3, r7, #16
 8002596:	4619      	mov	r1, r3
 8002598:	4836      	ldr	r0, [pc, #216]	@ (8002674 <HAL_UART_MspInit+0x140>)
 800259a:	f002 f885 	bl	80046a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800259e:	2308      	movs	r3, #8
 80025a0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025a2:	2300      	movs	r3, #0
 80025a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a6:	2300      	movs	r3, #0
 80025a8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025aa:	f107 0310 	add.w	r3, r7, #16
 80025ae:	4619      	mov	r1, r3
 80025b0:	4830      	ldr	r0, [pc, #192]	@ (8002674 <HAL_UART_MspInit+0x140>)
 80025b2:	f002 f879 	bl	80046a8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80025b6:	4b30      	ldr	r3, [pc, #192]	@ (8002678 <HAL_UART_MspInit+0x144>)
 80025b8:	4a30      	ldr	r2, [pc, #192]	@ (800267c <HAL_UART_MspInit+0x148>)
 80025ba:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025bc:	4b2e      	ldr	r3, [pc, #184]	@ (8002678 <HAL_UART_MspInit+0x144>)
 80025be:	2200      	movs	r2, #0
 80025c0:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025c2:	4b2d      	ldr	r3, [pc, #180]	@ (8002678 <HAL_UART_MspInit+0x144>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80025c8:	4b2b      	ldr	r3, [pc, #172]	@ (8002678 <HAL_UART_MspInit+0x144>)
 80025ca:	2280      	movs	r2, #128	@ 0x80
 80025cc:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025ce:	4b2a      	ldr	r3, [pc, #168]	@ (8002678 <HAL_UART_MspInit+0x144>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025d4:	4b28      	ldr	r3, [pc, #160]	@ (8002678 <HAL_UART_MspInit+0x144>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80025da:	4b27      	ldr	r3, [pc, #156]	@ (8002678 <HAL_UART_MspInit+0x144>)
 80025dc:	2200      	movs	r2, #0
 80025de:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80025e0:	4b25      	ldr	r3, [pc, #148]	@ (8002678 <HAL_UART_MspInit+0x144>)
 80025e2:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 80025e6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80025e8:	4823      	ldr	r0, [pc, #140]	@ (8002678 <HAL_UART_MspInit+0x144>)
 80025ea:	f001 fb5f 	bl	8003cac <HAL_DMA_Init>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 80025f4:	f7ff f8e4 	bl	80017c0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	4a1f      	ldr	r2, [pc, #124]	@ (8002678 <HAL_UART_MspInit+0x144>)
 80025fc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80025fe:	4a1e      	ldr	r2, [pc, #120]	@ (8002678 <HAL_UART_MspInit+0x144>)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8002604:	4b1e      	ldr	r3, [pc, #120]	@ (8002680 <HAL_UART_MspInit+0x14c>)
 8002606:	4a1f      	ldr	r2, [pc, #124]	@ (8002684 <HAL_UART_MspInit+0x150>)
 8002608:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800260a:	4b1d      	ldr	r3, [pc, #116]	@ (8002680 <HAL_UART_MspInit+0x14c>)
 800260c:	2210      	movs	r2, #16
 800260e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002610:	4b1b      	ldr	r3, [pc, #108]	@ (8002680 <HAL_UART_MspInit+0x14c>)
 8002612:	2200      	movs	r2, #0
 8002614:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002616:	4b1a      	ldr	r3, [pc, #104]	@ (8002680 <HAL_UART_MspInit+0x14c>)
 8002618:	2280      	movs	r2, #128	@ 0x80
 800261a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800261c:	4b18      	ldr	r3, [pc, #96]	@ (8002680 <HAL_UART_MspInit+0x14c>)
 800261e:	2200      	movs	r2, #0
 8002620:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002622:	4b17      	ldr	r3, [pc, #92]	@ (8002680 <HAL_UART_MspInit+0x14c>)
 8002624:	2200      	movs	r2, #0
 8002626:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002628:	4b15      	ldr	r3, [pc, #84]	@ (8002680 <HAL_UART_MspInit+0x14c>)
 800262a:	2200      	movs	r2, #0
 800262c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800262e:	4b14      	ldr	r3, [pc, #80]	@ (8002680 <HAL_UART_MspInit+0x14c>)
 8002630:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002634:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002636:	4812      	ldr	r0, [pc, #72]	@ (8002680 <HAL_UART_MspInit+0x14c>)
 8002638:	f001 fb38 	bl	8003cac <HAL_DMA_Init>
 800263c:	4603      	mov	r3, r0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d001      	beq.n	8002646 <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 8002642:	f7ff f8bd 	bl	80017c0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	4a0d      	ldr	r2, [pc, #52]	@ (8002680 <HAL_UART_MspInit+0x14c>)
 800264a:	639a      	str	r2, [r3, #56]	@ 0x38
 800264c:	4a0c      	ldr	r2, [pc, #48]	@ (8002680 <HAL_UART_MspInit+0x14c>)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8002652:	2200      	movs	r2, #0
 8002654:	2102      	movs	r1, #2
 8002656:	2026      	movs	r0, #38	@ 0x26
 8002658:	f001 fae3 	bl	8003c22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800265c:	2026      	movs	r0, #38	@ 0x26
 800265e:	f001 fafc 	bl	8003c5a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002662:	bf00      	nop
 8002664:	3720      	adds	r7, #32
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	40004400 	.word	0x40004400
 8002670:	40021000 	.word	0x40021000
 8002674:	40010800 	.word	0x40010800
 8002678:	20000a18 	.word	0x20000a18
 800267c:	4002006c 	.word	0x4002006c
 8002680:	20000a5c 	.word	0x20000a5c
 8002684:	40020080 	.word	0x40020080

08002688 <HAL_UART_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART2)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a0e      	ldr	r2, [pc, #56]	@ (80026d0 <HAL_UART_MspDeInit+0x48>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d116      	bne.n	80026c8 <HAL_UART_MspDeInit+0x40>
  {
    /* USER CODE BEGIN USART2_MspDeInit 0 */

    /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 800269a:	4b0e      	ldr	r3, [pc, #56]	@ (80026d4 <HAL_UART_MspDeInit+0x4c>)
 800269c:	69db      	ldr	r3, [r3, #28]
 800269e:	4a0d      	ldr	r2, [pc, #52]	@ (80026d4 <HAL_UART_MspDeInit+0x4c>)
 80026a0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80026a4:	61d3      	str	r3, [r2, #28]

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 80026a6:	210c      	movs	r1, #12
 80026a8:	480b      	ldr	r0, [pc, #44]	@ (80026d8 <HAL_UART_MspDeInit+0x50>)
 80026aa:	f002 f981 	bl	80049b0 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026b2:	4618      	mov	r0, r3
 80026b4:	f001 fb54 	bl	8003d60 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026bc:	4618      	mov	r0, r3
 80026be:	f001 fb4f 	bl	8003d60 <HAL_DMA_DeInit>

    /* USART2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 80026c2:	2026      	movs	r0, #38	@ 0x26
 80026c4:	f001 fad7 	bl	8003c76 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN USART2_MspDeInit 1 */

    /* USER CODE END USART2_MspDeInit 1 */
  }

}
 80026c8:	bf00      	nop
 80026ca:	3708      	adds	r7, #8
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	40004400 	.word	0x40004400
 80026d4:	40021000 	.word	0x40021000
 80026d8:	40010800 	.word	0x40010800

080026dc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80026e0:	f3bf 8f4f 	dsb	sy
}
 80026e4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80026e6:	4b06      	ldr	r3, [pc, #24]	@ (8002700 <__NVIC_SystemReset+0x24>)
 80026e8:	68db      	ldr	r3, [r3, #12]
 80026ea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80026ee:	4904      	ldr	r1, [pc, #16]	@ (8002700 <__NVIC_SystemReset+0x24>)
 80026f0:	4b04      	ldr	r3, [pc, #16]	@ (8002704 <__NVIC_SystemReset+0x28>)
 80026f2:	4313      	orrs	r3, r2
 80026f4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80026f6:	f3bf 8f4f 	dsb	sy
}
 80026fa:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80026fc:	bf00      	nop
 80026fe:	e7fd      	b.n	80026fc <__NVIC_SystemReset+0x20>
 8002700:	e000ed00 	.word	0xe000ed00
 8002704:	05fa0004 	.word	0x05fa0004

08002708 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  /* Критическая ошибка - система зависает в бесконечном цикле */
  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800270c:	bf00      	nop
 800270e:	e7fd      	b.n	800270c <NMI_Handler+0x4>

08002710 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0
  /* Аппаратная ошибка - перезагрузка системы */
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
    NVIC_SystemReset();
 8002714:	f7ff ffe2 	bl	80026dc <__NVIC_SystemReset>

08002718 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
    // Ошибка управления памятью - перезагрузка
    NVIC_SystemReset();
 800271c:	f7ff ffde 	bl	80026dc <__NVIC_SystemReset>

08002720 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	af00      	add	r7, sp, #0
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_BusFault_IRQn 0 */
	// Ошибка шины - перезагрузка
    NVIC_SystemReset();
 8002724:	f7ff ffda 	bl	80026dc <__NVIC_SystemReset>

08002728 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	af00      	add	r7, sp, #0
  /* Ошибка использования процессора - перезагрузка */
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
    NVIC_SystemReset();
 800272c:	f7ff ffd6 	bl	80026dc <__NVIC_SystemReset>

08002730 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002730:	b480      	push	{r7}
 8002732:	af00      	add	r7, sp, #0
  /* Не используется в данном проекте (без ОС) */
  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002734:	bf00      	nop
 8002736:	46bd      	mov	sp, r7
 8002738:	bc80      	pop	{r7}
 800273a:	4770      	bx	lr

0800273c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0
  /* Обработчик отладки - пропускаем прерывание */
  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002740:	bf00      	nop
 8002742:	46bd      	mov	sp, r7
 8002744:	bc80      	pop	{r7}
 8002746:	4770      	bx	lr

08002748 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002748:	b480      	push	{r7}
 800274a:	af00      	add	r7, sp, #0
  /* Не используется в данном проекте (без ОС) */
  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800274c:	bf00      	nop
 800274e:	46bd      	mov	sp, r7
 8002750:	bc80      	pop	{r7}
 8002752:	4770      	bx	lr

08002754 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  /* SysTick отключен в пользу TIM4, но оставляем для совместимости */
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002758:	f000 f9d6 	bl	8002b08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800275c:	bf00      	nop
 800275e:	bd80      	pop	{r7, pc}

08002760 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
  /* ВСЯ РУЧНАЯ ОБРАБОТКА УДАЛЕНА - доверяем HAL */
  /* CIRCULAR DMA автоматически поддерживает непрерывные преобразования */
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002764:	4802      	ldr	r0, [pc, #8]	@ (8002770 <DMA1_Channel1_IRQHandler+0x10>)
 8002766:	f001 fc6b 	bl	8004040 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800276a:	bf00      	nop
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	200008b4 	.word	0x200008b4

08002774 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */
  /* ВСЯ РУЧНАЯ ОБРАБОТКА УДАЛЕНА - доверяем HAL */
  /* В NORMAL режиме HAL автоматически останавливает DMA при завершении */
  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002778:	4802      	ldr	r0, [pc, #8]	@ (8002784 <DMA1_Channel6_IRQHandler+0x10>)
 800277a:	f001 fc61 	bl	8004040 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */
  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800277e:	bf00      	nop
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	20000a18 	.word	0x20000a18

08002788 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */
  /* ВСЯ РУЧНАЯ ОБРАБОТКА УДАЛЕНА - доверяем HAL */
  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800278c:	4802      	ldr	r0, [pc, #8]	@ (8002798 <DMA1_Channel7_IRQHandler+0x10>)
 800278e:	f001 fc57 	bl	8004040 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */
  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002792:	bf00      	nop
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	20000a5c 	.word	0x20000a5c

0800279c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */
  /* ВСЯ РУЧНАЯ ОБРАБОТКА ФЛАГОВ УДАЛЕНА - доверяем HAL */
  /* HAL автоматически обрабатывает EOC, AWD и другие прерывания ADC */
  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80027a0:	4802      	ldr	r0, [pc, #8]	@ (80027ac <ADC1_2_IRQHandler+0x10>)
 80027a2:	f000 fdbf 	bl	8003324 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */
  /* USER CODE END ADC1_2_IRQn 1 */
}
 80027a6:	bf00      	nop
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	20000884 	.word	0x20000884

080027b0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  /* ВСЯ РУЧНАЯ ОБРАБОТКА ФЛАГОВ УДАЛЕНА - доверяем HAL */
  /* Обработка таймаута Modbus перенесена в HAL_TIM_PeriodElapsedCallback */
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80027b4:	4802      	ldr	r0, [pc, #8]	@ (80027c0 <TIM2_IRQHandler+0x10>)
 80027b6:	f003 f98f 	bl	8005ad8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  /* USER CODE END TIM2_IRQn 1 */
}
 80027ba:	bf00      	nop
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	200008f8 	.word	0x200008f8

080027c4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
  /* Проверяем флаг update interrupt */
  if (__HAL_TIM_GET_FLAG(&htim3, TIM_FLAG_UPDATE) != RESET)
 80027c8:	4b09      	ldr	r3, [pc, #36]	@ (80027f0 <TIM3_IRQHandler+0x2c>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	691b      	ldr	r3, [r3, #16]
 80027ce:	f003 0301 	and.w	r3, r3, #1
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d106      	bne.n	80027e4 <TIM3_IRQHandler+0x20>
  {
    /* Очищаем флаг прерывания */
    __HAL_TIM_CLEAR_FLAG(&htim3, TIM_FLAG_UPDATE);
 80027d6:	4b06      	ldr	r3, [pc, #24]	@ (80027f0 <TIM3_IRQHandler+0x2c>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f06f 0201 	mvn.w	r2, #1
 80027de:	611a      	str	r2, [r3, #16]
    
    // Автономное обновление фильтра АЦП
    ADC_Update_Filter();
 80027e0:	f7fe f866 	bl	80008b0 <ADC_Update_Filter>
  }
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80027e4:	4802      	ldr	r0, [pc, #8]	@ (80027f0 <TIM3_IRQHandler+0x2c>)
 80027e6:	f003 f977 	bl	8005ad8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  /* USER CODE END TIM3_IRQn 1 */
}
 80027ea:	bf00      	nop
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	20000940 	.word	0x20000940

080027f4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
  /* Проверяем флаг update interrupt */
  if (__HAL_TIM_GET_FLAG(&htim4, TIM_FLAG_UPDATE) != RESET)
 80027f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002828 <TIM4_IRQHandler+0x34>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	691b      	ldr	r3, [r3, #16]
 80027fe:	f003 0301 	and.w	r3, r3, #1
 8002802:	2b01      	cmp	r3, #1
 8002804:	d10b      	bne.n	800281e <TIM4_IRQHandler+0x2a>
  {
    /* Очищаем флаг прерывания */
    __HAL_TIM_CLEAR_FLAG(&htim4, TIM_FLAG_UPDATE);
 8002806:	4b08      	ldr	r3, [pc, #32]	@ (8002828 <TIM4_IRQHandler+0x34>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f06f 0201 	mvn.w	r2, #1
 800280e:	611a      	str	r2, [r3, #16]
    
    /* ИНКРЕМЕНТ ЕДИНСТВЕННОГО СИСТЕМНОГО ТАЙМЕРА */
    system_ticks++;
 8002810:	4b06      	ldr	r3, [pc, #24]	@ (800282c <TIM4_IRQHandler+0x38>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	3301      	adds	r3, #1
 8002816:	4a05      	ldr	r2, [pc, #20]	@ (800282c <TIM4_IRQHandler+0x38>)
 8002818:	6013      	str	r3, [r2, #0]

    /* Вызов HAL инкремента тиков для совместимости */
    HAL_IncTick();
 800281a:	f000 f975 	bl	8002b08 <HAL_IncTick>
  }
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800281e:	4802      	ldr	r0, [pc, #8]	@ (8002828 <TIM4_IRQHandler+0x34>)
 8002820:	f003 f95a 	bl	8005ad8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */
  /* USER CODE END TIM4_IRQn 1 */
}
 8002824:	bf00      	nop
 8002826:	bd80      	pop	{r7, pc}
 8002828:	20000988 	.word	0x20000988
 800282c:	2000048c 	.word	0x2000048c

08002830 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b082      	sub	sp, #8
 8002834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  // Обновляем время последнего принятого символа при любом прерывании UART
  modbus_last_rx_time = GET_TICKS();
 8002836:	f7fe fc31 	bl	800109c <GET_TICKS>
 800283a:	4603      	mov	r3, r0
 800283c:	4a24      	ldr	r2, [pc, #144]	@ (80028d0 <USART2_IRQHandler+0xa0>)
 800283e:	6013      	str	r3, [r2, #0]

  /* Handle IDLE line interrupt - detection of frame end */
  /* ЭТО ЕДИНСТВЕННАЯ РУЧНАЯ ОБРАБОТКА - уникальная логика проекта */
  if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE) != RESET)
 8002840:	4b24      	ldr	r3, [pc, #144]	@ (80028d4 <USART2_IRQHandler+0xa4>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0310 	and.w	r3, r3, #16
 800284a:	2b10      	cmp	r3, #16
 800284c:	d138      	bne.n	80028c0 <USART2_IRQHandler+0x90>
  {
    __HAL_UART_CLEAR_IDLEFLAG(&huart2);
 800284e:	2300      	movs	r3, #0
 8002850:	607b      	str	r3, [r7, #4]
 8002852:	4b20      	ldr	r3, [pc, #128]	@ (80028d4 <USART2_IRQHandler+0xa4>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	607b      	str	r3, [r7, #4]
 800285a:	4b1e      	ldr	r3, [pc, #120]	@ (80028d4 <USART2_IRQHandler+0xa4>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	607b      	str	r3, [r7, #4]
 8002862:	687b      	ldr	r3, [r7, #4]

    /* Расчет длины принятого фрейма */
    /* DMA в NORMAL режиме останавливается после заполнения буфера */
    modbus_rx_length = MODBUS_RX_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(huart2.hdmarx);
 8002864:	4b1b      	ldr	r3, [pc, #108]	@ (80028d4 <USART2_IRQHandler+0xa4>)
 8002866:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	b29b      	uxth	r3, r3
 800286e:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8002872:	b29a      	uxth	r2, r3
 8002874:	4b18      	ldr	r3, [pc, #96]	@ (80028d8 <USART2_IRQHandler+0xa8>)
 8002876:	801a      	strh	r2, [r3, #0]

    /* Проверяем наличие полного Modbus фрейма (минимум 8 байт) */
    if (modbus_rx_length >= 8)
 8002878:	4b17      	ldr	r3, [pc, #92]	@ (80028d8 <USART2_IRQHandler+0xa8>)
 800287a:	881b      	ldrh	r3, [r3, #0]
 800287c:	2b07      	cmp	r3, #7
 800287e:	d905      	bls.n	800288c <USART2_IRQHandler+0x5c>
    {
      /* Устанавливаем флаг готовности фрейма для обработки в main */
      modbus_frame_ready = true;
 8002880:	4b16      	ldr	r3, [pc, #88]	@ (80028dc <USART2_IRQHandler+0xac>)
 8002882:	2201      	movs	r2, #1
 8002884:	701a      	strb	r2, [r3, #0]

      /* Останавливаем таймаут символа - фрейм полностью принят */
      MODBUS_Stop_Char_Timeout();
 8002886:	f7ff f809 	bl	800189c <MODBUS_Stop_Char_Timeout>
 800288a:	e008      	b.n	800289e <USART2_IRQHandler+0x6e>
    }
    else if (modbus_rx_length > 0)
 800288c:	4b12      	ldr	r3, [pc, #72]	@ (80028d8 <USART2_IRQHandler+0xa8>)
 800288e:	881b      	ldrh	r3, [r3, #0]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d004      	beq.n	800289e <USART2_IRQHandler+0x6e>
    {
      /* Неполный фрейм - запускаем таймаут для детектирования обрыва */
      MODBUS_Start_Char_Timeout(huart2.Init.BaudRate);
 8002894:	4b0f      	ldr	r3, [pc, #60]	@ (80028d4 <USART2_IRQHandler+0xa4>)
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	4618      	mov	r0, r3
 800289a:	f7fe ffe3 	bl	8001864 <MODBUS_Start_Char_Timeout>
    }

    /* ПЕРЕЗАПУСК DMA ДЛЯ ПРИЕМА СЛЕДУЮЩЕГО ФРЕЙМА (NORMAL режим) */
    HAL_UART_DMAStop(&huart2);
 800289e:	480d      	ldr	r0, [pc, #52]	@ (80028d4 <USART2_IRQHandler+0xa4>)
 80028a0:	f003 fda5 	bl	80063ee <HAL_UART_DMAStop>
    HAL_UART_Receive_DMA(&huart2, modbus_rx_buffer, MODBUS_RX_BUFFER_SIZE);
 80028a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80028a8:	490d      	ldr	r1, [pc, #52]	@ (80028e0 <USART2_IRQHandler+0xb0>)
 80028aa:	480a      	ldr	r0, [pc, #40]	@ (80028d4 <USART2_IRQHandler+0xa4>)
 80028ac:	f003 fd7a 	bl	80063a4 <HAL_UART_Receive_DMA>
    __HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
 80028b0:	4b08      	ldr	r3, [pc, #32]	@ (80028d4 <USART2_IRQHandler+0xa4>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	68da      	ldr	r2, [r3, #12]
 80028b6:	4b07      	ldr	r3, [pc, #28]	@ (80028d4 <USART2_IRQHandler+0xa4>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f042 0210 	orr.w	r2, r2, #16
 80028be:	60da      	str	r2, [r3, #12]
  
  /* ВСЯ РУЧНАЯ ОБРАБОТКА ОШИБОК (ORE, NE, FE) УДАЛЕНА - доверяем HAL */
  /* HAL_UART_IRQHandler автоматически обрабатывает все стандартные ошибки UART */
  
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80028c0:	4804      	ldr	r0, [pc, #16]	@ (80028d4 <USART2_IRQHandler+0xa4>)
 80028c2:	f003 fe13 	bl	80064ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  /* USER CODE END USART2_IRQn 1 */
}
 80028c6:	bf00      	nop
 80028c8:	3708      	adds	r7, #8
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	20000490 	.word	0x20000490
 80028d4:	200009d0 	.word	0x200009d0
 80028d8:	20001096 	.word	0x20001096
 80028dc:	20001094 	.word	0x20001094
 80028e0:	20000e94 	.word	0x20000e94

080028e4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80028e4:	b480      	push	{r7}
 80028e6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028e8:	bf00      	nop
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bc80      	pop	{r7}
 80028ee:	4770      	bx	lr

080028f0 <UTILITIES_Calculate_CRC32>:
  * @retval Рассчитанное значение CRC32
  * @note Использует стандартный полином CRC32 и lookup-таблицу для быстрого расчета
  *       Применяется для проверки целостности конфигурации во Flash памяти
  */
uint32_t UTILITIES_Calculate_CRC32(uint8_t *data, uint32_t length)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b087      	sub	sp, #28
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
 80028f8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN UTILITIES_Calculate_CRC32_1 */
  uint32_t crc = CRC32_INITIAL_VALUE;
 80028fa:	f04f 33ff 	mov.w	r3, #4294967295
 80028fe:	617b      	str	r3, [r7, #20]
  
  for (uint32_t i = 0; i < length; i++)
 8002900:	2300      	movs	r3, #0
 8002902:	613b      	str	r3, [r7, #16]
 8002904:	e012      	b.n	800292c <UTILITIES_Calculate_CRC32+0x3c>
  {
    uint8_t index = (crc ^ data[i]) & 0xFF;
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	4413      	add	r3, r2
 800290c:	781a      	ldrb	r2, [r3, #0]
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	b2db      	uxtb	r3, r3
 8002912:	4053      	eors	r3, r2
 8002914:	73fb      	strb	r3, [r7, #15]
    crc = (crc >> 8) ^ crc32_table[index];
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	0a1a      	lsrs	r2, r3, #8
 800291a:	7bfb      	ldrb	r3, [r7, #15]
 800291c:	4909      	ldr	r1, [pc, #36]	@ (8002944 <UTILITIES_Calculate_CRC32+0x54>)
 800291e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002922:	4053      	eors	r3, r2
 8002924:	617b      	str	r3, [r7, #20]
  for (uint32_t i = 0; i < length; i++)
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	3301      	adds	r3, #1
 800292a:	613b      	str	r3, [r7, #16]
 800292c:	693a      	ldr	r2, [r7, #16]
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	429a      	cmp	r2, r3
 8002932:	d3e8      	bcc.n	8002906 <UTILITIES_Calculate_CRC32+0x16>
  }
  
  return crc ^ CRC32_XOR_OUT;
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	43db      	mvns	r3, r3
  /* USER CODE END UTILITIES_Calculate_CRC32_1 */
}
 8002938:	4618      	mov	r0, r3
 800293a:	371c      	adds	r7, #28
 800293c:	46bd      	mov	sp, r7
 800293e:	bc80      	pop	{r7}
 8002940:	4770      	bx	lr
 8002942:	bf00      	nop
 8002944:	080075a0 	.word	0x080075a0

08002948 <UTILITIES_Calculate_CRC16>:
  * @note Использует полином 0xA001 (0x8005 reversed) и начальное значение 0xFFFF
  *       Устранено дублирование с modbus.c - теперь одна реализация для всего проекта
  *       Соответствует стандарту Modbus RTU
  */
uint16_t UTILITIES_Calculate_CRC16(uint8_t *data, uint16_t length)
{
 8002948:	b480      	push	{r7}
 800294a:	b085      	sub	sp, #20
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
 8002950:	460b      	mov	r3, r1
 8002952:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN UTILITIES_Calculate_CRC16_1 */
  uint16_t crc = CRC16_MODBUS_INIT;
 8002954:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002958:	81fb      	strh	r3, [r7, #14]
  
  for (uint16_t pos = 0; pos < length; pos++)
 800295a:	2300      	movs	r3, #0
 800295c:	81bb      	strh	r3, [r7, #12]
 800295e:	e026      	b.n	80029ae <UTILITIES_Calculate_CRC16+0x66>
  {
    crc ^= (uint16_t)data[pos];
 8002960:	89bb      	ldrh	r3, [r7, #12]
 8002962:	687a      	ldr	r2, [r7, #4]
 8002964:	4413      	add	r3, r2
 8002966:	781b      	ldrb	r3, [r3, #0]
 8002968:	461a      	mov	r2, r3
 800296a:	89fb      	ldrh	r3, [r7, #14]
 800296c:	4053      	eors	r3, r2
 800296e:	81fb      	strh	r3, [r7, #14]
    
    for (int i = 8; i != 0; i--)
 8002970:	2308      	movs	r3, #8
 8002972:	60bb      	str	r3, [r7, #8]
 8002974:	e015      	b.n	80029a2 <UTILITIES_Calculate_CRC16+0x5a>
    {
      if ((crc & 0x0001) != 0)
 8002976:	89fb      	ldrh	r3, [r7, #14]
 8002978:	f003 0301 	and.w	r3, r3, #1
 800297c:	2b00      	cmp	r3, #0
 800297e:	d00a      	beq.n	8002996 <UTILITIES_Calculate_CRC16+0x4e>
      {
        crc >>= 1;
 8002980:	89fb      	ldrh	r3, [r7, #14]
 8002982:	085b      	lsrs	r3, r3, #1
 8002984:	81fb      	strh	r3, [r7, #14]
        crc ^= CRC16_MODBUS_POLYNOMIAL;
 8002986:	89fb      	ldrh	r3, [r7, #14]
 8002988:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 800298c:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8002990:	43db      	mvns	r3, r3
 8002992:	81fb      	strh	r3, [r7, #14]
 8002994:	e002      	b.n	800299c <UTILITIES_Calculate_CRC16+0x54>
      }
      else
      {
        crc >>= 1;
 8002996:	89fb      	ldrh	r3, [r7, #14]
 8002998:	085b      	lsrs	r3, r3, #1
 800299a:	81fb      	strh	r3, [r7, #14]
    for (int i = 8; i != 0; i--)
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	3b01      	subs	r3, #1
 80029a0:	60bb      	str	r3, [r7, #8]
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d1e6      	bne.n	8002976 <UTILITIES_Calculate_CRC16+0x2e>
  for (uint16_t pos = 0; pos < length; pos++)
 80029a8:	89bb      	ldrh	r3, [r7, #12]
 80029aa:	3301      	adds	r3, #1
 80029ac:	81bb      	strh	r3, [r7, #12]
 80029ae:	89ba      	ldrh	r2, [r7, #12]
 80029b0:	887b      	ldrh	r3, [r7, #2]
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d3d4      	bcc.n	8002960 <UTILITIES_Calculate_CRC16+0x18>
      }
    }
  }
  
  return (crc >> 8) | (crc << 8);
 80029b6:	89fb      	ldrh	r3, [r7, #14]
 80029b8:	0a1b      	lsrs	r3, r3, #8
 80029ba:	b29b      	uxth	r3, r3
 80029bc:	b21a      	sxth	r2, r3
 80029be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80029c2:	021b      	lsls	r3, r3, #8
 80029c4:	b21b      	sxth	r3, r3
 80029c6:	4313      	orrs	r3, r2
 80029c8:	b21b      	sxth	r3, r3
 80029ca:	b29b      	uxth	r3, r3
  /* USER CODE END UTILITIES_Calculate_CRC16_1 */
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	3714      	adds	r7, #20
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bc80      	pop	{r7}
 80029d4:	4770      	bx	lr
	...

080029d8 <UTILITIES_Delay_US>:
  * @retval None
  * @note Использует циклы процессора для точных задержек
  *       Калибровано для 48MHz SystemCoreClock
  */
void UTILITIES_Delay_US(uint32_t microseconds)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b084      	sub	sp, #16
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
    if (microseconds == 0) return;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d01d      	beq.n	8002a22 <UTILITIES_Delay_US+0x4a>

    // Защита от слишком больших задержек
    if (microseconds > 10000) { // Максимум 10ms
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	f242 7210 	movw	r2, #10000	@ 0x2710
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d90a      	bls.n	8002a06 <UTILITIES_Delay_US+0x2e>
        // Для больших задержек используем аппаратный таймер
        HARDWARE_DELAY((microseconds + 999) / 1000);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 80029f6:	4a0d      	ldr	r2, [pc, #52]	@ (8002a2c <UTILITIES_Delay_US+0x54>)
 80029f8:	fba2 2303 	umull	r2, r3, r2, r3
 80029fc:	099b      	lsrs	r3, r3, #6
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7fe fb82 	bl	8001108 <HARDWARE_DELAY>
        return;
 8002a04:	e00e      	b.n	8002a24 <UTILITIES_Delay_US+0x4c>
    }

    // Калибровка для 48MHz (STM32F103 @ 48MHz)
    // 1 цикл ~ 20.83ns, поэтому 48 циклов ~ 1us
    volatile uint32_t cycles = microseconds * 48;
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	4613      	mov	r3, r2
 8002a0a:	005b      	lsls	r3, r3, #1
 8002a0c:	4413      	add	r3, r2
 8002a0e:	011b      	lsls	r3, r3, #4
 8002a10:	60fb      	str	r3, [r7, #12]

    // Точная задержка циклами
    while (cycles--) {
 8002a12:	e000      	b.n	8002a16 <UTILITIES_Delay_US+0x3e>
        __NOP();
 8002a14:	bf00      	nop
    while (cycles--) {
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	1e5a      	subs	r2, r3, #1
 8002a1a:	60fa      	str	r2, [r7, #12]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d1f9      	bne.n	8002a14 <UTILITIES_Delay_US+0x3c>
 8002a20:	e000      	b.n	8002a24 <UTILITIES_Delay_US+0x4c>
    if (microseconds == 0) return;
 8002a22:	bf00      	nop
    }
}
 8002a24:	3710      	adds	r7, #16
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	10624dd3 	.word	0x10624dd3

08002a30 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002a30:	f7ff ff58 	bl	80028e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a34:	480b      	ldr	r0, [pc, #44]	@ (8002a64 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002a36:	490c      	ldr	r1, [pc, #48]	@ (8002a68 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002a38:	4a0c      	ldr	r2, [pc, #48]	@ (8002a6c <LoopFillZerobss+0x16>)
  movs r3, #0
 8002a3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a3c:	e002      	b.n	8002a44 <LoopCopyDataInit>

08002a3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a42:	3304      	adds	r3, #4

08002a44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a48:	d3f9      	bcc.n	8002a3e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a4a:	4a09      	ldr	r2, [pc, #36]	@ (8002a70 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002a4c:	4c09      	ldr	r4, [pc, #36]	@ (8002a74 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a50:	e001      	b.n	8002a56 <LoopFillZerobss>

08002a52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a54:	3204      	adds	r2, #4

08002a56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a58:	d3fb      	bcc.n	8002a52 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002a5a:	f004 fc5b 	bl	8007314 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002a5e:	f7fe fb6b 	bl	8001138 <main>
  bx lr
 8002a62:	4770      	bx	lr
  ldr r0, =_sdata
 8002a64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a68:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8002a6c:	080079d0 	.word	0x080079d0
  ldr r2, =_sbss
 8002a70:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8002a74:	200010c8 	.word	0x200010c8

08002a78 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002a78:	e7fe      	b.n	8002a78 <CAN1_RX1_IRQHandler>
	...

08002a7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a80:	4b08      	ldr	r3, [pc, #32]	@ (8002aa4 <HAL_Init+0x28>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a07      	ldr	r2, [pc, #28]	@ (8002aa4 <HAL_Init+0x28>)
 8002a86:	f043 0310 	orr.w	r3, r3, #16
 8002a8a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a8c:	2003      	movs	r0, #3
 8002a8e:	f001 f8bd 	bl	8003c0c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a92:	200f      	movs	r0, #15
 8002a94:	f000 f808 	bl	8002aa8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a98:	f7ff fc4c 	bl	8002334 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a9c:	2300      	movs	r3, #0
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	40022000 	.word	0x40022000

08002aa8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b082      	sub	sp, #8
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ab0:	4b12      	ldr	r3, [pc, #72]	@ (8002afc <HAL_InitTick+0x54>)
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	4b12      	ldr	r3, [pc, #72]	@ (8002b00 <HAL_InitTick+0x58>)
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	4619      	mov	r1, r3
 8002aba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002abe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ac2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f001 f8e3 	bl	8003c92 <HAL_SYSTICK_Config>
 8002acc:	4603      	mov	r3, r0
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d001      	beq.n	8002ad6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e00e      	b.n	8002af4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2b0f      	cmp	r3, #15
 8002ada:	d80a      	bhi.n	8002af2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002adc:	2200      	movs	r2, #0
 8002ade:	6879      	ldr	r1, [r7, #4]
 8002ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ae4:	f001 f89d 	bl	8003c22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ae8:	4a06      	ldr	r2, [pc, #24]	@ (8002b04 <HAL_InitTick+0x5c>)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002aee:	2300      	movs	r3, #0
 8002af0:	e000      	b.n	8002af4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	3708      	adds	r7, #8
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	20000008 	.word	0x20000008
 8002b00:	20000010 	.word	0x20000010
 8002b04:	2000000c 	.word	0x2000000c

08002b08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b0c:	4b05      	ldr	r3, [pc, #20]	@ (8002b24 <HAL_IncTick+0x1c>)
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	461a      	mov	r2, r3
 8002b12:	4b05      	ldr	r3, [pc, #20]	@ (8002b28 <HAL_IncTick+0x20>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4413      	add	r3, r2
 8002b18:	4a03      	ldr	r2, [pc, #12]	@ (8002b28 <HAL_IncTick+0x20>)
 8002b1a:	6013      	str	r3, [r2, #0]
}
 8002b1c:	bf00      	nop
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bc80      	pop	{r7}
 8002b22:	4770      	bx	lr
 8002b24:	20000010 	.word	0x20000010
 8002b28:	200010a0 	.word	0x200010a0

08002b2c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002b30:	4b04      	ldr	r3, [pc, #16]	@ (8002b44 <HAL_SuspendTick+0x18>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a03      	ldr	r2, [pc, #12]	@ (8002b44 <HAL_SuspendTick+0x18>)
 8002b36:	f023 0302 	bic.w	r3, r3, #2
 8002b3a:	6013      	str	r3, [r2, #0]
}
 8002b3c:	bf00      	nop
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bc80      	pop	{r7}
 8002b42:	4770      	bx	lr
 8002b44:	e000e010 	.word	0xe000e010

08002b48 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b086      	sub	sp, #24
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b50:	2300      	movs	r3, #0
 8002b52:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002b54:	2300      	movs	r3, #0
 8002b56:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d101      	bne.n	8002b6a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e0be      	b.n	8002ce8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d109      	bne.n	8002b8c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2200      	movs	r2, #0
 8002b82:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f7ff fc06 	bl	8002398 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	f000 fded 	bl	800376c <ADC_ConversionStop_Disable>
 8002b92:	4603      	mov	r3, r0
 8002b94:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b9a:	f003 0310 	and.w	r3, r3, #16
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	f040 8099 	bne.w	8002cd6 <HAL_ADC_Init+0x18e>
 8002ba4:	7dfb      	ldrb	r3, [r7, #23]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	f040 8095 	bne.w	8002cd6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bb0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002bb4:	f023 0302 	bic.w	r3, r3, #2
 8002bb8:	f043 0202 	orr.w	r2, r3, #2
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002bc8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	7b1b      	ldrb	r3, [r3, #12]
 8002bce:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002bd0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002bd2:	68ba      	ldr	r2, [r7, #8]
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002be0:	d003      	beq.n	8002bea <HAL_ADC_Init+0xa2>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d102      	bne.n	8002bf0 <HAL_ADC_Init+0xa8>
 8002bea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002bee:	e000      	b.n	8002bf2 <HAL_ADC_Init+0xaa>
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	693a      	ldr	r2, [r7, #16]
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	7d1b      	ldrb	r3, [r3, #20]
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d119      	bne.n	8002c34 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	7b1b      	ldrb	r3, [r3, #12]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d109      	bne.n	8002c1c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	699b      	ldr	r3, [r3, #24]
 8002c0c:	3b01      	subs	r3, #1
 8002c0e:	035a      	lsls	r2, r3, #13
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	4313      	orrs	r3, r2
 8002c14:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002c18:	613b      	str	r3, [r7, #16]
 8002c1a:	e00b      	b.n	8002c34 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c20:	f043 0220 	orr.w	r2, r3, #32
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c2c:	f043 0201 	orr.w	r2, r3, #1
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	693a      	ldr	r2, [r7, #16]
 8002c44:	430a      	orrs	r2, r1
 8002c46:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	689a      	ldr	r2, [r3, #8]
 8002c4e:	4b28      	ldr	r3, [pc, #160]	@ (8002cf0 <HAL_ADC_Init+0x1a8>)
 8002c50:	4013      	ands	r3, r2
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	6812      	ldr	r2, [r2, #0]
 8002c56:	68b9      	ldr	r1, [r7, #8]
 8002c58:	430b      	orrs	r3, r1
 8002c5a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c64:	d003      	beq.n	8002c6e <HAL_ADC_Init+0x126>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d104      	bne.n	8002c78 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	691b      	ldr	r3, [r3, #16]
 8002c72:	3b01      	subs	r3, #1
 8002c74:	051b      	lsls	r3, r3, #20
 8002c76:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c7e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	68fa      	ldr	r2, [r7, #12]
 8002c88:	430a      	orrs	r2, r1
 8002c8a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	689a      	ldr	r2, [r3, #8]
 8002c92:	4b18      	ldr	r3, [pc, #96]	@ (8002cf4 <HAL_ADC_Init+0x1ac>)
 8002c94:	4013      	ands	r3, r2
 8002c96:	68ba      	ldr	r2, [r7, #8]
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d10b      	bne.n	8002cb4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ca6:	f023 0303 	bic.w	r3, r3, #3
 8002caa:	f043 0201 	orr.w	r2, r3, #1
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002cb2:	e018      	b.n	8002ce6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cb8:	f023 0312 	bic.w	r3, r3, #18
 8002cbc:	f043 0210 	orr.w	r2, r3, #16
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cc8:	f043 0201 	orr.w	r2, r3, #1
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002cd4:	e007      	b.n	8002ce6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cda:	f043 0210 	orr.w	r2, r3, #16
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002ce6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3718      	adds	r7, #24
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	ffe1f7fd 	.word	0xffe1f7fd
 8002cf4:	ff1f0efe 	.word	0xff1f0efe

08002cf8 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b084      	sub	sp, #16
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d00:	2300      	movs	r3, #0
 8002d02:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d101      	bne.n	8002d12 <HAL_ADC_Start+0x1a>
 8002d0e:	2302      	movs	r3, #2
 8002d10:	e098      	b.n	8002e44 <HAL_ADC_Start+0x14c>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2201      	movs	r2, #1
 8002d16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f000 fccc 	bl	80036b8 <ADC_Enable>
 8002d20:	4603      	mov	r3, r0
 8002d22:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002d24:	7bfb      	ldrb	r3, [r7, #15]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	f040 8087 	bne.w	8002e3a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d34:	f023 0301 	bic.w	r3, r3, #1
 8002d38:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a41      	ldr	r2, [pc, #260]	@ (8002e4c <HAL_ADC_Start+0x154>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d105      	bne.n	8002d56 <HAL_ADC_Start+0x5e>
 8002d4a:	4b41      	ldr	r3, [pc, #260]	@ (8002e50 <HAL_ADC_Start+0x158>)
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d115      	bne.n	8002d82 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d5a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d026      	beq.n	8002dbe <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d74:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002d78:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d80:	e01d      	b.n	8002dbe <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d86:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a2f      	ldr	r2, [pc, #188]	@ (8002e50 <HAL_ADC_Start+0x158>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d004      	beq.n	8002da2 <HAL_ADC_Start+0xaa>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a2b      	ldr	r2, [pc, #172]	@ (8002e4c <HAL_ADC_Start+0x154>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d10d      	bne.n	8002dbe <HAL_ADC_Start+0xc6>
 8002da2:	4b2b      	ldr	r3, [pc, #172]	@ (8002e50 <HAL_ADC_Start+0x158>)
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d007      	beq.n	8002dbe <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002db2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002db6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d006      	beq.n	8002dd8 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dce:	f023 0206 	bic.w	r2, r3, #6
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002dd6:	e002      	b.n	8002dde <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f06f 0202 	mvn.w	r2, #2
 8002dee:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002dfa:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002dfe:	d113      	bne.n	8002e28 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002e04:	4a11      	ldr	r2, [pc, #68]	@ (8002e4c <HAL_ADC_Start+0x154>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d105      	bne.n	8002e16 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002e0a:	4b11      	ldr	r3, [pc, #68]	@ (8002e50 <HAL_ADC_Start+0x158>)
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d108      	bne.n	8002e28 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	689a      	ldr	r2, [r3, #8]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002e24:	609a      	str	r2, [r3, #8]
 8002e26:	e00c      	b.n	8002e42 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	689a      	ldr	r2, [r3, #8]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002e36:	609a      	str	r2, [r3, #8]
 8002e38:	e003      	b.n	8002e42 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002e42:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	3710      	adds	r7, #16
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	40012800 	.word	0x40012800
 8002e50:	40012400 	.word	0x40012400

08002e54 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d101      	bne.n	8002e6e <HAL_ADC_Stop+0x1a>
 8002e6a:	2302      	movs	r3, #2
 8002e6c:	e01a      	b.n	8002ea4 <HAL_ADC_Stop+0x50>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2201      	movs	r2, #1
 8002e72:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f000 fc78 	bl	800376c <ADC_ConversionStop_Disable>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002e80:	7bfb      	ldrb	r3, [r7, #15]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d109      	bne.n	8002e9a <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e8a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002e8e:	f023 0301 	bic.w	r3, r3, #1
 8002e92:	f043 0201 	orr.w	r2, r3, #1
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002ea2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3710      	adds	r7, #16
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}

08002eac <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002eac:	b590      	push	{r4, r7, lr}
 8002eae:	b087      	sub	sp, #28
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
 8002eb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002ec2:	f7fe f8e3 	bl	800108c <HAL_GetTick>
 8002ec6:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d00b      	beq.n	8002eee <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eda:	f043 0220 	orr.w	r2, r3, #32
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e0d3      	b.n	8003096 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d131      	bne.n	8002f60 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f02:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d12a      	bne.n	8002f60 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002f0a:	e021      	b.n	8002f50 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f12:	d01d      	beq.n	8002f50 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d007      	beq.n	8002f2a <HAL_ADC_PollForConversion+0x7e>
 8002f1a:	f7fe f8b7 	bl	800108c <HAL_GetTick>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	1ad3      	subs	r3, r2, r3
 8002f24:	683a      	ldr	r2, [r7, #0]
 8002f26:	429a      	cmp	r2, r3
 8002f28:	d212      	bcs.n	8002f50 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 0302 	and.w	r3, r3, #2
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d10b      	bne.n	8002f50 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f3c:	f043 0204 	orr.w	r2, r3, #4
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8002f4c:	2303      	movs	r3, #3
 8002f4e:	e0a2      	b.n	8003096 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 0302 	and.w	r3, r3, #2
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d0d6      	beq.n	8002f0c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002f5e:	e070      	b.n	8003042 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002f60:	4b4f      	ldr	r3, [pc, #316]	@ (80030a0 <HAL_ADC_PollForConversion+0x1f4>)
 8002f62:	681c      	ldr	r4, [r3, #0]
 8002f64:	2002      	movs	r0, #2
 8002f66:	f002 fad7 	bl	8005518 <HAL_RCCEx_GetPeriphCLKFreq>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	6919      	ldr	r1, [r3, #16]
 8002f76:	4b4b      	ldr	r3, [pc, #300]	@ (80030a4 <HAL_ADC_PollForConversion+0x1f8>)
 8002f78:	400b      	ands	r3, r1
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d118      	bne.n	8002fb0 <HAL_ADC_PollForConversion+0x104>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	68d9      	ldr	r1, [r3, #12]
 8002f84:	4b48      	ldr	r3, [pc, #288]	@ (80030a8 <HAL_ADC_PollForConversion+0x1fc>)
 8002f86:	400b      	ands	r3, r1
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d111      	bne.n	8002fb0 <HAL_ADC_PollForConversion+0x104>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	6919      	ldr	r1, [r3, #16]
 8002f92:	4b46      	ldr	r3, [pc, #280]	@ (80030ac <HAL_ADC_PollForConversion+0x200>)
 8002f94:	400b      	ands	r3, r1
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d108      	bne.n	8002fac <HAL_ADC_PollForConversion+0x100>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	68d9      	ldr	r1, [r3, #12]
 8002fa0:	4b43      	ldr	r3, [pc, #268]	@ (80030b0 <HAL_ADC_PollForConversion+0x204>)
 8002fa2:	400b      	ands	r3, r1
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d101      	bne.n	8002fac <HAL_ADC_PollForConversion+0x100>
 8002fa8:	2314      	movs	r3, #20
 8002faa:	e020      	b.n	8002fee <HAL_ADC_PollForConversion+0x142>
 8002fac:	2329      	movs	r3, #41	@ 0x29
 8002fae:	e01e      	b.n	8002fee <HAL_ADC_PollForConversion+0x142>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	6919      	ldr	r1, [r3, #16]
 8002fb6:	4b3d      	ldr	r3, [pc, #244]	@ (80030ac <HAL_ADC_PollForConversion+0x200>)
 8002fb8:	400b      	ands	r3, r1
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d106      	bne.n	8002fcc <HAL_ADC_PollForConversion+0x120>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	68d9      	ldr	r1, [r3, #12]
 8002fc4:	4b3a      	ldr	r3, [pc, #232]	@ (80030b0 <HAL_ADC_PollForConversion+0x204>)
 8002fc6:	400b      	ands	r3, r1
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d00d      	beq.n	8002fe8 <HAL_ADC_PollForConversion+0x13c>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	6919      	ldr	r1, [r3, #16]
 8002fd2:	4b38      	ldr	r3, [pc, #224]	@ (80030b4 <HAL_ADC_PollForConversion+0x208>)
 8002fd4:	400b      	ands	r3, r1
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d108      	bne.n	8002fec <HAL_ADC_PollForConversion+0x140>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	68d9      	ldr	r1, [r3, #12]
 8002fe0:	4b34      	ldr	r3, [pc, #208]	@ (80030b4 <HAL_ADC_PollForConversion+0x208>)
 8002fe2:	400b      	ands	r3, r1
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d101      	bne.n	8002fec <HAL_ADC_PollForConversion+0x140>
 8002fe8:	2354      	movs	r3, #84	@ 0x54
 8002fea:	e000      	b.n	8002fee <HAL_ADC_PollForConversion+0x142>
 8002fec:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002fee:	fb02 f303 	mul.w	r3, r2, r3
 8002ff2:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002ff4:	e021      	b.n	800303a <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ffc:	d01a      	beq.n	8003034 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d007      	beq.n	8003014 <HAL_ADC_PollForConversion+0x168>
 8003004:	f7fe f842 	bl	800108c <HAL_GetTick>
 8003008:	4602      	mov	r2, r0
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	683a      	ldr	r2, [r7, #0]
 8003010:	429a      	cmp	r2, r3
 8003012:	d20f      	bcs.n	8003034 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	693a      	ldr	r2, [r7, #16]
 8003018:	429a      	cmp	r2, r3
 800301a:	d90b      	bls.n	8003034 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003020:	f043 0204 	orr.w	r2, r3, #4
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8003030:	2303      	movs	r3, #3
 8003032:	e030      	b.n	8003096 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	3301      	adds	r3, #1
 8003038:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	693a      	ldr	r2, [r7, #16]
 800303e:	429a      	cmp	r2, r3
 8003040:	d8d9      	bhi.n	8002ff6 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f06f 0212 	mvn.w	r2, #18
 800304a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003050:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003062:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003066:	d115      	bne.n	8003094 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800306c:	2b00      	cmp	r3, #0
 800306e:	d111      	bne.n	8003094 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003074:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003080:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d105      	bne.n	8003094 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800308c:	f043 0201 	orr.w	r2, r3, #1
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003094:	2300      	movs	r3, #0
}
 8003096:	4618      	mov	r0, r3
 8003098:	371c      	adds	r7, #28
 800309a:	46bd      	mov	sp, r7
 800309c:	bd90      	pop	{r4, r7, pc}
 800309e:	bf00      	nop
 80030a0:	20000008 	.word	0x20000008
 80030a4:	24924924 	.word	0x24924924
 80030a8:	00924924 	.word	0x00924924
 80030ac:	12492492 	.word	0x12492492
 80030b0:	00492492 	.word	0x00492492
 80030b4:	00249249 	.word	0x00249249

080030b8 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b086      	sub	sp, #24
 80030bc:	af00      	add	r7, sp, #0
 80030be:	60f8      	str	r0, [r7, #12]
 80030c0:	60b9      	str	r1, [r7, #8]
 80030c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030c4:	2300      	movs	r3, #0
 80030c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a64      	ldr	r2, [pc, #400]	@ (8003260 <HAL_ADC_Start_DMA+0x1a8>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d004      	beq.n	80030dc <HAL_ADC_Start_DMA+0x24>
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a63      	ldr	r2, [pc, #396]	@ (8003264 <HAL_ADC_Start_DMA+0x1ac>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d106      	bne.n	80030ea <HAL_ADC_Start_DMA+0x32>
 80030dc:	4b60      	ldr	r3, [pc, #384]	@ (8003260 <HAL_ADC_Start_DMA+0x1a8>)
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	f040 80b3 	bne.w	8003250 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d101      	bne.n	80030f8 <HAL_ADC_Start_DMA+0x40>
 80030f4:	2302      	movs	r3, #2
 80030f6:	e0ae      	b.n	8003256 <HAL_ADC_Start_DMA+0x19e>
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2201      	movs	r2, #1
 80030fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003100:	68f8      	ldr	r0, [r7, #12]
 8003102:	f000 fad9 	bl	80036b8 <ADC_Enable>
 8003106:	4603      	mov	r3, r0
 8003108:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800310a:	7dfb      	ldrb	r3, [r7, #23]
 800310c:	2b00      	cmp	r3, #0
 800310e:	f040 809a 	bne.w	8003246 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003116:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800311a:	f023 0301 	bic.w	r3, r3, #1
 800311e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a4e      	ldr	r2, [pc, #312]	@ (8003264 <HAL_ADC_Start_DMA+0x1ac>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d105      	bne.n	800313c <HAL_ADC_Start_DMA+0x84>
 8003130:	4b4b      	ldr	r3, [pc, #300]	@ (8003260 <HAL_ADC_Start_DMA+0x1a8>)
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8003138:	2b00      	cmp	r3, #0
 800313a:	d115      	bne.n	8003168 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003140:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003152:	2b00      	cmp	r3, #0
 8003154:	d026      	beq.n	80031a4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800315a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800315e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003166:	e01d      	b.n	80031a4 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800316c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a39      	ldr	r2, [pc, #228]	@ (8003260 <HAL_ADC_Start_DMA+0x1a8>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d004      	beq.n	8003188 <HAL_ADC_Start_DMA+0xd0>
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a38      	ldr	r2, [pc, #224]	@ (8003264 <HAL_ADC_Start_DMA+0x1ac>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d10d      	bne.n	80031a4 <HAL_ADC_Start_DMA+0xec>
 8003188:	4b35      	ldr	r3, [pc, #212]	@ (8003260 <HAL_ADC_Start_DMA+0x1a8>)
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003190:	2b00      	cmp	r3, #0
 8003192:	d007      	beq.n	80031a4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003198:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800319c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d006      	beq.n	80031be <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031b4:	f023 0206 	bic.w	r2, r3, #6
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	62da      	str	r2, [r3, #44]	@ 0x2c
 80031bc:	e002      	b.n	80031c4 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2200      	movs	r2, #0
 80031c2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6a1b      	ldr	r3, [r3, #32]
 80031d0:	4a25      	ldr	r2, [pc, #148]	@ (8003268 <HAL_ADC_Start_DMA+0x1b0>)
 80031d2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	6a1b      	ldr	r3, [r3, #32]
 80031d8:	4a24      	ldr	r2, [pc, #144]	@ (800326c <HAL_ADC_Start_DMA+0x1b4>)
 80031da:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	6a1b      	ldr	r3, [r3, #32]
 80031e0:	4a23      	ldr	r2, [pc, #140]	@ (8003270 <HAL_ADC_Start_DMA+0x1b8>)
 80031e2:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f06f 0202 	mvn.w	r2, #2
 80031ec:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	689a      	ldr	r2, [r3, #8]
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031fc:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	6a18      	ldr	r0, [r3, #32]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	334c      	adds	r3, #76	@ 0x4c
 8003208:	4619      	mov	r1, r3
 800320a:	68ba      	ldr	r2, [r7, #8]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f000 fe03 	bl	8003e18 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800321c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003220:	d108      	bne.n	8003234 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	689a      	ldr	r2, [r3, #8]
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8003230:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003232:	e00f      	b.n	8003254 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	689a      	ldr	r2, [r3, #8]
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8003242:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003244:	e006      	b.n	8003254 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2200      	movs	r2, #0
 800324a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 800324e:	e001      	b.n	8003254 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003254:	7dfb      	ldrb	r3, [r7, #23]
}
 8003256:	4618      	mov	r0, r3
 8003258:	3718      	adds	r7, #24
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	40012400 	.word	0x40012400
 8003264:	40012800 	.word	0x40012800
 8003268:	080037ef 	.word	0x080037ef
 800326c:	0800386b 	.word	0x0800386b
 8003270:	08003887 	.word	0x08003887

08003274 <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800327c:	2300      	movs	r3, #0
 800327e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003286:	2b01      	cmp	r3, #1
 8003288:	d101      	bne.n	800328e <HAL_ADC_Stop_DMA+0x1a>
 800328a:	2302      	movs	r3, #2
 800328c:	e03a      	b.n	8003304 <HAL_ADC_Stop_DMA+0x90>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2201      	movs	r2, #1
 8003292:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f000 fa68 	bl	800376c <ADC_ConversionStop_Disable>
 800329c:	4603      	mov	r3, r0
 800329e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80032a0:	7bfb      	ldrb	r3, [r7, #15]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d129      	bne.n	80032fa <HAL_ADC_Stop_DMA+0x86>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	689a      	ldr	r2, [r3, #8]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80032b4:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6a1b      	ldr	r3, [r3, #32]
 80032ba:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	d11a      	bne.n	80032fa <HAL_ADC_Stop_DMA+0x86>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6a1b      	ldr	r3, [r3, #32]
 80032c8:	4618      	mov	r0, r3
 80032ca:	f000 fe05 	bl	8003ed8 <HAL_DMA_Abort>
 80032ce:	4603      	mov	r3, r0
 80032d0:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status == HAL_OK)
 80032d2:	7bfb      	ldrb	r3, [r7, #15]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d10a      	bne.n	80032ee <HAL_ADC_Stop_DMA+0x7a>
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032dc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80032e0:	f023 0301 	bic.w	r3, r3, #1
 80032e4:	f043 0201 	orr.w	r2, r3, #1
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	629a      	str	r2, [r3, #40]	@ 0x28
 80032ec:	e005      	b.n	80032fa <HAL_ADC_Stop_DMA+0x86>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Return function status */
  return tmp_hal_status;
 8003302:	7bfb      	ldrb	r3, [r7, #15]
}
 8003304:	4618      	mov	r0, r3
 8003306:	3710      	adds	r7, #16
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}

0800330c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800331a:	4618      	mov	r0, r3
 800331c:	370c      	adds	r7, #12
 800331e:	46bd      	mov	sp, r7
 8003320:	bc80      	pop	{r7}
 8003322:	4770      	bx	lr

08003324 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b084      	sub	sp, #16
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	f003 0320 	and.w	r3, r3, #32
 8003342:	2b00      	cmp	r3, #0
 8003344:	d03e      	beq.n	80033c4 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	f003 0302 	and.w	r3, r3, #2
 800334c:	2b00      	cmp	r3, #0
 800334e:	d039      	beq.n	80033c4 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003354:	f003 0310 	and.w	r3, r3, #16
 8003358:	2b00      	cmp	r3, #0
 800335a:	d105      	bne.n	8003368 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003360:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003372:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003376:	d11d      	bne.n	80033b4 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800337c:	2b00      	cmp	r3, #0
 800337e:	d119      	bne.n	80033b4 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	685a      	ldr	r2, [r3, #4]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f022 0220 	bic.w	r2, r2, #32
 800338e:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003394:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d105      	bne.n	80033b4 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ac:	f043 0201 	orr.w	r2, r3, #1
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80033b4:	6878      	ldr	r0, [r7, #4]
 80033b6:	f7fe f9fa 	bl	80017ae <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f06f 0212 	mvn.w	r2, #18
 80033c2:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d04d      	beq.n	800346a <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f003 0304 	and.w	r3, r3, #4
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d048      	beq.n	800346a <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033dc:	f003 0310 	and.w	r3, r3, #16
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d105      	bne.n	80033f0 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033e8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80033fa:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 80033fe:	d012      	beq.n	8003426 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800340a:	2b00      	cmp	r3, #0
 800340c:	d125      	bne.n	800345a <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003418:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800341c:	d11d      	bne.n	800345a <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003422:	2b00      	cmp	r3, #0
 8003424:	d119      	bne.n	800345a <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	685a      	ldr	r2, [r3, #4]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003434:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800343a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003446:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800344a:	2b00      	cmp	r3, #0
 800344c:	d105      	bne.n	800345a <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003452:	f043 0201 	orr.w	r2, r3, #1
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800345a:	6878      	ldr	r0, [r7, #4]
 800345c:	f000 fadc 	bl	8003a18 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f06f 020c 	mvn.w	r2, #12
 8003468:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003470:	2b00      	cmp	r3, #0
 8003472:	d012      	beq.n	800349a <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f003 0301 	and.w	r3, r3, #1
 800347a:	2b00      	cmp	r3, #0
 800347c:	d00d      	beq.n	800349a <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003482:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	f000 f812 	bl	80034b4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f06f 0201 	mvn.w	r2, #1
 8003498:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800349a:	bf00      	nop
 800349c:	3710      	adds	r7, #16
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}

080034a2 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80034a2:	b480      	push	{r7}
 80034a4:	b083      	sub	sp, #12
 80034a6:	af00      	add	r7, sp, #0
 80034a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80034aa:	bf00      	nop
 80034ac:	370c      	adds	r7, #12
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bc80      	pop	{r7}
 80034b2:	4770      	bx	lr

080034b4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b083      	sub	sp, #12
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80034bc:	bf00      	nop
 80034be:	370c      	adds	r7, #12
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bc80      	pop	{r7}
 80034c4:	4770      	bx	lr
	...

080034c8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80034c8:	b480      	push	{r7}
 80034ca:	b085      	sub	sp, #20
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
 80034d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034d2:	2300      	movs	r3, #0
 80034d4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80034d6:	2300      	movs	r3, #0
 80034d8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d101      	bne.n	80034e8 <HAL_ADC_ConfigChannel+0x20>
 80034e4:	2302      	movs	r3, #2
 80034e6:	e0dc      	b.n	80036a2 <HAL_ADC_ConfigChannel+0x1da>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2201      	movs	r2, #1
 80034ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	2b06      	cmp	r3, #6
 80034f6:	d81c      	bhi.n	8003532 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	685a      	ldr	r2, [r3, #4]
 8003502:	4613      	mov	r3, r2
 8003504:	009b      	lsls	r3, r3, #2
 8003506:	4413      	add	r3, r2
 8003508:	3b05      	subs	r3, #5
 800350a:	221f      	movs	r2, #31
 800350c:	fa02 f303 	lsl.w	r3, r2, r3
 8003510:	43db      	mvns	r3, r3
 8003512:	4019      	ands	r1, r3
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	6818      	ldr	r0, [r3, #0]
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	685a      	ldr	r2, [r3, #4]
 800351c:	4613      	mov	r3, r2
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	4413      	add	r3, r2
 8003522:	3b05      	subs	r3, #5
 8003524:	fa00 f203 	lsl.w	r2, r0, r3
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	430a      	orrs	r2, r1
 800352e:	635a      	str	r2, [r3, #52]	@ 0x34
 8003530:	e03c      	b.n	80035ac <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	2b0c      	cmp	r3, #12
 8003538:	d81c      	bhi.n	8003574 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	685a      	ldr	r2, [r3, #4]
 8003544:	4613      	mov	r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	4413      	add	r3, r2
 800354a:	3b23      	subs	r3, #35	@ 0x23
 800354c:	221f      	movs	r2, #31
 800354e:	fa02 f303 	lsl.w	r3, r2, r3
 8003552:	43db      	mvns	r3, r3
 8003554:	4019      	ands	r1, r3
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	6818      	ldr	r0, [r3, #0]
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	685a      	ldr	r2, [r3, #4]
 800355e:	4613      	mov	r3, r2
 8003560:	009b      	lsls	r3, r3, #2
 8003562:	4413      	add	r3, r2
 8003564:	3b23      	subs	r3, #35	@ 0x23
 8003566:	fa00 f203 	lsl.w	r2, r0, r3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	430a      	orrs	r2, r1
 8003570:	631a      	str	r2, [r3, #48]	@ 0x30
 8003572:	e01b      	b.n	80035ac <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	685a      	ldr	r2, [r3, #4]
 800357e:	4613      	mov	r3, r2
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	4413      	add	r3, r2
 8003584:	3b41      	subs	r3, #65	@ 0x41
 8003586:	221f      	movs	r2, #31
 8003588:	fa02 f303 	lsl.w	r3, r2, r3
 800358c:	43db      	mvns	r3, r3
 800358e:	4019      	ands	r1, r3
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	6818      	ldr	r0, [r3, #0]
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	685a      	ldr	r2, [r3, #4]
 8003598:	4613      	mov	r3, r2
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	4413      	add	r3, r2
 800359e:	3b41      	subs	r3, #65	@ 0x41
 80035a0:	fa00 f203 	lsl.w	r2, r0, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	430a      	orrs	r2, r1
 80035aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	2b09      	cmp	r3, #9
 80035b2:	d91c      	bls.n	80035ee <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	68d9      	ldr	r1, [r3, #12]
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	4613      	mov	r3, r2
 80035c0:	005b      	lsls	r3, r3, #1
 80035c2:	4413      	add	r3, r2
 80035c4:	3b1e      	subs	r3, #30
 80035c6:	2207      	movs	r2, #7
 80035c8:	fa02 f303 	lsl.w	r3, r2, r3
 80035cc:	43db      	mvns	r3, r3
 80035ce:	4019      	ands	r1, r3
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	6898      	ldr	r0, [r3, #8]
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	4613      	mov	r3, r2
 80035da:	005b      	lsls	r3, r3, #1
 80035dc:	4413      	add	r3, r2
 80035de:	3b1e      	subs	r3, #30
 80035e0:	fa00 f203 	lsl.w	r2, r0, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	430a      	orrs	r2, r1
 80035ea:	60da      	str	r2, [r3, #12]
 80035ec:	e019      	b.n	8003622 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	6919      	ldr	r1, [r3, #16]
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	4613      	mov	r3, r2
 80035fa:	005b      	lsls	r3, r3, #1
 80035fc:	4413      	add	r3, r2
 80035fe:	2207      	movs	r2, #7
 8003600:	fa02 f303 	lsl.w	r3, r2, r3
 8003604:	43db      	mvns	r3, r3
 8003606:	4019      	ands	r1, r3
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	6898      	ldr	r0, [r3, #8]
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	4613      	mov	r3, r2
 8003612:	005b      	lsls	r3, r3, #1
 8003614:	4413      	add	r3, r2
 8003616:	fa00 f203 	lsl.w	r2, r0, r3
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	430a      	orrs	r2, r1
 8003620:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	2b10      	cmp	r3, #16
 8003628:	d003      	beq.n	8003632 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800362e:	2b11      	cmp	r3, #17
 8003630:	d132      	bne.n	8003698 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a1d      	ldr	r2, [pc, #116]	@ (80036ac <HAL_ADC_ConfigChannel+0x1e4>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d125      	bne.n	8003688 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d126      	bne.n	8003698 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	689a      	ldr	r2, [r3, #8]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003658:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	2b10      	cmp	r3, #16
 8003660:	d11a      	bne.n	8003698 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003662:	4b13      	ldr	r3, [pc, #76]	@ (80036b0 <HAL_ADC_ConfigChannel+0x1e8>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a13      	ldr	r2, [pc, #76]	@ (80036b4 <HAL_ADC_ConfigChannel+0x1ec>)
 8003668:	fba2 2303 	umull	r2, r3, r2, r3
 800366c:	0c9a      	lsrs	r2, r3, #18
 800366e:	4613      	mov	r3, r2
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	4413      	add	r3, r2
 8003674:	005b      	lsls	r3, r3, #1
 8003676:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003678:	e002      	b.n	8003680 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	3b01      	subs	r3, #1
 800367e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d1f9      	bne.n	800367a <HAL_ADC_ConfigChannel+0x1b2>
 8003686:	e007      	b.n	8003698 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800368c:	f043 0220 	orr.w	r2, r3, #32
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2200      	movs	r2, #0
 800369c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80036a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	3714      	adds	r7, #20
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bc80      	pop	{r7}
 80036aa:	4770      	bx	lr
 80036ac:	40012400 	.word	0x40012400
 80036b0:	20000008 	.word	0x20000008
 80036b4:	431bde83 	.word	0x431bde83

080036b8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b084      	sub	sp, #16
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80036c0:	2300      	movs	r3, #0
 80036c2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80036c4:	2300      	movs	r3, #0
 80036c6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	f003 0301 	and.w	r3, r3, #1
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	d040      	beq.n	8003758 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	689a      	ldr	r2, [r3, #8]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f042 0201 	orr.w	r2, r2, #1
 80036e4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80036e6:	4b1f      	ldr	r3, [pc, #124]	@ (8003764 <ADC_Enable+0xac>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a1f      	ldr	r2, [pc, #124]	@ (8003768 <ADC_Enable+0xb0>)
 80036ec:	fba2 2303 	umull	r2, r3, r2, r3
 80036f0:	0c9b      	lsrs	r3, r3, #18
 80036f2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80036f4:	e002      	b.n	80036fc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	3b01      	subs	r3, #1
 80036fa:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d1f9      	bne.n	80036f6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003702:	f7fd fcc3 	bl	800108c <HAL_GetTick>
 8003706:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003708:	e01f      	b.n	800374a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800370a:	f7fd fcbf 	bl	800108c <HAL_GetTick>
 800370e:	4602      	mov	r2, r0
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	2b02      	cmp	r3, #2
 8003716:	d918      	bls.n	800374a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	f003 0301 	and.w	r3, r3, #1
 8003722:	2b01      	cmp	r3, #1
 8003724:	d011      	beq.n	800374a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800372a:	f043 0210 	orr.w	r2, r3, #16
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003736:	f043 0201 	orr.w	r2, r3, #1
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	e007      	b.n	800375a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	f003 0301 	and.w	r3, r3, #1
 8003754:	2b01      	cmp	r3, #1
 8003756:	d1d8      	bne.n	800370a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003758:	2300      	movs	r3, #0
}
 800375a:	4618      	mov	r0, r3
 800375c:	3710      	adds	r7, #16
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	20000008 	.word	0x20000008
 8003768:	431bde83 	.word	0x431bde83

0800376c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b084      	sub	sp, #16
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003774:	2300      	movs	r3, #0
 8003776:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	f003 0301 	and.w	r3, r3, #1
 8003782:	2b01      	cmp	r3, #1
 8003784:	d12e      	bne.n	80037e4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	689a      	ldr	r2, [r3, #8]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f022 0201 	bic.w	r2, r2, #1
 8003794:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003796:	f7fd fc79 	bl	800108c <HAL_GetTick>
 800379a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800379c:	e01b      	b.n	80037d6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800379e:	f7fd fc75 	bl	800108c <HAL_GetTick>
 80037a2:	4602      	mov	r2, r0
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	2b02      	cmp	r3, #2
 80037aa:	d914      	bls.n	80037d6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	f003 0301 	and.w	r3, r3, #1
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d10d      	bne.n	80037d6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037be:	f043 0210 	orr.w	r2, r3, #16
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ca:	f043 0201 	orr.w	r2, r3, #1
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e007      	b.n	80037e6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	f003 0301 	and.w	r3, r3, #1
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d0dc      	beq.n	800379e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80037e4:	2300      	movs	r3, #0
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3710      	adds	r7, #16
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}

080037ee <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80037ee:	b580      	push	{r7, lr}
 80037f0:	b084      	sub	sp, #16
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037fa:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003800:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003804:	2b00      	cmp	r3, #0
 8003806:	d127      	bne.n	8003858 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800380c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800381e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003822:	d115      	bne.n	8003850 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003828:	2b00      	cmp	r3, #0
 800382a:	d111      	bne.n	8003850 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003830:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800383c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003840:	2b00      	cmp	r3, #0
 8003842:	d105      	bne.n	8003850 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003848:	f043 0201 	orr.w	r2, r3, #1
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003850:	68f8      	ldr	r0, [r7, #12]
 8003852:	f7fd ffac 	bl	80017ae <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003856:	e004      	b.n	8003862 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	6a1b      	ldr	r3, [r3, #32]
 800385c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	4798      	blx	r3
}
 8003862:	bf00      	nop
 8003864:	3710      	adds	r7, #16
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}

0800386a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800386a:	b580      	push	{r7, lr}
 800386c:	b084      	sub	sp, #16
 800386e:	af00      	add	r7, sp, #0
 8003870:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003876:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003878:	68f8      	ldr	r0, [r7, #12]
 800387a:	f7ff fe12 	bl	80034a2 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800387e:	bf00      	nop
 8003880:	3710      	adds	r7, #16
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}

08003886 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003886:	b580      	push	{r7, lr}
 8003888:	b084      	sub	sp, #16
 800388a:	af00      	add	r7, sp, #0
 800388c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003892:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003898:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038a4:	f043 0204 	orr.w	r2, r3, #4
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80038ac:	68f8      	ldr	r0, [r7, #12]
 80038ae:	f7fd f96b 	bl	8000b88 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038b2:	bf00      	nop
 80038b4:	3710      	adds	r7, #16
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
	...

080038bc <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80038bc:	b590      	push	{r4, r7, lr}
 80038be:	b087      	sub	sp, #28
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038c4:	2300      	movs	r3, #0
 80038c6:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80038c8:	2300      	movs	r3, #0
 80038ca:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80038d2:	2b01      	cmp	r3, #1
 80038d4:	d101      	bne.n	80038da <HAL_ADCEx_Calibration_Start+0x1e>
 80038d6:	2302      	movs	r3, #2
 80038d8:	e097      	b.n	8003a0a <HAL_ADCEx_Calibration_Start+0x14e>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2201      	movs	r2, #1
 80038de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80038e2:	6878      	ldr	r0, [r7, #4]
 80038e4:	f7ff ff42 	bl	800376c <ADC_ConversionStop_Disable>
 80038e8:	4603      	mov	r3, r0
 80038ea:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80038ec:	6878      	ldr	r0, [r7, #4]
 80038ee:	f7ff fee3 	bl	80036b8 <ADC_Enable>
 80038f2:	4603      	mov	r3, r0
 80038f4:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80038f6:	7dfb      	ldrb	r3, [r7, #23]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	f040 8081 	bne.w	8003a00 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003902:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003906:	f023 0302 	bic.w	r3, r3, #2
 800390a:	f043 0202 	orr.w	r2, r3, #2
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003912:	4b40      	ldr	r3, [pc, #256]	@ (8003a14 <HAL_ADCEx_Calibration_Start+0x158>)
 8003914:	681c      	ldr	r4, [r3, #0]
 8003916:	2002      	movs	r0, #2
 8003918:	f001 fdfe 	bl	8005518 <HAL_RCCEx_GetPeriphCLKFreq>
 800391c:	4603      	mov	r3, r0
 800391e:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8003922:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8003924:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8003926:	e002      	b.n	800392e <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	3b01      	subs	r3, #1
 800392c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d1f9      	bne.n	8003928 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	689a      	ldr	r2, [r3, #8]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f042 0208 	orr.w	r2, r2, #8
 8003942:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003944:	f7fd fba2 	bl	800108c <HAL_GetTick>
 8003948:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800394a:	e01b      	b.n	8003984 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800394c:	f7fd fb9e 	bl	800108c <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	2b0a      	cmp	r3, #10
 8003958:	d914      	bls.n	8003984 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	f003 0308 	and.w	r3, r3, #8
 8003964:	2b00      	cmp	r3, #0
 8003966:	d00d      	beq.n	8003984 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800396c:	f023 0312 	bic.w	r3, r3, #18
 8003970:	f043 0210 	orr.w	r2, r3, #16
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2200      	movs	r2, #0
 800397c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e042      	b.n	8003a0a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	f003 0308 	and.w	r3, r3, #8
 800398e:	2b00      	cmp	r3, #0
 8003990:	d1dc      	bne.n	800394c <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	689a      	ldr	r2, [r3, #8]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f042 0204 	orr.w	r2, r2, #4
 80039a0:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80039a2:	f7fd fb73 	bl	800108c <HAL_GetTick>
 80039a6:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80039a8:	e01b      	b.n	80039e2 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80039aa:	f7fd fb6f 	bl	800108c <HAL_GetTick>
 80039ae:	4602      	mov	r2, r0
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	2b0a      	cmp	r3, #10
 80039b6:	d914      	bls.n	80039e2 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	f003 0304 	and.w	r3, r3, #4
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d00d      	beq.n	80039e2 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039ca:	f023 0312 	bic.w	r3, r3, #18
 80039ce:	f043 0210 	orr.w	r2, r3, #16
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2200      	movs	r2, #0
 80039da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	e013      	b.n	8003a0a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	f003 0304 	and.w	r3, r3, #4
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d1dc      	bne.n	80039aa <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039f4:	f023 0303 	bic.w	r3, r3, #3
 80039f8:	f043 0201 	orr.w	r2, r3, #1
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2200      	movs	r2, #0
 8003a04:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003a08:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	371c      	adds	r7, #28
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd90      	pop	{r4, r7, pc}
 8003a12:	bf00      	nop
 8003a14:	20000008 	.word	0x20000008

08003a18 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003a20:	bf00      	nop
 8003a22:	370c      	adds	r7, #12
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bc80      	pop	{r7}
 8003a28:	4770      	bx	lr
	...

08003a2c <__NVIC_SetPriorityGrouping>:
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b085      	sub	sp, #20
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	f003 0307 	and.w	r3, r3, #7
 8003a3a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a3c:	4b0c      	ldr	r3, [pc, #48]	@ (8003a70 <__NVIC_SetPriorityGrouping+0x44>)
 8003a3e:	68db      	ldr	r3, [r3, #12]
 8003a40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a42:	68ba      	ldr	r2, [r7, #8]
 8003a44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003a48:	4013      	ands	r3, r2
 8003a4a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a54:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003a58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a5e:	4a04      	ldr	r2, [pc, #16]	@ (8003a70 <__NVIC_SetPriorityGrouping+0x44>)
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	60d3      	str	r3, [r2, #12]
}
 8003a64:	bf00      	nop
 8003a66:	3714      	adds	r7, #20
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bc80      	pop	{r7}
 8003a6c:	4770      	bx	lr
 8003a6e:	bf00      	nop
 8003a70:	e000ed00 	.word	0xe000ed00

08003a74 <__NVIC_GetPriorityGrouping>:
{
 8003a74:	b480      	push	{r7}
 8003a76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a78:	4b04      	ldr	r3, [pc, #16]	@ (8003a8c <__NVIC_GetPriorityGrouping+0x18>)
 8003a7a:	68db      	ldr	r3, [r3, #12]
 8003a7c:	0a1b      	lsrs	r3, r3, #8
 8003a7e:	f003 0307 	and.w	r3, r3, #7
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bc80      	pop	{r7}
 8003a88:	4770      	bx	lr
 8003a8a:	bf00      	nop
 8003a8c:	e000ed00 	.word	0xe000ed00

08003a90 <__NVIC_EnableIRQ>:
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	4603      	mov	r3, r0
 8003a98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	db0b      	blt.n	8003aba <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003aa2:	79fb      	ldrb	r3, [r7, #7]
 8003aa4:	f003 021f 	and.w	r2, r3, #31
 8003aa8:	4906      	ldr	r1, [pc, #24]	@ (8003ac4 <__NVIC_EnableIRQ+0x34>)
 8003aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aae:	095b      	lsrs	r3, r3, #5
 8003ab0:	2001      	movs	r0, #1
 8003ab2:	fa00 f202 	lsl.w	r2, r0, r2
 8003ab6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003aba:	bf00      	nop
 8003abc:	370c      	adds	r7, #12
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bc80      	pop	{r7}
 8003ac2:	4770      	bx	lr
 8003ac4:	e000e100 	.word	0xe000e100

08003ac8 <__NVIC_DisableIRQ>:
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b083      	sub	sp, #12
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	4603      	mov	r3, r0
 8003ad0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	db12      	blt.n	8003b00 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ada:	79fb      	ldrb	r3, [r7, #7]
 8003adc:	f003 021f 	and.w	r2, r3, #31
 8003ae0:	490a      	ldr	r1, [pc, #40]	@ (8003b0c <__NVIC_DisableIRQ+0x44>)
 8003ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ae6:	095b      	lsrs	r3, r3, #5
 8003ae8:	2001      	movs	r0, #1
 8003aea:	fa00 f202 	lsl.w	r2, r0, r2
 8003aee:	3320      	adds	r3, #32
 8003af0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003af4:	f3bf 8f4f 	dsb	sy
}
 8003af8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003afa:	f3bf 8f6f 	isb	sy
}
 8003afe:	bf00      	nop
}
 8003b00:	bf00      	nop
 8003b02:	370c      	adds	r7, #12
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bc80      	pop	{r7}
 8003b08:	4770      	bx	lr
 8003b0a:	bf00      	nop
 8003b0c:	e000e100 	.word	0xe000e100

08003b10 <__NVIC_SetPriority>:
{
 8003b10:	b480      	push	{r7}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	4603      	mov	r3, r0
 8003b18:	6039      	str	r1, [r7, #0]
 8003b1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	db0a      	blt.n	8003b3a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	b2da      	uxtb	r2, r3
 8003b28:	490c      	ldr	r1, [pc, #48]	@ (8003b5c <__NVIC_SetPriority+0x4c>)
 8003b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b2e:	0112      	lsls	r2, r2, #4
 8003b30:	b2d2      	uxtb	r2, r2
 8003b32:	440b      	add	r3, r1
 8003b34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003b38:	e00a      	b.n	8003b50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	b2da      	uxtb	r2, r3
 8003b3e:	4908      	ldr	r1, [pc, #32]	@ (8003b60 <__NVIC_SetPriority+0x50>)
 8003b40:	79fb      	ldrb	r3, [r7, #7]
 8003b42:	f003 030f 	and.w	r3, r3, #15
 8003b46:	3b04      	subs	r3, #4
 8003b48:	0112      	lsls	r2, r2, #4
 8003b4a:	b2d2      	uxtb	r2, r2
 8003b4c:	440b      	add	r3, r1
 8003b4e:	761a      	strb	r2, [r3, #24]
}
 8003b50:	bf00      	nop
 8003b52:	370c      	adds	r7, #12
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bc80      	pop	{r7}
 8003b58:	4770      	bx	lr
 8003b5a:	bf00      	nop
 8003b5c:	e000e100 	.word	0xe000e100
 8003b60:	e000ed00 	.word	0xe000ed00

08003b64 <NVIC_EncodePriority>:
{
 8003b64:	b480      	push	{r7}
 8003b66:	b089      	sub	sp, #36	@ 0x24
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	60f8      	str	r0, [r7, #12]
 8003b6c:	60b9      	str	r1, [r7, #8]
 8003b6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	f003 0307 	and.w	r3, r3, #7
 8003b76:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b78:	69fb      	ldr	r3, [r7, #28]
 8003b7a:	f1c3 0307 	rsb	r3, r3, #7
 8003b7e:	2b04      	cmp	r3, #4
 8003b80:	bf28      	it	cs
 8003b82:	2304      	movcs	r3, #4
 8003b84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b86:	69fb      	ldr	r3, [r7, #28]
 8003b88:	3304      	adds	r3, #4
 8003b8a:	2b06      	cmp	r3, #6
 8003b8c:	d902      	bls.n	8003b94 <NVIC_EncodePriority+0x30>
 8003b8e:	69fb      	ldr	r3, [r7, #28]
 8003b90:	3b03      	subs	r3, #3
 8003b92:	e000      	b.n	8003b96 <NVIC_EncodePriority+0x32>
 8003b94:	2300      	movs	r3, #0
 8003b96:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b98:	f04f 32ff 	mov.w	r2, #4294967295
 8003b9c:	69bb      	ldr	r3, [r7, #24]
 8003b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba2:	43da      	mvns	r2, r3
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	401a      	ands	r2, r3
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003bac:	f04f 31ff 	mov.w	r1, #4294967295
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8003bb6:	43d9      	mvns	r1, r3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bbc:	4313      	orrs	r3, r2
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3724      	adds	r7, #36	@ 0x24
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bc80      	pop	{r7}
 8003bc6:	4770      	bx	lr

08003bc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b082      	sub	sp, #8
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	3b01      	subs	r3, #1
 8003bd4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003bd8:	d301      	bcc.n	8003bde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e00f      	b.n	8003bfe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003bde:	4a0a      	ldr	r2, [pc, #40]	@ (8003c08 <SysTick_Config+0x40>)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	3b01      	subs	r3, #1
 8003be4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003be6:	210f      	movs	r1, #15
 8003be8:	f04f 30ff 	mov.w	r0, #4294967295
 8003bec:	f7ff ff90 	bl	8003b10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003bf0:	4b05      	ldr	r3, [pc, #20]	@ (8003c08 <SysTick_Config+0x40>)
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003bf6:	4b04      	ldr	r3, [pc, #16]	@ (8003c08 <SysTick_Config+0x40>)
 8003bf8:	2207      	movs	r2, #7
 8003bfa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003bfc:	2300      	movs	r3, #0
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3708      	adds	r7, #8
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}
 8003c06:	bf00      	nop
 8003c08:	e000e010 	.word	0xe000e010

08003c0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b082      	sub	sp, #8
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c14:	6878      	ldr	r0, [r7, #4]
 8003c16:	f7ff ff09 	bl	8003a2c <__NVIC_SetPriorityGrouping>
}
 8003c1a:	bf00      	nop
 8003c1c:	3708      	adds	r7, #8
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}

08003c22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003c22:	b580      	push	{r7, lr}
 8003c24:	b086      	sub	sp, #24
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	4603      	mov	r3, r0
 8003c2a:	60b9      	str	r1, [r7, #8]
 8003c2c:	607a      	str	r2, [r7, #4]
 8003c2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003c30:	2300      	movs	r3, #0
 8003c32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003c34:	f7ff ff1e 	bl	8003a74 <__NVIC_GetPriorityGrouping>
 8003c38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c3a:	687a      	ldr	r2, [r7, #4]
 8003c3c:	68b9      	ldr	r1, [r7, #8]
 8003c3e:	6978      	ldr	r0, [r7, #20]
 8003c40:	f7ff ff90 	bl	8003b64 <NVIC_EncodePriority>
 8003c44:	4602      	mov	r2, r0
 8003c46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c4a:	4611      	mov	r1, r2
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f7ff ff5f 	bl	8003b10 <__NVIC_SetPriority>
}
 8003c52:	bf00      	nop
 8003c54:	3718      	adds	r7, #24
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}

08003c5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c5a:	b580      	push	{r7, lr}
 8003c5c:	b082      	sub	sp, #8
 8003c5e:	af00      	add	r7, sp, #0
 8003c60:	4603      	mov	r3, r0
 8003c62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f7ff ff11 	bl	8003a90 <__NVIC_EnableIRQ>
}
 8003c6e:	bf00      	nop
 8003c70:	3708      	adds	r7, #8
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}

08003c76 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003c76:	b580      	push	{r7, lr}
 8003c78:	b082      	sub	sp, #8
 8003c7a:	af00      	add	r7, sp, #0
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003c80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c84:	4618      	mov	r0, r3
 8003c86:	f7ff ff1f 	bl	8003ac8 <__NVIC_DisableIRQ>
}
 8003c8a:	bf00      	nop
 8003c8c:	3708      	adds	r7, #8
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}

08003c92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c92:	b580      	push	{r7, lr}
 8003c94:	b082      	sub	sp, #8
 8003c96:	af00      	add	r7, sp, #0
 8003c98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c9a:	6878      	ldr	r0, [r7, #4]
 8003c9c:	f7ff ff94 	bl	8003bc8 <SysTick_Config>
 8003ca0:	4603      	mov	r3, r0
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3708      	adds	r7, #8
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}
	...

08003cac <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b085      	sub	sp, #20
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d101      	bne.n	8003cc2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e043      	b.n	8003d4a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	461a      	mov	r2, r3
 8003cc8:	4b22      	ldr	r3, [pc, #136]	@ (8003d54 <HAL_DMA_Init+0xa8>)
 8003cca:	4413      	add	r3, r2
 8003ccc:	4a22      	ldr	r2, [pc, #136]	@ (8003d58 <HAL_DMA_Init+0xac>)
 8003cce:	fba2 2303 	umull	r2, r3, r2, r3
 8003cd2:	091b      	lsrs	r3, r3, #4
 8003cd4:	009a      	lsls	r2, r3, #2
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	4a1f      	ldr	r2, [pc, #124]	@ (8003d5c <HAL_DMA_Init+0xb0>)
 8003cde:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2202      	movs	r2, #2
 8003ce4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003cf6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003cfa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003d04:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	68db      	ldr	r3, [r3, #12]
 8003d0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d10:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	695b      	ldr	r3, [r3, #20]
 8003d16:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d1c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	69db      	ldr	r3, [r3, #28]
 8003d22:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003d24:	68fa      	ldr	r2, [r7, #12]
 8003d26:	4313      	orrs	r3, r2
 8003d28:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	68fa      	ldr	r2, [r7, #12]
 8003d30:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2200      	movs	r2, #0
 8003d36:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2200      	movs	r2, #0
 8003d44:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003d48:	2300      	movs	r3, #0
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3714      	adds	r7, #20
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bc80      	pop	{r7}
 8003d52:	4770      	bx	lr
 8003d54:	bffdfff8 	.word	0xbffdfff8
 8003d58:	cccccccd 	.word	0xcccccccd
 8003d5c:	40020000 	.word	0x40020000

08003d60 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b083      	sub	sp, #12
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d101      	bne.n	8003d72 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e046      	b.n	8003e00 <HAL_DMA_DeInit+0xa0>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f022 0201 	bic.w	r2, r2, #1
 8003d80:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	2200      	movs	r2, #0
 8003d88:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	2200      	movs	r2, #0
 8003d98:	609a      	str	r2, [r3, #8]

  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	60da      	str	r2, [r3, #12]
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	461a      	mov	r2, r3
 8003da8:	4b18      	ldr	r3, [pc, #96]	@ (8003e0c <HAL_DMA_DeInit+0xac>)
 8003daa:	4413      	add	r3, r2
 8003dac:	4a18      	ldr	r2, [pc, #96]	@ (8003e10 <HAL_DMA_DeInit+0xb0>)
 8003dae:	fba2 2303 	umull	r2, r3, r2, r3
 8003db2:	091b      	lsrs	r3, r3, #4
 8003db4:	009a      	lsls	r2, r3, #2
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	4a15      	ldr	r2, [pc, #84]	@ (8003e14 <HAL_DMA_DeInit+0xb4>)
 8003dbe:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dc8:	2101      	movs	r1, #1
 8003dca:	fa01 f202 	lsl.w	r2, r1, r2
 8003dce:	605a      	str	r2, [r3, #4]

  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma->XferHalfCpltCallback = NULL;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferErrorCallback = NULL;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2200      	movs	r2, #0
 8003de0:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferAbortCallback = NULL;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2200      	movs	r2, #0
 8003de6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2200      	movs	r2, #0
 8003dec:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2200      	movs	r2, #0
 8003df2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003dfe:	2300      	movs	r3, #0
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	370c      	adds	r7, #12
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bc80      	pop	{r7}
 8003e08:	4770      	bx	lr
 8003e0a:	bf00      	nop
 8003e0c:	bffdfff8 	.word	0xbffdfff8
 8003e10:	cccccccd 	.word	0xcccccccd
 8003e14:	40020000 	.word	0x40020000

08003e18 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b086      	sub	sp, #24
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	60b9      	str	r1, [r7, #8]
 8003e22:	607a      	str	r2, [r7, #4]
 8003e24:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e26:	2300      	movs	r3, #0
 8003e28:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d101      	bne.n	8003e38 <HAL_DMA_Start_IT+0x20>
 8003e34:	2302      	movs	r3, #2
 8003e36:	e04b      	b.n	8003ed0 <HAL_DMA_Start_IT+0xb8>
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d13a      	bne.n	8003ec2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2202      	movs	r2, #2
 8003e50:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2200      	movs	r2, #0
 8003e58:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f022 0201 	bic.w	r2, r2, #1
 8003e68:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	687a      	ldr	r2, [r7, #4]
 8003e6e:	68b9      	ldr	r1, [r7, #8]
 8003e70:	68f8      	ldr	r0, [r7, #12]
 8003e72:	f000 f9eb 	bl	800424c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d008      	beq.n	8003e90 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f042 020e 	orr.w	r2, r2, #14
 8003e8c:	601a      	str	r2, [r3, #0]
 8003e8e:	e00f      	b.n	8003eb0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f022 0204 	bic.w	r2, r2, #4
 8003e9e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f042 020a 	orr.w	r2, r2, #10
 8003eae:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f042 0201 	orr.w	r2, r2, #1
 8003ebe:	601a      	str	r2, [r3, #0]
 8003ec0:	e005      	b.n	8003ece <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003eca:	2302      	movs	r3, #2
 8003ecc:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003ece:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	3718      	adds	r7, #24
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}

08003ed8 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b085      	sub	sp, #20
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d008      	beq.n	8003f02 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2204      	movs	r2, #4
 8003ef4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e020      	b.n	8003f44 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f022 020e 	bic.w	r2, r2, #14
 8003f10:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f022 0201 	bic.w	r2, r2, #1
 8003f20:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f2a:	2101      	movs	r1, #1
 8003f2c:	fa01 f202 	lsl.w	r2, r1, r2
 8003f30:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2201      	movs	r2, #1
 8003f36:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003f42:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	3714      	adds	r7, #20
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bc80      	pop	{r7}
 8003f4c:	4770      	bx	lr
	...

08003f50 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b084      	sub	sp, #16
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	2b02      	cmp	r3, #2
 8003f66:	d005      	beq.n	8003f74 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2204      	movs	r2, #4
 8003f6c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	73fb      	strb	r3, [r7, #15]
 8003f72:	e051      	b.n	8004018 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f022 020e 	bic.w	r2, r2, #14
 8003f82:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f022 0201 	bic.w	r2, r2, #1
 8003f92:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a22      	ldr	r2, [pc, #136]	@ (8004024 <HAL_DMA_Abort_IT+0xd4>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d029      	beq.n	8003ff2 <HAL_DMA_Abort_IT+0xa2>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a21      	ldr	r2, [pc, #132]	@ (8004028 <HAL_DMA_Abort_IT+0xd8>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d022      	beq.n	8003fee <HAL_DMA_Abort_IT+0x9e>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a1f      	ldr	r2, [pc, #124]	@ (800402c <HAL_DMA_Abort_IT+0xdc>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d01a      	beq.n	8003fe8 <HAL_DMA_Abort_IT+0x98>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a1e      	ldr	r2, [pc, #120]	@ (8004030 <HAL_DMA_Abort_IT+0xe0>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d012      	beq.n	8003fe2 <HAL_DMA_Abort_IT+0x92>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a1c      	ldr	r2, [pc, #112]	@ (8004034 <HAL_DMA_Abort_IT+0xe4>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d00a      	beq.n	8003fdc <HAL_DMA_Abort_IT+0x8c>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a1b      	ldr	r2, [pc, #108]	@ (8004038 <HAL_DMA_Abort_IT+0xe8>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d102      	bne.n	8003fd6 <HAL_DMA_Abort_IT+0x86>
 8003fd0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003fd4:	e00e      	b.n	8003ff4 <HAL_DMA_Abort_IT+0xa4>
 8003fd6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003fda:	e00b      	b.n	8003ff4 <HAL_DMA_Abort_IT+0xa4>
 8003fdc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003fe0:	e008      	b.n	8003ff4 <HAL_DMA_Abort_IT+0xa4>
 8003fe2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003fe6:	e005      	b.n	8003ff4 <HAL_DMA_Abort_IT+0xa4>
 8003fe8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003fec:	e002      	b.n	8003ff4 <HAL_DMA_Abort_IT+0xa4>
 8003fee:	2310      	movs	r3, #16
 8003ff0:	e000      	b.n	8003ff4 <HAL_DMA_Abort_IT+0xa4>
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	4a11      	ldr	r2, [pc, #68]	@ (800403c <HAL_DMA_Abort_IT+0xec>)
 8003ff6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2200      	movs	r2, #0
 8004004:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800400c:	2b00      	cmp	r3, #0
 800400e:	d003      	beq.n	8004018 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004014:	6878      	ldr	r0, [r7, #4]
 8004016:	4798      	blx	r3
    } 
  }
  return status;
 8004018:	7bfb      	ldrb	r3, [r7, #15]
}
 800401a:	4618      	mov	r0, r3
 800401c:	3710      	adds	r7, #16
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
 8004022:	bf00      	nop
 8004024:	40020008 	.word	0x40020008
 8004028:	4002001c 	.word	0x4002001c
 800402c:	40020030 	.word	0x40020030
 8004030:	40020044 	.word	0x40020044
 8004034:	40020058 	.word	0x40020058
 8004038:	4002006c 	.word	0x4002006c
 800403c:	40020000 	.word	0x40020000

08004040 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b084      	sub	sp, #16
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800405c:	2204      	movs	r2, #4
 800405e:	409a      	lsls	r2, r3
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	4013      	ands	r3, r2
 8004064:	2b00      	cmp	r3, #0
 8004066:	d04f      	beq.n	8004108 <HAL_DMA_IRQHandler+0xc8>
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	f003 0304 	and.w	r3, r3, #4
 800406e:	2b00      	cmp	r3, #0
 8004070:	d04a      	beq.n	8004108 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0320 	and.w	r3, r3, #32
 800407c:	2b00      	cmp	r3, #0
 800407e:	d107      	bne.n	8004090 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f022 0204 	bic.w	r2, r2, #4
 800408e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a66      	ldr	r2, [pc, #408]	@ (8004230 <HAL_DMA_IRQHandler+0x1f0>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d029      	beq.n	80040ee <HAL_DMA_IRQHandler+0xae>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a65      	ldr	r2, [pc, #404]	@ (8004234 <HAL_DMA_IRQHandler+0x1f4>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d022      	beq.n	80040ea <HAL_DMA_IRQHandler+0xaa>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a63      	ldr	r2, [pc, #396]	@ (8004238 <HAL_DMA_IRQHandler+0x1f8>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d01a      	beq.n	80040e4 <HAL_DMA_IRQHandler+0xa4>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a62      	ldr	r2, [pc, #392]	@ (800423c <HAL_DMA_IRQHandler+0x1fc>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d012      	beq.n	80040de <HAL_DMA_IRQHandler+0x9e>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a60      	ldr	r2, [pc, #384]	@ (8004240 <HAL_DMA_IRQHandler+0x200>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d00a      	beq.n	80040d8 <HAL_DMA_IRQHandler+0x98>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a5f      	ldr	r2, [pc, #380]	@ (8004244 <HAL_DMA_IRQHandler+0x204>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d102      	bne.n	80040d2 <HAL_DMA_IRQHandler+0x92>
 80040cc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80040d0:	e00e      	b.n	80040f0 <HAL_DMA_IRQHandler+0xb0>
 80040d2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80040d6:	e00b      	b.n	80040f0 <HAL_DMA_IRQHandler+0xb0>
 80040d8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80040dc:	e008      	b.n	80040f0 <HAL_DMA_IRQHandler+0xb0>
 80040de:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80040e2:	e005      	b.n	80040f0 <HAL_DMA_IRQHandler+0xb0>
 80040e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80040e8:	e002      	b.n	80040f0 <HAL_DMA_IRQHandler+0xb0>
 80040ea:	2340      	movs	r3, #64	@ 0x40
 80040ec:	e000      	b.n	80040f0 <HAL_DMA_IRQHandler+0xb0>
 80040ee:	2304      	movs	r3, #4
 80040f0:	4a55      	ldr	r2, [pc, #340]	@ (8004248 <HAL_DMA_IRQHandler+0x208>)
 80040f2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	f000 8094 	beq.w	8004226 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004106:	e08e      	b.n	8004226 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800410c:	2202      	movs	r2, #2
 800410e:	409a      	lsls	r2, r3
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	4013      	ands	r3, r2
 8004114:	2b00      	cmp	r3, #0
 8004116:	d056      	beq.n	80041c6 <HAL_DMA_IRQHandler+0x186>
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	f003 0302 	and.w	r3, r3, #2
 800411e:	2b00      	cmp	r3, #0
 8004120:	d051      	beq.n	80041c6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 0320 	and.w	r3, r3, #32
 800412c:	2b00      	cmp	r3, #0
 800412e:	d10b      	bne.n	8004148 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f022 020a 	bic.w	r2, r2, #10
 800413e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2201      	movs	r2, #1
 8004144:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a38      	ldr	r2, [pc, #224]	@ (8004230 <HAL_DMA_IRQHandler+0x1f0>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d029      	beq.n	80041a6 <HAL_DMA_IRQHandler+0x166>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a37      	ldr	r2, [pc, #220]	@ (8004234 <HAL_DMA_IRQHandler+0x1f4>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d022      	beq.n	80041a2 <HAL_DMA_IRQHandler+0x162>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a35      	ldr	r2, [pc, #212]	@ (8004238 <HAL_DMA_IRQHandler+0x1f8>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d01a      	beq.n	800419c <HAL_DMA_IRQHandler+0x15c>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a34      	ldr	r2, [pc, #208]	@ (800423c <HAL_DMA_IRQHandler+0x1fc>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d012      	beq.n	8004196 <HAL_DMA_IRQHandler+0x156>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a32      	ldr	r2, [pc, #200]	@ (8004240 <HAL_DMA_IRQHandler+0x200>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d00a      	beq.n	8004190 <HAL_DMA_IRQHandler+0x150>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a31      	ldr	r2, [pc, #196]	@ (8004244 <HAL_DMA_IRQHandler+0x204>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d102      	bne.n	800418a <HAL_DMA_IRQHandler+0x14a>
 8004184:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004188:	e00e      	b.n	80041a8 <HAL_DMA_IRQHandler+0x168>
 800418a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800418e:	e00b      	b.n	80041a8 <HAL_DMA_IRQHandler+0x168>
 8004190:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004194:	e008      	b.n	80041a8 <HAL_DMA_IRQHandler+0x168>
 8004196:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800419a:	e005      	b.n	80041a8 <HAL_DMA_IRQHandler+0x168>
 800419c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80041a0:	e002      	b.n	80041a8 <HAL_DMA_IRQHandler+0x168>
 80041a2:	2320      	movs	r3, #32
 80041a4:	e000      	b.n	80041a8 <HAL_DMA_IRQHandler+0x168>
 80041a6:	2302      	movs	r3, #2
 80041a8:	4a27      	ldr	r2, [pc, #156]	@ (8004248 <HAL_DMA_IRQHandler+0x208>)
 80041aa:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2200      	movs	r2, #0
 80041b0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d034      	beq.n	8004226 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041c0:	6878      	ldr	r0, [r7, #4]
 80041c2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80041c4:	e02f      	b.n	8004226 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ca:	2208      	movs	r2, #8
 80041cc:	409a      	lsls	r2, r3
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	4013      	ands	r3, r2
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d028      	beq.n	8004228 <HAL_DMA_IRQHandler+0x1e8>
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	f003 0308 	and.w	r3, r3, #8
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d023      	beq.n	8004228 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f022 020e 	bic.w	r2, r2, #14
 80041ee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041f8:	2101      	movs	r1, #1
 80041fa:	fa01 f202 	lsl.w	r2, r1, r2
 80041fe:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2201      	movs	r2, #1
 8004204:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2201      	movs	r2, #1
 800420a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800421a:	2b00      	cmp	r3, #0
 800421c:	d004      	beq.n	8004228 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	4798      	blx	r3
    }
  }
  return;
 8004226:	bf00      	nop
 8004228:	bf00      	nop
}
 800422a:	3710      	adds	r7, #16
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}
 8004230:	40020008 	.word	0x40020008
 8004234:	4002001c 	.word	0x4002001c
 8004238:	40020030 	.word	0x40020030
 800423c:	40020044 	.word	0x40020044
 8004240:	40020058 	.word	0x40020058
 8004244:	4002006c 	.word	0x4002006c
 8004248:	40020000 	.word	0x40020000

0800424c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800424c:	b480      	push	{r7}
 800424e:	b085      	sub	sp, #20
 8004250:	af00      	add	r7, sp, #0
 8004252:	60f8      	str	r0, [r7, #12]
 8004254:	60b9      	str	r1, [r7, #8]
 8004256:	607a      	str	r2, [r7, #4]
 8004258:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004262:	2101      	movs	r1, #1
 8004264:	fa01 f202 	lsl.w	r2, r1, r2
 8004268:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	683a      	ldr	r2, [r7, #0]
 8004270:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	2b10      	cmp	r3, #16
 8004278:	d108      	bne.n	800428c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	687a      	ldr	r2, [r7, #4]
 8004280:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	68ba      	ldr	r2, [r7, #8]
 8004288:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800428a:	e007      	b.n	800429c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	68ba      	ldr	r2, [r7, #8]
 8004292:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	687a      	ldr	r2, [r7, #4]
 800429a:	60da      	str	r2, [r3, #12]
}
 800429c:	bf00      	nop
 800429e:	3714      	adds	r7, #20
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bc80      	pop	{r7}
 80042a4:	4770      	bx	lr
	...

080042a8 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80042a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042aa:	b087      	sub	sp, #28
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	60f8      	str	r0, [r7, #12]
 80042b0:	60b9      	str	r1, [r7, #8]
 80042b2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 80042ba:	2300      	movs	r3, #0
 80042bc:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 80042be:	2300      	movs	r3, #0
 80042c0:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80042c2:	4b2f      	ldr	r3, [pc, #188]	@ (8004380 <HAL_FLASH_Program+0xd8>)
 80042c4:	7e1b      	ldrb	r3, [r3, #24]
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d101      	bne.n	80042ce <HAL_FLASH_Program+0x26>
 80042ca:	2302      	movs	r3, #2
 80042cc:	e054      	b.n	8004378 <HAL_FLASH_Program+0xd0>
 80042ce:	4b2c      	ldr	r3, [pc, #176]	@ (8004380 <HAL_FLASH_Program+0xd8>)
 80042d0:	2201      	movs	r2, #1
 80042d2:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80042d4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80042d8:	f000 f8a8 	bl	800442c <FLASH_WaitForLastOperation>
 80042dc:	4603      	mov	r3, r0
 80042de:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 80042e0:	7dfb      	ldrb	r3, [r7, #23]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d144      	bne.n	8004370 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	d102      	bne.n	80042f2 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 80042ec:	2301      	movs	r3, #1
 80042ee:	757b      	strb	r3, [r7, #21]
 80042f0:	e007      	b.n	8004302 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2b02      	cmp	r3, #2
 80042f6:	d102      	bne.n	80042fe <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 80042f8:	2302      	movs	r3, #2
 80042fa:	757b      	strb	r3, [r7, #21]
 80042fc:	e001      	b.n	8004302 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 80042fe:	2304      	movs	r3, #4
 8004300:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8004302:	2300      	movs	r3, #0
 8004304:	75bb      	strb	r3, [r7, #22]
 8004306:	e02d      	b.n	8004364 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8004308:	7dbb      	ldrb	r3, [r7, #22]
 800430a:	005a      	lsls	r2, r3, #1
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	eb02 0c03 	add.w	ip, r2, r3
 8004312:	7dbb      	ldrb	r3, [r7, #22]
 8004314:	0119      	lsls	r1, r3, #4
 8004316:	e9d7 2300 	ldrd	r2, r3, [r7]
 800431a:	f1c1 0620 	rsb	r6, r1, #32
 800431e:	f1a1 0020 	sub.w	r0, r1, #32
 8004322:	fa22 f401 	lsr.w	r4, r2, r1
 8004326:	fa03 f606 	lsl.w	r6, r3, r6
 800432a:	4334      	orrs	r4, r6
 800432c:	fa23 f000 	lsr.w	r0, r3, r0
 8004330:	4304      	orrs	r4, r0
 8004332:	fa23 f501 	lsr.w	r5, r3, r1
 8004336:	b2a3      	uxth	r3, r4
 8004338:	4619      	mov	r1, r3
 800433a:	4660      	mov	r0, ip
 800433c:	f000 f85a 	bl	80043f4 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004340:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004344:	f000 f872 	bl	800442c <FLASH_WaitForLastOperation>
 8004348:	4603      	mov	r3, r0
 800434a:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 800434c:	4b0d      	ldr	r3, [pc, #52]	@ (8004384 <HAL_FLASH_Program+0xdc>)
 800434e:	691b      	ldr	r3, [r3, #16]
 8004350:	4a0c      	ldr	r2, [pc, #48]	@ (8004384 <HAL_FLASH_Program+0xdc>)
 8004352:	f023 0301 	bic.w	r3, r3, #1
 8004356:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8004358:	7dfb      	ldrb	r3, [r7, #23]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d107      	bne.n	800436e <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 800435e:	7dbb      	ldrb	r3, [r7, #22]
 8004360:	3301      	adds	r3, #1
 8004362:	75bb      	strb	r3, [r7, #22]
 8004364:	7dba      	ldrb	r2, [r7, #22]
 8004366:	7d7b      	ldrb	r3, [r7, #21]
 8004368:	429a      	cmp	r2, r3
 800436a:	d3cd      	bcc.n	8004308 <HAL_FLASH_Program+0x60>
 800436c:	e000      	b.n	8004370 <HAL_FLASH_Program+0xc8>
      {
        break;
 800436e:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004370:	4b03      	ldr	r3, [pc, #12]	@ (8004380 <HAL_FLASH_Program+0xd8>)
 8004372:	2200      	movs	r2, #0
 8004374:	761a      	strb	r2, [r3, #24]

  return status;
 8004376:	7dfb      	ldrb	r3, [r7, #23]
}
 8004378:	4618      	mov	r0, r3
 800437a:	371c      	adds	r7, #28
 800437c:	46bd      	mov	sp, r7
 800437e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004380:	200010a8 	.word	0x200010a8
 8004384:	40022000 	.word	0x40022000

08004388 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004388:	b480      	push	{r7}
 800438a:	b083      	sub	sp, #12
 800438c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800438e:	2300      	movs	r3, #0
 8004390:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004392:	4b0d      	ldr	r3, [pc, #52]	@ (80043c8 <HAL_FLASH_Unlock+0x40>)
 8004394:	691b      	ldr	r3, [r3, #16]
 8004396:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800439a:	2b00      	cmp	r3, #0
 800439c:	d00d      	beq.n	80043ba <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800439e:	4b0a      	ldr	r3, [pc, #40]	@ (80043c8 <HAL_FLASH_Unlock+0x40>)
 80043a0:	4a0a      	ldr	r2, [pc, #40]	@ (80043cc <HAL_FLASH_Unlock+0x44>)
 80043a2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80043a4:	4b08      	ldr	r3, [pc, #32]	@ (80043c8 <HAL_FLASH_Unlock+0x40>)
 80043a6:	4a0a      	ldr	r2, [pc, #40]	@ (80043d0 <HAL_FLASH_Unlock+0x48>)
 80043a8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80043aa:	4b07      	ldr	r3, [pc, #28]	@ (80043c8 <HAL_FLASH_Unlock+0x40>)
 80043ac:	691b      	ldr	r3, [r3, #16]
 80043ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d001      	beq.n	80043ba <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 80043ba:	79fb      	ldrb	r3, [r7, #7]
}
 80043bc:	4618      	mov	r0, r3
 80043be:	370c      	adds	r7, #12
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bc80      	pop	{r7}
 80043c4:	4770      	bx	lr
 80043c6:	bf00      	nop
 80043c8:	40022000 	.word	0x40022000
 80043cc:	45670123 	.word	0x45670123
 80043d0:	cdef89ab 	.word	0xcdef89ab

080043d4 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80043d4:	b480      	push	{r7}
 80043d6:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80043d8:	4b05      	ldr	r3, [pc, #20]	@ (80043f0 <HAL_FLASH_Lock+0x1c>)
 80043da:	691b      	ldr	r3, [r3, #16]
 80043dc:	4a04      	ldr	r2, [pc, #16]	@ (80043f0 <HAL_FLASH_Lock+0x1c>)
 80043de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043e2:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 80043e4:	2300      	movs	r3, #0
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bc80      	pop	{r7}
 80043ec:	4770      	bx	lr
 80043ee:	bf00      	nop
 80043f0:	40022000 	.word	0x40022000

080043f4 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b083      	sub	sp, #12
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
 80043fc:	460b      	mov	r3, r1
 80043fe:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004400:	4b08      	ldr	r3, [pc, #32]	@ (8004424 <FLASH_Program_HalfWord+0x30>)
 8004402:	2200      	movs	r2, #0
 8004404:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8004406:	4b08      	ldr	r3, [pc, #32]	@ (8004428 <FLASH_Program_HalfWord+0x34>)
 8004408:	691b      	ldr	r3, [r3, #16]
 800440a:	4a07      	ldr	r2, [pc, #28]	@ (8004428 <FLASH_Program_HalfWord+0x34>)
 800440c:	f043 0301 	orr.w	r3, r3, #1
 8004410:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	887a      	ldrh	r2, [r7, #2]
 8004416:	801a      	strh	r2, [r3, #0]
}
 8004418:	bf00      	nop
 800441a:	370c      	adds	r7, #12
 800441c:	46bd      	mov	sp, r7
 800441e:	bc80      	pop	{r7}
 8004420:	4770      	bx	lr
 8004422:	bf00      	nop
 8004424:	200010a8 	.word	0x200010a8
 8004428:	40022000 	.word	0x40022000

0800442c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b084      	sub	sp, #16
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8004434:	f7fc fe2a 	bl	800108c <HAL_GetTick>
 8004438:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800443a:	e010      	b.n	800445e <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004442:	d00c      	beq.n	800445e <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d007      	beq.n	800445a <FLASH_WaitForLastOperation+0x2e>
 800444a:	f7fc fe1f 	bl	800108c <HAL_GetTick>
 800444e:	4602      	mov	r2, r0
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	1ad3      	subs	r3, r2, r3
 8004454:	687a      	ldr	r2, [r7, #4]
 8004456:	429a      	cmp	r2, r3
 8004458:	d201      	bcs.n	800445e <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 800445a:	2303      	movs	r3, #3
 800445c:	e025      	b.n	80044aa <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800445e:	4b15      	ldr	r3, [pc, #84]	@ (80044b4 <FLASH_WaitForLastOperation+0x88>)
 8004460:	68db      	ldr	r3, [r3, #12]
 8004462:	f003 0301 	and.w	r3, r3, #1
 8004466:	2b00      	cmp	r3, #0
 8004468:	d1e8      	bne.n	800443c <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800446a:	4b12      	ldr	r3, [pc, #72]	@ (80044b4 <FLASH_WaitForLastOperation+0x88>)
 800446c:	68db      	ldr	r3, [r3, #12]
 800446e:	f003 0320 	and.w	r3, r3, #32
 8004472:	2b00      	cmp	r3, #0
 8004474:	d002      	beq.n	800447c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004476:	4b0f      	ldr	r3, [pc, #60]	@ (80044b4 <FLASH_WaitForLastOperation+0x88>)
 8004478:	2220      	movs	r2, #32
 800447a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800447c:	4b0d      	ldr	r3, [pc, #52]	@ (80044b4 <FLASH_WaitForLastOperation+0x88>)
 800447e:	68db      	ldr	r3, [r3, #12]
 8004480:	f003 0310 	and.w	r3, r3, #16
 8004484:	2b00      	cmp	r3, #0
 8004486:	d10b      	bne.n	80044a0 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8004488:	4b0a      	ldr	r3, [pc, #40]	@ (80044b4 <FLASH_WaitForLastOperation+0x88>)
 800448a:	69db      	ldr	r3, [r3, #28]
 800448c:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8004490:	2b00      	cmp	r3, #0
 8004492:	d105      	bne.n	80044a0 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8004494:	4b07      	ldr	r3, [pc, #28]	@ (80044b4 <FLASH_WaitForLastOperation+0x88>)
 8004496:	68db      	ldr	r3, [r3, #12]
 8004498:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800449c:	2b00      	cmp	r3, #0
 800449e:	d003      	beq.n	80044a8 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80044a0:	f000 f80a 	bl	80044b8 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	e000      	b.n	80044aa <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 80044a8:	2300      	movs	r3, #0
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3710      	adds	r7, #16
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop
 80044b4:	40022000 	.word	0x40022000

080044b8 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 80044be:	2300      	movs	r3, #0
 80044c0:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80044c2:	4b23      	ldr	r3, [pc, #140]	@ (8004550 <FLASH_SetErrorCode+0x98>)
 80044c4:	68db      	ldr	r3, [r3, #12]
 80044c6:	f003 0310 	and.w	r3, r3, #16
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d009      	beq.n	80044e2 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80044ce:	4b21      	ldr	r3, [pc, #132]	@ (8004554 <FLASH_SetErrorCode+0x9c>)
 80044d0:	69db      	ldr	r3, [r3, #28]
 80044d2:	f043 0302 	orr.w	r3, r3, #2
 80044d6:	4a1f      	ldr	r2, [pc, #124]	@ (8004554 <FLASH_SetErrorCode+0x9c>)
 80044d8:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	f043 0310 	orr.w	r3, r3, #16
 80044e0:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80044e2:	4b1b      	ldr	r3, [pc, #108]	@ (8004550 <FLASH_SetErrorCode+0x98>)
 80044e4:	68db      	ldr	r3, [r3, #12]
 80044e6:	f003 0304 	and.w	r3, r3, #4
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d009      	beq.n	8004502 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80044ee:	4b19      	ldr	r3, [pc, #100]	@ (8004554 <FLASH_SetErrorCode+0x9c>)
 80044f0:	69db      	ldr	r3, [r3, #28]
 80044f2:	f043 0301 	orr.w	r3, r3, #1
 80044f6:	4a17      	ldr	r2, [pc, #92]	@ (8004554 <FLASH_SetErrorCode+0x9c>)
 80044f8:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	f043 0304 	orr.w	r3, r3, #4
 8004500:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8004502:	4b13      	ldr	r3, [pc, #76]	@ (8004550 <FLASH_SetErrorCode+0x98>)
 8004504:	69db      	ldr	r3, [r3, #28]
 8004506:	f003 0301 	and.w	r3, r3, #1
 800450a:	2b00      	cmp	r3, #0
 800450c:	d00b      	beq.n	8004526 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800450e:	4b11      	ldr	r3, [pc, #68]	@ (8004554 <FLASH_SetErrorCode+0x9c>)
 8004510:	69db      	ldr	r3, [r3, #28]
 8004512:	f043 0304 	orr.w	r3, r3, #4
 8004516:	4a0f      	ldr	r2, [pc, #60]	@ (8004554 <FLASH_SetErrorCode+0x9c>)
 8004518:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800451a:	4b0d      	ldr	r3, [pc, #52]	@ (8004550 <FLASH_SetErrorCode+0x98>)
 800451c:	69db      	ldr	r3, [r3, #28]
 800451e:	4a0c      	ldr	r2, [pc, #48]	@ (8004550 <FLASH_SetErrorCode+0x98>)
 8004520:	f023 0301 	bic.w	r3, r3, #1
 8004524:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	f240 1201 	movw	r2, #257	@ 0x101
 800452c:	4293      	cmp	r3, r2
 800452e:	d106      	bne.n	800453e <FLASH_SetErrorCode+0x86>
 8004530:	4b07      	ldr	r3, [pc, #28]	@ (8004550 <FLASH_SetErrorCode+0x98>)
 8004532:	69db      	ldr	r3, [r3, #28]
 8004534:	4a06      	ldr	r2, [pc, #24]	@ (8004550 <FLASH_SetErrorCode+0x98>)
 8004536:	f023 0301 	bic.w	r3, r3, #1
 800453a:	61d3      	str	r3, [r2, #28]
}  
 800453c:	e002      	b.n	8004544 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 800453e:	4a04      	ldr	r2, [pc, #16]	@ (8004550 <FLASH_SetErrorCode+0x98>)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	60d3      	str	r3, [r2, #12]
}  
 8004544:	bf00      	nop
 8004546:	370c      	adds	r7, #12
 8004548:	46bd      	mov	sp, r7
 800454a:	bc80      	pop	{r7}
 800454c:	4770      	bx	lr
 800454e:	bf00      	nop
 8004550:	40022000 	.word	0x40022000
 8004554:	200010a8 	.word	0x200010a8

08004558 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b084      	sub	sp, #16
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
 8004560:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004562:	2301      	movs	r3, #1
 8004564:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8004566:	2300      	movs	r3, #0
 8004568:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800456a:	4b2f      	ldr	r3, [pc, #188]	@ (8004628 <HAL_FLASHEx_Erase+0xd0>)
 800456c:	7e1b      	ldrb	r3, [r3, #24]
 800456e:	2b01      	cmp	r3, #1
 8004570:	d101      	bne.n	8004576 <HAL_FLASHEx_Erase+0x1e>
 8004572:	2302      	movs	r3, #2
 8004574:	e053      	b.n	800461e <HAL_FLASHEx_Erase+0xc6>
 8004576:	4b2c      	ldr	r3, [pc, #176]	@ (8004628 <HAL_FLASHEx_Erase+0xd0>)
 8004578:	2201      	movs	r2, #1
 800457a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	2b02      	cmp	r3, #2
 8004582:	d116      	bne.n	80045b2 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8004584:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004588:	f7ff ff50 	bl	800442c <FLASH_WaitForLastOperation>
 800458c:	4603      	mov	r3, r0
 800458e:	2b00      	cmp	r3, #0
 8004590:	d141      	bne.n	8004616 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8004592:	2001      	movs	r0, #1
 8004594:	f000 f84c 	bl	8004630 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004598:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800459c:	f7ff ff46 	bl	800442c <FLASH_WaitForLastOperation>
 80045a0:	4603      	mov	r3, r0
 80045a2:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80045a4:	4b21      	ldr	r3, [pc, #132]	@ (800462c <HAL_FLASHEx_Erase+0xd4>)
 80045a6:	691b      	ldr	r3, [r3, #16]
 80045a8:	4a20      	ldr	r2, [pc, #128]	@ (800462c <HAL_FLASHEx_Erase+0xd4>)
 80045aa:	f023 0304 	bic.w	r3, r3, #4
 80045ae:	6113      	str	r3, [r2, #16]
 80045b0:	e031      	b.n	8004616 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80045b2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80045b6:	f7ff ff39 	bl	800442c <FLASH_WaitForLastOperation>
 80045ba:	4603      	mov	r3, r0
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d12a      	bne.n	8004616 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	f04f 32ff 	mov.w	r2, #4294967295
 80045c6:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	60bb      	str	r3, [r7, #8]
 80045ce:	e019      	b.n	8004604 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80045d0:	68b8      	ldr	r0, [r7, #8]
 80045d2:	f000 f849 	bl	8004668 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80045d6:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80045da:	f7ff ff27 	bl	800442c <FLASH_WaitForLastOperation>
 80045de:	4603      	mov	r3, r0
 80045e0:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80045e2:	4b12      	ldr	r3, [pc, #72]	@ (800462c <HAL_FLASHEx_Erase+0xd4>)
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	4a11      	ldr	r2, [pc, #68]	@ (800462c <HAL_FLASHEx_Erase+0xd4>)
 80045e8:	f023 0302 	bic.w	r3, r3, #2
 80045ec:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 80045ee:	7bfb      	ldrb	r3, [r7, #15]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d003      	beq.n	80045fc <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	68ba      	ldr	r2, [r7, #8]
 80045f8:	601a      	str	r2, [r3, #0]
            break;
 80045fa:	e00c      	b.n	8004616 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004602:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	68db      	ldr	r3, [r3, #12]
 8004608:	029a      	lsls	r2, r3, #10
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	4413      	add	r3, r2
 8004610:	68ba      	ldr	r2, [r7, #8]
 8004612:	429a      	cmp	r2, r3
 8004614:	d3dc      	bcc.n	80045d0 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004616:	4b04      	ldr	r3, [pc, #16]	@ (8004628 <HAL_FLASHEx_Erase+0xd0>)
 8004618:	2200      	movs	r2, #0
 800461a:	761a      	strb	r2, [r3, #24]

  return status;
 800461c:	7bfb      	ldrb	r3, [r7, #15]
}
 800461e:	4618      	mov	r0, r3
 8004620:	3710      	adds	r7, #16
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
 8004626:	bf00      	nop
 8004628:	200010a8 	.word	0x200010a8
 800462c:	40022000 	.word	0x40022000

08004630 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8004630:	b480      	push	{r7}
 8004632:	b083      	sub	sp, #12
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004638:	4b09      	ldr	r3, [pc, #36]	@ (8004660 <FLASH_MassErase+0x30>)
 800463a:	2200      	movs	r2, #0
 800463c:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800463e:	4b09      	ldr	r3, [pc, #36]	@ (8004664 <FLASH_MassErase+0x34>)
 8004640:	691b      	ldr	r3, [r3, #16]
 8004642:	4a08      	ldr	r2, [pc, #32]	@ (8004664 <FLASH_MassErase+0x34>)
 8004644:	f043 0304 	orr.w	r3, r3, #4
 8004648:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800464a:	4b06      	ldr	r3, [pc, #24]	@ (8004664 <FLASH_MassErase+0x34>)
 800464c:	691b      	ldr	r3, [r3, #16]
 800464e:	4a05      	ldr	r2, [pc, #20]	@ (8004664 <FLASH_MassErase+0x34>)
 8004650:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004654:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8004656:	bf00      	nop
 8004658:	370c      	adds	r7, #12
 800465a:	46bd      	mov	sp, r7
 800465c:	bc80      	pop	{r7}
 800465e:	4770      	bx	lr
 8004660:	200010a8 	.word	0x200010a8
 8004664:	40022000 	.word	0x40022000

08004668 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8004668:	b480      	push	{r7}
 800466a:	b083      	sub	sp, #12
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004670:	4b0b      	ldr	r3, [pc, #44]	@ (80046a0 <FLASH_PageErase+0x38>)
 8004672:	2200      	movs	r2, #0
 8004674:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8004676:	4b0b      	ldr	r3, [pc, #44]	@ (80046a4 <FLASH_PageErase+0x3c>)
 8004678:	691b      	ldr	r3, [r3, #16]
 800467a:	4a0a      	ldr	r2, [pc, #40]	@ (80046a4 <FLASH_PageErase+0x3c>)
 800467c:	f043 0302 	orr.w	r3, r3, #2
 8004680:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8004682:	4a08      	ldr	r2, [pc, #32]	@ (80046a4 <FLASH_PageErase+0x3c>)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8004688:	4b06      	ldr	r3, [pc, #24]	@ (80046a4 <FLASH_PageErase+0x3c>)
 800468a:	691b      	ldr	r3, [r3, #16]
 800468c:	4a05      	ldr	r2, [pc, #20]	@ (80046a4 <FLASH_PageErase+0x3c>)
 800468e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004692:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8004694:	bf00      	nop
 8004696:	370c      	adds	r7, #12
 8004698:	46bd      	mov	sp, r7
 800469a:	bc80      	pop	{r7}
 800469c:	4770      	bx	lr
 800469e:	bf00      	nop
 80046a0:	200010a8 	.word	0x200010a8
 80046a4:	40022000 	.word	0x40022000

080046a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b08b      	sub	sp, #44	@ 0x2c
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80046b2:	2300      	movs	r3, #0
 80046b4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80046b6:	2300      	movs	r3, #0
 80046b8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80046ba:	e169      	b.n	8004990 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80046bc:	2201      	movs	r2, #1
 80046be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c0:	fa02 f303 	lsl.w	r3, r2, r3
 80046c4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	69fa      	ldr	r2, [r7, #28]
 80046cc:	4013      	ands	r3, r2
 80046ce:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80046d0:	69ba      	ldr	r2, [r7, #24]
 80046d2:	69fb      	ldr	r3, [r7, #28]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	f040 8158 	bne.w	800498a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	4a9a      	ldr	r2, [pc, #616]	@ (8004948 <HAL_GPIO_Init+0x2a0>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d05e      	beq.n	80047a2 <HAL_GPIO_Init+0xfa>
 80046e4:	4a98      	ldr	r2, [pc, #608]	@ (8004948 <HAL_GPIO_Init+0x2a0>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d875      	bhi.n	80047d6 <HAL_GPIO_Init+0x12e>
 80046ea:	4a98      	ldr	r2, [pc, #608]	@ (800494c <HAL_GPIO_Init+0x2a4>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d058      	beq.n	80047a2 <HAL_GPIO_Init+0xfa>
 80046f0:	4a96      	ldr	r2, [pc, #600]	@ (800494c <HAL_GPIO_Init+0x2a4>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d86f      	bhi.n	80047d6 <HAL_GPIO_Init+0x12e>
 80046f6:	4a96      	ldr	r2, [pc, #600]	@ (8004950 <HAL_GPIO_Init+0x2a8>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d052      	beq.n	80047a2 <HAL_GPIO_Init+0xfa>
 80046fc:	4a94      	ldr	r2, [pc, #592]	@ (8004950 <HAL_GPIO_Init+0x2a8>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d869      	bhi.n	80047d6 <HAL_GPIO_Init+0x12e>
 8004702:	4a94      	ldr	r2, [pc, #592]	@ (8004954 <HAL_GPIO_Init+0x2ac>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d04c      	beq.n	80047a2 <HAL_GPIO_Init+0xfa>
 8004708:	4a92      	ldr	r2, [pc, #584]	@ (8004954 <HAL_GPIO_Init+0x2ac>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d863      	bhi.n	80047d6 <HAL_GPIO_Init+0x12e>
 800470e:	4a92      	ldr	r2, [pc, #584]	@ (8004958 <HAL_GPIO_Init+0x2b0>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d046      	beq.n	80047a2 <HAL_GPIO_Init+0xfa>
 8004714:	4a90      	ldr	r2, [pc, #576]	@ (8004958 <HAL_GPIO_Init+0x2b0>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d85d      	bhi.n	80047d6 <HAL_GPIO_Init+0x12e>
 800471a:	2b12      	cmp	r3, #18
 800471c:	d82a      	bhi.n	8004774 <HAL_GPIO_Init+0xcc>
 800471e:	2b12      	cmp	r3, #18
 8004720:	d859      	bhi.n	80047d6 <HAL_GPIO_Init+0x12e>
 8004722:	a201      	add	r2, pc, #4	@ (adr r2, 8004728 <HAL_GPIO_Init+0x80>)
 8004724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004728:	080047a3 	.word	0x080047a3
 800472c:	0800477d 	.word	0x0800477d
 8004730:	0800478f 	.word	0x0800478f
 8004734:	080047d1 	.word	0x080047d1
 8004738:	080047d7 	.word	0x080047d7
 800473c:	080047d7 	.word	0x080047d7
 8004740:	080047d7 	.word	0x080047d7
 8004744:	080047d7 	.word	0x080047d7
 8004748:	080047d7 	.word	0x080047d7
 800474c:	080047d7 	.word	0x080047d7
 8004750:	080047d7 	.word	0x080047d7
 8004754:	080047d7 	.word	0x080047d7
 8004758:	080047d7 	.word	0x080047d7
 800475c:	080047d7 	.word	0x080047d7
 8004760:	080047d7 	.word	0x080047d7
 8004764:	080047d7 	.word	0x080047d7
 8004768:	080047d7 	.word	0x080047d7
 800476c:	08004785 	.word	0x08004785
 8004770:	08004799 	.word	0x08004799
 8004774:	4a79      	ldr	r2, [pc, #484]	@ (800495c <HAL_GPIO_Init+0x2b4>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d013      	beq.n	80047a2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800477a:	e02c      	b.n	80047d6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	68db      	ldr	r3, [r3, #12]
 8004780:	623b      	str	r3, [r7, #32]
          break;
 8004782:	e029      	b.n	80047d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	68db      	ldr	r3, [r3, #12]
 8004788:	3304      	adds	r3, #4
 800478a:	623b      	str	r3, [r7, #32]
          break;
 800478c:	e024      	b.n	80047d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	68db      	ldr	r3, [r3, #12]
 8004792:	3308      	adds	r3, #8
 8004794:	623b      	str	r3, [r7, #32]
          break;
 8004796:	e01f      	b.n	80047d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	68db      	ldr	r3, [r3, #12]
 800479c:	330c      	adds	r3, #12
 800479e:	623b      	str	r3, [r7, #32]
          break;
 80047a0:	e01a      	b.n	80047d8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d102      	bne.n	80047b0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80047aa:	2304      	movs	r3, #4
 80047ac:	623b      	str	r3, [r7, #32]
          break;
 80047ae:	e013      	b.n	80047d8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	689b      	ldr	r3, [r3, #8]
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d105      	bne.n	80047c4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80047b8:	2308      	movs	r3, #8
 80047ba:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	69fa      	ldr	r2, [r7, #28]
 80047c0:	611a      	str	r2, [r3, #16]
          break;
 80047c2:	e009      	b.n	80047d8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80047c4:	2308      	movs	r3, #8
 80047c6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	69fa      	ldr	r2, [r7, #28]
 80047cc:	615a      	str	r2, [r3, #20]
          break;
 80047ce:	e003      	b.n	80047d8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80047d0:	2300      	movs	r3, #0
 80047d2:	623b      	str	r3, [r7, #32]
          break;
 80047d4:	e000      	b.n	80047d8 <HAL_GPIO_Init+0x130>
          break;
 80047d6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80047d8:	69bb      	ldr	r3, [r7, #24]
 80047da:	2bff      	cmp	r3, #255	@ 0xff
 80047dc:	d801      	bhi.n	80047e2 <HAL_GPIO_Init+0x13a>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	e001      	b.n	80047e6 <HAL_GPIO_Init+0x13e>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	3304      	adds	r3, #4
 80047e6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80047e8:	69bb      	ldr	r3, [r7, #24]
 80047ea:	2bff      	cmp	r3, #255	@ 0xff
 80047ec:	d802      	bhi.n	80047f4 <HAL_GPIO_Init+0x14c>
 80047ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047f0:	009b      	lsls	r3, r3, #2
 80047f2:	e002      	b.n	80047fa <HAL_GPIO_Init+0x152>
 80047f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047f6:	3b08      	subs	r3, #8
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	210f      	movs	r1, #15
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	fa01 f303 	lsl.w	r3, r1, r3
 8004808:	43db      	mvns	r3, r3
 800480a:	401a      	ands	r2, r3
 800480c:	6a39      	ldr	r1, [r7, #32]
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	fa01 f303 	lsl.w	r3, r1, r3
 8004814:	431a      	orrs	r2, r3
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004822:	2b00      	cmp	r3, #0
 8004824:	f000 80b1 	beq.w	800498a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004828:	4b4d      	ldr	r3, [pc, #308]	@ (8004960 <HAL_GPIO_Init+0x2b8>)
 800482a:	699b      	ldr	r3, [r3, #24]
 800482c:	4a4c      	ldr	r2, [pc, #304]	@ (8004960 <HAL_GPIO_Init+0x2b8>)
 800482e:	f043 0301 	orr.w	r3, r3, #1
 8004832:	6193      	str	r3, [r2, #24]
 8004834:	4b4a      	ldr	r3, [pc, #296]	@ (8004960 <HAL_GPIO_Init+0x2b8>)
 8004836:	699b      	ldr	r3, [r3, #24]
 8004838:	f003 0301 	and.w	r3, r3, #1
 800483c:	60bb      	str	r3, [r7, #8]
 800483e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004840:	4a48      	ldr	r2, [pc, #288]	@ (8004964 <HAL_GPIO_Init+0x2bc>)
 8004842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004844:	089b      	lsrs	r3, r3, #2
 8004846:	3302      	adds	r3, #2
 8004848:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800484c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800484e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004850:	f003 0303 	and.w	r3, r3, #3
 8004854:	009b      	lsls	r3, r3, #2
 8004856:	220f      	movs	r2, #15
 8004858:	fa02 f303 	lsl.w	r3, r2, r3
 800485c:	43db      	mvns	r3, r3
 800485e:	68fa      	ldr	r2, [r7, #12]
 8004860:	4013      	ands	r3, r2
 8004862:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	4a40      	ldr	r2, [pc, #256]	@ (8004968 <HAL_GPIO_Init+0x2c0>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d013      	beq.n	8004894 <HAL_GPIO_Init+0x1ec>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	4a3f      	ldr	r2, [pc, #252]	@ (800496c <HAL_GPIO_Init+0x2c4>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d00d      	beq.n	8004890 <HAL_GPIO_Init+0x1e8>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	4a3e      	ldr	r2, [pc, #248]	@ (8004970 <HAL_GPIO_Init+0x2c8>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d007      	beq.n	800488c <HAL_GPIO_Init+0x1e4>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	4a3d      	ldr	r2, [pc, #244]	@ (8004974 <HAL_GPIO_Init+0x2cc>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d101      	bne.n	8004888 <HAL_GPIO_Init+0x1e0>
 8004884:	2303      	movs	r3, #3
 8004886:	e006      	b.n	8004896 <HAL_GPIO_Init+0x1ee>
 8004888:	2304      	movs	r3, #4
 800488a:	e004      	b.n	8004896 <HAL_GPIO_Init+0x1ee>
 800488c:	2302      	movs	r3, #2
 800488e:	e002      	b.n	8004896 <HAL_GPIO_Init+0x1ee>
 8004890:	2301      	movs	r3, #1
 8004892:	e000      	b.n	8004896 <HAL_GPIO_Init+0x1ee>
 8004894:	2300      	movs	r3, #0
 8004896:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004898:	f002 0203 	and.w	r2, r2, #3
 800489c:	0092      	lsls	r2, r2, #2
 800489e:	4093      	lsls	r3, r2
 80048a0:	68fa      	ldr	r2, [r7, #12]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80048a6:	492f      	ldr	r1, [pc, #188]	@ (8004964 <HAL_GPIO_Init+0x2bc>)
 80048a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048aa:	089b      	lsrs	r3, r3, #2
 80048ac:	3302      	adds	r3, #2
 80048ae:	68fa      	ldr	r2, [r7, #12]
 80048b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d006      	beq.n	80048ce <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80048c0:	4b2d      	ldr	r3, [pc, #180]	@ (8004978 <HAL_GPIO_Init+0x2d0>)
 80048c2:	689a      	ldr	r2, [r3, #8]
 80048c4:	492c      	ldr	r1, [pc, #176]	@ (8004978 <HAL_GPIO_Init+0x2d0>)
 80048c6:	69bb      	ldr	r3, [r7, #24]
 80048c8:	4313      	orrs	r3, r2
 80048ca:	608b      	str	r3, [r1, #8]
 80048cc:	e006      	b.n	80048dc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80048ce:	4b2a      	ldr	r3, [pc, #168]	@ (8004978 <HAL_GPIO_Init+0x2d0>)
 80048d0:	689a      	ldr	r2, [r3, #8]
 80048d2:	69bb      	ldr	r3, [r7, #24]
 80048d4:	43db      	mvns	r3, r3
 80048d6:	4928      	ldr	r1, [pc, #160]	@ (8004978 <HAL_GPIO_Init+0x2d0>)
 80048d8:	4013      	ands	r3, r2
 80048da:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d006      	beq.n	80048f6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80048e8:	4b23      	ldr	r3, [pc, #140]	@ (8004978 <HAL_GPIO_Init+0x2d0>)
 80048ea:	68da      	ldr	r2, [r3, #12]
 80048ec:	4922      	ldr	r1, [pc, #136]	@ (8004978 <HAL_GPIO_Init+0x2d0>)
 80048ee:	69bb      	ldr	r3, [r7, #24]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	60cb      	str	r3, [r1, #12]
 80048f4:	e006      	b.n	8004904 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80048f6:	4b20      	ldr	r3, [pc, #128]	@ (8004978 <HAL_GPIO_Init+0x2d0>)
 80048f8:	68da      	ldr	r2, [r3, #12]
 80048fa:	69bb      	ldr	r3, [r7, #24]
 80048fc:	43db      	mvns	r3, r3
 80048fe:	491e      	ldr	r1, [pc, #120]	@ (8004978 <HAL_GPIO_Init+0x2d0>)
 8004900:	4013      	ands	r3, r2
 8004902:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800490c:	2b00      	cmp	r3, #0
 800490e:	d006      	beq.n	800491e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004910:	4b19      	ldr	r3, [pc, #100]	@ (8004978 <HAL_GPIO_Init+0x2d0>)
 8004912:	685a      	ldr	r2, [r3, #4]
 8004914:	4918      	ldr	r1, [pc, #96]	@ (8004978 <HAL_GPIO_Init+0x2d0>)
 8004916:	69bb      	ldr	r3, [r7, #24]
 8004918:	4313      	orrs	r3, r2
 800491a:	604b      	str	r3, [r1, #4]
 800491c:	e006      	b.n	800492c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800491e:	4b16      	ldr	r3, [pc, #88]	@ (8004978 <HAL_GPIO_Init+0x2d0>)
 8004920:	685a      	ldr	r2, [r3, #4]
 8004922:	69bb      	ldr	r3, [r7, #24]
 8004924:	43db      	mvns	r3, r3
 8004926:	4914      	ldr	r1, [pc, #80]	@ (8004978 <HAL_GPIO_Init+0x2d0>)
 8004928:	4013      	ands	r3, r2
 800492a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004934:	2b00      	cmp	r3, #0
 8004936:	d021      	beq.n	800497c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004938:	4b0f      	ldr	r3, [pc, #60]	@ (8004978 <HAL_GPIO_Init+0x2d0>)
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	490e      	ldr	r1, [pc, #56]	@ (8004978 <HAL_GPIO_Init+0x2d0>)
 800493e:	69bb      	ldr	r3, [r7, #24]
 8004940:	4313      	orrs	r3, r2
 8004942:	600b      	str	r3, [r1, #0]
 8004944:	e021      	b.n	800498a <HAL_GPIO_Init+0x2e2>
 8004946:	bf00      	nop
 8004948:	10320000 	.word	0x10320000
 800494c:	10310000 	.word	0x10310000
 8004950:	10220000 	.word	0x10220000
 8004954:	10210000 	.word	0x10210000
 8004958:	10120000 	.word	0x10120000
 800495c:	10110000 	.word	0x10110000
 8004960:	40021000 	.word	0x40021000
 8004964:	40010000 	.word	0x40010000
 8004968:	40010800 	.word	0x40010800
 800496c:	40010c00 	.word	0x40010c00
 8004970:	40011000 	.word	0x40011000
 8004974:	40011400 	.word	0x40011400
 8004978:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800497c:	4b0b      	ldr	r3, [pc, #44]	@ (80049ac <HAL_GPIO_Init+0x304>)
 800497e:	681a      	ldr	r2, [r3, #0]
 8004980:	69bb      	ldr	r3, [r7, #24]
 8004982:	43db      	mvns	r3, r3
 8004984:	4909      	ldr	r1, [pc, #36]	@ (80049ac <HAL_GPIO_Init+0x304>)
 8004986:	4013      	ands	r3, r2
 8004988:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800498a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800498c:	3301      	adds	r3, #1
 800498e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004996:	fa22 f303 	lsr.w	r3, r2, r3
 800499a:	2b00      	cmp	r3, #0
 800499c:	f47f ae8e 	bne.w	80046bc <HAL_GPIO_Init+0x14>
  }
}
 80049a0:	bf00      	nop
 80049a2:	bf00      	nop
 80049a4:	372c      	adds	r7, #44	@ 0x2c
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bc80      	pop	{r7}
 80049aa:	4770      	bx	lr
 80049ac:	40010400 	.word	0x40010400

080049b0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80049b0:	b480      	push	{r7}
 80049b2:	b089      	sub	sp, #36	@ 0x24
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
 80049b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80049ba:	2300      	movs	r3, #0
 80049bc:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 80049be:	e09a      	b.n	8004af6 <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80049c0:	2201      	movs	r2, #1
 80049c2:	69fb      	ldr	r3, [r7, #28]
 80049c4:	fa02 f303 	lsl.w	r3, r2, r3
 80049c8:	683a      	ldr	r2, [r7, #0]
 80049ca:	4013      	ands	r3, r2
 80049cc:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 80049ce:	69bb      	ldr	r3, [r7, #24]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	f000 808d 	beq.w	8004af0 <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 80049d6:	4a4e      	ldr	r2, [pc, #312]	@ (8004b10 <HAL_GPIO_DeInit+0x160>)
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	089b      	lsrs	r3, r3, #2
 80049dc:	3302      	adds	r3, #2
 80049de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049e2:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 80049e4:	69fb      	ldr	r3, [r7, #28]
 80049e6:	f003 0303 	and.w	r3, r3, #3
 80049ea:	009b      	lsls	r3, r3, #2
 80049ec:	220f      	movs	r2, #15
 80049ee:	fa02 f303 	lsl.w	r3, r2, r3
 80049f2:	697a      	ldr	r2, [r7, #20]
 80049f4:	4013      	ands	r3, r2
 80049f6:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	4a46      	ldr	r2, [pc, #280]	@ (8004b14 <HAL_GPIO_DeInit+0x164>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d013      	beq.n	8004a28 <HAL_GPIO_DeInit+0x78>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	4a45      	ldr	r2, [pc, #276]	@ (8004b18 <HAL_GPIO_DeInit+0x168>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d00d      	beq.n	8004a24 <HAL_GPIO_DeInit+0x74>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	4a44      	ldr	r2, [pc, #272]	@ (8004b1c <HAL_GPIO_DeInit+0x16c>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d007      	beq.n	8004a20 <HAL_GPIO_DeInit+0x70>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	4a43      	ldr	r2, [pc, #268]	@ (8004b20 <HAL_GPIO_DeInit+0x170>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d101      	bne.n	8004a1c <HAL_GPIO_DeInit+0x6c>
 8004a18:	2303      	movs	r3, #3
 8004a1a:	e006      	b.n	8004a2a <HAL_GPIO_DeInit+0x7a>
 8004a1c:	2304      	movs	r3, #4
 8004a1e:	e004      	b.n	8004a2a <HAL_GPIO_DeInit+0x7a>
 8004a20:	2302      	movs	r3, #2
 8004a22:	e002      	b.n	8004a2a <HAL_GPIO_DeInit+0x7a>
 8004a24:	2301      	movs	r3, #1
 8004a26:	e000      	b.n	8004a2a <HAL_GPIO_DeInit+0x7a>
 8004a28:	2300      	movs	r3, #0
 8004a2a:	69fa      	ldr	r2, [r7, #28]
 8004a2c:	f002 0203 	and.w	r2, r2, #3
 8004a30:	0092      	lsls	r2, r2, #2
 8004a32:	4093      	lsls	r3, r2
 8004a34:	697a      	ldr	r2, [r7, #20]
 8004a36:	429a      	cmp	r2, r3
 8004a38:	d132      	bne.n	8004aa0 <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8004a3a:	4b3a      	ldr	r3, [pc, #232]	@ (8004b24 <HAL_GPIO_DeInit+0x174>)
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	69bb      	ldr	r3, [r7, #24]
 8004a40:	43db      	mvns	r3, r3
 8004a42:	4938      	ldr	r1, [pc, #224]	@ (8004b24 <HAL_GPIO_DeInit+0x174>)
 8004a44:	4013      	ands	r3, r2
 8004a46:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8004a48:	4b36      	ldr	r3, [pc, #216]	@ (8004b24 <HAL_GPIO_DeInit+0x174>)
 8004a4a:	685a      	ldr	r2, [r3, #4]
 8004a4c:	69bb      	ldr	r3, [r7, #24]
 8004a4e:	43db      	mvns	r3, r3
 8004a50:	4934      	ldr	r1, [pc, #208]	@ (8004b24 <HAL_GPIO_DeInit+0x174>)
 8004a52:	4013      	ands	r3, r2
 8004a54:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8004a56:	4b33      	ldr	r3, [pc, #204]	@ (8004b24 <HAL_GPIO_DeInit+0x174>)
 8004a58:	68da      	ldr	r2, [r3, #12]
 8004a5a:	69bb      	ldr	r3, [r7, #24]
 8004a5c:	43db      	mvns	r3, r3
 8004a5e:	4931      	ldr	r1, [pc, #196]	@ (8004b24 <HAL_GPIO_DeInit+0x174>)
 8004a60:	4013      	ands	r3, r2
 8004a62:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8004a64:	4b2f      	ldr	r3, [pc, #188]	@ (8004b24 <HAL_GPIO_DeInit+0x174>)
 8004a66:	689a      	ldr	r2, [r3, #8]
 8004a68:	69bb      	ldr	r3, [r7, #24]
 8004a6a:	43db      	mvns	r3, r3
 8004a6c:	492d      	ldr	r1, [pc, #180]	@ (8004b24 <HAL_GPIO_DeInit+0x174>)
 8004a6e:	4013      	ands	r3, r2
 8004a70:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8004a72:	69fb      	ldr	r3, [r7, #28]
 8004a74:	f003 0303 	and.w	r3, r3, #3
 8004a78:	009b      	lsls	r3, r3, #2
 8004a7a:	220f      	movs	r2, #15
 8004a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a80:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 8004a82:	4a23      	ldr	r2, [pc, #140]	@ (8004b10 <HAL_GPIO_DeInit+0x160>)
 8004a84:	69fb      	ldr	r3, [r7, #28]
 8004a86:	089b      	lsrs	r3, r3, #2
 8004a88:	3302      	adds	r3, #2
 8004a8a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	43da      	mvns	r2, r3
 8004a92:	481f      	ldr	r0, [pc, #124]	@ (8004b10 <HAL_GPIO_DeInit+0x160>)
 8004a94:	69fb      	ldr	r3, [r7, #28]
 8004a96:	089b      	lsrs	r3, r3, #2
 8004a98:	400a      	ands	r2, r1
 8004a9a:	3302      	adds	r3, #2
 8004a9c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004aa0:	69bb      	ldr	r3, [r7, #24]
 8004aa2:	2bff      	cmp	r3, #255	@ 0xff
 8004aa4:	d801      	bhi.n	8004aaa <HAL_GPIO_DeInit+0xfa>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	e001      	b.n	8004aae <HAL_GPIO_DeInit+0xfe>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	3304      	adds	r3, #4
 8004aae:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004ab0:	69bb      	ldr	r3, [r7, #24]
 8004ab2:	2bff      	cmp	r3, #255	@ 0xff
 8004ab4:	d802      	bhi.n	8004abc <HAL_GPIO_DeInit+0x10c>
 8004ab6:	69fb      	ldr	r3, [r7, #28]
 8004ab8:	009b      	lsls	r3, r3, #2
 8004aba:	e002      	b.n	8004ac2 <HAL_GPIO_DeInit+0x112>
 8004abc:	69fb      	ldr	r3, [r7, #28]
 8004abe:	3b08      	subs	r3, #8
 8004ac0:	009b      	lsls	r3, r3, #2
 8004ac2:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	681a      	ldr	r2, [r3, #0]
 8004ac8:	210f      	movs	r1, #15
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	fa01 f303 	lsl.w	r3, r1, r3
 8004ad0:	43db      	mvns	r3, r3
 8004ad2:	401a      	ands	r2, r3
 8004ad4:	2104      	movs	r1, #4
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	fa01 f303 	lsl.w	r3, r1, r3
 8004adc:	431a      	orrs	r2, r3
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	68da      	ldr	r2, [r3, #12]
 8004ae6:	69bb      	ldr	r3, [r7, #24]
 8004ae8:	43db      	mvns	r3, r3
 8004aea:	401a      	ands	r2, r3
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	60da      	str	r2, [r3, #12]
    }

    position++;
 8004af0:	69fb      	ldr	r3, [r7, #28]
 8004af2:	3301      	adds	r3, #1
 8004af4:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 8004af6:	683a      	ldr	r2, [r7, #0]
 8004af8:	69fb      	ldr	r3, [r7, #28]
 8004afa:	fa22 f303 	lsr.w	r3, r2, r3
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	f47f af5e 	bne.w	80049c0 <HAL_GPIO_DeInit+0x10>
  }
}
 8004b04:	bf00      	nop
 8004b06:	bf00      	nop
 8004b08:	3724      	adds	r7, #36	@ 0x24
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bc80      	pop	{r7}
 8004b0e:	4770      	bx	lr
 8004b10:	40010000 	.word	0x40010000
 8004b14:	40010800 	.word	0x40010800
 8004b18:	40010c00 	.word	0x40010c00
 8004b1c:	40011000 	.word	0x40011000
 8004b20:	40011400 	.word	0x40011400
 8004b24:	40010400 	.word	0x40010400

08004b28 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b085      	sub	sp, #20
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
 8004b30:	460b      	mov	r3, r1
 8004b32:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	689a      	ldr	r2, [r3, #8]
 8004b38:	887b      	ldrh	r3, [r7, #2]
 8004b3a:	4013      	ands	r3, r2
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d002      	beq.n	8004b46 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004b40:	2301      	movs	r3, #1
 8004b42:	73fb      	strb	r3, [r7, #15]
 8004b44:	e001      	b.n	8004b4a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004b46:	2300      	movs	r3, #0
 8004b48:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004b4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3714      	adds	r7, #20
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bc80      	pop	{r7}
 8004b54:	4770      	bx	lr

08004b56 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b56:	b480      	push	{r7}
 8004b58:	b083      	sub	sp, #12
 8004b5a:	af00      	add	r7, sp, #0
 8004b5c:	6078      	str	r0, [r7, #4]
 8004b5e:	460b      	mov	r3, r1
 8004b60:	807b      	strh	r3, [r7, #2]
 8004b62:	4613      	mov	r3, r2
 8004b64:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004b66:	787b      	ldrb	r3, [r7, #1]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d003      	beq.n	8004b74 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004b6c:	887a      	ldrh	r2, [r7, #2]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004b72:	e003      	b.n	8004b7c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004b74:	887b      	ldrh	r3, [r7, #2]
 8004b76:	041a      	lsls	r2, r3, #16
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	611a      	str	r2, [r3, #16]
}
 8004b7c:	bf00      	nop
 8004b7e:	370c      	adds	r7, #12
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bc80      	pop	{r7}
 8004b84:	4770      	bx	lr
	...

08004b88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b086      	sub	sp, #24
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d101      	bne.n	8004b9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
 8004b98:	e272      	b.n	8005080 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f003 0301 	and.w	r3, r3, #1
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	f000 8087 	beq.w	8004cb6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ba8:	4b92      	ldr	r3, [pc, #584]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	f003 030c 	and.w	r3, r3, #12
 8004bb0:	2b04      	cmp	r3, #4
 8004bb2:	d00c      	beq.n	8004bce <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004bb4:	4b8f      	ldr	r3, [pc, #572]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	f003 030c 	and.w	r3, r3, #12
 8004bbc:	2b08      	cmp	r3, #8
 8004bbe:	d112      	bne.n	8004be6 <HAL_RCC_OscConfig+0x5e>
 8004bc0:	4b8c      	ldr	r3, [pc, #560]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004bc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bcc:	d10b      	bne.n	8004be6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bce:	4b89      	ldr	r3, [pc, #548]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d06c      	beq.n	8004cb4 <HAL_RCC_OscConfig+0x12c>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d168      	bne.n	8004cb4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e24c      	b.n	8005080 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bee:	d106      	bne.n	8004bfe <HAL_RCC_OscConfig+0x76>
 8004bf0:	4b80      	ldr	r3, [pc, #512]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a7f      	ldr	r2, [pc, #508]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004bf6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004bfa:	6013      	str	r3, [r2, #0]
 8004bfc:	e02e      	b.n	8004c5c <HAL_RCC_OscConfig+0xd4>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d10c      	bne.n	8004c20 <HAL_RCC_OscConfig+0x98>
 8004c06:	4b7b      	ldr	r3, [pc, #492]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a7a      	ldr	r2, [pc, #488]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004c0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c10:	6013      	str	r3, [r2, #0]
 8004c12:	4b78      	ldr	r3, [pc, #480]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a77      	ldr	r2, [pc, #476]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004c18:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c1c:	6013      	str	r3, [r2, #0]
 8004c1e:	e01d      	b.n	8004c5c <HAL_RCC_OscConfig+0xd4>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c28:	d10c      	bne.n	8004c44 <HAL_RCC_OscConfig+0xbc>
 8004c2a:	4b72      	ldr	r3, [pc, #456]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a71      	ldr	r2, [pc, #452]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004c30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c34:	6013      	str	r3, [r2, #0]
 8004c36:	4b6f      	ldr	r3, [pc, #444]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a6e      	ldr	r2, [pc, #440]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004c3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c40:	6013      	str	r3, [r2, #0]
 8004c42:	e00b      	b.n	8004c5c <HAL_RCC_OscConfig+0xd4>
 8004c44:	4b6b      	ldr	r3, [pc, #428]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a6a      	ldr	r2, [pc, #424]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004c4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c4e:	6013      	str	r3, [r2, #0]
 8004c50:	4b68      	ldr	r3, [pc, #416]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a67      	ldr	r2, [pc, #412]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004c56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c5a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d013      	beq.n	8004c8c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c64:	f7fc fa12 	bl	800108c <HAL_GetTick>
 8004c68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c6a:	e008      	b.n	8004c7e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c6c:	f7fc fa0e 	bl	800108c <HAL_GetTick>
 8004c70:	4602      	mov	r2, r0
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	1ad3      	subs	r3, r2, r3
 8004c76:	2b64      	cmp	r3, #100	@ 0x64
 8004c78:	d901      	bls.n	8004c7e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	e200      	b.n	8005080 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c7e:	4b5d      	ldr	r3, [pc, #372]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d0f0      	beq.n	8004c6c <HAL_RCC_OscConfig+0xe4>
 8004c8a:	e014      	b.n	8004cb6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c8c:	f7fc f9fe 	bl	800108c <HAL_GetTick>
 8004c90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c92:	e008      	b.n	8004ca6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c94:	f7fc f9fa 	bl	800108c <HAL_GetTick>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	1ad3      	subs	r3, r2, r3
 8004c9e:	2b64      	cmp	r3, #100	@ 0x64
 8004ca0:	d901      	bls.n	8004ca6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004ca2:	2303      	movs	r3, #3
 8004ca4:	e1ec      	b.n	8005080 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ca6:	4b53      	ldr	r3, [pc, #332]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d1f0      	bne.n	8004c94 <HAL_RCC_OscConfig+0x10c>
 8004cb2:	e000      	b.n	8004cb6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f003 0302 	and.w	r3, r3, #2
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d063      	beq.n	8004d8a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004cc2:	4b4c      	ldr	r3, [pc, #304]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	f003 030c 	and.w	r3, r3, #12
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d00b      	beq.n	8004ce6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004cce:	4b49      	ldr	r3, [pc, #292]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	f003 030c 	and.w	r3, r3, #12
 8004cd6:	2b08      	cmp	r3, #8
 8004cd8:	d11c      	bne.n	8004d14 <HAL_RCC_OscConfig+0x18c>
 8004cda:	4b46      	ldr	r3, [pc, #280]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d116      	bne.n	8004d14 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ce6:	4b43      	ldr	r3, [pc, #268]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f003 0302 	and.w	r3, r3, #2
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d005      	beq.n	8004cfe <HAL_RCC_OscConfig+0x176>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	691b      	ldr	r3, [r3, #16]
 8004cf6:	2b01      	cmp	r3, #1
 8004cf8:	d001      	beq.n	8004cfe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e1c0      	b.n	8005080 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cfe:	4b3d      	ldr	r3, [pc, #244]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	695b      	ldr	r3, [r3, #20]
 8004d0a:	00db      	lsls	r3, r3, #3
 8004d0c:	4939      	ldr	r1, [pc, #228]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d12:	e03a      	b.n	8004d8a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	691b      	ldr	r3, [r3, #16]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d020      	beq.n	8004d5e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d1c:	4b36      	ldr	r3, [pc, #216]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004d1e:	2201      	movs	r2, #1
 8004d20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d22:	f7fc f9b3 	bl	800108c <HAL_GetTick>
 8004d26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d28:	e008      	b.n	8004d3c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d2a:	f7fc f9af 	bl	800108c <HAL_GetTick>
 8004d2e:	4602      	mov	r2, r0
 8004d30:	693b      	ldr	r3, [r7, #16]
 8004d32:	1ad3      	subs	r3, r2, r3
 8004d34:	2b02      	cmp	r3, #2
 8004d36:	d901      	bls.n	8004d3c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004d38:	2303      	movs	r3, #3
 8004d3a:	e1a1      	b.n	8005080 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d3c:	4b2d      	ldr	r3, [pc, #180]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f003 0302 	and.w	r3, r3, #2
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d0f0      	beq.n	8004d2a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d48:	4b2a      	ldr	r3, [pc, #168]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	695b      	ldr	r3, [r3, #20]
 8004d54:	00db      	lsls	r3, r3, #3
 8004d56:	4927      	ldr	r1, [pc, #156]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	600b      	str	r3, [r1, #0]
 8004d5c:	e015      	b.n	8004d8a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d5e:	4b26      	ldr	r3, [pc, #152]	@ (8004df8 <HAL_RCC_OscConfig+0x270>)
 8004d60:	2200      	movs	r2, #0
 8004d62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d64:	f7fc f992 	bl	800108c <HAL_GetTick>
 8004d68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d6a:	e008      	b.n	8004d7e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d6c:	f7fc f98e 	bl	800108c <HAL_GetTick>
 8004d70:	4602      	mov	r2, r0
 8004d72:	693b      	ldr	r3, [r7, #16]
 8004d74:	1ad3      	subs	r3, r2, r3
 8004d76:	2b02      	cmp	r3, #2
 8004d78:	d901      	bls.n	8004d7e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004d7a:	2303      	movs	r3, #3
 8004d7c:	e180      	b.n	8005080 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d7e:	4b1d      	ldr	r3, [pc, #116]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f003 0302 	and.w	r3, r3, #2
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d1f0      	bne.n	8004d6c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f003 0308 	and.w	r3, r3, #8
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d03a      	beq.n	8004e0c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	699b      	ldr	r3, [r3, #24]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d019      	beq.n	8004dd2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d9e:	4b17      	ldr	r3, [pc, #92]	@ (8004dfc <HAL_RCC_OscConfig+0x274>)
 8004da0:	2201      	movs	r2, #1
 8004da2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004da4:	f7fc f972 	bl	800108c <HAL_GetTick>
 8004da8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004daa:	e008      	b.n	8004dbe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004dac:	f7fc f96e 	bl	800108c <HAL_GetTick>
 8004db0:	4602      	mov	r2, r0
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	1ad3      	subs	r3, r2, r3
 8004db6:	2b02      	cmp	r3, #2
 8004db8:	d901      	bls.n	8004dbe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004dba:	2303      	movs	r3, #3
 8004dbc:	e160      	b.n	8005080 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004dbe:	4b0d      	ldr	r3, [pc, #52]	@ (8004df4 <HAL_RCC_OscConfig+0x26c>)
 8004dc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dc2:	f003 0302 	and.w	r3, r3, #2
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d0f0      	beq.n	8004dac <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004dca:	2001      	movs	r0, #1
 8004dcc:	f000 fad0 	bl	8005370 <RCC_Delay>
 8004dd0:	e01c      	b.n	8004e0c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004dd2:	4b0a      	ldr	r3, [pc, #40]	@ (8004dfc <HAL_RCC_OscConfig+0x274>)
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dd8:	f7fc f958 	bl	800108c <HAL_GetTick>
 8004ddc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004dde:	e00f      	b.n	8004e00 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004de0:	f7fc f954 	bl	800108c <HAL_GetTick>
 8004de4:	4602      	mov	r2, r0
 8004de6:	693b      	ldr	r3, [r7, #16]
 8004de8:	1ad3      	subs	r3, r2, r3
 8004dea:	2b02      	cmp	r3, #2
 8004dec:	d908      	bls.n	8004e00 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	e146      	b.n	8005080 <HAL_RCC_OscConfig+0x4f8>
 8004df2:	bf00      	nop
 8004df4:	40021000 	.word	0x40021000
 8004df8:	42420000 	.word	0x42420000
 8004dfc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e00:	4b92      	ldr	r3, [pc, #584]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e04:	f003 0302 	and.w	r3, r3, #2
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d1e9      	bne.n	8004de0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f003 0304 	and.w	r3, r3, #4
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	f000 80a6 	beq.w	8004f66 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e1e:	4b8b      	ldr	r3, [pc, #556]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004e20:	69db      	ldr	r3, [r3, #28]
 8004e22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d10d      	bne.n	8004e46 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e2a:	4b88      	ldr	r3, [pc, #544]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004e2c:	69db      	ldr	r3, [r3, #28]
 8004e2e:	4a87      	ldr	r2, [pc, #540]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004e30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e34:	61d3      	str	r3, [r2, #28]
 8004e36:	4b85      	ldr	r3, [pc, #532]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004e38:	69db      	ldr	r3, [r3, #28]
 8004e3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e3e:	60bb      	str	r3, [r7, #8]
 8004e40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e42:	2301      	movs	r3, #1
 8004e44:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e46:	4b82      	ldr	r3, [pc, #520]	@ (8005050 <HAL_RCC_OscConfig+0x4c8>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d118      	bne.n	8004e84 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e52:	4b7f      	ldr	r3, [pc, #508]	@ (8005050 <HAL_RCC_OscConfig+0x4c8>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a7e      	ldr	r2, [pc, #504]	@ (8005050 <HAL_RCC_OscConfig+0x4c8>)
 8004e58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e5e:	f7fc f915 	bl	800108c <HAL_GetTick>
 8004e62:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e64:	e008      	b.n	8004e78 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e66:	f7fc f911 	bl	800108c <HAL_GetTick>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	1ad3      	subs	r3, r2, r3
 8004e70:	2b64      	cmp	r3, #100	@ 0x64
 8004e72:	d901      	bls.n	8004e78 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004e74:	2303      	movs	r3, #3
 8004e76:	e103      	b.n	8005080 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e78:	4b75      	ldr	r3, [pc, #468]	@ (8005050 <HAL_RCC_OscConfig+0x4c8>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d0f0      	beq.n	8004e66 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	68db      	ldr	r3, [r3, #12]
 8004e88:	2b01      	cmp	r3, #1
 8004e8a:	d106      	bne.n	8004e9a <HAL_RCC_OscConfig+0x312>
 8004e8c:	4b6f      	ldr	r3, [pc, #444]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004e8e:	6a1b      	ldr	r3, [r3, #32]
 8004e90:	4a6e      	ldr	r2, [pc, #440]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004e92:	f043 0301 	orr.w	r3, r3, #1
 8004e96:	6213      	str	r3, [r2, #32]
 8004e98:	e02d      	b.n	8004ef6 <HAL_RCC_OscConfig+0x36e>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	68db      	ldr	r3, [r3, #12]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d10c      	bne.n	8004ebc <HAL_RCC_OscConfig+0x334>
 8004ea2:	4b6a      	ldr	r3, [pc, #424]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004ea4:	6a1b      	ldr	r3, [r3, #32]
 8004ea6:	4a69      	ldr	r2, [pc, #420]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004ea8:	f023 0301 	bic.w	r3, r3, #1
 8004eac:	6213      	str	r3, [r2, #32]
 8004eae:	4b67      	ldr	r3, [pc, #412]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004eb0:	6a1b      	ldr	r3, [r3, #32]
 8004eb2:	4a66      	ldr	r2, [pc, #408]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004eb4:	f023 0304 	bic.w	r3, r3, #4
 8004eb8:	6213      	str	r3, [r2, #32]
 8004eba:	e01c      	b.n	8004ef6 <HAL_RCC_OscConfig+0x36e>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	68db      	ldr	r3, [r3, #12]
 8004ec0:	2b05      	cmp	r3, #5
 8004ec2:	d10c      	bne.n	8004ede <HAL_RCC_OscConfig+0x356>
 8004ec4:	4b61      	ldr	r3, [pc, #388]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004ec6:	6a1b      	ldr	r3, [r3, #32]
 8004ec8:	4a60      	ldr	r2, [pc, #384]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004eca:	f043 0304 	orr.w	r3, r3, #4
 8004ece:	6213      	str	r3, [r2, #32]
 8004ed0:	4b5e      	ldr	r3, [pc, #376]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004ed2:	6a1b      	ldr	r3, [r3, #32]
 8004ed4:	4a5d      	ldr	r2, [pc, #372]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004ed6:	f043 0301 	orr.w	r3, r3, #1
 8004eda:	6213      	str	r3, [r2, #32]
 8004edc:	e00b      	b.n	8004ef6 <HAL_RCC_OscConfig+0x36e>
 8004ede:	4b5b      	ldr	r3, [pc, #364]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004ee0:	6a1b      	ldr	r3, [r3, #32]
 8004ee2:	4a5a      	ldr	r2, [pc, #360]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004ee4:	f023 0301 	bic.w	r3, r3, #1
 8004ee8:	6213      	str	r3, [r2, #32]
 8004eea:	4b58      	ldr	r3, [pc, #352]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004eec:	6a1b      	ldr	r3, [r3, #32]
 8004eee:	4a57      	ldr	r2, [pc, #348]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004ef0:	f023 0304 	bic.w	r3, r3, #4
 8004ef4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	68db      	ldr	r3, [r3, #12]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d015      	beq.n	8004f2a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004efe:	f7fc f8c5 	bl	800108c <HAL_GetTick>
 8004f02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f04:	e00a      	b.n	8004f1c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f06:	f7fc f8c1 	bl	800108c <HAL_GetTick>
 8004f0a:	4602      	mov	r2, r0
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	1ad3      	subs	r3, r2, r3
 8004f10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d901      	bls.n	8004f1c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004f18:	2303      	movs	r3, #3
 8004f1a:	e0b1      	b.n	8005080 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f1c:	4b4b      	ldr	r3, [pc, #300]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004f1e:	6a1b      	ldr	r3, [r3, #32]
 8004f20:	f003 0302 	and.w	r3, r3, #2
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d0ee      	beq.n	8004f06 <HAL_RCC_OscConfig+0x37e>
 8004f28:	e014      	b.n	8004f54 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f2a:	f7fc f8af 	bl	800108c <HAL_GetTick>
 8004f2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f30:	e00a      	b.n	8004f48 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f32:	f7fc f8ab 	bl	800108c <HAL_GetTick>
 8004f36:	4602      	mov	r2, r0
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	1ad3      	subs	r3, r2, r3
 8004f3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d901      	bls.n	8004f48 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004f44:	2303      	movs	r3, #3
 8004f46:	e09b      	b.n	8005080 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f48:	4b40      	ldr	r3, [pc, #256]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004f4a:	6a1b      	ldr	r3, [r3, #32]
 8004f4c:	f003 0302 	and.w	r3, r3, #2
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d1ee      	bne.n	8004f32 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004f54:	7dfb      	ldrb	r3, [r7, #23]
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	d105      	bne.n	8004f66 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f5a:	4b3c      	ldr	r3, [pc, #240]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004f5c:	69db      	ldr	r3, [r3, #28]
 8004f5e:	4a3b      	ldr	r2, [pc, #236]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004f60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f64:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	69db      	ldr	r3, [r3, #28]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	f000 8087 	beq.w	800507e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f70:	4b36      	ldr	r3, [pc, #216]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	f003 030c 	and.w	r3, r3, #12
 8004f78:	2b08      	cmp	r3, #8
 8004f7a:	d061      	beq.n	8005040 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	69db      	ldr	r3, [r3, #28]
 8004f80:	2b02      	cmp	r3, #2
 8004f82:	d146      	bne.n	8005012 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f84:	4b33      	ldr	r3, [pc, #204]	@ (8005054 <HAL_RCC_OscConfig+0x4cc>)
 8004f86:	2200      	movs	r2, #0
 8004f88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f8a:	f7fc f87f 	bl	800108c <HAL_GetTick>
 8004f8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f90:	e008      	b.n	8004fa4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f92:	f7fc f87b 	bl	800108c <HAL_GetTick>
 8004f96:	4602      	mov	r2, r0
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	1ad3      	subs	r3, r2, r3
 8004f9c:	2b02      	cmp	r3, #2
 8004f9e:	d901      	bls.n	8004fa4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004fa0:	2303      	movs	r3, #3
 8004fa2:	e06d      	b.n	8005080 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004fa4:	4b29      	ldr	r3, [pc, #164]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d1f0      	bne.n	8004f92 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6a1b      	ldr	r3, [r3, #32]
 8004fb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fb8:	d108      	bne.n	8004fcc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004fba:	4b24      	ldr	r3, [pc, #144]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	689b      	ldr	r3, [r3, #8]
 8004fc6:	4921      	ldr	r1, [pc, #132]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004fcc:	4b1f      	ldr	r3, [pc, #124]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6a19      	ldr	r1, [r3, #32]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fdc:	430b      	orrs	r3, r1
 8004fde:	491b      	ldr	r1, [pc, #108]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004fe4:	4b1b      	ldr	r3, [pc, #108]	@ (8005054 <HAL_RCC_OscConfig+0x4cc>)
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fea:	f7fc f84f 	bl	800108c <HAL_GetTick>
 8004fee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004ff0:	e008      	b.n	8005004 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ff2:	f7fc f84b 	bl	800108c <HAL_GetTick>
 8004ff6:	4602      	mov	r2, r0
 8004ff8:	693b      	ldr	r3, [r7, #16]
 8004ffa:	1ad3      	subs	r3, r2, r3
 8004ffc:	2b02      	cmp	r3, #2
 8004ffe:	d901      	bls.n	8005004 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005000:	2303      	movs	r3, #3
 8005002:	e03d      	b.n	8005080 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005004:	4b11      	ldr	r3, [pc, #68]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800500c:	2b00      	cmp	r3, #0
 800500e:	d0f0      	beq.n	8004ff2 <HAL_RCC_OscConfig+0x46a>
 8005010:	e035      	b.n	800507e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005012:	4b10      	ldr	r3, [pc, #64]	@ (8005054 <HAL_RCC_OscConfig+0x4cc>)
 8005014:	2200      	movs	r2, #0
 8005016:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005018:	f7fc f838 	bl	800108c <HAL_GetTick>
 800501c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800501e:	e008      	b.n	8005032 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005020:	f7fc f834 	bl	800108c <HAL_GetTick>
 8005024:	4602      	mov	r2, r0
 8005026:	693b      	ldr	r3, [r7, #16]
 8005028:	1ad3      	subs	r3, r2, r3
 800502a:	2b02      	cmp	r3, #2
 800502c:	d901      	bls.n	8005032 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800502e:	2303      	movs	r3, #3
 8005030:	e026      	b.n	8005080 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005032:	4b06      	ldr	r3, [pc, #24]	@ (800504c <HAL_RCC_OscConfig+0x4c4>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800503a:	2b00      	cmp	r3, #0
 800503c:	d1f0      	bne.n	8005020 <HAL_RCC_OscConfig+0x498>
 800503e:	e01e      	b.n	800507e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	69db      	ldr	r3, [r3, #28]
 8005044:	2b01      	cmp	r3, #1
 8005046:	d107      	bne.n	8005058 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	e019      	b.n	8005080 <HAL_RCC_OscConfig+0x4f8>
 800504c:	40021000 	.word	0x40021000
 8005050:	40007000 	.word	0x40007000
 8005054:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005058:	4b0b      	ldr	r3, [pc, #44]	@ (8005088 <HAL_RCC_OscConfig+0x500>)
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6a1b      	ldr	r3, [r3, #32]
 8005068:	429a      	cmp	r2, r3
 800506a:	d106      	bne.n	800507a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005076:	429a      	cmp	r2, r3
 8005078:	d001      	beq.n	800507e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800507a:	2301      	movs	r3, #1
 800507c:	e000      	b.n	8005080 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800507e:	2300      	movs	r3, #0
}
 8005080:	4618      	mov	r0, r3
 8005082:	3718      	adds	r7, #24
 8005084:	46bd      	mov	sp, r7
 8005086:	bd80      	pop	{r7, pc}
 8005088:	40021000 	.word	0x40021000

0800508c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b084      	sub	sp, #16
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
 8005094:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d101      	bne.n	80050a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800509c:	2301      	movs	r3, #1
 800509e:	e0d0      	b.n	8005242 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80050a0:	4b6a      	ldr	r3, [pc, #424]	@ (800524c <HAL_RCC_ClockConfig+0x1c0>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f003 0307 	and.w	r3, r3, #7
 80050a8:	683a      	ldr	r2, [r7, #0]
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d910      	bls.n	80050d0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050ae:	4b67      	ldr	r3, [pc, #412]	@ (800524c <HAL_RCC_ClockConfig+0x1c0>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f023 0207 	bic.w	r2, r3, #7
 80050b6:	4965      	ldr	r1, [pc, #404]	@ (800524c <HAL_RCC_ClockConfig+0x1c0>)
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	4313      	orrs	r3, r2
 80050bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050be:	4b63      	ldr	r3, [pc, #396]	@ (800524c <HAL_RCC_ClockConfig+0x1c0>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f003 0307 	and.w	r3, r3, #7
 80050c6:	683a      	ldr	r2, [r7, #0]
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d001      	beq.n	80050d0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80050cc:	2301      	movs	r3, #1
 80050ce:	e0b8      	b.n	8005242 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f003 0302 	and.w	r3, r3, #2
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d020      	beq.n	800511e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f003 0304 	and.w	r3, r3, #4
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d005      	beq.n	80050f4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80050e8:	4b59      	ldr	r3, [pc, #356]	@ (8005250 <HAL_RCC_ClockConfig+0x1c4>)
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	4a58      	ldr	r2, [pc, #352]	@ (8005250 <HAL_RCC_ClockConfig+0x1c4>)
 80050ee:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80050f2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f003 0308 	and.w	r3, r3, #8
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d005      	beq.n	800510c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005100:	4b53      	ldr	r3, [pc, #332]	@ (8005250 <HAL_RCC_ClockConfig+0x1c4>)
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	4a52      	ldr	r2, [pc, #328]	@ (8005250 <HAL_RCC_ClockConfig+0x1c4>)
 8005106:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800510a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800510c:	4b50      	ldr	r3, [pc, #320]	@ (8005250 <HAL_RCC_ClockConfig+0x1c4>)
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	494d      	ldr	r1, [pc, #308]	@ (8005250 <HAL_RCC_ClockConfig+0x1c4>)
 800511a:	4313      	orrs	r3, r2
 800511c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f003 0301 	and.w	r3, r3, #1
 8005126:	2b00      	cmp	r3, #0
 8005128:	d040      	beq.n	80051ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	2b01      	cmp	r3, #1
 8005130:	d107      	bne.n	8005142 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005132:	4b47      	ldr	r3, [pc, #284]	@ (8005250 <HAL_RCC_ClockConfig+0x1c4>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800513a:	2b00      	cmp	r3, #0
 800513c:	d115      	bne.n	800516a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e07f      	b.n	8005242 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	2b02      	cmp	r3, #2
 8005148:	d107      	bne.n	800515a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800514a:	4b41      	ldr	r3, [pc, #260]	@ (8005250 <HAL_RCC_ClockConfig+0x1c4>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005152:	2b00      	cmp	r3, #0
 8005154:	d109      	bne.n	800516a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e073      	b.n	8005242 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800515a:	4b3d      	ldr	r3, [pc, #244]	@ (8005250 <HAL_RCC_ClockConfig+0x1c4>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f003 0302 	and.w	r3, r3, #2
 8005162:	2b00      	cmp	r3, #0
 8005164:	d101      	bne.n	800516a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	e06b      	b.n	8005242 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800516a:	4b39      	ldr	r3, [pc, #228]	@ (8005250 <HAL_RCC_ClockConfig+0x1c4>)
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	f023 0203 	bic.w	r2, r3, #3
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	4936      	ldr	r1, [pc, #216]	@ (8005250 <HAL_RCC_ClockConfig+0x1c4>)
 8005178:	4313      	orrs	r3, r2
 800517a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800517c:	f7fb ff86 	bl	800108c <HAL_GetTick>
 8005180:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005182:	e00a      	b.n	800519a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005184:	f7fb ff82 	bl	800108c <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005192:	4293      	cmp	r3, r2
 8005194:	d901      	bls.n	800519a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005196:	2303      	movs	r3, #3
 8005198:	e053      	b.n	8005242 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800519a:	4b2d      	ldr	r3, [pc, #180]	@ (8005250 <HAL_RCC_ClockConfig+0x1c4>)
 800519c:	685b      	ldr	r3, [r3, #4]
 800519e:	f003 020c 	and.w	r2, r3, #12
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	009b      	lsls	r3, r3, #2
 80051a8:	429a      	cmp	r2, r3
 80051aa:	d1eb      	bne.n	8005184 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80051ac:	4b27      	ldr	r3, [pc, #156]	@ (800524c <HAL_RCC_ClockConfig+0x1c0>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f003 0307 	and.w	r3, r3, #7
 80051b4:	683a      	ldr	r2, [r7, #0]
 80051b6:	429a      	cmp	r2, r3
 80051b8:	d210      	bcs.n	80051dc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051ba:	4b24      	ldr	r3, [pc, #144]	@ (800524c <HAL_RCC_ClockConfig+0x1c0>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f023 0207 	bic.w	r2, r3, #7
 80051c2:	4922      	ldr	r1, [pc, #136]	@ (800524c <HAL_RCC_ClockConfig+0x1c0>)
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	4313      	orrs	r3, r2
 80051c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051ca:	4b20      	ldr	r3, [pc, #128]	@ (800524c <HAL_RCC_ClockConfig+0x1c0>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f003 0307 	and.w	r3, r3, #7
 80051d2:	683a      	ldr	r2, [r7, #0]
 80051d4:	429a      	cmp	r2, r3
 80051d6:	d001      	beq.n	80051dc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	e032      	b.n	8005242 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 0304 	and.w	r3, r3, #4
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d008      	beq.n	80051fa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80051e8:	4b19      	ldr	r3, [pc, #100]	@ (8005250 <HAL_RCC_ClockConfig+0x1c4>)
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	68db      	ldr	r3, [r3, #12]
 80051f4:	4916      	ldr	r1, [pc, #88]	@ (8005250 <HAL_RCC_ClockConfig+0x1c4>)
 80051f6:	4313      	orrs	r3, r2
 80051f8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f003 0308 	and.w	r3, r3, #8
 8005202:	2b00      	cmp	r3, #0
 8005204:	d009      	beq.n	800521a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005206:	4b12      	ldr	r3, [pc, #72]	@ (8005250 <HAL_RCC_ClockConfig+0x1c4>)
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	691b      	ldr	r3, [r3, #16]
 8005212:	00db      	lsls	r3, r3, #3
 8005214:	490e      	ldr	r1, [pc, #56]	@ (8005250 <HAL_RCC_ClockConfig+0x1c4>)
 8005216:	4313      	orrs	r3, r2
 8005218:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800521a:	f000 f821 	bl	8005260 <HAL_RCC_GetSysClockFreq>
 800521e:	4602      	mov	r2, r0
 8005220:	4b0b      	ldr	r3, [pc, #44]	@ (8005250 <HAL_RCC_ClockConfig+0x1c4>)
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	091b      	lsrs	r3, r3, #4
 8005226:	f003 030f 	and.w	r3, r3, #15
 800522a:	490a      	ldr	r1, [pc, #40]	@ (8005254 <HAL_RCC_ClockConfig+0x1c8>)
 800522c:	5ccb      	ldrb	r3, [r1, r3]
 800522e:	fa22 f303 	lsr.w	r3, r2, r3
 8005232:	4a09      	ldr	r2, [pc, #36]	@ (8005258 <HAL_RCC_ClockConfig+0x1cc>)
 8005234:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005236:	4b09      	ldr	r3, [pc, #36]	@ (800525c <HAL_RCC_ClockConfig+0x1d0>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4618      	mov	r0, r3
 800523c:	f7fd fc34 	bl	8002aa8 <HAL_InitTick>

  return HAL_OK;
 8005240:	2300      	movs	r3, #0
}
 8005242:	4618      	mov	r0, r3
 8005244:	3710      	adds	r7, #16
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}
 800524a:	bf00      	nop
 800524c:	40022000 	.word	0x40022000
 8005250:	40021000 	.word	0x40021000
 8005254:	08007588 	.word	0x08007588
 8005258:	20000008 	.word	0x20000008
 800525c:	2000000c 	.word	0x2000000c

08005260 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005260:	b480      	push	{r7}
 8005262:	b087      	sub	sp, #28
 8005264:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005266:	2300      	movs	r3, #0
 8005268:	60fb      	str	r3, [r7, #12]
 800526a:	2300      	movs	r3, #0
 800526c:	60bb      	str	r3, [r7, #8]
 800526e:	2300      	movs	r3, #0
 8005270:	617b      	str	r3, [r7, #20]
 8005272:	2300      	movs	r3, #0
 8005274:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005276:	2300      	movs	r3, #0
 8005278:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800527a:	4b1e      	ldr	r3, [pc, #120]	@ (80052f4 <HAL_RCC_GetSysClockFreq+0x94>)
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f003 030c 	and.w	r3, r3, #12
 8005286:	2b04      	cmp	r3, #4
 8005288:	d002      	beq.n	8005290 <HAL_RCC_GetSysClockFreq+0x30>
 800528a:	2b08      	cmp	r3, #8
 800528c:	d003      	beq.n	8005296 <HAL_RCC_GetSysClockFreq+0x36>
 800528e:	e027      	b.n	80052e0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005290:	4b19      	ldr	r3, [pc, #100]	@ (80052f8 <HAL_RCC_GetSysClockFreq+0x98>)
 8005292:	613b      	str	r3, [r7, #16]
      break;
 8005294:	e027      	b.n	80052e6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	0c9b      	lsrs	r3, r3, #18
 800529a:	f003 030f 	and.w	r3, r3, #15
 800529e:	4a17      	ldr	r2, [pc, #92]	@ (80052fc <HAL_RCC_GetSysClockFreq+0x9c>)
 80052a0:	5cd3      	ldrb	r3, [r2, r3]
 80052a2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d010      	beq.n	80052d0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80052ae:	4b11      	ldr	r3, [pc, #68]	@ (80052f4 <HAL_RCC_GetSysClockFreq+0x94>)
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	0c5b      	lsrs	r3, r3, #17
 80052b4:	f003 0301 	and.w	r3, r3, #1
 80052b8:	4a11      	ldr	r2, [pc, #68]	@ (8005300 <HAL_RCC_GetSysClockFreq+0xa0>)
 80052ba:	5cd3      	ldrb	r3, [r2, r3]
 80052bc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	4a0d      	ldr	r2, [pc, #52]	@ (80052f8 <HAL_RCC_GetSysClockFreq+0x98>)
 80052c2:	fb03 f202 	mul.w	r2, r3, r2
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80052cc:	617b      	str	r3, [r7, #20]
 80052ce:	e004      	b.n	80052da <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	4a0c      	ldr	r2, [pc, #48]	@ (8005304 <HAL_RCC_GetSysClockFreq+0xa4>)
 80052d4:	fb02 f303 	mul.w	r3, r2, r3
 80052d8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	613b      	str	r3, [r7, #16]
      break;
 80052de:	e002      	b.n	80052e6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80052e0:	4b09      	ldr	r3, [pc, #36]	@ (8005308 <HAL_RCC_GetSysClockFreq+0xa8>)
 80052e2:	613b      	str	r3, [r7, #16]
      break;
 80052e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80052e6:	693b      	ldr	r3, [r7, #16]
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	371c      	adds	r7, #28
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bc80      	pop	{r7}
 80052f0:	4770      	bx	lr
 80052f2:	bf00      	nop
 80052f4:	40021000 	.word	0x40021000
 80052f8:	00b71b00 	.word	0x00b71b00
 80052fc:	080079a0 	.word	0x080079a0
 8005300:	080079b0 	.word	0x080079b0
 8005304:	003d0900 	.word	0x003d0900
 8005308:	007a1200 	.word	0x007a1200

0800530c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800530c:	b480      	push	{r7}
 800530e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005310:	4b02      	ldr	r3, [pc, #8]	@ (800531c <HAL_RCC_GetHCLKFreq+0x10>)
 8005312:	681b      	ldr	r3, [r3, #0]
}
 8005314:	4618      	mov	r0, r3
 8005316:	46bd      	mov	sp, r7
 8005318:	bc80      	pop	{r7}
 800531a:	4770      	bx	lr
 800531c:	20000008 	.word	0x20000008

08005320 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005324:	f7ff fff2 	bl	800530c <HAL_RCC_GetHCLKFreq>
 8005328:	4602      	mov	r2, r0
 800532a:	4b05      	ldr	r3, [pc, #20]	@ (8005340 <HAL_RCC_GetPCLK1Freq+0x20>)
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	0a1b      	lsrs	r3, r3, #8
 8005330:	f003 0307 	and.w	r3, r3, #7
 8005334:	4903      	ldr	r1, [pc, #12]	@ (8005344 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005336:	5ccb      	ldrb	r3, [r1, r3]
 8005338:	fa22 f303 	lsr.w	r3, r2, r3
}
 800533c:	4618      	mov	r0, r3
 800533e:	bd80      	pop	{r7, pc}
 8005340:	40021000 	.word	0x40021000
 8005344:	08007598 	.word	0x08007598

08005348 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800534c:	f7ff ffde 	bl	800530c <HAL_RCC_GetHCLKFreq>
 8005350:	4602      	mov	r2, r0
 8005352:	4b05      	ldr	r3, [pc, #20]	@ (8005368 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	0adb      	lsrs	r3, r3, #11
 8005358:	f003 0307 	and.w	r3, r3, #7
 800535c:	4903      	ldr	r1, [pc, #12]	@ (800536c <HAL_RCC_GetPCLK2Freq+0x24>)
 800535e:	5ccb      	ldrb	r3, [r1, r3]
 8005360:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005364:	4618      	mov	r0, r3
 8005366:	bd80      	pop	{r7, pc}
 8005368:	40021000 	.word	0x40021000
 800536c:	08007598 	.word	0x08007598

08005370 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005370:	b480      	push	{r7}
 8005372:	b085      	sub	sp, #20
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005378:	4b0a      	ldr	r3, [pc, #40]	@ (80053a4 <RCC_Delay+0x34>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a0a      	ldr	r2, [pc, #40]	@ (80053a8 <RCC_Delay+0x38>)
 800537e:	fba2 2303 	umull	r2, r3, r2, r3
 8005382:	0a5b      	lsrs	r3, r3, #9
 8005384:	687a      	ldr	r2, [r7, #4]
 8005386:	fb02 f303 	mul.w	r3, r2, r3
 800538a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800538c:	bf00      	nop
  }
  while (Delay --);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	1e5a      	subs	r2, r3, #1
 8005392:	60fa      	str	r2, [r7, #12]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d1f9      	bne.n	800538c <RCC_Delay+0x1c>
}
 8005398:	bf00      	nop
 800539a:	bf00      	nop
 800539c:	3714      	adds	r7, #20
 800539e:	46bd      	mov	sp, r7
 80053a0:	bc80      	pop	{r7}
 80053a2:	4770      	bx	lr
 80053a4:	20000008 	.word	0x20000008
 80053a8:	10624dd3 	.word	0x10624dd3

080053ac <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b086      	sub	sp, #24
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80053b4:	2300      	movs	r3, #0
 80053b6:	613b      	str	r3, [r7, #16]
 80053b8:	2300      	movs	r3, #0
 80053ba:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f003 0301 	and.w	r3, r3, #1
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d07d      	beq.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80053c8:	2300      	movs	r3, #0
 80053ca:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80053cc:	4b4f      	ldr	r3, [pc, #316]	@ (800550c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053ce:	69db      	ldr	r3, [r3, #28]
 80053d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d10d      	bne.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053d8:	4b4c      	ldr	r3, [pc, #304]	@ (800550c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053da:	69db      	ldr	r3, [r3, #28]
 80053dc:	4a4b      	ldr	r2, [pc, #300]	@ (800550c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053e2:	61d3      	str	r3, [r2, #28]
 80053e4:	4b49      	ldr	r3, [pc, #292]	@ (800550c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053e6:	69db      	ldr	r3, [r3, #28]
 80053e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053ec:	60bb      	str	r3, [r7, #8]
 80053ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053f0:	2301      	movs	r3, #1
 80053f2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053f4:	4b46      	ldr	r3, [pc, #280]	@ (8005510 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d118      	bne.n	8005432 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005400:	4b43      	ldr	r3, [pc, #268]	@ (8005510 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a42      	ldr	r2, [pc, #264]	@ (8005510 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005406:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800540a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800540c:	f7fb fe3e 	bl	800108c <HAL_GetTick>
 8005410:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005412:	e008      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005414:	f7fb fe3a 	bl	800108c <HAL_GetTick>
 8005418:	4602      	mov	r2, r0
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	1ad3      	subs	r3, r2, r3
 800541e:	2b64      	cmp	r3, #100	@ 0x64
 8005420:	d901      	bls.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005422:	2303      	movs	r3, #3
 8005424:	e06d      	b.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005426:	4b3a      	ldr	r3, [pc, #232]	@ (8005510 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800542e:	2b00      	cmp	r3, #0
 8005430:	d0f0      	beq.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005432:	4b36      	ldr	r3, [pc, #216]	@ (800550c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005434:	6a1b      	ldr	r3, [r3, #32]
 8005436:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800543a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d02e      	beq.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800544a:	68fa      	ldr	r2, [r7, #12]
 800544c:	429a      	cmp	r2, r3
 800544e:	d027      	beq.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005450:	4b2e      	ldr	r3, [pc, #184]	@ (800550c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005452:	6a1b      	ldr	r3, [r3, #32]
 8005454:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005458:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800545a:	4b2e      	ldr	r3, [pc, #184]	@ (8005514 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800545c:	2201      	movs	r2, #1
 800545e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005460:	4b2c      	ldr	r3, [pc, #176]	@ (8005514 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005462:	2200      	movs	r2, #0
 8005464:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005466:	4a29      	ldr	r2, [pc, #164]	@ (800550c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	f003 0301 	and.w	r3, r3, #1
 8005472:	2b00      	cmp	r3, #0
 8005474:	d014      	beq.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005476:	f7fb fe09 	bl	800108c <HAL_GetTick>
 800547a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800547c:	e00a      	b.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800547e:	f7fb fe05 	bl	800108c <HAL_GetTick>
 8005482:	4602      	mov	r2, r0
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	1ad3      	subs	r3, r2, r3
 8005488:	f241 3288 	movw	r2, #5000	@ 0x1388
 800548c:	4293      	cmp	r3, r2
 800548e:	d901      	bls.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005490:	2303      	movs	r3, #3
 8005492:	e036      	b.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005494:	4b1d      	ldr	r3, [pc, #116]	@ (800550c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005496:	6a1b      	ldr	r3, [r3, #32]
 8005498:	f003 0302 	and.w	r3, r3, #2
 800549c:	2b00      	cmp	r3, #0
 800549e:	d0ee      	beq.n	800547e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80054a0:	4b1a      	ldr	r3, [pc, #104]	@ (800550c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80054a2:	6a1b      	ldr	r3, [r3, #32]
 80054a4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	4917      	ldr	r1, [pc, #92]	@ (800550c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80054ae:	4313      	orrs	r3, r2
 80054b0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80054b2:	7dfb      	ldrb	r3, [r7, #23]
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	d105      	bne.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054b8:	4b14      	ldr	r3, [pc, #80]	@ (800550c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80054ba:	69db      	ldr	r3, [r3, #28]
 80054bc:	4a13      	ldr	r2, [pc, #76]	@ (800550c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80054be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80054c2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f003 0302 	and.w	r3, r3, #2
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d008      	beq.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80054d0:	4b0e      	ldr	r3, [pc, #56]	@ (800550c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	689b      	ldr	r3, [r3, #8]
 80054dc:	490b      	ldr	r1, [pc, #44]	@ (800550c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80054de:	4313      	orrs	r3, r2
 80054e0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f003 0310 	and.w	r3, r3, #16
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d008      	beq.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80054ee:	4b07      	ldr	r3, [pc, #28]	@ (800550c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	68db      	ldr	r3, [r3, #12]
 80054fa:	4904      	ldr	r1, [pc, #16]	@ (800550c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80054fc:	4313      	orrs	r3, r2
 80054fe:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005500:	2300      	movs	r3, #0
}
 8005502:	4618      	mov	r0, r3
 8005504:	3718      	adds	r7, #24
 8005506:	46bd      	mov	sp, r7
 8005508:	bd80      	pop	{r7, pc}
 800550a:	bf00      	nop
 800550c:	40021000 	.word	0x40021000
 8005510:	40007000 	.word	0x40007000
 8005514:	42420440 	.word	0x42420440

08005518 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b088      	sub	sp, #32
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005520:	2300      	movs	r3, #0
 8005522:	617b      	str	r3, [r7, #20]
 8005524:	2300      	movs	r3, #0
 8005526:	61fb      	str	r3, [r7, #28]
 8005528:	2300      	movs	r3, #0
 800552a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800552c:	2300      	movs	r3, #0
 800552e:	60fb      	str	r3, [r7, #12]
 8005530:	2300      	movs	r3, #0
 8005532:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2b10      	cmp	r3, #16
 8005538:	d00a      	beq.n	8005550 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2b10      	cmp	r3, #16
 800553e:	f200 8089 	bhi.w	8005654 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2b01      	cmp	r3, #1
 8005546:	d045      	beq.n	80055d4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2b02      	cmp	r3, #2
 800554c:	d074      	beq.n	8005638 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800554e:	e081      	b.n	8005654 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      temp_reg = RCC->CFGR;
 8005550:	4b45      	ldr	r3, [pc, #276]	@ (8005668 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005556:	4b44      	ldr	r3, [pc, #272]	@ (8005668 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800555e:	2b00      	cmp	r3, #0
 8005560:	d07a      	beq.n	8005658 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	0c9b      	lsrs	r3, r3, #18
 8005566:	f003 030f 	and.w	r3, r3, #15
 800556a:	4a40      	ldr	r2, [pc, #256]	@ (800566c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800556c:	5cd3      	ldrb	r3, [r2, r3]
 800556e:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005576:	2b00      	cmp	r3, #0
 8005578:	d015      	beq.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800557a:	4b3b      	ldr	r3, [pc, #236]	@ (8005668 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	0c5b      	lsrs	r3, r3, #17
 8005580:	f003 0301 	and.w	r3, r3, #1
 8005584:	4a3a      	ldr	r2, [pc, #232]	@ (8005670 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8005586:	5cd3      	ldrb	r3, [r2, r3]
 8005588:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005590:	2b00      	cmp	r3, #0
 8005592:	d00d      	beq.n	80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005594:	4a37      	ldr	r2, [pc, #220]	@ (8005674 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	fbb2 f2f3 	udiv	r2, r2, r3
 800559c:	693b      	ldr	r3, [r7, #16]
 800559e:	fb02 f303 	mul.w	r3, r2, r3
 80055a2:	61fb      	str	r3, [r7, #28]
 80055a4:	e004      	b.n	80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80055a6:	693b      	ldr	r3, [r7, #16]
 80055a8:	4a33      	ldr	r2, [pc, #204]	@ (8005678 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80055aa:	fb02 f303 	mul.w	r3, r2, r3
 80055ae:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80055b0:	4b2d      	ldr	r3, [pc, #180]	@ (8005668 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80055bc:	d102      	bne.n	80055c4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80055be:	69fb      	ldr	r3, [r7, #28]
 80055c0:	61bb      	str	r3, [r7, #24]
      break;
 80055c2:	e049      	b.n	8005658 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
          frequency = (pllclk * 2) / 3;
 80055c4:	69fb      	ldr	r3, [r7, #28]
 80055c6:	005b      	lsls	r3, r3, #1
 80055c8:	4a2c      	ldr	r2, [pc, #176]	@ (800567c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80055ca:	fba2 2303 	umull	r2, r3, r2, r3
 80055ce:	085b      	lsrs	r3, r3, #1
 80055d0:	61bb      	str	r3, [r7, #24]
      break;
 80055d2:	e041      	b.n	8005658 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      temp_reg = RCC->BDCR;
 80055d4:	4b24      	ldr	r3, [pc, #144]	@ (8005668 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 80055d6:	6a1b      	ldr	r3, [r3, #32]
 80055d8:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055e4:	d108      	bne.n	80055f8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	f003 0302 	and.w	r3, r3, #2
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d003      	beq.n	80055f8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80055f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055f4:	61bb      	str	r3, [r7, #24]
 80055f6:	e01e      	b.n	8005636 <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005602:	d109      	bne.n	8005618 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8005604:	4b18      	ldr	r3, [pc, #96]	@ (8005668 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 8005606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005608:	f003 0302 	and.w	r3, r3, #2
 800560c:	2b00      	cmp	r3, #0
 800560e:	d003      	beq.n	8005618 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8005610:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8005614:	61bb      	str	r3, [r7, #24]
 8005616:	e00e      	b.n	8005636 <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800561e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005622:	d11b      	bne.n	800565c <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 8005624:	4b10      	ldr	r3, [pc, #64]	@ (8005668 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800562c:	2b00      	cmp	r3, #0
 800562e:	d015      	beq.n	800565c <HAL_RCCEx_GetPeriphCLKFreq+0x144>
        frequency = HSE_VALUE / 128U;
 8005630:	4b13      	ldr	r3, [pc, #76]	@ (8005680 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005632:	61bb      	str	r3, [r7, #24]
      break;
 8005634:	e012      	b.n	800565c <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 8005636:	e011      	b.n	800565c <HAL_RCCEx_GetPeriphCLKFreq+0x144>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005638:	f7ff fe86 	bl	8005348 <HAL_RCC_GetPCLK2Freq>
 800563c:	4602      	mov	r2, r0
 800563e:	4b0a      	ldr	r3, [pc, #40]	@ (8005668 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	0b9b      	lsrs	r3, r3, #14
 8005644:	f003 0303 	and.w	r3, r3, #3
 8005648:	3301      	adds	r3, #1
 800564a:	005b      	lsls	r3, r3, #1
 800564c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005650:	61bb      	str	r3, [r7, #24]
      break;
 8005652:	e004      	b.n	800565e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      break;
 8005654:	bf00      	nop
 8005656:	e002      	b.n	800565e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      break;
 8005658:	bf00      	nop
 800565a:	e000      	b.n	800565e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      break;
 800565c:	bf00      	nop
    }
  }
  return (frequency);
 800565e:	69bb      	ldr	r3, [r7, #24]
}
 8005660:	4618      	mov	r0, r3
 8005662:	3720      	adds	r7, #32
 8005664:	46bd      	mov	sp, r7
 8005666:	bd80      	pop	{r7, pc}
 8005668:	40021000 	.word	0x40021000
 800566c:	080079b4 	.word	0x080079b4
 8005670:	080079c4 	.word	0x080079c4
 8005674:	00b71b00 	.word	0x00b71b00
 8005678:	003d0900 	.word	0x003d0900
 800567c:	aaaaaaab 	.word	0xaaaaaaab
 8005680:	00016e36 	.word	0x00016e36

08005684 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b082      	sub	sp, #8
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d101      	bne.n	8005696 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005692:	2301      	movs	r3, #1
 8005694:	e041      	b.n	800571a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800569c:	b2db      	uxtb	r3, r3
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d106      	bne.n	80056b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2200      	movs	r2, #0
 80056a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f7fc fee6 	bl	800247c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2202      	movs	r2, #2
 80056b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681a      	ldr	r2, [r3, #0]
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	3304      	adds	r3, #4
 80056c0:	4619      	mov	r1, r3
 80056c2:	4610      	mov	r0, r2
 80056c4:	f000 fbe4 	bl	8005e90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2201      	movs	r2, #1
 80056cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2201      	movs	r2, #1
 80056d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2201      	movs	r2, #1
 80056dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2201      	movs	r2, #1
 80056e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2201      	movs	r2, #1
 80056ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2201      	movs	r2, #1
 80056f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2201      	movs	r2, #1
 80056fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2201      	movs	r2, #1
 8005704:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2201      	movs	r2, #1
 800570c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2201      	movs	r2, #1
 8005714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005718:	2300      	movs	r3, #0
}
 800571a:	4618      	mov	r0, r3
 800571c:	3708      	adds	r7, #8
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
	...

08005724 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005724:	b480      	push	{r7}
 8005726:	b085      	sub	sp, #20
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005732:	b2db      	uxtb	r3, r3
 8005734:	2b01      	cmp	r3, #1
 8005736:	d001      	beq.n	800573c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	e032      	b.n	80057a2 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2202      	movs	r2, #2
 8005740:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4a18      	ldr	r2, [pc, #96]	@ (80057ac <HAL_TIM_Base_Start+0x88>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d00e      	beq.n	800576c <HAL_TIM_Base_Start+0x48>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005756:	d009      	beq.n	800576c <HAL_TIM_Base_Start+0x48>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a14      	ldr	r2, [pc, #80]	@ (80057b0 <HAL_TIM_Base_Start+0x8c>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d004      	beq.n	800576c <HAL_TIM_Base_Start+0x48>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a13      	ldr	r2, [pc, #76]	@ (80057b4 <HAL_TIM_Base_Start+0x90>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d111      	bne.n	8005790 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	f003 0307 	and.w	r3, r3, #7
 8005776:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	2b06      	cmp	r3, #6
 800577c:	d010      	beq.n	80057a0 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f042 0201 	orr.w	r2, r2, #1
 800578c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800578e:	e007      	b.n	80057a0 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f042 0201 	orr.w	r2, r2, #1
 800579e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80057a0:	2300      	movs	r3, #0
}
 80057a2:	4618      	mov	r0, r3
 80057a4:	3714      	adds	r7, #20
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bc80      	pop	{r7}
 80057aa:	4770      	bx	lr
 80057ac:	40012c00 	.word	0x40012c00
 80057b0:	40000400 	.word	0x40000400
 80057b4:	40000800 	.word	0x40000800

080057b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b085      	sub	sp, #20
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	2b01      	cmp	r3, #1
 80057ca:	d001      	beq.n	80057d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80057cc:	2301      	movs	r3, #1
 80057ce:	e03a      	b.n	8005846 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2202      	movs	r2, #2
 80057d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	68da      	ldr	r2, [r3, #12]
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f042 0201 	orr.w	r2, r2, #1
 80057e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a18      	ldr	r2, [pc, #96]	@ (8005850 <HAL_TIM_Base_Start_IT+0x98>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d00e      	beq.n	8005810 <HAL_TIM_Base_Start_IT+0x58>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057fa:	d009      	beq.n	8005810 <HAL_TIM_Base_Start_IT+0x58>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a14      	ldr	r2, [pc, #80]	@ (8005854 <HAL_TIM_Base_Start_IT+0x9c>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d004      	beq.n	8005810 <HAL_TIM_Base_Start_IT+0x58>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a13      	ldr	r2, [pc, #76]	@ (8005858 <HAL_TIM_Base_Start_IT+0xa0>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d111      	bne.n	8005834 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	f003 0307 	and.w	r3, r3, #7
 800581a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2b06      	cmp	r3, #6
 8005820:	d010      	beq.n	8005844 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f042 0201 	orr.w	r2, r2, #1
 8005830:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005832:	e007      	b.n	8005844 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	681a      	ldr	r2, [r3, #0]
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f042 0201 	orr.w	r2, r2, #1
 8005842:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005844:	2300      	movs	r3, #0
}
 8005846:	4618      	mov	r0, r3
 8005848:	3714      	adds	r7, #20
 800584a:	46bd      	mov	sp, r7
 800584c:	bc80      	pop	{r7}
 800584e:	4770      	bx	lr
 8005850:	40012c00 	.word	0x40012c00
 8005854:	40000400 	.word	0x40000400
 8005858:	40000800 	.word	0x40000800

0800585c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800585c:	b480      	push	{r7}
 800585e:	b083      	sub	sp, #12
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	68da      	ldr	r2, [r3, #12]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f022 0201 	bic.w	r2, r2, #1
 8005872:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	6a1a      	ldr	r2, [r3, #32]
 800587a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800587e:	4013      	ands	r3, r2
 8005880:	2b00      	cmp	r3, #0
 8005882:	d10f      	bne.n	80058a4 <HAL_TIM_Base_Stop_IT+0x48>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	6a1a      	ldr	r2, [r3, #32]
 800588a:	f240 4344 	movw	r3, #1092	@ 0x444
 800588e:	4013      	ands	r3, r2
 8005890:	2b00      	cmp	r3, #0
 8005892:	d107      	bne.n	80058a4 <HAL_TIM_Base_Stop_IT+0x48>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	681a      	ldr	r2, [r3, #0]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f022 0201 	bic.w	r2, r2, #1
 80058a2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80058ac:	2300      	movs	r3, #0
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	370c      	adds	r7, #12
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bc80      	pop	{r7}
 80058b6:	4770      	bx	lr

080058b8 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b082      	sub	sp, #8
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
 80058c0:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d101      	bne.n	80058cc <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 80058c8:	2301      	movs	r3, #1
 80058ca:	e041      	b.n	8005950 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058d2:	b2db      	uxtb	r3, r3
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d106      	bne.n	80058e6 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2200      	movs	r2, #0
 80058dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	f000 f839 	bl	8005958 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2202      	movs	r2, #2
 80058ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681a      	ldr	r2, [r3, #0]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	3304      	adds	r3, #4
 80058f6:	4619      	mov	r1, r3
 80058f8:	4610      	mov	r0, r2
 80058fa:	f000 fac9 	bl	8005e90 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f022 0208 	bic.w	r2, r2, #8
 800590c:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	6819      	ldr	r1, [r3, #0]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	683a      	ldr	r2, [r7, #0]
 800591a:	430a      	orrs	r2, r1
 800591c:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2201      	movs	r2, #1
 8005922:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2201      	movs	r2, #1
 800592a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2201      	movs	r2, #1
 8005932:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2201      	movs	r2, #1
 800593a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2201      	movs	r2, #1
 8005942:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2201      	movs	r2, #1
 800594a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800594e:	2300      	movs	r3, #0
}
 8005950:	4618      	mov	r0, r3
 8005952:	3708      	adds	r7, #8
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}

08005958 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8005958:	b480      	push	{r7}
 800595a:	b083      	sub	sp, #12
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8005960:	bf00      	nop
 8005962:	370c      	adds	r7, #12
 8005964:	46bd      	mov	sp, r7
 8005966:	bc80      	pop	{r7}
 8005968:	4770      	bx	lr
	...

0800596c <HAL_TIM_OnePulse_Start>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b084      	sub	sp, #16
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
 8005974:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800597c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005984:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800598c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005994:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005996:	7bfb      	ldrb	r3, [r7, #15]
 8005998:	2b01      	cmp	r3, #1
 800599a:	d108      	bne.n	80059ae <HAL_TIM_OnePulse_Start+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800599c:	7bbb      	ldrb	r3, [r7, #14]
 800599e:	2b01      	cmp	r3, #1
 80059a0:	d105      	bne.n	80059ae <HAL_TIM_OnePulse_Start+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80059a2:	7b7b      	ldrb	r3, [r7, #13]
 80059a4:	2b01      	cmp	r3, #1
 80059a6:	d102      	bne.n	80059ae <HAL_TIM_OnePulse_Start+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80059a8:	7b3b      	ldrb	r3, [r7, #12]
 80059aa:	2b01      	cmp	r3, #1
 80059ac:	d001      	beq.n	80059b2 <HAL_TIM_OnePulse_Start+0x46>
  {
    return HAL_ERROR;
 80059ae:	2301      	movs	r3, #1
 80059b0:	e02b      	b.n	8005a0a <HAL_TIM_OnePulse_Start+0x9e>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2202      	movs	r2, #2
 80059b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2202      	movs	r2, #2
 80059be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2202      	movs	r2, #2
 80059c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2202      	movs	r2, #2
 80059ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	2201      	movs	r2, #1
 80059d8:	2100      	movs	r1, #0
 80059da:	4618      	mov	r0, r3
 80059dc:	f000 fb5c 	bl	8006098 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	2201      	movs	r2, #1
 80059e6:	2104      	movs	r1, #4
 80059e8:	4618      	mov	r0, r3
 80059ea:	f000 fb55 	bl	8006098 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a08      	ldr	r2, [pc, #32]	@ (8005a14 <HAL_TIM_OnePulse_Start+0xa8>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d107      	bne.n	8005a08 <HAL_TIM_OnePulse_Start+0x9c>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005a06:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8005a08:	2300      	movs	r3, #0
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	3710      	adds	r7, #16
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}
 8005a12:	bf00      	nop
 8005a14:	40012c00 	.word	0x40012c00

08005a18 <HAL_TIM_OnePulse_Stop>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b082      	sub	sp, #8
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
 8005a20:	6039      	str	r1, [r7, #0]
  (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
  if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
  if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
  whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	2200      	movs	r2, #0
 8005a28:	2100      	movs	r1, #0
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	f000 fb34 	bl	8006098 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	2200      	movs	r2, #0
 8005a36:	2104      	movs	r1, #4
 8005a38:	4618      	mov	r0, r3
 8005a3a:	f000 fb2d 	bl	8006098 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4a24      	ldr	r2, [pc, #144]	@ (8005ad4 <HAL_TIM_OnePulse_Stop+0xbc>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d117      	bne.n	8005a78 <HAL_TIM_OnePulse_Stop+0x60>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	6a1a      	ldr	r2, [r3, #32]
 8005a4e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005a52:	4013      	ands	r3, r2
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d10f      	bne.n	8005a78 <HAL_TIM_OnePulse_Stop+0x60>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	6a1a      	ldr	r2, [r3, #32]
 8005a5e:	f240 4344 	movw	r3, #1092	@ 0x444
 8005a62:	4013      	ands	r3, r2
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d107      	bne.n	8005a78 <HAL_TIM_OnePulse_Stop+0x60>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005a76:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	6a1a      	ldr	r2, [r3, #32]
 8005a7e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005a82:	4013      	ands	r3, r2
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d10f      	bne.n	8005aa8 <HAL_TIM_OnePulse_Stop+0x90>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	6a1a      	ldr	r2, [r3, #32]
 8005a8e:	f240 4344 	movw	r3, #1092	@ 0x444
 8005a92:	4013      	ands	r3, r2
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d107      	bne.n	8005aa8 <HAL_TIM_OnePulse_Stop+0x90>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f022 0201 	bic.w	r2, r2, #1
 8005aa6:	601a      	str	r2, [r3, #0]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2201      	movs	r2, #1
 8005abc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8005ac8:	2300      	movs	r3, #0
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	3708      	adds	r7, #8
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}
 8005ad2:	bf00      	nop
 8005ad4:	40012c00 	.word	0x40012c00

08005ad8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b084      	sub	sp, #16
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	68db      	ldr	r3, [r3, #12]
 8005ae6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	691b      	ldr	r3, [r3, #16]
 8005aee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	f003 0302 	and.w	r3, r3, #2
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d020      	beq.n	8005b3c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	f003 0302 	and.w	r3, r3, #2
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d01b      	beq.n	8005b3c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f06f 0202 	mvn.w	r2, #2
 8005b0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2201      	movs	r2, #1
 8005b12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	699b      	ldr	r3, [r3, #24]
 8005b1a:	f003 0303 	and.w	r3, r3, #3
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d003      	beq.n	8005b2a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f000 f998 	bl	8005e58 <HAL_TIM_IC_CaptureCallback>
 8005b28:	e005      	b.n	8005b36 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	f000 f98b 	bl	8005e46 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b30:	6878      	ldr	r0, [r7, #4]
 8005b32:	f000 f99a 	bl	8005e6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	f003 0304 	and.w	r3, r3, #4
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d020      	beq.n	8005b88 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	f003 0304 	and.w	r3, r3, #4
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d01b      	beq.n	8005b88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f06f 0204 	mvn.w	r2, #4
 8005b58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2202      	movs	r2, #2
 8005b5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	699b      	ldr	r3, [r3, #24]
 8005b66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d003      	beq.n	8005b76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f000 f972 	bl	8005e58 <HAL_TIM_IC_CaptureCallback>
 8005b74:	e005      	b.n	8005b82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f000 f965 	bl	8005e46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b7c:	6878      	ldr	r0, [r7, #4]
 8005b7e:	f000 f974 	bl	8005e6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2200      	movs	r2, #0
 8005b86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	f003 0308 	and.w	r3, r3, #8
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d020      	beq.n	8005bd4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	f003 0308 	and.w	r3, r3, #8
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d01b      	beq.n	8005bd4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f06f 0208 	mvn.w	r2, #8
 8005ba4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2204      	movs	r2, #4
 8005baa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	69db      	ldr	r3, [r3, #28]
 8005bb2:	f003 0303 	and.w	r3, r3, #3
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d003      	beq.n	8005bc2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f000 f94c 	bl	8005e58 <HAL_TIM_IC_CaptureCallback>
 8005bc0:	e005      	b.n	8005bce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f000 f93f 	bl	8005e46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bc8:	6878      	ldr	r0, [r7, #4]
 8005bca:	f000 f94e 	bl	8005e6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005bd4:	68bb      	ldr	r3, [r7, #8]
 8005bd6:	f003 0310 	and.w	r3, r3, #16
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d020      	beq.n	8005c20 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	f003 0310 	and.w	r3, r3, #16
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d01b      	beq.n	8005c20 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f06f 0210 	mvn.w	r2, #16
 8005bf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2208      	movs	r2, #8
 8005bf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	69db      	ldr	r3, [r3, #28]
 8005bfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d003      	beq.n	8005c0e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c06:	6878      	ldr	r0, [r7, #4]
 8005c08:	f000 f926 	bl	8005e58 <HAL_TIM_IC_CaptureCallback>
 8005c0c:	e005      	b.n	8005c1a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c0e:	6878      	ldr	r0, [r7, #4]
 8005c10:	f000 f919 	bl	8005e46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c14:	6878      	ldr	r0, [r7, #4]
 8005c16:	f000 f928 	bl	8005e6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	f003 0301 	and.w	r3, r3, #1
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d00c      	beq.n	8005c44 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	f003 0301 	and.w	r3, r3, #1
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d007      	beq.n	8005c44 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f06f 0201 	mvn.w	r2, #1
 8005c3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f7fb fda6 	bl	8001790 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d00c      	beq.n	8005c68 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d007      	beq.n	8005c68 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005c60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005c62:	6878      	ldr	r0, [r7, #4]
 8005c64:	f000 faa3 	bl	80061ae <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d00c      	beq.n	8005c8c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d007      	beq.n	8005c8c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005c84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	f000 f8f8 	bl	8005e7c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	f003 0320 	and.w	r3, r3, #32
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d00c      	beq.n	8005cb0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	f003 0320 	and.w	r3, r3, #32
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d007      	beq.n	8005cb0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f06f 0220 	mvn.w	r2, #32
 8005ca8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005caa:	6878      	ldr	r0, [r7, #4]
 8005cac:	f000 fa76 	bl	800619c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005cb0:	bf00      	nop
 8005cb2:	3710      	adds	r7, #16
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	bd80      	pop	{r7, pc}

08005cb8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b084      	sub	sp, #16
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
 8005cc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ccc:	2b01      	cmp	r3, #1
 8005cce:	d101      	bne.n	8005cd4 <HAL_TIM_ConfigClockSource+0x1c>
 8005cd0:	2302      	movs	r3, #2
 8005cd2:	e0b4      	b.n	8005e3e <HAL_TIM_ConfigClockSource+0x186>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2201      	movs	r2, #1
 8005cd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2202      	movs	r2, #2
 8005ce0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005cf2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005cfa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	68ba      	ldr	r2, [r7, #8]
 8005d02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d0c:	d03e      	beq.n	8005d8c <HAL_TIM_ConfigClockSource+0xd4>
 8005d0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d12:	f200 8087 	bhi.w	8005e24 <HAL_TIM_ConfigClockSource+0x16c>
 8005d16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d1a:	f000 8086 	beq.w	8005e2a <HAL_TIM_ConfigClockSource+0x172>
 8005d1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d22:	d87f      	bhi.n	8005e24 <HAL_TIM_ConfigClockSource+0x16c>
 8005d24:	2b70      	cmp	r3, #112	@ 0x70
 8005d26:	d01a      	beq.n	8005d5e <HAL_TIM_ConfigClockSource+0xa6>
 8005d28:	2b70      	cmp	r3, #112	@ 0x70
 8005d2a:	d87b      	bhi.n	8005e24 <HAL_TIM_ConfigClockSource+0x16c>
 8005d2c:	2b60      	cmp	r3, #96	@ 0x60
 8005d2e:	d050      	beq.n	8005dd2 <HAL_TIM_ConfigClockSource+0x11a>
 8005d30:	2b60      	cmp	r3, #96	@ 0x60
 8005d32:	d877      	bhi.n	8005e24 <HAL_TIM_ConfigClockSource+0x16c>
 8005d34:	2b50      	cmp	r3, #80	@ 0x50
 8005d36:	d03c      	beq.n	8005db2 <HAL_TIM_ConfigClockSource+0xfa>
 8005d38:	2b50      	cmp	r3, #80	@ 0x50
 8005d3a:	d873      	bhi.n	8005e24 <HAL_TIM_ConfigClockSource+0x16c>
 8005d3c:	2b40      	cmp	r3, #64	@ 0x40
 8005d3e:	d058      	beq.n	8005df2 <HAL_TIM_ConfigClockSource+0x13a>
 8005d40:	2b40      	cmp	r3, #64	@ 0x40
 8005d42:	d86f      	bhi.n	8005e24 <HAL_TIM_ConfigClockSource+0x16c>
 8005d44:	2b30      	cmp	r3, #48	@ 0x30
 8005d46:	d064      	beq.n	8005e12 <HAL_TIM_ConfigClockSource+0x15a>
 8005d48:	2b30      	cmp	r3, #48	@ 0x30
 8005d4a:	d86b      	bhi.n	8005e24 <HAL_TIM_ConfigClockSource+0x16c>
 8005d4c:	2b20      	cmp	r3, #32
 8005d4e:	d060      	beq.n	8005e12 <HAL_TIM_ConfigClockSource+0x15a>
 8005d50:	2b20      	cmp	r3, #32
 8005d52:	d867      	bhi.n	8005e24 <HAL_TIM_ConfigClockSource+0x16c>
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d05c      	beq.n	8005e12 <HAL_TIM_ConfigClockSource+0x15a>
 8005d58:	2b10      	cmp	r3, #16
 8005d5a:	d05a      	beq.n	8005e12 <HAL_TIM_ConfigClockSource+0x15a>
 8005d5c:	e062      	b.n	8005e24 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005d6e:	f000 f974 	bl	800605a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005d80:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	68ba      	ldr	r2, [r7, #8]
 8005d88:	609a      	str	r2, [r3, #8]
      break;
 8005d8a:	e04f      	b.n	8005e2c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005d9c:	f000 f95d 	bl	800605a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	689a      	ldr	r2, [r3, #8]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005dae:	609a      	str	r2, [r3, #8]
      break;
 8005db0:	e03c      	b.n	8005e2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dbe:	461a      	mov	r2, r3
 8005dc0:	f000 f8d4 	bl	8005f6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	2150      	movs	r1, #80	@ 0x50
 8005dca:	4618      	mov	r0, r3
 8005dcc:	f000 f92b 	bl	8006026 <TIM_ITRx_SetConfig>
      break;
 8005dd0:	e02c      	b.n	8005e2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005dde:	461a      	mov	r2, r3
 8005de0:	f000 f8f2 	bl	8005fc8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	2160      	movs	r1, #96	@ 0x60
 8005dea:	4618      	mov	r0, r3
 8005dec:	f000 f91b 	bl	8006026 <TIM_ITRx_SetConfig>
      break;
 8005df0:	e01c      	b.n	8005e2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dfe:	461a      	mov	r2, r3
 8005e00:	f000 f8b4 	bl	8005f6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	2140      	movs	r1, #64	@ 0x40
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	f000 f90b 	bl	8006026 <TIM_ITRx_SetConfig>
      break;
 8005e10:	e00c      	b.n	8005e2c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681a      	ldr	r2, [r3, #0]
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4619      	mov	r1, r3
 8005e1c:	4610      	mov	r0, r2
 8005e1e:	f000 f902 	bl	8006026 <TIM_ITRx_SetConfig>
      break;
 8005e22:	e003      	b.n	8005e2c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005e24:	2301      	movs	r3, #1
 8005e26:	73fb      	strb	r3, [r7, #15]
      break;
 8005e28:	e000      	b.n	8005e2c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005e2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2201      	movs	r2, #1
 8005e30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2200      	movs	r2, #0
 8005e38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005e3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e3e:	4618      	mov	r0, r3
 8005e40:	3710      	adds	r7, #16
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bd80      	pop	{r7, pc}

08005e46 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e46:	b480      	push	{r7}
 8005e48:	b083      	sub	sp, #12
 8005e4a:	af00      	add	r7, sp, #0
 8005e4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e4e:	bf00      	nop
 8005e50:	370c      	adds	r7, #12
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bc80      	pop	{r7}
 8005e56:	4770      	bx	lr

08005e58 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b083      	sub	sp, #12
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005e60:	bf00      	nop
 8005e62:	370c      	adds	r7, #12
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bc80      	pop	{r7}
 8005e68:	4770      	bx	lr

08005e6a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e6a:	b480      	push	{r7}
 8005e6c:	b083      	sub	sp, #12
 8005e6e:	af00      	add	r7, sp, #0
 8005e70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e72:	bf00      	nop
 8005e74:	370c      	adds	r7, #12
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bc80      	pop	{r7}
 8005e7a:	4770      	bx	lr

08005e7c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b083      	sub	sp, #12
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005e84:	bf00      	nop
 8005e86:	370c      	adds	r7, #12
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bc80      	pop	{r7}
 8005e8c:	4770      	bx	lr
	...

08005e90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b085      	sub	sp, #20
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	4a2f      	ldr	r2, [pc, #188]	@ (8005f60 <TIM_Base_SetConfig+0xd0>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d00b      	beq.n	8005ec0 <TIM_Base_SetConfig+0x30>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005eae:	d007      	beq.n	8005ec0 <TIM_Base_SetConfig+0x30>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	4a2c      	ldr	r2, [pc, #176]	@ (8005f64 <TIM_Base_SetConfig+0xd4>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d003      	beq.n	8005ec0 <TIM_Base_SetConfig+0x30>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	4a2b      	ldr	r2, [pc, #172]	@ (8005f68 <TIM_Base_SetConfig+0xd8>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d108      	bne.n	8005ed2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ec6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	68fa      	ldr	r2, [r7, #12]
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	4a22      	ldr	r2, [pc, #136]	@ (8005f60 <TIM_Base_SetConfig+0xd0>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d00b      	beq.n	8005ef2 <TIM_Base_SetConfig+0x62>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ee0:	d007      	beq.n	8005ef2 <TIM_Base_SetConfig+0x62>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	4a1f      	ldr	r2, [pc, #124]	@ (8005f64 <TIM_Base_SetConfig+0xd4>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d003      	beq.n	8005ef2 <TIM_Base_SetConfig+0x62>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	4a1e      	ldr	r2, [pc, #120]	@ (8005f68 <TIM_Base_SetConfig+0xd8>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d108      	bne.n	8005f04 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ef8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	68db      	ldr	r3, [r3, #12]
 8005efe:	68fa      	ldr	r2, [r7, #12]
 8005f00:	4313      	orrs	r3, r2
 8005f02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	695b      	ldr	r3, [r3, #20]
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	68fa      	ldr	r2, [r7, #12]
 8005f16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	689a      	ldr	r2, [r3, #8]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	681a      	ldr	r2, [r3, #0]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	4a0d      	ldr	r2, [pc, #52]	@ (8005f60 <TIM_Base_SetConfig+0xd0>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d103      	bne.n	8005f38 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	691a      	ldr	r2, [r3, #16]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	691b      	ldr	r3, [r3, #16]
 8005f42:	f003 0301 	and.w	r3, r3, #1
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d005      	beq.n	8005f56 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	691b      	ldr	r3, [r3, #16]
 8005f4e:	f023 0201 	bic.w	r2, r3, #1
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	611a      	str	r2, [r3, #16]
  }
}
 8005f56:	bf00      	nop
 8005f58:	3714      	adds	r7, #20
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bc80      	pop	{r7}
 8005f5e:	4770      	bx	lr
 8005f60:	40012c00 	.word	0x40012c00
 8005f64:	40000400 	.word	0x40000400
 8005f68:	40000800 	.word	0x40000800

08005f6c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b087      	sub	sp, #28
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	60f8      	str	r0, [r7, #12]
 8005f74:	60b9      	str	r1, [r7, #8]
 8005f76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	6a1b      	ldr	r3, [r3, #32]
 8005f7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	6a1b      	ldr	r3, [r3, #32]
 8005f82:	f023 0201 	bic.w	r2, r3, #1
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	699b      	ldr	r3, [r3, #24]
 8005f8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005f90:	693b      	ldr	r3, [r7, #16]
 8005f92:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	011b      	lsls	r3, r3, #4
 8005f9c:	693a      	ldr	r2, [r7, #16]
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	f023 030a 	bic.w	r3, r3, #10
 8005fa8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005faa:	697a      	ldr	r2, [r7, #20]
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	693a      	ldr	r2, [r7, #16]
 8005fb6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	697a      	ldr	r2, [r7, #20]
 8005fbc:	621a      	str	r2, [r3, #32]
}
 8005fbe:	bf00      	nop
 8005fc0:	371c      	adds	r7, #28
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bc80      	pop	{r7}
 8005fc6:	4770      	bx	lr

08005fc8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b087      	sub	sp, #28
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	60f8      	str	r0, [r7, #12]
 8005fd0:	60b9      	str	r1, [r7, #8]
 8005fd2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	6a1b      	ldr	r3, [r3, #32]
 8005fd8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	6a1b      	ldr	r3, [r3, #32]
 8005fde:	f023 0210 	bic.w	r2, r3, #16
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	699b      	ldr	r3, [r3, #24]
 8005fea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005fec:	693b      	ldr	r3, [r7, #16]
 8005fee:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005ff2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	031b      	lsls	r3, r3, #12
 8005ff8:	693a      	ldr	r2, [r7, #16]
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006004:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	011b      	lsls	r3, r3, #4
 800600a:	697a      	ldr	r2, [r7, #20]
 800600c:	4313      	orrs	r3, r2
 800600e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	693a      	ldr	r2, [r7, #16]
 8006014:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	697a      	ldr	r2, [r7, #20]
 800601a:	621a      	str	r2, [r3, #32]
}
 800601c:	bf00      	nop
 800601e:	371c      	adds	r7, #28
 8006020:	46bd      	mov	sp, r7
 8006022:	bc80      	pop	{r7}
 8006024:	4770      	bx	lr

08006026 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006026:	b480      	push	{r7}
 8006028:	b085      	sub	sp, #20
 800602a:	af00      	add	r7, sp, #0
 800602c:	6078      	str	r0, [r7, #4]
 800602e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800603c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800603e:	683a      	ldr	r2, [r7, #0]
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	4313      	orrs	r3, r2
 8006044:	f043 0307 	orr.w	r3, r3, #7
 8006048:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	68fa      	ldr	r2, [r7, #12]
 800604e:	609a      	str	r2, [r3, #8]
}
 8006050:	bf00      	nop
 8006052:	3714      	adds	r7, #20
 8006054:	46bd      	mov	sp, r7
 8006056:	bc80      	pop	{r7}
 8006058:	4770      	bx	lr

0800605a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800605a:	b480      	push	{r7}
 800605c:	b087      	sub	sp, #28
 800605e:	af00      	add	r7, sp, #0
 8006060:	60f8      	str	r0, [r7, #12]
 8006062:	60b9      	str	r1, [r7, #8]
 8006064:	607a      	str	r2, [r7, #4]
 8006066:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	689b      	ldr	r3, [r3, #8]
 800606c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006074:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	021a      	lsls	r2, r3, #8
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	431a      	orrs	r2, r3
 800607e:	68bb      	ldr	r3, [r7, #8]
 8006080:	4313      	orrs	r3, r2
 8006082:	697a      	ldr	r2, [r7, #20]
 8006084:	4313      	orrs	r3, r2
 8006086:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	697a      	ldr	r2, [r7, #20]
 800608c:	609a      	str	r2, [r3, #8]
}
 800608e:	bf00      	nop
 8006090:	371c      	adds	r7, #28
 8006092:	46bd      	mov	sp, r7
 8006094:	bc80      	pop	{r7}
 8006096:	4770      	bx	lr

08006098 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006098:	b480      	push	{r7}
 800609a:	b087      	sub	sp, #28
 800609c:	af00      	add	r7, sp, #0
 800609e:	60f8      	str	r0, [r7, #12]
 80060a0:	60b9      	str	r1, [r7, #8]
 80060a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	f003 031f 	and.w	r3, r3, #31
 80060aa:	2201      	movs	r2, #1
 80060ac:	fa02 f303 	lsl.w	r3, r2, r3
 80060b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	6a1a      	ldr	r2, [r3, #32]
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	43db      	mvns	r3, r3
 80060ba:	401a      	ands	r2, r3
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	6a1a      	ldr	r2, [r3, #32]
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	f003 031f 	and.w	r3, r3, #31
 80060ca:	6879      	ldr	r1, [r7, #4]
 80060cc:	fa01 f303 	lsl.w	r3, r1, r3
 80060d0:	431a      	orrs	r2, r3
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	621a      	str	r2, [r3, #32]
}
 80060d6:	bf00      	nop
 80060d8:	371c      	adds	r7, #28
 80060da:	46bd      	mov	sp, r7
 80060dc:	bc80      	pop	{r7}
 80060de:	4770      	bx	lr

080060e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80060e0:	b480      	push	{r7}
 80060e2:	b085      	sub	sp, #20
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
 80060e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	d101      	bne.n	80060f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80060f4:	2302      	movs	r3, #2
 80060f6:	e046      	b.n	8006186 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2201      	movs	r2, #1
 80060fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2202      	movs	r2, #2
 8006104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	685b      	ldr	r3, [r3, #4]
 800610e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	689b      	ldr	r3, [r3, #8]
 8006116:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800611e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	68fa      	ldr	r2, [r7, #12]
 8006126:	4313      	orrs	r3, r2
 8006128:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	68fa      	ldr	r2, [r7, #12]
 8006130:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a16      	ldr	r2, [pc, #88]	@ (8006190 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d00e      	beq.n	800615a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006144:	d009      	beq.n	800615a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	4a12      	ldr	r2, [pc, #72]	@ (8006194 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800614c:	4293      	cmp	r3, r2
 800614e:	d004      	beq.n	800615a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4a10      	ldr	r2, [pc, #64]	@ (8006198 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d10c      	bne.n	8006174 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006160:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	68ba      	ldr	r2, [r7, #8]
 8006168:	4313      	orrs	r3, r2
 800616a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	68ba      	ldr	r2, [r7, #8]
 8006172:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2200      	movs	r2, #0
 8006180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006184:	2300      	movs	r3, #0
}
 8006186:	4618      	mov	r0, r3
 8006188:	3714      	adds	r7, #20
 800618a:	46bd      	mov	sp, r7
 800618c:	bc80      	pop	{r7}
 800618e:	4770      	bx	lr
 8006190:	40012c00 	.word	0x40012c00
 8006194:	40000400 	.word	0x40000400
 8006198:	40000800 	.word	0x40000800

0800619c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800619c:	b480      	push	{r7}
 800619e:	b083      	sub	sp, #12
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80061a4:	bf00      	nop
 80061a6:	370c      	adds	r7, #12
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bc80      	pop	{r7}
 80061ac:	4770      	bx	lr

080061ae <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80061ae:	b480      	push	{r7}
 80061b0:	b083      	sub	sp, #12
 80061b2:	af00      	add	r7, sp, #0
 80061b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80061b6:	bf00      	nop
 80061b8:	370c      	adds	r7, #12
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bc80      	pop	{r7}
 80061be:	4770      	bx	lr

080061c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b082      	sub	sp, #8
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d101      	bne.n	80061d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80061ce:	2301      	movs	r3, #1
 80061d0:	e042      	b.n	8006258 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061d8:	b2db      	uxtb	r3, r3
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d106      	bne.n	80061ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2200      	movs	r2, #0
 80061e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80061e6:	6878      	ldr	r0, [r7, #4]
 80061e8:	f7fc f9a4 	bl	8002534 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2224      	movs	r2, #36	@ 0x24
 80061f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	68da      	ldr	r2, [r3, #12]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006202:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	f000 ffdf 	bl	80071c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	691a      	ldr	r2, [r3, #16]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006218:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	695a      	ldr	r2, [r3, #20]
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006228:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	68da      	ldr	r2, [r3, #12]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006238:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2200      	movs	r2, #0
 800623e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2220      	movs	r2, #32
 8006244:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2220      	movs	r2, #32
 800624c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2200      	movs	r2, #0
 8006254:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006256:	2300      	movs	r3, #0
}
 8006258:	4618      	mov	r0, r3
 800625a:	3708      	adds	r7, #8
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}

08006260 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b082      	sub	sp, #8
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d101      	bne.n	8006272 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800626e:	2301      	movs	r3, #1
 8006270:	e024      	b.n	80062bc <HAL_UART_DeInit+0x5c>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2224      	movs	r2, #36	@ 0x24
 8006276:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	68da      	ldr	r2, [r3, #12]
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006288:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	f7fc f9fc 	bl	8002688 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2200      	movs	r2, #0
 8006294:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_RESET;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2200      	movs	r2, #0
 800629a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_RESET;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2200      	movs	r2, #0
 80062a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2200      	movs	r2, #0
 80062aa:	631a      	str	r2, [r3, #48]	@ 0x30
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2200      	movs	r2, #0
 80062b0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2200      	movs	r2, #0
 80062b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80062ba:	2300      	movs	r3, #0
}
 80062bc:	4618      	mov	r0, r3
 80062be:	3708      	adds	r7, #8
 80062c0:	46bd      	mov	sp, r7
 80062c2:	bd80      	pop	{r7, pc}

080062c4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b08c      	sub	sp, #48	@ 0x30
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	60f8      	str	r0, [r7, #12]
 80062cc:	60b9      	str	r1, [r7, #8]
 80062ce:	4613      	mov	r3, r2
 80062d0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062d8:	b2db      	uxtb	r3, r3
 80062da:	2b20      	cmp	r3, #32
 80062dc:	d156      	bne.n	800638c <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d002      	beq.n	80062ea <HAL_UART_Transmit_DMA+0x26>
 80062e4:	88fb      	ldrh	r3, [r7, #6]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d101      	bne.n	80062ee <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80062ea:	2301      	movs	r3, #1
 80062ec:	e04f      	b.n	800638e <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 80062ee:	68ba      	ldr	r2, [r7, #8]
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	88fa      	ldrh	r2, [r7, #6]
 80062f8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	88fa      	ldrh	r2, [r7, #6]
 80062fe:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2200      	movs	r2, #0
 8006304:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2221      	movs	r2, #33	@ 0x21
 800630a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006312:	4a21      	ldr	r2, [pc, #132]	@ (8006398 <HAL_UART_Transmit_DMA+0xd4>)
 8006314:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800631a:	4a20      	ldr	r2, [pc, #128]	@ (800639c <HAL_UART_Transmit_DMA+0xd8>)
 800631c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006322:	4a1f      	ldr	r2, [pc, #124]	@ (80063a0 <HAL_UART_Transmit_DMA+0xdc>)
 8006324:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800632a:	2200      	movs	r2, #0
 800632c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 800632e:	f107 0308 	add.w	r3, r7, #8
 8006332:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800633a:	6819      	ldr	r1, [r3, #0]
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	3304      	adds	r3, #4
 8006342:	461a      	mov	r2, r3
 8006344:	88fb      	ldrh	r3, [r7, #6]
 8006346:	f7fd fd67 	bl	8003e18 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006352:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	3314      	adds	r3, #20
 800635a:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800635c:	69bb      	ldr	r3, [r7, #24]
 800635e:	e853 3f00 	ldrex	r3, [r3]
 8006362:	617b      	str	r3, [r7, #20]
   return(result);
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800636a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	3314      	adds	r3, #20
 8006372:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006374:	627a      	str	r2, [r7, #36]	@ 0x24
 8006376:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006378:	6a39      	ldr	r1, [r7, #32]
 800637a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800637c:	e841 2300 	strex	r3, r2, [r1]
 8006380:	61fb      	str	r3, [r7, #28]
   return(result);
 8006382:	69fb      	ldr	r3, [r7, #28]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d1e5      	bne.n	8006354 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8006388:	2300      	movs	r3, #0
 800638a:	e000      	b.n	800638e <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 800638c:	2302      	movs	r3, #2
  }
}
 800638e:	4618      	mov	r0, r3
 8006390:	3730      	adds	r7, #48	@ 0x30
 8006392:	46bd      	mov	sp, r7
 8006394:	bd80      	pop	{r7, pc}
 8006396:	bf00      	nop
 8006398:	08006a5d 	.word	0x08006a5d
 800639c:	08006af7 	.word	0x08006af7
 80063a0:	08006c7b 	.word	0x08006c7b

080063a4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b084      	sub	sp, #16
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	60f8      	str	r0, [r7, #12]
 80063ac:	60b9      	str	r1, [r7, #8]
 80063ae:	4613      	mov	r3, r2
 80063b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80063b8:	b2db      	uxtb	r3, r3
 80063ba:	2b20      	cmp	r3, #32
 80063bc:	d112      	bne.n	80063e4 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d002      	beq.n	80063ca <HAL_UART_Receive_DMA+0x26>
 80063c4:	88fb      	ldrh	r3, [r7, #6]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d101      	bne.n	80063ce <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80063ca:	2301      	movs	r3, #1
 80063cc:	e00b      	b.n	80063e6 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2200      	movs	r2, #0
 80063d2:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80063d4:	88fb      	ldrh	r3, [r7, #6]
 80063d6:	461a      	mov	r2, r3
 80063d8:	68b9      	ldr	r1, [r7, #8]
 80063da:	68f8      	ldr	r0, [r7, #12]
 80063dc:	f000 fc98 	bl	8006d10 <UART_Start_Receive_DMA>
 80063e0:	4603      	mov	r3, r0
 80063e2:	e000      	b.n	80063e6 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80063e4:	2302      	movs	r3, #2
  }
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3710      	adds	r7, #16
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}

080063ee <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 80063ee:	b580      	push	{r7, lr}
 80063f0:	b090      	sub	sp, #64	@ 0x40
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80063f6:	2300      	movs	r3, #0
 80063f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	695b      	ldr	r3, [r3, #20]
 8006400:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006404:	2b00      	cmp	r3, #0
 8006406:	bf14      	ite	ne
 8006408:	2301      	movne	r3, #1
 800640a:	2300      	moveq	r3, #0
 800640c:	b2db      	uxtb	r3, r3
 800640e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006416:	b2db      	uxtb	r3, r3
 8006418:	2b21      	cmp	r3, #33	@ 0x21
 800641a:	d128      	bne.n	800646e <HAL_UART_DMAStop+0x80>
 800641c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800641e:	2b00      	cmp	r3, #0
 8006420:	d025      	beq.n	800646e <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	3314      	adds	r3, #20
 8006428:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800642a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800642c:	e853 3f00 	ldrex	r3, [r3]
 8006430:	623b      	str	r3, [r7, #32]
   return(result);
 8006432:	6a3b      	ldr	r3, [r7, #32]
 8006434:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006438:	63bb      	str	r3, [r7, #56]	@ 0x38
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	3314      	adds	r3, #20
 8006440:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006442:	633a      	str	r2, [r7, #48]	@ 0x30
 8006444:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006446:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006448:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800644a:	e841 2300 	strex	r3, r2, [r1]
 800644e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006452:	2b00      	cmp	r3, #0
 8006454:	d1e5      	bne.n	8006422 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800645a:	2b00      	cmp	r3, #0
 800645c:	d004      	beq.n	8006468 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006462:	4618      	mov	r0, r3
 8006464:	f7fd fd38 	bl	8003ed8 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f000 fceb 	bl	8006e44 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	695b      	ldr	r3, [r3, #20]
 8006474:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006478:	2b00      	cmp	r3, #0
 800647a:	bf14      	ite	ne
 800647c:	2301      	movne	r3, #1
 800647e:	2300      	moveq	r3, #0
 8006480:	b2db      	uxtb	r3, r3
 8006482:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800648a:	b2db      	uxtb	r3, r3
 800648c:	2b22      	cmp	r3, #34	@ 0x22
 800648e:	d128      	bne.n	80064e2 <HAL_UART_DMAStop+0xf4>
 8006490:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006492:	2b00      	cmp	r3, #0
 8006494:	d025      	beq.n	80064e2 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	3314      	adds	r3, #20
 800649c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800649e:	693b      	ldr	r3, [r7, #16]
 80064a0:	e853 3f00 	ldrex	r3, [r3]
 80064a4:	60fb      	str	r3, [r7, #12]
   return(result);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	3314      	adds	r3, #20
 80064b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80064b6:	61fa      	str	r2, [r7, #28]
 80064b8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064ba:	69b9      	ldr	r1, [r7, #24]
 80064bc:	69fa      	ldr	r2, [r7, #28]
 80064be:	e841 2300 	strex	r3, r2, [r1]
 80064c2:	617b      	str	r3, [r7, #20]
   return(result);
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d1e5      	bne.n	8006496 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d004      	beq.n	80064dc <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064d6:	4618      	mov	r0, r3
 80064d8:	f7fd fcfe 	bl	8003ed8 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f000 fcd8 	bl	8006e92 <UART_EndRxTransfer>
  }

  return HAL_OK;
 80064e2:	2300      	movs	r3, #0
}
 80064e4:	4618      	mov	r0, r3
 80064e6:	3740      	adds	r7, #64	@ 0x40
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}

080064ec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b0ba      	sub	sp, #232	@ 0xe8
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	68db      	ldr	r3, [r3, #12]
 8006504:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	695b      	ldr	r3, [r3, #20]
 800650e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006512:	2300      	movs	r3, #0
 8006514:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006518:	2300      	movs	r3, #0
 800651a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800651e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006522:	f003 030f 	and.w	r3, r3, #15
 8006526:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800652a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800652e:	2b00      	cmp	r3, #0
 8006530:	d10f      	bne.n	8006552 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006532:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006536:	f003 0320 	and.w	r3, r3, #32
 800653a:	2b00      	cmp	r3, #0
 800653c:	d009      	beq.n	8006552 <HAL_UART_IRQHandler+0x66>
 800653e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006542:	f003 0320 	and.w	r3, r3, #32
 8006546:	2b00      	cmp	r3, #0
 8006548:	d003      	beq.n	8006552 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f000 fd7e 	bl	800704c <UART_Receive_IT>
      return;
 8006550:	e25b      	b.n	8006a0a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006552:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006556:	2b00      	cmp	r3, #0
 8006558:	f000 80de 	beq.w	8006718 <HAL_UART_IRQHandler+0x22c>
 800655c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006560:	f003 0301 	and.w	r3, r3, #1
 8006564:	2b00      	cmp	r3, #0
 8006566:	d106      	bne.n	8006576 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006568:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800656c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006570:	2b00      	cmp	r3, #0
 8006572:	f000 80d1 	beq.w	8006718 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006576:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800657a:	f003 0301 	and.w	r3, r3, #1
 800657e:	2b00      	cmp	r3, #0
 8006580:	d00b      	beq.n	800659a <HAL_UART_IRQHandler+0xae>
 8006582:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006586:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800658a:	2b00      	cmp	r3, #0
 800658c:	d005      	beq.n	800659a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006592:	f043 0201 	orr.w	r2, r3, #1
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800659a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800659e:	f003 0304 	and.w	r3, r3, #4
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d00b      	beq.n	80065be <HAL_UART_IRQHandler+0xd2>
 80065a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065aa:	f003 0301 	and.w	r3, r3, #1
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d005      	beq.n	80065be <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065b6:	f043 0202 	orr.w	r2, r3, #2
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80065be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065c2:	f003 0302 	and.w	r3, r3, #2
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d00b      	beq.n	80065e2 <HAL_UART_IRQHandler+0xf6>
 80065ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065ce:	f003 0301 	and.w	r3, r3, #1
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d005      	beq.n	80065e2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065da:	f043 0204 	orr.w	r2, r3, #4
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80065e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065e6:	f003 0308 	and.w	r3, r3, #8
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d011      	beq.n	8006612 <HAL_UART_IRQHandler+0x126>
 80065ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065f2:	f003 0320 	and.w	r3, r3, #32
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d105      	bne.n	8006606 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80065fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065fe:	f003 0301 	and.w	r3, r3, #1
 8006602:	2b00      	cmp	r3, #0
 8006604:	d005      	beq.n	8006612 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800660a:	f043 0208 	orr.w	r2, r3, #8
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006616:	2b00      	cmp	r3, #0
 8006618:	f000 81f2 	beq.w	8006a00 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800661c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006620:	f003 0320 	and.w	r3, r3, #32
 8006624:	2b00      	cmp	r3, #0
 8006626:	d008      	beq.n	800663a <HAL_UART_IRQHandler+0x14e>
 8006628:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800662c:	f003 0320 	and.w	r3, r3, #32
 8006630:	2b00      	cmp	r3, #0
 8006632:	d002      	beq.n	800663a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	f000 fd09 	bl	800704c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	695b      	ldr	r3, [r3, #20]
 8006640:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006644:	2b00      	cmp	r3, #0
 8006646:	bf14      	ite	ne
 8006648:	2301      	movne	r3, #1
 800664a:	2300      	moveq	r3, #0
 800664c:	b2db      	uxtb	r3, r3
 800664e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006656:	f003 0308 	and.w	r3, r3, #8
 800665a:	2b00      	cmp	r3, #0
 800665c:	d103      	bne.n	8006666 <HAL_UART_IRQHandler+0x17a>
 800665e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006662:	2b00      	cmp	r3, #0
 8006664:	d04f      	beq.n	8006706 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f000 fc13 	bl	8006e92 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	695b      	ldr	r3, [r3, #20]
 8006672:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006676:	2b00      	cmp	r3, #0
 8006678:	d041      	beq.n	80066fe <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	3314      	adds	r3, #20
 8006680:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006684:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006688:	e853 3f00 	ldrex	r3, [r3]
 800668c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006690:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006694:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006698:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	3314      	adds	r3, #20
 80066a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80066a6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80066aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80066b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80066b6:	e841 2300 	strex	r3, r2, [r1]
 80066ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80066be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d1d9      	bne.n	800667a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d013      	beq.n	80066f6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066d2:	4a7e      	ldr	r2, [pc, #504]	@ (80068cc <HAL_UART_IRQHandler+0x3e0>)
 80066d4:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066da:	4618      	mov	r0, r3
 80066dc:	f7fd fc38 	bl	8003f50 <HAL_DMA_Abort_IT>
 80066e0:	4603      	mov	r3, r0
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d016      	beq.n	8006714 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066ec:	687a      	ldr	r2, [r7, #4]
 80066ee:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80066f0:	4610      	mov	r0, r2
 80066f2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066f4:	e00e      	b.n	8006714 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	f7fb fdfa 	bl	80022f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066fc:	e00a      	b.n	8006714 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f7fb fdf6 	bl	80022f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006704:	e006      	b.n	8006714 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	f7fb fdf2 	bl	80022f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2200      	movs	r2, #0
 8006710:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006712:	e175      	b.n	8006a00 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006714:	bf00      	nop
    return;
 8006716:	e173      	b.n	8006a00 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800671c:	2b01      	cmp	r3, #1
 800671e:	f040 814f 	bne.w	80069c0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006722:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006726:	f003 0310 	and.w	r3, r3, #16
 800672a:	2b00      	cmp	r3, #0
 800672c:	f000 8148 	beq.w	80069c0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006730:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006734:	f003 0310 	and.w	r3, r3, #16
 8006738:	2b00      	cmp	r3, #0
 800673a:	f000 8141 	beq.w	80069c0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800673e:	2300      	movs	r3, #0
 8006740:	60bb      	str	r3, [r7, #8]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	60bb      	str	r3, [r7, #8]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	60bb      	str	r3, [r7, #8]
 8006752:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	695b      	ldr	r3, [r3, #20]
 800675a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800675e:	2b00      	cmp	r3, #0
 8006760:	f000 80b6 	beq.w	80068d0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006770:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006774:	2b00      	cmp	r3, #0
 8006776:	f000 8145 	beq.w	8006a04 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800677e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006782:	429a      	cmp	r2, r3
 8006784:	f080 813e 	bcs.w	8006a04 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800678e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006794:	699b      	ldr	r3, [r3, #24]
 8006796:	2b20      	cmp	r3, #32
 8006798:	f000 8088 	beq.w	80068ac <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	330c      	adds	r3, #12
 80067a2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067a6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80067aa:	e853 3f00 	ldrex	r3, [r3]
 80067ae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80067b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80067b6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80067ba:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	330c      	adds	r3, #12
 80067c4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80067c8:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80067cc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d0:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80067d4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80067d8:	e841 2300 	strex	r3, r2, [r1]
 80067dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80067e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d1d9      	bne.n	800679c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	3314      	adds	r3, #20
 80067ee:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067f2:	e853 3f00 	ldrex	r3, [r3]
 80067f6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80067f8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80067fa:	f023 0301 	bic.w	r3, r3, #1
 80067fe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	3314      	adds	r3, #20
 8006808:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800680c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006810:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006812:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006814:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006818:	e841 2300 	strex	r3, r2, [r1]
 800681c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800681e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006820:	2b00      	cmp	r3, #0
 8006822:	d1e1      	bne.n	80067e8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	3314      	adds	r3, #20
 800682a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800682c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800682e:	e853 3f00 	ldrex	r3, [r3]
 8006832:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006834:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006836:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800683a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	3314      	adds	r3, #20
 8006844:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006848:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800684a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800684c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800684e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006850:	e841 2300 	strex	r3, r2, [r1]
 8006854:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006856:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006858:	2b00      	cmp	r3, #0
 800685a:	d1e3      	bne.n	8006824 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2220      	movs	r2, #32
 8006860:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2200      	movs	r2, #0
 8006868:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	330c      	adds	r3, #12
 8006870:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006872:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006874:	e853 3f00 	ldrex	r3, [r3]
 8006878:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800687a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800687c:	f023 0310 	bic.w	r3, r3, #16
 8006880:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	330c      	adds	r3, #12
 800688a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800688e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006890:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006892:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006894:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006896:	e841 2300 	strex	r3, r2, [r1]
 800689a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800689c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d1e3      	bne.n	800686a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068a6:	4618      	mov	r0, r3
 80068a8:	f7fd fb16 	bl	8003ed8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2202      	movs	r2, #2
 80068b0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80068ba:	b29b      	uxth	r3, r3
 80068bc:	1ad3      	subs	r3, r2, r3
 80068be:	b29b      	uxth	r3, r3
 80068c0:	4619      	mov	r1, r3
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	f000 f8bf 	bl	8006a46 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80068c8:	e09c      	b.n	8006a04 <HAL_UART_IRQHandler+0x518>
 80068ca:	bf00      	nop
 80068cc:	08006f57 	.word	0x08006f57
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80068d8:	b29b      	uxth	r3, r3
 80068da:	1ad3      	subs	r3, r2, r3
 80068dc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80068e4:	b29b      	uxth	r3, r3
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	f000 808e 	beq.w	8006a08 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80068ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	f000 8089 	beq.w	8006a08 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	330c      	adds	r3, #12
 80068fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006900:	e853 3f00 	ldrex	r3, [r3]
 8006904:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006906:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006908:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800690c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	330c      	adds	r3, #12
 8006916:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800691a:	647a      	str	r2, [r7, #68]	@ 0x44
 800691c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800691e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006920:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006922:	e841 2300 	strex	r3, r2, [r1]
 8006926:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006928:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800692a:	2b00      	cmp	r3, #0
 800692c:	d1e3      	bne.n	80068f6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	3314      	adds	r3, #20
 8006934:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006938:	e853 3f00 	ldrex	r3, [r3]
 800693c:	623b      	str	r3, [r7, #32]
   return(result);
 800693e:	6a3b      	ldr	r3, [r7, #32]
 8006940:	f023 0301 	bic.w	r3, r3, #1
 8006944:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	3314      	adds	r3, #20
 800694e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006952:	633a      	str	r2, [r7, #48]	@ 0x30
 8006954:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006956:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006958:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800695a:	e841 2300 	strex	r3, r2, [r1]
 800695e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006962:	2b00      	cmp	r3, #0
 8006964:	d1e3      	bne.n	800692e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2220      	movs	r2, #32
 800696a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2200      	movs	r2, #0
 8006972:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	330c      	adds	r3, #12
 800697a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800697c:	693b      	ldr	r3, [r7, #16]
 800697e:	e853 3f00 	ldrex	r3, [r3]
 8006982:	60fb      	str	r3, [r7, #12]
   return(result);
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f023 0310 	bic.w	r3, r3, #16
 800698a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	330c      	adds	r3, #12
 8006994:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006998:	61fa      	str	r2, [r7, #28]
 800699a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800699c:	69b9      	ldr	r1, [r7, #24]
 800699e:	69fa      	ldr	r2, [r7, #28]
 80069a0:	e841 2300 	strex	r3, r2, [r1]
 80069a4:	617b      	str	r3, [r7, #20]
   return(result);
 80069a6:	697b      	ldr	r3, [r7, #20]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d1e3      	bne.n	8006974 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2202      	movs	r2, #2
 80069b0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80069b2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80069b6:	4619      	mov	r1, r3
 80069b8:	6878      	ldr	r0, [r7, #4]
 80069ba:	f000 f844 	bl	8006a46 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80069be:	e023      	b.n	8006a08 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80069c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d009      	beq.n	80069e0 <HAL_UART_IRQHandler+0x4f4>
 80069cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d003      	beq.n	80069e0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80069d8:	6878      	ldr	r0, [r7, #4]
 80069da:	f000 fad0 	bl	8006f7e <UART_Transmit_IT>
    return;
 80069de:	e014      	b.n	8006a0a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80069e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d00e      	beq.n	8006a0a <HAL_UART_IRQHandler+0x51e>
 80069ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d008      	beq.n	8006a0a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80069f8:	6878      	ldr	r0, [r7, #4]
 80069fa:	f000 fb0f 	bl	800701c <UART_EndTransmit_IT>
    return;
 80069fe:	e004      	b.n	8006a0a <HAL_UART_IRQHandler+0x51e>
    return;
 8006a00:	bf00      	nop
 8006a02:	e002      	b.n	8006a0a <HAL_UART_IRQHandler+0x51e>
      return;
 8006a04:	bf00      	nop
 8006a06:	e000      	b.n	8006a0a <HAL_UART_IRQHandler+0x51e>
      return;
 8006a08:	bf00      	nop
  }
}
 8006a0a:	37e8      	adds	r7, #232	@ 0xe8
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bd80      	pop	{r7, pc}

08006a10 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006a10:	b480      	push	{r7}
 8006a12:	b083      	sub	sp, #12
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006a18:	bf00      	nop
 8006a1a:	370c      	adds	r7, #12
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	bc80      	pop	{r7}
 8006a20:	4770      	bx	lr

08006a22 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006a22:	b480      	push	{r7}
 8006a24:	b083      	sub	sp, #12
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006a2a:	bf00      	nop
 8006a2c:	370c      	adds	r7, #12
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	bc80      	pop	{r7}
 8006a32:	4770      	bx	lr

08006a34 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006a34:	b480      	push	{r7}
 8006a36:	b083      	sub	sp, #12
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006a3c:	bf00      	nop
 8006a3e:	370c      	adds	r7, #12
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bc80      	pop	{r7}
 8006a44:	4770      	bx	lr

08006a46 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006a46:	b480      	push	{r7}
 8006a48:	b083      	sub	sp, #12
 8006a4a:	af00      	add	r7, sp, #0
 8006a4c:	6078      	str	r0, [r7, #4]
 8006a4e:	460b      	mov	r3, r1
 8006a50:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006a52:	bf00      	nop
 8006a54:	370c      	adds	r7, #12
 8006a56:	46bd      	mov	sp, r7
 8006a58:	bc80      	pop	{r7}
 8006a5a:	4770      	bx	lr

08006a5c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b090      	sub	sp, #64	@ 0x40
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a68:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f003 0320 	and.w	r3, r3, #32
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d137      	bne.n	8006ae8 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8006a78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006a7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	3314      	adds	r3, #20
 8006a84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a88:	e853 3f00 	ldrex	r3, [r3]
 8006a8c:	623b      	str	r3, [r7, #32]
   return(result);
 8006a8e:	6a3b      	ldr	r3, [r7, #32]
 8006a90:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a94:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006a96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	3314      	adds	r3, #20
 8006a9c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006a9e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006aa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aa2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006aa4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006aa6:	e841 2300 	strex	r3, r2, [r1]
 8006aaa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006aac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d1e5      	bne.n	8006a7e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006ab2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	330c      	adds	r3, #12
 8006ab8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aba:	693b      	ldr	r3, [r7, #16]
 8006abc:	e853 3f00 	ldrex	r3, [r3]
 8006ac0:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ac8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006aca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	330c      	adds	r3, #12
 8006ad0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006ad2:	61fa      	str	r2, [r7, #28]
 8006ad4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ad6:	69b9      	ldr	r1, [r7, #24]
 8006ad8:	69fa      	ldr	r2, [r7, #28]
 8006ada:	e841 2300 	strex	r3, r2, [r1]
 8006ade:	617b      	str	r3, [r7, #20]
   return(result);
 8006ae0:	697b      	ldr	r3, [r7, #20]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d1e5      	bne.n	8006ab2 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006ae6:	e002      	b.n	8006aee <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006ae8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006aea:	f7fb fbef 	bl	80022cc <HAL_UART_TxCpltCallback>
}
 8006aee:	bf00      	nop
 8006af0:	3740      	adds	r7, #64	@ 0x40
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}

08006af6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006af6:	b580      	push	{r7, lr}
 8006af8:	b084      	sub	sp, #16
 8006afa:	af00      	add	r7, sp, #0
 8006afc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b02:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006b04:	68f8      	ldr	r0, [r7, #12]
 8006b06:	f7ff ff83 	bl	8006a10 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b0a:	bf00      	nop
 8006b0c:	3710      	adds	r7, #16
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}

08006b12 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006b12:	b580      	push	{r7, lr}
 8006b14:	b09c      	sub	sp, #112	@ 0x70
 8006b16:	af00      	add	r7, sp, #0
 8006b18:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b1e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f003 0320 	and.w	r3, r3, #32
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d172      	bne.n	8006c14 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006b2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b30:	2200      	movs	r2, #0
 8006b32:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	330c      	adds	r3, #12
 8006b3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b3e:	e853 3f00 	ldrex	r3, [r3]
 8006b42:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006b44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b46:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b4a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006b4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	330c      	adds	r3, #12
 8006b52:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006b54:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006b56:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b58:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006b5a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006b5c:	e841 2300 	strex	r3, r2, [r1]
 8006b60:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006b62:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d1e5      	bne.n	8006b34 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	3314      	adds	r3, #20
 8006b6e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b72:	e853 3f00 	ldrex	r3, [r3]
 8006b76:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b7a:	f023 0301 	bic.w	r3, r3, #1
 8006b7e:	667b      	str	r3, [r7, #100]	@ 0x64
 8006b80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	3314      	adds	r3, #20
 8006b86:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006b88:	647a      	str	r2, [r7, #68]	@ 0x44
 8006b8a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b8c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b8e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b90:	e841 2300 	strex	r3, r2, [r1]
 8006b94:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d1e5      	bne.n	8006b68 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	3314      	adds	r3, #20
 8006ba2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba6:	e853 3f00 	ldrex	r3, [r3]
 8006baa:	623b      	str	r3, [r7, #32]
   return(result);
 8006bac:	6a3b      	ldr	r3, [r7, #32]
 8006bae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006bb2:	663b      	str	r3, [r7, #96]	@ 0x60
 8006bb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	3314      	adds	r3, #20
 8006bba:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006bbc:	633a      	str	r2, [r7, #48]	@ 0x30
 8006bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bc0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006bc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bc4:	e841 2300 	strex	r3, r2, [r1]
 8006bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006bca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d1e5      	bne.n	8006b9c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006bd0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006bd2:	2220      	movs	r2, #32
 8006bd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bd8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006bda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bdc:	2b01      	cmp	r3, #1
 8006bde:	d119      	bne.n	8006c14 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006be0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	330c      	adds	r3, #12
 8006be6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	e853 3f00 	ldrex	r3, [r3]
 8006bee:	60fb      	str	r3, [r7, #12]
   return(result);
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	f023 0310 	bic.w	r3, r3, #16
 8006bf6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006bf8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	330c      	adds	r3, #12
 8006bfe:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006c00:	61fa      	str	r2, [r7, #28]
 8006c02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c04:	69b9      	ldr	r1, [r7, #24]
 8006c06:	69fa      	ldr	r2, [r7, #28]
 8006c08:	e841 2300 	strex	r3, r2, [r1]
 8006c0c:	617b      	str	r3, [r7, #20]
   return(result);
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d1e5      	bne.n	8006be0 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c16:	2200      	movs	r2, #0
 8006c18:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c1e:	2b01      	cmp	r3, #1
 8006c20:	d106      	bne.n	8006c30 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c24:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006c26:	4619      	mov	r1, r3
 8006c28:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006c2a:	f7ff ff0c 	bl	8006a46 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006c2e:	e002      	b.n	8006c36 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006c30:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006c32:	f7ff fef6 	bl	8006a22 <HAL_UART_RxCpltCallback>
}
 8006c36:	bf00      	nop
 8006c38:	3770      	adds	r7, #112	@ 0x70
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}

08006c3e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006c3e:	b580      	push	{r7, lr}
 8006c40:	b084      	sub	sp, #16
 8006c42:	af00      	add	r7, sp, #0
 8006c44:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c4a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	2201      	movs	r2, #1
 8006c50:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	d108      	bne.n	8006c6c <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006c5e:	085b      	lsrs	r3, r3, #1
 8006c60:	b29b      	uxth	r3, r3
 8006c62:	4619      	mov	r1, r3
 8006c64:	68f8      	ldr	r0, [r7, #12]
 8006c66:	f7ff feee 	bl	8006a46 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006c6a:	e002      	b.n	8006c72 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006c6c:	68f8      	ldr	r0, [r7, #12]
 8006c6e:	f7ff fee1 	bl	8006a34 <HAL_UART_RxHalfCpltCallback>
}
 8006c72:	bf00      	nop
 8006c74:	3710      	adds	r7, #16
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}

08006c7a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006c7a:	b580      	push	{r7, lr}
 8006c7c:	b084      	sub	sp, #16
 8006c7e:	af00      	add	r7, sp, #0
 8006c80:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006c82:	2300      	movs	r3, #0
 8006c84:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c8a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	695b      	ldr	r3, [r3, #20]
 8006c92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	bf14      	ite	ne
 8006c9a:	2301      	movne	r3, #1
 8006c9c:	2300      	moveq	r3, #0
 8006c9e:	b2db      	uxtb	r3, r3
 8006ca0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ca8:	b2db      	uxtb	r3, r3
 8006caa:	2b21      	cmp	r3, #33	@ 0x21
 8006cac:	d108      	bne.n	8006cc0 <UART_DMAError+0x46>
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d005      	beq.n	8006cc0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006cba:	68b8      	ldr	r0, [r7, #8]
 8006cbc:	f000 f8c2 	bl	8006e44 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	695b      	ldr	r3, [r3, #20]
 8006cc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	bf14      	ite	ne
 8006cce:	2301      	movne	r3, #1
 8006cd0:	2300      	moveq	r3, #0
 8006cd2:	b2db      	uxtb	r3, r3
 8006cd4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006cdc:	b2db      	uxtb	r3, r3
 8006cde:	2b22      	cmp	r3, #34	@ 0x22
 8006ce0:	d108      	bne.n	8006cf4 <UART_DMAError+0x7a>
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d005      	beq.n	8006cf4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	2200      	movs	r2, #0
 8006cec:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006cee:	68b8      	ldr	r0, [r7, #8]
 8006cf0:	f000 f8cf 	bl	8006e92 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cf8:	f043 0210 	orr.w	r2, r3, #16
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006d00:	68b8      	ldr	r0, [r7, #8]
 8006d02:	f7fb faf5 	bl	80022f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d06:	bf00      	nop
 8006d08:	3710      	adds	r7, #16
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	bd80      	pop	{r7, pc}
	...

08006d10 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b098      	sub	sp, #96	@ 0x60
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	60f8      	str	r0, [r7, #12]
 8006d18:	60b9      	str	r1, [r7, #8]
 8006d1a:	4613      	mov	r3, r2
 8006d1c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006d1e:	68ba      	ldr	r2, [r7, #8]
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	88fa      	ldrh	r2, [r7, #6]
 8006d28:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	2222      	movs	r2, #34	@ 0x22
 8006d34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d3c:	4a3e      	ldr	r2, [pc, #248]	@ (8006e38 <UART_Start_Receive_DMA+0x128>)
 8006d3e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d44:	4a3d      	ldr	r2, [pc, #244]	@ (8006e3c <UART_Start_Receive_DMA+0x12c>)
 8006d46:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d4c:	4a3c      	ldr	r2, [pc, #240]	@ (8006e40 <UART_Start_Receive_DMA+0x130>)
 8006d4e:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d54:	2200      	movs	r2, #0
 8006d56:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006d58:	f107 0308 	add.w	r3, r7, #8
 8006d5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	3304      	adds	r3, #4
 8006d68:	4619      	mov	r1, r3
 8006d6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d6c:	681a      	ldr	r2, [r3, #0]
 8006d6e:	88fb      	ldrh	r3, [r7, #6]
 8006d70:	f7fd f852 	bl	8003e18 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006d74:	2300      	movs	r3, #0
 8006d76:	613b      	str	r3, [r7, #16]
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	613b      	str	r3, [r7, #16]
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	613b      	str	r3, [r7, #16]
 8006d88:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	691b      	ldr	r3, [r3, #16]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d019      	beq.n	8006dc6 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	330c      	adds	r3, #12
 8006d98:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d9c:	e853 3f00 	ldrex	r3, [r3]
 8006da0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006da2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006da4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006da8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	330c      	adds	r3, #12
 8006db0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006db2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006db4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006db6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006db8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006dba:	e841 2300 	strex	r3, r2, [r1]
 8006dbe:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006dc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d1e5      	bne.n	8006d92 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	3314      	adds	r3, #20
 8006dcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dd0:	e853 3f00 	ldrex	r3, [r3]
 8006dd4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006dd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dd8:	f043 0301 	orr.w	r3, r3, #1
 8006ddc:	657b      	str	r3, [r7, #84]	@ 0x54
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	3314      	adds	r3, #20
 8006de4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006de6:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006de8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dea:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006dec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006dee:	e841 2300 	strex	r3, r2, [r1]
 8006df2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d1e5      	bne.n	8006dc6 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	3314      	adds	r3, #20
 8006e00:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e02:	69bb      	ldr	r3, [r7, #24]
 8006e04:	e853 3f00 	ldrex	r3, [r3]
 8006e08:	617b      	str	r3, [r7, #20]
   return(result);
 8006e0a:	697b      	ldr	r3, [r7, #20]
 8006e0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e10:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	3314      	adds	r3, #20
 8006e18:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006e1a:	627a      	str	r2, [r7, #36]	@ 0x24
 8006e1c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e1e:	6a39      	ldr	r1, [r7, #32]
 8006e20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e22:	e841 2300 	strex	r3, r2, [r1]
 8006e26:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e28:	69fb      	ldr	r3, [r7, #28]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d1e5      	bne.n	8006dfa <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8006e2e:	2300      	movs	r3, #0
}
 8006e30:	4618      	mov	r0, r3
 8006e32:	3760      	adds	r7, #96	@ 0x60
 8006e34:	46bd      	mov	sp, r7
 8006e36:	bd80      	pop	{r7, pc}
 8006e38:	08006b13 	.word	0x08006b13
 8006e3c:	08006c3f 	.word	0x08006c3f
 8006e40:	08006c7b 	.word	0x08006c7b

08006e44 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006e44:	b480      	push	{r7}
 8006e46:	b089      	sub	sp, #36	@ 0x24
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	330c      	adds	r3, #12
 8006e52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	e853 3f00 	ldrex	r3, [r3]
 8006e5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006e62:	61fb      	str	r3, [r7, #28]
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	330c      	adds	r3, #12
 8006e6a:	69fa      	ldr	r2, [r7, #28]
 8006e6c:	61ba      	str	r2, [r7, #24]
 8006e6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e70:	6979      	ldr	r1, [r7, #20]
 8006e72:	69ba      	ldr	r2, [r7, #24]
 8006e74:	e841 2300 	strex	r3, r2, [r1]
 8006e78:	613b      	str	r3, [r7, #16]
   return(result);
 8006e7a:	693b      	ldr	r3, [r7, #16]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d1e5      	bne.n	8006e4c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2220      	movs	r2, #32
 8006e84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8006e88:	bf00      	nop
 8006e8a:	3724      	adds	r7, #36	@ 0x24
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bc80      	pop	{r7}
 8006e90:	4770      	bx	lr

08006e92 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e92:	b480      	push	{r7}
 8006e94:	b095      	sub	sp, #84	@ 0x54
 8006e96:	af00      	add	r7, sp, #0
 8006e98:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	330c      	adds	r3, #12
 8006ea0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ea2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ea4:	e853 3f00 	ldrex	r3, [r3]
 8006ea8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006eaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006eb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	330c      	adds	r3, #12
 8006eb8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006eba:	643a      	str	r2, [r7, #64]	@ 0x40
 8006ebc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ebe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006ec0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006ec2:	e841 2300 	strex	r3, r2, [r1]
 8006ec6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006ec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d1e5      	bne.n	8006e9a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	3314      	adds	r3, #20
 8006ed4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ed6:	6a3b      	ldr	r3, [r7, #32]
 8006ed8:	e853 3f00 	ldrex	r3, [r3]
 8006edc:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ede:	69fb      	ldr	r3, [r7, #28]
 8006ee0:	f023 0301 	bic.w	r3, r3, #1
 8006ee4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	3314      	adds	r3, #20
 8006eec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006eee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006ef0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ef2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006ef4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ef6:	e841 2300 	strex	r3, r2, [r1]
 8006efa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d1e5      	bne.n	8006ece <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f06:	2b01      	cmp	r3, #1
 8006f08:	d119      	bne.n	8006f3e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	330c      	adds	r3, #12
 8006f10:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	e853 3f00 	ldrex	r3, [r3]
 8006f18:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f1a:	68bb      	ldr	r3, [r7, #8]
 8006f1c:	f023 0310 	bic.w	r3, r3, #16
 8006f20:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	330c      	adds	r3, #12
 8006f28:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006f2a:	61ba      	str	r2, [r7, #24]
 8006f2c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f2e:	6979      	ldr	r1, [r7, #20]
 8006f30:	69ba      	ldr	r2, [r7, #24]
 8006f32:	e841 2300 	strex	r3, r2, [r1]
 8006f36:	613b      	str	r3, [r7, #16]
   return(result);
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d1e5      	bne.n	8006f0a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2220      	movs	r2, #32
 8006f42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2200      	movs	r2, #0
 8006f4a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006f4c:	bf00      	nop
 8006f4e:	3754      	adds	r7, #84	@ 0x54
 8006f50:	46bd      	mov	sp, r7
 8006f52:	bc80      	pop	{r7}
 8006f54:	4770      	bx	lr

08006f56 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006f56:	b580      	push	{r7, lr}
 8006f58:	b084      	sub	sp, #16
 8006f5a:	af00      	add	r7, sp, #0
 8006f5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f62:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	2200      	movs	r2, #0
 8006f68:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f70:	68f8      	ldr	r0, [r7, #12]
 8006f72:	f7fb f9bd 	bl	80022f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f76:	bf00      	nop
 8006f78:	3710      	adds	r7, #16
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	bd80      	pop	{r7, pc}

08006f7e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006f7e:	b480      	push	{r7}
 8006f80:	b085      	sub	sp, #20
 8006f82:	af00      	add	r7, sp, #0
 8006f84:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f8c:	b2db      	uxtb	r3, r3
 8006f8e:	2b21      	cmp	r3, #33	@ 0x21
 8006f90:	d13e      	bne.n	8007010 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	689b      	ldr	r3, [r3, #8]
 8006f96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f9a:	d114      	bne.n	8006fc6 <UART_Transmit_IT+0x48>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	691b      	ldr	r3, [r3, #16]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d110      	bne.n	8006fc6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6a1b      	ldr	r3, [r3, #32]
 8006fa8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	881b      	ldrh	r3, [r3, #0]
 8006fae:	461a      	mov	r2, r3
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006fb8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6a1b      	ldr	r3, [r3, #32]
 8006fbe:	1c9a      	adds	r2, r3, #2
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	621a      	str	r2, [r3, #32]
 8006fc4:	e008      	b.n	8006fd8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6a1b      	ldr	r3, [r3, #32]
 8006fca:	1c59      	adds	r1, r3, #1
 8006fcc:	687a      	ldr	r2, [r7, #4]
 8006fce:	6211      	str	r1, [r2, #32]
 8006fd0:	781a      	ldrb	r2, [r3, #0]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006fdc:	b29b      	uxth	r3, r3
 8006fde:	3b01      	subs	r3, #1
 8006fe0:	b29b      	uxth	r3, r3
 8006fe2:	687a      	ldr	r2, [r7, #4]
 8006fe4:	4619      	mov	r1, r3
 8006fe6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d10f      	bne.n	800700c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	68da      	ldr	r2, [r3, #12]
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006ffa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	68da      	ldr	r2, [r3, #12]
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800700a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800700c:	2300      	movs	r3, #0
 800700e:	e000      	b.n	8007012 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007010:	2302      	movs	r3, #2
  }
}
 8007012:	4618      	mov	r0, r3
 8007014:	3714      	adds	r7, #20
 8007016:	46bd      	mov	sp, r7
 8007018:	bc80      	pop	{r7}
 800701a:	4770      	bx	lr

0800701c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b082      	sub	sp, #8
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	68da      	ldr	r2, [r3, #12]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007032:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2220      	movs	r2, #32
 8007038:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800703c:	6878      	ldr	r0, [r7, #4]
 800703e:	f7fb f945 	bl	80022cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007042:	2300      	movs	r3, #0
}
 8007044:	4618      	mov	r0, r3
 8007046:	3708      	adds	r7, #8
 8007048:	46bd      	mov	sp, r7
 800704a:	bd80      	pop	{r7, pc}

0800704c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b08c      	sub	sp, #48	@ 0x30
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800705a:	b2db      	uxtb	r3, r3
 800705c:	2b22      	cmp	r3, #34	@ 0x22
 800705e:	f040 80ae 	bne.w	80071be <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	689b      	ldr	r3, [r3, #8]
 8007066:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800706a:	d117      	bne.n	800709c <UART_Receive_IT+0x50>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	691b      	ldr	r3, [r3, #16]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d113      	bne.n	800709c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007074:	2300      	movs	r3, #0
 8007076:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800707c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	685b      	ldr	r3, [r3, #4]
 8007084:	b29b      	uxth	r3, r3
 8007086:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800708a:	b29a      	uxth	r2, r3
 800708c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800708e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007094:	1c9a      	adds	r2, r3, #2
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	629a      	str	r2, [r3, #40]	@ 0x28
 800709a:	e026      	b.n	80070ea <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80070a2:	2300      	movs	r3, #0
 80070a4:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	689b      	ldr	r3, [r3, #8]
 80070aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070ae:	d007      	beq.n	80070c0 <UART_Receive_IT+0x74>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	689b      	ldr	r3, [r3, #8]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d10a      	bne.n	80070ce <UART_Receive_IT+0x82>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	691b      	ldr	r3, [r3, #16]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d106      	bne.n	80070ce <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	b2da      	uxtb	r2, r3
 80070c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070ca:	701a      	strb	r2, [r3, #0]
 80070cc:	e008      	b.n	80070e0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	b2db      	uxtb	r3, r3
 80070d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070da:	b2da      	uxtb	r2, r3
 80070dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070de:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070e4:	1c5a      	adds	r2, r3, #1
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80070ee:	b29b      	uxth	r3, r3
 80070f0:	3b01      	subs	r3, #1
 80070f2:	b29b      	uxth	r3, r3
 80070f4:	687a      	ldr	r2, [r7, #4]
 80070f6:	4619      	mov	r1, r3
 80070f8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d15d      	bne.n	80071ba <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	68da      	ldr	r2, [r3, #12]
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f022 0220 	bic.w	r2, r2, #32
 800710c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	68da      	ldr	r2, [r3, #12]
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800711c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	695a      	ldr	r2, [r3, #20]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f022 0201 	bic.w	r2, r2, #1
 800712c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2220      	movs	r2, #32
 8007132:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2200      	movs	r2, #0
 800713a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007140:	2b01      	cmp	r3, #1
 8007142:	d135      	bne.n	80071b0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2200      	movs	r2, #0
 8007148:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	330c      	adds	r3, #12
 8007150:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007152:	697b      	ldr	r3, [r7, #20]
 8007154:	e853 3f00 	ldrex	r3, [r3]
 8007158:	613b      	str	r3, [r7, #16]
   return(result);
 800715a:	693b      	ldr	r3, [r7, #16]
 800715c:	f023 0310 	bic.w	r3, r3, #16
 8007160:	627b      	str	r3, [r7, #36]	@ 0x24
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	330c      	adds	r3, #12
 8007168:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800716a:	623a      	str	r2, [r7, #32]
 800716c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800716e:	69f9      	ldr	r1, [r7, #28]
 8007170:	6a3a      	ldr	r2, [r7, #32]
 8007172:	e841 2300 	strex	r3, r2, [r1]
 8007176:	61bb      	str	r3, [r7, #24]
   return(result);
 8007178:	69bb      	ldr	r3, [r7, #24]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d1e5      	bne.n	800714a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f003 0310 	and.w	r3, r3, #16
 8007188:	2b10      	cmp	r3, #16
 800718a:	d10a      	bne.n	80071a2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800718c:	2300      	movs	r3, #0
 800718e:	60fb      	str	r3, [r7, #12]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	60fb      	str	r3, [r7, #12]
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	60fb      	str	r3, [r7, #12]
 80071a0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80071a6:	4619      	mov	r1, r3
 80071a8:	6878      	ldr	r0, [r7, #4]
 80071aa:	f7ff fc4c 	bl	8006a46 <HAL_UARTEx_RxEventCallback>
 80071ae:	e002      	b.n	80071b6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80071b0:	6878      	ldr	r0, [r7, #4]
 80071b2:	f7ff fc36 	bl	8006a22 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80071b6:	2300      	movs	r3, #0
 80071b8:	e002      	b.n	80071c0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80071ba:	2300      	movs	r3, #0
 80071bc:	e000      	b.n	80071c0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80071be:	2302      	movs	r3, #2
  }
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	3730      	adds	r7, #48	@ 0x30
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd80      	pop	{r7, pc}

080071c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b084      	sub	sp, #16
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	691b      	ldr	r3, [r3, #16]
 80071d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	68da      	ldr	r2, [r3, #12]
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	430a      	orrs	r2, r1
 80071e4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	689a      	ldr	r2, [r3, #8]
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	691b      	ldr	r3, [r3, #16]
 80071ee:	431a      	orrs	r2, r3
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	695b      	ldr	r3, [r3, #20]
 80071f4:	4313      	orrs	r3, r2
 80071f6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	68db      	ldr	r3, [r3, #12]
 80071fe:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8007202:	f023 030c 	bic.w	r3, r3, #12
 8007206:	687a      	ldr	r2, [r7, #4]
 8007208:	6812      	ldr	r2, [r2, #0]
 800720a:	68b9      	ldr	r1, [r7, #8]
 800720c:	430b      	orrs	r3, r1
 800720e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	695b      	ldr	r3, [r3, #20]
 8007216:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	699a      	ldr	r2, [r3, #24]
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	430a      	orrs	r2, r1
 8007224:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4a2c      	ldr	r2, [pc, #176]	@ (80072dc <UART_SetConfig+0x114>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d103      	bne.n	8007238 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007230:	f7fe f88a 	bl	8005348 <HAL_RCC_GetPCLK2Freq>
 8007234:	60f8      	str	r0, [r7, #12]
 8007236:	e002      	b.n	800723e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007238:	f7fe f872 	bl	8005320 <HAL_RCC_GetPCLK1Freq>
 800723c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800723e:	68fa      	ldr	r2, [r7, #12]
 8007240:	4613      	mov	r3, r2
 8007242:	009b      	lsls	r3, r3, #2
 8007244:	4413      	add	r3, r2
 8007246:	009a      	lsls	r2, r3, #2
 8007248:	441a      	add	r2, r3
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	685b      	ldr	r3, [r3, #4]
 800724e:	009b      	lsls	r3, r3, #2
 8007250:	fbb2 f3f3 	udiv	r3, r2, r3
 8007254:	4a22      	ldr	r2, [pc, #136]	@ (80072e0 <UART_SetConfig+0x118>)
 8007256:	fba2 2303 	umull	r2, r3, r2, r3
 800725a:	095b      	lsrs	r3, r3, #5
 800725c:	0119      	lsls	r1, r3, #4
 800725e:	68fa      	ldr	r2, [r7, #12]
 8007260:	4613      	mov	r3, r2
 8007262:	009b      	lsls	r3, r3, #2
 8007264:	4413      	add	r3, r2
 8007266:	009a      	lsls	r2, r3, #2
 8007268:	441a      	add	r2, r3
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	685b      	ldr	r3, [r3, #4]
 800726e:	009b      	lsls	r3, r3, #2
 8007270:	fbb2 f2f3 	udiv	r2, r2, r3
 8007274:	4b1a      	ldr	r3, [pc, #104]	@ (80072e0 <UART_SetConfig+0x118>)
 8007276:	fba3 0302 	umull	r0, r3, r3, r2
 800727a:	095b      	lsrs	r3, r3, #5
 800727c:	2064      	movs	r0, #100	@ 0x64
 800727e:	fb00 f303 	mul.w	r3, r0, r3
 8007282:	1ad3      	subs	r3, r2, r3
 8007284:	011b      	lsls	r3, r3, #4
 8007286:	3332      	adds	r3, #50	@ 0x32
 8007288:	4a15      	ldr	r2, [pc, #84]	@ (80072e0 <UART_SetConfig+0x118>)
 800728a:	fba2 2303 	umull	r2, r3, r2, r3
 800728e:	095b      	lsrs	r3, r3, #5
 8007290:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007294:	4419      	add	r1, r3
 8007296:	68fa      	ldr	r2, [r7, #12]
 8007298:	4613      	mov	r3, r2
 800729a:	009b      	lsls	r3, r3, #2
 800729c:	4413      	add	r3, r2
 800729e:	009a      	lsls	r2, r3, #2
 80072a0:	441a      	add	r2, r3
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	685b      	ldr	r3, [r3, #4]
 80072a6:	009b      	lsls	r3, r3, #2
 80072a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80072ac:	4b0c      	ldr	r3, [pc, #48]	@ (80072e0 <UART_SetConfig+0x118>)
 80072ae:	fba3 0302 	umull	r0, r3, r3, r2
 80072b2:	095b      	lsrs	r3, r3, #5
 80072b4:	2064      	movs	r0, #100	@ 0x64
 80072b6:	fb00 f303 	mul.w	r3, r0, r3
 80072ba:	1ad3      	subs	r3, r2, r3
 80072bc:	011b      	lsls	r3, r3, #4
 80072be:	3332      	adds	r3, #50	@ 0x32
 80072c0:	4a07      	ldr	r2, [pc, #28]	@ (80072e0 <UART_SetConfig+0x118>)
 80072c2:	fba2 2303 	umull	r2, r3, r2, r3
 80072c6:	095b      	lsrs	r3, r3, #5
 80072c8:	f003 020f 	and.w	r2, r3, #15
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	440a      	add	r2, r1
 80072d2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80072d4:	bf00      	nop
 80072d6:	3710      	adds	r7, #16
 80072d8:	46bd      	mov	sp, r7
 80072da:	bd80      	pop	{r7, pc}
 80072dc:	40013800 	.word	0x40013800
 80072e0:	51eb851f 	.word	0x51eb851f

080072e4 <memcmp>:
 80072e4:	b510      	push	{r4, lr}
 80072e6:	3901      	subs	r1, #1
 80072e8:	4402      	add	r2, r0
 80072ea:	4290      	cmp	r0, r2
 80072ec:	d101      	bne.n	80072f2 <memcmp+0xe>
 80072ee:	2000      	movs	r0, #0
 80072f0:	e005      	b.n	80072fe <memcmp+0x1a>
 80072f2:	7803      	ldrb	r3, [r0, #0]
 80072f4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80072f8:	42a3      	cmp	r3, r4
 80072fa:	d001      	beq.n	8007300 <memcmp+0x1c>
 80072fc:	1b18      	subs	r0, r3, r4
 80072fe:	bd10      	pop	{r4, pc}
 8007300:	3001      	adds	r0, #1
 8007302:	e7f2      	b.n	80072ea <memcmp+0x6>

08007304 <memset>:
 8007304:	4603      	mov	r3, r0
 8007306:	4402      	add	r2, r0
 8007308:	4293      	cmp	r3, r2
 800730a:	d100      	bne.n	800730e <memset+0xa>
 800730c:	4770      	bx	lr
 800730e:	f803 1b01 	strb.w	r1, [r3], #1
 8007312:	e7f9      	b.n	8007308 <memset+0x4>

08007314 <__libc_init_array>:
 8007314:	b570      	push	{r4, r5, r6, lr}
 8007316:	2600      	movs	r6, #0
 8007318:	4d0c      	ldr	r5, [pc, #48]	@ (800734c <__libc_init_array+0x38>)
 800731a:	4c0d      	ldr	r4, [pc, #52]	@ (8007350 <__libc_init_array+0x3c>)
 800731c:	1b64      	subs	r4, r4, r5
 800731e:	10a4      	asrs	r4, r4, #2
 8007320:	42a6      	cmp	r6, r4
 8007322:	d109      	bne.n	8007338 <__libc_init_array+0x24>
 8007324:	f000 f828 	bl	8007378 <_init>
 8007328:	2600      	movs	r6, #0
 800732a:	4d0a      	ldr	r5, [pc, #40]	@ (8007354 <__libc_init_array+0x40>)
 800732c:	4c0a      	ldr	r4, [pc, #40]	@ (8007358 <__libc_init_array+0x44>)
 800732e:	1b64      	subs	r4, r4, r5
 8007330:	10a4      	asrs	r4, r4, #2
 8007332:	42a6      	cmp	r6, r4
 8007334:	d105      	bne.n	8007342 <__libc_init_array+0x2e>
 8007336:	bd70      	pop	{r4, r5, r6, pc}
 8007338:	f855 3b04 	ldr.w	r3, [r5], #4
 800733c:	4798      	blx	r3
 800733e:	3601      	adds	r6, #1
 8007340:	e7ee      	b.n	8007320 <__libc_init_array+0xc>
 8007342:	f855 3b04 	ldr.w	r3, [r5], #4
 8007346:	4798      	blx	r3
 8007348:	3601      	adds	r6, #1
 800734a:	e7f2      	b.n	8007332 <__libc_init_array+0x1e>
 800734c:	080079c8 	.word	0x080079c8
 8007350:	080079c8 	.word	0x080079c8
 8007354:	080079c8 	.word	0x080079c8
 8007358:	080079cc 	.word	0x080079cc

0800735c <memcpy>:
 800735c:	440a      	add	r2, r1
 800735e:	4291      	cmp	r1, r2
 8007360:	f100 33ff 	add.w	r3, r0, #4294967295
 8007364:	d100      	bne.n	8007368 <memcpy+0xc>
 8007366:	4770      	bx	lr
 8007368:	b510      	push	{r4, lr}
 800736a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800736e:	4291      	cmp	r1, r2
 8007370:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007374:	d1f9      	bne.n	800736a <memcpy+0xe>
 8007376:	bd10      	pop	{r4, pc}

08007378 <_init>:
 8007378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800737a:	bf00      	nop
 800737c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800737e:	bc08      	pop	{r3}
 8007380:	469e      	mov	lr, r3
 8007382:	4770      	bx	lr

08007384 <_fini>:
 8007384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007386:	bf00      	nop
 8007388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800738a:	bc08      	pop	{r3}
 800738c:	469e      	mov	lr, r3
 800738e:	4770      	bx	lr
