Warning (10268): Verilog HDL information at Hz_1.v(11): always construct contains both blocking and non-blocking assignments File: C:/Users/16146/Documents/ECE Labs/ssh sdhfdgjfd/Hz_1.v Line: 11
