TimeQuest Timing Analyzer report for Medipix_prj
Fri May 16 15:37:06 2014
Quartus II 64-Bit Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 85C Model Setup: 'Clk25'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'Clk25'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Recovery: 'Clk25'
 19. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'Clk25'
 21. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'inst5|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk25'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Slow 1200mV 85C Model Metastability Report
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Setup: 'Clk25'
 38. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[1]'
 40. Slow 1200mV 0C Model Hold: 'Clk25'
 41. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Recovery: 'Clk25'
 43. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Removal: 'Clk25'
 45. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'inst5|altpll_component|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk25'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Slow 1200mV 0C Model Metastability Report
 54. Fast 1200mV 0C Model Setup Summary
 55. Fast 1200mV 0C Model Hold Summary
 56. Fast 1200mV 0C Model Recovery Summary
 57. Fast 1200mV 0C Model Removal Summary
 58. Fast 1200mV 0C Model Minimum Pulse Width Summary
 59. Fast 1200mV 0C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[1]'
 60. Fast 1200mV 0C Model Setup: 'Clk25'
 61. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 62. Fast 1200mV 0C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[1]'
 63. Fast 1200mV 0C Model Hold: 'Clk25'
 64. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 65. Fast 1200mV 0C Model Recovery: 'Clk25'
 66. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 67. Fast 1200mV 0C Model Removal: 'Clk25'
 68. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 69. Fast 1200mV 0C Model Minimum Pulse Width: 'inst5|altpll_component|auto_generated|pll1|clk[1]'
 70. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk25'
 71. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Fast 1200mV 0C Model Metastability Report
 77. Multicorner Timing Analysis Summary
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Board Trace Model Assignments
 83. Input Transition Times
 84. Signal Integrity Metrics (Slow 1200mv 0c Model)
 85. Signal Integrity Metrics (Slow 1200mv 85c Model)
 86. Signal Integrity Metrics (Fast 1200mv 0c Model)
 87. Setup Transfers
 88. Hold Transfers
 89. Recovery Transfers
 90. Removal Transfers
 91. Report TCCS
 92. Report RSKM
 93. Unconstrained Paths
 94. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version ;
; Revision Name      ; Medipix_prj                                                      ;
; Device Family      ; Cyclone IV E                                                     ;
; Device Name        ; EP4CE75F23C8                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Enabled                                                          ;
+--------------------+------------------------------------------------------------------+


Parallel compilation attempted to use more processors than were available, which may cause increased compilation time. For lowest compilation time, correct your settings.
+---------------------------------------------+
; Parallel Compilation                        ;
+-------------------------------+-------------+
; Processors                    ; Number      ;
+-------------------------------+-------------+
; Number detected on machine    ; 4           ;
; Maximum allowed               ; 8           ;
;                               ;             ;
; Average used                  ; 1.00        ;
; Maximum used                  ; 8           ;
;                               ;             ;
; Usage by Processor            ; % Time Used ;
;     1 processor               ; 100.0%      ;
;     2-4 processors            ; < 0.1%      ;
;     5-8 processors (overused) ;   0.0%      ;
+-------------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; medipix.sdc   ; OK     ; Fri May 16 15:37:03 2014 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; altera_reserved_tck                               ; Base      ; 100.000  ; 10.0 MHz  ; 0.000 ; 50.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { altera_reserved_tck }                               ;
; Clk25                                             ; Base      ; 40.000   ; 25.0 MHz  ; 0.000 ; 20.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { Clk25 }                                             ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1000.000 ; 1.0 MHz   ; 0.000 ; 500.000 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; Clk25  ; inst5|altpll_component|auto_generated|pll1|inclk[0] ; { inst5|altpll_component|auto_generated|pll1|clk[0] } ;
; inst5|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; Clk25  ; inst5|altpll_component|auto_generated|pll1|inclk[0] ; { inst5|altpll_component|auto_generated|pll1|clk[1] } ;
+---------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 98.37 MHz  ; 98.37 MHz       ; altera_reserved_tck                               ;      ;
; 155.69 MHz ; 155.69 MHz      ; Clk25                                             ;      ;
; 200.92 MHz ; 200.92 MHz      ; inst5|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst5|altpll_component|auto_generated|pll1|clk[1] ; 15.023 ; 0.000         ;
; Clk25                                             ; 33.577 ; 0.000         ;
; altera_reserved_tck                               ; 44.917 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst5|altpll_component|auto_generated|pll1|clk[1] ; -0.325 ; -0.325        ;
; Clk25                                             ; 0.427  ; 0.000         ;
; altera_reserved_tck                               ; 0.427  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; Clk25               ; 38.289 ; 0.000         ;
; altera_reserved_tck ; 48.057 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; Clk25               ; 1.158 ; 0.000         ;
; altera_reserved_tck ; 1.395 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst5|altpll_component|auto_generated|pll1|clk[1] ; 9.653  ; 0.000         ;
; Clk25                                             ; 19.538 ; 0.000         ;
; altera_reserved_tck                               ; 49.496 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 15.023 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 4.872      ;
; 15.094 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.581     ; 4.326      ;
; 15.099 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 4.847      ;
; 15.187 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.729      ;
; 15.197 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.581     ; 4.223      ;
; 15.207 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.709      ;
; 15.233 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 4.680      ;
; 15.305 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.612      ;
; 15.319 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.581     ; 4.101      ;
; 15.338 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 4.573      ;
; 15.340 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.576      ;
; 15.341 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.575      ;
; 15.368 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.548      ;
; 15.376 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.540      ;
; 15.377 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.539      ;
; 15.379 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 4.505      ;
; 15.387 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.441      ; 5.055      ;
; 15.388 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.528      ;
; 15.398 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 4.515      ;
; 15.399 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 4.514      ;
; 15.407 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.441      ; 5.035      ;
; 15.412 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.504      ;
; 15.414 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 4.499      ;
; 15.432 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.484      ;
; 15.433 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.438      ; 5.006      ;
; 15.450 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.592     ; 3.959      ;
; 15.452 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.465      ;
; 15.453 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.464      ;
; 15.458 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 4.455      ;
; 15.471 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 4.413      ;
; 15.486 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.431      ;
; 15.505 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.442      ; 4.938      ;
; 15.517 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 4.396      ;
; 15.527 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.389      ;
; 15.530 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.387      ;
; 15.530 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.387      ;
; 15.534 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.383      ; 4.850      ;
; 15.542 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.592     ; 3.867      ;
; 15.544 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.441      ; 4.898      ;
; 15.547 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 4.388      ;
; 15.548 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.368      ;
; 15.548 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.368      ;
; 15.553 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.592     ; 3.856      ;
; 15.568 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.348      ;
; 15.574 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.581     ; 3.846      ;
; 15.575 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.341      ;
; 15.576 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 4.370      ;
; 15.583 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 4.301      ;
; 15.592 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.592     ; 3.817      ;
; 15.594 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.401      ; 4.808      ;
; 15.594 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.401      ; 4.808      ;
; 15.594 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 4.319      ;
; 15.607 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.309      ;
; 15.614 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.401      ; 4.788      ;
; 15.614 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.401      ; 4.788      ;
; 15.620 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 4.293      ;
; 15.626 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.406      ; 4.781      ;
; 15.634 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.275      ;
; 15.638 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 4.275      ;
; 15.639 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 4.274      ;
; 15.640 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.398      ; 4.759      ;
; 15.640 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.398      ; 4.759      ;
; 15.645 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.592     ; 3.764      ;
; 15.646 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.406      ; 4.761      ;
; 15.648 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.268      ;
; 15.649 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.267      ;
; 15.649 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.267      ;
; 15.651 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.266      ;
; 15.652 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.401      ; 4.750      ;
; 15.652 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.265      ;
; 15.664 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.253      ;
; 15.666 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.251      ;
; 15.669 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.247      ;
; 15.670 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.246      ;
; 15.672 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.403      ; 4.732      ;
; 15.675 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.592     ; 3.734      ;
; 15.678 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.231      ;
; 15.679 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.227      ;
; 15.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 4.215      ;
; 15.683 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.592     ; 3.726      ;
; 15.687 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var    ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 4.228      ;
; 15.688 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.401      ; 4.714      ;
; 15.696 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 4.218      ;
; 15.696 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.220      ;
; 15.697 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.219      ;
; 15.708 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.402      ; 4.695      ;
; 15.710 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.398      ; 4.689      ;
; 15.711 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 4.184      ;
; 15.711 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 4.202      ;
; 15.712 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.402      ; 4.691      ;
; 15.726 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 4.158      ;
; 15.728 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.189      ;
; 15.730 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.438      ; 4.709      ;
; 15.735 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.592     ; 3.674      ;
; 15.740 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.576     ; 3.685      ;
; 15.741 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.440      ; 4.700      ;
; 15.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.407      ; 4.664      ;
; 15.745 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var    ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 4.170      ;
; 15.747 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.442      ; 4.696      ;
; 15.752 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.164      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk25'                                                                                     ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; 33.577 ; inst1               ; inst7               ; Clk25        ; Clk25       ; 40.000       ; -0.142     ; 6.282      ;
; 34.905 ; Rst:inst10|cont[25] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 5.022      ;
; 35.022 ; Rst:inst10|cont[10] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.085     ; 4.894      ;
; 35.075 ; Rst:inst10|cont[6]  ; Rst:inst10|Out_rst  ; Clk25        ; Clk25       ; 40.000       ; -0.087     ; 4.839      ;
; 35.083 ; Rst:inst10|cont[17] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.089     ; 4.829      ;
; 35.121 ; Rst:inst10|cont[29] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.806      ;
; 35.122 ; Rst:inst10|cont[25] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.805      ;
; 35.122 ; Rst:inst10|cont[25] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.805      ;
; 35.163 ; Rst:inst10|cont[23] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.764      ;
; 35.222 ; Rst:inst10|cont[11] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.085     ; 4.694      ;
; 35.239 ; Rst:inst10|cont[10] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.085     ; 4.677      ;
; 35.239 ; Rst:inst10|cont[10] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.085     ; 4.677      ;
; 35.252 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 40.000       ; -0.085     ; 4.664      ;
; 35.257 ; Rst:inst10|cont[21] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.670      ;
; 35.276 ; Rst:inst10|cont[13] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.085     ; 4.640      ;
; 35.283 ; Rst:inst10|cont[28] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.644      ;
; 35.299 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[17] ; Clk25        ; Clk25       ; 40.000       ; -0.085     ; 4.617      ;
; 35.300 ; Rst:inst10|cont[17] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.089     ; 4.612      ;
; 35.300 ; Rst:inst10|cont[17] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.089     ; 4.612      ;
; 35.338 ; Rst:inst10|cont[29] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.589      ;
; 35.338 ; Rst:inst10|cont[29] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.589      ;
; 35.348 ; Rst:inst10|cont[12] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.085     ; 4.568      ;
; 35.362 ; Rst:inst10|cont[22] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.565      ;
; 35.372 ; Rst:inst10|cont[5]  ; Rst:inst10|Out_rst  ; Clk25        ; Clk25       ; 40.000       ; -0.083     ; 4.546      ;
; 35.374 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.087     ; 4.540      ;
; 35.380 ; Rst:inst10|cont[23] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.547      ;
; 35.380 ; Rst:inst10|cont[23] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.547      ;
; 35.397 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.085     ; 4.519      ;
; 35.432 ; Rst:inst10|cont[20] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.495      ;
; 35.436 ; Rst:inst10|cont[15] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.085     ; 4.480      ;
; 35.439 ; Rst:inst10|cont[11] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.085     ; 4.477      ;
; 35.439 ; Rst:inst10|cont[11] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.085     ; 4.477      ;
; 35.474 ; Rst:inst10|cont[21] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.453      ;
; 35.474 ; Rst:inst10|cont[21] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.453      ;
; 35.479 ; Rst:inst10|cont[25] ; Rst:inst10|cont[6]  ; Clk25        ; Clk25       ; 40.000       ; -0.072     ; 4.450      ;
; 35.493 ; Rst:inst10|cont[13] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.085     ; 4.423      ;
; 35.493 ; Rst:inst10|cont[13] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.085     ; 4.423      ;
; 35.499 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.083     ; 4.419      ;
; 35.500 ; Rst:inst10|cont[28] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.427      ;
; 35.500 ; Rst:inst10|cont[28] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.427      ;
; 35.518 ; Rst:inst10|cont[26] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.409      ;
; 35.523 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.087     ; 4.391      ;
; 35.530 ; Rst:inst10|cont[24] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.397      ;
; 35.542 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.085     ; 4.374      ;
; 35.543 ; Rst:inst10|cont[4]  ; Rst:inst10|Out_rst  ; Clk25        ; Clk25       ; 40.000       ; -0.083     ; 4.375      ;
; 35.565 ; Rst:inst10|cont[12] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.085     ; 4.351      ;
; 35.565 ; Rst:inst10|cont[12] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.085     ; 4.351      ;
; 35.579 ; Rst:inst10|cont[22] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.348      ;
; 35.579 ; Rst:inst10|cont[22] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.348      ;
; 35.591 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[31] ; Clk25        ; Clk25       ; 40.000       ; -0.099     ; 4.311      ;
; 35.591 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.087     ; 4.323      ;
; 35.596 ; Rst:inst10|cont[10] ; Rst:inst10|cont[6]  ; Clk25        ; Clk25       ; 40.000       ; -0.083     ; 4.322      ;
; 35.622 ; Rst:inst10|cont[27] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.305      ;
; 35.625 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.085     ; 4.291      ;
; 35.634 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 40.000       ; -0.083     ; 4.284      ;
; 35.647 ; Rst:inst10|cont[3]  ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.083     ; 4.271      ;
; 35.649 ; Rst:inst10|cont[20] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.278      ;
; 35.649 ; Rst:inst10|cont[20] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.278      ;
; 35.653 ; Rst:inst10|cont[15] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.085     ; 4.263      ;
; 35.653 ; Rst:inst10|cont[15] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.085     ; 4.263      ;
; 35.657 ; Rst:inst10|cont[17] ; Rst:inst10|cont[6]  ; Clk25        ; Clk25       ; 40.000       ; -0.087     ; 4.257      ;
; 35.669 ; Rst:inst10|cont[2]  ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 40.000       ; -0.083     ; 4.249      ;
; 35.681 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[17] ; Clk25        ; Clk25       ; 40.000       ; -0.083     ; 4.237      ;
; 35.685 ; Rst:inst10|cont[29] ; Rst:inst10|cont[6]  ; Clk25        ; Clk25       ; 40.000       ; -0.072     ; 4.244      ;
; 35.697 ; Rst:inst10|cont[25] ; Rst:inst10|cont[9]  ; Clk25        ; Clk25       ; 40.000       ; -0.072     ; 4.232      ;
; 35.697 ; Rst:inst10|cont[25] ; Rst:inst10|cont[17] ; Clk25        ; Clk25       ; 40.000       ; -0.072     ; 4.232      ;
; 35.699 ; Rst:inst10|cont[6]  ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 40.000       ; -0.087     ; 4.215      ;
; 35.700 ; Rst:inst10|cont[25] ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 40.000       ; -0.072     ; 4.229      ;
; 35.702 ; Rst:inst10|cont[25] ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.072     ; 4.227      ;
; 35.708 ; Rst:inst10|cont[3]  ; Rst:inst10|Out_rst  ; Clk25        ; Clk25       ; 40.000       ; -0.083     ; 4.210      ;
; 35.716 ; Rst:inst10|cont[2]  ; Rst:inst10|cont[17] ; Clk25        ; Clk25       ; 40.000       ; -0.083     ; 4.202      ;
; 35.735 ; Rst:inst10|cont[26] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.192      ;
; 35.735 ; Rst:inst10|cont[26] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.192      ;
; 35.737 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[29] ; Clk25        ; Clk25       ; 40.000       ; -0.099     ; 4.165      ;
; 35.737 ; Rst:inst10|cont[23] ; Rst:inst10|cont[6]  ; Clk25        ; Clk25       ; 40.000       ; -0.072     ; 4.192      ;
; 35.742 ; Rst:inst10|cont[2]  ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.083     ; 4.176      ;
; 35.746 ; Rst:inst10|cont[6]  ; Rst:inst10|cont[17] ; Clk25        ; Clk25       ; 40.000       ; -0.087     ; 4.168      ;
; 35.747 ; Rst:inst10|cont[24] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.180      ;
; 35.747 ; Rst:inst10|cont[24] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.180      ;
; 35.759 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.085     ; 4.157      ;
; 35.762 ; Rst:inst10|cont[16] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.087     ; 4.152      ;
; 35.767 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[30] ; Clk25        ; Clk25       ; 40.000       ; -0.099     ; 4.135      ;
; 35.773 ; Rst:inst10|cont[3]  ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.085     ; 4.143      ;
; 35.775 ; Rst:inst10|cont[17] ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.087     ; 4.139      ;
; 35.782 ; Rst:inst10|cont[3]  ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 40.000       ; -0.083     ; 4.136      ;
; 35.793 ; Rst:inst10|cont[5]  ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.083     ; 4.125      ;
; 35.796 ; Rst:inst10|cont[11] ; Rst:inst10|cont[6]  ; Clk25        ; Clk25       ; 40.000       ; -0.083     ; 4.122      ;
; 35.801 ; Rst:inst10|cont[6]  ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.087     ; 4.113      ;
; 35.814 ; Rst:inst10|cont[10] ; Rst:inst10|cont[9]  ; Clk25        ; Clk25       ; 40.000       ; -0.083     ; 4.104      ;
; 35.814 ; Rst:inst10|cont[10] ; Rst:inst10|cont[17] ; Clk25        ; Clk25       ; 40.000       ; -0.083     ; 4.104      ;
; 35.815 ; Rst:inst10|cont[4]  ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 40.000       ; -0.083     ; 4.103      ;
; 35.817 ; Rst:inst10|cont[10] ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 40.000       ; -0.083     ; 4.101      ;
; 35.819 ; Rst:inst10|cont[10] ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.083     ; 4.099      ;
; 35.829 ; Rst:inst10|cont[3]  ; Rst:inst10|cont[17] ; Clk25        ; Clk25       ; 40.000       ; -0.083     ; 4.089      ;
; 35.831 ; Rst:inst10|cont[21] ; Rst:inst10|cont[6]  ; Clk25        ; Clk25       ; 40.000       ; -0.072     ; 4.098      ;
; 35.839 ; Rst:inst10|cont[27] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.088      ;
; 35.839 ; Rst:inst10|cont[27] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.088      ;
; 35.849 ; Rst:inst10|cont[17] ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 40.000       ; -0.087     ; 4.065      ;
; 35.850 ; Rst:inst10|cont[13] ; Rst:inst10|cont[6]  ; Clk25        ; Clk25       ; 40.000       ; -0.083     ; 4.068      ;
; 35.857 ; Rst:inst10|cont[28] ; Rst:inst10|cont[6]  ; Clk25        ; Clk25       ; 40.000       ; -0.072     ; 4.072      ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.917 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 5.222      ;
; 45.041 ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 5.092      ;
; 45.105 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 5.028      ;
; 45.152 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 4.981      ;
; 45.187 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.127      ; 4.941      ;
; 45.231 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 4.908      ;
; 46.298 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 3.840      ;
; 46.306 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.127      ; 3.822      ;
; 46.394 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 3.735      ;
; 46.499 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 3.640      ;
; 46.537 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 3.595      ;
; 46.565 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 3.568      ;
; 46.686 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 3.447      ;
; 46.689 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 3.444      ;
; 46.802 ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 3.331      ;
; 46.804 ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 3.329      ;
; 46.878 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 3.255      ;
; 46.931 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 3.202      ;
; 47.255 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.891      ;
; 47.400 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 2.739      ;
; 48.042 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 2.091      ;
; 48.225 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 1.913      ;
; 94.237 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.670      ;
; 94.237 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.670      ;
; 94.237 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.670      ;
; 94.237 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.670      ;
; 94.237 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.670      ;
; 94.237 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.670      ;
; 94.237 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.670      ;
; 94.237 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.670      ;
; 94.237 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.670      ;
; 94.237 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.670      ;
; 94.425 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.476      ;
; 94.425 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.476      ;
; 94.425 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.476      ;
; 94.425 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.476      ;
; 94.425 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.476      ;
; 94.425 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.476      ;
; 94.425 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.476      ;
; 94.425 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.476      ;
; 94.425 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.476      ;
; 94.425 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.476      ;
; 94.507 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.389      ;
; 94.507 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.389      ;
; 94.507 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.389      ;
; 94.507 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.389      ;
; 94.507 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.389      ;
; 94.507 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.389      ;
; 94.507 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.389      ;
; 94.507 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.389      ;
; 94.507 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.389      ;
; 94.507 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.389      ;
; 94.551 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.356      ;
; 94.551 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.356      ;
; 94.551 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.356      ;
; 94.551 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.356      ;
; 94.551 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.356      ;
; 94.551 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.356      ;
; 94.551 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.356      ;
; 94.551 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.356      ;
; 94.551 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.356      ;
; 94.551 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.356      ;
; 94.909 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.404     ; 4.688      ;
; 94.909 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.404     ; 4.688      ;
; 94.961 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.937      ;
; 94.961 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.937      ;
; 94.961 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.937      ;
; 94.972 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.404     ; 4.625      ;
; 94.973 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.404     ; 4.624      ;
; 95.012 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.907      ;
; 95.012 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.907      ;
; 95.012 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.907      ;
; 95.012 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.907      ;
; 95.012 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.907      ;
; 95.012 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.907      ;
; 95.012 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.907      ;
; 95.012 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.907      ;
; 95.012 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.907      ;
; 95.110 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.404     ; 4.487      ;
; 95.115 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.787      ;
; 95.144 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.404     ; 4.453      ;
; 95.227 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.680      ;
; 95.227 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.680      ;
; 95.227 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.680      ;
; 95.227 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.680      ;
; 95.227 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.680      ;
; 95.227 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.680      ;
; 95.227 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.680      ;
; 95.227 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.680      ;
; 95.227 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.680      ;
; 95.227 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.680      ;
; 95.236 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.665      ;
; 95.236 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.665      ;
; 95.236 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.665      ;
; 95.236 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.665      ;
; 95.236 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.665      ;
; 95.236 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.665      ;
; 95.236 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.665      ;
; 95.236 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.665      ;
; 95.236 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.665      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.325 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                                                                                                                                                                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.642      ; 4.619      ;
; -0.248 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                                                                                                                                                                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.642      ; 4.696      ;
; 0.408  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.746      ;
; 0.410  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.489      ; 1.173      ;
; 0.412  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.490      ; 1.176      ;
; 0.419  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.489      ; 1.182      ;
; 0.427  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.428  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.442  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.199      ;
; 0.445  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.202      ;
; 0.453  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 0.793      ;
; 0.454  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 0.794      ;
; 0.464  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.462      ; 1.200      ;
; 0.476  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.793      ;
; 0.476  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.794      ;
; 0.477  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.794      ;
; 0.486  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.803      ;
; 0.500  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                  ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.819      ;
; 0.510  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.827      ;
; 0.528  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.634      ; 1.394      ;
; 0.548  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.634      ; 1.414      ;
; 0.549  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.634      ; 1.415      ;
; 0.553  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.634      ; 1.419      ;
; 0.616  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.934      ;
; 0.619  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.937      ;
; 0.623  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.942      ;
; 0.625  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.943      ;
; 0.627  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.945      ;
; 0.628  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.946      ;
; 0.631  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.948      ;
; 0.642  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.961      ;
; 0.663  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.980      ;
; 0.670  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.989      ;
; 0.675  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.993      ;
; 0.688  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[2]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.004      ;
; 0.697  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.016      ;
; 0.714  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.033      ;
; 0.718  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.037      ;
; 0.721  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.039      ;
; 0.725  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.470      ; 1.469      ;
; 0.725  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.043      ;
; 0.729  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.471      ; 1.474      ;
; 0.745  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.471      ; 1.490      ;
; 0.747  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.064      ;
; 0.748  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.498      ;
; 0.754  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.072      ;
; 0.758  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.076      ;
; 0.763  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.462      ; 1.499      ;
; 0.763  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.471      ; 1.508      ;
; 0.764  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.462      ; 1.500      ;
; 0.768  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.518      ;
; 0.773  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.091      ;
; 0.861  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.177      ;
; 0.872  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.190      ;
; 0.890  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.581      ; 1.703      ;
; 0.893  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 1.704      ;
; 0.909  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.228      ;
; 0.943  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.264      ;
; 0.954  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.271      ;
; 0.978  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.300      ;
; 0.978  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.300      ;
; 0.981  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.303      ;
; 0.982  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.304      ;
; 0.982  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.304      ;
; 0.982  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.298      ;
; 0.983  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[2]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.299      ;
; 0.984  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.306      ;
; 0.990  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.312      ;
; 0.991  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.313      ;
; 0.996  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.753      ;
; 0.997  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.319      ;
; 1.000  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.322      ;
; 1.000  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.322      ;
; 1.001  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.323      ;
; 1.002  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.324      ;
; 1.002  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.324      ;
; 1.003  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.325      ;
; 1.004  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.312      ;
; 1.004  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.326      ;
; 1.006  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.328      ;
; 1.006  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.328      ;
; 1.008  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.331      ;
; 1.009  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.332      ;
; 1.011  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.342      ;
; 1.015  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.337      ;
; 1.027  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.335      ;
; 1.028  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.350      ;
; 1.029  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.337      ;
; 1.030  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.352      ;
; 1.031  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.471      ; 1.776      ;
; 1.035  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.358      ;
; 1.035  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.358      ;
; 1.036  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.358      ;
; 1.036  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.632      ; 1.900      ;
; 1.036  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.632      ; 1.900      ;
; 1.037  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.359      ;
; 1.037  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.338      ;
; 1.038  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.632      ; 1.902      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk25'                                                                                     ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; 0.427 ; inst                ; inst                ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 0.746      ;
; 0.429 ; inst7               ; inst7               ; Clk25        ; Clk25       ; 0.000        ; 0.085      ; 0.746      ;
; 0.475 ; inst                ; inst1               ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 0.794      ;
; 0.478 ; inst7               ; inst4               ; Clk25        ; Clk25       ; 0.000        ; 0.085      ; 0.795      ;
; 0.692 ; inst4               ; inst7               ; Clk25        ; Clk25       ; 0.000        ; 0.085      ; 1.009      ;
; 0.734 ; Rst:inst10|cont[15] ; Rst:inst10|cont[15] ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.053      ;
; 0.734 ; Rst:inst10|cont[13] ; Rst:inst10|cont[13] ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.053      ;
; 0.734 ; Rst:inst10|cont[3]  ; Rst:inst10|cont[3]  ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.053      ;
; 0.735 ; Rst:inst10|cont[11] ; Rst:inst10|cont[11] ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.054      ;
; 0.735 ; Rst:inst10|cont[5]  ; Rst:inst10|cont[5]  ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.054      ;
; 0.735 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[1]  ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.054      ;
; 0.737 ; Rst:inst10|cont[7]  ; Rst:inst10|cont[7]  ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.056      ;
; 0.737 ; Rst:inst10|cont[29] ; Rst:inst10|cont[29] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.055      ;
; 0.737 ; Rst:inst10|cont[27] ; Rst:inst10|cont[27] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.055      ;
; 0.737 ; Rst:inst10|cont[21] ; Rst:inst10|cont[21] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.055      ;
; 0.737 ; Rst:inst10|cont[2]  ; Rst:inst10|cont[2]  ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.056      ;
; 0.738 ; Rst:inst10|cont[31] ; Rst:inst10|cont[31] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.056      ;
; 0.738 ; Rst:inst10|cont[10] ; Rst:inst10|cont[10] ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.057      ;
; 0.738 ; Rst:inst10|cont[12] ; Rst:inst10|cont[12] ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.057      ;
; 0.738 ; Rst:inst10|cont[4]  ; Rst:inst10|cont[4]  ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.057      ;
; 0.739 ; Rst:inst10|cont[8]  ; Rst:inst10|cont[8]  ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.058      ;
; 0.739 ; Rst:inst10|cont[25] ; Rst:inst10|cont[25] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.057      ;
; 0.739 ; Rst:inst10|cont[23] ; Rst:inst10|cont[23] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.057      ;
; 0.739 ; Rst:inst10|cont[22] ; Rst:inst10|cont[22] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.057      ;
; 0.740 ; Rst:inst10|cont[30] ; Rst:inst10|cont[30] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.058      ;
; 0.740 ; Rst:inst10|cont[20] ; Rst:inst10|cont[20] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.058      ;
; 0.740 ; inst1               ; inst                ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.059      ;
; 0.741 ; Rst:inst10|cont[24] ; Rst:inst10|cont[24] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.059      ;
; 0.741 ; Rst:inst10|cont[28] ; Rst:inst10|cont[28] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.059      ;
; 0.741 ; Rst:inst10|cont[26] ; Rst:inst10|cont[26] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.059      ;
; 1.034 ; Rst:inst10|cont[18] ; Rst:inst10|Out_rst  ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.353      ;
; 1.065 ; Rst:inst10|cont[17] ; Rst:inst10|Out_rst  ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.384      ;
; 1.089 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[2]  ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.408      ;
; 1.089 ; Rst:inst10|cont[3]  ; Rst:inst10|cont[4]  ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.408      ;
; 1.090 ; Rst:inst10|cont[11] ; Rst:inst10|cont[12] ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.409      ;
; 1.091 ; Rst:inst10|cont[7]  ; Rst:inst10|cont[8]  ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.410      ;
; 1.092 ; Rst:inst10|cont[21] ; Rst:inst10|cont[22] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.410      ;
; 1.092 ; Rst:inst10|cont[29] ; Rst:inst10|cont[30] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.410      ;
; 1.092 ; Rst:inst10|cont[27] ; Rst:inst10|cont[28] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.410      ;
; 1.093 ; Rst:inst10|cont[23] ; Rst:inst10|cont[24] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.411      ;
; 1.093 ; Rst:inst10|cont[25] ; Rst:inst10|cont[26] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.411      ;
; 1.098 ; Rst:inst10|cont[2]  ; Rst:inst10|cont[3]  ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.417      ;
; 1.099 ; Rst:inst10|cont[12] ; Rst:inst10|cont[13] ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.418      ;
; 1.099 ; Rst:inst10|cont[10] ; Rst:inst10|cont[11] ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.418      ;
; 1.099 ; Rst:inst10|cont[4]  ; Rst:inst10|cont[5]  ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.418      ;
; 1.100 ; Rst:inst10|cont[22] ; Rst:inst10|cont[23] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.418      ;
; 1.101 ; Rst:inst10|cont[20] ; Rst:inst10|cont[21] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.419      ;
; 1.101 ; Rst:inst10|cont[30] ; Rst:inst10|cont[31] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.419      ;
; 1.102 ; Rst:inst10|cont[28] ; Rst:inst10|cont[29] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.420      ;
; 1.102 ; Rst:inst10|cont[26] ; Rst:inst10|cont[27] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.420      ;
; 1.102 ; Rst:inst10|cont[24] ; Rst:inst10|cont[25] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.420      ;
; 1.107 ; Rst:inst10|cont[2]  ; Rst:inst10|cont[4]  ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.426      ;
; 1.108 ; Rst:inst10|cont[10] ; Rst:inst10|cont[12] ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.427      ;
; 1.109 ; Rst:inst10|cont[8]  ; Rst:inst10|cont[10] ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.428      ;
; 1.109 ; Rst:inst10|cont[22] ; Rst:inst10|cont[24] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.427      ;
; 1.110 ; Rst:inst10|cont[20] ; Rst:inst10|cont[22] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.428      ;
; 1.111 ; Rst:inst10|cont[28] ; Rst:inst10|cont[30] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.429      ;
; 1.111 ; Rst:inst10|cont[26] ; Rst:inst10|cont[28] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.429      ;
; 1.111 ; Rst:inst10|cont[24] ; Rst:inst10|cont[26] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.429      ;
; 1.220 ; Rst:inst10|cont[13] ; Rst:inst10|cont[15] ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.539      ;
; 1.220 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[3]  ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.539      ;
; 1.220 ; Rst:inst10|cont[3]  ; Rst:inst10|cont[5]  ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.539      ;
; 1.221 ; Rst:inst10|cont[5]  ; Rst:inst10|cont[7]  ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.540      ;
; 1.221 ; Rst:inst10|cont[11] ; Rst:inst10|cont[13] ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.540      ;
; 1.223 ; Rst:inst10|cont[21] ; Rst:inst10|cont[23] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.541      ;
; 1.223 ; Rst:inst10|cont[29] ; Rst:inst10|cont[31] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.541      ;
; 1.223 ; Rst:inst10|cont[27] ; Rst:inst10|cont[29] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.541      ;
; 1.224 ; Rst:inst10|cont[25] ; Rst:inst10|cont[27] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.542      ;
; 1.224 ; Rst:inst10|cont[23] ; Rst:inst10|cont[25] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.542      ;
; 1.229 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[4]  ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.548      ;
; 1.230 ; Rst:inst10|cont[5]  ; Rst:inst10|cont[8]  ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.549      ;
; 1.231 ; Rst:inst10|cont[7]  ; Rst:inst10|cont[10] ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.550      ;
; 1.232 ; Rst:inst10|cont[21] ; Rst:inst10|cont[24] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.550      ;
; 1.232 ; Rst:inst10|cont[27] ; Rst:inst10|cont[30] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.550      ;
; 1.233 ; Rst:inst10|cont[25] ; Rst:inst10|cont[28] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.551      ;
; 1.233 ; Rst:inst10|cont[23] ; Rst:inst10|cont[26] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.551      ;
; 1.238 ; Rst:inst10|cont[2]  ; Rst:inst10|cont[5]  ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.557      ;
; 1.239 ; Rst:inst10|cont[12] ; Rst:inst10|cont[15] ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.558      ;
; 1.239 ; Rst:inst10|cont[4]  ; Rst:inst10|cont[7]  ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.558      ;
; 1.239 ; Rst:inst10|cont[10] ; Rst:inst10|cont[13] ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.558      ;
; 1.240 ; Rst:inst10|cont[8]  ; Rst:inst10|cont[11] ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.559      ;
; 1.240 ; Rst:inst10|cont[22] ; Rst:inst10|cont[25] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.558      ;
; 1.241 ; Rst:inst10|cont[20] ; Rst:inst10|cont[23] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.559      ;
; 1.242 ; Rst:inst10|cont[28] ; Rst:inst10|cont[31] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.560      ;
; 1.242 ; Rst:inst10|cont[26] ; Rst:inst10|cont[29] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.560      ;
; 1.242 ; Rst:inst10|cont[24] ; Rst:inst10|cont[27] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.560      ;
; 1.248 ; Rst:inst10|cont[4]  ; Rst:inst10|cont[8]  ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.567      ;
; 1.249 ; Rst:inst10|cont[8]  ; Rst:inst10|cont[12] ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.568      ;
; 1.249 ; Rst:inst10|cont[22] ; Rst:inst10|cont[26] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.567      ;
; 1.250 ; Rst:inst10|cont[20] ; Rst:inst10|cont[24] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.568      ;
; 1.251 ; Rst:inst10|cont[26] ; Rst:inst10|cont[30] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.569      ;
; 1.251 ; Rst:inst10|cont[24] ; Rst:inst10|cont[28] ; Clk25        ; Clk25       ; 0.000        ; 0.086      ; 1.569      ;
; 1.259 ; Rst:inst10|cont[19] ; Rst:inst10|Out_rst  ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.578      ;
; 1.298 ; Rst:inst10|cont[14] ; Rst:inst10|cont[15] ; Clk25        ; Clk25       ; 0.000        ; 0.085      ; 1.615      ;
; 1.309 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[1]  ; Clk25        ; Clk25       ; 0.000        ; 0.085      ; 1.626      ;
; 1.323 ; Rst:inst10|cont[18] ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.642      ;
; 1.326 ; Rst:inst10|cont[18] ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.645      ;
; 1.328 ; Rst:inst10|cont[18] ; Rst:inst10|cont[17] ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.647      ;
; 1.328 ; Rst:inst10|cont[18] ; Rst:inst10|cont[9]  ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.647      ;
; 1.334 ; Rst:inst10|cont[9]  ; Rst:inst10|cont[10] ; Clk25        ; Clk25       ; 0.000        ; 0.083      ; 1.649      ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.427 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.746      ;
; 0.428 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.746      ;
; 0.440 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.758      ;
; 0.440 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.758      ;
; 0.466 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.785      ;
; 0.466 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.784      ;
; 0.467 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.786      ;
; 0.467 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.785      ;
; 0.467 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.785      ;
; 0.474 ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.793      ;
; 0.474 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.793      ;
; 0.474 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.793      ;
; 0.474 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.793      ;
; 0.474 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.793      ;
; 0.474 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.793      ;
; 0.475 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.794      ;
; 0.475 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.794      ;
; 0.475 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.794      ;
; 0.475 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.793      ;
; 0.475 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.794      ;
; 0.475 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.794      ;
; 0.475 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.794      ;
; 0.475 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.793      ;
; 0.475 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.794      ;
; 0.475 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.794      ;
; 0.476 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.795      ;
; 0.476 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.795      ;
; 0.476 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.795      ;
; 0.476 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.795      ;
; 0.476 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.795      ;
; 0.476 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.794      ;
; 0.476 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.795      ;
; 0.476 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.795      ;
; 0.476 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.794      ;
; 0.476 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.794      ;
; 0.476 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.795      ;
; 0.476 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.794      ;
; 0.476 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.794      ;
; 0.476 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.795      ;
; 0.476 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.795      ;
; 0.476 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.795      ;
; 0.476 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.794      ;
; 0.477 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.796      ;
; 0.477 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.796      ;
; 0.477 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.795      ;
; 0.478 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.796      ;
; 0.478 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.797      ;
; 0.478 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.797      ;
; 0.478 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.797      ;
; 0.478 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.796      ;
; 0.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.797      ;
; 0.481 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.800      ;
; 0.481 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.800      ;
; 0.482 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.801      ;
; 0.482 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.801      ;
; 0.483 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                             ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.802      ;
; 0.483 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.801      ;
; 0.483 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.802      ;
; 0.483 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.801      ;
; 0.483 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.802      ;
; 0.484 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.802      ;
; 0.485 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                             ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.804      ;
; 0.485 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.803      ;
; 0.486 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.161      ;
; 0.489 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.164      ;
; 0.490 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.809      ;
; 0.492 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.810      ;
; 0.492 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.810      ;
; 0.493 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                             ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.812      ;
; 0.495 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.170      ;
; 0.500 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.819      ;
; 0.500 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.819      ;
; 0.500 ; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.819      ;
; 0.501 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.819      ;
; 0.501 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.820      ;
; 0.502 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.821      ;
; 0.502 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.820      ;
; 0.508 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.827      ;
; 0.513 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.831      ;
; 0.528 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.203      ;
; 0.534 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.209      ;
; 0.542 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.217      ;
; 0.615 ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.934      ;
; 0.615 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.934      ;
; 0.615 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.934      ;
; 0.615 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.934      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Clk25'                                                                     ;
+--------+--------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+---------+--------------+-------------+--------------+------------+------------+
; 38.289 ; Rst:inst10|Out_rst ; inst1   ; Clk25        ; Clk25       ; 40.000       ; -0.087     ; 1.625      ;
; 38.289 ; Rst:inst10|Out_rst ; inst    ; Clk25        ; Clk25       ; 40.000       ; -0.087     ; 1.625      ;
+--------+--------------------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.057 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 2.076      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.701      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.694      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.695      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.701      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.694      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.705      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.695      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.701      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.694      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.701      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.695      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.701      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.694      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.701      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.695      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.701      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.694      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.701      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.695      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.694      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.695      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.694      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.694      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.694      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.705      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.694      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.694      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.694      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.694      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.694      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.694      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.695      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.694      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.695      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.700      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.696      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.696      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.695      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.700      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.696      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.695      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.700      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.696      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.695      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.695      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.690      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.690      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.690      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.690      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.700      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.690      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.700      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.690      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.700      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.690      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.700      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.690      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.700      ;
; 95.220 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.690      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.696      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.696      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.696      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.696      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.696      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.696      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.696      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.681      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.681      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.681      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.696      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.681      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.681      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.681      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.681      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.681      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.681      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.696      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.696      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.696      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.696      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.687      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.687      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.687      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.687      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.687      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.683      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.683      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.683      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.683      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.683      ;
; 95.221 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.683      ;
; 97.276 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.628      ;
; 97.435 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.490      ;
; 97.435 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.490      ;
; 97.435 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.490      ;
; 97.435 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.490      ;
; 97.435 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.490      ;
; 97.435 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.490      ;
; 97.435 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.490      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Clk25'                                                                     ;
+-------+--------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+---------+--------------+-------------+--------------+------------+------------+
; 1.158 ; Rst:inst10|Out_rst ; inst1   ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.477      ;
; 1.158 ; Rst:inst10|Out_rst ; inst    ; Clk25        ; Clk25       ; 0.000        ; 0.087      ; 1.477      ;
+-------+--------------------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.395 ; sld_hub:auto_hub|virtual_ir_scan_reg                                           ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.714      ;
; 1.876 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.190      ;
; 1.876 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.190      ;
; 1.876 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.190      ;
; 1.884 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.198      ;
; 1.884 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.198      ;
; 1.884 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.198      ;
; 1.884 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.198      ;
; 1.884 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.198      ;
; 1.884 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.198      ;
; 1.896 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.204      ;
; 1.896 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.204      ;
; 1.918 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.232      ;
; 1.918 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.232      ;
; 1.918 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.232      ;
; 1.918 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.232      ;
; 1.918 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.232      ;
; 1.918 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.232      ;
; 1.918 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.232      ;
; 1.918 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.232      ;
; 1.918 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.232      ;
; 1.918 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.232      ;
; 1.918 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.232      ;
; 1.918 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.232      ;
; 1.918 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.232      ;
; 1.918 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.232      ;
; 1.918 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.232      ;
; 1.918 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.232      ;
; 1.947 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.276      ;
; 1.947 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.276      ;
; 1.947 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.276      ;
; 1.947 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.276      ;
; 1.947 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.276      ;
; 1.947 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.276      ;
; 1.947 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.276      ;
; 1.947 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.276      ;
; 1.947 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.276      ;
; 1.947 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.276      ;
; 1.947 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.276      ;
; 1.947 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.276      ;
; 2.143 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.451      ;
; 4.117 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.436      ;
; 4.117 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.436      ;
; 4.117 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.436      ;
; 4.117 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.436      ;
; 4.117 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.436      ;
; 4.117 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.436      ;
; 4.117 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.436      ;
; 4.117 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.436      ;
; 4.117 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.436      ;
; 4.117 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.436      ;
; 4.117 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.436      ;
; 4.117 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.436      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.436      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.436      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.436      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.436      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 4.438      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.436      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 4.438      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 4.438      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 4.438      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 4.438      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.436      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 4.438      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 4.438      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.436      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.436      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.436      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.436      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.436      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 4.438      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.436      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.436      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.436      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.436      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 4.438      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.436      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 4.438      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 4.438      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 4.442      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.437      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.437      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 4.438      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 4.442      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.437      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 4.442      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.437      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.432      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.432      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.432      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.432      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 4.442      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.432      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 4.442      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.432      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 4.442      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.432      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 4.442      ;
; 4.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.432      ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst5|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.653 ; 9.873        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ;
; 9.653 ; 9.873        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                       ;
; 9.653 ; 9.873        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                       ;
; 9.653 ; 9.873        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                       ;
; 9.653 ; 9.873        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                       ;
; 9.653 ; 9.873        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                       ;
; 9.653 ; 9.873        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                       ;
; 9.653 ; 9.873        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                       ;
; 9.653 ; 9.873        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                       ;
; 9.653 ; 9.873        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                       ;
; 9.655 ; 9.875        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                           ;
; 9.655 ; 9.875        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                                                                                                                                      ;
; 9.655 ; 9.875        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                                                                                                                                      ;
; 9.655 ; 9.875        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                                                                                                                      ;
; 9.655 ; 9.875        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                                                                                                                                      ;
; 9.655 ; 9.875        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                                                                                                                                      ;
; 9.655 ; 9.875        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                                                                                                                                      ;
; 9.655 ; 9.875        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                                                                                                                                      ;
; 9.655 ; 9.875        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                                                                                                                      ;
; 9.656 ; 9.876        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                           ;
; 9.656 ; 9.876        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ;
; 9.656 ; 9.876        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ;
; 9.673 ; 9.893        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                       ;
; 9.673 ; 9.893        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                       ;
; 9.673 ; 9.893        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ;
; 9.673 ; 9.893        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                       ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]                                                                                                                                                                                                            ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                                                                                                                                                                            ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                       ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                      ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                      ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]                                                                                                                                                      ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                                                                                                                                      ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                                                                                                                                      ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]                                                                                                                                                      ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                       ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]                                                                                                                                                      ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                       ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                       ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                       ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                       ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                       ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                       ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                       ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                       ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                      ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                      ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]                                                                                                                                                      ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]                                                                                                                                                      ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]                                                                                                                                                      ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]                                                                                                                                                      ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                       ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]                                                                                                                                                      ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                       ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                       ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                       ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                       ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                       ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                       ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                       ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                  ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                  ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                  ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                  ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                  ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff   ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff   ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ;
; 9.674 ; 9.894        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                       ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ;
; 9.676 ; 9.896        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ;
; 9.676 ; 9.896        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ;
; 9.676 ; 9.896        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ;
; 9.676 ; 9.896        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ;
; 9.676 ; 9.896        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ;
; 9.676 ; 9.896        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ;
; 9.676 ; 9.896        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ;
; 9.676 ; 9.896        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                            ;
; 9.676 ; 9.896        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]                                                                                                                                                                                                            ;
; 9.676 ; 9.896        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[2]                                                                                                                                                                                                            ;
; 9.676 ; 9.896        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                      ;
; 9.676 ; 9.896        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                      ;
; 9.676 ; 9.896        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                                                                                                                                      ;
; 9.676 ; 9.896        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]                                                                                                                                                      ;
; 9.676 ; 9.896        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                       ;
; 9.676 ; 9.896        ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk25'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 19.538 ; 19.758       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[20]                                         ;
; 19.538 ; 19.758       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[21]                                         ;
; 19.538 ; 19.758       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[22]                                         ;
; 19.538 ; 19.758       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[23]                                         ;
; 19.538 ; 19.758       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[24]                                         ;
; 19.538 ; 19.758       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[25]                                         ;
; 19.538 ; 19.758       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[26]                                         ;
; 19.538 ; 19.758       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[27]                                         ;
; 19.538 ; 19.758       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[28]                                         ;
; 19.538 ; 19.758       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[29]                                         ;
; 19.538 ; 19.758       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[30]                                         ;
; 19.538 ; 19.758       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[31]                                         ;
; 19.539 ; 19.759       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; inst4                                                       ;
; 19.539 ; 19.759       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; inst7                                                       ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|Out_rst                                          ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[0]                                          ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[10]                                         ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[11]                                         ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[12]                                         ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[13]                                         ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[14]                                         ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[15]                                         ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[16]                                         ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[17]                                         ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[18]                                         ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[19]                                         ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[1]                                          ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[2]                                          ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[3]                                          ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[4]                                          ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[5]                                          ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[6]                                          ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[7]                                          ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[8]                                          ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[9]                                          ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; inst                                                        ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; Clk25 ; Rise       ; inst1                                                       ;
; 19.803 ; 19.803       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst5|altpll_component|auto_generated|pll1|inclk[0]         ;
; 19.807 ; 19.807       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[20]|clk                                         ;
; 19.807 ; 19.807       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[21]|clk                                         ;
; 19.807 ; 19.807       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[22]|clk                                         ;
; 19.807 ; 19.807       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[23]|clk                                         ;
; 19.807 ; 19.807       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[24]|clk                                         ;
; 19.807 ; 19.807       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[25]|clk                                         ;
; 19.807 ; 19.807       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[26]|clk                                         ;
; 19.807 ; 19.807       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[27]|clk                                         ;
; 19.807 ; 19.807       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[28]|clk                                         ;
; 19.807 ; 19.807       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[29]|clk                                         ;
; 19.807 ; 19.807       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[30]|clk                                         ;
; 19.807 ; 19.807       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[31]|clk                                         ;
; 19.808 ; 19.808       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst4|clk                                                   ;
; 19.808 ; 19.808       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst7|clk                                                   ;
; 19.812 ; 19.812       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|Out_rst|clk                                          ;
; 19.812 ; 19.812       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[0]|clk                                          ;
; 19.812 ; 19.812       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[10]|clk                                         ;
; 19.812 ; 19.812       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[11]|clk                                         ;
; 19.812 ; 19.812       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[12]|clk                                         ;
; 19.812 ; 19.812       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[13]|clk                                         ;
; 19.812 ; 19.812       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[14]|clk                                         ;
; 19.812 ; 19.812       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[15]|clk                                         ;
; 19.812 ; 19.812       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[16]|clk                                         ;
; 19.812 ; 19.812       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[17]|clk                                         ;
; 19.812 ; 19.812       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[18]|clk                                         ;
; 19.812 ; 19.812       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[19]|clk                                         ;
; 19.812 ; 19.812       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[1]|clk                                          ;
; 19.812 ; 19.812       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[2]|clk                                          ;
; 19.812 ; 19.812       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[3]|clk                                          ;
; 19.812 ; 19.812       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[4]|clk                                          ;
; 19.812 ; 19.812       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[5]|clk                                          ;
; 19.812 ; 19.812       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[6]|clk                                          ;
; 19.812 ; 19.812       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[7]|clk                                          ;
; 19.812 ; 19.812       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[8]|clk                                          ;
; 19.812 ; 19.812       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[9]|clk                                          ;
; 19.812 ; 19.812       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst1|clk                                                   ;
; 19.812 ; 19.812       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst|clk                                                    ;
; 19.825 ; 19.825       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; Clk25~inputclkctrl|inclk[0]                                 ;
; 19.825 ; 19.825       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; Clk25~inputclkctrl|outclk                                   ;
; 19.838 ; 19.838       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; Clk25~input|o                                               ;
; 19.855 ; 19.855       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.855 ; 19.855       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[1]           ;
; 19.855 ; 19.855       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst5|altpll_component|auto_generated|pll1|observablevcoout ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; Clk25~input|i                                               ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; Clk25~input|i                                               ;
; 20.047 ; 20.235       ; 0.188          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|Out_rst                                          ;
; 20.047 ; 20.235       ; 0.188          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[17]                                         ;
; 20.047 ; 20.235       ; 0.188          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[18]                                         ;
; 20.047 ; 20.235       ; 0.188          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[19]                                         ;
; 20.047 ; 20.235       ; 0.188          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[6]                                          ;
; 20.047 ; 20.235       ; 0.188          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[9]                                          ;
; 20.047 ; 20.235       ; 0.188          ; Low Pulse Width  ; Clk25 ; Rise       ; inst                                                        ;
; 20.047 ; 20.235       ; 0.188          ; Low Pulse Width  ; Clk25 ; Rise       ; inst1                                                       ;
; 20.048 ; 20.236       ; 0.188          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[0]                                          ;
; 20.048 ; 20.236       ; 0.188          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[10]                                         ;
; 20.048 ; 20.236       ; 0.188          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[11]                                         ;
; 20.048 ; 20.236       ; 0.188          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[12]                                         ;
; 20.048 ; 20.236       ; 0.188          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[13]                                         ;
; 20.048 ; 20.236       ; 0.188          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[14]                                         ;
; 20.048 ; 20.236       ; 0.188          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[15]                                         ;
; 20.048 ; 20.236       ; 0.188          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[16]                                         ;
; 20.048 ; 20.236       ; 0.188          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[1]                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.496 ; 49.731       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0                                                                        ;
; 49.561 ; 49.781       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ;
; 49.618 ; 49.806       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                  ;
; 49.618 ; 49.806       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                  ;
; 49.618 ; 49.806       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                  ;
; 49.618 ; 49.806       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                  ;
; 49.618 ; 49.806       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                  ;
; 49.618 ; 49.806       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                  ;
; 49.618 ; 49.806       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                  ;
; 49.618 ; 49.806       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                  ;
; 49.618 ; 49.806       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                  ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                   ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                           ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                            ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                            ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                            ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                            ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                            ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                            ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                            ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                            ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                            ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                            ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                             ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                       ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                       ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                       ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                       ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                       ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                        ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                        ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                       ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                        ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                ;
; 49.619 ; 49.807       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                 ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                 ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                 ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                                 ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                                  ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                              ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                 ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                 ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                 ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                 ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                 ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                 ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                 ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                 ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                 ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[0] ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[1] ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[2] ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                          ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]                          ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2]                          ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]                          ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]                          ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]                          ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]                          ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7]                          ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8]                          ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                          ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[0]                ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[1]                ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[2]                ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[3]                ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[4]                ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                   ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                              ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                              ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                              ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                              ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                              ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                              ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                          ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                          ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                          ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                          ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                          ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                      ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                      ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                      ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                      ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                 ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                 ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                 ;
; 49.620 ; 49.808       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                 ;
; 49.621 ; 49.809       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                               ;
; 49.622 ; 49.810       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                           ;
; 49.622 ; 49.810       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                           ;
; 49.622 ; 49.810       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.025 ; 4.135 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.229 ; 7.189 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.373 ; -0.524 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.603 ; -1.617 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data_out_Mdpx       ; Clk25               ; 12.307 ; 12.492 ; Rise       ; Clk25               ;
; En_out_Mdpx         ; Clk25               ; 11.204 ; 11.157 ; Rise       ; Clk25               ;
; altera_reserved_tdo ; altera_reserved_tck ; 15.343 ; 16.111 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data_out_Mdpx       ; Clk25               ; 11.859 ; 12.038 ; Rise       ; Clk25               ;
; En_out_Mdpx         ; Clk25               ; 10.812 ; 10.771 ; Rise       ; Clk25               ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.897 ; 13.665 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 107.78 MHz ; 107.78 MHz      ; altera_reserved_tck                               ;      ;
; 161.71 MHz ; 161.71 MHz      ; Clk25                                             ;      ;
; 217.53 MHz ; 217.53 MHz      ; inst5|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst5|altpll_component|auto_generated|pll1|clk[1] ; 15.403 ; 0.000         ;
; Clk25                                             ; 33.816 ; 0.000         ;
; altera_reserved_tck                               ; 45.361 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst5|altpll_component|auto_generated|pll1|clk[1] ; -0.305 ; -0.305        ;
; Clk25                                             ; 0.375  ; 0.000         ;
; altera_reserved_tck                               ; 0.377  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; Clk25               ; 38.461 ; 0.000         ;
; altera_reserved_tck ; 48.364 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; Clk25               ; 1.062 ; 0.000         ;
; altera_reserved_tck ; 1.250 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst5|altpll_component|auto_generated|pll1|clk[1] ; 9.630  ; 0.000         ;
; Clk25                                             ; 19.544 ; 0.000         ;
; altera_reserved_tck                               ; 49.350 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 15.403 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 4.502      ;
; 15.459 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 4.497      ;
; 15.468 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.543     ; 3.991      ;
; 15.519 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.406      ;
; 15.551 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.374      ;
; 15.554 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.543     ; 3.905      ;
; 15.566 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.355      ;
; 15.620 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.305      ;
; 15.620 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.305      ;
; 15.621 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 4.305      ;
; 15.652 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.273      ;
; 15.652 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.273      ;
; 15.656 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 4.263      ;
; 15.661 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.543     ; 3.798      ;
; 15.667 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.254      ;
; 15.667 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.254      ;
; 15.684 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.241      ;
; 15.707 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.218      ;
; 15.717 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 4.179      ;
; 15.722 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 4.204      ;
; 15.722 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 4.204      ;
; 15.724 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.201      ;
; 15.726 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.195      ;
; 15.732 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.420      ; 4.690      ;
; 15.747 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.178      ;
; 15.755 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.420      ; 4.667      ;
; 15.766 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.155      ;
; 15.774 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.416      ; 4.644      ;
; 15.782 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.552     ; 3.668      ;
; 15.782 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 4.144      ;
; 15.786 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.135      ;
; 15.801 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 4.095      ;
; 15.805 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 4.121      ;
; 15.814 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.111      ;
; 15.818 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.107      ;
; 15.822 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 4.104      ;
; 15.830 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.421      ; 4.593      ;
; 15.838 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.362      ; 4.526      ;
; 15.844 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.081      ;
; 15.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 4.048      ;
; 15.857 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 4.090      ;
; 15.859 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 4.097      ;
; 15.861 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.378      ; 4.519      ;
; 15.864 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.378      ; 4.516      ;
; 15.866 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.552     ; 3.584      ;
; 15.868 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.552     ; 3.582      ;
; 15.870 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.055      ;
; 15.887 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.034      ;
; 15.887 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.034      ;
; 15.893 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.378      ; 4.487      ;
; 15.893 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.032      ;
; 15.896 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.378      ; 4.484      ;
; 15.900 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.378      ; 4.480      ;
; 15.905 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.420      ; 4.517      ;
; 15.906 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 4.020      ;
; 15.906 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 4.020      ;
; 15.908 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.374      ; 4.468      ;
; 15.911 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.374      ; 4.465      ;
; 15.912 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.009      ;
; 15.915 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.010      ;
; 15.915 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.010      ;
; 15.916 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.005      ;
; 15.917 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var    ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 4.007      ;
; 15.919 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.006      ;
; 15.919 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.006      ;
; 15.926 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 3.992      ;
; 15.927 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 3.999      ;
; 15.929 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.383      ; 4.456      ;
; 15.930 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 3.995      ;
; 15.932 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.378      ; 4.448      ;
; 15.943 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 3.975      ;
; 15.945 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 3.980      ;
; 15.945 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 3.980      ;
; 15.945 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.552     ; 3.505      ;
; 15.947 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.374      ; 4.429      ;
; 15.952 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.552     ; 3.498      ;
; 15.952 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.383      ; 4.433      ;
; 15.953 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.552     ; 3.497      ;
; 15.960 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.543     ; 3.499      ;
; 15.963 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.379      ; 4.418      ;
; 15.966 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.379      ; 4.415      ;
; 15.968 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 3.957      ;
; 15.968 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 3.958      ;
; 15.971 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.379      ; 4.410      ;
; 15.973 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var    ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 3.951      ;
; 15.977 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 3.928      ;
; 15.992 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.929      ;
; 16.002 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.379      ; 4.379      ;
; 16.003 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.416      ; 4.415      ;
; 16.005 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var    ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 3.919      ;
; 16.012 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 3.906      ;
; 16.015 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 3.911      ;
; 16.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.904      ;
; 16.017 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.904      ;
; 16.020 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var    ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.900      ;
; 16.022 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.421      ; 4.401      ;
; 16.027 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.384      ; 4.359      ;
; 16.028 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.552     ; 3.422      ;
; 16.028 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 3.898      ;
; 16.028 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 3.898      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk25'                                                                                      ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; 33.816 ; inst1               ; inst7               ; Clk25        ; Clk25       ; 40.000       ; -0.128     ; 6.058      ;
; 35.241 ; Rst:inst10|cont[25] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 4.693      ;
; 35.325 ; Rst:inst10|cont[17] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.081     ; 4.596      ;
; 35.337 ; Rst:inst10|cont[10] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.076     ; 4.589      ;
; 35.400 ; Rst:inst10|cont[6]  ; Rst:inst10|Out_rst  ; Clk25        ; Clk25       ; 40.000       ; -0.079     ; 4.523      ;
; 35.445 ; Rst:inst10|cont[25] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 4.489      ;
; 35.445 ; Rst:inst10|cont[25] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 4.489      ;
; 35.445 ; Rst:inst10|cont[29] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 4.489      ;
; 35.471 ; Rst:inst10|cont[23] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 4.463      ;
; 35.529 ; Rst:inst10|cont[17] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.081     ; 4.392      ;
; 35.529 ; Rst:inst10|cont[17] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.081     ; 4.392      ;
; 35.530 ; Rst:inst10|cont[11] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.076     ; 4.396      ;
; 35.541 ; Rst:inst10|cont[10] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.076     ; 4.385      ;
; 35.541 ; Rst:inst10|cont[10] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.076     ; 4.385      ;
; 35.569 ; Rst:inst10|cont[21] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 4.365      ;
; 35.570 ; Rst:inst10|cont[13] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.076     ; 4.356      ;
; 35.589 ; Rst:inst10|cont[28] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 4.345      ;
; 35.638 ; Rst:inst10|cont[22] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 4.296      ;
; 35.649 ; Rst:inst10|cont[29] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 4.285      ;
; 35.649 ; Rst:inst10|cont[29] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 4.285      ;
; 35.651 ; Rst:inst10|cont[12] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.076     ; 4.275      ;
; 35.654 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 40.000       ; -0.076     ; 4.272      ;
; 35.657 ; Rst:inst10|cont[5]  ; Rst:inst10|Out_rst  ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.271      ;
; 35.661 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.078     ; 4.263      ;
; 35.665 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[17] ; Clk25        ; Clk25       ; 40.000       ; -0.076     ; 4.261      ;
; 35.675 ; Rst:inst10|cont[23] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 4.259      ;
; 35.675 ; Rst:inst10|cont[23] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 4.259      ;
; 35.714 ; Rst:inst10|cont[15] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.076     ; 4.212      ;
; 35.722 ; Rst:inst10|cont[20] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 4.212      ;
; 35.734 ; Rst:inst10|cont[11] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.076     ; 4.192      ;
; 35.734 ; Rst:inst10|cont[11] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.076     ; 4.192      ;
; 35.773 ; Rst:inst10|cont[21] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 4.161      ;
; 35.773 ; Rst:inst10|cont[21] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 4.161      ;
; 35.774 ; Rst:inst10|cont[13] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.076     ; 4.152      ;
; 35.774 ; Rst:inst10|cont[13] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.076     ; 4.152      ;
; 35.775 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.076     ; 4.151      ;
; 35.785 ; Rst:inst10|cont[26] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 4.149      ;
; 35.792 ; Rst:inst10|cont[24] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 4.142      ;
; 35.793 ; Rst:inst10|cont[28] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 4.141      ;
; 35.793 ; Rst:inst10|cont[28] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 4.141      ;
; 35.800 ; Rst:inst10|cont[25] ; Rst:inst10|cont[6]  ; Clk25        ; Clk25       ; 40.000       ; -0.066     ; 4.136      ;
; 35.801 ; Rst:inst10|cont[4]  ; Rst:inst10|Out_rst  ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.127      ;
; 35.813 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.076     ; 4.113      ;
; 35.842 ; Rst:inst10|cont[22] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 4.092      ;
; 35.842 ; Rst:inst10|cont[22] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 4.092      ;
; 35.855 ; Rst:inst10|cont[12] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.076     ; 4.071      ;
; 35.855 ; Rst:inst10|cont[12] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.076     ; 4.071      ;
; 35.865 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.078     ; 4.059      ;
; 35.865 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.078     ; 4.059      ;
; 35.884 ; Rst:inst10|cont[17] ; Rst:inst10|cont[6]  ; Clk25        ; Clk25       ; 40.000       ; -0.079     ; 4.039      ;
; 35.887 ; Rst:inst10|cont[27] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 4.047      ;
; 35.896 ; Rst:inst10|cont[10] ; Rst:inst10|cont[6]  ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.032      ;
; 35.898 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 4.030      ;
; 35.918 ; Rst:inst10|cont[15] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.076     ; 4.008      ;
; 35.918 ; Rst:inst10|cont[15] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.076     ; 4.008      ;
; 35.926 ; Rst:inst10|cont[20] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 4.008      ;
; 35.926 ; Rst:inst10|cont[20] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 4.008      ;
; 35.952 ; Rst:inst10|cont[3]  ; Rst:inst10|Out_rst  ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 3.976      ;
; 35.989 ; Rst:inst10|cont[26] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 3.945      ;
; 35.989 ; Rst:inst10|cont[26] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 3.945      ;
; 35.990 ; Rst:inst10|cont[16] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.078     ; 3.934      ;
; 35.996 ; Rst:inst10|cont[24] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 3.938      ;
; 35.996 ; Rst:inst10|cont[24] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 3.938      ;
; 36.004 ; Rst:inst10|cont[25] ; Rst:inst10|cont[9]  ; Clk25        ; Clk25       ; 40.000       ; -0.066     ; 3.932      ;
; 36.004 ; Rst:inst10|cont[29] ; Rst:inst10|cont[6]  ; Clk25        ; Clk25       ; 40.000       ; -0.066     ; 3.932      ;
; 36.005 ; Rst:inst10|cont[25] ; Rst:inst10|cont[17] ; Clk25        ; Clk25       ; 40.000       ; -0.066     ; 3.931      ;
; 36.008 ; Rst:inst10|cont[25] ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 40.000       ; -0.066     ; 3.928      ;
; 36.010 ; Rst:inst10|cont[25] ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.066     ; 3.926      ;
; 36.017 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.076     ; 3.909      ;
; 36.017 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.076     ; 3.909      ;
; 36.027 ; Rst:inst10|cont[3]  ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 3.901      ;
; 36.030 ; Rst:inst10|cont[23] ; Rst:inst10|cont[6]  ; Clk25        ; Clk25       ; 40.000       ; -0.066     ; 3.906      ;
; 36.049 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 3.879      ;
; 36.051 ; Rst:inst10|cont[6]  ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 40.000       ; -0.079     ; 3.872      ;
; 36.055 ; Rst:inst10|cont[2]  ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 3.873      ;
; 36.060 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[17] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 3.868      ;
; 36.062 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[31] ; Clk25        ; Clk25       ; 40.000       ; -0.088     ; 3.852      ;
; 36.062 ; Rst:inst10|cont[6]  ; Rst:inst10|cont[17] ; Clk25        ; Clk25       ; 40.000       ; -0.079     ; 3.861      ;
; 36.066 ; Rst:inst10|cont[2]  ; Rst:inst10|cont[17] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 3.862      ;
; 36.088 ; Rst:inst10|cont[17] ; Rst:inst10|cont[9]  ; Clk25        ; Clk25       ; 40.000       ; -0.079     ; 3.835      ;
; 36.089 ; Rst:inst10|cont[11] ; Rst:inst10|cont[6]  ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 3.839      ;
; 36.089 ; Rst:inst10|cont[17] ; Rst:inst10|cont[17] ; Clk25        ; Clk25       ; 40.000       ; -0.079     ; 3.834      ;
; 36.091 ; Rst:inst10|cont[27] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 3.843      ;
; 36.091 ; Rst:inst10|cont[27] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 3.843      ;
; 36.092 ; Rst:inst10|cont[17] ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 40.000       ; -0.079     ; 3.831      ;
; 36.094 ; Rst:inst10|cont[17] ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.079     ; 3.829      ;
; 36.100 ; Rst:inst10|cont[10] ; Rst:inst10|cont[9]  ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 3.828      ;
; 36.101 ; Rst:inst10|cont[10] ; Rst:inst10|cont[17] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 3.827      ;
; 36.104 ; Rst:inst10|cont[10] ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 3.824      ;
; 36.106 ; Rst:inst10|cont[10] ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 3.822      ;
; 36.114 ; Rst:inst10|cont[2]  ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 3.814      ;
; 36.124 ; Rst:inst10|cont[14] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.078     ; 3.800      ;
; 36.128 ; Rst:inst10|cont[21] ; Rst:inst10|cont[6]  ; Clk25        ; Clk25       ; 40.000       ; -0.066     ; 3.808      ;
; 36.129 ; Rst:inst10|cont[13] ; Rst:inst10|cont[6]  ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 3.799      ;
; 36.148 ; Rst:inst10|cont[28] ; Rst:inst10|cont[6]  ; Clk25        ; Clk25       ; 40.000       ; -0.066     ; 3.788      ;
; 36.152 ; Rst:inst10|cont[5]  ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.074     ; 3.776      ;
; 36.155 ; Rst:inst10|cont[7]  ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.076     ; 3.771      ;
; 36.156 ; Rst:inst10|cont[3]  ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.076     ; 3.770      ;
; 36.158 ; Rst:inst10|cont[30] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.068     ; 3.776      ;
; 36.162 ; Rst:inst10|cont[6]  ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.079     ; 3.761      ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.361 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 4.916      ;
; 45.408 ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 4.863      ;
; 45.501 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 4.770      ;
; 45.571 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 4.700      ;
; 45.593 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 4.672      ;
; 45.648 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 4.629      ;
; 46.603 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.674      ;
; 46.635 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 3.630      ;
; 46.694 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 3.571      ;
; 46.836 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 3.433      ;
; 46.920 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.357      ;
; 46.981 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 3.290      ;
; 47.002 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 3.269      ;
; 47.006 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 3.265      ;
; 47.188 ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 3.083      ;
; 47.194 ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 3.077      ;
; 47.264 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 3.007      ;
; 47.299 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 2.972      ;
; 47.525 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 2.758      ;
; 47.661 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 2.617      ;
; 48.304 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.967      ;
; 48.492 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.785      ;
; 94.651 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.268      ;
; 94.651 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.268      ;
; 94.651 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.268      ;
; 94.651 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.268      ;
; 94.651 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.268      ;
; 94.651 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.268      ;
; 94.651 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.268      ;
; 94.651 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.268      ;
; 94.651 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.268      ;
; 94.651 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.268      ;
; 94.815 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.098      ;
; 94.815 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.098      ;
; 94.815 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.098      ;
; 94.815 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.098      ;
; 94.815 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.098      ;
; 94.815 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.098      ;
; 94.815 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.098      ;
; 94.815 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.098      ;
; 94.815 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.098      ;
; 94.815 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.098      ;
; 94.821 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.086      ;
; 94.821 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.086      ;
; 94.821 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.086      ;
; 94.821 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.086      ;
; 94.821 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.086      ;
; 94.821 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.086      ;
; 94.821 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.086      ;
; 94.821 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.086      ;
; 94.821 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.086      ;
; 94.821 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.086      ;
; 94.934 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.985      ;
; 94.934 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.985      ;
; 94.934 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.985      ;
; 94.934 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.985      ;
; 94.934 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.985      ;
; 94.934 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.985      ;
; 94.934 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.985      ;
; 94.934 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.985      ;
; 94.934 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.985      ;
; 94.934 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.985      ;
; 95.252 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.658      ;
; 95.252 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.658      ;
; 95.252 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.658      ;
; 95.259 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.672      ;
; 95.259 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.672      ;
; 95.259 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.672      ;
; 95.259 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.672      ;
; 95.259 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.672      ;
; 95.259 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.672      ;
; 95.259 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.672      ;
; 95.259 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.672      ;
; 95.259 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.672      ;
; 95.336 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.354     ; 4.312      ;
; 95.337 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.354     ; 4.311      ;
; 95.391 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.523      ;
; 95.399 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.354     ; 4.249      ;
; 95.400 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.354     ; 4.248      ;
; 95.441 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.478      ;
; 95.441 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.478      ;
; 95.441 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.478      ;
; 95.441 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.478      ;
; 95.441 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.478      ;
; 95.441 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.478      ;
; 95.441 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.478      ;
; 95.441 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.478      ;
; 95.441 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.478      ;
; 95.441 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.478      ;
; 95.451 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.462      ;
; 95.451 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.462      ;
; 95.451 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.462      ;
; 95.451 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.462      ;
; 95.451 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.462      ;
; 95.451 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.462      ;
; 95.451 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.462      ;
; 95.451 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.462      ;
; 95.451 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.462      ;
; 95.451 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.462      ;
; 95.525 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.354     ; 4.123      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.305 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                                                                                                                                                                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.085      ; 4.065      ;
; -0.221 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                                                                                                                                                                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.085      ; 4.149      ;
; 0.357  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.669      ;
; 0.376  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.389  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.074      ;
; 0.393  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.433      ; 1.076      ;
; 0.400  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.433      ; 1.083      ;
; 0.419  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.097      ;
; 0.422  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.100      ;
; 0.424  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.737      ;
; 0.425  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.738      ;
; 0.436  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 1.092      ;
; 0.440  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 1.250      ;
; 0.444  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.737      ;
; 0.445  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.737      ;
; 0.445  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.738      ;
; 0.455  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.748      ;
; 0.466  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                  ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.759      ;
; 0.475  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.768      ;
; 0.509  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 1.319      ;
; 0.509  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 1.319      ;
; 0.515  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 1.325      ;
; 0.574  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.866      ;
; 0.577  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.870      ;
; 0.577  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.869      ;
; 0.581  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.874      ;
; 0.581  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.873      ;
; 0.582  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.875      ;
; 0.584  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.877      ;
; 0.593  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.886      ;
; 0.596  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.889      ;
; 0.597  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.889      ;
; 0.598  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.891      ;
; 0.606  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[2]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.898      ;
; 0.618  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.911      ;
; 0.635  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.929      ;
; 0.636  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.930      ;
; 0.639  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.932      ;
; 0.663  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 1.329      ;
; 0.669  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 1.336      ;
; 0.673  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.966      ;
; 0.685  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 1.352      ;
; 0.691  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.421      ; 1.362      ;
; 0.696  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.989      ;
; 0.698  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 1.365      ;
; 0.699  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.992      ;
; 0.702  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 1.358      ;
; 0.704  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.997      ;
; 0.708  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 1.364      ;
; 0.716  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.421      ; 1.387      ;
; 0.717  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.010      ;
; 0.783  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.075      ;
; 0.793  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 1.548      ;
; 0.797  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.543      ; 1.555      ;
; 0.797  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.090      ;
; 0.833  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.126      ;
; 0.834  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.129      ;
; 0.848  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.141      ;
; 0.866  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.163      ;
; 0.866  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.163      ;
; 0.870  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.167      ;
; 0.871  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.168      ;
; 0.872  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.169      ;
; 0.873  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.170      ;
; 0.877  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.174      ;
; 0.878  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.175      ;
; 0.881  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.178      ;
; 0.884  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.181      ;
; 0.885  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.182      ;
; 0.886  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.183      ;
; 0.886  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.183      ;
; 0.887  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.184      ;
; 0.889  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[2]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.181      ;
; 0.890  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.187      ;
; 0.891  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.188      ;
; 0.891  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.592      ; 1.698      ;
; 0.891  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.592      ; 1.698      ;
; 0.892  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.189      ;
; 0.893  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.190      ;
; 0.893  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.592      ; 1.700      ;
; 0.895  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.193      ;
; 0.895  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.187      ;
; 0.896  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.177      ;
; 0.896  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.194      ;
; 0.896  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.202      ;
; 0.897  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.194      ;
; 0.899  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.577      ;
; 0.910  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.207      ;
; 0.911  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.208      ;
; 0.914  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.212      ;
; 0.915  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.213      ;
; 0.916  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.197      ;
; 0.918  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.199      ;
; 0.919  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.217      ;
; 0.919  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.217      ;
; 0.926  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.223      ;
; 0.926  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.201      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk25'                                                                                      ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; 0.375 ; inst                ; inst                ; Clk25        ; Clk25       ; 0.000        ; 0.079      ; 0.669      ;
; 0.376 ; inst7               ; inst7               ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.669      ;
; 0.444 ; inst                ; inst1               ; Clk25        ; Clk25       ; 0.000        ; 0.079      ; 0.738      ;
; 0.446 ; inst7               ; inst4               ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.739      ;
; 0.621 ; inst4               ; inst7               ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.914      ;
; 0.678 ; Rst:inst10|cont[15] ; Rst:inst10|cont[15] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.971      ;
; 0.679 ; Rst:inst10|cont[11] ; Rst:inst10|cont[11] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.972      ;
; 0.679 ; Rst:inst10|cont[13] ; Rst:inst10|cont[13] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.972      ;
; 0.679 ; Rst:inst10|cont[5]  ; Rst:inst10|cont[5]  ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.972      ;
; 0.679 ; Rst:inst10|cont[3]  ; Rst:inst10|cont[3]  ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.972      ;
; 0.680 ; Rst:inst10|cont[29] ; Rst:inst10|cont[29] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.973      ;
; 0.680 ; Rst:inst10|cont[21] ; Rst:inst10|cont[21] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.973      ;
; 0.681 ; Rst:inst10|cont[27] ; Rst:inst10|cont[27] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.974      ;
; 0.681 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[1]  ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.974      ;
; 0.682 ; Rst:inst10|cont[31] ; Rst:inst10|cont[31] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.975      ;
; 0.682 ; Rst:inst10|cont[7]  ; Rst:inst10|cont[7]  ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.975      ;
; 0.682 ; Rst:inst10|cont[22] ; Rst:inst10|cont[22] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.975      ;
; 0.683 ; Rst:inst10|cont[25] ; Rst:inst10|cont[25] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.976      ;
; 0.683 ; Rst:inst10|cont[23] ; Rst:inst10|cont[23] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.976      ;
; 0.684 ; Rst:inst10|cont[2]  ; Rst:inst10|cont[2]  ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.977      ;
; 0.684 ; inst1               ; inst                ; Clk25        ; Clk25       ; 0.000        ; 0.079      ; 0.978      ;
; 0.685 ; Rst:inst10|cont[10] ; Rst:inst10|cont[10] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.978      ;
; 0.685 ; Rst:inst10|cont[12] ; Rst:inst10|cont[12] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.978      ;
; 0.685 ; Rst:inst10|cont[8]  ; Rst:inst10|cont[8]  ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.978      ;
; 0.685 ; Rst:inst10|cont[4]  ; Rst:inst10|cont[4]  ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.978      ;
; 0.686 ; Rst:inst10|cont[30] ; Rst:inst10|cont[30] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.979      ;
; 0.686 ; Rst:inst10|cont[28] ; Rst:inst10|cont[28] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.979      ;
; 0.686 ; Rst:inst10|cont[26] ; Rst:inst10|cont[26] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.979      ;
; 0.686 ; Rst:inst10|cont[20] ; Rst:inst10|cont[20] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.979      ;
; 0.687 ; Rst:inst10|cont[24] ; Rst:inst10|cont[24] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 0.980      ;
; 0.949 ; Rst:inst10|cont[18] ; Rst:inst10|Out_rst  ; Clk25        ; Clk25       ; 0.000        ; 0.079      ; 1.243      ;
; 0.976 ; Rst:inst10|cont[17] ; Rst:inst10|Out_rst  ; Clk25        ; Clk25       ; 0.000        ; 0.079      ; 1.270      ;
; 1.001 ; Rst:inst10|cont[11] ; Rst:inst10|cont[12] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.294      ;
; 1.001 ; Rst:inst10|cont[3]  ; Rst:inst10|cont[4]  ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.294      ;
; 1.001 ; Rst:inst10|cont[22] ; Rst:inst10|cont[23] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.294      ;
; 1.002 ; Rst:inst10|cont[4]  ; Rst:inst10|cont[5]  ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.295      ;
; 1.002 ; Rst:inst10|cont[2]  ; Rst:inst10|cont[3]  ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.295      ;
; 1.002 ; Rst:inst10|cont[21] ; Rst:inst10|cont[22] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.295      ;
; 1.002 ; Rst:inst10|cont[29] ; Rst:inst10|cont[30] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.295      ;
; 1.003 ; Rst:inst10|cont[10] ; Rst:inst10|cont[11] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.296      ;
; 1.003 ; Rst:inst10|cont[12] ; Rst:inst10|cont[13] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.296      ;
; 1.003 ; Rst:inst10|cont[20] ; Rst:inst10|cont[21] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.296      ;
; 1.003 ; Rst:inst10|cont[27] ; Rst:inst10|cont[28] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.296      ;
; 1.004 ; Rst:inst10|cont[28] ; Rst:inst10|cont[29] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.297      ;
; 1.004 ; Rst:inst10|cont[26] ; Rst:inst10|cont[27] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.297      ;
; 1.004 ; Rst:inst10|cont[30] ; Rst:inst10|cont[31] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.297      ;
; 1.005 ; Rst:inst10|cont[24] ; Rst:inst10|cont[25] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.298      ;
; 1.005 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[2]  ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.298      ;
; 1.006 ; Rst:inst10|cont[7]  ; Rst:inst10|cont[8]  ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.299      ;
; 1.007 ; Rst:inst10|cont[25] ; Rst:inst10|cont[26] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.300      ;
; 1.007 ; Rst:inst10|cont[23] ; Rst:inst10|cont[24] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.300      ;
; 1.016 ; Rst:inst10|cont[22] ; Rst:inst10|cont[24] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.309      ;
; 1.018 ; Rst:inst10|cont[2]  ; Rst:inst10|cont[4]  ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.311      ;
; 1.019 ; Rst:inst10|cont[8]  ; Rst:inst10|cont[10] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.312      ;
; 1.019 ; Rst:inst10|cont[10] ; Rst:inst10|cont[12] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.312      ;
; 1.020 ; Rst:inst10|cont[20] ; Rst:inst10|cont[22] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.313      ;
; 1.020 ; Rst:inst10|cont[28] ; Rst:inst10|cont[30] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.313      ;
; 1.020 ; Rst:inst10|cont[26] ; Rst:inst10|cont[28] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.313      ;
; 1.021 ; Rst:inst10|cont[24] ; Rst:inst10|cont[26] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.314      ;
; 1.094 ; Rst:inst10|cont[13] ; Rst:inst10|cont[15] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.387      ;
; 1.094 ; Rst:inst10|cont[3]  ; Rst:inst10|cont[5]  ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.387      ;
; 1.095 ; Rst:inst10|cont[5]  ; Rst:inst10|cont[7]  ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.388      ;
; 1.095 ; Rst:inst10|cont[11] ; Rst:inst10|cont[13] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.388      ;
; 1.096 ; Rst:inst10|cont[27] ; Rst:inst10|cont[29] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.389      ;
; 1.096 ; Rst:inst10|cont[29] ; Rst:inst10|cont[31] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.389      ;
; 1.096 ; Rst:inst10|cont[21] ; Rst:inst10|cont[23] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.389      ;
; 1.099 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[3]  ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.392      ;
; 1.102 ; Rst:inst10|cont[25] ; Rst:inst10|cont[27] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.395      ;
; 1.103 ; Rst:inst10|cont[23] ; Rst:inst10|cont[25] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.396      ;
; 1.123 ; Rst:inst10|cont[5]  ; Rst:inst10|cont[8]  ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.416      ;
; 1.123 ; Rst:inst10|cont[22] ; Rst:inst10|cont[25] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.416      ;
; 1.124 ; Rst:inst10|cont[21] ; Rst:inst10|cont[24] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.417      ;
; 1.124 ; Rst:inst10|cont[2]  ; Rst:inst10|cont[5]  ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.417      ;
; 1.124 ; Rst:inst10|cont[4]  ; Rst:inst10|cont[7]  ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.417      ;
; 1.125 ; Rst:inst10|cont[8]  ; Rst:inst10|cont[11] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.418      ;
; 1.125 ; Rst:inst10|cont[27] ; Rst:inst10|cont[30] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.418      ;
; 1.125 ; Rst:inst10|cont[12] ; Rst:inst10|cont[15] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.418      ;
; 1.125 ; Rst:inst10|cont[10] ; Rst:inst10|cont[13] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.418      ;
; 1.125 ; Rst:inst10|cont[20] ; Rst:inst10|cont[23] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.418      ;
; 1.126 ; Rst:inst10|cont[26] ; Rst:inst10|cont[29] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.419      ;
; 1.126 ; Rst:inst10|cont[28] ; Rst:inst10|cont[31] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.419      ;
; 1.127 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[4]  ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.420      ;
; 1.127 ; Rst:inst10|cont[24] ; Rst:inst10|cont[27] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.420      ;
; 1.128 ; Rst:inst10|cont[7]  ; Rst:inst10|cont[10] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.421      ;
; 1.129 ; Rst:inst10|cont[25] ; Rst:inst10|cont[28] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.422      ;
; 1.129 ; Rst:inst10|cont[23] ; Rst:inst10|cont[26] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.422      ;
; 1.138 ; Rst:inst10|cont[22] ; Rst:inst10|cont[26] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.431      ;
; 1.141 ; Rst:inst10|cont[8]  ; Rst:inst10|cont[12] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.434      ;
; 1.141 ; Rst:inst10|cont[4]  ; Rst:inst10|cont[8]  ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.434      ;
; 1.142 ; Rst:inst10|cont[20] ; Rst:inst10|cont[24] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.435      ;
; 1.142 ; Rst:inst10|cont[26] ; Rst:inst10|cont[30] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.435      ;
; 1.143 ; Rst:inst10|cont[24] ; Rst:inst10|cont[28] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.436      ;
; 1.158 ; Rst:inst10|cont[19] ; Rst:inst10|Out_rst  ; Clk25        ; Clk25       ; 0.000        ; 0.079      ; 1.452      ;
; 1.163 ; Rst:inst10|cont[14] ; Rst:inst10|cont[15] ; Clk25        ; Clk25       ; 0.000        ; 0.076      ; 1.454      ;
; 1.168 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[1]  ; Clk25        ; Clk25       ; 0.000        ; 0.076      ; 1.459      ;
; 1.203 ; Rst:inst10|cont[6]  ; Rst:inst10|cont[7]  ; Clk25        ; Clk25       ; 0.000        ; 0.074      ; 1.492      ;
; 1.216 ; Rst:inst10|cont[3]  ; Rst:inst10|cont[7]  ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.509      ;
; 1.217 ; Rst:inst10|cont[11] ; Rst:inst10|cont[15] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.510      ;
; 1.218 ; Rst:inst10|cont[27] ; Rst:inst10|cont[31] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.511      ;
; 1.218 ; Rst:inst10|cont[21] ; Rst:inst10|cont[25] ; Clk25        ; Clk25       ; 0.000        ; 0.078      ; 1.511      ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.377 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.377 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.377 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.377 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.377 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.377 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.378 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.378 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.378 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.378 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.378 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.378 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.378 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.378 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.378 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.378 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.684      ;
; 0.393 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.684      ;
; 0.430 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.722      ;
; 0.430 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.721      ;
; 0.431 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.722      ;
; 0.432 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.724      ;
; 0.432 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.723      ;
; 0.441 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.732      ;
; 0.445 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.736      ;
; 0.445 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.736      ;
; 0.446 ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.737      ;
; 0.446 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.737      ;
; 0.446 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.737      ;
; 0.446 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.737      ;
; 0.446 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.737      ;
; 0.446 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.737      ;
; 0.446 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.737      ;
; 0.447 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.739      ;
; 0.447 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.447 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.737      ;
; 0.448 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.740      ;
; 0.448 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.739      ;
; 0.448 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.740      ;
; 0.448 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.739      ;
; 0.448 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.739      ;
; 0.448 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.739      ;
; 0.448 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.739      ;
; 0.449 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.740      ;
; 0.449 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.740      ;
; 0.449 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.740      ;
; 0.449 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.740      ;
; 0.450 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.741      ;
; 0.450 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.740      ;
; 0.452 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.744      ;
; 0.453 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.745      ;
; 0.453 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.744      ;
; 0.454 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                             ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                             ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.745      ;
; 0.454 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.745      ;
; 0.454 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.745      ;
; 0.454 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.745      ;
; 0.454 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.745      ;
; 0.454 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.745      ;
; 0.455 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.747      ;
; 0.457 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.351      ; 1.058      ;
; 0.460 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.351      ; 1.061      ;
; 0.463 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.754      ;
; 0.463 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.754      ;
; 0.463 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.754      ;
; 0.465 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.351      ; 1.066      ;
; 0.466 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                             ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.758      ;
; 0.466 ; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.758      ;
; 0.467 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.759      ;
; 0.467 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.759      ;
; 0.468 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.759      ;
; 0.469 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.761      ;
; 0.469 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.760      ;
; 0.469 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.760      ;
; 0.472 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.763      ;
; 0.476 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.768      ;
; 0.496 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.351      ; 1.097      ;
; 0.502 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.351      ; 1.103      ;
; 0.507 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.351      ; 1.108      ;
; 0.574 ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.865      ;
; 0.574 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.865      ;
; 0.574 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.866      ;
; 0.574 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.866      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Clk25'                                                                      ;
+--------+--------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+---------+--------------+-------------+--------------+------------+------------+
; 38.461 ; Rst:inst10|Out_rst ; inst1   ; Clk25        ; Clk25       ; 40.000       ; -0.079     ; 1.462      ;
; 38.461 ; Rst:inst10|Out_rst ; inst    ; Clk25        ; Clk25       ; 40.000       ; -0.079     ; 1.462      ;
+--------+--------------------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.364 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.907      ;
; 95.594 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.339      ;
; 95.594 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.339      ;
; 95.594 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.343      ;
; 95.594 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.339      ;
; 95.594 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.339      ;
; 95.594 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.339      ;
; 95.594 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.339      ;
; 95.594 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.339      ;
; 95.594 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.339      ;
; 95.594 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.343      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.330      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.331      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.330      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.331      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.330      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.331      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.330      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.332      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.331      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.330      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.332      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.332      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.332      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.331      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.332      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.330      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.332      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.332      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.331      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.330      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.318      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.318      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.318      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.330      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.330      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.330      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.330      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.332      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.318      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.318      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.318      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.318      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.318      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.318      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.330      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.330      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.330      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.330      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.332      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.331      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.330      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.332      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.332      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.331      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.336      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.332      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.332      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.332      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.331      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.336      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.332      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.331      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.336      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.332      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.331      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.331      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.326      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.326      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.326      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.326      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.336      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.326      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.336      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.326      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.336      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.326      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.336      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.326      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.336      ;
; 95.595 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.326      ;
; 95.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.324      ;
; 95.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.324      ;
; 95.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.324      ;
; 95.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.324      ;
; 95.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.324      ;
; 95.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.320      ;
; 95.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.320      ;
; 95.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.320      ;
; 95.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.320      ;
; 95.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.320      ;
; 95.596 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.320      ;
; 97.438 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.476      ;
; 97.591 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.346      ;
; 97.591 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.346      ;
; 97.591 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.346      ;
; 97.591 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.346      ;
; 97.591 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.346      ;
; 97.591 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.346      ;
; 97.591 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.346      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Clk25'                                                                      ;
+-------+--------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+---------+--------------+-------------+--------------+------------+------------+
; 1.062 ; Rst:inst10|Out_rst ; inst1   ; Clk25        ; Clk25       ; 0.000        ; 0.079      ; 1.356      ;
; 1.062 ; Rst:inst10|Out_rst ; inst    ; Clk25        ; Clk25       ; 0.000        ; 0.079      ; 1.356      ;
+-------+--------------------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.250 ; sld_hub:auto_hub|virtual_ir_scan_reg                                           ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.542      ;
; 1.684 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.969      ;
; 1.684 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.969      ;
; 1.684 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.969      ;
; 1.693 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.978      ;
; 1.693 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.978      ;
; 1.693 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.978      ;
; 1.693 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.978      ;
; 1.693 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.978      ;
; 1.693 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.978      ;
; 1.711 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.990      ;
; 1.711 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.990      ;
; 1.724 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.009      ;
; 1.724 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.009      ;
; 1.724 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.009      ;
; 1.724 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.009      ;
; 1.724 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.009      ;
; 1.724 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.009      ;
; 1.724 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.009      ;
; 1.724 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.009      ;
; 1.724 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.009      ;
; 1.724 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.009      ;
; 1.724 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.009      ;
; 1.724 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.009      ;
; 1.724 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.009      ;
; 1.724 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.009      ;
; 1.724 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.009      ;
; 1.724 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.009      ;
; 1.735 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.038      ;
; 1.735 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.038      ;
; 1.735 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.038      ;
; 1.735 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.038      ;
; 1.735 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.038      ;
; 1.735 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.038      ;
; 1.735 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.038      ;
; 1.735 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.038      ;
; 1.735 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.038      ;
; 1.735 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.038      ;
; 1.735 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.038      ;
; 1.735 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.038      ;
; 1.924 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.203      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.979      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.979      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.983      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.979      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.979      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.979      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.979      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.979      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.979      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.958      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.958      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.958      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.983      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.958      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.958      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.958      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.958      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.958      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.958      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.964      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.964      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.964      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.964      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.964      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.960      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.960      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.960      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.960      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.960      ;
; 3.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.960      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.972      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.972      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.972      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.972      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.972      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.972      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.971      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.971      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.971      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.971      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.971      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.971      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.971      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.971      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.972      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.972      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.977      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.973      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.973      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.972      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.977      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.973      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.972      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.977      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.973      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.972      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.972      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.977      ;
; 3.681 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.977      ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst5|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                           ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                                                                                                                                      ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                                                                                                                                      ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                                                                                                                      ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                                                                                                                                      ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                                                                                                                                      ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                                                                                                                                      ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                                                                                                                                      ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                                                                                                                      ;
; 9.634 ; 9.850        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ;
; 9.634 ; 9.850        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                       ;
; 9.634 ; 9.850        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                       ;
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                           ;
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                       ;
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                       ;
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                       ;
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                       ;
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                       ;
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                       ;
; 9.636 ; 9.852        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                       ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                       ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]                                                                                                                                                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[2]                                                                                                                                                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                      ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                      ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                                                                                                                                      ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]                                                                                                                                                      ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                       ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                      ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                                                                                                                      ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]                                                                                                                                                      ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]                                                                                                                                                      ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                       ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff   ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                  ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                           ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                           ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                           ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                                ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                               ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                                ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                                ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                                ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]                                                                                                                                                                                                            ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                                                                                                                                                                            ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                      ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                      ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]                                                                                                                                                      ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                                                                                                                                      ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                                                                                                                                      ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]                                                                                                                                                      ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]                                                                                                                                                      ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                       ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                      ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                      ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]                                                                                                                                                      ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]                                                                                                                                                      ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]                                                                                                                                                      ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]                                                                                                                                                      ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]                                                                                                                                                      ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                       ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                  ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                  ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                  ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                      ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                       ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                  ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                  ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|run                                                                                                                                                                                                                              ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk25'                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 19.544 ; 19.760       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; inst4                                                       ;
; 19.544 ; 19.760       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; inst7                                                       ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[20]                                         ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[21]                                         ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[22]                                         ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[23]                                         ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[24]                                         ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[25]                                         ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[26]                                         ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[27]                                         ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[28]                                         ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[29]                                         ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[30]                                         ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[31]                                         ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|Out_rst                                          ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[0]                                          ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[10]                                         ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[11]                                         ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[12]                                         ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[13]                                         ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[14]                                         ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[15]                                         ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[16]                                         ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[17]                                         ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[18]                                         ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[19]                                         ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[1]                                          ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[2]                                          ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[3]                                          ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[4]                                          ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[5]                                          ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[6]                                          ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[7]                                          ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[8]                                          ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[9]                                          ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; inst                                                        ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; inst1                                                       ;
; 19.807 ; 19.807       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst5|altpll_component|auto_generated|pll1|inclk[0]         ;
; 19.814 ; 19.814       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst4|clk                                                   ;
; 19.814 ; 19.814       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst7|clk                                                   ;
; 19.815 ; 19.815       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[20]|clk                                         ;
; 19.815 ; 19.815       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[21]|clk                                         ;
; 19.815 ; 19.815       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[22]|clk                                         ;
; 19.815 ; 19.815       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[23]|clk                                         ;
; 19.815 ; 19.815       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[24]|clk                                         ;
; 19.815 ; 19.815       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[25]|clk                                         ;
; 19.815 ; 19.815       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[26]|clk                                         ;
; 19.815 ; 19.815       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[27]|clk                                         ;
; 19.815 ; 19.815       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[28]|clk                                         ;
; 19.815 ; 19.815       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[29]|clk                                         ;
; 19.815 ; 19.815       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[30]|clk                                         ;
; 19.815 ; 19.815       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[31]|clk                                         ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|Out_rst|clk                                          ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[0]|clk                                          ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[10]|clk                                         ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[11]|clk                                         ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[12]|clk                                         ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[13]|clk                                         ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[14]|clk                                         ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[15]|clk                                         ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[16]|clk                                         ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[17]|clk                                         ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[18]|clk                                         ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[19]|clk                                         ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[1]|clk                                          ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[2]|clk                                          ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[3]|clk                                          ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[4]|clk                                          ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[5]|clk                                          ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[6]|clk                                          ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[7]|clk                                          ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[8]|clk                                          ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst10|cont[9]|clk                                          ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst1|clk                                                   ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst|clk                                                    ;
; 19.829 ; 19.829       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; Clk25~inputclkctrl|inclk[0]                                 ;
; 19.829 ; 19.829       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; Clk25~inputclkctrl|outclk                                   ;
; 19.833 ; 19.833       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; Clk25~input|o                                               ;
; 19.833 ; 19.833       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.833 ; 19.833       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[1]           ;
; 19.833 ; 19.833       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; inst5|altpll_component|auto_generated|pll1|observablevcoout ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; Clk25~input|i                                               ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; Clk25~input|i                                               ;
; 20.048 ; 20.232       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|Out_rst                                          ;
; 20.048 ; 20.232       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[17]                                         ;
; 20.048 ; 20.232       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[18]                                         ;
; 20.048 ; 20.232       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[19]                                         ;
; 20.048 ; 20.232       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[6]                                          ;
; 20.048 ; 20.232       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[9]                                          ;
; 20.048 ; 20.232       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; inst                                                        ;
; 20.048 ; 20.232       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; inst1                                                       ;
; 20.049 ; 20.233       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[0]                                          ;
; 20.049 ; 20.233       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[10]                                         ;
; 20.049 ; 20.233       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[11]                                         ;
; 20.049 ; 20.233       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[12]                                         ;
; 20.049 ; 20.233       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[13]                                         ;
; 20.049 ; 20.233       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[14]                                         ;
; 20.049 ; 20.233       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[15]                                         ;
; 20.049 ; 20.233       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[16]                                         ;
; 20.049 ; 20.233       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[1]                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.350 ; 49.580       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0                            ;
; 49.438 ; 49.654       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                           ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                   ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                   ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                              ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                            ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                            ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                            ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                            ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                       ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                       ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                       ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                       ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                       ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                            ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                           ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                            ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                            ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                          ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                          ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                          ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                      ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                     ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                     ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                     ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                     ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                     ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                     ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                      ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                     ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                      ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                      ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                      ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                      ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                      ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                      ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                      ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                    ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                    ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                                 ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                               ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                               ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                               ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                               ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0] ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1] ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2] ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3] ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4] ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5] ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]               ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]              ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]              ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]              ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]              ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]              ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]               ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]              ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]               ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]               ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]               ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]               ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]               ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]               ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]               ;
; 49.484 ; 49.668       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]               ;
; 49.485 ; 49.669       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                               ;
; 49.485 ; 49.669       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                               ;
; 49.485 ; 49.669       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                 ;
; 49.485 ; 49.669       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                 ;
; 49.485 ; 49.669       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                 ;
; 49.485 ; 49.669       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                 ;
; 49.485 ; 49.669       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                 ;
; 49.485 ; 49.669       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                 ;
; 49.485 ; 49.669       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                 ;
; 49.485 ; 49.669       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                 ;
; 49.485 ; 49.669       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                   ;
; 49.485 ; 49.669       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                   ;
; 49.485 ; 49.669       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                   ;
; 49.485 ; 49.669       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                   ;
; 49.485 ; 49.669       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                   ;
; 49.485 ; 49.669       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                   ;
; 49.485 ; 49.669       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                   ;
; 49.485 ; 49.669       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                          ;
; 49.485 ; 49.669       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                          ;
; 49.485 ; 49.669       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                          ;
; 49.485 ; 49.669       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                          ;
; 49.485 ; 49.669       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                          ;
; 49.485 ; 49.669       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                          ;
; 49.485 ; 49.669       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                          ;
; 49.485 ; 49.669       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.934 ; 4.156 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.070 ; 7.157 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.450 ; -0.787 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.716 ; -1.885 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data_out_Mdpx       ; Clk25               ; 11.050 ; 11.695 ; Rise       ; Clk25               ;
; En_out_Mdpx         ; Clk25               ; 10.402 ; 10.007 ; Rise       ; Clk25               ;
; altera_reserved_tdo ; altera_reserved_tck ; 14.170 ; 15.028 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data_out_Mdpx       ; Clk25               ; 10.632 ; 11.253 ; Rise       ; Clk25               ;
; En_out_Mdpx         ; Clk25               ; 10.019 ; 9.642  ; Rise       ; Clk25               ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.784 ; 12.631 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst5|altpll_component|auto_generated|pll1|clk[1] ; 17.827 ; 0.000         ;
; Clk25                                             ; 36.935 ; 0.000         ;
; altera_reserved_tck                               ; 48.018 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst5|altpll_component|auto_generated|pll1|clk[1] ; -0.202 ; -0.202        ;
; Clk25                                             ; 0.163  ; 0.000         ;
; altera_reserved_tck                               ; 0.164  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; Clk25               ; 39.224 ; 0.000         ;
; altera_reserved_tck ; 49.298 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; Clk25               ; 0.476 ; 0.000         ;
; altera_reserved_tck ; 0.559 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst5|altpll_component|auto_generated|pll1|clk[1] ; 9.759  ; 0.000         ;
; Clk25                                             ; 19.790 ; 0.000         ;
; altera_reserved_tck                               ; 49.467 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 17.827 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 2.113      ;
; 17.854 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 2.105      ;
; 17.894 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.239     ; 1.854      ;
; 17.900 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 2.048      ;
; 17.936 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.239     ; 1.812      ;
; 17.942 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 2.006      ;
; 17.946 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.239     ; 1.802      ;
; 17.948 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 1.997      ;
; 17.960 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.990      ;
; 17.968 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.981      ;
; 17.973 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.172      ; 2.186      ;
; 17.991 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 1.957      ;
; 17.992 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 1.956      ;
; 17.999 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 1.936      ;
; 18.015 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.172      ; 2.144      ;
; 18.021 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.169      ; 2.135      ;
; 18.023 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 1.925      ;
; 18.032 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 1.927      ;
; 18.033 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 1.915      ;
; 18.033 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 1.915      ;
; 18.034 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 1.914      ;
; 18.039 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 1.906      ;
; 18.040 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 1.905      ;
; 18.041 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.173      ; 2.119      ;
; 18.047 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 1.888      ;
; 18.054 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.146      ; 2.079      ;
; 18.059 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.890      ;
; 18.060 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.889      ;
; 18.065 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 1.883      ;
; 18.066 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 1.677      ;
; 18.067 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 1.881      ;
; 18.071 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 1.874      ;
; 18.073 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 1.875      ;
; 18.074 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 1.880      ;
; 18.074 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 1.874      ;
; 18.075 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 1.873      ;
; 18.077 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 1.871      ;
; 18.081 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 1.864      ;
; 18.084 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.865      ;
; 18.085 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.163      ; 2.065      ;
; 18.089 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.172      ; 2.070      ;
; 18.091 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.858      ;
; 18.092 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 2.053      ;
; 18.092 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.239     ; 1.656      ;
; 18.092 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 1.853      ;
; 18.093 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 2.052      ;
; 18.093 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 1.847      ;
; 18.095 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 2.050      ;
; 18.101 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.848      ;
; 18.105 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 1.840      ;
; 18.108 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 1.635      ;
; 18.112 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var    ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 1.836      ;
; 18.114 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 1.629      ;
; 18.118 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 1.625      ;
; 18.119 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 1.829      ;
; 18.121 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 1.820      ;
; 18.122 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 1.621      ;
; 18.125 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 1.820      ;
; 18.127 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 1.819      ;
; 18.127 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.163      ; 2.023      ;
; 18.130 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.233     ; 1.624      ;
; 18.133 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.160      ; 2.014      ;
; 18.134 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 2.011      ;
; 18.135 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.814      ;
; 18.135 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 2.010      ;
; 18.136 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var    ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 1.812      ;
; 18.137 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 2.008      ;
; 18.138 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 1.802      ;
; 18.140 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.172      ; 2.019      ;
; 18.140 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.155      ; 2.002      ;
; 18.141 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.155      ; 2.001      ;
; 18.143 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.155      ; 1.999      ;
; 18.145 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.804      ;
; 18.146 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.172      ; 2.013      ;
; 18.147 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 1.798      ;
; 18.147 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.172      ; 2.012      ;
; 18.148 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 1.787      ;
; 18.150 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 1.791      ;
; 18.152 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.237     ; 1.598      ;
; 18.152 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.172      ; 2.007      ;
; 18.153 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.164      ; 1.998      ;
; 18.154 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var    ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 1.794      ;
; 18.157 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.173      ; 2.003      ;
; 18.157 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 1.778      ;
; 18.158 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 1.790      ;
; 18.159 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 1.789      ;
; 18.160 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.159      ; 1.986      ;
; 18.160 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var    ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 1.785      ;
; 18.161 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.159      ; 1.985      ;
; 18.163 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.159      ; 1.983      ;
; 18.164 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 1.784      ;
; 18.165 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 1.783      ;
; 18.165 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 1.783      ;
; 18.165 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.169      ; 1.991      ;
; 18.166 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 1.577      ;
; 18.166 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 1.782      ;
; 18.173 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 1.768      ;
; 18.173 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.776      ;
; 18.173 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 1.772      ;
; 18.174 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.775      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk25'                                                                                      ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; 36.935 ; inst1               ; inst7               ; Clk25        ; Clk25       ; 40.000       ; -0.079     ; 2.973      ;
; 37.815 ; Rst:inst10|cont[17] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.043     ; 2.129      ;
; 37.826 ; Rst:inst10|cont[25] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.033     ; 2.128      ;
; 37.842 ; Rst:inst10|cont[10] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.038     ; 2.107      ;
; 37.889 ; Rst:inst10|cont[6]  ; Rst:inst10|Out_rst  ; Clk25        ; Clk25       ; 40.000       ; -0.040     ; 2.058      ;
; 37.912 ; Rst:inst10|cont[29] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.033     ; 2.042      ;
; 37.916 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 40.000       ; -0.037     ; 2.034      ;
; 37.923 ; Rst:inst10|cont[17] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.043     ; 2.021      ;
; 37.923 ; Rst:inst10|cont[17] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.043     ; 2.021      ;
; 37.934 ; Rst:inst10|cont[25] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.033     ; 2.020      ;
; 37.934 ; Rst:inst10|cont[25] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.033     ; 2.020      ;
; 37.935 ; Rst:inst10|cont[11] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.038     ; 2.014      ;
; 37.941 ; Rst:inst10|cont[23] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.033     ; 2.013      ;
; 37.950 ; Rst:inst10|cont[10] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.038     ; 1.999      ;
; 37.950 ; Rst:inst10|cont[10] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.038     ; 1.999      ;
; 37.964 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.037     ; 1.986      ;
; 37.978 ; Rst:inst10|cont[13] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.038     ; 1.971      ;
; 37.980 ; Rst:inst10|cont[21] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.033     ; 1.974      ;
; 37.987 ; Rst:inst10|cont[28] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.033     ; 1.967      ;
; 37.992 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 40.000       ; -0.035     ; 1.960      ;
; 37.993 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[17] ; Clk25        ; Clk25       ; 40.000       ; -0.037     ; 1.957      ;
; 38.005 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.040     ; 1.942      ;
; 38.008 ; Rst:inst10|cont[12] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.038     ; 1.941      ;
; 38.013 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.040     ; 1.934      ;
; 38.014 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.035     ; 1.938      ;
; 38.020 ; Rst:inst10|cont[29] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.033     ; 1.934      ;
; 38.020 ; Rst:inst10|cont[29] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.033     ; 1.934      ;
; 38.025 ; Rst:inst10|cont[5]  ; Rst:inst10|Out_rst  ; Clk25        ; Clk25       ; 40.000       ; -0.035     ; 1.927      ;
; 38.029 ; Rst:inst10|cont[22] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.033     ; 1.925      ;
; 38.043 ; Rst:inst10|cont[11] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.038     ; 1.906      ;
; 38.043 ; Rst:inst10|cont[11] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.038     ; 1.906      ;
; 38.049 ; Rst:inst10|cont[23] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.033     ; 1.905      ;
; 38.049 ; Rst:inst10|cont[23] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.033     ; 1.905      ;
; 38.055 ; Rst:inst10|cont[15] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.038     ; 1.894      ;
; 38.057 ; Rst:inst10|cont[17] ; Rst:inst10|cont[6]  ; Clk25        ; Clk25       ; 40.000       ; -0.040     ; 1.890      ;
; 38.061 ; Rst:inst10|cont[20] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.033     ; 1.893      ;
; 38.063 ; Rst:inst10|cont[3]  ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 40.000       ; -0.035     ; 1.889      ;
; 38.063 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.038     ; 1.886      ;
; 38.068 ; Rst:inst10|cont[25] ; Rst:inst10|cont[6]  ; Clk25        ; Clk25       ; 40.000       ; -0.030     ; 1.889      ;
; 38.069 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[17] ; Clk25        ; Clk25       ; 40.000       ; -0.035     ; 1.883      ;
; 38.073 ; Rst:inst10|cont[2]  ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 40.000       ; -0.035     ; 1.879      ;
; 38.075 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.038     ; 1.874      ;
; 38.077 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[31] ; Clk25        ; Clk25       ; 40.000       ; -0.046     ; 1.864      ;
; 38.079 ; Rst:inst10|cont[13] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.038     ; 1.870      ;
; 38.080 ; Rst:inst10|cont[13] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.038     ; 1.869      ;
; 38.082 ; Rst:inst10|cont[17] ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 40.000       ; -0.040     ; 1.865      ;
; 38.084 ; Rst:inst10|cont[10] ; Rst:inst10|cont[6]  ; Clk25        ; Clk25       ; 40.000       ; -0.035     ; 1.868      ;
; 38.085 ; Rst:inst10|cont[3]  ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.035     ; 1.867      ;
; 38.088 ; Rst:inst10|cont[21] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.033     ; 1.866      ;
; 38.088 ; Rst:inst10|cont[21] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.033     ; 1.866      ;
; 38.090 ; Rst:inst10|cont[26] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.033     ; 1.864      ;
; 38.095 ; Rst:inst10|cont[28] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.033     ; 1.859      ;
; 38.095 ; Rst:inst10|cont[28] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.033     ; 1.859      ;
; 38.099 ; Rst:inst10|cont[4]  ; Rst:inst10|Out_rst  ; Clk25        ; Clk25       ; 40.000       ; -0.035     ; 1.853      ;
; 38.100 ; Rst:inst10|cont[24] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.033     ; 1.854      ;
; 38.103 ; Rst:inst10|cont[6]  ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 40.000       ; -0.040     ; 1.844      ;
; 38.104 ; Rst:inst10|cont[17] ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.040     ; 1.843      ;
; 38.107 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[30] ; Clk25        ; Clk25       ; 40.000       ; -0.046     ; 1.834      ;
; 38.112 ; Rst:inst10|cont[16] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.040     ; 1.835      ;
; 38.113 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.040     ; 1.834      ;
; 38.116 ; Rst:inst10|cont[12] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.038     ; 1.833      ;
; 38.116 ; Rst:inst10|cont[12] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.038     ; 1.833      ;
; 38.129 ; Rst:inst10|cont[2]  ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.035     ; 1.823      ;
; 38.131 ; Rst:inst10|cont[5]  ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 40.000       ; -0.035     ; 1.821      ;
; 38.134 ; Rst:inst10|cont[3]  ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.038     ; 1.815      ;
; 38.137 ; Rst:inst10|cont[27] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.033     ; 1.817      ;
; 38.137 ; Rst:inst10|cont[22] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.033     ; 1.817      ;
; 38.137 ; Rst:inst10|cont[22] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.033     ; 1.817      ;
; 38.140 ; Rst:inst10|cont[3]  ; Rst:inst10|cont[17] ; Clk25        ; Clk25       ; 40.000       ; -0.035     ; 1.812      ;
; 38.141 ; Rst:inst10|cont[4]  ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 40.000       ; -0.035     ; 1.811      ;
; 38.145 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[29] ; Clk25        ; Clk25       ; 40.000       ; -0.046     ; 1.796      ;
; 38.148 ; Rst:inst10|cont[6]  ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.040     ; 1.799      ;
; 38.150 ; Rst:inst10|cont[2]  ; Rst:inst10|cont[17] ; Clk25        ; Clk25       ; 40.000       ; -0.035     ; 1.802      ;
; 38.153 ; Rst:inst10|cont[9]  ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 40.000       ; -0.040     ; 1.794      ;
; 38.153 ; Rst:inst10|cont[5]  ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.035     ; 1.799      ;
; 38.153 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[31] ; Clk25        ; Clk25       ; 40.000       ; -0.044     ; 1.790      ;
; 38.154 ; Rst:inst10|cont[29] ; Rst:inst10|cont[6]  ; Clk25        ; Clk25       ; 40.000       ; -0.030     ; 1.803      ;
; 38.157 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[30] ; Clk25        ; Clk25       ; 40.000       ; -0.044     ; 1.786      ;
; 38.161 ; Rst:inst10|cont[9]  ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.043     ; 1.783      ;
; 38.163 ; Rst:inst10|cont[15] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.038     ; 1.786      ;
; 38.163 ; Rst:inst10|cont[15] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.038     ; 1.786      ;
; 38.167 ; Rst:inst10|cont[17] ; Rst:inst10|cont[9]  ; Clk25        ; Clk25       ; 40.000       ; -0.040     ; 1.780      ;
; 38.168 ; Rst:inst10|cont[17] ; Rst:inst10|cont[17] ; Clk25        ; Clk25       ; 40.000       ; -0.040     ; 1.779      ;
; 38.169 ; Rst:inst10|cont[3]  ; Rst:inst10|Out_rst  ; Clk25        ; Clk25       ; 40.000       ; -0.035     ; 1.783      ;
; 38.169 ; Rst:inst10|cont[20] ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.033     ; 1.785      ;
; 38.169 ; Rst:inst10|cont[20] ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.033     ; 1.785      ;
; 38.171 ; Rst:inst10|cont[6]  ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.043     ; 1.773      ;
; 38.175 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[28] ; Clk25        ; Clk25       ; 40.000       ; -0.046     ; 1.766      ;
; 38.175 ; Rst:inst10|cont[9]  ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.040     ; 1.772      ;
; 38.177 ; Rst:inst10|cont[11] ; Rst:inst10|cont[6]  ; Clk25        ; Clk25       ; 40.000       ; -0.035     ; 1.775      ;
; 38.178 ; Rst:inst10|cont[2]  ; Rst:inst10|cont[16] ; Clk25        ; Clk25       ; 40.000       ; -0.038     ; 1.771      ;
; 38.178 ; Rst:inst10|cont[25] ; Rst:inst10|cont[9]  ; Clk25        ; Clk25       ; 40.000       ; -0.030     ; 1.779      ;
; 38.179 ; Rst:inst10|cont[25] ; Rst:inst10|cont[17] ; Clk25        ; Clk25       ; 40.000       ; -0.030     ; 1.778      ;
; 38.180 ; Rst:inst10|cont[6]  ; Rst:inst10|cont[17] ; Clk25        ; Clk25       ; 40.000       ; -0.040     ; 1.767      ;
; 38.183 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[14] ; Clk25        ; Clk25       ; 40.000       ; -0.038     ; 1.766      ;
; 38.183 ; Rst:inst10|cont[23] ; Rst:inst10|cont[6]  ; Clk25        ; Clk25       ; 40.000       ; -0.030     ; 1.774      ;
; 38.183 ; Rst:inst10|cont[25] ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 40.000       ; -0.030     ; 1.774      ;
; 38.186 ; Rst:inst10|cont[14] ; Rst:inst10|cont[0]  ; Clk25        ; Clk25       ; 40.000       ; -0.040     ; 1.761      ;
; 38.186 ; Rst:inst10|cont[25] ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 40.000       ; -0.030     ; 1.771      ;
; 38.194 ; Rst:inst10|cont[10] ; Rst:inst10|cont[9]  ; Clk25        ; Clk25       ; 40.000       ; -0.035     ; 1.758      ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.018 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 2.233      ;
; 48.037 ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 2.208      ;
; 48.089 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 2.156      ;
; 48.093 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 2.153      ;
; 48.131 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 2.109      ;
; 48.153 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 2.098      ;
; 48.573 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 1.667      ;
; 48.576 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.675      ;
; 48.646 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 1.594      ;
; 48.679 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 1.565      ;
; 48.704 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.547      ;
; 48.713 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 1.532      ;
; 48.723 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 1.522      ;
; 48.734 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 1.511      ;
; 48.856 ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 1.389      ;
; 48.865 ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 1.380      ;
; 48.879 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 1.366      ;
; 48.916 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 1.329      ;
; 49.027 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.231      ;
; 49.068 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.184      ;
; 49.331 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 0.914      ;
; 49.430 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 0.821      ;
; 97.504 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.437      ;
; 97.504 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.437      ;
; 97.504 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.437      ;
; 97.504 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.437      ;
; 97.504 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.437      ;
; 97.504 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.437      ;
; 97.504 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.437      ;
; 97.504 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.437      ;
; 97.504 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.437      ;
; 97.504 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.437      ;
; 97.595 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.341      ;
; 97.595 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.341      ;
; 97.595 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.341      ;
; 97.595 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.341      ;
; 97.595 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.341      ;
; 97.595 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.341      ;
; 97.595 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.341      ;
; 97.595 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.341      ;
; 97.595 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.341      ;
; 97.595 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.341      ;
; 97.609 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.321      ;
; 97.609 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.321      ;
; 97.609 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.321      ;
; 97.609 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.321      ;
; 97.609 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.321      ;
; 97.609 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.321      ;
; 97.609 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.321      ;
; 97.609 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.321      ;
; 97.609 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.321      ;
; 97.609 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.321      ;
; 97.639 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.302      ;
; 97.639 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.302      ;
; 97.639 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.302      ;
; 97.639 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.302      ;
; 97.639 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.302      ;
; 97.639 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.302      ;
; 97.639 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.302      ;
; 97.639 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.302      ;
; 97.639 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.302      ;
; 97.639 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.302      ;
; 97.763 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.169      ;
; 97.763 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.169      ;
; 97.763 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.169      ;
; 97.818 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.136      ;
; 97.818 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.136      ;
; 97.818 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.136      ;
; 97.818 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.136      ;
; 97.818 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.136      ;
; 97.818 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.136      ;
; 97.818 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.136      ;
; 97.818 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.136      ;
; 97.818 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.136      ;
; 97.852 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.085      ;
; 97.892 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.039      ;
; 97.892 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.039      ;
; 97.892 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.039      ;
; 97.903 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.032      ;
; 97.903 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.032      ;
; 97.903 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.032      ;
; 97.903 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.032      ;
; 97.903 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.032      ;
; 97.903 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.032      ;
; 97.903 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.032      ;
; 97.903 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.032      ;
; 97.903 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.032      ;
; 97.903 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.032      ;
; 97.917 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.024      ;
; 97.917 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.024      ;
; 97.917 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.024      ;
; 97.917 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.024      ;
; 97.917 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.024      ;
; 97.917 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.024      ;
; 97.917 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.024      ;
; 97.917 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.024      ;
; 97.917 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.024      ;
; 97.917 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.024      ;
; 97.928 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.015      ;
; 97.934 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.009      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.202 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                                                                                                                                                                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.234      ; 2.206      ;
; -0.184 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                                                                                                                                                                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.234      ; 2.224      ;
; 0.124  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.475      ;
; 0.125  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.478      ;
; 0.129  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.480      ;
; 0.138  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.488      ;
; 0.139  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.489      ;
; 0.156  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.161  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.313      ;
; 0.161  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 0.489      ;
; 0.162  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.314      ;
; 0.163  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.164  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.170  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.313      ;
; 0.171  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.314      ;
; 0.171  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.314      ;
; 0.177  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.320      ;
; 0.181  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                  ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.325      ;
; 0.186  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.259      ; 0.549      ;
; 0.187  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.330      ;
; 0.194  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.259      ; 0.557      ;
; 0.195  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.259      ; 0.558      ;
; 0.199  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.259      ; 0.562      ;
; 0.230  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.373      ;
; 0.233  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.377      ;
; 0.233  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.376      ;
; 0.235  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.378      ;
; 0.237  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.380      ;
; 0.239  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.383      ;
; 0.240  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.384      ;
; 0.241  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.384      ;
; 0.243  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.385      ;
; 0.245  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.387      ;
; 0.248  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.392      ;
; 0.250  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[2]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.392      ;
; 0.251  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.395      ;
; 0.256  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.400      ;
; 0.257  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.401      ;
; 0.260  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.403      ;
; 0.266  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 0.604      ;
; 0.268  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 0.606      ;
; 0.273  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 0.611      ;
; 0.278  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.421      ;
; 0.279  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 0.617      ;
; 0.284  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.427      ;
; 0.284  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.215      ; 0.623      ;
; 0.291  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                           ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.435      ;
; 0.295  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.215      ; 0.634      ;
; 0.296  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.440      ;
; 0.298  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.441      ;
; 0.306  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 0.634      ;
; 0.312  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.454      ;
; 0.319  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.462      ;
; 0.325  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.469      ;
; 0.333  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.676      ;
; 0.337  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 0.665      ;
; 0.341  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.681      ;
; 0.359  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.502      ;
; 0.363  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.508      ;
; 0.367  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.509      ;
; 0.371  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[2]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.513      ;
; 0.383  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 0.540      ;
; 0.384  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.531      ;
; 0.384  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.531      ;
; 0.386  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.533      ;
; 0.386  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.533      ;
; 0.386  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.534      ;
; 0.386  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.533      ;
; 0.387  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.535      ;
; 0.388  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.535      ;
; 0.388  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.535      ;
; 0.389  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.536      ;
; 0.389  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.537      ;
; 0.391  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.538      ;
; 0.391  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.539      ;
; 0.391  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.539      ;
; 0.392  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.539      ;
; 0.392  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.539      ;
; 0.393  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.540      ;
; 0.393  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.541      ;
; 0.393  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.743      ;
; 0.394  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.541      ;
; 0.394  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.542      ;
; 0.397  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.544      ;
; 0.397  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.256      ; 0.757      ;
; 0.398  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.256      ; 0.758      ;
; 0.399  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 0.531      ;
; 0.399  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.547      ;
; 0.399  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.256      ; 0.759      ;
; 0.400  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.548      ;
; 0.400  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.548      ;
; 0.401  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.549      ;
; 0.401  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.549      ;
; 0.401  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 0.739      ;
; 0.402  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.550      ;
; 0.406  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.554      ;
; 0.407  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                       ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 0.755      ;
; 0.407  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                      ; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.554      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk25'                                                                                      ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; 0.163 ; inst                ; inst                ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.307      ;
; 0.164 ; inst7               ; inst7               ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.307      ;
; 0.170 ; inst                ; inst1               ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.314      ;
; 0.171 ; inst7               ; inst4               ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.314      ;
; 0.253 ; inst4               ; inst7               ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.396      ;
; 0.279 ; Rst:inst10|cont[15] ; Rst:inst10|cont[15] ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.423      ;
; 0.280 ; Rst:inst10|cont[11] ; Rst:inst10|cont[11] ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.424      ;
; 0.280 ; Rst:inst10|cont[13] ; Rst:inst10|cont[13] ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.424      ;
; 0.280 ; Rst:inst10|cont[5]  ; Rst:inst10|cont[5]  ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.424      ;
; 0.280 ; Rst:inst10|cont[3]  ; Rst:inst10|cont[3]  ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.424      ;
; 0.280 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[1]  ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.424      ;
; 0.281 ; Rst:inst10|cont[31] ; Rst:inst10|cont[31] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.424      ;
; 0.281 ; Rst:inst10|cont[7]  ; Rst:inst10|cont[7]  ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.425      ;
; 0.282 ; Rst:inst10|cont[8]  ; Rst:inst10|cont[8]  ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.426      ;
; 0.282 ; Rst:inst10|cont[29] ; Rst:inst10|cont[29] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.425      ;
; 0.282 ; Rst:inst10|cont[27] ; Rst:inst10|cont[27] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.425      ;
; 0.282 ; Rst:inst10|cont[21] ; Rst:inst10|cont[21] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.425      ;
; 0.282 ; Rst:inst10|cont[2]  ; Rst:inst10|cont[2]  ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.426      ;
; 0.283 ; Rst:inst10|cont[10] ; Rst:inst10|cont[10] ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.427      ;
; 0.283 ; Rst:inst10|cont[12] ; Rst:inst10|cont[12] ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.427      ;
; 0.283 ; Rst:inst10|cont[25] ; Rst:inst10|cont[25] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.426      ;
; 0.283 ; Rst:inst10|cont[23] ; Rst:inst10|cont[23] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.426      ;
; 0.283 ; Rst:inst10|cont[22] ; Rst:inst10|cont[22] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.426      ;
; 0.283 ; Rst:inst10|cont[4]  ; Rst:inst10|cont[4]  ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.427      ;
; 0.283 ; inst1               ; inst                ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.427      ;
; 0.284 ; Rst:inst10|cont[30] ; Rst:inst10|cont[30] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.427      ;
; 0.284 ; Rst:inst10|cont[24] ; Rst:inst10|cont[24] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.427      ;
; 0.284 ; Rst:inst10|cont[20] ; Rst:inst10|cont[20] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.427      ;
; 0.285 ; Rst:inst10|cont[28] ; Rst:inst10|cont[28] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.428      ;
; 0.285 ; Rst:inst10|cont[26] ; Rst:inst10|cont[26] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.428      ;
; 0.413 ; Rst:inst10|cont[18] ; Rst:inst10|Out_rst  ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.557      ;
; 0.413 ; Rst:inst10|cont[17] ; Rst:inst10|Out_rst  ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.557      ;
; 0.429 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[2]  ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.573      ;
; 0.429 ; Rst:inst10|cont[11] ; Rst:inst10|cont[12] ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.573      ;
; 0.429 ; Rst:inst10|cont[3]  ; Rst:inst10|cont[4]  ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.573      ;
; 0.430 ; Rst:inst10|cont[7]  ; Rst:inst10|cont[8]  ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.574      ;
; 0.431 ; Rst:inst10|cont[21] ; Rst:inst10|cont[22] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.574      ;
; 0.431 ; Rst:inst10|cont[29] ; Rst:inst10|cont[30] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.574      ;
; 0.431 ; Rst:inst10|cont[27] ; Rst:inst10|cont[28] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.574      ;
; 0.432 ; Rst:inst10|cont[23] ; Rst:inst10|cont[24] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.575      ;
; 0.432 ; Rst:inst10|cont[25] ; Rst:inst10|cont[26] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.575      ;
; 0.440 ; Rst:inst10|cont[2]  ; Rst:inst10|cont[3]  ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.584      ;
; 0.441 ; Rst:inst10|cont[10] ; Rst:inst10|cont[11] ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.585      ;
; 0.441 ; Rst:inst10|cont[12] ; Rst:inst10|cont[13] ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.585      ;
; 0.441 ; Rst:inst10|cont[4]  ; Rst:inst10|cont[5]  ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.585      ;
; 0.441 ; Rst:inst10|cont[22] ; Rst:inst10|cont[23] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.584      ;
; 0.442 ; Rst:inst10|cont[30] ; Rst:inst10|cont[31] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.585      ;
; 0.442 ; Rst:inst10|cont[20] ; Rst:inst10|cont[21] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.585      ;
; 0.442 ; Rst:inst10|cont[24] ; Rst:inst10|cont[25] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.585      ;
; 0.443 ; Rst:inst10|cont[28] ; Rst:inst10|cont[29] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.586      ;
; 0.443 ; Rst:inst10|cont[26] ; Rst:inst10|cont[27] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.586      ;
; 0.443 ; Rst:inst10|cont[8]  ; Rst:inst10|cont[10] ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.587      ;
; 0.443 ; Rst:inst10|cont[2]  ; Rst:inst10|cont[4]  ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.587      ;
; 0.444 ; Rst:inst10|cont[10] ; Rst:inst10|cont[12] ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.588      ;
; 0.444 ; Rst:inst10|cont[22] ; Rst:inst10|cont[24] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.587      ;
; 0.445 ; Rst:inst10|cont[20] ; Rst:inst10|cont[22] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.588      ;
; 0.445 ; Rst:inst10|cont[24] ; Rst:inst10|cont[26] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.588      ;
; 0.446 ; Rst:inst10|cont[28] ; Rst:inst10|cont[30] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.589      ;
; 0.446 ; Rst:inst10|cont[26] ; Rst:inst10|cont[28] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.589      ;
; 0.492 ; Rst:inst10|cont[13] ; Rst:inst10|cont[15] ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.636      ;
; 0.492 ; Rst:inst10|cont[5]  ; Rst:inst10|cont[7]  ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.636      ;
; 0.492 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[3]  ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.636      ;
; 0.492 ; Rst:inst10|cont[11] ; Rst:inst10|cont[13] ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.636      ;
; 0.492 ; Rst:inst10|cont[3]  ; Rst:inst10|cont[5]  ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.636      ;
; 0.494 ; Rst:inst10|cont[21] ; Rst:inst10|cont[23] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.637      ;
; 0.494 ; Rst:inst10|cont[29] ; Rst:inst10|cont[31] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.637      ;
; 0.494 ; Rst:inst10|cont[27] ; Rst:inst10|cont[29] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.637      ;
; 0.495 ; Rst:inst10|cont[5]  ; Rst:inst10|cont[8]  ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.639      ;
; 0.495 ; Rst:inst10|cont[23] ; Rst:inst10|cont[25] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.638      ;
; 0.495 ; Rst:inst10|cont[25] ; Rst:inst10|cont[27] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.638      ;
; 0.495 ; Rst:inst10|cont[1]  ; Rst:inst10|cont[4]  ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.639      ;
; 0.496 ; Rst:inst10|cont[7]  ; Rst:inst10|cont[10] ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.640      ;
; 0.497 ; Rst:inst10|cont[21] ; Rst:inst10|cont[24] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.640      ;
; 0.497 ; Rst:inst10|cont[27] ; Rst:inst10|cont[30] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.640      ;
; 0.498 ; Rst:inst10|cont[23] ; Rst:inst10|cont[26] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.641      ;
; 0.498 ; Rst:inst10|cont[25] ; Rst:inst10|cont[28] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.641      ;
; 0.506 ; Rst:inst10|cont[19] ; Rst:inst10|Out_rst  ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.650      ;
; 0.506 ; Rst:inst10|cont[8]  ; Rst:inst10|cont[11] ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.650      ;
; 0.506 ; Rst:inst10|cont[2]  ; Rst:inst10|cont[5]  ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.650      ;
; 0.507 ; Rst:inst10|cont[12] ; Rst:inst10|cont[15] ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.651      ;
; 0.507 ; Rst:inst10|cont[4]  ; Rst:inst10|cont[7]  ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.651      ;
; 0.507 ; Rst:inst10|cont[10] ; Rst:inst10|cont[13] ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.651      ;
; 0.507 ; Rst:inst10|cont[22] ; Rst:inst10|cont[25] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.650      ;
; 0.508 ; Rst:inst10|cont[20] ; Rst:inst10|cont[23] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.651      ;
; 0.508 ; Rst:inst10|cont[24] ; Rst:inst10|cont[27] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.651      ;
; 0.509 ; Rst:inst10|cont[8]  ; Rst:inst10|cont[12] ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.653      ;
; 0.509 ; Rst:inst10|cont[28] ; Rst:inst10|cont[31] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.652      ;
; 0.509 ; Rst:inst10|cont[26] ; Rst:inst10|cont[29] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.652      ;
; 0.510 ; Rst:inst10|cont[4]  ; Rst:inst10|cont[8]  ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.654      ;
; 0.510 ; Rst:inst10|cont[22] ; Rst:inst10|cont[26] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.653      ;
; 0.511 ; Rst:inst10|cont[20] ; Rst:inst10|cont[24] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.654      ;
; 0.511 ; Rst:inst10|cont[24] ; Rst:inst10|cont[28] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.654      ;
; 0.512 ; Rst:inst10|cont[26] ; Rst:inst10|cont[30] ; Clk25        ; Clk25       ; 0.000        ; 0.039      ; 0.655      ;
; 0.514 ; Rst:inst10|cont[14] ; Rst:inst10|cont[15] ; Clk25        ; Clk25       ; 0.000        ; 0.038      ; 0.656      ;
; 0.524 ; Rst:inst10|cont[18] ; Rst:inst10|cont[18] ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.668      ;
; 0.526 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[1]  ; Clk25        ; Clk25       ; 0.000        ; 0.038      ; 0.668      ;
; 0.527 ; Rst:inst10|cont[18] ; Rst:inst10|cont[19] ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.671      ;
; 0.527 ; Rst:inst10|cont[9]  ; Rst:inst10|cont[10] ; Clk25        ; Clk25       ; 0.000        ; 0.035      ; 0.666      ;
; 0.529 ; Rst:inst10|cont[0]  ; Rst:inst10|cont[2]  ; Clk25        ; Clk25       ; 0.000        ; 0.038      ; 0.671      ;
; 0.530 ; Rst:inst10|cont[18] ; Rst:inst10|cont[17] ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.674      ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.164 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.165 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.170 ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.313      ;
; 0.170 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.313      ;
; 0.170 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.313      ;
; 0.170 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.313      ;
; 0.170 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.313      ;
; 0.171 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.171 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.171 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.171 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.171 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.171 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.171 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.171 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.171 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.171 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.171 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.171 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.171 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.171 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.171 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.171 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.172 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.315      ;
; 0.172 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.172 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.172 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.172 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.172 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.315      ;
; 0.172 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.315      ;
; 0.172 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.315      ;
; 0.172 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.172 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.315      ;
; 0.172 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.315      ;
; 0.172 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.476      ;
; 0.173 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.316      ;
; 0.173 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.173 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.316      ;
; 0.173 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.316      ;
; 0.173 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.173 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.316      ;
; 0.173 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.316      ;
; 0.173 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.316      ;
; 0.173 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.316      ;
; 0.173 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.316      ;
; 0.174 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.317      ;
; 0.174 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.317      ;
; 0.174 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.317      ;
; 0.175 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.318      ;
; 0.175 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.318      ;
; 0.175 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.318      ;
; 0.175 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.317      ;
; 0.175 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.318      ;
; 0.175 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.317      ;
; 0.175 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.318      ;
; 0.176 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                             ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.319      ;
; 0.176 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.176 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.176 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.319      ;
; 0.177 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                             ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.320      ;
; 0.177 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.481      ;
; 0.178 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.321      ;
; 0.179 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.322      ;
; 0.179 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.322      ;
; 0.180 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.323      ;
; 0.181 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.324      ;
; 0.181 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.323      ;
; 0.181 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.323      ;
; 0.181 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.485      ;
; 0.182 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                             ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.325      ;
; 0.182 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.325      ;
; 0.182 ; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.325      ;
; 0.183 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.326      ;
; 0.183 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.325      ;
; 0.183 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.326      ;
; 0.184 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.327      ;
; 0.184 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.327      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.330      ;
; 0.189 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.493      ;
; 0.192 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.496      ;
; 0.193 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.497      ;
; 0.198 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.340      ;
; 0.229 ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                       ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.372      ;
; 0.230 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.372      ;
; 0.230 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.373      ;
; 0.230 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.373      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Clk25'                                                                      ;
+--------+--------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+---------+--------------+-------------+--------------+------------+------------+
; 39.224 ; Rst:inst10|Out_rst ; inst1   ; Clk25        ; Clk25       ; 40.000       ; -0.040     ; 0.723      ;
; 39.224 ; Rst:inst10|Out_rst ; inst    ; Clk25        ; Clk25       ; 40.000       ; -0.040     ; 0.723      ;
+--------+--------------------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.298 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 0.947      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.212      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.212      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.216      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.212      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.212      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.212      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.212      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.206      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.212      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.206      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.212      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.206      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.206      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.206      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.206      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.206      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.216      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.206      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.206      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.206      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.206      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.210      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.206      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.210      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.210      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.210      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.210      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.210      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.210      ;
; 97.743 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.210      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.204      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.204      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.204      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.204      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.204      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.204      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.191      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.191      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.191      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.203      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.203      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.203      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.203      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.191      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.191      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.191      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.191      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.191      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.191      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.203      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.203      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.203      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.203      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.204      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.204      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.205      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.205      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.204      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.205      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.204      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.205      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.204      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.204      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.199      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.199      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.199      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.199      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.199      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.199      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.199      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.199      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.199      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.193      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.193      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.193      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.193      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.193      ;
; 97.744 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.193      ;
; 97.745 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.203      ;
; 97.745 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.203      ;
; 97.745 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.203      ;
; 97.745 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.203      ;
; 97.745 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.203      ;
; 97.745 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.203      ;
; 97.745 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.203      ;
; 97.745 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.203      ;
; 97.745 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.196      ;
; 97.745 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.196      ;
; 97.745 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.196      ;
; 97.745 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.196      ;
; 97.745 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.196      ;
; 98.755 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.182      ;
; 98.842 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.117      ;
; 98.842 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.117      ;
; 98.842 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.117      ;
; 98.842 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.117      ;
; 98.842 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.117      ;
; 98.842 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.117      ;
; 98.842 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.117      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Clk25'                                                                      ;
+-------+--------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+---------+--------------+-------------+--------------+------------+------------+
; 0.476 ; Rst:inst10|Out_rst ; inst1   ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.620      ;
; 0.476 ; Rst:inst10|Out_rst ; inst    ; Clk25        ; Clk25       ; 0.000        ; 0.040      ; 0.620      ;
+-------+--------------------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.559 ; sld_hub:auto_hub|virtual_ir_scan_reg                                           ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.702      ;
; 0.777 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.915      ;
; 0.777 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.915      ;
; 0.777 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.915      ;
; 0.787 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.925      ;
; 0.787 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.925      ;
; 0.787 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.925      ;
; 0.787 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.925      ;
; 0.787 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.925      ;
; 0.787 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.925      ;
; 0.797 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.797 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.797 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.797 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.797 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.797 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.797 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.797 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.797 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.797 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.797 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.797 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.797 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.797 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.797 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.797 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.935      ;
; 0.798 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.952      ;
; 0.798 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.952      ;
; 0.798 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.952      ;
; 0.798 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.952      ;
; 0.798 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.952      ;
; 0.798 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.952      ;
; 0.798 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.952      ;
; 0.798 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.952      ;
; 0.798 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.952      ;
; 0.798 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.952      ;
; 0.798 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.952      ;
; 0.798 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.952      ;
; 0.807 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.939      ;
; 0.807 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.939      ;
; 0.906 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.038      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.013      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.006      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.013      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.017      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.006      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.013      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.013      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.006      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.013      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.013      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.006      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.013      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.013      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.006      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.006      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.005      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.005      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.017      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.005      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.005      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.005      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.005      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.005      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.005      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.006      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.006      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.011      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.006      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.011      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.006      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.011      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.006      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.999      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.006      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.999      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.001      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.999      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.001      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.999      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.001      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.999      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.001      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.011      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.001      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.011      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.001      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.011      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.001      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.011      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.001      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.011      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.001      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.995      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.995      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.995      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.995      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.995      ;
; 1.863 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.995      ;
; 1.864 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.006      ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst5|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.759 ; 9.989        ; 0.230          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ;
; 9.759 ; 9.989        ; 0.230          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ;
; 9.761 ; 9.991        ; 0.230          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                       ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                       ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                       ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                       ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                       ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                       ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                       ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                       ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                       ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                      ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                                                                                                                      ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]                                                                                                                                                      ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]                                                                                                                                                      ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                       ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                       ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                       ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                       ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                       ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                       ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                       ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                       ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                                                                                                                                                                            ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                      ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                      ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                      ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                      ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                                                                                                                                      ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]                                                                                                                                                      ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]                                                                                                                                                      ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                                                                                                                                      ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                                                                                                                                      ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]                                                                                                                                                      ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]                                                                                                                                                      ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                       ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                       ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                      ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                      ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]                                                                                                                                                      ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]                                                                                                                                                      ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]                                                                                                                                                      ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]                                                                                                                                                      ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]                                                                                                                                                      ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                       ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                              ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                            ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                           ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                            ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                            ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                            ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                            ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                            ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                            ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                            ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                            ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                            ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff   ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff   ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff   ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                       ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                       ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                       ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                       ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                            ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]                                                                                                                                                                                                            ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[2]                                                                                                                                                                                                            ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]                                                                                                                                                                                                            ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                  ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk25'                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 19.790 ; 20.006       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; inst4                                                       ;
; 19.790 ; 20.006       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; inst7                                                       ;
; 19.791 ; 20.007       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[20]                                         ;
; 19.791 ; 20.007       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[21]                                         ;
; 19.791 ; 20.007       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[22]                                         ;
; 19.791 ; 20.007       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[23]                                         ;
; 19.791 ; 20.007       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[24]                                         ;
; 19.791 ; 20.007       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[25]                                         ;
; 19.791 ; 20.007       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[26]                                         ;
; 19.791 ; 20.007       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[27]                                         ;
; 19.791 ; 20.007       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[28]                                         ;
; 19.791 ; 20.007       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[29]                                         ;
; 19.791 ; 20.007       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[30]                                         ;
; 19.791 ; 20.007       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[31]                                         ;
; 19.793 ; 20.009       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|Out_rst                                          ;
; 19.793 ; 20.009       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[0]                                          ;
; 19.793 ; 20.009       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[10]                                         ;
; 19.793 ; 20.009       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[11]                                         ;
; 19.793 ; 20.009       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[12]                                         ;
; 19.793 ; 20.009       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[13]                                         ;
; 19.793 ; 20.009       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[14]                                         ;
; 19.793 ; 20.009       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[15]                                         ;
; 19.793 ; 20.009       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[16]                                         ;
; 19.793 ; 20.009       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[17]                                         ;
; 19.793 ; 20.009       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[18]                                         ;
; 19.793 ; 20.009       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[19]                                         ;
; 19.793 ; 20.009       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[1]                                          ;
; 19.793 ; 20.009       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[2]                                          ;
; 19.793 ; 20.009       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[3]                                          ;
; 19.793 ; 20.009       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[4]                                          ;
; 19.793 ; 20.009       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[5]                                          ;
; 19.793 ; 20.009       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[6]                                          ;
; 19.793 ; 20.009       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[7]                                          ;
; 19.793 ; 20.009       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[8]                                          ;
; 19.793 ; 20.009       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; Rst:inst10|cont[9]                                          ;
; 19.793 ; 20.009       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; inst                                                        ;
; 19.793 ; 20.009       ; 0.216          ; High Pulse Width ; Clk25 ; Rise       ; inst1                                                       ;
; 19.806 ; 19.990       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|Out_rst                                          ;
; 19.806 ; 19.990       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[0]                                          ;
; 19.806 ; 19.990       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[10]                                         ;
; 19.806 ; 19.990       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[11]                                         ;
; 19.806 ; 19.990       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[12]                                         ;
; 19.806 ; 19.990       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[13]                                         ;
; 19.806 ; 19.990       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[14]                                         ;
; 19.806 ; 19.990       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[15]                                         ;
; 19.806 ; 19.990       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[16]                                         ;
; 19.806 ; 19.990       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[17]                                         ;
; 19.806 ; 19.990       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[18]                                         ;
; 19.806 ; 19.990       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[19]                                         ;
; 19.806 ; 19.990       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[1]                                          ;
; 19.806 ; 19.990       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[2]                                          ;
; 19.806 ; 19.990       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[3]                                          ;
; 19.806 ; 19.990       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[4]                                          ;
; 19.806 ; 19.990       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[5]                                          ;
; 19.806 ; 19.990       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[6]                                          ;
; 19.806 ; 19.990       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[7]                                          ;
; 19.806 ; 19.990       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[8]                                          ;
; 19.806 ; 19.990       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[9]                                          ;
; 19.806 ; 19.990       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; inst                                                        ;
; 19.806 ; 19.990       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; inst1                                                       ;
; 19.807 ; 19.991       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[20]                                         ;
; 19.807 ; 19.991       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[21]                                         ;
; 19.807 ; 19.991       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[22]                                         ;
; 19.807 ; 19.991       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[23]                                         ;
; 19.807 ; 19.991       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[24]                                         ;
; 19.807 ; 19.991       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[25]                                         ;
; 19.807 ; 19.991       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[26]                                         ;
; 19.807 ; 19.991       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[27]                                         ;
; 19.807 ; 19.991       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[28]                                         ;
; 19.807 ; 19.991       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[29]                                         ;
; 19.807 ; 19.991       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[30]                                         ;
; 19.807 ; 19.991       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; Rst:inst10|cont[31]                                         ;
; 19.809 ; 19.993       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; inst4                                                       ;
; 19.809 ; 19.993       ; 0.184          ; Low Pulse Width  ; Clk25 ; Rise       ; inst7                                                       ;
; 19.951 ; 19.951       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.951 ; 19.951       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[1]           ;
; 19.951 ; 19.951       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; inst5|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.980 ; 19.980       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; Clk25~input|o                                               ;
; 19.985 ; 19.985       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; inst10|Out_rst|clk                                          ;
; 19.985 ; 19.985       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; inst10|cont[0]|clk                                          ;
; 19.985 ; 19.985       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; inst10|cont[10]|clk                                         ;
; 19.985 ; 19.985       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; inst10|cont[11]|clk                                         ;
; 19.985 ; 19.985       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; inst10|cont[12]|clk                                         ;
; 19.985 ; 19.985       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; inst10|cont[13]|clk                                         ;
; 19.985 ; 19.985       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; inst10|cont[14]|clk                                         ;
; 19.985 ; 19.985       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; inst10|cont[15]|clk                                         ;
; 19.985 ; 19.985       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; inst10|cont[16]|clk                                         ;
; 19.985 ; 19.985       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; inst10|cont[17]|clk                                         ;
; 19.985 ; 19.985       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; inst10|cont[18]|clk                                         ;
; 19.985 ; 19.985       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; inst10|cont[19]|clk                                         ;
; 19.985 ; 19.985       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; inst10|cont[1]|clk                                          ;
; 19.985 ; 19.985       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; inst10|cont[2]|clk                                          ;
; 19.985 ; 19.985       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; inst10|cont[3]|clk                                          ;
; 19.985 ; 19.985       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; inst10|cont[4]|clk                                          ;
; 19.985 ; 19.985       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; inst10|cont[5]|clk                                          ;
; 19.985 ; 19.985       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; inst10|cont[6]|clk                                          ;
; 19.985 ; 19.985       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; inst10|cont[7]|clk                                          ;
; 19.985 ; 19.985       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; inst10|cont[8]|clk                                          ;
; 19.985 ; 19.985       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; inst10|cont[9]|clk                                          ;
; 19.985 ; 19.985       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; inst1|clk                                                   ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p604:auto_generated|ram_block1a0~portb_address_reg0                                                                        ;
; 49.483 ; 49.699       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                   ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                           ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                            ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                            ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                            ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                            ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                            ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                            ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                            ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                            ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                            ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                            ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                             ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                       ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                       ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                       ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                       ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                       ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                        ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                        ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                        ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                        ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                        ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                       ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                       ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                 ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                 ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                 ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                 ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                                 ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                                 ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                                 ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                  ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                        ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                  ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                  ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                  ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                  ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                  ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                  ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                  ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                  ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                  ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                           ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                           ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                           ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                           ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                 ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                 ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                 ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                 ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                 ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                 ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                 ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                 ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                 ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                 ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                             ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                             ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                             ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                             ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                             ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                             ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[0] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[1] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[2] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                            ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                            ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                            ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                            ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                            ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                            ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                            ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                            ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                            ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                              ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                              ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                              ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                              ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.617 ; 1.842 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.809 ; 3.005 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.059 ; -0.214 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.488 ; -0.691 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data_out_Mdpx       ; Clk25               ; 6.215 ; 5.814 ; Rise       ; Clk25               ;
; En_out_Mdpx         ; Clk25               ; 5.332 ; 5.691 ; Rise       ; Clk25               ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.632 ; 7.835 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data_out_Mdpx       ; Clk25               ; 6.004 ; 5.619 ; Rise       ; Clk25               ;
; En_out_Mdpx         ; Clk25               ; 5.162 ; 5.511 ; Rise       ; Clk25               ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.401 ; 6.615 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+----------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                   ; 15.023 ; -0.325 ; 38.289   ; 0.476   ; 9.630               ;
;  Clk25                                             ; 33.577 ; 0.163  ; 38.289   ; 0.476   ; 19.538              ;
;  altera_reserved_tck                               ; 44.917 ; 0.164  ; 48.057   ; 0.559   ; 49.350              ;
;  inst5|altpll_component|auto_generated|pll1|clk[1] ; 15.023 ; -0.325 ; N/A      ; N/A     ; 9.630               ;
; Design-wide TNS                                    ; 0.0    ; -0.325 ; 0.0      ; 0.0     ; 0.0                 ;
;  Clk25                                             ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                               ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  inst5|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; -0.325 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+--------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.025 ; 4.156 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.229 ; 7.189 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.059 ; -0.214 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.488 ; -0.691 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data_out_Mdpx       ; Clk25               ; 12.307 ; 12.492 ; Rise       ; Clk25               ;
; En_out_Mdpx         ; Clk25               ; 11.204 ; 11.157 ; Rise       ; Clk25               ;
; altera_reserved_tdo ; altera_reserved_tck ; 15.343 ; 16.111 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data_out_Mdpx       ; Clk25               ; 6.004 ; 5.619 ; Rise       ; Clk25               ;
; En_out_Mdpx         ; Clk25               ; 5.162 ; 5.511 ; Rise       ; Clk25               ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.401 ; 6.615 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Data_out_Mdpx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; En_out_Mdpx         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; Clk25               ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Data_out_Mdpx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; En_out_Mdpx         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5e-09 V                      ; 2.35 V              ; -0.015 V            ; 0.151 V                              ; 0.139 V                              ; 1.08e-09 s                  ; 1.21e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5e-09 V                     ; 2.35 V             ; -0.015 V           ; 0.151 V                             ; 0.139 V                             ; 1.08e-09 s                 ; 1.21e-09 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Data_out_Mdpx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; En_out_Mdpx         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.99e-07 V                   ; 2.34 V              ; -0.00923 V          ; 0.149 V                              ; 0.131 V                              ; 1.29e-09 s                  ; 1.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.99e-07 V                  ; 2.34 V             ; -0.00923 V         ; 0.149 V                             ; 0.131 V                             ; 1.29e-09 s                 ; 1.48e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Data_out_Mdpx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; En_out_Mdpx         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.82e-08 V                   ; 2.68 V              ; -0.0164 V           ; 0.263 V                              ; 0.093 V                              ; 7.03e-10 s                  ; 8.91e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 6.82e-08 V                  ; 2.68 V             ; -0.0164 V          ; 0.263 V                             ; 0.093 V                             ; 7.03e-10 s                 ; 8.91e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 1853       ; 0          ; 43       ; 1        ;
; inst5|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                               ; false path ; 0          ; 0        ; 0        ;
; Clk25                                             ; Clk25                                             ; 820        ; 0          ; 0        ; 0        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; Clk25                                             ; false path ; false path ; 0        ; 0        ;
; altera_reserved_tck                               ; inst5|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0        ; 0        ;
; Clk25                                             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; false path ; false path ; 0        ; 0        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 1          ; 1          ; 0        ; 0        ;
; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 2410       ; 0          ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 1853       ; 0          ; 43       ; 1        ;
; inst5|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                               ; false path ; 0          ; 0        ; 0        ;
; Clk25                                             ; Clk25                                             ; 820        ; 0          ; 0        ; 0        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; Clk25                                             ; false path ; false path ; 0        ; 0        ;
; altera_reserved_tck                               ; inst5|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0        ; 0        ;
; Clk25                                             ; inst5|altpll_component|auto_generated|pll1|clk[1] ; false path ; false path ; 0        ; 0        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 1          ; 1          ; 0        ; 0        ;
; inst5|altpll_component|auto_generated|pll1|clk[1] ; inst5|altpll_component|auto_generated|pll1|clk[1] ; 2410       ; 0          ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                    ;
+---------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                               ; 132        ; 0        ; 1        ; 0        ;
; Clk25               ; Clk25                                             ; 2          ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; inst5|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                     ;
+---------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                               ; 132        ; 0        ; 1        ; 0        ;
; Clk25               ; Clk25                                             ; 2          ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; inst5|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 50    ; 50   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Fri May 16 15:37:03 2014
Info: Command: quartus_sta Medipix_prj -c Medipix_prj
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use up to 8 processors
Warning: Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space.
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Info: Reading SDC File: 'medipix.sdc'
Warning: Ignored filter at medipix.sdc(13): Clk125 could not be matched with a port
Warning: Ignored create_clock at medipix.sdc(13): Argument <targets> is an empty collection
    Info: create_clock -name {Clk125} -period 8.000 -waveform { 0.000 4.000 } [get_ports {Clk125}]
Warning: Ignored filter at medipix.sdc(14): Clk_out_Mdpx could not be matched with a port
Warning: Ignored create_clock at medipix.sdc(14): Argument <targets> is an empty collection
    Info: create_clock -name {Clk_out_Mdpx} -period 16.000 -waveform { 0.000 8.000 } [get_ports {Clk_out_Mdpx}]
Warning: Ignored filter at medipix.sdc(15): Clk_in_Mdpx could not be matched with a port
Warning: Ignored create_clock at medipix.sdc(15): Argument <targets> is an empty collection
    Info: create_clock -name {Clk_in_Mdpx} -period 16.000 -waveform { 0.000 8.000 } [get_ports {Clk_in_Mdpx}]
Warning: Ignored filter at medipix.sdc(16): Eth_Rxc could not be matched with a port
Warning: Ignored create_clock at medipix.sdc(16): Argument <targets> is an empty collection
    Info: create_clock -name {Eth_Rxc} -period 40.000 -waveform { 0.000 20.000 } [get_ports {Eth_Rxc}] 
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {inst5|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {inst5|altpll_component|auto_generated|pll1|clk[0]} {inst5|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {inst5|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst5|altpll_component|auto_generated|pll1|clk[1]} {inst5|altpll_component|auto_generated|pll1|clk[1]}
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Warning: Ignored filter at medipix.sdc(53): Clk125 could not be matched with a clock
Warning: Ignored filter at medipix.sdc(54): Eth_Rxc could not be matched with a clock
Warning: Ignored filter at medipix.sdc(55): Clk_out_Mdpx could not be matched with a clock
Warning: Ignored filter at medipix.sdc(56): Clk_in_Mdpx could not be matched with a clock
Warning: Ignored filter at medipix.sdc(57): u_cpu_pll|*|clk[0] could not be matched with a clock
Warning: Ignored filter at medipix.sdc(58): u_cpu_pll|*|clk[1] could not be matched with a clock
Warning: Ignored filter at medipix.sdc(59): u_cpu_pll|*|clk[2] could not be matched with a clock
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk25}] -rise_to [get_clocks {Clk25}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk25}] -fall_to [get_clocks {Clk25}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk25}] -rise_to [get_clocks {Clk25}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk25}] -fall_to [get_clocks {Clk25}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk25}] -rise_to [get_clocks {Clk25}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk25}] -fall_to [get_clocks {Clk25}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk25}] -rise_to [get_clocks {Clk25}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk25}] -fall_to [get_clocks {Clk25}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 15.023
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    15.023         0.000 inst5|altpll_component|auto_generated|pll1|clk[1] 
    Info:    33.577         0.000 Clk25 
    Info:    44.917         0.000 altera_reserved_tck 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -0.325
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.325        -0.325 inst5|altpll_component|auto_generated|pll1|clk[1] 
    Info:     0.427         0.000 Clk25 
    Info:     0.427         0.000 altera_reserved_tck 
Info: Worst-case recovery slack is 38.289
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    38.289         0.000 Clk25 
    Info:    48.057         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 1.158
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.158         0.000 Clk25 
    Info:     1.395         0.000 altera_reserved_tck 
Info: Worst-case minimum pulse width slack is 9.653
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.653         0.000 inst5|altpll_component|auto_generated|pll1|clk[1] 
    Info:    19.538         0.000 Clk25 
    Info:    49.496         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk25}] -rise_to [get_clocks {Clk25}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk25}] -fall_to [get_clocks {Clk25}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk25}] -rise_to [get_clocks {Clk25}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk25}] -fall_to [get_clocks {Clk25}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk25}] -rise_to [get_clocks {Clk25}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk25}] -fall_to [get_clocks {Clk25}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk25}] -rise_to [get_clocks {Clk25}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk25}] -fall_to [get_clocks {Clk25}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info: Worst-case setup slack is 15.403
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    15.403         0.000 inst5|altpll_component|auto_generated|pll1|clk[1] 
    Info:    33.816         0.000 Clk25 
    Info:    45.361         0.000 altera_reserved_tck 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -0.305
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.305        -0.305 inst5|altpll_component|auto_generated|pll1|clk[1] 
    Info:     0.375         0.000 Clk25 
    Info:     0.377         0.000 altera_reserved_tck 
Info: Worst-case recovery slack is 38.461
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    38.461         0.000 Clk25 
    Info:    48.364         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 1.062
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.062         0.000 Clk25 
    Info:     1.250         0.000 altera_reserved_tck 
Info: Worst-case minimum pulse width slack is 9.630
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.630         0.000 inst5|altpll_component|auto_generated|pll1|clk[1] 
    Info:    19.544         0.000 Clk25 
    Info:    49.350         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk25}] -rise_to [get_clocks {Clk25}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk25}] -fall_to [get_clocks {Clk25}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk25}] -rise_to [get_clocks {Clk25}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk25}] -fall_to [get_clocks {Clk25}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk25}] -rise_to [get_clocks {Clk25}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk25}] -fall_to [get_clocks {Clk25}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk25}] -rise_to [get_clocks {Clk25}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk25}] -fall_to [get_clocks {Clk25}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info: Worst-case setup slack is 17.827
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    17.827         0.000 inst5|altpll_component|auto_generated|pll1|clk[1] 
    Info:    36.935         0.000 Clk25 
    Info:    48.018         0.000 altera_reserved_tck 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -0.202
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.202        -0.202 inst5|altpll_component|auto_generated|pll1|clk[1] 
    Info:     0.163         0.000 Clk25 
    Info:     0.164         0.000 altera_reserved_tck 
Info: Worst-case recovery slack is 39.224
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    39.224         0.000 Clk25 
    Info:    49.298         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.476
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.476         0.000 Clk25 
    Info:     0.559         0.000 altera_reserved_tck 
Info: Worst-case minimum pulse width slack is 9.759
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.759         0.000 inst5|altpll_component|auto_generated|pll1|clk[1] 
    Info:    19.790         0.000 Clk25 
    Info:    49.467         0.000 altera_reserved_tck 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 421 megabytes
    Info: Processing ended: Fri May 16 15:37:06 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


