// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_1_HH_
#define _conv_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_1_fadd_32ns_dEe.h"
#include "conv_1_fmul_32ns_eOg.h"
#include "conv_1_fcmp_32ns_fYi.h"
#include "conv_1_conv_weighbkb.h"
#include "conv_1_conv_weighcud.h"

namespace ap_rtl {

struct conv_1 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<5> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<32> > input_r_q0;
    sc_out< sc_lv<5> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<32> > input_r_q1;
    sc_out< sc_lv<4> > conv_out_address0;
    sc_out< sc_logic > conv_out_ce0;
    sc_out< sc_logic > conv_out_we0;
    sc_out< sc_lv<32> > conv_out_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    conv_1(sc_module_name name);
    SC_HAS_PROCESS(conv_1);

    ~conv_1();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    conv_1_conv_weighbkb* conv_weights_0_U;
    conv_1_conv_weighcud* conv_weights_1_U;
    conv_1_fadd_32ns_dEe<1,2,32,32,32>* conv_1_fadd_32ns_dEe_U1;
    conv_1_fmul_32ns_eOg<1,2,32,32,32>* conv_1_fmul_32ns_eOg_U2;
    conv_1_fcmp_32ns_fYi<1,1,32,32,1>* conv_1_fcmp_32ns_fYi_U3;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > conv_weights_0_address0;
    sc_signal< sc_logic > conv_weights_0_ce0;
    sc_signal< sc_lv<32> > conv_weights_0_q0;
    sc_signal< sc_lv<5> > conv_weights_1_address0;
    sc_signal< sc_logic > conv_weights_1_ce0;
    sc_signal< sc_lv<32> > conv_weights_1_q0;
    sc_signal< sc_lv<4> > indvar_flatten_reg_221;
    sc_signal< sc_lv<2> > wr_0_reg_232;
    sc_signal< sc_lv<32> > w_sum_1_reg_243;
    sc_signal< sc_lv<2> > wc_0_reg_255;
    sc_signal< sc_lv<32> > grp_fu_272_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln18_reg_728;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln18_reg_728_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln8_fu_290_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > add_ln8_fu_296_p2;
    sc_signal< sc_lv<4> > add_ln8_reg_689;
    sc_signal< sc_lv<1> > icmp_ln11_fu_308_p2;
    sc_signal< sc_lv<1> > icmp_ln11_reg_694;
    sc_signal< sc_lv<2> > select_ln34_1_fu_322_p3;
    sc_signal< sc_lv<2> > select_ln34_1_reg_699;
    sc_signal< sc_lv<2> > select_ln34_2_fu_372_p3;
    sc_signal< sc_lv<2> > select_ln34_2_reg_705;
    sc_signal< sc_lv<2> > select_ln34_3_fu_380_p3;
    sc_signal< sc_lv<2> > select_ln34_3_reg_712;
    sc_signal< sc_lv<6> > zext_ln34_3_fu_420_p1;
    sc_signal< sc_lv<6> > zext_ln34_3_reg_718;
    sc_signal< sc_lv<4> > conv_out_addr_reg_723;
    sc_signal< sc_lv<1> > icmp_ln18_fu_439_p2;
    sc_signal< sc_lv<4> > add_ln18_fu_445_p2;
    sc_signal< sc_lv<4> > add_ln18_reg_732;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<2> > select_ln26_fu_463_p3;
    sc_signal< sc_lv<2> > select_ln26_reg_737;
    sc_signal< sc_lv<2> > select_ln26_1_fu_471_p3;
    sc_signal< sc_lv<2> > select_ln26_1_reg_742;
    sc_signal< sc_lv<32> > conv_weights_1_load_reg_777;
    sc_signal< sc_lv<32> > input_load_1_reg_782;
    sc_signal< sc_lv<2> > wc_fu_578_p2;
    sc_signal< sc_lv<2> > wc_reg_787;
    sc_signal< sc_lv<32> > grp_fu_266_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > merge_i_fu_607_p3;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<2> > f_fu_616_p2;
    sc_signal< sc_lv<2> > f_reg_807;
    sc_signal< sc_lv<4> > select_ln11_fu_627_p3;
    sc_signal< sc_lv<4> > select_ln11_reg_812;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<4> > indvar_flatten21_reg_165;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<2> > r_0_reg_176;
    sc_signal< sc_lv<4> > indvar_flatten7_reg_187;
    sc_signal< sc_lv<2> > c_0_reg_199;
    sc_signal< sc_lv<2> > f_0_reg_210;
    sc_signal< sc_lv<4> > ap_phi_mux_indvar_flatten_phi_fu_225_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<2> > ap_phi_mux_wr_0_phi_fu_236_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_w_sum_1_phi_fu_247_p4;
    sc_signal< sc_lv<2> > ap_phi_mux_wc_0_phi_fu_259_p4;
    sc_signal< sc_lv<64> > zext_ln34_5_fu_434_p1;
    sc_signal< sc_lv<64> > zext_ln26_3_fu_537_p1;
    sc_signal< sc_lv<64> > zext_ln26_4_fu_558_p1;
    sc_signal< sc_lv<64> > tmp_9_fu_569_p3;
    sc_signal< sc_lv<32> > grp_fu_266_p0;
    sc_signal< sc_lv<32> > grp_fu_266_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<32> > grp_fu_272_p0;
    sc_signal< sc_lv<32> > grp_fu_272_p1;
    sc_signal< sc_lv<2> > r_fu_302_p2;
    sc_signal< sc_lv<3> > tmp_1_fu_330_p3;
    sc_signal< sc_lv<1> > icmp_ln14_fu_348_p2;
    sc_signal< sc_lv<1> > xor_ln34_fu_342_p2;
    sc_signal< sc_lv<2> > select_ln34_fu_314_p3;
    sc_signal< sc_lv<1> > and_ln34_fu_354_p2;
    sc_signal< sc_lv<1> > or_ln34_fu_366_p2;
    sc_signal< sc_lv<2> > c_fu_360_p2;
    sc_signal< sc_lv<4> > zext_ln34_fu_338_p1;
    sc_signal< sc_lv<4> > zext_ln34_1_fu_388_p1;
    sc_signal< sc_lv<4> > add_ln34_fu_392_p2;
    sc_signal< sc_lv<3> > trunc_ln34_fu_402_p1;
    sc_signal< sc_lv<5> > p_shl_cast_fu_406_p3;
    sc_signal< sc_lv<5> > zext_ln34_2_fu_398_p1;
    sc_signal< sc_lv<5> > sub_ln34_fu_414_p2;
    sc_signal< sc_lv<5> > zext_ln34_4_fu_424_p1;
    sc_signal< sc_lv<5> > add_ln34_1_fu_428_p2;
    sc_signal< sc_lv<1> > icmp_ln21_fu_457_p2;
    sc_signal< sc_lv<2> > wr_fu_451_p2;
    sc_signal< sc_lv<4> > tmp_5_fu_483_p3;
    sc_signal< sc_lv<5> > zext_ln26_1_fu_491_p1;
    sc_signal< sc_lv<5> > zext_ln26_fu_479_p1;
    sc_signal< sc_lv<5> > sub_ln26_fu_495_p2;
    sc_signal< sc_lv<6> > zext_ln26_2_fu_510_p1;
    sc_signal< sc_lv<6> > sext_ln26_fu_501_p1;
    sc_signal< sc_lv<6> > add_ln26_2_fu_514_p2;
    sc_signal< sc_lv<6> > shl_ln26_fu_520_p2;
    sc_signal< sc_lv<6> > sub_ln26_1_fu_526_p2;
    sc_signal< sc_lv<6> > add_ln26_3_fu_532_p2;
    sc_signal< sc_lv<2> > add_ln26_fu_505_p2;
    sc_signal< sc_lv<2> > add_ln26_1_fu_543_p2;
    sc_signal< sc_lv<5> > tmp_8_fu_548_p4;
    sc_signal< sc_lv<5> > or_ln26_fu_563_p2;
    sc_signal< sc_lv<1> > icmp_ln7_1_fu_588_p2;
    sc_signal< sc_lv<1> > icmp_ln7_fu_583_p2;
    sc_signal< sc_lv<1> > empty_5_fu_601_p2;
    sc_signal< sc_lv<32> > select_ln7_i_fu_593_p3;
    sc_signal< sc_lv<4> > add_ln11_1_fu_621_p2;
    sc_signal< sc_lv<32> > bitcast_ln33_fu_634_p1;
    sc_signal< sc_lv<8> > tmp_fu_638_p4;
    sc_signal< sc_lv<23> > trunc_ln33_fu_648_p1;
    sc_signal< sc_lv<1> > icmp_ln33_1_fu_658_p2;
    sc_signal< sc_lv<1> > icmp_ln33_fu_652_p2;
    sc_signal< sc_lv<1> > or_ln33_fu_664_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_279_p2;
    sc_signal< sc_lv<1> > and_ln33_fu_670_p2;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_state2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_state8;
    static const sc_lv<6> ap_ST_fsm_state9;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<59> ap_const_lv59_0;
    static const sc_lv<32> ap_const_lv32_40000000;
    static const sc_lv<32> ap_const_lv32_3F800000;
    static const sc_lv<32> ap_const_lv32_3FC00000;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln11_1_fu_621_p2();
    void thread_add_ln18_fu_445_p2();
    void thread_add_ln26_1_fu_543_p2();
    void thread_add_ln26_2_fu_514_p2();
    void thread_add_ln26_3_fu_532_p2();
    void thread_add_ln26_fu_505_p2();
    void thread_add_ln34_1_fu_428_p2();
    void thread_add_ln34_fu_392_p2();
    void thread_add_ln8_fu_296_p2();
    void thread_and_ln33_fu_670_p2();
    void thread_and_ln34_fu_354_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage1_iter1();
    void thread_ap_block_state7_pp0_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_225_p4();
    void thread_ap_phi_mux_w_sum_1_phi_fu_247_p4();
    void thread_ap_phi_mux_wc_0_phi_fu_259_p4();
    void thread_ap_phi_mux_wr_0_phi_fu_236_p4();
    void thread_ap_ready();
    void thread_bitcast_ln33_fu_634_p1();
    void thread_c_fu_360_p2();
    void thread_conv_out_address0();
    void thread_conv_out_ce0();
    void thread_conv_out_d0();
    void thread_conv_out_we0();
    void thread_conv_weights_0_address0();
    void thread_conv_weights_0_ce0();
    void thread_conv_weights_1_address0();
    void thread_conv_weights_1_ce0();
    void thread_empty_5_fu_601_p2();
    void thread_f_fu_616_p2();
    void thread_grp_fu_266_p0();
    void thread_grp_fu_266_p1();
    void thread_grp_fu_272_p0();
    void thread_grp_fu_272_p1();
    void thread_icmp_ln11_fu_308_p2();
    void thread_icmp_ln14_fu_348_p2();
    void thread_icmp_ln18_fu_439_p2();
    void thread_icmp_ln21_fu_457_p2();
    void thread_icmp_ln33_1_fu_658_p2();
    void thread_icmp_ln33_fu_652_p2();
    void thread_icmp_ln7_1_fu_588_p2();
    void thread_icmp_ln7_fu_583_p2();
    void thread_icmp_ln8_fu_290_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_merge_i_fu_607_p3();
    void thread_or_ln26_fu_563_p2();
    void thread_or_ln33_fu_664_p2();
    void thread_or_ln34_fu_366_p2();
    void thread_p_shl_cast_fu_406_p3();
    void thread_r_fu_302_p2();
    void thread_select_ln11_fu_627_p3();
    void thread_select_ln26_1_fu_471_p3();
    void thread_select_ln26_fu_463_p3();
    void thread_select_ln34_1_fu_322_p3();
    void thread_select_ln34_2_fu_372_p3();
    void thread_select_ln34_3_fu_380_p3();
    void thread_select_ln34_fu_314_p3();
    void thread_select_ln7_i_fu_593_p3();
    void thread_sext_ln26_fu_501_p1();
    void thread_shl_ln26_fu_520_p2();
    void thread_sub_ln26_1_fu_526_p2();
    void thread_sub_ln26_fu_495_p2();
    void thread_sub_ln34_fu_414_p2();
    void thread_tmp_1_fu_330_p3();
    void thread_tmp_5_fu_483_p3();
    void thread_tmp_8_fu_548_p4();
    void thread_tmp_9_fu_569_p3();
    void thread_tmp_fu_638_p4();
    void thread_trunc_ln33_fu_648_p1();
    void thread_trunc_ln34_fu_402_p1();
    void thread_wc_fu_578_p2();
    void thread_wr_fu_451_p2();
    void thread_xor_ln34_fu_342_p2();
    void thread_zext_ln26_1_fu_491_p1();
    void thread_zext_ln26_2_fu_510_p1();
    void thread_zext_ln26_3_fu_537_p1();
    void thread_zext_ln26_4_fu_558_p1();
    void thread_zext_ln26_fu_479_p1();
    void thread_zext_ln34_1_fu_388_p1();
    void thread_zext_ln34_2_fu_398_p1();
    void thread_zext_ln34_3_fu_420_p1();
    void thread_zext_ln34_4_fu_424_p1();
    void thread_zext_ln34_5_fu_434_p1();
    void thread_zext_ln34_fu_338_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
