vendor_name = ModelSim
source_file = 1, C:/Users/joaog/OneDrive/Ambiente de Trabalho/UA/1ºANO-LECI/2º SEMESTRE/LSD/P/Testing/Testing3/Waveform.vwf
source_file = 1, C:/Users/joaog/OneDrive/Ambiente de Trabalho/UA/1ºANO-LECI/2º SEMESTRE/LSD/P/Testing/Testing3/customFreqDivider.vhd
source_file = 1, C:/Users/joaog/OneDrive/Ambiente de Trabalho/UA/1ºANO-LECI/2º SEMESTRE/LSD/P/Testing/Testing3/Waveform1.vwf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/joaog/OneDrive/Ambiente de Trabalho/UA/1ºANO-LECI/2º SEMESTRE/LSD/P/Testing/Testing3/db/conv_test.cbx.xml
design_name = customFreqDivider
instance = comp, \clockOut~output\, clockOut~output, customFreqDivider, 1
instance = comp, \clockIn~input\, clockIn~input, customFreqDivider, 1
instance = comp, \state.S0~0\, state.S0~0, customFreqDivider, 1
instance = comp, \state.S0\, state.S0, customFreqDivider, 1
instance = comp, \state.S1~0\, state.S1~0, customFreqDivider, 1
instance = comp, \state.S1\, state.S1, customFreqDivider, 1
instance = comp, \state.S2\, state.S2, customFreqDivider, 1
instance = comp, \state.S3\, state.S3, customFreqDivider, 1
instance = comp, \clockOut~2\, clockOut~2, customFreqDivider, 1
instance = comp, \clockOut~reg0\, clockOut~reg0, customFreqDivider, 1
