<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Apr 11 02:50:10 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets dac_clk_p_c]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.822ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \genbus/packxi/o_pck_stb_24  (from dac_clk_p_c +)
   Destination:    FD1P3AX    D              \genbus/wbexec/o_wb_addr_858__i29  (to dac_clk_p_c +)

   Delay:                  10.676ns  (45.9% logic, 54.1% route), 19 logic levels.

 Constraint Details:

     10.676ns data_path \genbus/packxi/o_pck_stb_24 to \genbus/wbexec/o_wb_addr_858__i29 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.822ns

 Path Details: \genbus/packxi/o_pck_stb_24 to \genbus/wbexec/o_wb_addr_858__i29

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \genbus/packxi/o_pck_stb_24 (from dac_clk_p_c)
Route         6   e 1.266                                  \genbus/iw_stb
LUT4        ---     0.448              B to Z              \genbus/wbexec/i20555_2_lut_rep_797
Route         2   e 0.954                                  \genbus/wbexec/n29457
LUT4        ---     0.448              A to Z              \genbus/wbexec/i1_4_lut
Route        29   e 1.698                                  \genbus/wbexec/n3
LUT4        ---     0.448              B to Z              \genbus/wbexec/i17675_2_lut
Route         1   e 0.788                                  \genbus/wbexec/n19241
A1_TO_FCO   ---     0.752           A[2] to COUT           \genbus/wbexec/o_wb_addr_858_add_4_3
Route         1   e 0.020                                  \genbus/wbexec/n19869
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_5
Route         1   e 0.020                                  \genbus/wbexec/n19870
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_7
Route         1   e 0.020                                  \genbus/wbexec/n19871
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_9
Route         1   e 0.020                                  \genbus/wbexec/n19872
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_11
Route         1   e 0.020                                  \genbus/wbexec/n19873
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_13
Route         1   e 0.020                                  \genbus/wbexec/n19874
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_15
Route         1   e 0.020                                  \genbus/wbexec/n19875
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_17
Route         1   e 0.020                                  \genbus/wbexec/n19876
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_19
Route         1   e 0.020                                  \genbus/wbexec/n19877
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_21
Route         1   e 0.020                                  \genbus/wbexec/n19878
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_23
Route         1   e 0.020                                  \genbus/wbexec/n19879
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_25
Route         1   e 0.020                                  \genbus/wbexec/n19880
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_27
Route         1   e 0.020                                  \genbus/wbexec/n19881
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_29
Route         1   e 0.020                                  \genbus/wbexec/n19882
FCI_TO_F    ---     0.544            CIN to S[2]           \genbus/wbexec/o_wb_addr_858_add_4_31
Route         1   e 0.788                                  \genbus/wbexec/n126
                  --------
                   10.676  (45.9% logic, 54.1% route), 19 logic levels.


Error:  The following path violates requirements by 5.822ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \genbus/packxi/o_pck_stb_24  (from dac_clk_p_c +)
   Destination:    FD1P3AX    D              \genbus/wbexec/o_wb_addr_858__i28  (to dac_clk_p_c +)

   Delay:                  10.676ns  (45.9% logic, 54.1% route), 19 logic levels.

 Constraint Details:

     10.676ns data_path \genbus/packxi/o_pck_stb_24 to \genbus/wbexec/o_wb_addr_858__i28 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.822ns

 Path Details: \genbus/packxi/o_pck_stb_24 to \genbus/wbexec/o_wb_addr_858__i28

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \genbus/packxi/o_pck_stb_24 (from dac_clk_p_c)
Route         6   e 1.266                                  \genbus/iw_stb
LUT4        ---     0.448              B to Z              \genbus/wbexec/i20555_2_lut_rep_797
Route         2   e 0.954                                  \genbus/wbexec/n29457
LUT4        ---     0.448              A to Z              \genbus/wbexec/i1_4_lut
Route        29   e 1.698                                  \genbus/wbexec/n3
LUT4        ---     0.448              B to Z              \genbus/wbexec/i17675_2_lut
Route         1   e 0.788                                  \genbus/wbexec/n19241
A1_TO_FCO   ---     0.752           A[2] to COUT           \genbus/wbexec/o_wb_addr_858_add_4_3
Route         1   e 0.020                                  \genbus/wbexec/n19869
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_5
Route         1   e 0.020                                  \genbus/wbexec/n19870
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_7
Route         1   e 0.020                                  \genbus/wbexec/n19871
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_9
Route         1   e 0.020                                  \genbus/wbexec/n19872
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_11
Route         1   e 0.020                                  \genbus/wbexec/n19873
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_13
Route         1   e 0.020                                  \genbus/wbexec/n19874
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_15
Route         1   e 0.020                                  \genbus/wbexec/n19875
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_17
Route         1   e 0.020                                  \genbus/wbexec/n19876
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_19
Route         1   e 0.020                                  \genbus/wbexec/n19877
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_21
Route         1   e 0.020                                  \genbus/wbexec/n19878
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_23
Route         1   e 0.020                                  \genbus/wbexec/n19879
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_25
Route         1   e 0.020                                  \genbus/wbexec/n19880
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_27
Route         1   e 0.020                                  \genbus/wbexec/n19881
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_29
Route         1   e 0.020                                  \genbus/wbexec/n19882
FCI_TO_F    ---     0.544            CIN to S[2]           \genbus/wbexec/o_wb_addr_858_add_4_31
Route         1   e 0.788                                  \genbus/wbexec/n127
                  --------
                   10.676  (45.9% logic, 54.1% route), 19 logic levels.


Error:  The following path violates requirements by 5.822ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \genbus/packxi/o_pck_word__i33  (from dac_clk_p_c +)
   Destination:    FD1P3AX    D              \genbus/wbexec/o_wb_addr_858__i29  (to dac_clk_p_c +)

   Delay:                  10.676ns  (45.9% logic, 54.1% route), 19 logic levels.

 Constraint Details:

     10.676ns data_path \genbus/packxi/o_pck_word__i33 to \genbus/wbexec/o_wb_addr_858__i29 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.822ns

 Path Details: \genbus/packxi/o_pck_word__i33 to \genbus/wbexec/o_wb_addr_858__i29

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \genbus/packxi/o_pck_word__i33 (from dac_clk_p_c)
Route         6   e 1.266                                  \genbus/iw_word[33]
LUT4        ---     0.448              A to Z              \genbus/wbexec/i20555_2_lut_rep_797
Route         2   e 0.954                                  \genbus/wbexec/n29457
LUT4        ---     0.448              A to Z              \genbus/wbexec/i1_4_lut
Route        29   e 1.698                                  \genbus/wbexec/n3
LUT4        ---     0.448              B to Z              \genbus/wbexec/i17675_2_lut
Route         1   e 0.788                                  \genbus/wbexec/n19241
A1_TO_FCO   ---     0.752           A[2] to COUT           \genbus/wbexec/o_wb_addr_858_add_4_3
Route         1   e 0.020                                  \genbus/wbexec/n19869
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_5
Route         1   e 0.020                                  \genbus/wbexec/n19870
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_7
Route         1   e 0.020                                  \genbus/wbexec/n19871
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_9
Route         1   e 0.020                                  \genbus/wbexec/n19872
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_11
Route         1   e 0.020                                  \genbus/wbexec/n19873
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_13
Route         1   e 0.020                                  \genbus/wbexec/n19874
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_15
Route         1   e 0.020                                  \genbus/wbexec/n19875
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_17
Route         1   e 0.020                                  \genbus/wbexec/n19876
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_19
Route         1   e 0.020                                  \genbus/wbexec/n19877
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_21
Route         1   e 0.020                                  \genbus/wbexec/n19878
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_23
Route         1   e 0.020                                  \genbus/wbexec/n19879
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_25
Route         1   e 0.020                                  \genbus/wbexec/n19880
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_27
Route         1   e 0.020                                  \genbus/wbexec/n19881
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_858_add_4_29
Route         1   e 0.020                                  \genbus/wbexec/n19882
FCI_TO_F    ---     0.544            CIN to S[2]           \genbus/wbexec/o_wb_addr_858_add_4_31
Route         1   e 0.788                                  \genbus/wbexec/n126
                  --------
                   10.676  (45.9% logic, 54.1% route), 19 logic levels.

Warning: 10.822 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets dac_clk_p_c]             |     5.000 ns|    10.822 ns|    19 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n38                                     |       6|    2177|     53.15%
                                        |        |        |
n29081                                  |       6|    1920|     46.88%
                                        |        |        |
\genbus/wbexec/n3                       |      29|    1256|     30.66%
                                        |        |        |
\genbus/wbexec/n19876                   |       1|     904|     22.07%
                                        |        |        |
\genbus/wbexec/n19875                   |       1|     898|     21.92%
                                        |        |        |
\genbus/wbexec/n19877                   |       1|     874|     21.34%
                                        |        |        |
\genbus/wbexec/n19874                   |       1|     860|     21.00%
                                        |        |        |
\genbus/wbexec/n19878                   |       1|     808|     19.73%
                                        |        |        |
\genbus/wbexec/n19873                   |       1|     786|     19.19%
                                        |        |        |
\genbus/wbexec/n29457                   |       2|     784|     19.14%
                                        |        |        |
n22664                                  |       1|     749|     18.29%
                                        |        |        |
n22662                                  |       1|     714|     17.43%
                                        |        |        |
\genbus/wbexec/n19879                   |       1|     706|     17.24%
                                        |        |        |
\genbus/wbexec/n19872                   |       1|     678|     16.55%
                                        |        |        |
\genbus/wbexec/n19880                   |       1|     576|     14.06%
                                        |        |        |
\genbus/wbexec/n19871                   |       1|     542|     13.23%
                                        |        |        |
\genbus/wbexec/n19881                   |       1|     416|     10.16%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 4096  Score: 15514825

Constraints cover  70471 paths, 8846 nets, and 22069 connections (84.9% coverage)


Peak memory: 196554752 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
