	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.3r1 Build 19041558 SN 99083606"
	.compiler_invocation	"ctc --dep-file=Libraries\\seekfree_peripheral\\.SEEKFREE_MT9V03X.o.d --fp-model=c,f,l,n,r,S,T,z -D__CPU__=tc26x -D__CPU_TC26X__ --core=tc1.6.x --iso=99 -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\CODE -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Build -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Impl -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib\\DataHandling -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib\\InternalMux -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_PinMap -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Asc -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Lin -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Spi -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6 -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Icu -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\PwmBc -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\PwmHl -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Timer -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\TimerWithTrigger -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\TPwm -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cif -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cif\\Cam -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cif\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\CStart -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Irq -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Dma -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc\\Dsadc -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc\\Rdc -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dts -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dts\\Dts -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dts\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Emem -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Emem\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eray -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eray\\Eray -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eray\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eth -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eth\\Phy_Pef7071 -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eth\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fce -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fce\\Crc -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fce\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fft -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fft\\Fft -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fft\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Flash -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Flash\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gpt12 -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gpt12\\IncrEnc -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gpt12\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom\\Pwm -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom\\PwmHl -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom\\Timer -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tim -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tim\\In -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom\\Pwm -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom\\PwmHl -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom\\Timer -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Trig -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Hssl -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Hssl\\Hssl -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Hssl\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\I2c -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\I2c\\I2c -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\I2c\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Iom -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Iom\\Driver -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Iom\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Msc -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Msc\\Msc -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Msc\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Multican -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Multican\\Can -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Multican\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port\\Io -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5 -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5\\Psi5 -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5s -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5s\\Psi5s -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5s\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi\\SpiMaster -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi\\SpiSlave -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Sent -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Sent\\Sent -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Sent\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Smu -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Smu\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Src -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Src\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm\\Timer -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc\\Adc -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc\\Std -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\Infra -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\Infra\\Platform -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\Infra\\Platform\\Tricore -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\Infra\\Platform\\Tricore\\Compilers -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\Infra\\Sfr -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\Infra\\Sfr\\TC26B -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\Infra\\Sfr\\TC26B\\_Reg -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\Service -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\Service\\CpuGeneric -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\seekfree_libraries -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\seekfree_libraries\\common -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\seekfree_peripheral -ID:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\USER -g2 --make-target=Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.o -t0 --language=-gcc,-volatile,+strings,-kanji --default-near-size=0 -O0 --default-a1-size=0 --default-a0-size=0 --source --align=0 --switch=auto --error-limit=42 -o Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.src ..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c"
	.compiler_name		"ctc"
	;source	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c'

	
$TC16X
	
	.sdecl	'.text.SEEKFREE_MT9V03X.mt9v03x_uart_callback',code,cluster('mt9v03x_uart_callback')
	.sect	'.text.SEEKFREE_MT9V03X.mt9v03x_uart_callback'
	.align	2
	
	.global	mt9v03x_uart_callback

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	     1  /*********************************************************************************************************************
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	     2   * COPYRIGHT NOTICE
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	     3   * Copyright (c) 2020,逐飞科技
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	     4   * All rights reserved.
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	     5   * 技术讨论QQ群：三群：824575535
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	     6   *
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	     7   * 以下所有内容版权均属逐飞科技所有，未经允许不得用于商业用途，
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	     8   * 欢迎各位使用并传播本程序，修改内容时必须保留逐飞科技的版权声明。
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	     9   *
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    10   * @file       		总钻风
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    11   * @company	   		成都逐飞科技有限公司
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    12   * @author     		逐飞科技(QQ3184284598)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    13   * @version    		查看doc内version文件 版本说明
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    14   * @Software 		tasking v6.3r1
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    15   * @Target core		TC264D
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    16   * @Taobao   		https://seekfree.taobao.com/
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    17   * @date       		2020-3-23
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    18   * @note		
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    19  					接线定义：
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    20  					------------------------------------ 
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    21  					模块管脚            			单片机管脚
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    22  					SDA(51的RX)         		查看SEEKFREE_MT9V03X.h文件中的MT9V03X_COF_UART_TX宏定义
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    23  					SCL(51的TX)         		查看SEEKFREE_MT9V03X.h文件中的MT9V03X_COF_UART_RX宏定义
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    24  					场中断(VSY)         		查看SEEKFREE_MT9V03X.h文件中的MT9V03X_VSYNC_PIN宏定义
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    25  					行中断(HREF)				程序没有使用，因此不连接
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    26  					像素中断(PCLK)      		查看SEEKFREE_MT9V03X.h文件中的MT9V03X_PCLK_PIN宏定义
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    27  					数据口(D0-D7)			查看SEEKFREE_MT9V03X.h文件中的MT9V03X_DATA_PIN宏定义
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    28  					------------------------------------ 
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    29  	
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    30  					默认分辨率是           			188*120
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    31  					默认FPS                 50帧
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    32   ********************************************************************************************************************/
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    33  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    34  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    35  #include "IfxDma.h"
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    36  #include "IfxScuEru.h"
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    37  #include "zf_stm_systick.h"
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    38  #include "zf_gpio.h"
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    39  #include "zf_eru.h"
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    40  #include "zf_eru_dma.h"
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    41  #include "SEEKFREE_MT9V03X.h"
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    42  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    43  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    44  //必须4字节对齐
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    45  IFX_ALIGN(4) uint8 mt9v03x_image[MT9V03X_H][MT9V03X_W];
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    46  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    47  uint8   receive[3];
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    48  uint8   receive_num = 0;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    49  vuint8  uart_receive_flag;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    50  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    51  uint8   link_list_num;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    52  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    53  //需要配置到摄像头的数据
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    54  int16 MT9V03X_CFG[CONFIG_FINISH][2]=
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    55  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    56      {AUTO_EXP,          0},   //自动曝光设置      范围1-63 0为关闭 如果自动曝光开启  EXP_TIME命令设置的数据将会变为最大曝光时间，也就是自动曝光时间的上限
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    57                                //一般情况是不需要开启这个功能，因为比赛场地光线一般都比较均匀，如果遇到光线非常不均匀的情况可以尝试设置该值，增加图像稳定性
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    58      {EXP_TIME,          30}, //曝光时间          摄像头收到后会自动计算出最大曝光时间，如果设置过大则设置为计算出来的最大曝光值
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    59      {FPS,               50},  //图像帧率          摄像头收到后会自动计算出最大FPS，如果过大则设置为计算出来的最大FPS
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    60      {SET_COL,           MT9V03X_W}, //图像列数量        范围1-752     K60采集不允许超过188
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    61      {SET_ROW,           MT9V03X_H}, //图像行数量        范围1-480
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    62      {LR_OFFSET,         0},   //图像左右偏移量    正值 右偏移   负值 左偏移  列为188 376 752时无法设置偏移    摄像头收偏移数据后会自动计算最大偏移，如果超出则设置计算出来的最大偏移
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    63      {UD_OFFSET,         0},   //图像上下偏移量    正值 上偏移   负值 下偏移  行为120 240 480时无法设置偏移    摄像头收偏移数据后会自动计算最大偏移，如果超出则设置计算出来的最大偏移
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    64      {GAIN,              32},  //图像增益          范围16-64     增益可以在曝光时间固定的情况下改变图像亮暗程度
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    65  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    66      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    67      {INIT,              0}    //摄像头开始初始化
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    68  };
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    69  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    70  //从摄像头内部获取到的配置数据
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    71  int16 GET_CFG[CONFIG_FINISH-1][2]=
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    72  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    73      {AUTO_EXP,          0},   //自动曝光设置      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    74      {EXP_TIME,          0},   //曝光时间          
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    75      {FPS,               0},   //图像帧率          
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    76      {SET_COL,           0},   //图像列数量        
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    77      {SET_ROW,           0},   //图像行数量        
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    78      {LR_OFFSET,         0},   //图像左右偏移量    
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    79      {UD_OFFSET,         0},   //图像上下偏移量    
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    80      {GAIN,              0},   //图像增益          
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    81  };
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    82  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    83  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    84  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    85  //  @brief      MT9V03X摄像头串口中断函数
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    86  //  @param      NULL
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    87  //  @return     void					
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    88  //  @since      v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    89  //  Sample usage:	
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    90  //  @note       此函数在isr.c中 被串口中断函数调用
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    91  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    92  void mt9v03x_uart_callback(void)
; Function mt9v03x_uart_callback
.L49:
mt9v03x_uart_callback:	.type	func

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    93  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    94  	while(uart_query(MT9V03X_COF_UART, &receive[receive_num]))
	j	.L2
.L3:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    95  	{
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    96  		receive_num++;
	movh.a	a15,#@his(receive_num)
	lea	a15,[a15]@los(receive_num)
	movh.a	a2,#@his(receive_num)
	lea	a2,[a2]@los(receive_num)
	ld.bu	d15,[a2]
.L326:
	add	d15,#1
	st.b	[a15],d15
.L327:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    97  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    98          if(1==receive_num && 0XA5!=receive[0])  receive_num = 0;
	movh.a	a15,#@his(receive_num)
	lea	a15,[a15]@los(receive_num)
	ld.bu	d15,[a15]
.L328:
	jne	d15,#1,.L4
.L329:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L330:
	ld.bu	d0,[a15]
.L331:
	mov	d15,#165
.L332:
	jeq	d15,d0,.L5
.L333:
	movh.a	a15,#@his(receive_num)
	lea	a15,[a15]@los(receive_num)
.L334:
	mov	d15,#0
.L335:
	st.b	[a15],d15
.L5:
.L4:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	    99          if(3 == receive_num)
	movh.a	a15,#@his(receive_num)
	lea	a15,[a15]@los(receive_num)
	ld.bu	d15,[a15]
.L336:
	jne	d15,#3,.L6
.L337:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   100          {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   101              receive_num = 0;
	movh.a	a15,#@his(receive_num)
	lea	a15,[a15]@los(receive_num)
.L338:
	mov	d15,#0
.L339:
	st.b	[a15],d15
.L340:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   102              uart_receive_flag = 1;
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
.L341:
	mov	d15,#1
.L342:
	st.b	[a15],d15
.L6:
.L2:
	mov	d4,#1
.L343:
	movh.a	a15,#@his(receive_num)
	lea	a15,[a15]@los(receive_num)
	ld.bu	d15,[a15]
.L344:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L345:
	addsc.a	a4,a15,d15,#0
	call	uart_query
.L346:
	jne	d2,#0,.L3
.L347:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   103          }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   104  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   105  	}
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   106  }
	ret
.L151:
	
__mt9v03x_uart_callback_function_end:
	.size	mt9v03x_uart_callback,__mt9v03x_uart_callback_function_end-mt9v03x_uart_callback
.L78:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X.set_config',code,cluster('set_config')
	.sect	'.text.SEEKFREE_MT9V03X.set_config'
	.align	2
	
	.global	set_config

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   107  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   108  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   109  //  @brief      配置摄像头内部配置信息
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   110  //  @param      uartn       选择使用的串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   111  //  @param      buff        发送配置信息的地址
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   112  //  @return     void
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   113  //  @since      v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   114  //  Sample usage:           调用该函数前请先初始化串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   115  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   116  void set_config(UARTN_enum uartn, int16 buff[CONFIG_FINISH-1][2])
; Function set_config
.L51:
set_config:	.type	func
	sub.a	a10,#8
.L260:
	mov	d8,d4
.L261:
	mov.aa	a12,a4
.L262:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   117  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   118  	uint16 temp, i;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   119      uint8  send_buffer[4];
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   120  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   121      uart_receive_flag = 0;
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
.L352:
	mov	d15,#0
.L353:
	st.b	[a15],d15
.L354:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   122      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   123      //设置参数  具体请参看问题锦集手册
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   124      //开始配置摄像头并重新初始化
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   125      for(i=0; i<CONFIG_FINISH; i++)
	mov	d9,#0
.L263:
	j	.L7
.L8:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   126      {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   127          send_buffer[0] = 0xA5;
	mov	d15,#165
.L355:
	st.b	[a10],d15
.L356:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   128          send_buffer[1] = (uint8)buff[i][0];
	mul	d15,d9,#4
	addsc.a	a15,a12,d15,#0
.L357:
	ld.h	d15,[a15]
.L358:
	st.b	[a10]1,d15
.L359:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   129          temp = buff[i][1];
	mul	d15,d9,#4
	addsc.a	a15,a12,d15,#0
.L360:
	ld.h	d15,[a15]2
	extr.u	d15,d15,#0,#16
.L264:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   130          send_buffer[2] = temp>>8;
	sha	d0,d15,#-8
.L361:
	st.b	[a10]2,d0
.L362:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   131          send_buffer[3] = (uint8)temp;
	st.b	[a10]3,d15
.L363:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   132          
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   133          uart_putbuff(uartn,send_buffer,4);
	lea	a4,[a10]0
.L364:
	mov	d5,#4
	mov	d4,d8
.L265:
	call	uart_putbuff
.L266:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   134          systick_delay_ms(STM0, 2);
	mov	d4,#0
	mov	d5,#15625
	sh	d5,#7
	call	systick_delay
.L365:
	add	d9,#1
.L7:
	jlt.u	d9,#9,.L8
.L366:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   135      }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   136      //等待摄像头初始化成功
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   137      while(!uart_receive_flag);
	j	.L9
.L10:
.L9:
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
	ld.bu	d15,[a15]
	jeq	d15,#0,.L10
.L367:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   138      uart_receive_flag = 0;
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
.L368:
	mov	d15,#0
.L369:
	st.b	[a15],d15
.L370:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   139      while((0xff != receive[1]) || (0xff != receive[2]));
	j	.L11
.L12:
.L13:
.L11:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L371:
	ld.bu	d15,[a15]1
.L372:
	mov	d0,#255
.L373:
	jne	d15,d0,.L13
.L374:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L375:
	ld.bu	d15,[a15]2
.L376:
	mov	d0,#255
.L377:
	jne	d15,d0,.L12
.L378:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   140      //以上部分对摄像头配置的数据全部都会保存在摄像头上51单片机的eeprom中
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   141      //利用set_exposure_time函数单独配置的曝光数据不存储在eeprom中
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   142  }
	ret
.L152:
	
__set_config_function_end:
	.size	set_config,__set_config_function_end-set_config
.L83:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X.get_config',code,cluster('get_config')
	.sect	'.text.SEEKFREE_MT9V03X.get_config'
	.align	2
	
	.global	get_config

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   143  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   144  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   145  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   146  //  @brief      获取摄像头内部配置信息
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   147  //  @param      uartn       选择使用的串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   148  //  @param      buff        接收配置信息的地址
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   149  //  @return     void
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   150  //  @since      v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   151  //  Sample usage:           调用该函数前请先初始化串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   152  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   153  void get_config(UARTN_enum uartn, int16 buff[CONFIG_FINISH-1][2])
; Function get_config
.L53:
get_config:	.type	func
	sub.a	a10,#8
.L267:
	mov	d8,d4
.L268:
	mov.aa	a12,a4
.L269:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   154  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   155  	uint16 temp, i;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   156      uint8  send_buffer[4];
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   157      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   158      for(i=0; i<CONFIG_FINISH-1; i++)
	mov	d9,#0
.L270:
	j	.L14
.L15:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   159      {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   160          send_buffer[0] = 0xA5;
	mov	d15,#165
.L383:
	st.b	[a10],d15
.L384:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   161          send_buffer[1] = GET_STATUS;
	mov	d15,#241
.L385:
	st.b	[a10]1,d15
.L386:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   162          temp = buff[i][0];
	mul	d15,d9,#4
	addsc.a	a15,a12,d15,#0
.L387:
	ld.h	d15,[a15]
	extr.u	d15,d15,#0,#16
.L271:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   163          send_buffer[2] = temp>>8;
	sha	d0,d15,#-8
.L388:
	st.b	[a10]2,d0
.L389:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   164          send_buffer[3] = (uint8)temp;
	st.b	[a10]3,d15
.L390:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   165          
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   166          uart_putbuff(uartn,send_buffer,4);
	lea	a4,[a10]0
.L391:
	mov	d5,#4
	mov	d4,d8
.L272:
	call	uart_putbuff
.L273:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   167          
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   168          //等待接受回传数据
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   169          while(!uart_receive_flag);
	j	.L16
.L17:
.L16:
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
	ld.bu	d15,[a15]
	jeq	d15,#0,.L17
.L392:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   170          uart_receive_flag = 0;
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
.L393:
	mov	d15,#0
.L394:
	st.b	[a15],d15
.L395:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   171          
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   172          buff[i][1] = receive[1]<<8 | receive[2];
	mul	d15,d9,#4
	addsc.a	a2,a12,d15,#0
.L396:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L397:
	ld.bu	d15,[a15]1
.L398:
	sha	d0,d15,#8
.L399:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L400:
	ld.bu	d15,[a15]2
.L401:
	or	d0,d15
.L402:
	st.h	[a2]2,d0
.L403:
	add	d9,#1
.L14:
	mov	d15,#8
.L404:
	jlt	d9,d15,.L15
.L405:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   173      }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   174  }
	ret
.L162:
	
__get_config_function_end:
	.size	get_config,__get_config_function_end-get_config
.L88:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X.get_version',code,cluster('get_version')
	.sect	'.text.SEEKFREE_MT9V03X.get_version'
	.align	2
	
	.global	get_version

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   175  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   176  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   177  //  @brief      获取摄像头固件版本
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   178  //  @param      uartn       选择使用的串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   179  //  @return     void
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   180  //  @since      v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   181  //  Sample usage:           调用该函数前请先初始化串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   182  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   183  uint16 get_version(UARTN_enum uartn)
; Function get_version
.L55:
get_version:	.type	func
	sub.a	a10,#8
.L274:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   184  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   185      uint16 temp;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   186      uint8  send_buffer[4];
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   187      send_buffer[0] = 0xA5;
	mov	d15,#165
.L410:
	st.b	[a10],d15
.L411:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   188      send_buffer[1] = GET_STATUS;
	mov	d15,#241
.L412:
	st.b	[a10]1,d15
.L413:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   189      temp = GET_VERSION;
	mov	d15,#242
.L276:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   190      send_buffer[2] = temp>>8;
	sha	d0,d15,#-8
.L414:
	st.b	[a10]2,d0
.L415:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   191      send_buffer[3] = (uint8)temp;
	st.b	[a10]3,d15
.L416:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   192      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   193      uart_putbuff(uartn,send_buffer,4);
	lea	a4,[a10]0
.L417:
	mov	d5,#4
	call	uart_putbuff
.L275:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   194          
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   195      //等待接受回传数据
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   196      while(!uart_receive_flag);
	j	.L18
.L19:
.L18:
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
	ld.bu	d15,[a15]
	jeq	d15,#0,.L19
.L418:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   197      uart_receive_flag = 0;
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
.L419:
	mov	d15,#0
.L420:
	st.b	[a15],d15
.L421:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   198      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   199      return ((uint16)(receive[1]<<8) | receive[2]);
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L422:
	ld.bu	d15,[a15]1
.L423:
	sha	d2,d15,#8
.L424:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L425:
	ld.bu	d15,[a15]2
.L426:
	or	d2,d15
.L427:
	j	.L20

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   200  }
.L20:
	ret
.L168:
	
__get_version_function_end:
	.size	get_version,__get_version_function_end-get_version
.L93:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X.set_exposure_time',code,cluster('set_exposure_time')
	.sect	'.text.SEEKFREE_MT9V03X.set_exposure_time'
	.align	2
	
	.global	set_exposure_time

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   201  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   202  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   203  //  @brief      单独设置摄像头曝光时间
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   204  //  @param      uartn       选择使用的串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   205  //  @param      light       设置曝光时间越大图像越亮，摄像头收到后会根据分辨率及FPS计算最大曝光时间如果设置的数据过大，那么摄像头将会设置这个最大值
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   206  //  @return     uint16      当前曝光值，用于确认是否正确写入
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   207  //  @since      v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   208  //  Sample usage:           调用该函数前请先初始化串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   209  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   210  uint16 set_exposure_time(UARTN_enum uartn, uint16 light)
; Function set_exposure_time
.L57:
set_exposure_time:	.type	func
	sub.a	a10,#8
.L277:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   211  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   212  	uint16 temp;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   213      uint8  send_buffer[4];
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   214  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   215      send_buffer[0] = 0xA5;
	mov	d15,#165
.L432:
	st.b	[a10],d15
.L433:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   216      send_buffer[1] = SET_EXP_TIME;
	mov	d15,#240
.L434:
	st.b	[a10]1,d15
.L435:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   217      temp = light;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   218      send_buffer[2] = temp>>8;
	sha	d15,d5,#-8
.L436:
	st.b	[a10]2,d15
.L437:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   219      send_buffer[3] = (uint8)temp;
	st.b	[a10]3,d5
.L438:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   220      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   221      uart_putbuff(uartn,send_buffer,4);
	lea	a4,[a10]0
.L439:
	mov	d5,#4
.L278:
	call	uart_putbuff
.L279:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   222      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   223      //等待接受回传数据
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   224      while(!uart_receive_flag);
	j	.L21
.L22:
.L21:
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
	ld.bu	d15,[a15]
	jeq	d15,#0,.L22
.L440:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   225      uart_receive_flag = 0;
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
.L441:
	mov	d15,#0
.L442:
	st.b	[a15],d15
.L443:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   226      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   227      temp = receive[1]<<8 | receive[2];
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L444:
	ld.bu	d15,[a15]1
.L445:
	sha	d2,d15,#8
.L446:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L447:
	ld.bu	d15,[a15]2
.L280:
	or	d2,d15
.L448:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   228      return temp;
	j	.L23

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   229  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   230  }
.L23:
	ret
.L172:
	
__set_exposure_time_function_end:
	.size	set_exposure_time,__set_exposure_time_function_end-set_exposure_time
.L98:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X.set_mt9v03x_reg',code,cluster('set_mt9v03x_reg')
	.sect	'.text.SEEKFREE_MT9V03X.set_mt9v03x_reg'
	.align	2
	
	.global	set_mt9v03x_reg

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   231  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   232  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   233  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   234  //  @brief      对摄像头内部寄存器进行写操作
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   235  //  @param      uartn       选择使用的串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   236  //  @param      addr        摄像头内部寄存器地址
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   237  //  @param      data        需要写入的数据
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   238  //  @return     uint16      寄存器当前数据，用于确认是否写入成功
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   239  //  @since      v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   240  //  Sample usage:			调用该函数前请先初始化串口
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   241  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   242  uint16 set_mt9v03x_reg(UARTN_enum uartn, uint8 addr, uint16 data)
; Function set_mt9v03x_reg
.L59:
set_mt9v03x_reg:	.type	func
	sub.a	a10,#8
.L281:
	mov	e8,d6,d4
.L537:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   243  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   244  	uint16 temp;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   245      uint8  send_buffer[4];
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   246      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   247      send_buffer[0] = 0xA5;
	mov	d15,#165
.L538:
	st.b	[a10],d15
.L539:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   248      send_buffer[1] = SET_ADDR;
	mov	d15,#254
.L540:
	st.b	[a10]1,d15
.L541:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   249      temp = addr;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   250      send_buffer[2] = temp>>8;
	sha	d15,d5,#-8
.L542:
	st.b	[a10]2,d15
.L543:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   251      send_buffer[3] = (uint8)temp;
	st.b	[a10]3,d5
.L544:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   252      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   253      uart_putbuff(uartn,send_buffer,4);
	lea	a4,[a10]0
.L545:
	mov	d5,#4
.L282:
	mov	d4,d8
.L284:
	call	uart_putbuff
.L283:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   254      systick_delay_ms(STM0, 10);
	mov	d4,#0
	mov.u	d5,#38528
	addih	d5,d5,#152
	call	systick_delay
.L546:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   255      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   256      send_buffer[0] = 0xA5;
	mov	d15,#165
.L547:
	st.b	[a10],d15
.L548:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   257      send_buffer[1] = SET_DATA;
	mov	d15,#255
.L549:
	st.b	[a10]1,d15
.L285:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   258      temp = data;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   259      send_buffer[2] = temp>>8;
	sha	d15,d9,#-8
.L286:
	st.b	[a10]2,d15
.L287:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   260      send_buffer[3] = (uint8)temp;
	st.b	[a10]3,d9
.L288:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   261      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   262      uart_putbuff(uartn,send_buffer,4);
	lea	a4,[a10]0
.L550:
	mov	d5,#4
.L289:
	mov	d4,d8
.L290:
	call	uart_putbuff
.L291:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   263      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   264      //等待接受回传数据
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   265      while(!uart_receive_flag);
	j	.L24
.L25:
.L24:
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
	ld.bu	d15,[a15]
	jeq	d15,#0,.L25
.L551:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   266      uart_receive_flag = 0;
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
.L552:
	mov	d15,#0
.L553:
	st.b	[a15],d15
.L554:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   267      
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   268      temp = receive[1]<<8 | receive[2];
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L555:
	ld.bu	d15,[a15]1
.L556:
	sha	d2,d15,#8
.L557:
	movh.a	a15,#@his(receive)
	lea	a15,[a15]@los(receive)
.L558:
	ld.bu	d15,[a15]2
.L292:
	or	d2,d15
.L559:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   269      return temp;
	j	.L26

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   270  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   271  }
.L26:
	ret
.L249:
	
__set_mt9v03x_reg_function_end:
	.size	set_mt9v03x_reg,__set_mt9v03x_reg_function_end-set_mt9v03x_reg
.L128:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X.mt9v03x_init',code,cluster('mt9v03x_init')
	.sect	'.text.SEEKFREE_MT9V03X.mt9v03x_init'
	.align	2
	
	.global	mt9v03x_init

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   272  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   273  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   274  //  @brief      MT9V03X摄像头初始化
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   275  //  @param      NULL
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   276  //  @return     void					
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   277  //  @since      v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   278  //  Sample usage:	使用FLEXIO接口采集摄像头	
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   279  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   280  void mt9v03x_init(void)
; Function mt9v03x_init
.L61:
mt9v03x_init:	.type	func

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   281  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   282  	uint8 i;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   283      camera_type = 1;//设置连接摄像头类型
	movh.a	a15,#@his(camera_type)
	lea	a15,[a15]@los(camera_type)
.L453:
	mov	d15,#1
.L454:
	st.b	[a15],d15
.L180:

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
	mfcr	d15,#65068
.L293:

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
	extr.u	d15,d15,#15,#1
.L294:
	ne	d15,d15,#0
.L295:

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;      (inlined)
	j	.L27

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }      (inlined)
.L27:

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
	disable
.L455:

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
	nop
.L456:

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;      (inlined)
	j	.L28

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }      (inlined)
.L28:

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\Service\CpuGeneric\SysSe\Bsp\Bsp.h	   110      return IfxCpu_disableInterrupts();      (inlined)
	j	.L29

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\Service\CpuGeneric\SysSe\Bsp\Bsp.h	   111  }      (inlined)
.L29:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   284   (MT9V03X_COF_UART, 9600, MT9V03X_COF_UART_TX, MT9V03X_COF_UART_RX);	//初始换串口 配置摄像头
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   285      enableInterrupts();//开启中断
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   286  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   287      //等待摄像头上电初始化成功 方式有两种：延时或者通过获取配置的方式 二选一
	mov	d4,#1
.L457:
	mov	d5,#9600
.L458:
	mov	d6,#6
.L459:
	mov	d7,#16
	call	uart_init
.L192:

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
	enable
.L193:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   288      enableInterrupts();//开启中断
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   289  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   290      //等待摄像头上电初始化成功 方式有两种：延时或者通过获取配置的方式 二选一
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   291      //systick_delay_ms(STM0, 1000);//延时方式
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   292      get_config(MT9V03X_COF_UART, GET_CFG);//获取配置的方式
	mov	d4,#1
.L460:
	movh.a	a4,#@his(GET_CFG)
	lea	a4,[a4]@los(GET_CFG)
	call	get_config
.L461:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   293  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   294      uart_receive_flag = 0;
	movh.a	a15,#@his(uart_receive_flag)
	lea	a15,[a15]@los(uart_receive_flag)
.L462:
	mov	d0,#0
.L463:
	st.b	[a15],d0
.L464:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   295      set_config(MT9V03X_COF_UART, MT9V03X_CFG);
	mov	d4,#1
.L465:
	movh.a	a4,#@his(MT9V03X_CFG)
	lea	a4,[a4]@los(MT9V03X_CFG)
	call	set_config
.L466:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   296  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   297      //获取配置便于查看配置是否正确
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   298      get_config(MT9V03X_COF_UART, GET_CFG);
	mov	d4,#1
.L467:
	movh.a	a4,#@his(GET_CFG)
	lea	a4,[a4]@los(GET_CFG)
	call	get_config
.L197:

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
	mfcr	d0,#65068
.L296:

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;      (inlined)
	j	.L30

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }      (inlined)
.L30:

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
	disable
.L468:

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
	nop
.L469:

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;      (inlined)
	j	.L31

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }      (inlined)
.L31:

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\Service\CpuGeneric\SysSe\Bsp\Bsp.h	   110      return IfxCpu_disableInterrupts();      (inlined)
	j	.L32

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\Service\CpuGeneric\SysSe\Bsp\Bsp.h	   111  }      (inlined)
.L32:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   299  _COF_UART, MT9V03X_CFG);
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   300  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   301      //获取配置便于查看配置是否正确
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   302      get_config(MT9V03X_COF_UART, GET_CFG);
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   303  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   304      disableInterrupts();
	mov	d8,#0
.L297:
	j	.L33
.L34:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   305  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   306  	//摄像头采集初始化
	mov	d5,#0
.L470:
	mov	d6,#0
.L471:
	mov	d7,#1
	mov	d4,d8
.L298:
	call	gpio_init
.L299:
	add	d8,#1
.L33:
	jlt.u	d8,#8,.L34
.L472:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   307  	//初始化 数据引脚
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   308  	for(i=0; i<8; i++)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   309  	{
	mov	d4,#0
	call	IfxPort_getAddress
	lea	a4,[a2]36
.L473:
	movh.a	a15,#@his(link_list_num)
	lea	a15,[a15]@los(link_list_num)
.L474:
	mov	d4,#5
.L475:
	movh.a	a5,#@his(mt9v03x_image)
	lea	a5,[a5]@los(mt9v03x_image)
.L476:
	mov	d5,#7
.L477:
	mov	d6,#0
.L478:
	mov	d7,#22560
	call	eru_dma_init
.L479:
	st.b	[a15],d2
.L480:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   310  		gpio_init((PIN_enum)(MT9V03X_DATA_PIN+i), GPI, 0, PULLUP);
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   311  	}
	mov	d4,#9
.L481:
	mov	d5,#1
	call	eru_init
.L201:

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   938      if (enabled != FALSE)      (inlined)
	jeq	d15,#0,.L35
.L482:

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   672  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   673  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   674  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   675  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   676  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   677      uint32 cpu_pmaVal;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   678      uint16 checkRestrictionMask;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   679      uint32 coreIndex   = IfxCpu_getCoreIndex();
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   680      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   681  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   682      /*resolve the restrictions*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   683      /*In PMA0 Segment-C and Segment[7-CoreID] must have the same value */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   684      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xC);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   685  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   686      if ((segmentNumberMask & checkRestrictionMask) != 0)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   687      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   688          segmentNumberMask |= checkRestrictionMask;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   689      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   690  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   691      cpu_pmaVal = __mfcr(CPU_PMA0);                                                              /* Read the CPU_PMA0 */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   692  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   693      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   694  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   695      /*The CPU_PMA registers are ENDINIT protected*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   696      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   697      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   698      /*Write to PMA0 register for selecting the cacheability for data cache*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   699      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   700      __mtcr(CPU_PMA0, cpu_pmaVal);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   701      __isync();      /* ISYNC instruction executed immediately following MTCR */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   702      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   703  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   704  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   705  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   706  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   707  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   708      uint32 cpu_pmaVal;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   709      uint16 checkRestrictionMask;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   710      uint32 coreIndex   = IfxCpu_getCoreIndex();
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   711      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   712  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   713      /*resolve the restrictions*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   714      /*In PMA1 Segment-D and Segment[7-CoreID] must have the same value */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   715      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xD);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   716  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   717      if ((segmentNumberMask & checkRestrictionMask) != 0)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   718      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   719          segmentNumberMask |= checkRestrictionMask;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   720      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   721  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   722      cpu_pmaVal = __mfcr(CPU_PMA1);                                                              /* Read the CPU_PMA1 */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   723  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   724      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   725  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   726      /*The CPU_PMA registers are ENDINIT protected*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   727      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   728      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   729      /*Write to PMA1 register for selecting the cacheability for data cache*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   730      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   731      __mtcr(CPU_PMA1, cpu_pmaVal);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   732      __isync();      /* ISYNC instruction executed immediately following MTCR */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   733      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   734  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   735  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   736  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   737  IFX_INLINE void IfxCpu_forceDisableInterrupts(void)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   738  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   739      __disable();
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   740      __nop();
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   741  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   742  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   743  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   744  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   745  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   746      Ifx_CPU *module;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   747  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   748      if (cpu < IfxCpu_ResourceCpu_none)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   749      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   750          module = (Ifx_CPU *)IfxCpu_cfg_indexMap[cpu].module;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   751      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   752      else
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   753      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   754          module = NULL_PTR;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   755      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   756  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   757      return module;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   758  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   759  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   760  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   761  IFX_INLINE uint32 IfxCpu_getClockCounter(void)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   762  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   763      return IfxCpu_getPerformanceCounter(CPU_CCNT);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   764  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   765  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   766  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   767  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   768  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   769      return IfxCpu_getPerformanceCounterStickyOverflow(CPU_CCNT);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   770  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   771  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   772  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   773  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   774  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   775      Ifx_CPU_CORE_ID reg;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   776      reg.U = __mfcr(CPU_CORE_ID);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   777      return (IfxCpu_Id)reg.B.CORE_ID;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   778  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   779  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   780  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   781  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   782  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   783      Ifx_CPU_CORE_ID reg;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   784      reg.U = __mfcr(CPU_CORE_ID);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   785      return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   786  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   787  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   788  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   789  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   790  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   791      return IfxCpu_getPerformanceCounter(CPU_ICNT);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   792  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   793  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   794  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   795  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   796  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   797      return IfxCpu_getPerformanceCounterStickyOverflow(CPU_ICNT);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   798  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   799  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   800  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   801  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   802  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   803      Ifx_CPU_CCNT ccnt;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   804  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   805      if (address == CPU_CCNT)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   806      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   807          ccnt.U = __mfcr(CPU_CCNT);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   808      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   809      else if (address == CPU_ICNT)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   810      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   811          ccnt.U = __mfcr(CPU_ICNT);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   812      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   813      else if (address == CPU_M1CNT)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   814      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   815          ccnt.U = __mfcr(CPU_M1CNT);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   816      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   817      else if (address == CPU_M2CNT)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   818      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   819          ccnt.U = __mfcr(CPU_M2CNT);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   820      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   821      else if (address == CPU_M3CNT)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   822      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   823          ccnt.U = __mfcr(CPU_M3CNT);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   824      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   825  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   826      return ccnt.B.CountValue;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   827  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   828  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   829  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   830  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   831  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   832      Ifx_CPU_CCNT ccnt;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   833  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   834      if (address == CPU_CCNT)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   835      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   836          ccnt.U = __mfcr(CPU_CCNT);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   837      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   838      else if (address == CPU_ICNT)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   839      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   840          ccnt.U = __mfcr(CPU_ICNT);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   841      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   842      else if (address == CPU_M1CNT)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   843      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   844          ccnt.U = __mfcr(CPU_M1CNT);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   845      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   846      else if (address == CPU_M2CNT)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   847      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   848          ccnt.U = __mfcr(CPU_M2CNT);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   849      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   850      else if (address == CPU_M3CNT)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   851      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   852          ccnt.U = __mfcr(CPU_M3CNT);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   853      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   854  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   855      return ccnt.B.SOvf;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   856  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   857  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   858  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   859  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   860  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   861      uint32  k;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   862      uint32  nxt_cxi_val = 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   863      uint32 *prvCsa      = 0U;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   864      uint32 *nxtCsa      = csaBegin;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   865      uint32  numOfCsa    = (((uint32)csaEnd - (uint32)csaBegin) / 64U);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   866  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   867      for (k = 0; k < numOfCsa; k++)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   868      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   869          nxt_cxi_val = ((uint32)nxtCsa & (0XFU << 28)) >> 12 | ((uint32)nxtCsa & (0XFFFFU << 6)) >> 6;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   870  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   871          if (k == 0)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   872          {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   873              __mtcr(CPU_FCX, nxt_cxi_val);   /* store the new pcxi value to LCX */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   874          }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   875          else
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   876          {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   877              *prvCsa = nxt_cxi_val;  /* Store null pointer in last CSA (= very first time!) */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   878          }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   879  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   880          if (k == (numOfCsa - 3U))
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   881          {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   882              __mtcr(CPU_LCX, nxt_cxi_val);   /* Last but 2 context save area is pointed in LCX to know if there is CSA depletion */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   883          }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   884  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   885          prvCsa  = (uint32 *)nxtCsa;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   886          nxtCsa += 16;           /* next CSA */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   887      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   888  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   889      *prvCsa = 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   890  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   891  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   892  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   893  IFX_INLINE void IfxCpu_invalidateProgramCache(void)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   894  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   895      uint16 cpuWdtPassword = IfxScuWdt_getCpuWatchdogPassword();
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   896      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   897          IfxScuWdt_clearCpuEndinit(cpuWdtPassword);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   898          Ifx_CPU_PCON1 pcon1;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   899          pcon1.U       = __mfcr(CPU_PCON1);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   900          pcon1.B.PCINV = 1;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   901          __mtcr(CPU_PCON1, pcon1.U);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   902          IfxScuWdt_setCpuEndinit(cpuWdtPassword);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   903      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   904  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   905  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   906  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   907  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   908  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   909      uint8 segment = (uint32)address >> 24;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   910      return ((segment == IFXCPU_CACHABLE_FLASH_SEGMENT) || (segment == IFXCPU_CACHABLE_LMU_SEGMENT)) ? TRUE : FALSE;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   911  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   912  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   913  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   914  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   915  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   916      Ifx_CPU_CCTRL cctrl;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   917      cctrl.U    = __mfcr(CPU_CCTRL);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   918      /*Disable the counters */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   919      cctrl.B.CE = 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   920      __mtcr(CPU_CCTRL, cctrl.U);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   921  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   922      /* reset the counters */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   923      __mtcr(CPU_CCNT, 0);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   924      __mtcr(CPU_ICNT, 0);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   925      __mtcr(CPU_M1CNT, 0);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   926      __mtcr(CPU_M2CNT, 0);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   927      __mtcr(CPU_M3CNT, 0);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   928  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   929      /*Enable the counters, set the counter mode */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   930      cctrl.B.CE = 1;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   931      cctrl.B.CM = mode;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   932      __mtcr(CPU_CCTRL, cctrl.U);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   933  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   934  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   935  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   936  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   937  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   938      if (enabled != FALSE)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   939      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   940          __enable();
	enable

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   938      if (enabled != FALSE)      (inlined)
.L35:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   312  据引脚
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   313  	for(i=0; i<8; i++)
	ret
.L177:
	
__mt9v03x_init_function_end:
	.size	mt9v03x_init,__mt9v03x_init_function_end-mt9v03x_init
.L103:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X.mt9v03x_vsync',code,cluster('mt9v03x_vsync')
	.sect	'.text.SEEKFREE_MT9V03X.mt9v03x_vsync'
	.align	2
	
	.global	mt9v03x_vsync

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   314  	{
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   315  		gpio_init((PIN_enum)(MT9V03X_DATA_PIN+i), GPI, 0, PULLUP);
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   316  	}
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   317  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   318      link_list_num = eru_dma_init(MT9V03X_DMA_CH, GET_PORT_IN_ADDR(MT9V03X_DATA_PIN), mt9v03x_image[0], MT9V03X_PCLK_PIN, RISING, MT9V03X_W*MT9V03X_H);
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   319  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   320      eru_init(MT9V03X_VSYNC_PIN, FALLING);	//初始化场中断，并设置为下降沿触发中断
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   321      restoreInterrupts(interrupt_state);
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   322  }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   323  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   324  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   325  uint8   mt9v03x_finish_flag = 0;    //一场图像采集完成标志位
; Function mt9v03x_vsync
.L63:
mt9v03x_vsync:	.type	func

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   326  uint8	mt9v03x_dma_int_num;	//当前DMA中断次数
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   327  //-------------------------------------------------------------------------------------------------------------------
	mov	d4,#3
	call	IfxScuEru_clearEventFlag
.L487:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   328  //  @brief      MT9V03X摄像头场中断
	movh.a	a15,#@his(mt9v03x_dma_int_num)
	lea	a15,[a15]@los(mt9v03x_dma_int_num)
.L488:
	mov	d15,#0
.L489:
	st.b	[a15],d15
.L490:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   329  //  @param      NULL
	movh.a	a15,#@his(mt9v03x_finish_flag)
	lea	a15,[a15]@los(mt9v03x_finish_flag)
	ld.bu	d15,[a15]
	jne	d15,#0,.L36
.L491:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   330  //  @return     void			
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   331  //  @since      v1.0
	movh.a	a15,#@his(link_list_num)
	lea	a15,[a15]@los(link_list_num)
	ld.bu	d15,[a15]
.L492:
	jne	d15,#1,.L37
.L493:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   332  //  Sample usage:				此函数在isr.c中被eru（GPIO中断）中断调用
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   333  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   334  void mt9v03x_vsync(void)
	movh.a	a15,#@his(mt9v03x_image)
	lea	a15,[a15]@los(mt9v03x_image)
	mov.d	d15,a15
	insert	d15,d15,#0,#0,#28
	movh	d0,#53248
	jne	d15,d0,.L38
.L211:

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   672  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   673  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   674  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   675  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   676  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   677      uint32 cpu_pmaVal;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   678      uint16 checkRestrictionMask;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   679      uint32 coreIndex   = IfxCpu_getCoreIndex();
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   680      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   681  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   682      /*resolve the restrictions*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   683      /*In PMA0 Segment-C and Segment[7-CoreID] must have the same value */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   684      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xC);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   685  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   686      if ((segmentNumberMask & checkRestrictionMask) != 0)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   687      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   688          segmentNumberMask |= checkRestrictionMask;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   689      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   690  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   691      cpu_pmaVal = __mfcr(CPU_PMA0);                                                              /* Read the CPU_PMA0 */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   692  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   693      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   694  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   695      /*The CPU_PMA registers are ENDINIT protected*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   696      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   697      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   698      /*Write to PMA0 register for selecting the cacheability for data cache*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   699      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   700      __mtcr(CPU_PMA0, cpu_pmaVal);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   701      __isync();      /* ISYNC instruction executed immediately following MTCR */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   702      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   703  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   704  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   705  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   706  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   707  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   708      uint32 cpu_pmaVal;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   709      uint16 checkRestrictionMask;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   710      uint32 coreIndex   = IfxCpu_getCoreIndex();
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   711      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   712  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   713      /*resolve the restrictions*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   714      /*In PMA1 Segment-D and Segment[7-CoreID] must have the same value */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   715      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xD);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   716  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   717      if ((segmentNumberMask & checkRestrictionMask) != 0)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   718      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   719          segmentNumberMask |= checkRestrictionMask;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   720      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   721  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   722      cpu_pmaVal = __mfcr(CPU_PMA1);                                                              /* Read the CPU_PMA1 */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   723  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   724      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   725  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   726      /*The CPU_PMA registers are ENDINIT protected*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   727      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   728      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   729      /*Write to PMA1 register for selecting the cacheability for data cache*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   730      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   731      __mtcr(CPU_PMA1, cpu_pmaVal);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   732      __isync();      /* ISYNC instruction executed immediately following MTCR */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   733      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   734  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   735  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   736  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   737  IFX_INLINE void IfxCpu_forceDisableInterrupts(void)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   738  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   739      __disable();
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   740      __nop();
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   741  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   742  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   743  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   744  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   745  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   746      Ifx_CPU *module;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   747  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   748      if (cpu < IfxCpu_ResourceCpu_none)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   749      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   750          module = (Ifx_CPU *)IfxCpu_cfg_indexMap[cpu].module;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   751      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   752      else
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   753      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   754          module = NULL_PTR;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   755      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   756  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   757      return module;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   758  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   759  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   760  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   761  IFX_INLINE uint32 IfxCpu_getClockCounter(void)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   762  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   763      return IfxCpu_getPerformanceCounter(CPU_CCNT);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   764  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   765  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   766  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   767  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   768  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   769      return IfxCpu_getPerformanceCounterStickyOverflow(CPU_CCNT);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   770  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   771  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   772  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   773  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   774  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   775      Ifx_CPU_CORE_ID reg;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   776      reg.U = __mfcr(CPU_CORE_ID);
	mfcr	d15,#65052
.L300:

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   777      return (IfxCpu_Id)reg.B.CORE_ID;
	and	d15,#7
.L301:

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   777      return (IfxCpu_Id)reg.B.CORE_ID;      (inlined)
	j	.L39

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   778  }      (inlined)
.L39:
	movh.a	a15,#@his(mt9v03x_image)
	lea	a15,[a15]@los(mt9v03x_image)
	mov.d	d0,a15
	insert	d0,d0,#0,#20,#12
	insert	d0,d0,#7,#28,#3
	movh	d1,#4096
	mul	d15,d1
	sub	d0,d15
	j	.L40
.L38:
	movh.a	a15,#@his(mt9v03x_image)
	lea	a15,[a15]@los(mt9v03x_image)
	mov.d	d0,a15
.L40:
	movh.a	a15,#61441
	mov	d15,#5
.L216:

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     1  /**
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     2   * \file IfxDma.h
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     3   * \brief DMA  basic functionality
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     4   * \ingroup IfxLld_Dma
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     5   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     6   * \version iLLD_1_0_1_11_0
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     8   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     9   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    10   *                                 IMPORTANT NOTICE
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    11   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    12   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    17  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    18  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    20  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    26   * Software is furnished to do so, all subject to the following:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    27  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    33   * language processor.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    34  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    42  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    43   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    44   * \defgroup IfxLld_Dma_Std_Enum Enumerations
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    45   * \ingroup IfxLld_Dma_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    46   * \defgroup IfxLld_Dma_Std_Reset Reset Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    47   * \ingroup IfxLld_Dma_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    48   * \defgroup IfxLld_Dma_Std_Channel_Transaction Channel Transaction Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    49   * \ingroup IfxLld_Dma_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    50   * \defgroup IfxLld_Dma_Std_Move_Engine Move Engine functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    51   * \ingroup IfxLld_Dma_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    52   * \defgroup IfxLld_Dma_Std_Channel_Configure Channel configuration Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    53   * \ingroup IfxLld_Dma_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    54   * \defgroup IfxLld_Dma_Std_Channel_Halt Channel Halt Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    55   * \ingroup IfxLld_Dma_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    56   * \defgroup IfxLld_Dma_Std_Double_Buffer Double Buffer functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    57   * \ingroup IfxLld_Dma_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    58   * \defgroup IfxLld_Dma_Std_Interrupts Interrupt functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    59   * \ingroup IfxLld_Dma_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    60   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    61  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    62  #ifndef IFXDMA_H
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    63  #define IFXDMA_H 1
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    64  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    65  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    66  /*----------------------------------Includes----------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    67  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    68  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    69  #include "_Impl/IfxDma_cfg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    70  #include "IfxDma_bf.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    71  #include "Cpu/Std/IfxCpu_Intrinsics.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    72  #include "IfxDma_reg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    73  #include "Src/Std/IfxSrc.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    74  #include "Scu/Std/IfxScuWdt.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    75  #include "Scu/Std/IfxScuCcu.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    76  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    77  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    78  /*--------------------------------Enumerations--------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    79  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    80  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    81  /** \addtogroup IfxLld_Dma_Std_Enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    82   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    83  /** \brief Bus Master Mode definition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    84   * Definition in Ifx_DMA.MODE[4].B.MODE
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    85   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    86  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    87  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    88      IfxDma_BusMasterMode_user       = 0, /**< \brief Selected hardware resource performs Bus access in user mode */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    89      IfxDma_BusMasterMode_supervisor = 1  /**< \brief Selected hardware resource performs Bus access in supervisor mode */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    90  } IfxDma_BusMasterMode;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    91  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    92  /** \brief Channel Bus Priority definition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    93   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    94  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    95  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    96      IfxDma_ChannelBusPriority_low    = 0,  /**< \brief low priority */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    97      IfxDma_ChannelBusPriority_medium = 1,  /**< \brief medium priority */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    98      IfxDma_ChannelBusPriority_high   = 2   /**< \brief high priority */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    99  } IfxDma_ChannelBusPriority;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   100  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   101  /** \brief DMA circular buffer (wrap around) definition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   102   * Definition in Ifx_DMA.CH[64].ADICR.B.CBLS and Ifx_DMA.CH[64].ADICR.B.CBLD
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   103   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   104  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   105  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   106      IfxDma_ChannelIncrementCircular_none  = 0,   /**< \brief no circular buffer operation */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   107      IfxDma_ChannelIncrementCircular_2     = 1,   /**< \brief circular buffer size is 2 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   108      IfxDma_ChannelIncrementCircular_4     = 2,   /**< \brief circular buffer size is 4 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   109      IfxDma_ChannelIncrementCircular_8     = 3,   /**< \brief circular buffer size is 8 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   110      IfxDma_ChannelIncrementCircular_16    = 4,   /**< \brief circular buffer size is 16 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   111      IfxDma_ChannelIncrementCircular_32    = 5,   /**< \brief circular buffer size is 32 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   112      IfxDma_ChannelIncrementCircular_64    = 6,   /**< \brief circular buffer size is 64 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   113      IfxDma_ChannelIncrementCircular_128   = 7,   /**< \brief circular buffer size is 128 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   114      IfxDma_ChannelIncrementCircular_256   = 8,   /**< \brief circular buffer size is 256 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   115      IfxDma_ChannelIncrementCircular_512   = 9,   /**< \brief circular buffer size is 512 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   116      IfxDma_ChannelIncrementCircular_1024  = 10,  /**< \brief circular buffer size is 1024 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   117      IfxDma_ChannelIncrementCircular_2048  = 11,  /**< \brief circular buffer size is 2048 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   118      IfxDma_ChannelIncrementCircular_4096  = 12,  /**< \brief circular buffer size is 4096 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   119      IfxDma_ChannelIncrementCircular_8192  = 13,  /**< \brief circular buffer size is 8192 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   120      IfxDma_ChannelIncrementCircular_16384 = 14,  /**< \brief circular buffer size is 16384 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   121      IfxDma_ChannelIncrementCircular_32768 = 15   /**< \brief circular buffer size is 32768 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   122  } IfxDma_ChannelIncrementCircular;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   123  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   124  /** \brief DMA incrementation direction definition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   125   * Definition in Ifx_DMA.CH[64].ADICR.B.INCS
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   126   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   127  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   128  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   129      IfxDma_ChannelIncrementDirection_negative = 0,  /**< \brief pointer is decremented */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   130      IfxDma_ChannelIncrementDirection_positive = 1   /**< \brief pointer is incremented */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   131  } IfxDma_ChannelIncrementDirection;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   132  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   133  /** \brief DMA incrementation definition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   134   * Definition in Ifx_DMA.CH[64].ADICR.B.SMF
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   135   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   136  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   137  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   138      IfxDma_ChannelIncrementStep_1   = 0, /**< \brief increment by 1 width */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   139      IfxDma_ChannelIncrementStep_2   = 1, /**< \brief increment by 2 width */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   140      IfxDma_ChannelIncrementStep_4   = 2, /**< \brief increment by 4 width */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   141      IfxDma_ChannelIncrementStep_8   = 3, /**< \brief increment by 8 width */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   142      IfxDma_ChannelIncrementStep_16  = 4, /**< \brief increment by 16 width */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   143      IfxDma_ChannelIncrementStep_32  = 5, /**< \brief increment by 32 width */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   144      IfxDma_ChannelIncrementStep_64  = 6, /**< \brief increment by 64 width */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   145      IfxDma_ChannelIncrementStep_128 = 7  /**< \brief increment by 128 width */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   146  } IfxDma_ChannelIncrementStep;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   147  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   148  /** \brief Channel Transfer Interrupt generation mechanism.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   149   * Definition in Ifx_DMA.CH[64].ADICR.B.INTCT (bit 0)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   150   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   151  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   152  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   153      IfxDma_ChannelInterruptControl_thresholdLimitMatch      = 0, /**< \brief interrupt when transfer count (TCOUNT) equals the threshold limit (IRDV) */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   154      IfxDma_ChannelInterruptControl_transferCountDecremented = 1  /**< \brief interrupt when transfer count (TCOUNT) is decremented */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   155  } IfxDma_ChannelInterruptControl;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   156  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   157  /** \brief DMA transfer definition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   158   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.BLKM and Ifx_DMA.BLK1.ME.CHCR.B.BLKM
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   159   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   160  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   161  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   162      IfxDma_ChannelMove_1  = 0,  /**< \brief 1 DMA move per DMA transfer */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   163      IfxDma_ChannelMove_2  = 1,  /**< \brief 2 DMA move per DMA transfer */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   164      IfxDma_ChannelMove_4  = 2,  /**< \brief 4 DMA move per DMA transfer */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   165      IfxDma_ChannelMove_8  = 3,  /**< \brief 8 DMA move per DMA transfer */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   166      IfxDma_ChannelMove_16 = 4,  /**< \brief 16 DMA move per DMA transfer */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   167      IfxDma_ChannelMove_3  = 5,  /**< \brief 3 DMA move per DMA transfer */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   168      IfxDma_ChannelMove_5  = 6,  /**< \brief 5 DMA move per DMA transfer */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   169      IfxDma_ChannelMove_9  = 7   /**< \brief 9 DMA move per DMA transfer */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   170  } IfxDma_ChannelMove;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   171  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   172  /** \brief DMA move size definition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   173   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.CHDW and Ifx_DMA.BLK1.ME.CHCR.B.CHDW
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   174   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   175  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   176  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   177      IfxDma_ChannelMoveSize_8bit   = 0,  /**< \brief 1 DMA move is 8 bit wide */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   178      IfxDma_ChannelMoveSize_16bit  = 1,  /**< \brief 1 DMA move is 16 bit wide */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   179      IfxDma_ChannelMoveSize_32bit  = 2,  /**< \brief 1 DMA move is 32 bit wide */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   180      IfxDma_ChannelMoveSize_64bit  = 3,  /**< \brief 1 DMA move is 64 bit wide */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   181      IfxDma_ChannelMoveSize_128bit = 4,  /**< \brief 1 DMA move is 128 bit wide */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   182      IfxDma_ChannelMoveSize_256bit = 5   /**< \brief 1 DMA move is 256 bit wide */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   183  } IfxDma_ChannelMoveSize;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   184  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   185  /** \brief DMA operation mode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   186   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.CHMODE and Ifx_DMA.BLK1.ME.CHCR.B.CHMODE
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   187   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   188  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   189  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   190      IfxDma_ChannelOperationMode_single     = 0, /**< \brief channel disabled after transaction */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   191      IfxDma_ChannelOperationMode_continuous = 1  /**< \brief channel stays enabled after transaction */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   192  } IfxDma_ChannelOperationMode;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   193  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   194  /** \brief Pattern detection selection
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   195   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.PATSEL and Ifx_DMA.BLK1.ME.CHCR.B.PATSEL
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   196   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   197  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   198  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   199      IfxDma_ChannelPattern_0_disable = 0,  /**< \brief Pattern detect 0 disabled */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   200      IfxDma_ChannelPattern_0_mode1   = 1,  /**< \brief Compare match configuration 1 : pattern compare of MExR.RD[0] to PAT0[0] masked by PAT0[2] */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   201      IfxDma_ChannelPattern_0_mode2   = 2,  /**< \brief Compare match configuration 2 : pattern compare of MExR.RD[0] to PAT0[1] masked by PAT0[3] */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   202      IfxDma_ChannelPattern_0_mode3   = 3,  /**< \brief Compare match configuration 3 : pattern compare of MExR.RD[0] to PAT0[0] masked by PAT0[2] of actual DMA read move and pattern compare of MExR.RD[0] to PAT0[1] masked by PAT0[3] of previous DMA read move */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   203      IfxDma_ChannelPattern_1_disable = 4,  /**< \brief Pattern detect 1 disabled */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   204      IfxDma_ChannelPattern_1_mode1   = 5,  /**< \brief Compare match configuration 1 : pattern compare of MExR.RD[0] to PAT1[0] masked by PAT1[2] */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   205      IfxDma_ChannelPattern_1_mode2   = 6,  /**< \brief Compare match configuration 2 : pattern compare of MExR.RD[0] to PAT1[1] masked by PAT1[3] */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   206      IfxDma_ChannelPattern_1_mode3   = 7   /**< \brief Compare match configuration 3 : pattern compare of MExR.RD[0] to PAT1[0] masked by PAT1[2] of actual DMA read move and pattern compare of MExR.RD[0] to PAT1[1] masked by PAT1[3] of previous DMA read move */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   207  } IfxDma_ChannelPattern;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   208  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   209  /** \brief Channel Priority definition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   210   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   211  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   212  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   213      IfxDma_ChannelPriority_low    = 0,  /**< \brief low priority */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   214      IfxDma_ChannelPriority_medium = 1,  /**< \brief medium priority */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   215      IfxDma_ChannelPriority_high   = 2   /**< \brief high priority */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   216  } IfxDma_ChannelPriority;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   217  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   218  /** \brief DMA request mode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   219   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.RROAT and Ifx_DMA.BLK1.ME.CHCR.B.RROAT
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   220   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   221  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   222  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   223      IfxDma_ChannelRequestMode_oneTransferPerRequest         = 0, /**< \brief a request initiates a single transfer */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   224      IfxDma_ChannelRequestMode_completeTransactionPerRequest = 1  /**< \brief a request initiates a complete transaction */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   225  } IfxDma_ChannelRequestMode;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   226  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   227  /** \brief DMA request selection
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   228   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.PRSEL and Ifx_DMA.BLK1.ME.CHCR.B.PRSEL
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   229   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   230  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   231  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   232      IfxDma_ChannelRequestSource_peripheral = 0,  /**< \brief Transfer Request via Hardware Trigger */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   233      IfxDma_ChannelRequestSource_daisyChain = 1   /**< \brief Transfer Request via next (higher priority) channel */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   234  } IfxDma_ChannelRequestSource;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   235  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   236  /** \brief shadow definition definition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   237   * Definition in Ifx_DMA.CH[64].ADICR.B.SHCT
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   238   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   239  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   240  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   241      IfxDma_ChannelShadow_none                                 = 0,   /**< \brief shadow address register not used. Source and destination address register are written directly */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   242      IfxDma_ChannelShadow_src                                  = 1,   /**< \brief Shadow address register used for source address buffering. When writing to SADRmx, the address is buffered in SHADRmx and transferred to SADRmx with the start of the next DMA transaction */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   243      IfxDma_ChannelShadow_dst                                  = 2,   /**< \brief Shadow address register used for destination address buffering. When writing to DADRmx, the address is buffered in SHADRmx and transferred to DADRmx with the start of the next DMA transaction */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   244      IfxDma_ChannelShadow_srcDirectWrite                       = 5,   /**< \brief Shadow address used for source buffering. When writing to SADRz, the address is buffered in SHADRz and transferred to SADRz with the start of the next DMA transaction */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   245      IfxDma_ChannelShadow_dstDirectWrite                       = 6,   /**< \brief Shadow address used for destination buffering. When writing to DADRz, the address is buffered in SHADRz and transferred to DADRz with the start of the next DMA transaction */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   246      IfxDma_ChannelShadow_doubleSourceBufferingSwSwitch        = 8,   /**< \brief Software switch only. Shadow address used for double buffering */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   247      IfxDma_ChannelShadow_doubleSourceBufferingHwSwSwitch      = 9,   /**< \brief Automatic Hardware and Software switch. Shadow address used for double buffering */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   248      IfxDma_ChannelShadow_doubleDestinationBufferingSwSwitch   = 10,  /**< \brief Software switch only. Shadow address used for double buffering */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   249      IfxDma_ChannelShadow_doubleDestinationBufferingHwSwSwitch = 11,  /**< \brief Automatic Hardware and Software switch. Shadow address used for double buffering */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   250      IfxDma_ChannelShadow_linkedList                           = 12,  /**< \brief The DMA controller reads a DMA channel transaction control set and overwrites 8 X words in the corresponding DMARAM channel z */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   251      IfxDma_ChannelShadow_accumulatedLinkedList                = 13,  /**< \brief The DMA controller reads a DMA channel transaction control set and overwrites 6 X words in the corresponding DMARAM channel z */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   252      IfxDma_ChannelShadow_safeLinkedList                       = 14,  /**< \brief The DMA controller reads a DMA channel transaction control set. The Linked List only proceeds with the next DMA transaction if the existing SDCRC checksum matches the expected SDCRC checksum in the loaded from the new DMA transaction control set */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   253      IfxDma_ChannelShadow_conditionalLinkedList                = 15   /**< \brief Shadow address register (MExSHADR) and source and destination address CRC register (MExSDCRC) are used as address pointers to a Linked List. The selection of the address pointer is determined by DMA channel pattern detection conditions */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   254  } IfxDma_ChannelShadow;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   255  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   256  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   257  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   258      IfxDma_HardwareResourcePartition_0 = 0,      /**< \brief "Set of DMA channels are associated with hardware resource partition " + str(x)  */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   259      IfxDma_HardwareResourcePartition_1,          /**< \brief "Set of DMA channels are associated with hardware resource partition " + str(x)  */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   260      IfxDma_HardwareResourcePartition_2,          /**< \brief "Set of DMA channels are associated with hardware resource partition " + str(x)  */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   261      IfxDma_HardwareResourcePartition_3           /**< \brief "Set of DMA channels are associated with hardware resource partition " + str(x)  */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   262  } IfxDma_HardwareResourcePartition;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   263  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   264  /** \brief DMA move engine definition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   265   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   266  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   267  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   268      IfxDma_MoveEngine_0 = 0,  /**< \brief first move engine */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   269      IfxDma_MoveEngine_1 = 1   /**< \brief second move engine */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   270  } IfxDma_MoveEngine;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   271  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   272  /** \brief Enable/disable the sensitivity of the module to sleep signal\n
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   273   * Definition in Ifx_DMA.CLC.B.EDIS
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   274   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   275  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   276  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   277      IfxDma_SleepMode_enable  = 0, /**< \brief enables sleep mode */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   278      IfxDma_SleepMode_disable = 1  /**< \brief disables sleep mode */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   279  } IfxDma_SleepMode;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   280  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   281  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   282  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   283  /** \addtogroup IfxLld_Dma_Std_Reset
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   284   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   285  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   286  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   287  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   288  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   289  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   290  /** \brief Return the status of a DMA channel (reset / not reset)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   291   * This API needs to be used after the IfxDma_resetChannel()
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   292   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   293   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   294   * \return TRUE if the channel is reset
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   295   * FALSE if the channel is not reset
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   296   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   297   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   298   *      // check whether the channel is reset or not and also the hardware trigger disabled
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   299   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   300   *      if (IfxDma_isChannelReset(chn[0].dma, chn[0].channelId) &&
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   301   *              (!IfxDma_isChannelTransactionEnabled(chn[0].dma, chn[0].channelId))) {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   302   *              // Dma is out of RESET and there is no hardware request enabled
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   303   *              IfxDma_Dma_startChannelTransaction(&chn[0]);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   304   *      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   305   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   306   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   307   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   308  IFX_INLINE boolean IfxDma_isChannelReset(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   309  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   310  /** \brief Reset the channel
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   311   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   312   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   313   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   314   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   315   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   316   *      // Apply reset to the channel
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   317   *      IfxDma_resetChannel(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   318   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   319   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   320   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   321  IFX_INLINE void IfxDma_resetChannel(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   322  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   323  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   324  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   325  /** \addtogroup IfxLld_Dma_Std_Channel_Transaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   326   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   327  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   328  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   329  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   330  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   331  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   332  /** \brief Clear the channel transaction request lost flag status
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   333   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   334   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   335   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   336   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   337   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   338   *      // Clear the channel transaction request lost flag status
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   339   *      IfxDma_clearChannelTransactionRequestLost(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   340   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   341   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   342   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   343  IFX_INLINE void IfxDma_clearChannelTransactionRequestLost(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   344  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   345  /** \brief Disable a DMA channel hardware transaction request
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   346   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   347   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   348   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   349   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   350   * A coding example can be found in \ref IfxDma_enableChannelTransaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   351   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   352   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   353  IFX_INLINE void IfxDma_disableChannelTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   354  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   355  /** \brief Disable the generation of a channel transaction lost error interrupt
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   356   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   357   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   358   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   359   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   360   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   361   *      // Disable the transaction request lost interrupt for given channel
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   362   *      IfxDma_disableChannelTransactionLostError(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   363   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   364   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   365   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   366  IFX_INLINE void IfxDma_disableChannelTransactionLostError(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   367  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   368  /** \brief Enable a DMA channel hardware transaction request
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   369   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   370   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   371   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   372   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   373   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   374   *      unsigned *src = (unsigned *)((unsigned)&SRC_DMACH0.U + 4*NUM_CHANNELS);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   375   *      for(int chn=0; chn<NUM_CHANNELS; ++chn, ++src) {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   376   *              IfxSrc_setRequest(src);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   377   *      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   378   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   379   *      // Do not restrict the hardware triggering to only one transaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   380   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   381   *      IfxDma_setChannelContinuousMode(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   382   *      IfxDma_setChannelContinuousMode(chn[1].dma, chn[1].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   383   *      IfxDma_setChannelContinuousMode(chn[2].dma, chn[2].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   384   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   385   *      // Check for end of transaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   386   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   387   *      while(!(IfxDma_getAndClearChannelInterrupt(chn[0].dma, chn[0].channelId)));
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   388   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   389   *      // Enable the hardware trigger for channel 3
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   390   *      IfxDma_enableChannelTransaction(chn[3].dma, chn[3].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   391   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   392   *      // Disable the hardware trigger for channel 2
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   393   *      IfxDma_disableChannelTransaction(chn[2].dma, chn[2].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   394   *      // Hardware triggers for second time
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   395   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   396   *      unsigned *SRc = (unsigned *)((unsigned)&SRC_DMACH0.U + 4*NUM_CHANNELS);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   397   *      for(int chn=0; chn<NUM_CHANNELS; ++chn, ++src) {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   398   *              IfxSrc_setRequest(src);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   399   *      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   400   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   401   *      // Restrict the hardware triggering to only one transaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   402   *      IfxDma_setChannelSingleMode(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   403   *      IfxDma_setChannelSingleMode(chn[1].dma, chn[1].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   404   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   405   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   406   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   407  IFX_INLINE void IfxDma_enableChannelTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   408  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   409  /** \brief Enable the generation of  a channel transaction lost error interrupt
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   410   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   411   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   412   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   413   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   414   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   415   *      // Enable the transaction request lost interrupt for given channel
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   416   *      IfxDma_enableChannelTransactionLostError(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   417   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   418   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   419   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   420  IFX_INLINE void IfxDma_enableChannelTransactionLostError(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   421  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   422  /** \brief Check the channel transaction request lost flag status
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   423   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   424   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   425   * \return TRUE if the TRL is set
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   426   * FALSE if the TRL is not set
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   427   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   428   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   429   *      boolean trlFlag;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   430   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   431   *      // Check whether the channel transaction request lost flag is set or not
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   432   *      trlFlag = IfxDma_getChannelTransactionRequestLost(chn[0].dma, chn[0].channelId));
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   433   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   434   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   435   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   436  IFX_INLINE boolean IfxDma_getChannelTransactionRequestLost(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   437  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   438  /** \brief Converts DMA circular range to circular code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   439   * \param range DMA circular range
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   440   * \return DMA circular code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   441   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   442  IFX_INLINE IfxDma_ChannelIncrementCircular IfxDma_getCircularRangeCode(uint16 range);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   443  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   444  /** \brief Return the hardware transaction request status of a DMA channel
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   445   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   446   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   447   * \return TRUE if the hardware transaction request is enabled
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   448   * FALSE if the hardware transaction request is disabled
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   449   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   450   * A coding example can be found in \ref IfxDma_isChannelReset
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   451   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   452   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   453  IFX_INLINE boolean IfxDma_isChannelTransactionEnabled(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   454  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   455  /** \brief Return the status of a DMA channel (transaction pending)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   456   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   457   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   458   * \return TRUE if a transaction request for the given channel is pending
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   459   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   460   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   461   *      // check for the channel request pending with the channel
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   462   *      if (IfxDma_isChannelTransactionPending(chn[0].dma, chn[0].channelId) == TRUE) {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   463   *              // There is channel request pending for channel 0
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   464   *              result |= 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   465   *      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   466   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   467   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   468   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   469  IFX_INLINE boolean IfxDma_isChannelTransactionPending(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   470  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   471  /** \brief Sets the sensitivity of the module to sleep signal
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   472   * \param dma pointer to DMA registers
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   473   * \param mode mode selection (enable/disable)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   474   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   475   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   476  IFX_INLINE void IfxDma_setSleepMode(Ifx_DMA *dma, IfxDma_SleepMode mode);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   477  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   478  /** \brief Request a DMA channel transaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   479   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   480   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   481   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   482   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   483   * A coding example can be found in \ref IfxDma_Dma_startChannelTransaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   484   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   485   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   486  IFX_INLINE void IfxDma_startChannelTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   487  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   488  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   489  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   490  /** \addtogroup IfxLld_Dma_Std_Move_Engine
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   491   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   492  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   493  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   494  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   495  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   496  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   497  /** \brief Clear the DMA error status flags
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   498   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   499   * \param moveEngine pointer to the DMA move engine
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   500   * \param mask value holds the bits to clear or mask
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   501   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   502   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   503   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   504   *      // Clear the status of the error flags (as defined in _Impl/IfxDma_cfg.h)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   505   *      IfxDma_clearErrorFlags(chn[0].dma,IfxDma_MoveEngine_1,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   506   *                                                  IFXDMA_ERROR_S |    // move engine source error
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   507   *                                                  IFXDMA_ERROR_D |    // move engine destination error
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   508   *                                                  IFXDMA_ERROR_SPB |  // bus error on SPB
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   509   *                                                  IFXDMA_ERROR_SRI |  // bus error on SRI
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   510   *                                                  IFXDMA_ERROR_RAM |  // RAM error
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   511   *                                                  IFXDMA_ERROR_SLL |  // safe linked list CRC checksum error
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   512   *                                                  IFXDMA_ERROR_DLL);  // failed linked list load error
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   513   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   514   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   515   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   516  IFX_INLINE void IfxDma_clearErrorFlags(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine, uint32 mask);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   517  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   518  /** \brief Disable the generation of a Move engine destination error interrupt
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   519   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   520   * \param moveEngine pointer to the DMA move engine
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   521   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   522   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   523   * A coding example can be found in \ref IfxDma_disableMoveEngineSourceError
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   524   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   525   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   526  IFX_INLINE void IfxDma_disableMoveEngineDestinationError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   527  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   528  /** \brief Disable the generation of a Move engine source error interrupt
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   529   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   530   * \param moveEngine pointer to the DMA move engine
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   531   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   532   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   533   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   534   *      // Disable the move engine source and destination move errors
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   535   *      IfxDma_disableMoveEngineSourceError(chn[0].dma,IfxDma_MoveEngine_1);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   536   *      IfxDma_disableMoveEngineDestinationError(chn[0].dma,IfxDma_MoveEngine_1);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   537   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   538   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   539   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   540  IFX_INLINE void IfxDma_disableMoveEngineSourceError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   541  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   542  /** \brief Enable the generation of a Move engine destination error interrupt
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   543   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   544   * \param moveEngine pointer to the DMA move engine
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   545   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   546   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   547   * A coding example can be found in \ref IfxDma_enableMoveEngineSourceError
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   548   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   549   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   550  IFX_INLINE void IfxDma_enableMoveEngineDestinationError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   551  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   552  /** \brief Enable the generation of a Move engine source error interrupt
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   553   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   554   * \param moveEngine pointer to the DMA move engine
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   555   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   556   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   557   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   558   *      // Enable the move engine source and destination move errors
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   559   *      IfxDma_enableMoveEngineSourceError(chn[0].dma,IfxDma_MoveEngine_1);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   560   *      IfxDma_enableMoveEngineDestinationError(chn[0].dma,IfxDma_MoveEngine_1);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   561   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   562   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   563   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   564  IFX_INLINE void IfxDma_enableMoveEngineSourceError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   565  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   566  /** \brief Return the DMA error status flags
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   567   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   568   * \param moveEngine pointer to the DMA move engine
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   569   * \return the content of the DMA.ERRSR register
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   570   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   571   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   572   *      uint32 errorFlags = 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   573   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   574   *      // Get the status of the error flags of move engine
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   575   *      errorFlags = IfxDma_getErrorFlags(chn[0].dma,IfxDma_MoveEngine_1);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   576   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   577   *      if( errorFlags & IFXDMA_ERROR_S ) {   // move engine source error
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   578   *              }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   579   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   580   *      if( errorFlags & IFXDMA_ERROR_D ) {   // move engine destination error
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   581   *           // ...
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   582   *           }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   583   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   584   *      if( errorFlags & IFXDMA_ERROR_SPB ) { // bus error on SPB
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   585   *           // ...
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   586   *           }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   587   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   588   *      if( errorFlags & IFXDMA_ERROR_SRI ) { // bus error on SRI
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   589   *           // ...
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   590   *           }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   591   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   592   *      if( errorFlags & IFXDMA_ERROR_RAM ) { // RAM error
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   593   *           // ...
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   594   *           }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   595   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   596   *      if( errorFlags & IFXDMA_ERROR_SLL ) { // safe linked list CRC checksum error
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   597   *           // ...
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   598   *           }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   599   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   600   *      if( errorFlags & IFXDMA_ERROR_DLL ) { // failed linked list load error
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   601   *           // ...
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   602   *           }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   603   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   604   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   605   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   606  IFX_INLINE uint32 IfxDma_getErrorFlags(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   607  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   608  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   609  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   610  /** \addtogroup IfxLld_Dma_Std_Channel_Configure
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   611   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   612  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   613  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   614  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   615  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   616  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   617  /** \brief Get a channel source address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   618   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   619   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   620   * \return Actual channel destination address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   621   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   622   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   623   *      uint32 destAddr = IfxDma_getChannelDestinationAddress(chn[2].dma, chn[2].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   624   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   625   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   626   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   627   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   628  IFX_INLINE uint32 IfxDma_getChannelDestinationAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   629  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   630  /** \brief Get a channel source address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   631   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   632   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   633   * \return Actual channel source address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   634   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   635   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   636   *      uint32 sourceAddr = IfxDma_getChannelSourceAddress(chn[2].dma, chn[2].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   637   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   638   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   639   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   640  IFX_INLINE uint32 IfxDma_getChannelSourceAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   641  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   642  /** \brief Return the DMA channel suspend Mode status
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   643   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   644   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   645   * \return Channel Suspend Mode or Frozen State Active status (1- DMA channel is in channel suspend mode or frozen state)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   646   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   647  IFX_INLINE boolean IfxDma_getChannelSuspendModeStatus(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   648  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   649  /** \brief Return remaining DMA transfer count
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   650   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   651   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   652   * \return Remaining DMA transfer count
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   653   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   654   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   655   *      // Wait till transfer count (TCOUNT) becomes 0
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   656   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   657   *      bool notFinished;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   658   *      do {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   659   *              notFinished = false;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   660   *                      if( IfxDma_getChannelTransferCount(chn[0].dma, chn[0].channelId) ) {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   661   *                              notFinished = true;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   662   *                              break;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   663   *                      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   664   *      } while( notFinished );
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   665   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   666   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   667   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   668  IFX_INLINE uint32 IfxDma_getChannelTransferCount(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   669  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   670  /** \brief get the time stamp
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   671   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   672   * \return the current time stamp
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   673   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   674   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   675   *      uint32 timestamp = IfxDma_getTimestamp(chn[0].dma);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   676   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   677   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   678   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   679  IFX_INLINE uint32 IfxDma_getTimestamp(Ifx_DMA *dma);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   680  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   681  /** \brief Configure the move count for each DMA channel transfer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   682   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   683   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   684   * \param blockMode value holds the number of moves with in a DMA transfer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   685   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   686   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   687   * A coding example can be found in \ref IfxDma_setChannelTransferCount
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   688   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   689   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   690  IFX_INLINE void IfxDma_setChannelBlockMode(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelMove blockMode);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   691  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   692  /** \brief Configure a DMA channel to "continous transaction mode"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   693   * After a transaction, the hardware request transaction remain enabled
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   694   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   695   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   696   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   697   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   698   * A coding example can be found in \ref IfxDma_enableChannelTransaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   699   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   700   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   701  IFX_INLINE void IfxDma_setChannelContinuousMode(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   702  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   703  /** \brief Configure the destination address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   704   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   705   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   706   * \param address is the Initial address of the destination pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   707   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   708   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   709   * A coding example can be found in \ref IfxDma_setChannelSourceAddress
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   710   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   711   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   712  IFX_INLINE void IfxDma_setChannelDestinationAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId, void *address);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   713  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   714  /** \brief Configure a DMA channel destination pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   715   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   716   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   717   * \param incStep Specifies the pointer incrementation step
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   718   * \param direction Specifies the incrementation direction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   719   * \param size Specifies the size of the circular buffer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   720   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   721   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   722   * A coding example can be found in \ref IfxDma_setChannelSourceIncrementStep
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   723   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   724   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   725  IFX_INLINE void IfxDma_setChannelDestinationIncrementStep(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelIncrementStep incStep, IfxDma_ChannelIncrementDirection direction, IfxDma_ChannelIncrementCircular size);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   726  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   727  /** \brief Configure a DMA channel move
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   728   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   729   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   730   * \param moveSize value holds the opcode or size of data of individual moves with in a DMA transfer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   731   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   732   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   733   * A coding example can be found in \ref IfxDma_setChannelTransferCount
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   734   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   735   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   736  IFX_INLINE void IfxDma_setChannelMoveSize(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelMoveSize moveSize);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   737  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   738  /** \brief Configure a DMA channel shadow pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   739   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   740   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   741   * \param shadow Specifies the shadow pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   742   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   743   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   744   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   745   *      // Push the shadow mode into double buffer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   746   *      IfxDma_setChannelShadow(chn[0].dma, chn[0].channelId,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   747   *      IfxDma_ChannelShadow_doubleSourceBufferingSwSwitch);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   748   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   749   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   750   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   751  IFX_INLINE void IfxDma_setChannelShadow(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelShadow shadow);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   752  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   753  /** \brief Configure a DMA channel to "single transaction mode"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   754   * After a transaction, the hardware request transaction is disabled, and must be set by software again
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   755   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   756   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   757   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   758   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   759   * A coding example can be found in \ref IfxDma_enableChannelTransaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   760   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   761   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   762  IFX_INLINE void IfxDma_setChannelSingleMode(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   763  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   764  /** \brief Configure a DMA channel to "single transaction mode"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   765   * One transfer request starts a complete DMA transaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   766   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   767   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   768   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   769   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   770   * A coding example can be found in \ref IfxDma_setChannelTransferCount
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   771   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   772   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   773  IFX_INLINE void IfxDma_setChannelSingleTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   774  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   775  /** \brief Configure a DMA channel to "single transfer mode"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   776   * A transfer request is required for each transfer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   777   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   778   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   779   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   780   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   781   * A coding example can be found in \ref IfxDma_setChannelTransferCount
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   782   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   783   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   784  IFX_INLINE void IfxDma_setChannelSingleTransfer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   785  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   786  /** \brief Configure the source address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   787   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   788   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   789   * \param address is the Initial address of the source pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   790   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   791   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   792   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   793   *      // Check for the end of current transaction and before trigger the channel request for
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   794   *      // for another channel, re configure the source and destination addresses
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   795   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   796   *      while(!(IfxDma_getAndClearChannelInterrupt(chn[1].dma, chn[1].channelId)));
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   797   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   798   *      // Re-Program the source address for the channel 2
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   799   *      IfxDma_setChannelSourceAddress(chn[2].dma, chn[2].channelId,Sadr);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   800   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   801   *      // Re-Program the destination address for channel 2
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   802   *      IfxDma_setChannelDestinationAddress(chn[2].dma, chn[2].channelId,Dadr);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   803   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   804   *      // Start DMA transaction for channel 2
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   805   *      IfxDma_Dma_startChannelTransaction(&chn[2]);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   806   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   807   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   808   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   809  IFX_INLINE void IfxDma_setChannelSourceAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId, const void *address);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   810  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   811  /** \brief Configure a DMA channel source pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   812   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   813   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   814   * \param incStep Specifies the pointer incrementation step
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   815   * \param direction Specifies the incrementation direction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   816   * \param size Specifies the size of the circular buffer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   817   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   818   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   819   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   820   *      // Re-program the source and destination circular buffer control fields
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   821   *      IfxDma_setChannelSourceIncrementStep(chn[0].dma,  chn[0].channelId, IfxDma_ChannelIncrementStep_2, IfxDma_ChannelIncrementDirection_negative, IfxDma_ChannelIncrementCircular_16);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   822   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   823   *      IfxDma_setChannelDestinationIncrementStep(chn[0].dma, chn[0].channelId, IfxDma_ChannelIncrementStep_2, IfxDma_ChannelIncrementDirection_negative, IfxDma_ChannelIncrementCircular_16);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   824   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   825   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   826   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   827  IFX_INLINE void IfxDma_setChannelSourceIncrementStep(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelIncrementStep incStep, IfxDma_ChannelIncrementDirection direction, IfxDma_ChannelIncrementCircular size);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   828  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   829  /** \brief Configure a DMA channel suspend enable
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   830   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   831   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   832   * \param enable enable (1) / disable (0)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   833   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   834   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   835  IFX_INLINE void IfxDma_setChannelSuspendEnable(Ifx_DMA *dma, IfxDma_ChannelId channelId, boolean enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   836  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   837  /** \brief Configure the move count of a DMA channel transaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   838   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   839   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   840   * \param transferCount value holds the DMA transfers within a transaction (1..16383; 0 handled like 1 transaction)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   841   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   842   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   843   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   844   *      // Start DMA transaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   845   *      IfxDma_Dma_startChannelTransaction(&chn[0]);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   846   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   847   *      // Wait till end of transaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   848   *      while(!(IfxDma_getAndClearChannelInterrupt(chn[0].dma, chn[0].channelId)));
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   849   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   850   *      // Change the TREL configuration for channel 1
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   851   *      IfxDma_setChannelTransferCount(chn[1].dma, chn[1].channelId,0x6);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   852   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   853   *      // Change the BLKM configuration for channel 1
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   854   *      IfxDma_setChannelBlockMode(chn[1].dma, chn[1].channelId,IfxDma_ChannelMove_3);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   855   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   856   *      // Change the Move size configuration for channel 1
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   857   *      IfxDma_setChannelMoveSize(chn[1].dma, chn[1].channelId,IfxDma_ChannelMoveSize_64bit);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   858   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   859   *      // Pull down the channel pending request after the first transfer is initiated
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   860   *      IfxDma_setChannelSingleTransfer(chn[1].dma, chn[1].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   861   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   862   *      // Pull down the channel pending request after the transaction gets over
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   863   *      IfxDma_setChannelSingleTransaction(chn[2].dma, chn[2].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   864   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   865   *      // Start DMA transaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   866   *      IfxDma_Dma_startChannelTransaction(&chn[1]);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   867   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   868   *      // Start DMA transaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   869   *      IfxDma_Dma_startChannelTransaction(&chn[2]);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   870   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   871   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   872   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   873  IFX_INLINE void IfxDma_setChannelTransferCount(Ifx_DMA *dma, IfxDma_ChannelId channelId, uint32 transferCount);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   874  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   875  /** \brief Configure the shadow pointer register to read only
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   876   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   877   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   878   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   879   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   880   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   881   *      // Disable the shadow mode to come out of double buffer mode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   882   *      IfxDma_writeChannelShadowDisable(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   883   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   884   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   885   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   886  IFX_INLINE void IfxDma_writeChannelShadowDisable(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   887  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   888  /** \brief Configure the shadow pointer register to write-able
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   889   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   890   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   891   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   892   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   893   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   894   *      // Enable the shadow mode to come out of double buffer mode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   895   *      IfxDma_writeChannelShadowEnable(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   896   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   897   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   898   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   899  IFX_INLINE void IfxDma_writeChannelShadowEnable(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   900  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   901  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   902  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   903  /** \addtogroup IfxLld_Dma_Std_Channel_Halt
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   904   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   905  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   906  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   907  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   908  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   909  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   910  /** \brief Clear channel halt request and aknowledgement
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   911   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   912   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   913   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   914   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   915   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   916   *      // Quit the halt mode of operation
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   917   *      IfxDma_clearChannelHalt(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   918   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   919   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   920   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   921  IFX_INLINE void IfxDma_clearChannelHalt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   922  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   923  /** \brief Get channel halt aknowledgement
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   924   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   925   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   926   * \return halt aknowledgement
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   927   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   928   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   929   *      // Check for the channel halt aknowledgement
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   930   *      while(!(IfxDma_getChannelHalt(chn[0].dma, chn[0].channelId)));
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   931   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   932   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   933   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   934  IFX_INLINE boolean IfxDma_getChannelHalt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   935  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   936  /** \brief setting channel halt request
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   937   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   938   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   939   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   940   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   941   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   942   *      // Halt the channel processing
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   943   *      IfxDma_setChannelHalt(chn[0].dma,chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   944   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   945   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   946   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   947  IFX_INLINE void IfxDma_setChannelHalt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   948  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   949  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   950  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   951  /** \addtogroup IfxLld_Dma_Std_Double_Buffer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   952   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   953  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   954  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   955  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   956  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   957  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   958  /** \brief get information on buffer being read by software and clear the notification flag
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   959   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   960   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   961   * \return TRUE  if one of the buffers is being read by software
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   962   * FALSE if one of the buffers is already read by software
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   963   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   964   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   965   *      // Check the buffer being read (Double buffer operation mode)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   966   *      while(!(IfxDma_getDoubleBufferRead(chn[0].dma, chn[0].channelId)));
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   967   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   968   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   969   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   970  IFX_INLINE boolean IfxDma_getDoubleBufferRead(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   971  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   972  /** \brief get Double buffer selection
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   973   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   974   * \param channelId channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   975   * \return TRUE if buffer 1 is being filled
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   976   * FALSE if buffer 0 is being filled
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   977   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   978   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   979   *      boolean buffer_being_filled;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   980   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   981   *      // Check the buffer being filled (Double buffer operation mode)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   982   *      buffer_being_filled = IfxDma_getDoubleBufferSelection(chn[0].dma, chn[0].channelId));
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   983   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   984   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   985   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   986  IFX_INLINE boolean IfxDma_getDoubleBufferSelection(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   987  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   988  /** \brief keeps the double buffer active
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   989   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   990   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   991   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   992   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   993   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   994   *      IfxDma_keepDoubleBufferActive(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   995   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   996   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   997   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   998  IFX_INLINE void IfxDma_keepDoubleBufferActive(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   999  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1000  /** \brief Double buffer switch application
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1001   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1002   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1003   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1004   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1005   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1006   *      // Apply software buffer switch
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1007   *      IfxDma_switchDoubleBuffer(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1008   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1009   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1010   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1011  IFX_INLINE void IfxDma_switchDoubleBuffer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1012  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1013  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1014  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1015  /** \addtogroup IfxLld_Dma_Std_Interrupts
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1016   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1017  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1018  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1019  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1020  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1021  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1022  /** \brief Clear a channel transfer interrupt flag
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1023   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1024   * \param channelId channel for which the interrupt flag should be cleared
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1025   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1026   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1027   * see Dma.INTSR
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1028   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1029   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1030  IFX_INLINE void IfxDma_clearChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1031  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1032  /** \brief Disable channel interrupt trigger
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1033   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1034   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1035   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1036   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1037   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1038   * IfxDma_disableChannelInterrupt(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1039   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1040   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1041   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1042  IFX_INLINE void IfxDma_disableChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1043  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1044  /** \brief Enable channel interrupt trigger
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1045   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1046   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1047   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1048   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1049   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1050   * IfxDma_enableChannelInterrupt(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1051   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1052   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1053   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1054  IFX_INLINE void IfxDma_enableChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1055  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1056  /** \brief Return and clear a channel transfer interrupt flag
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1057   * The flag is automatically cleared with the call to this function
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1058   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1059   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1060   * \return TRUE if the interrupt flag is set
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1061   * FALSE if the interrupt flag is not set
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1062   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1063   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1064   *      // wait for the end of transaction for intended channel by checking the channel interrupt flag
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1065   *      // and clear it once it is set and checked
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1066   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1067   *      // Wait till end of the transaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1068   *      while(!(IfxDma_getAndClearChannelInterrupt(chn[2].dma, chn[2].channelId)));
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1069   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1070   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1071   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1072  IFX_INLINE boolean IfxDma_getAndClearChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1073  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1074  /** \brief Returns and clears the pattern detection interrupt flag
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1075   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1076   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1077   * \return TRUE  if pattern detection for a given channel is found
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1078   * FALSE if pattern detection for a given channel is not found
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1079   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1080   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1081   *      // wait till pattern match is found for given channel
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1082   *      // and clear it once it is set and checked
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1083   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1084   *      // Wait for the pattern detection
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1085   *      while(!(IfxDma_getAndClearChannelPatternDetectionInterrupt(chn[0].dma, chn[0].channelId)));
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1086   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1087   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1088   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1089  IFX_INLINE boolean IfxDma_getAndClearChannelPatternDetectionInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1090  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1091  /** \brief Returns and clears the status of channel wrap destination buffer interrupt trigger flag
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1092   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1093   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1094   * \return TRUE  if wrap destination buffer interrupt trigger flag is set
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1095   * FALSE if wrap destination buffer interrupt trigger flag is not set or get cleared already
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1096   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1097   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1098   *      // wait for the destination buffer wrap interrupt flag
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1099   *      // and clear it once it is set and checked
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1100   *      boolean destinationWrapFlag;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1101   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1102   *      destinationWrapFlag = IfxDma_getAndClearChannelWrapDestinationBufferInterrupt(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1103   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1104   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1105   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1106  IFX_INLINE boolean IfxDma_getAndClearChannelWrapDestinationBufferInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1107  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1108  /** \brief Returns and clears the status of channel wrap source buffer interrupt trigger flag
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1109   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1110   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1111   * \return TRUE  if wrap source buffer interrupt trigger flag is set
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1112   * FALSE if wrap source buffer interrupt trigger flag is not set or get cleared already
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1113   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1114   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1115   *      // wait for the source buffer wrap interrupt flag
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1116   *      // and clear it once it is set and checked
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1117   *      boolean sourceWrapFlag;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1118   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1119   *      sourceWrapFlag = IfxDma_getAndClearChannelWrapSourceBufferInterrupt(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1120   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1121   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1122   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1123  IFX_INLINE boolean IfxDma_getAndClearChannelWrapSourceBufferInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1124  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1125  /** \brief Return a channel transfer interrupt flag
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1126   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1127   * \param channelId channel for which the interrupt flag should be returned
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1128   * \return TRUE if the interrupt flag is set
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1129   * FALSE if the interrupt flag is not set
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1130   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1131   * see Dma.INTSR
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1132   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1133   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1134  IFX_INLINE boolean IfxDma_getChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1135  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1136  /** \brief Returns whether the old value of pattern detection corresponding pattern comparison operation found a pattern match in previous DMA * read move or not
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1137   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1138   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1139   * \return TRUE if corresponding pattern comparison operation found a pattern match in previous DMA read move or not
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1140   * FALSE if corresponding pattern comparison operation did not find a pattern match in previous DMA read move
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1141   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1142   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1143   *      boolean patternDetectOldVal;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1144   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1145   *      // Check the old value of the pattern detection
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1146   *      patternDetectOldVal = IfxDma_getChannelPatternDetectionOldValue(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1147   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1148   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1149   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1150  IFX_INLINE boolean IfxDma_getChannelPatternDetectionOldValue(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1151  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1152  /** \brief Returns the SRC pointer for given DMA channel
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1153   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1154   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1155   * \return SRC pointer for given DMA channel
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1156   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1157   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1158   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1159   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1160   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1161   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1162  IFX_INLINE volatile Ifx_SRC_SRCR *IfxDma_getSrcPointer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1163  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1164  /** \brief Setting of channel interrupt service request by software
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1165   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1166   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1167   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1168   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1169   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1170   *      // Set the channel interrupt service request through software
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1171   *      IfxDma_setChannelInterruptServiceRequest(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1172   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1173   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1174   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1175  IFX_INLINE void IfxDma_setChannelInterruptServiceRequest(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1176  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1177  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1178  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1179  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1180  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1181  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1182  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1183  /** \brief Configure the hardware resource partition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1184   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1185   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1186   * \param resourcePartition Hardware resource partition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1187   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1188   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1189   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1190   *      // Set the required hardware resource partition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1191   *      IfxDma_setChannelHardwareResourcePartition(chn[0].dma, chn[0].channelId,setChannelHardwareResourcePartition);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1192   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1193   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1194   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1195  IFX_INLINE void IfxDma_setChannelHardwareResourcePartition(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_HardwareResourcePartition resourcePartition);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1196  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1197  /** \brief Sets the Interrupt control value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1198   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1199   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1200   * \param value Interrupt control value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1201   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1202   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1203  IFX_INLINE void IfxDma_setInterruptControlValue(Ifx_DMA *dma, IfxDma_ChannelId channelId, uint8 value);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1204  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1205  /** \brief Sets the Circular Buffer Destination Length
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1206   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1207   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1208   * \param length Circular Buffer Destination Length
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1209   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1210   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1211  IFX_INLINE void IfxDma_setCircularBufferDestinationLength(Ifx_DMA *dma, IfxDma_ChannelId channelId, uint16 length);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1212  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1213  /** \brief Sets the Circular Buffer Source Length
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1214   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1215   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1216   * \param length Circular Buffer Source Length
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1217   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1218   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1219  IFX_INLINE void IfxDma_setCircularBufferSourceLength(Ifx_DMA *dma, IfxDma_ChannelId channelId, uint16 length);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1220  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1221  /** \brief Enable the Source Circular Buffer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1222   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1223   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1224   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1225   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1226  IFX_INLINE void IfxDma_enableSourceCircularBuffer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1227  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1228  /** \brief Enable the Destination Circular Buffer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1229   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1230   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1231   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1232   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1233  IFX_INLINE void IfxDma_enableDestinationCircularBuffer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1234  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1235  /** \brief Returns the Data CRC
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1236   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1237   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1238   * \return The Data CRC value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1239   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1240  IFX_INLINE uint32 IfxDma_getDataCRC(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1241  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1242  /** \brief Returns the Source and Destination CRC
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1243   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1244   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1245   * \return The source and destination CRC values
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1246   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1247  IFX_INLINE uint32 IfxDma_getSourceAndDestinationCRC(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1248  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1249  /** \brief Returns the ERR pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1250   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1251   * \return ERR pointer for given DMA
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1252   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1253  IFX_INLINE volatile Ifx_SRC_SRCR *IfxDma_getErrPointer(Ifx_DMA *dma);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1254  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1255  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1256  /*---------------------Inline Function Implementations------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1257  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1258  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1259  IFX_INLINE void IfxDma_clearChannelHalt(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1260  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1261      dma->TSR[channelId].B.HLTCLR = 1;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1262  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1263  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1264  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1265  IFX_INLINE void IfxDma_clearChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1266  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1267      dma->CH[channelId].CHCSR.B.CICH = 1;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1268  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1269  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1270  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1271  IFX_INLINE void IfxDma_clearChannelTransactionRequestLost(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1272  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1273      dma->TSR[channelId].B.CTL = 1;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1274  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1275  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1276  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1277  IFX_INLINE void IfxDma_clearErrorFlags(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine, uint32 mask)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1278  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1279      if (moveEngine == IfxDma_MoveEngine_1)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1280      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1281          dma->BLK1.CLRE.U = mask;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1282      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1283      else
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1284      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1285          dma->BLK0.CLRE.U = mask;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1286      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1287  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1288  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1289  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1290  IFX_INLINE void IfxDma_disableChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1291  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1292      dma->CH[channelId].ADICR.B.INTCT &= ~(1 << 1);   // TODO: should we define a special bitmask for this bit manipulation?
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1293  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1294  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1295  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1296  IFX_INLINE void IfxDma_disableChannelTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1297  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1298      dma->TSR[channelId].B.DCH = 1;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1299  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1300  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1301  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1302  IFX_INLINE void IfxDma_disableChannelTransactionLostError(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1303  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1304      dma->CH[channelId].ADICR.B.ETRL = 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1305  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1306  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1307  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1308  IFX_INLINE void IfxDma_disableMoveEngineDestinationError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1309  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1310      if (moveEngine == IfxDma_MoveEngine_1)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1311      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1312          dma->BLK1.EER.B.EDER = 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1313      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1314      else
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1315      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1316          dma->BLK0.EER.B.EDER = 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1317      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1318  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1319  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1320  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1321  IFX_INLINE void IfxDma_disableMoveEngineSourceError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1322  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1323      if (moveEngine == IfxDma_MoveEngine_1)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1324      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1325          dma->BLK1.EER.B.ESER = 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1326      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1327      else
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1328      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1329          dma->BLK0.EER.B.ESER = 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1330      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1331  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1332  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1333  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1334  IFX_INLINE void IfxDma_enableChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1335  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1336      dma->CH[channelId].ADICR.B.INTCT |= (1 << 1);   // TODO: should we define a special bitmask for this bit manipulation?
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1337  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1338  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1339  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1340  IFX_INLINE void IfxDma_enableChannelTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1341  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1342      dma->TSR[channelId].B.ECH = 1;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1343  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1344  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1345  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1346  IFX_INLINE void IfxDma_enableChannelTransactionLostError(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1347  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1348      dma->CH[channelId].ADICR.B.ETRL = 1;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1349  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1350  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1351  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1352  IFX_INLINE void IfxDma_enableMoveEngineDestinationError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1353  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1354      if (moveEngine == IfxDma_MoveEngine_1)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1355      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1356          dma->BLK1.EER.B.EDER = 1;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1357      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1358      else
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1359      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1360          dma->BLK0.EER.B.EDER = 1;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1361      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1362  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1363  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1364  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1365  IFX_INLINE void IfxDma_enableMoveEngineSourceError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1366  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1367      if (moveEngine == IfxDma_MoveEngine_1)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1368      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1369          dma->BLK1.EER.B.ESER = 1;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1370      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1371      else
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1372      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1373          dma->BLK0.EER.B.ESER = 1;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1374      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1375  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1376  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1377  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1378  IFX_INLINE boolean IfxDma_getAndClearChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1379  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1380      boolean result;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1381  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1382      result = dma->CH[channelId].CHCSR.B.ICH != 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1383  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1384      if (result == 1)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1385      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1386          dma->CH[channelId].CHCSR.B.CICH = TRUE;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1387      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1388  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1389      return result;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1390  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1391  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1392  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1393  IFX_INLINE boolean IfxDma_getAndClearChannelPatternDetectionInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1394  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1395      boolean result;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1396  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1397      result = dma->CH[channelId].CHCSR.B.IPM != 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1398  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1399      if (result == 1)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1400      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1401          dma->CH[channelId].CHCSR.B.CICH = TRUE;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1402      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1403  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1404      return result;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1405  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1406  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1407  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1408  IFX_INLINE boolean IfxDma_getAndClearChannelWrapDestinationBufferInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1409  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1410      boolean result;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1411  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1412      result = dma->CH[channelId].CHCSR.B.WRPD != 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1413  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1414      if (result == 1)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1415      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1416          dma->CH[channelId].CHCSR.B.CWRP = TRUE;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1417      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1418  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1419      return result;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1420  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1421  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1422  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1423  IFX_INLINE boolean IfxDma_getAndClearChannelWrapSourceBufferInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1424  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1425      boolean result;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1426  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1427      result = dma->CH[channelId].CHCSR.B.WRPS != 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1428  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1429      if (result == 1)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1430      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1431          dma->CH[channelId].CHCSR.B.CWRP = TRUE;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1432      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1433  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1434      return result;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1435  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1436  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1437  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1438  IFX_INLINE uint32 IfxDma_getChannelDestinationAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1439  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1440      return dma->CH[channelId].DADR.U;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1441  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1442  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1443  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1444  IFX_INLINE boolean IfxDma_getChannelHalt(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1445  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1446      return dma->TSR[channelId].B.HLTACK != 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1447  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1448  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1449  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1450  IFX_INLINE boolean IfxDma_getChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1451  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1452      boolean result;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1453  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1454      result = dma->CH[channelId].CHCSR.B.ICH;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1455  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1456      return result;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1457  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1458  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1459  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1460  IFX_INLINE boolean IfxDma_getChannelPatternDetectionOldValue(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1461  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1462      return dma->CH[channelId].CHCSR.B.LXO != 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1463  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1464  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1465  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1466  IFX_INLINE uint32 IfxDma_getChannelSourceAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1467  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1468      return dma->CH[channelId].SADR.U;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1469  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1470  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1471  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1472  IFX_INLINE boolean IfxDma_getChannelSuspendModeStatus(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1473  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1474      return dma->SUSACR[channelId].B.SUSAC;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1475  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1476  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1477  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1478  IFX_INLINE boolean IfxDma_getChannelTransactionRequestLost(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1479  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1480      return dma->TSR[channelId].B.TRL != 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1481  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1482  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1483  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1484  IFX_INLINE uint32 IfxDma_getChannelTransferCount(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1485  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1486      return dma->CH[channelId].CHCSR.B.TCOUNT;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1487  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1488  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1489  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1490  IFX_INLINE IfxDma_ChannelIncrementCircular IfxDma_getCircularRangeCode(uint16 range)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1491  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1492      return (IfxDma_ChannelIncrementCircular)(31 - __clz((uint32)range));
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1493  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1494  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1495  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1496  IFX_INLINE boolean IfxDma_getDoubleBufferRead(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1497  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1498      boolean result;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1499  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1500      result = dma->CH[channelId].CHCSR.B.FROZEN != 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1501  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1502      if (result == 1)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1503      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1504          dma->CH[channelId].CHCSR.B.FROZEN = FALSE;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1505      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1506  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1507      return result;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1508  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1509  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1510  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1511  IFX_INLINE boolean IfxDma_getDoubleBufferSelection(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1512  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1513      return dma->CH[channelId].CHCSR.B.BUFFER != 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1514  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1515  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1516  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1517  IFX_INLINE uint32 IfxDma_getErrorFlags(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1518  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1519      if (moveEngine == IfxDma_MoveEngine_1)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1520      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1521          return dma->BLK1.ERRSR.U;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1522      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1523      else
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1524      {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1525          return dma->BLK0.ERRSR.U;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1526      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1527  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1528  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1529  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1530  IFX_INLINE volatile Ifx_SRC_SRCR *IfxDma_getSrcPointer(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1531  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1532      IFX_UNUSED_PARAMETER(dma);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1533      // only a single DMA available, therefore no check for the dma pointer required
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1534      return &MODULE_SRC.DMA.DMA[0].CH[channelId];
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1535  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1536  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1537  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1538  IFX_INLINE uint32 IfxDma_getTimestamp(Ifx_DMA *dma)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1539  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1540      return dma->TIME.U;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1541  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1542  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1543  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1544  IFX_INLINE boolean IfxDma_isChannelReset(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1545  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1546      return dma->TSR[channelId].B.RST == 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1547  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1548  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1549  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1550  IFX_INLINE boolean IfxDma_isChannelTransactionEnabled(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1551  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1552      return dma->TSR[channelId].B.HTRE != 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1553  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1554  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1555  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1556  IFX_INLINE boolean IfxDma_isChannelTransactionPending(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1557  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1558      return dma->TSR[channelId].B.CH != 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1559  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1560  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1561  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1562  IFX_INLINE void IfxDma_keepDoubleBufferActive(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1563  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1564      dma->CH[channelId].CHCSR.U = 0U << IFX_DMA_CH_CHCSR_FROZEN_OFF;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1565  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1566  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1567  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1568  IFX_INLINE void IfxDma_resetChannel(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1569  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1570      dma->TSR[channelId].B.RST = 1;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1571  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1572  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1573  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1574  IFX_INLINE void IfxDma_setChannelBlockMode(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelMove blockMode)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1575  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1576      dma->CH[channelId].CHCFGR.B.BLKM = blockMode;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1577  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1578  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1579  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1580  IFX_INLINE void IfxDma_setChannelContinuousMode(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1581  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1582      dma->CH[channelId].CHCFGR.B.CHMODE = 1;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1583  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1584  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1585  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1586  IFX_INLINE void IfxDma_setChannelDestinationAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId, void *address)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1587  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1588      dma->CH[channelId].DADR.U = (uint32)address;
	mul	d15,d15,#32
	addsc.a	a15,a15,d15,#0
.L494:
	st.w	[a15]8204,d0
.L37:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   335  ---------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   336  void mt9v03x_vsync(void)
	mov	d4,#5
	call	dma_start
.L36:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   337  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   338  	CLEAR_GPIO_FLAG(MT9V03X_VSYNC_PIN);
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   339  	mt9v03x_dma_int_num = 0;
	ret
.L209:
	
__mt9v03x_vsync_function_end:
	.size	mt9v03x_vsync,__mt9v03x_vsync_function_end-mt9v03x_vsync
.L108:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X.mt9v03x_dma',code,cluster('mt9v03x_dma')
	.sect	'.text.SEEKFREE_MT9V03X.mt9v03x_dma'
	.align	2
	
	.global	mt9v03x_dma

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   340  	if(!mt9v03x_finish_flag)//查看图像数组是否使用完毕，如果未使用完毕则不开始采集，避免出现访问冲突
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   341  	{
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   342  		if(1 == link_list_num)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   343  		{
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   344  			//没有采用链接传输模式 重新设置目的地址
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   345  			DMA_SET_DESTINATION(MT9V03X_DMA_CH, mt9v03x_image[0]);
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   346  		}
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   347  		dma_start(MT9V03X_DMA_CH);
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   348  	}
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   349  
; Function mt9v03x_dma
.L65:
mt9v03x_dma:	.type	func

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   350  }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   351  
	movh.a	a15,#61441
	mov	d0,#5
.L226:

; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     1  /**
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     2   * \file IfxDma.h
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     3   * \brief DMA  basic functionality
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     4   * \ingroup IfxLld_Dma
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     5   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     6   * \version iLLD_1_0_1_11_0
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     8   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     9   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    10   *                                 IMPORTANT NOTICE
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    11   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    12   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    17  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    18  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    20  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    26   * Software is furnished to do so, all subject to the following:
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    27  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    33   * language processor.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    34  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    42  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    43   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    44   * \defgroup IfxLld_Dma_Std_Enum Enumerations
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    45   * \ingroup IfxLld_Dma_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    46   * \defgroup IfxLld_Dma_Std_Reset Reset Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    47   * \ingroup IfxLld_Dma_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    48   * \defgroup IfxLld_Dma_Std_Channel_Transaction Channel Transaction Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    49   * \ingroup IfxLld_Dma_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    50   * \defgroup IfxLld_Dma_Std_Move_Engine Move Engine functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    51   * \ingroup IfxLld_Dma_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    52   * \defgroup IfxLld_Dma_Std_Channel_Configure Channel configuration Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    53   * \ingroup IfxLld_Dma_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    54   * \defgroup IfxLld_Dma_Std_Channel_Halt Channel Halt Functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    55   * \ingroup IfxLld_Dma_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    56   * \defgroup IfxLld_Dma_Std_Double_Buffer Double Buffer functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    57   * \ingroup IfxLld_Dma_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    58   * \defgroup IfxLld_Dma_Std_Interrupts Interrupt functions
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    59   * \ingroup IfxLld_Dma_Std
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    60   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    61  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    62  #ifndef IFXDMA_H
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    63  #define IFXDMA_H 1
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    64  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    65  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    66  /*----------------------------------Includes----------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    67  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    68  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    69  #include "_Impl/IfxDma_cfg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    70  #include "IfxDma_bf.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    71  #include "Cpu/Std/IfxCpu_Intrinsics.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    72  #include "IfxDma_reg.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    73  #include "Src/Std/IfxSrc.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    74  #include "Scu/Std/IfxScuWdt.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    75  #include "Scu/Std/IfxScuCcu.h"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    76  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    77  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    78  /*--------------------------------Enumerations--------------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    79  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    80  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    81  /** \addtogroup IfxLld_Dma_Std_Enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    82   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    83  /** \brief Bus Master Mode definition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    84   * Definition in Ifx_DMA.MODE[4].B.MODE
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    85   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    86  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    87  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    88      IfxDma_BusMasterMode_user       = 0, /**< \brief Selected hardware resource performs Bus access in user mode */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    89      IfxDma_BusMasterMode_supervisor = 1  /**< \brief Selected hardware resource performs Bus access in supervisor mode */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    90  } IfxDma_BusMasterMode;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    91  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    92  /** \brief Channel Bus Priority definition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    93   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    94  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    95  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    96      IfxDma_ChannelBusPriority_low    = 0,  /**< \brief low priority */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    97      IfxDma_ChannelBusPriority_medium = 1,  /**< \brief medium priority */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    98      IfxDma_ChannelBusPriority_high   = 2   /**< \brief high priority */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    99  } IfxDma_ChannelBusPriority;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   100  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   101  /** \brief DMA circular buffer (wrap around) definition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   102   * Definition in Ifx_DMA.CH[64].ADICR.B.CBLS and Ifx_DMA.CH[64].ADICR.B.CBLD
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   103   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   104  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   105  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   106      IfxDma_ChannelIncrementCircular_none  = 0,   /**< \brief no circular buffer operation */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   107      IfxDma_ChannelIncrementCircular_2     = 1,   /**< \brief circular buffer size is 2 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   108      IfxDma_ChannelIncrementCircular_4     = 2,   /**< \brief circular buffer size is 4 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   109      IfxDma_ChannelIncrementCircular_8     = 3,   /**< \brief circular buffer size is 8 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   110      IfxDma_ChannelIncrementCircular_16    = 4,   /**< \brief circular buffer size is 16 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   111      IfxDma_ChannelIncrementCircular_32    = 5,   /**< \brief circular buffer size is 32 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   112      IfxDma_ChannelIncrementCircular_64    = 6,   /**< \brief circular buffer size is 64 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   113      IfxDma_ChannelIncrementCircular_128   = 7,   /**< \brief circular buffer size is 128 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   114      IfxDma_ChannelIncrementCircular_256   = 8,   /**< \brief circular buffer size is 256 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   115      IfxDma_ChannelIncrementCircular_512   = 9,   /**< \brief circular buffer size is 512 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   116      IfxDma_ChannelIncrementCircular_1024  = 10,  /**< \brief circular buffer size is 1024 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   117      IfxDma_ChannelIncrementCircular_2048  = 11,  /**< \brief circular buffer size is 2048 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   118      IfxDma_ChannelIncrementCircular_4096  = 12,  /**< \brief circular buffer size is 4096 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   119      IfxDma_ChannelIncrementCircular_8192  = 13,  /**< \brief circular buffer size is 8192 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   120      IfxDma_ChannelIncrementCircular_16384 = 14,  /**< \brief circular buffer size is 16384 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   121      IfxDma_ChannelIncrementCircular_32768 = 15   /**< \brief circular buffer size is 32768 byte */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   122  } IfxDma_ChannelIncrementCircular;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   123  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   124  /** \brief DMA incrementation direction definition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   125   * Definition in Ifx_DMA.CH[64].ADICR.B.INCS
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   126   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   127  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   128  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   129      IfxDma_ChannelIncrementDirection_negative = 0,  /**< \brief pointer is decremented */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   130      IfxDma_ChannelIncrementDirection_positive = 1   /**< \brief pointer is incremented */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   131  } IfxDma_ChannelIncrementDirection;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   132  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   133  /** \brief DMA incrementation definition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   134   * Definition in Ifx_DMA.CH[64].ADICR.B.SMF
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   135   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   136  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   137  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   138      IfxDma_ChannelIncrementStep_1   = 0, /**< \brief increment by 1 width */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   139      IfxDma_ChannelIncrementStep_2   = 1, /**< \brief increment by 2 width */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   140      IfxDma_ChannelIncrementStep_4   = 2, /**< \brief increment by 4 width */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   141      IfxDma_ChannelIncrementStep_8   = 3, /**< \brief increment by 8 width */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   142      IfxDma_ChannelIncrementStep_16  = 4, /**< \brief increment by 16 width */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   143      IfxDma_ChannelIncrementStep_32  = 5, /**< \brief increment by 32 width */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   144      IfxDma_ChannelIncrementStep_64  = 6, /**< \brief increment by 64 width */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   145      IfxDma_ChannelIncrementStep_128 = 7  /**< \brief increment by 128 width */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   146  } IfxDma_ChannelIncrementStep;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   147  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   148  /** \brief Channel Transfer Interrupt generation mechanism.
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   149   * Definition in Ifx_DMA.CH[64].ADICR.B.INTCT (bit 0)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   150   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   151  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   152  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   153      IfxDma_ChannelInterruptControl_thresholdLimitMatch      = 0, /**< \brief interrupt when transfer count (TCOUNT) equals the threshold limit (IRDV) */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   154      IfxDma_ChannelInterruptControl_transferCountDecremented = 1  /**< \brief interrupt when transfer count (TCOUNT) is decremented */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   155  } IfxDma_ChannelInterruptControl;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   156  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   157  /** \brief DMA transfer definition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   158   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.BLKM and Ifx_DMA.BLK1.ME.CHCR.B.BLKM
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   159   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   160  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   161  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   162      IfxDma_ChannelMove_1  = 0,  /**< \brief 1 DMA move per DMA transfer */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   163      IfxDma_ChannelMove_2  = 1,  /**< \brief 2 DMA move per DMA transfer */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   164      IfxDma_ChannelMove_4  = 2,  /**< \brief 4 DMA move per DMA transfer */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   165      IfxDma_ChannelMove_8  = 3,  /**< \brief 8 DMA move per DMA transfer */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   166      IfxDma_ChannelMove_16 = 4,  /**< \brief 16 DMA move per DMA transfer */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   167      IfxDma_ChannelMove_3  = 5,  /**< \brief 3 DMA move per DMA transfer */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   168      IfxDma_ChannelMove_5  = 6,  /**< \brief 5 DMA move per DMA transfer */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   169      IfxDma_ChannelMove_9  = 7   /**< \brief 9 DMA move per DMA transfer */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   170  } IfxDma_ChannelMove;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   171  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   172  /** \brief DMA move size definition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   173   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.CHDW and Ifx_DMA.BLK1.ME.CHCR.B.CHDW
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   174   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   175  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   176  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   177      IfxDma_ChannelMoveSize_8bit   = 0,  /**< \brief 1 DMA move is 8 bit wide */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   178      IfxDma_ChannelMoveSize_16bit  = 1,  /**< \brief 1 DMA move is 16 bit wide */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   179      IfxDma_ChannelMoveSize_32bit  = 2,  /**< \brief 1 DMA move is 32 bit wide */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   180      IfxDma_ChannelMoveSize_64bit  = 3,  /**< \brief 1 DMA move is 64 bit wide */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   181      IfxDma_ChannelMoveSize_128bit = 4,  /**< \brief 1 DMA move is 128 bit wide */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   182      IfxDma_ChannelMoveSize_256bit = 5   /**< \brief 1 DMA move is 256 bit wide */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   183  } IfxDma_ChannelMoveSize;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   184  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   185  /** \brief DMA operation mode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   186   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.CHMODE and Ifx_DMA.BLK1.ME.CHCR.B.CHMODE
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   187   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   188  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   189  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   190      IfxDma_ChannelOperationMode_single     = 0, /**< \brief channel disabled after transaction */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   191      IfxDma_ChannelOperationMode_continuous = 1  /**< \brief channel stays enabled after transaction */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   192  } IfxDma_ChannelOperationMode;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   193  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   194  /** \brief Pattern detection selection
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   195   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.PATSEL and Ifx_DMA.BLK1.ME.CHCR.B.PATSEL
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   196   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   197  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   198  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   199      IfxDma_ChannelPattern_0_disable = 0,  /**< \brief Pattern detect 0 disabled */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   200      IfxDma_ChannelPattern_0_mode1   = 1,  /**< \brief Compare match configuration 1 : pattern compare of MExR.RD[0] to PAT0[0] masked by PAT0[2] */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   201      IfxDma_ChannelPattern_0_mode2   = 2,  /**< \brief Compare match configuration 2 : pattern compare of MExR.RD[0] to PAT0[1] masked by PAT0[3] */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   202      IfxDma_ChannelPattern_0_mode3   = 3,  /**< \brief Compare match configuration 3 : pattern compare of MExR.RD[0] to PAT0[0] masked by PAT0[2] of actual DMA read move and pattern compare of MExR.RD[0] to PAT0[1] masked by PAT0[3] of previous DMA read move */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   203      IfxDma_ChannelPattern_1_disable = 4,  /**< \brief Pattern detect 1 disabled */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   204      IfxDma_ChannelPattern_1_mode1   = 5,  /**< \brief Compare match configuration 1 : pattern compare of MExR.RD[0] to PAT1[0] masked by PAT1[2] */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   205      IfxDma_ChannelPattern_1_mode2   = 6,  /**< \brief Compare match configuration 2 : pattern compare of MExR.RD[0] to PAT1[1] masked by PAT1[3] */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   206      IfxDma_ChannelPattern_1_mode3   = 7   /**< \brief Compare match configuration 3 : pattern compare of MExR.RD[0] to PAT1[0] masked by PAT1[2] of actual DMA read move and pattern compare of MExR.RD[0] to PAT1[1] masked by PAT1[3] of previous DMA read move */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   207  } IfxDma_ChannelPattern;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   208  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   209  /** \brief Channel Priority definition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   210   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   211  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   212  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   213      IfxDma_ChannelPriority_low    = 0,  /**< \brief low priority */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   214      IfxDma_ChannelPriority_medium = 1,  /**< \brief medium priority */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   215      IfxDma_ChannelPriority_high   = 2   /**< \brief high priority */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   216  } IfxDma_ChannelPriority;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   217  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   218  /** \brief DMA request mode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   219   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.RROAT and Ifx_DMA.BLK1.ME.CHCR.B.RROAT
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   220   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   221  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   222  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   223      IfxDma_ChannelRequestMode_oneTransferPerRequest         = 0, /**< \brief a request initiates a single transfer */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   224      IfxDma_ChannelRequestMode_completeTransactionPerRequest = 1  /**< \brief a request initiates a complete transaction */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   225  } IfxDma_ChannelRequestMode;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   226  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   227  /** \brief DMA request selection
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   228   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.PRSEL and Ifx_DMA.BLK1.ME.CHCR.B.PRSEL
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   229   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   230  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   231  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   232      IfxDma_ChannelRequestSource_peripheral = 0,  /**< \brief Transfer Request via Hardware Trigger */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   233      IfxDma_ChannelRequestSource_daisyChain = 1   /**< \brief Transfer Request via next (higher priority) channel */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   234  } IfxDma_ChannelRequestSource;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   235  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   236  /** \brief shadow definition definition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   237   * Definition in Ifx_DMA.CH[64].ADICR.B.SHCT
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   238   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   239  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   240  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   241      IfxDma_ChannelShadow_none                                 = 0,   /**< \brief shadow address register not used. Source and destination address register are written directly */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   242      IfxDma_ChannelShadow_src                                  = 1,   /**< \brief Shadow address register used for source address buffering. When writing to SADRmx, the address is buffered in SHADRmx and transferred to SADRmx with the start of the next DMA transaction */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   243      IfxDma_ChannelShadow_dst                                  = 2,   /**< \brief Shadow address register used for destination address buffering. When writing to DADRmx, the address is buffered in SHADRmx and transferred to DADRmx with the start of the next DMA transaction */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   244      IfxDma_ChannelShadow_srcDirectWrite                       = 5,   /**< \brief Shadow address used for source buffering. When writing to SADRz, the address is buffered in SHADRz and transferred to SADRz with the start of the next DMA transaction */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   245      IfxDma_ChannelShadow_dstDirectWrite                       = 6,   /**< \brief Shadow address used for destination buffering. When writing to DADRz, the address is buffered in SHADRz and transferred to DADRz with the start of the next DMA transaction */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   246      IfxDma_ChannelShadow_doubleSourceBufferingSwSwitch        = 8,   /**< \brief Software switch only. Shadow address used for double buffering */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   247      IfxDma_ChannelShadow_doubleSourceBufferingHwSwSwitch      = 9,   /**< \brief Automatic Hardware and Software switch. Shadow address used for double buffering */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   248      IfxDma_ChannelShadow_doubleDestinationBufferingSwSwitch   = 10,  /**< \brief Software switch only. Shadow address used for double buffering */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   249      IfxDma_ChannelShadow_doubleDestinationBufferingHwSwSwitch = 11,  /**< \brief Automatic Hardware and Software switch. Shadow address used for double buffering */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   250      IfxDma_ChannelShadow_linkedList                           = 12,  /**< \brief The DMA controller reads a DMA channel transaction control set and overwrites 8 X words in the corresponding DMARAM channel z */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   251      IfxDma_ChannelShadow_accumulatedLinkedList                = 13,  /**< \brief The DMA controller reads a DMA channel transaction control set and overwrites 6 X words in the corresponding DMARAM channel z */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   252      IfxDma_ChannelShadow_safeLinkedList                       = 14,  /**< \brief The DMA controller reads a DMA channel transaction control set. The Linked List only proceeds with the next DMA transaction if the existing SDCRC checksum matches the expected SDCRC checksum in the loaded from the new DMA transaction control set */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   253      IfxDma_ChannelShadow_conditionalLinkedList                = 15   /**< \brief Shadow address register (MExSHADR) and source and destination address CRC register (MExSDCRC) are used as address pointers to a Linked List. The selection of the address pointer is determined by DMA channel pattern detection conditions */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   254  } IfxDma_ChannelShadow;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   255  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   256  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   257  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   258      IfxDma_HardwareResourcePartition_0 = 0,      /**< \brief "Set of DMA channels are associated with hardware resource partition " + str(x)  */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   259      IfxDma_HardwareResourcePartition_1,          /**< \brief "Set of DMA channels are associated with hardware resource partition " + str(x)  */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   260      IfxDma_HardwareResourcePartition_2,          /**< \brief "Set of DMA channels are associated with hardware resource partition " + str(x)  */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   261      IfxDma_HardwareResourcePartition_3           /**< \brief "Set of DMA channels are associated with hardware resource partition " + str(x)  */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   262  } IfxDma_HardwareResourcePartition;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   263  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   264  /** \brief DMA move engine definition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   265   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   266  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   267  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   268      IfxDma_MoveEngine_0 = 0,  /**< \brief first move engine */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   269      IfxDma_MoveEngine_1 = 1   /**< \brief second move engine */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   270  } IfxDma_MoveEngine;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   271  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   272  /** \brief Enable/disable the sensitivity of the module to sleep signal\n
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   273   * Definition in Ifx_DMA.CLC.B.EDIS
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   274   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   275  typedef enum
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   276  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   277      IfxDma_SleepMode_enable  = 0, /**< \brief enables sleep mode */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   278      IfxDma_SleepMode_disable = 1  /**< \brief disables sleep mode */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   279  } IfxDma_SleepMode;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   280  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   281  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   282  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   283  /** \addtogroup IfxLld_Dma_Std_Reset
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   284   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   285  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   286  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   287  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   288  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   289  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   290  /** \brief Return the status of a DMA channel (reset / not reset)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   291   * This API needs to be used after the IfxDma_resetChannel()
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   292   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   293   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   294   * \return TRUE if the channel is reset
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   295   * FALSE if the channel is not reset
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   296   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   297   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   298   *      // check whether the channel is reset or not and also the hardware trigger disabled
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   299   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   300   *      if (IfxDma_isChannelReset(chn[0].dma, chn[0].channelId) &&
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   301   *              (!IfxDma_isChannelTransactionEnabled(chn[0].dma, chn[0].channelId))) {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   302   *              // Dma is out of RESET and there is no hardware request enabled
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   303   *              IfxDma_Dma_startChannelTransaction(&chn[0]);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   304   *      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   305   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   306   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   307   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   308  IFX_INLINE boolean IfxDma_isChannelReset(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   309  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   310  /** \brief Reset the channel
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   311   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   312   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   313   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   314   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   315   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   316   *      // Apply reset to the channel
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   317   *      IfxDma_resetChannel(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   318   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   319   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   320   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   321  IFX_INLINE void IfxDma_resetChannel(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   322  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   323  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   324  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   325  /** \addtogroup IfxLld_Dma_Std_Channel_Transaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   326   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   327  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   328  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   329  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   330  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   331  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   332  /** \brief Clear the channel transaction request lost flag status
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   333   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   334   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   335   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   336   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   337   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   338   *      // Clear the channel transaction request lost flag status
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   339   *      IfxDma_clearChannelTransactionRequestLost(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   340   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   341   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   342   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   343  IFX_INLINE void IfxDma_clearChannelTransactionRequestLost(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   344  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   345  /** \brief Disable a DMA channel hardware transaction request
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   346   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   347   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   348   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   349   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   350   * A coding example can be found in \ref IfxDma_enableChannelTransaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   351   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   352   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   353  IFX_INLINE void IfxDma_disableChannelTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   354  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   355  /** \brief Disable the generation of a channel transaction lost error interrupt
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   356   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   357   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   358   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   359   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   360   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   361   *      // Disable the transaction request lost interrupt for given channel
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   362   *      IfxDma_disableChannelTransactionLostError(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   363   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   364   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   365   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   366  IFX_INLINE void IfxDma_disableChannelTransactionLostError(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   367  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   368  /** \brief Enable a DMA channel hardware transaction request
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   369   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   370   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   371   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   372   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   373   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   374   *      unsigned *src = (unsigned *)((unsigned)&SRC_DMACH0.U + 4*NUM_CHANNELS);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   375   *      for(int chn=0; chn<NUM_CHANNELS; ++chn, ++src) {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   376   *              IfxSrc_setRequest(src);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   377   *      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   378   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   379   *      // Do not restrict the hardware triggering to only one transaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   380   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   381   *      IfxDma_setChannelContinuousMode(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   382   *      IfxDma_setChannelContinuousMode(chn[1].dma, chn[1].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   383   *      IfxDma_setChannelContinuousMode(chn[2].dma, chn[2].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   384   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   385   *      // Check for end of transaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   386   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   387   *      while(!(IfxDma_getAndClearChannelInterrupt(chn[0].dma, chn[0].channelId)));
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   388   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   389   *      // Enable the hardware trigger for channel 3
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   390   *      IfxDma_enableChannelTransaction(chn[3].dma, chn[3].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   391   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   392   *      // Disable the hardware trigger for channel 2
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   393   *      IfxDma_disableChannelTransaction(chn[2].dma, chn[2].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   394   *      // Hardware triggers for second time
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   395   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   396   *      unsigned *SRc = (unsigned *)((unsigned)&SRC_DMACH0.U + 4*NUM_CHANNELS);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   397   *      for(int chn=0; chn<NUM_CHANNELS; ++chn, ++src) {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   398   *              IfxSrc_setRequest(src);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   399   *      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   400   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   401   *      // Restrict the hardware triggering to only one transaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   402   *      IfxDma_setChannelSingleMode(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   403   *      IfxDma_setChannelSingleMode(chn[1].dma, chn[1].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   404   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   405   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   406   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   407  IFX_INLINE void IfxDma_enableChannelTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   408  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   409  /** \brief Enable the generation of  a channel transaction lost error interrupt
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   410   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   411   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   412   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   413   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   414   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   415   *      // Enable the transaction request lost interrupt for given channel
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   416   *      IfxDma_enableChannelTransactionLostError(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   417   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   418   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   419   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   420  IFX_INLINE void IfxDma_enableChannelTransactionLostError(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   421  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   422  /** \brief Check the channel transaction request lost flag status
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   423   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   424   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   425   * \return TRUE if the TRL is set
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   426   * FALSE if the TRL is not set
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   427   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   428   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   429   *      boolean trlFlag;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   430   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   431   *      // Check whether the channel transaction request lost flag is set or not
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   432   *      trlFlag = IfxDma_getChannelTransactionRequestLost(chn[0].dma, chn[0].channelId));
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   433   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   434   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   435   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   436  IFX_INLINE boolean IfxDma_getChannelTransactionRequestLost(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   437  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   438  /** \brief Converts DMA circular range to circular code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   439   * \param range DMA circular range
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   440   * \return DMA circular code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   441   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   442  IFX_INLINE IfxDma_ChannelIncrementCircular IfxDma_getCircularRangeCode(uint16 range);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   443  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   444  /** \brief Return the hardware transaction request status of a DMA channel
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   445   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   446   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   447   * \return TRUE if the hardware transaction request is enabled
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   448   * FALSE if the hardware transaction request is disabled
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   449   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   450   * A coding example can be found in \ref IfxDma_isChannelReset
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   451   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   452   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   453  IFX_INLINE boolean IfxDma_isChannelTransactionEnabled(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   454  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   455  /** \brief Return the status of a DMA channel (transaction pending)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   456   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   457   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   458   * \return TRUE if a transaction request for the given channel is pending
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   459   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   460   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   461   *      // check for the channel request pending with the channel
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   462   *      if (IfxDma_isChannelTransactionPending(chn[0].dma, chn[0].channelId) == TRUE) {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   463   *              // There is channel request pending for channel 0
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   464   *              result |= 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   465   *      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   466   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   467   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   468   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   469  IFX_INLINE boolean IfxDma_isChannelTransactionPending(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   470  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   471  /** \brief Sets the sensitivity of the module to sleep signal
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   472   * \param dma pointer to DMA registers
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   473   * \param mode mode selection (enable/disable)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   474   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   475   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   476  IFX_INLINE void IfxDma_setSleepMode(Ifx_DMA *dma, IfxDma_SleepMode mode);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   477  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   478  /** \brief Request a DMA channel transaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   479   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   480   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   481   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   482   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   483   * A coding example can be found in \ref IfxDma_Dma_startChannelTransaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   484   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   485   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   486  IFX_INLINE void IfxDma_startChannelTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   487  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   488  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   489  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   490  /** \addtogroup IfxLld_Dma_Std_Move_Engine
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   491   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   492  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   493  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   494  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   495  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   496  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   497  /** \brief Clear the DMA error status flags
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   498   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   499   * \param moveEngine pointer to the DMA move engine
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   500   * \param mask value holds the bits to clear or mask
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   501   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   502   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   503   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   504   *      // Clear the status of the error flags (as defined in _Impl/IfxDma_cfg.h)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   505   *      IfxDma_clearErrorFlags(chn[0].dma,IfxDma_MoveEngine_1,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   506   *                                                  IFXDMA_ERROR_S |    // move engine source error
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   507   *                                                  IFXDMA_ERROR_D |    // move engine destination error
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   508   *                                                  IFXDMA_ERROR_SPB |  // bus error on SPB
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   509   *                                                  IFXDMA_ERROR_SRI |  // bus error on SRI
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   510   *                                                  IFXDMA_ERROR_RAM |  // RAM error
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   511   *                                                  IFXDMA_ERROR_SLL |  // safe linked list CRC checksum error
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   512   *                                                  IFXDMA_ERROR_DLL);  // failed linked list load error
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   513   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   514   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   515   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   516  IFX_INLINE void IfxDma_clearErrorFlags(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine, uint32 mask);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   517  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   518  /** \brief Disable the generation of a Move engine destination error interrupt
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   519   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   520   * \param moveEngine pointer to the DMA move engine
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   521   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   522   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   523   * A coding example can be found in \ref IfxDma_disableMoveEngineSourceError
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   524   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   525   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   526  IFX_INLINE void IfxDma_disableMoveEngineDestinationError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   527  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   528  /** \brief Disable the generation of a Move engine source error interrupt
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   529   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   530   * \param moveEngine pointer to the DMA move engine
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   531   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   532   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   533   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   534   *      // Disable the move engine source and destination move errors
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   535   *      IfxDma_disableMoveEngineSourceError(chn[0].dma,IfxDma_MoveEngine_1);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   536   *      IfxDma_disableMoveEngineDestinationError(chn[0].dma,IfxDma_MoveEngine_1);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   537   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   538   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   539   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   540  IFX_INLINE void IfxDma_disableMoveEngineSourceError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   541  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   542  /** \brief Enable the generation of a Move engine destination error interrupt
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   543   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   544   * \param moveEngine pointer to the DMA move engine
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   545   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   546   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   547   * A coding example can be found in \ref IfxDma_enableMoveEngineSourceError
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   548   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   549   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   550  IFX_INLINE void IfxDma_enableMoveEngineDestinationError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   551  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   552  /** \brief Enable the generation of a Move engine source error interrupt
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   553   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   554   * \param moveEngine pointer to the DMA move engine
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   555   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   556   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   557   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   558   *      // Enable the move engine source and destination move errors
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   559   *      IfxDma_enableMoveEngineSourceError(chn[0].dma,IfxDma_MoveEngine_1);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   560   *      IfxDma_enableMoveEngineDestinationError(chn[0].dma,IfxDma_MoveEngine_1);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   561   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   562   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   563   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   564  IFX_INLINE void IfxDma_enableMoveEngineSourceError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   565  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   566  /** \brief Return the DMA error status flags
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   567   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   568   * \param moveEngine pointer to the DMA move engine
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   569   * \return the content of the DMA.ERRSR register
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   570   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   571   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   572   *      uint32 errorFlags = 0;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   573   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   574   *      // Get the status of the error flags of move engine
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   575   *      errorFlags = IfxDma_getErrorFlags(chn[0].dma,IfxDma_MoveEngine_1);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   576   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   577   *      if( errorFlags & IFXDMA_ERROR_S ) {   // move engine source error
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   578   *              }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   579   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   580   *      if( errorFlags & IFXDMA_ERROR_D ) {   // move engine destination error
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   581   *           // ...
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   582   *           }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   583   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   584   *      if( errorFlags & IFXDMA_ERROR_SPB ) { // bus error on SPB
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   585   *           // ...
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   586   *           }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   587   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   588   *      if( errorFlags & IFXDMA_ERROR_SRI ) { // bus error on SRI
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   589   *           // ...
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   590   *           }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   591   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   592   *      if( errorFlags & IFXDMA_ERROR_RAM ) { // RAM error
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   593   *           // ...
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   594   *           }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   595   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   596   *      if( errorFlags & IFXDMA_ERROR_SLL ) { // safe linked list CRC checksum error
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   597   *           // ...
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   598   *           }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   599   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   600   *      if( errorFlags & IFXDMA_ERROR_DLL ) { // failed linked list load error
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   601   *           // ...
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   602   *           }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   603   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   604   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   605   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   606  IFX_INLINE uint32 IfxDma_getErrorFlags(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   607  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   608  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   609  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   610  /** \addtogroup IfxLld_Dma_Std_Channel_Configure
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   611   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   612  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   613  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   614  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   615  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   616  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   617  /** \brief Get a channel source address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   618   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   619   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   620   * \return Actual channel destination address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   621   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   622   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   623   *      uint32 destAddr = IfxDma_getChannelDestinationAddress(chn[2].dma, chn[2].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   624   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   625   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   626   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   627   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   628  IFX_INLINE uint32 IfxDma_getChannelDestinationAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   629  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   630  /** \brief Get a channel source address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   631   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   632   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   633   * \return Actual channel source address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   634   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   635   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   636   *      uint32 sourceAddr = IfxDma_getChannelSourceAddress(chn[2].dma, chn[2].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   637   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   638   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   639   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   640  IFX_INLINE uint32 IfxDma_getChannelSourceAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   641  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   642  /** \brief Return the DMA channel suspend Mode status
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   643   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   644   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   645   * \return Channel Suspend Mode or Frozen State Active status (1- DMA channel is in channel suspend mode or frozen state)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   646   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   647  IFX_INLINE boolean IfxDma_getChannelSuspendModeStatus(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   648  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   649  /** \brief Return remaining DMA transfer count
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   650   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   651   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   652   * \return Remaining DMA transfer count
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   653   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   654   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   655   *      // Wait till transfer count (TCOUNT) becomes 0
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   656   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   657   *      bool notFinished;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   658   *      do {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   659   *              notFinished = false;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   660   *                      if( IfxDma_getChannelTransferCount(chn[0].dma, chn[0].channelId) ) {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   661   *                              notFinished = true;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   662   *                              break;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   663   *                      }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   664   *      } while( notFinished );
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   665   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   666   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   667   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   668  IFX_INLINE uint32 IfxDma_getChannelTransferCount(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   669  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   670  /** \brief get the time stamp
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   671   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   672   * \return the current time stamp
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   673   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   674   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   675   *      uint32 timestamp = IfxDma_getTimestamp(chn[0].dma);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   676   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   677   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   678   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   679  IFX_INLINE uint32 IfxDma_getTimestamp(Ifx_DMA *dma);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   680  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   681  /** \brief Configure the move count for each DMA channel transfer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   682   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   683   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   684   * \param blockMode value holds the number of moves with in a DMA transfer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   685   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   686   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   687   * A coding example can be found in \ref IfxDma_setChannelTransferCount
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   688   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   689   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   690  IFX_INLINE void IfxDma_setChannelBlockMode(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelMove blockMode);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   691  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   692  /** \brief Configure a DMA channel to "continous transaction mode"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   693   * After a transaction, the hardware request transaction remain enabled
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   694   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   695   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   696   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   697   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   698   * A coding example can be found in \ref IfxDma_enableChannelTransaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   699   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   700   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   701  IFX_INLINE void IfxDma_setChannelContinuousMode(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   702  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   703  /** \brief Configure the destination address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   704   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   705   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   706   * \param address is the Initial address of the destination pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   707   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   708   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   709   * A coding example can be found in \ref IfxDma_setChannelSourceAddress
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   710   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   711   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   712  IFX_INLINE void IfxDma_setChannelDestinationAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId, void *address);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   713  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   714  /** \brief Configure a DMA channel destination pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   715   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   716   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   717   * \param incStep Specifies the pointer incrementation step
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   718   * \param direction Specifies the incrementation direction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   719   * \param size Specifies the size of the circular buffer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   720   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   721   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   722   * A coding example can be found in \ref IfxDma_setChannelSourceIncrementStep
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   723   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   724   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   725  IFX_INLINE void IfxDma_setChannelDestinationIncrementStep(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelIncrementStep incStep, IfxDma_ChannelIncrementDirection direction, IfxDma_ChannelIncrementCircular size);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   726  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   727  /** \brief Configure a DMA channel move
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   728   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   729   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   730   * \param moveSize value holds the opcode or size of data of individual moves with in a DMA transfer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   731   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   732   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   733   * A coding example can be found in \ref IfxDma_setChannelTransferCount
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   734   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   735   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   736  IFX_INLINE void IfxDma_setChannelMoveSize(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelMoveSize moveSize);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   737  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   738  /** \brief Configure a DMA channel shadow pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   739   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   740   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   741   * \param shadow Specifies the shadow pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   742   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   743   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   744   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   745   *      // Push the shadow mode into double buffer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   746   *      IfxDma_setChannelShadow(chn[0].dma, chn[0].channelId,
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   747   *      IfxDma_ChannelShadow_doubleSourceBufferingSwSwitch);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   748   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   749   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   750   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   751  IFX_INLINE void IfxDma_setChannelShadow(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelShadow shadow);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   752  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   753  /** \brief Configure a DMA channel to "single transaction mode"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   754   * After a transaction, the hardware request transaction is disabled, and must be set by software again
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   755   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   756   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   757   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   758   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   759   * A coding example can be found in \ref IfxDma_enableChannelTransaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   760   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   761   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   762  IFX_INLINE void IfxDma_setChannelSingleMode(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   763  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   764  /** \brief Configure a DMA channel to "single transaction mode"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   765   * One transfer request starts a complete DMA transaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   766   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   767   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   768   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   769   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   770   * A coding example can be found in \ref IfxDma_setChannelTransferCount
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   771   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   772   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   773  IFX_INLINE void IfxDma_setChannelSingleTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   774  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   775  /** \brief Configure a DMA channel to "single transfer mode"
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   776   * A transfer request is required for each transfer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   777   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   778   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   779   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   780   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   781   * A coding example can be found in \ref IfxDma_setChannelTransferCount
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   782   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   783   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   784  IFX_INLINE void IfxDma_setChannelSingleTransfer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   785  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   786  /** \brief Configure the source address
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   787   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   788   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   789   * \param address is the Initial address of the source pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   790   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   791   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   792   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   793   *      // Check for the end of current transaction and before trigger the channel request for
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   794   *      // for another channel, re configure the source and destination addresses
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   795   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   796   *      while(!(IfxDma_getAndClearChannelInterrupt(chn[1].dma, chn[1].channelId)));
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   797   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   798   *      // Re-Program the source address for the channel 2
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   799   *      IfxDma_setChannelSourceAddress(chn[2].dma, chn[2].channelId,Sadr);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   800   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   801   *      // Re-Program the destination address for channel 2
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   802   *      IfxDma_setChannelDestinationAddress(chn[2].dma, chn[2].channelId,Dadr);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   803   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   804   *      // Start DMA transaction for channel 2
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   805   *      IfxDma_Dma_startChannelTransaction(&chn[2]);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   806   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   807   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   808   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   809  IFX_INLINE void IfxDma_setChannelSourceAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId, const void *address);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   810  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   811  /** \brief Configure a DMA channel source pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   812   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   813   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   814   * \param incStep Specifies the pointer incrementation step
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   815   * \param direction Specifies the incrementation direction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   816   * \param size Specifies the size of the circular buffer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   817   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   818   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   819   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   820   *      // Re-program the source and destination circular buffer control fields
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   821   *      IfxDma_setChannelSourceIncrementStep(chn[0].dma,  chn[0].channelId, IfxDma_ChannelIncrementStep_2, IfxDma_ChannelIncrementDirection_negative, IfxDma_ChannelIncrementCircular_16);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   822   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   823   *      IfxDma_setChannelDestinationIncrementStep(chn[0].dma, chn[0].channelId, IfxDma_ChannelIncrementStep_2, IfxDma_ChannelIncrementDirection_negative, IfxDma_ChannelIncrementCircular_16);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   824   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   825   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   826   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   827  IFX_INLINE void IfxDma_setChannelSourceIncrementStep(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelIncrementStep incStep, IfxDma_ChannelIncrementDirection direction, IfxDma_ChannelIncrementCircular size);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   828  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   829  /** \brief Configure a DMA channel suspend enable
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   830   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   831   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   832   * \param enable enable (1) / disable (0)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   833   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   834   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   835  IFX_INLINE void IfxDma_setChannelSuspendEnable(Ifx_DMA *dma, IfxDma_ChannelId channelId, boolean enable);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   836  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   837  /** \brief Configure the move count of a DMA channel transaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   838   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   839   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   840   * \param transferCount value holds the DMA transfers within a transaction (1..16383; 0 handled like 1 transaction)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   841   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   842   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   843   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   844   *      // Start DMA transaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   845   *      IfxDma_Dma_startChannelTransaction(&chn[0]);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   846   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   847   *      // Wait till end of transaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   848   *      while(!(IfxDma_getAndClearChannelInterrupt(chn[0].dma, chn[0].channelId)));
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   849   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   850   *      // Change the TREL configuration for channel 1
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   851   *      IfxDma_setChannelTransferCount(chn[1].dma, chn[1].channelId,0x6);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   852   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   853   *      // Change the BLKM configuration for channel 1
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   854   *      IfxDma_setChannelBlockMode(chn[1].dma, chn[1].channelId,IfxDma_ChannelMove_3);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   855   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   856   *      // Change the Move size configuration for channel 1
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   857   *      IfxDma_setChannelMoveSize(chn[1].dma, chn[1].channelId,IfxDma_ChannelMoveSize_64bit);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   858   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   859   *      // Pull down the channel pending request after the first transfer is initiated
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   860   *      IfxDma_setChannelSingleTransfer(chn[1].dma, chn[1].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   861   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   862   *      // Pull down the channel pending request after the transaction gets over
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   863   *      IfxDma_setChannelSingleTransaction(chn[2].dma, chn[2].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   864   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   865   *      // Start DMA transaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   866   *      IfxDma_Dma_startChannelTransaction(&chn[1]);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   867   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   868   *      // Start DMA transaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   869   *      IfxDma_Dma_startChannelTransaction(&chn[2]);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   870   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   871   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   872   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   873  IFX_INLINE void IfxDma_setChannelTransferCount(Ifx_DMA *dma, IfxDma_ChannelId channelId, uint32 transferCount);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   874  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   875  /** \brief Configure the shadow pointer register to read only
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   876   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   877   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   878   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   879   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   880   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   881   *      // Disable the shadow mode to come out of double buffer mode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   882   *      IfxDma_writeChannelShadowDisable(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   883   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   884   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   885   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   886  IFX_INLINE void IfxDma_writeChannelShadowDisable(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   887  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   888  /** \brief Configure the shadow pointer register to write-able
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   889   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   890   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   891   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   892   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   893   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   894   *      // Enable the shadow mode to come out of double buffer mode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   895   *      IfxDma_writeChannelShadowEnable(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   896   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   897   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   898   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   899  IFX_INLINE void IfxDma_writeChannelShadowEnable(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   900  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   901  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   902  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   903  /** \addtogroup IfxLld_Dma_Std_Channel_Halt
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   904   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   905  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   906  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   907  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   908  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   909  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   910  /** \brief Clear channel halt request and aknowledgement
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   911   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   912   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   913   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   914   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   915   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   916   *      // Quit the halt mode of operation
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   917   *      IfxDma_clearChannelHalt(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   918   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   919   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   920   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   921  IFX_INLINE void IfxDma_clearChannelHalt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   922  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   923  /** \brief Get channel halt aknowledgement
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   924   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   925   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   926   * \return halt aknowledgement
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   927   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   928   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   929   *      // Check for the channel halt aknowledgement
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   930   *      while(!(IfxDma_getChannelHalt(chn[0].dma, chn[0].channelId)));
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   931   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   932   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   933   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   934  IFX_INLINE boolean IfxDma_getChannelHalt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   935  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   936  /** \brief setting channel halt request
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   937   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   938   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   939   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   940   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   941   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   942   *      // Halt the channel processing
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   943   *      IfxDma_setChannelHalt(chn[0].dma,chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   944   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   945   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   946   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   947  IFX_INLINE void IfxDma_setChannelHalt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   948  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   949  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   950  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   951  /** \addtogroup IfxLld_Dma_Std_Double_Buffer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   952   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   953  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   954  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   955  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   956  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   957  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   958  /** \brief get information on buffer being read by software and clear the notification flag
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   959   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   960   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   961   * \return TRUE  if one of the buffers is being read by software
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   962   * FALSE if one of the buffers is already read by software
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   963   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   964   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   965   *      // Check the buffer being read (Double buffer operation mode)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   966   *      while(!(IfxDma_getDoubleBufferRead(chn[0].dma, chn[0].channelId)));
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   967   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   968   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   969   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   970  IFX_INLINE boolean IfxDma_getDoubleBufferRead(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   971  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   972  /** \brief get Double buffer selection
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   973   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   974   * \param channelId channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   975   * \return TRUE if buffer 1 is being filled
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   976   * FALSE if buffer 0 is being filled
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   977   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   978   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   979   *      boolean buffer_being_filled;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   980   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   981   *      // Check the buffer being filled (Double buffer operation mode)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   982   *      buffer_being_filled = IfxDma_getDoubleBufferSelection(chn[0].dma, chn[0].channelId));
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   983   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   984   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   985   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   986  IFX_INLINE boolean IfxDma_getDoubleBufferSelection(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   987  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   988  /** \brief keeps the double buffer active
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   989   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   990   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   991   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   992   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   993   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   994   *      IfxDma_keepDoubleBufferActive(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   995   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   996   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   997   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   998  IFX_INLINE void IfxDma_keepDoubleBufferActive(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   999  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1000  /** \brief Double buffer switch application
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1001   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1002   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1003   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1004   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1005   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1006   *      // Apply software buffer switch
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1007   *      IfxDma_switchDoubleBuffer(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1008   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1009   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1010   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1011  IFX_INLINE void IfxDma_switchDoubleBuffer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1012  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1013  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1014  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1015  /** \addtogroup IfxLld_Dma_Std_Interrupts
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1016   * \{ */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1017  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1018  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1019  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1020  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1021  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1022  /** \brief Clear a channel transfer interrupt flag
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1023   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1024   * \param channelId channel for which the interrupt flag should be cleared
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1025   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1026   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1027   * see Dma.INTSR
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1028   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1029   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1030  IFX_INLINE void IfxDma_clearChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1031  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1032  /** \brief Disable channel interrupt trigger
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1033   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1034   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1035   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1036   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1037   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1038   * IfxDma_disableChannelInterrupt(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1039   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1040   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1041   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1042  IFX_INLINE void IfxDma_disableChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1043  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1044  /** \brief Enable channel interrupt trigger
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1045   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1046   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1047   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1048   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1049   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1050   * IfxDma_enableChannelInterrupt(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1051   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1052   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1053   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1054  IFX_INLINE void IfxDma_enableChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1055  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1056  /** \brief Return and clear a channel transfer interrupt flag
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1057   * The flag is automatically cleared with the call to this function
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1058   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1059   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1060   * \return TRUE if the interrupt flag is set
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1061   * FALSE if the interrupt flag is not set
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1062   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1063   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1064   *      // wait for the end of transaction for intended channel by checking the channel interrupt flag
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1065   *      // and clear it once it is set and checked
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1066   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1067   *      // Wait till end of the transaction
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1068   *      while(!(IfxDma_getAndClearChannelInterrupt(chn[2].dma, chn[2].channelId)));
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1069   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1070   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1071   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1072  IFX_INLINE boolean IfxDma_getAndClearChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1073  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1074  /** \brief Returns and clears the pattern detection interrupt flag
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1075   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1076   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1077   * \return TRUE  if pattern detection for a given channel is found
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1078   * FALSE if pattern detection for a given channel is not found
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1079   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1080   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1081   *      // wait till pattern match is found for given channel
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1082   *      // and clear it once it is set and checked
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1083   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1084   *      // Wait for the pattern detection
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1085   *      while(!(IfxDma_getAndClearChannelPatternDetectionInterrupt(chn[0].dma, chn[0].channelId)));
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1086   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1087   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1088   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1089  IFX_INLINE boolean IfxDma_getAndClearChannelPatternDetectionInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1090  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1091  /** \brief Returns and clears the status of channel wrap destination buffer interrupt trigger flag
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1092   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1093   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1094   * \return TRUE  if wrap destination buffer interrupt trigger flag is set
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1095   * FALSE if wrap destination buffer interrupt trigger flag is not set or get cleared already
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1096   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1097   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1098   *      // wait for the destination buffer wrap interrupt flag
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1099   *      // and clear it once it is set and checked
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1100   *      boolean destinationWrapFlag;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1101   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1102   *      destinationWrapFlag = IfxDma_getAndClearChannelWrapDestinationBufferInterrupt(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1103   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1104   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1105   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1106  IFX_INLINE boolean IfxDma_getAndClearChannelWrapDestinationBufferInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1107  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1108  /** \brief Returns and clears the status of channel wrap source buffer interrupt trigger flag
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1109   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1110   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1111   * \return TRUE  if wrap source buffer interrupt trigger flag is set
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1112   * FALSE if wrap source buffer interrupt trigger flag is not set or get cleared already
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1113   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1114   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1115   *      // wait for the source buffer wrap interrupt flag
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1116   *      // and clear it once it is set and checked
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1117   *      boolean sourceWrapFlag;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1118   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1119   *      sourceWrapFlag = IfxDma_getAndClearChannelWrapSourceBufferInterrupt(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1120   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1121   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1122   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1123  IFX_INLINE boolean IfxDma_getAndClearChannelWrapSourceBufferInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1124  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1125  /** \brief Return a channel transfer interrupt flag
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1126   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1127   * \param channelId channel for which the interrupt flag should be returned
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1128   * \return TRUE if the interrupt flag is set
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1129   * FALSE if the interrupt flag is not set
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1130   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1131   * see Dma.INTSR
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1132   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1133   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1134  IFX_INLINE boolean IfxDma_getChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1135  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1136  /** \brief Returns whether the old value of pattern detection corresponding pattern comparison operation found a pattern match in previous DMA * read move or not
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1137   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1138   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1139   * \return TRUE if corresponding pattern comparison operation found a pattern match in previous DMA read move or not
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1140   * FALSE if corresponding pattern comparison operation did not find a pattern match in previous DMA read move
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1141   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1142   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1143   *      boolean patternDetectOldVal;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1144   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1145   *      // Check the old value of the pattern detection
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1146   *      patternDetectOldVal = IfxDma_getChannelPatternDetectionOldValue(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1147   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1148   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1149   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1150  IFX_INLINE boolean IfxDma_getChannelPatternDetectionOldValue(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1151  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1152  /** \brief Returns the SRC pointer for given DMA channel
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1153   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1154   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1155   * \return SRC pointer for given DMA channel
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1156   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1157   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1158   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1159   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1160   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1161   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1162  IFX_INLINE volatile Ifx_SRC_SRCR *IfxDma_getSrcPointer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1163  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1164  /** \brief Setting of channel interrupt service request by software
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1165   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1166   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1167   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1168   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1169   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1170   *      // Set the channel interrupt service request through software
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1171   *      IfxDma_setChannelInterruptServiceRequest(chn[0].dma, chn[0].channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1172   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1173   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1174   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1175  IFX_INLINE void IfxDma_setChannelInterruptServiceRequest(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1176  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1177  /** \} */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1178  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1179  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1180  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1181  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1182  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1183  /** \brief Configure the hardware resource partition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1184   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1185   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1186   * \param resourcePartition Hardware resource partition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1187   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1188   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1189   * \code
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1190   *      // Set the required hardware resource partition
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1191   *      IfxDma_setChannelHardwareResourcePartition(chn[0].dma, chn[0].channelId,setChannelHardwareResourcePartition);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1192   * \endcode
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1193   *
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1194   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1195  IFX_INLINE void IfxDma_setChannelHardwareResourcePartition(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_HardwareResourcePartition resourcePartition);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1196  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1197  /** \brief Sets the Interrupt control value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1198   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1199   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1200   * \param value Interrupt control value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1201   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1202   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1203  IFX_INLINE void IfxDma_setInterruptControlValue(Ifx_DMA *dma, IfxDma_ChannelId channelId, uint8 value);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1204  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1205  /** \brief Sets the Circular Buffer Destination Length
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1206   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1207   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1208   * \param length Circular Buffer Destination Length
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1209   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1210   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1211  IFX_INLINE void IfxDma_setCircularBufferDestinationLength(Ifx_DMA *dma, IfxDma_ChannelId channelId, uint16 length);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1212  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1213  /** \brief Sets the Circular Buffer Source Length
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1214   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1215   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1216   * \param length Circular Buffer Source Length
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1217   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1218   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1219  IFX_INLINE void IfxDma_setCircularBufferSourceLength(Ifx_DMA *dma, IfxDma_ChannelId channelId, uint16 length);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1220  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1221  /** \brief Enable the Source Circular Buffer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1222   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1223   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1224   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1225   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1226  IFX_INLINE void IfxDma_enableSourceCircularBuffer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1227  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1228  /** \brief Enable the Destination Circular Buffer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1229   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1230   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1231   * \return None
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1232   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1233  IFX_INLINE void IfxDma_enableDestinationCircularBuffer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1234  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1235  /** \brief Returns the Data CRC
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1236   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1237   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1238   * \return The Data CRC value
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1239   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1240  IFX_INLINE uint32 IfxDma_getDataCRC(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1241  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1242  /** \brief Returns the Source and Destination CRC
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1243   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1244   * \param channelId DMA channel number
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1245   * \return The source and destination CRC values
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1246   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1247  IFX_INLINE uint32 IfxDma_getSourceAndDestinationCRC(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1248  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1249  /** \brief Returns the ERR pointer
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1250   * \param dma pointer to DMA module
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1251   * \return ERR pointer for given DMA
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1252   */
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1253  IFX_INLINE volatile Ifx_SRC_SRCR *IfxDma_getErrPointer(Ifx_DMA *dma);
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1254  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1255  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1256  /*---------------------Inline Function Implementations------------------------*/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1257  /******************************************************************************/
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1258  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1259  IFX_INLINE void IfxDma_clearChannelHalt(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1260  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1261      dma->TSR[channelId].B.HLTCLR = 1;
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1262  }
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1263  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1264  
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1265  IFX_INLINE void IfxDma_clearChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1266  {
; D:\test\example\MT9V03x_1.8TFT_Mono_Demo\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1267      dma->CH[channelId].CHCSR.B.CICH = 1;
	mul	d15,d0,#32
	addsc.a	a2,a15,d15,#0
	mul	d15,d0,#32
	addsc.a	a15,a15,d15,#0
.L499:
	ld.bu	d15,[a15]8223
.L500:
	or	d15,#4
	st.b	[a2]8223,d15
.L227:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   352  H, mt9v03x_image[0]);
	movh.a	a15,#@his(mt9v03x_dma_int_num)
	lea	a15,[a15]@los(mt9v03x_dma_int_num)
	movh.a	a2,#@his(mt9v03x_dma_int_num)
	lea	a2,[a2]@los(mt9v03x_dma_int_num)
	ld.bu	d15,[a2]
.L501:
	add	d15,#1
	st.b	[a15],d15
.L502:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   353  		}
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   354  		dma_start(MT9V03X_DMA_CH);
	movh.a	a15,#@his(mt9v03x_dma_int_num)
	lea	a15,[a15]@los(mt9v03x_dma_int_num)
	ld.bu	d15,[a15]
.L503:
	movh.a	a15,#@his(link_list_num)
	lea	a15,[a15]@los(link_list_num)
	ld.bu	d0,[a15]
.L504:
	jlt.u	d15,d0,.L41
.L505:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   355  	}
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   356  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   357  }
	movh.a	a15,#@his(mt9v03x_dma_int_num)
	lea	a15,[a15]@los(mt9v03x_dma_int_num)
.L506:
	mov	d15,#0
.L507:
	st.b	[a15],d15
.L508:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   358  
	movh.a	a15,#@his(mt9v03x_finish_flag)
	lea	a15,[a15]@los(mt9v03x_finish_flag)
.L509:
	mov	d15,#1
.L510:
	st.b	[a15],d15
.L511:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   359  
	mov	d4,#5
	call	dma_stop
.L41:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   360  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   361  //  @brief      MT9V03X摄像头DMA完成中断
	ret
.L224:
	
__mt9v03x_dma_function_end:
	.size	mt9v03x_dma,__mt9v03x_dma_function_end-mt9v03x_dma
.L113:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X.seekfree_sendimg_03x',code,cluster('seekfree_sendimg_03x')
	.sect	'.text.SEEKFREE_MT9V03X.seekfree_sendimg_03x'
	.align	2
	
	.global	seekfree_sendimg_03x

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   362  //  @param      NULL
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   363  //  @return     void			
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   364  //  @since      v1.0
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   365  //  Sample usage:				此函数在isr.c中被dma中断调用
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   366  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   367  void mt9v03x_dma(void)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   368  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   369  	CLEAR_DMA_FLAG(MT9V03X_DMA_CH);
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   370  	mt9v03x_dma_int_num++;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   371  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   372  	if(mt9v03x_dma_int_num >= link_list_num)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   373  	{
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   374  		//采集完成
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   375  		mt9v03x_dma_int_num = 0;
; Function seekfree_sendimg_03x
.L67:
seekfree_sendimg_03x:	.type	func
	mov	d15,d4
.L304:
	mov.aa	a15,a4
.L305:
	mov	e8,d6,d5
.L516:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   376  		mt9v03x_finish_flag = 1;//一副图像从采集开始到采集结束耗时3.8MS左右(50FPS、188*120分辨率)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   377  		dma_stop(MT9V03X_DMA_CH);
	mov	d5,#0
.L303:
	mov	d4,d15
	call	uart_putchar
.L302:
	mov	d5,#255
	mov	d4,d15
.L306:
	call	uart_putchar
.L307:
	mov	d5,#1
	mov	d4,d15
.L308:
	call	uart_putchar
.L309:
	mov	d5,#1
	mov	d4,d15
.L310:
	call	uart_putchar
.L311:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   378  	}
	mul	d5,d8,d9
.L312:
	mov	d4,d15
.L313:
	mov.aa	a4,a15
.L315:
	call	uart_putbuff
.L314:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   379  }
	ret
.L233:
	
__seekfree_sendimg_03x_function_end:
	.size	seekfree_sendimg_03x,__seekfree_sendimg_03x_function_end-seekfree_sendimg_03x
.L118:
	; End of function
	
	.sdecl	'.text.SEEKFREE_MT9V03X.Image_Binary',code,cluster('Image_Binary')
	.sect	'.text.SEEKFREE_MT9V03X.Image_Binary'
	.align	2
	
	.global	Image_Binary

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   380  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   381  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   382  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   383  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   384  //  @brief      总钻风摄像头图像发送至上位机查看图像
; Function Image_Binary
.L69:
Image_Binary:	.type	func

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   385  //  @param      uartn			使用的串口号
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   386  //  @param      image			需要发送的图像地址
	mov	d0,#0
.L316:
	j	.L42
.L43:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   387  //  @param      width			图像的列
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   388  //  @param      height			图像的行
	mov	d1,#0
.L317:
	j	.L44
.L45:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   389  //  @return     void			
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   390  //  @since      v1.0
	mul	d15,d0,#188
	addsc.a	a15,a4,d15,#0
.L521:
	addsc.a	a15,a15,d1,#0
	ld.bu	d15,[a15]
.L522:
	jge	d4,d15,.L46
.L523:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   391  //  Sample usage:				
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   392  //-------------------------------------------------------------------------------------------------------------------
	mul	d15,d0,#188
	addsc.a	a15,a5,d15,#0
.L524:
	addsc.a	a15,a15,d1,#0
.L525:
	mov	d15,#255
.L526:
	st.b	[a15],d15
.L527:
	j	.L47
.L46:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   393  void seekfree_sendimg_03x(UARTN_enum uartn, uint8 *image, uint16 width, uint16 height)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   394  {
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   395  	uart_putchar(uartn,0x00);uart_putchar(uartn,0xff);uart_putchar(uartn,0x01);uart_putchar(uartn,0x01);//发送命令
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   396      uart_putbuff(uartn, image, width*height);  //发送图像
	mul	d15,d0,#188
	addsc.a	a15,a5,d15,#0
.L528:
	addsc.a	a15,a15,d1,#0
.L529:
	mov	d15,#0
.L530:
	st.b	[a15],d15
.L47:
	add	d1,#1
.L44:
	mov	d15,#188
.L531:
	jlt	d1,d15,.L45
.L247:
	add	d0,#1
.L42:
	mov	d15,#120
.L532:
	jlt	d0,d15,.L43
.L245:

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   397  }
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   398  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   399  
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   400  uint8 BinaryImage[MT9V03X_H][MT9V03X_W];
	ret
.L239:
	
__Image_Binary_function_end:
	.size	Image_Binary,__Image_Binary_function_end-Image_Binary
.L123:
	; End of function
	
	.sdecl	'.bss.SEEKFREE_MT9V03X.mt9v03x_image',data,cluster('mt9v03x_image')
	.sect	'.bss.SEEKFREE_MT9V03X.mt9v03x_image'
	.global	mt9v03x_image
	.align	4
mt9v03x_image:	.type	object
	.size	mt9v03x_image,22560
	.space	22560
	.sdecl	'.bss.SEEKFREE_MT9V03X.receive',data,cluster('receive')
	.sect	'.bss.SEEKFREE_MT9V03X.receive'
	.global	receive
receive:	.type	object
	.size	receive,3
	.space	3
	.sdecl	'.data.SEEKFREE_MT9V03X.receive_num',data,cluster('receive_num')
	.sect	'.data.SEEKFREE_MT9V03X.receive_num'
	.global	receive_num
receive_num:	.type	object
	.size	receive_num,1
	.space	1
	.sdecl	'.bss.SEEKFREE_MT9V03X.uart_receive_flag',data,cluster('uart_receive_flag')
	.sect	'.bss.SEEKFREE_MT9V03X.uart_receive_flag'
	.global	uart_receive_flag
uart_receive_flag:	.type	object
	.size	uart_receive_flag,1
	.space	1
	.sdecl	'.bss.SEEKFREE_MT9V03X.link_list_num',data,cluster('link_list_num')
	.sect	'.bss.SEEKFREE_MT9V03X.link_list_num'
	.global	link_list_num
link_list_num:	.type	object
	.size	link_list_num,1
	.space	1
	.sdecl	'.data.SEEKFREE_MT9V03X.MT9V03X_CFG',data,cluster('MT9V03X_CFG')
	.sect	'.data.SEEKFREE_MT9V03X.MT9V03X_CFG'
	.global	MT9V03X_CFG
	.align	2
MT9V03X_CFG:	.type	object
	.size	MT9V03X_CFG,36
	.half	1
	.space	2
	.half	2,30,3,50
	.half	4,188,5,120
	.half	6
	.space	2
	.half	7
	.space	2
	.half	8,32
	.space	4
	.sdecl	'.data.SEEKFREE_MT9V03X.GET_CFG',data,cluster('GET_CFG')
	.sect	'.data.SEEKFREE_MT9V03X.GET_CFG'
	.global	GET_CFG
	.align	2
GET_CFG:	.type	object
	.size	GET_CFG,32
	.half	1
	.space	2
	.half	2
	.space	2
	.half	3
	.space	2
	.half	4
	.space	2
	.half	5
	.space	2
	.half	6
	.space	2
	.half	7
	.space	2
	.half	8
	.space	2
	.sdecl	'.data.SEEKFREE_MT9V03X.mt9v03x_finish_flag',data,cluster('mt9v03x_finish_flag')
	.sect	'.data.SEEKFREE_MT9V03X.mt9v03x_finish_flag'
	.global	mt9v03x_finish_flag
mt9v03x_finish_flag:	.type	object
	.size	mt9v03x_finish_flag,1
	.space	1
	.sdecl	'.bss.SEEKFREE_MT9V03X.mt9v03x_dma_int_num',data,cluster('mt9v03x_dma_int_num')
	.sect	'.bss.SEEKFREE_MT9V03X.mt9v03x_dma_int_num'
	.global	mt9v03x_dma_int_num
mt9v03x_dma_int_num:	.type	object
	.size	mt9v03x_dma_int_num,1
	.space	1
	.sdecl	'.bss.SEEKFREE_MT9V03X.BinaryImage',data,cluster('BinaryImage')
	.sect	'.bss.SEEKFREE_MT9V03X.BinaryImage'
	.global	BinaryImage
BinaryImage:	.type	object
	.size	BinaryImage,22560
	.space	22560
	.sdecl	'.bss.SEEKFREE_MT9V03X.threshold',data,cluster('threshold')
	.sect	'.bss.SEEKFREE_MT9V03X.threshold'
	.global	threshold
threshold:	.type	object
	.size	threshold,1
	.space	1
	.calls	'mt9v03x_uart_callback','uart_query'
	.calls	'set_config','uart_putbuff'
	.calls	'set_config','systick_delay'
	.calls	'get_config','uart_putbuff'
	.calls	'get_version','uart_putbuff'
	.calls	'set_exposure_time','uart_putbuff'
	.calls	'set_mt9v03x_reg','uart_putbuff'
	.calls	'set_mt9v03x_reg','systick_delay'
	.calls	'mt9v03x_init','uart_init'
	.calls	'mt9v03x_init','get_config'
	.calls	'mt9v03x_init','set_config'
	.calls	'mt9v03x_init','gpio_init'
	.calls	'mt9v03x_init','IfxPort_getAddress'
	.calls	'mt9v03x_init','eru_dma_init'
	.calls	'mt9v03x_init','eru_init'
	.calls	'mt9v03x_vsync','IfxScuEru_clearEventFlag'
	.calls	'mt9v03x_vsync','dma_start'
	.calls	'mt9v03x_dma','dma_stop'
	.calls	'seekfree_sendimg_03x','uart_putchar'
	.calls	'seekfree_sendimg_03x','uart_putbuff'
	.calls	'mt9v03x_uart_callback','',0
	.calls	'set_config','',8
	.calls	'get_config','',8
	.calls	'get_version','',8
	.calls	'set_exposure_time','',8
	.calls	'set_mt9v03x_reg','',8
	.calls	'mt9v03x_init','',0
	.calls	'mt9v03x_vsync','',0
	.calls	'mt9v03x_dma','',0
	.calls	'seekfree_sendimg_03x','',0
	.extern	IfxPort_getAddress
	.extern	IfxScuEru_clearEventFlag
	.extern	camera_type
	.extern	systick_delay
	.extern	gpio_init
	.extern	eru_init
	.extern	eru_dma_init
	.extern	dma_stop
	.extern	dma_start
	.extern	uart_init
	.extern	uart_putchar
	.extern	uart_putbuff
	.extern	uart_query
	.calls	'Image_Binary','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L71:
	.word	122464
	.half	3
	.word	.L72
	.byte	4
.L70:
	.byte	1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Debug\\',0,12,1
	.word	.L73
	.byte	2,1,1,3
	.word	161
	.byte	4
	.byte	'Ifx__jump_and_link',0,3,1,61,17,1,1,5
	.byte	'fun',0,1,61,43
	.word	164
	.byte	6,0,7
	.byte	'__fract',0,4,128,1,7
	.byte	'float',0,4,4,8
	.byte	'Ifx__float_to_fract',0,3,1,152,2,18
	.word	209
	.byte	1,1,5
	.byte	'a',0,1,152,2,44
	.word	221
	.byte	6,0,4
	.byte	'Ifx__stopPerfCounters',0,3,1,172,2,17,1,1,6,0,7
	.byte	'unsigned long long int',0,8,7,9
	.byte	'void',0,3
	.word	333
	.byte	8
	.byte	'__ld64',0,3,2,135,1,19
	.word	307
	.byte	1,1,5
	.byte	'addr',0,2,135,1,32
	.word	339
	.byte	6,0,4
	.byte	'__st64',0,3,2,143,1,17,1,1,5
	.byte	'addr',0,2,143,1,30
	.word	339
	.byte	5
	.byte	'value',0,2,143,1,43
	.word	307
	.byte	6,0,7
	.byte	'unsigned int',0,4,7
.L243:
	.byte	7
	.byte	'int',0,4,5
.L178:
	.byte	7
	.byte	'unsigned char',0,1,8,10
	.byte	'_Ifx_SRC_SRCR_Bits',0,4,45,16,4,11
	.byte	'SRPN',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	448
	.byte	2,6,2,35,1,11
	.byte	'SRE',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'TOS',0,1
	.word	448
	.byte	2,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	448
	.byte	3,0,2,35,1,11
	.byte	'ECC',0,1
	.word	448
	.byte	6,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	448
	.byte	2,0,2,35,2,11
	.byte	'SRR',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'CLRR',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'SETR',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'IOV',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'IOVCLR',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'SWS',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'SWSCLR',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	448
	.byte	1,0,2,35,3,0,12,4,70,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	465
	.byte	4,2,35,0,0,14
	.word	755
	.byte	3
	.word	794
	.byte	4
	.byte	'IfxSrc_clearRequest',0,3,3,250,1,17,1,1,5
	.byte	'src',0,3,250,1,60
	.word	799
	.byte	6,0,7
	.byte	'unsigned int',0,4,7,10
	.byte	'_Ifx_SCU_WDTCPU_CON0_Bits',0,6,241,8,16,4,11
	.byte	'ENDINIT',0,4
	.word	847
	.byte	1,31,2,35,0,11
	.byte	'LCK',0,4
	.word	847
	.byte	1,30,2,35,0,11
	.byte	'PW',0,4
	.word	847
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	847
	.byte	16,0,2,35,0,0,12,6,247,14,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	863
	.byte	4,2,35,0,0
.L157:
	.byte	7
	.byte	'unsigned short int',0,2,7,10
	.byte	'_Ifx_SCU_WDTCPU_CON1_Bits',0,6,250,8,16,4,11
	.byte	'reserved_0',0,1
	.word	448
	.byte	2,6,2,35,0,11
	.byte	'IR0',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'UR',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'PAR',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'TCR',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'TCTR',0,1
	.word	448
	.byte	7,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	999
	.byte	16,0,2,35,2,0,12,6,255,14,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1021
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_WDTCPU_SR_Bits',0,6,137,9,16,4,11
	.byte	'AE',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'US',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'PAS',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'TCS',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'TCT',0,1
	.word	448
	.byte	7,0,2,35,1,11
	.byte	'TIM',0,2
	.word	999
	.byte	16,0,2,35,2,0,12,6,135,15,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1265
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_WDTCPU',0,6,175,15,25,12,13
	.byte	'CON0',0
	.word	959
	.byte	4,2,35,0,13
	.byte	'CON1',0
	.word	1225
	.byte	4,2,35,4,13
	.byte	'SR',0
	.word	1456
	.byte	4,2,35,8,0,14
	.word	1496
	.byte	3
	.word	1559
	.byte	4
	.byte	'IfxScuWdt_clearCpuEndinitInline',0,3,5,181,3,17,1,1,5
	.byte	'watchdog',0,5,181,3,65
	.word	1564
	.byte	5
	.byte	'password',0,5,181,3,82
	.word	999
	.byte	6,0,4
	.byte	'IfxScuWdt_clearSafetyEndinitInline',0,3,5,204,3,17,1,1,5
	.byte	'password',0,5,204,3,59
	.word	999
	.byte	6,0,4
	.byte	'IfxScuWdt_setCpuEndinitInline',0,3,5,140,4,17,1,1,5
	.byte	'watchdog',0,5,140,4,63
	.word	1564
	.byte	5
	.byte	'password',0,5,140,4,80
	.word	999
	.byte	6,0,4
	.byte	'IfxScuWdt_setSafetyEndinitInline',0,3,5,163,4,17,1,1,5
	.byte	'password',0,5,163,4,57
	.word	999
	.byte	6,0,8
	.byte	'IfxScuWdt_getCpuWatchdogPasswordInline',0,3,5,227,3,19
	.word	999
	.byte	1,1,5
	.byte	'watchdog',0,5,227,3,74
	.word	1564
	.byte	6,0,8
	.byte	'IfxScuWdt_getSafetyWatchdogPasswordInline',0,3,5,253,3,19
	.word	999
	.byte	1,1,6,0,15,8,127,9,1,16
	.byte	'IfxCpu_Id_0',0,0,16
	.byte	'IfxCpu_Id_1',0,1,16
	.byte	'IfxCpu_Id_none',0,2,0
.L210:
	.byte	8
	.byte	'IfxCpu_getCoreId',0,3,7,133,6,22
	.word	1974
	.byte	1,1
.L212:
	.byte	6,0,15,8,156,1,9,1,16
	.byte	'IfxCpu_ResourceCpu_0',0,0,16
	.byte	'IfxCpu_ResourceCpu_1',0,1,16
	.byte	'IfxCpu_ResourceCpu_none',0,2,0,8
	.byte	'IfxCpu_getCoreIndex',0,3,7,141,6,31
	.word	2056
	.byte	1,1,6,0
.L187:
	.byte	8
	.byte	'IfxCpu_areInterruptsEnabled',0,3,7,139,5,20
	.word	448
	.byte	1,1
.L188:
	.byte	6,0
.L184:
	.byte	8
	.byte	'IfxCpu_disableInterrupts',0,3,7,147,5,20
	.word	448
	.byte	1,1
.L185:
	.byte	17,6,0,0
.L195:
	.byte	4
	.byte	'IfxCpu_enableInterrupts',0,3,7,157,5,17,1,1
.L196:
	.byte	6,0,4
	.byte	'IfxCpu_forceDisableInterrupts',0,3,7,225,5,17,1,1,6,0
.L205:
	.byte	4
	.byte	'IfxCpu_restoreInterrupts',0,3,7,168,7,17,1,1
.L206:
	.byte	5
	.byte	'enabled',0,7,168,7,50
	.word	448
.L208:
	.byte	6,0,7
	.byte	'unsigned long int',0,4,7,8
	.byte	'IfxCpu_getPerformanceCounter',0,3,7,161,6,19
	.word	2378
	.byte	1,1,5
	.byte	'address',0,7,161,6,55
	.word	999
	.byte	6,0,8
	.byte	'IfxCpu_getPerformanceCounterStickyOverflow',0,3,7,190,6,20
	.word	448
	.byte	1,1,5
	.byte	'address',0,7,190,6,70
	.word	999
	.byte	6,0,4
	.byte	'IfxCpu_updatePerformanceCounter',0,3,7,172,8,17,1,1,5
	.byte	'address',0,7,172,8,56
	.word	2378
	.byte	5
	.byte	'count',0,7,172,8,72
	.word	2378
	.byte	17,6,0,0,10
	.byte	'_Ifx_P_OUT_Bits',0,10,143,3,16,4,11
	.byte	'P0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'P2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'P3',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'P4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'P5',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'P6',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'P7',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'P8',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'P9',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'P10',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'P11',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'P12',0,1
	.word	448
	.byte	1,3,2,35,1,11
	.byte	'P13',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'P14',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'P15',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	999
	.byte	16,0,2,35,2,0,12,10,181,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2609
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMR_Bits',0,10,169,2,16,4,11
	.byte	'PS0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'PS2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'PS3',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'PS4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'PS5',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'PS6',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'PS7',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'PS8',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'PS9',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'PS10',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'PS11',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'PS12',0,1
	.word	448
	.byte	1,3,2,35,1,11
	.byte	'PS13',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'PS14',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'PS15',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'PCL0',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'PCL2',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'PCL3',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'PCL4',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'PCL5',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'PCL6',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'PCL7',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'PCL8',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'PCL9',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'PCL10',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'PCL11',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'PCL12',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'PCL13',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'PCL14',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'PCL15',0,1
	.word	448
	.byte	1,0,2,35,3,0,12,10,133,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2925
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_ID_Bits',0,10,110,16,4,11
	.byte	'MODREV',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	999
	.byte	16,0,2,35,2,0,12,10,148,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3496
	.byte	4,2,35,0,0,18,4
	.word	448
	.byte	19,3,0,10
	.byte	'_Ifx_P_IOCR0_Bits',0,10,140,1,16,4,11
	.byte	'reserved_0',0,1
	.word	448
	.byte	3,5,2,35,0,11
	.byte	'PC0',0,1
	.word	448
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	448
	.byte	3,5,2,35,1,11
	.byte	'PC1',0,1
	.word	448
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	448
	.byte	3,5,2,35,2,11
	.byte	'PC2',0,1
	.word	448
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	448
	.byte	3,5,2,35,3,11
	.byte	'PC3',0,1
	.word	448
	.byte	5,0,2,35,3,0,12,10,164,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3624
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IOCR4_Bits',0,10,166,1,16,4,11
	.byte	'reserved_0',0,1
	.word	448
	.byte	3,5,2,35,0,11
	.byte	'PC4',0,1
	.word	448
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	448
	.byte	3,5,2,35,1,11
	.byte	'PC5',0,1
	.word	448
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	448
	.byte	3,5,2,35,2,11
	.byte	'PC6',0,1
	.word	448
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	448
	.byte	3,5,2,35,3,11
	.byte	'PC7',0,1
	.word	448
	.byte	5,0,2,35,3,0,12,10,180,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3839
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IOCR8_Bits',0,10,179,1,16,4,11
	.byte	'reserved_0',0,1
	.word	448
	.byte	3,5,2,35,0,11
	.byte	'PC8',0,1
	.word	448
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	448
	.byte	3,5,2,35,1,11
	.byte	'PC9',0,1
	.word	448
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	448
	.byte	3,5,2,35,2,11
	.byte	'PC10',0,1
	.word	448
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	448
	.byte	3,5,2,35,3,11
	.byte	'PC11',0,1
	.word	448
	.byte	5,0,2,35,3,0,12,10,188,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4054
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IOCR12_Bits',0,10,153,1,16,4,11
	.byte	'reserved_0',0,1
	.word	448
	.byte	3,5,2,35,0,11
	.byte	'PC12',0,1
	.word	448
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	448
	.byte	3,5,2,35,1,11
	.byte	'PC13',0,1
	.word	448
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	448
	.byte	3,5,2,35,2,11
	.byte	'PC14',0,1
	.word	448
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	448
	.byte	3,5,2,35,3,11
	.byte	'PC15',0,1
	.word	448
	.byte	5,0,2,35,3,0,12,10,172,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4271
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IN_Bits',0,10,118,16,4,11
	.byte	'P0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'P2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'P3',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'P4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'P5',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'P6',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'P7',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'P8',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'P9',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'P10',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'P11',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'P12',0,1
	.word	448
	.byte	1,3,2,35,1,11
	.byte	'P13',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'P14',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'P15',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	999
	.byte	16,0,2,35,2,0,12,10,156,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4491
	.byte	4,2,35,0,0,18,24
	.word	448
	.byte	19,23,0,10
	.byte	'_Ifx_P_PDR0_Bits',0,10,205,3,16,4,11
	.byte	'PD0',0,1
	.word	448
	.byte	3,5,2,35,0,11
	.byte	'PL0',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'PD1',0,1
	.word	448
	.byte	3,1,2,35,0,11
	.byte	'PL1',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'PD2',0,1
	.word	448
	.byte	3,5,2,35,1,11
	.byte	'PL2',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'PD3',0,1
	.word	448
	.byte	3,1,2,35,1,11
	.byte	'PL3',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'PD4',0,1
	.word	448
	.byte	3,5,2,35,2,11
	.byte	'PL4',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'PD5',0,1
	.word	448
	.byte	3,1,2,35,2,11
	.byte	'PL5',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'PD6',0,1
	.word	448
	.byte	3,5,2,35,3,11
	.byte	'PL6',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'PD7',0,1
	.word	448
	.byte	3,1,2,35,3,11
	.byte	'PL7',0,1
	.word	448
	.byte	1,0,2,35,3,0,12,10,205,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4814
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_PDR1_Bits',0,10,226,3,16,4,11
	.byte	'PD8',0,1
	.word	448
	.byte	3,5,2,35,0,11
	.byte	'PL8',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'PD9',0,1
	.word	448
	.byte	3,1,2,35,0,11
	.byte	'PL9',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'PD10',0,1
	.word	448
	.byte	3,5,2,35,1,11
	.byte	'PL10',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'PD11',0,1
	.word	448
	.byte	3,1,2,35,1,11
	.byte	'PL11',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'PD12',0,1
	.word	448
	.byte	3,5,2,35,2,11
	.byte	'PL12',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'PD13',0,1
	.word	448
	.byte	3,1,2,35,2,11
	.byte	'PL13',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'PD14',0,1
	.word	448
	.byte	3,5,2,35,3,11
	.byte	'PL14',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'PD15',0,1
	.word	448
	.byte	3,1,2,35,3,11
	.byte	'PL15',0,1
	.word	448
	.byte	1,0,2,35,3,0,12,10,213,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5118
	.byte	4,2,35,0,0,18,8
	.word	448
	.byte	19,7,0,10
	.byte	'_Ifx_P_ESR_Bits',0,10,88,16,4,11
	.byte	'EN0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	448
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	999
	.byte	16,0,2,35,2,0,12,10,140,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5443
	.byte	4,2,35,0,0,18,12
	.word	448
	.byte	19,11,0,10
	.byte	'_Ifx_P_PDISC_Bits',0,10,183,3,16,4,11
	.byte	'PDIS0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'PDIS1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'PDIS2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'PDIS3',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'PDIS4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'PDIS5',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'PDIS6',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'PDIS7',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'PDIS8',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'PDIS9',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'PDIS10',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'PDIS11',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'PDIS12',0,1
	.word	448
	.byte	1,3,2,35,1,11
	.byte	'PDIS13',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'PDIS14',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'PDIS15',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	999
	.byte	16,0,2,35,2,0,12,10,197,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5783
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_PCSR_Bits',0,10,165,3,16,4,11
	.byte	'SEL0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'SEL1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'SEL2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'SEL3',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'SEL4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'SEL5',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'SEL6',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'SEL7',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	448
	.byte	2,6,2,35,1,11
	.byte	'SEL10',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'SEL11',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,4
	.word	425
	.byte	19,1,2,35,0,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,12,10,189,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6149
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR0_Bits',0,10,206,2,16,4,11
	.byte	'PS0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'PS2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'PS3',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	425
	.byte	28,0,2,35,0,0,12,10,149,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6435
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR4_Bits',0,10,227,2,16,4,11
	.byte	'reserved_0',0,1
	.word	448
	.byte	4,4,2,35,0,11
	.byte	'PS4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'PS5',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'PS6',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'PS7',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	425
	.byte	24,0,2,35,0,0,12,10,165,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6582
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR8_Bits',0,10,238,2,16,4,11
	.byte	'reserved_0',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'PS8',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'PS9',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'PS10',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'PS11',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,4
	.word	425
	.byte	20,0,2,35,0,0,12,10,173,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6751
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR12_Bits',0,10,216,2,16,4,11
	.byte	'reserved_0',0,2
	.word	999
	.byte	12,4,2,35,0,11
	.byte	'PS12',0,1
	.word	448
	.byte	1,3,2,35,1,11
	.byte	'PS13',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'PS14',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'PS15',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	999
	.byte	16,0,2,35,2,0,12,10,157,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6923
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR0_Bits',0,10,232,1,16,4,11
	.byte	'reserved_0',0,2
	.word	999
	.byte	16,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'PCL2',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'PCL3',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,2
	.word	999
	.byte	12,0,2,35,2,0,12,10,229,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7098
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR4_Bits',0,10,253,1,16,4,11
	.byte	'reserved_0',0,4
	.word	425
	.byte	20,12,2,35,0,11
	.byte	'PCL4',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'PCL5',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'PCL6',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'PCL7',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	448
	.byte	8,0,2,35,3,0,12,10,245,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7272
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR8_Bits',0,10,136,2,16,4,11
	.byte	'reserved_0',0,4
	.word	425
	.byte	24,8,2,35,0,11
	.byte	'PCL8',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'PCL9',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'PCL10',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'PCL11',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	448
	.byte	4,0,2,35,3,0,12,10,253,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7446
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR12_Bits',0,10,243,1,16,4,11
	.byte	'reserved_0',0,4
	.word	425
	.byte	28,4,2,35,0,11
	.byte	'PCL12',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'PCL13',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'PCL14',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'PCL15',0,1
	.word	448
	.byte	1,0,2,35,3,0,12,10,237,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7622
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR_Bits',0,10,249,2,16,4,11
	.byte	'PS0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'PS2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'PS3',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'PS4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'PS5',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'PS6',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'PS7',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'PS8',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'PS9',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'PS10',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'PS11',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'PS12',0,1
	.word	448
	.byte	1,3,2,35,1,11
	.byte	'PS13',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'PS14',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'PS15',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	999
	.byte	16,0,2,35,2,0,12,10,141,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7778
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR_Bits',0,10,147,2,16,4,11
	.byte	'reserved_0',0,2
	.word	999
	.byte	16,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'PCL2',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'PCL3',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'PCL4',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'PCL5',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'PCL6',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'PCL7',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'PCL8',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'PCL9',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'PCL10',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'PCL11',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'PCL12',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'PCL13',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'PCL14',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'PCL15',0,1
	.word	448
	.byte	1,0,2,35,3,0,12,10,221,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8111
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_LPCR0_Bits',0,10,192,1,16,4,11
	.byte	'reserved_0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	425
	.byte	30,0,2,35,0,0,12,10,196,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8459
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_LPCR1_Bits',0,10,200,1,16,4,11
	.byte	'reserved_0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	425
	.byte	30,0,2,35,0,0,10
	.byte	'_Ifx_P_LPCR1_P21_Bits',0,10,208,1,16,4,11
	.byte	'RDIS_CTRL',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'RX_DIS',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'TERM',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'LRXTERM',0,1
	.word	448
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	425
	.byte	24,0,2,35,0,0,12,10,204,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8583
	.byte	4,2,35,0,13
	.byte	'B_P21',0
	.word	8667
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_LPCR2_Bits',0,10,218,1,16,4,11
	.byte	'reserved_0',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'LVDSR',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'LVDSRL',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	448
	.byte	2,4,2,35,1,11
	.byte	'TDIS_CTRL',0,1
	.word	448
	.byte	1,3,2,35,1,11
	.byte	'TX_DIS',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'TX_PD',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'TX_PWDPD',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	999
	.byte	16,0,2,35,2,0,12,10,213,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8847
	.byte	4,2,35,0,0,18,76
	.word	448
	.byte	19,75,0,10
	.byte	'_Ifx_P_ACCEN1_Bits',0,10,82,16,4,11
	.byte	'reserved_0',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,10,132,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	9100
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_ACCEN0_Bits',0,10,45,16,4,11
	.byte	'EN0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	448
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	448
	.byte	1,0,2,35,3,0,12,10,252,3,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	9187
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P',0,10,229,5,25,128,2,13
	.byte	'OUT',0
	.word	2885
	.byte	4,2,35,0,13
	.byte	'OMR',0
	.word	3456
	.byte	4,2,35,4,13
	.byte	'ID',0
	.word	3575
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	3615
	.byte	4,2,35,12,13
	.byte	'IOCR0',0
	.word	3799
	.byte	4,2,35,16,13
	.byte	'IOCR4',0
	.word	4014
	.byte	4,2,35,20,13
	.byte	'IOCR8',0
	.word	4231
	.byte	4,2,35,24,13
	.byte	'IOCR12',0
	.word	4451
	.byte	4,2,35,28,13
	.byte	'reserved_20',0
	.word	3615
	.byte	4,2,35,32,13
	.byte	'IN',0
	.word	4765
	.byte	4,2,35,36,13
	.byte	'reserved_28',0
	.word	4805
	.byte	24,2,35,40,13
	.byte	'PDR0',0
	.word	5078
	.byte	4,2,35,64,13
	.byte	'PDR1',0
	.word	5394
	.byte	4,2,35,68,13
	.byte	'reserved_48',0
	.word	5434
	.byte	8,2,35,72,13
	.byte	'ESR',0
	.word	5734
	.byte	4,2,35,80,13
	.byte	'reserved_54',0
	.word	5774
	.byte	12,2,35,84,13
	.byte	'PDISC',0
	.word	6109
	.byte	4,2,35,96,13
	.byte	'PCSR',0
	.word	6395
	.byte	4,2,35,100,13
	.byte	'reserved_68',0
	.word	5434
	.byte	8,2,35,104,13
	.byte	'OMSR0',0
	.word	6542
	.byte	4,2,35,112,13
	.byte	'OMSR4',0
	.word	6711
	.byte	4,2,35,116,13
	.byte	'OMSR8',0
	.word	6883
	.byte	4,2,35,120,13
	.byte	'OMSR12',0
	.word	7058
	.byte	4,2,35,124,13
	.byte	'OMCR0',0
	.word	7232
	.byte	4,3,35,128,1,13
	.byte	'OMCR4',0
	.word	7406
	.byte	4,3,35,132,1,13
	.byte	'OMCR8',0
	.word	7582
	.byte	4,3,35,136,1,13
	.byte	'OMCR12',0
	.word	7738
	.byte	4,3,35,140,1,13
	.byte	'OMSR',0
	.word	8071
	.byte	4,3,35,144,1,13
	.byte	'OMCR',0
	.word	8419
	.byte	4,3,35,148,1,13
	.byte	'reserved_98',0
	.word	5434
	.byte	8,3,35,152,1,13
	.byte	'LPCR0',0
	.word	8543
	.byte	4,3,35,160,1,13
	.byte	'LPCR1',0
	.word	8792
	.byte	4,3,35,164,1,13
	.byte	'LPCR2',0
	.word	9051
	.byte	4,3,35,168,1,13
	.byte	'reserved_A4',0
	.word	9091
	.byte	76,3,35,172,1,13
	.byte	'ACCEN1',0
	.word	9147
	.byte	4,3,35,248,1,13
	.byte	'ACCEN0',0
	.word	9714
	.byte	4,3,35,252,1,0,14
	.word	9754
	.byte	3
	.word	10357
	.byte	15,9,83,9,1,16
	.byte	'IfxPort_InputMode_undefined',0,127,16
	.byte	'IfxPort_InputMode_noPullDevice',0,0,16
	.byte	'IfxPort_InputMode_pullDown',0,8,16
	.byte	'IfxPort_InputMode_pullUp',0,16,0,4
	.byte	'IfxPort_setPinModeInput',0,3,9,196,4,17,1,1,5
	.byte	'port',0,9,196,4,48
	.word	10362
	.byte	5
	.byte	'pinIndex',0,9,196,4,60
	.word	448
	.byte	5
	.byte	'mode',0,9,196,4,88
	.word	10367
	.byte	6,0,15,9,134,1,9,1,16
	.byte	'IfxPort_OutputMode_pushPull',0,128,1,16
	.byte	'IfxPort_OutputMode_openDrain',0,192,1,0,15,9,120,9,1,16
	.byte	'IfxPort_OutputIdx_general',0,128,1,16
	.byte	'IfxPort_OutputIdx_alt1',0,136,1,16
	.byte	'IfxPort_OutputIdx_alt2',0,144,1,16
	.byte	'IfxPort_OutputIdx_alt3',0,152,1,16
	.byte	'IfxPort_OutputIdx_alt4',0,160,1,16
	.byte	'IfxPort_OutputIdx_alt5',0,168,1,16
	.byte	'IfxPort_OutputIdx_alt6',0,176,1,16
	.byte	'IfxPort_OutputIdx_alt7',0,184,1,0,4
	.byte	'IfxPort_setPinModeOutput',0,3,9,202,4,17,1,1,5
	.byte	'port',0,9,202,4,49
	.word	10362
	.byte	5
	.byte	'pinIndex',0,9,202,4,61
	.word	448
	.byte	5
	.byte	'mode',0,9,202,4,90
	.word	10572
	.byte	5
	.byte	'index',0,9,202,4,114
	.word	10642
	.byte	6,0,15,9,172,1,9,4,16
	.byte	'IfxPort_State_notChanged',0,0,16
	.byte	'IfxPort_State_high',0,1,16
	.byte	'IfxPort_State_low',0,128,128,4,16
	.byte	'IfxPort_State_toggled',0,129,128,4,0,4
	.byte	'IfxPort_setPinState',0,3,9,208,4,17,1,1,5
	.byte	'port',0,9,208,4,44
	.word	10362
	.byte	5
	.byte	'pinIndex',0,9,208,4,56
	.word	448
	.byte	5
	.byte	'action',0,9,208,4,80
	.word	10955
	.byte	6,0,8
	.byte	'IfxScuCcu_getStmFrequency',0,3,11,226,8,20
	.word	221
	.byte	1,1,6,0,10
	.byte	'_Ifx_DMA_CLC_Bits',0,13,131,4,16,4,11
	.byte	'DISR',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'DISS',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'EDIS',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	425
	.byte	28,0,2,35,0,0,12,13,160,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11176
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ID_Bits',0,13,155,4,16,4,11
	.byte	'MODREV',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	999
	.byte	16,0,2,35,2,0,12,13,184,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11333
	.byte	4,2,35,0,0,18,20
	.word	448
	.byte	19,19,0,10
	.byte	'_Ifx_DMA_MEMCON_Bits',0,13,163,4,16,4,11
	.byte	'reserved_0',0,4
	.word	847
	.byte	2,30,2,35,0,11
	.byte	'INTERR',0,4
	.word	847
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	847
	.byte	1,28,2,35,0,11
	.byte	'RMWERR',0,4
	.word	847
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	847
	.byte	1,26,2,35,0,11
	.byte	'DATAERR',0,4
	.word	847
	.byte	1,25,2,35,0,11
	.byte	'reserved_7',0,4
	.word	847
	.byte	1,24,2,35,0,11
	.byte	'PMIC',0,4
	.word	847
	.byte	1,23,2,35,0,11
	.byte	'ERRDIS',0,4
	.word	847
	.byte	1,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	847
	.byte	22,0,2,35,0,0,12,13,192,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11464
	.byte	4,2,35,0,0,18,28
	.word	448
	.byte	19,27,0,10
	.byte	'_Ifx_DMA_ACCEN00_Bits',0,13,45,16,4,11
	.byte	'EN0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	448
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	448
	.byte	1,0,2,35,3,0,12,13,128,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11741
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN01_Bits',0,13,82,16,4,11
	.byte	'reserved_0',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,13,136,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12311
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN10_Bits',0,13,88,16,4,11
	.byte	'EN0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	448
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	448
	.byte	1,0,2,35,3,0,12,13,144,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12401
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN11_Bits',0,13,125,16,4,11
	.byte	'reserved_0',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,13,152,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12971
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN20_Bits',0,13,131,1,16,4,11
	.byte	'EN0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	448
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	448
	.byte	1,0,2,35,3,0,12,13,160,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13061
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN21_Bits',0,13,168,1,16,4,11
	.byte	'reserved_0',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,13,168,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13632
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN30_Bits',0,13,174,1,16,4,11
	.byte	'EN0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	448
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	448
	.byte	1,0,2,35,3,0,12,13,176,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13723
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN31_Bits',0,13,211,1,16,4,11
	.byte	'reserved_0',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,13,184,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14294
	.byte	4,2,35,0,0,18,192,1
	.word	448
	.byte	19,191,1,0,10
	.byte	'_Ifx_DMA_BLK_EER_Bits',0,13,233,1,16,4,11
	.byte	'reserved_0',0,2
	.word	999
	.byte	16,0,2,35,0,11
	.byte	'ESER',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'EDER',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	448
	.byte	6,0,2,35,2,11
	.byte	'ERER',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'reserved_25',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'ELER',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	448
	.byte	5,0,2,35,3,0,12,13,200,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14396
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ERRSR_Bits',0,13,246,1,16,4,11
	.byte	'LEC',0,1
	.word	448
	.byte	7,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	999
	.byte	9,0,2,35,0,11
	.byte	'SER',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'DER',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	448
	.byte	2,4,2,35,2,11
	.byte	'SPBER',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'SRIER',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	448
	.byte	2,0,2,35,2,11
	.byte	'RAMER',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'SLLER',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'DLLER',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	448
	.byte	5,0,2,35,3,0,12,13,208,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14620
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_CLRE_Bits',0,13,217,1,16,4,11
	.byte	'reserved_0',0,2
	.word	999
	.byte	16,0,2,35,0,11
	.byte	'CSER',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'CDER',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	448
	.byte	2,4,2,35,2,11
	.byte	'CSPBER',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'CSRIER',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	448
	.byte	2,0,2,35,2,11
	.byte	'CRAMER',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'CSLLER',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'CDLLER',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	448
	.byte	5,0,2,35,3,0,12,13,192,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14912
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_SR_Bits',0,13,161,3,16,4,11
	.byte	'RS',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	448
	.byte	3,4,2,35,0,11
	.byte	'WS',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,2
	.word	999
	.byte	11,0,2,35,0,11
	.byte	'CH',0,1
	.word	448
	.byte	7,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	999
	.byte	9,0,2,35,2,0,12,13,216,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15195
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R0_Bits',0,13,193,2,16,4,11
	.byte	'RD00',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'RD01',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'RD02',0,1
	.word	448
	.byte	8,0,2,35,2,11
	.byte	'RD03',0,1
	.word	448
	.byte	8,0,2,35,3,0,12,13,248,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15375
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R1_Bits',0,13,202,2,16,4,11
	.byte	'RD10',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'RD11',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'RD12',0,1
	.word	448
	.byte	8,0,2,35,2,11
	.byte	'RD13',0,1
	.word	448
	.byte	8,0,2,35,3,0,12,13,128,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15510
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R2_Bits',0,13,211,2,16,4,11
	.byte	'RD20',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'RD21',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'RD22',0,1
	.word	448
	.byte	8,0,2,35,2,11
	.byte	'RD23',0,1
	.word	448
	.byte	8,0,2,35,3,0,12,13,136,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15645
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R3_Bits',0,13,220,2,16,4,11
	.byte	'RD30',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'RD31',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'RD32',0,1
	.word	448
	.byte	8,0,2,35,2,11
	.byte	'RD33',0,1
	.word	448
	.byte	8,0,2,35,3,0,12,13,144,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15780
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R4_Bits',0,13,229,2,16,4,11
	.byte	'RD40',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'RD41',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'RD42',0,1
	.word	448
	.byte	8,0,2,35,2,11
	.byte	'RD43',0,1
	.word	448
	.byte	8,0,2,35,3,0,12,13,152,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15915
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R5_Bits',0,13,238,2,16,4,11
	.byte	'RD50',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'RD51',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'RD52',0,1
	.word	448
	.byte	8,0,2,35,2,11
	.byte	'RD53',0,1
	.word	448
	.byte	8,0,2,35,3,0,12,13,160,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16050
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R6_Bits',0,13,247,2,16,4,11
	.byte	'RD60',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'RD61',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'RD62',0,1
	.word	448
	.byte	8,0,2,35,2,11
	.byte	'RD63',0,1
	.word	448
	.byte	8,0,2,35,3,0,12,13,168,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16185
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R7_Bits',0,13,128,3,16,4,11
	.byte	'RD70',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'RD71',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'RD72',0,1
	.word	448
	.byte	8,0,2,35,2,11
	.byte	'RD73',0,1
	.word	448
	.byte	8,0,2,35,3,0,12,13,176,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16320
	.byte	4,2,35,0,0,18,32
	.word	448
	.byte	19,31,0,10
	.byte	'_Ifx_DMA_BLK_ME_RDCRC_Bits',0,13,137,3,16,4,11
	.byte	'RDCRC',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,13,184,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16464
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_SDCRC_Bits',0,13,149,3,16,4,11
	.byte	'SDCRC',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,13,200,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16555
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_SADR_Bits',0,13,143,3,16,4,11
	.byte	'SADR',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,13,192,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16646
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_DADR_Bits',0,13,187,2,16,4,11
	.byte	'DADR',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,13,240,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16735
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_ADICR_Bits',0,13,135,2,16,4,11
	.byte	'SMF',0,1
	.word	448
	.byte	3,5,2,35,0,11
	.byte	'INCS',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'DMF',0,1
	.word	448
	.byte	3,1,2,35,0,11
	.byte	'INCD',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'CBLS',0,1
	.word	448
	.byte	4,4,2,35,1,11
	.byte	'CBLD',0,1
	.word	448
	.byte	4,0,2,35,1,11
	.byte	'SHCT',0,1
	.word	448
	.byte	4,4,2,35,2,11
	.byte	'SCBE',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'DCBE',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'STAMP',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'ETRL',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'WRPSE',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'WRPDE',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'INTCT',0,1
	.word	448
	.byte	2,4,2,35,3,11
	.byte	'IRDV',0,1
	.word	448
	.byte	4,0,2,35,3,0,12,13,216,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16824
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_CHCR_Bits',0,13,155,2,16,4,11
	.byte	'TREL',0,2
	.word	999
	.byte	14,2,2,35,0,11
	.byte	'reserved_14',0,1
	.word	448
	.byte	2,0,2,35,1,11
	.byte	'BLKM',0,1
	.word	448
	.byte	3,5,2,35,2,11
	.byte	'RROAT',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'CHMODE',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'CHDW',0,1
	.word	448
	.byte	3,0,2,35,2,11
	.byte	'PATSEL',0,1
	.word	448
	.byte	3,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'PRSEL',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'DMAPRIO',0,1
	.word	448
	.byte	2,0,2,35,3,0,12,13,224,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17140
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_SHADR_Bits',0,13,155,3,16,4,11
	.byte	'SHADR',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,13,208,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17419
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_CHSR_Bits',0,13,171,2,16,4,11
	.byte	'TCOUNT',0,2
	.word	999
	.byte	14,2,2,35,0,11
	.byte	'reserved_14',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'LXO',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'WRPS',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'WRPD',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'ICH',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'IPM',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,1
	.word	448
	.byte	2,2,2,35,2,11
	.byte	'BUFFER',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'FROZEN',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	448
	.byte	8,0,2,35,3,0,12,13,232,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17510
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME',0,13,144,8,25,112,13
	.byte	'SR',0
	.word	15335
	.byte	4,2,35,0,13
	.byte	'reserved_4',0
	.word	5774
	.byte	12,2,35,4,13
	.byte	'R0',0
	.word	15470
	.byte	4,2,35,16,13
	.byte	'R1',0
	.word	15605
	.byte	4,2,35,20,13
	.byte	'R2',0
	.word	15740
	.byte	4,2,35,24,13
	.byte	'R3',0
	.word	15875
	.byte	4,2,35,28,13
	.byte	'R4',0
	.word	16010
	.byte	4,2,35,32,13
	.byte	'R5',0
	.word	16145
	.byte	4,2,35,36,13
	.byte	'R6',0
	.word	16280
	.byte	4,2,35,40,13
	.byte	'R7',0
	.word	16415
	.byte	4,2,35,44,13
	.byte	'reserved_30',0
	.word	16455
	.byte	32,2,35,48,13
	.byte	'RDCRC',0
	.word	16515
	.byte	4,2,35,80,13
	.byte	'SDCRC',0
	.word	16606
	.byte	4,2,35,84,13
	.byte	'SADR',0
	.word	16695
	.byte	4,2,35,88,13
	.byte	'DADR',0
	.word	16784
	.byte	4,2,35,92,13
	.byte	'ADICR',0
	.word	17100
	.byte	4,2,35,96,13
	.byte	'CHCR',0
	.word	17379
	.byte	4,2,35,100,13
	.byte	'SHADR',0
	.word	17470
	.byte	4,2,35,104,13
	.byte	'CHSR',0
	.word	17743
	.byte	4,2,35,108,0,14
	.word	17783
	.byte	10
	.byte	'_Ifx_DMA_BLK',0,13,178,8,25,128,1,13
	.byte	'EER',0
	.word	14580
	.byte	4,2,35,0,13
	.byte	'ERRSR',0
	.word	14872
	.byte	4,2,35,4,13
	.byte	'CLRE',0
	.word	15155
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	3615
	.byte	4,2,35,12,13
	.byte	'ME',0
	.word	18071
	.byte	112,2,35,16,0,14
	.word	18076
	.byte	18,128,31
	.word	448
	.byte	19,255,30,0,14
	.word	18076
	.byte	18,96
	.word	448
	.byte	19,95,0,10
	.byte	'_Ifx_DMA_OTSS_Bits',0,13,185,4,16,4,11
	.byte	'TGS',0,1
	.word	448
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	448
	.byte	3,1,2,35,0,11
	.byte	'BS',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	425
	.byte	24,0,2,35,0,0,12,13,208,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18201
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ERRINTR_Bits',0,13,141,4,16,4,11
	.byte	'SIT',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	425
	.byte	31,0,2,35,0,0,12,13,168,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18340
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_PRR0_Bits',0,13,194,4,16,4,11
	.byte	'PAT00',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'PAT01',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'PAT02',0,1
	.word	448
	.byte	8,0,2,35,2,11
	.byte	'PAT03',0,1
	.word	448
	.byte	8,0,2,35,3,0,12,13,216,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18446
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_PRR1_Bits',0,13,203,4,16,4,11
	.byte	'PAT10',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'PAT11',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'PAT12',0,1
	.word	448
	.byte	8,0,2,35,2,11
	.byte	'PAT13',0,1
	.word	448
	.byte	8,0,2,35,3,0,12,13,224,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18580
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_TIME_Bits',0,13,226,4,16,4,11
	.byte	'COUNT',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,13,248,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18714
	.byte	4,2,35,0,0,18,236,1
	.word	448
	.byte	19,235,1,0,10
	.byte	'_Ifx_DMA_MODE_Bits',0,13,178,4,16,4,11
	.byte	'MODE',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	425
	.byte	31,0,2,35,0,0,12,13,200,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18808
	.byte	4,2,35,0,0,18,16
	.word	18872
	.byte	19,3,0,18,240,9
	.word	448
	.byte	19,239,9,0,10
	.byte	'_Ifx_DMA_HRR_Bits',0,13,148,4,16,4,11
	.byte	'HRP',0,1
	.word	448
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	425
	.byte	30,0,2,35,0,0,12,13,176,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18932
	.byte	4,2,35,0,0,18,192,1
	.word	18994
	.byte	19,47,0,18,192,2
	.word	448
	.byte	19,191,2,0,10
	.byte	'_Ifx_DMA_SUSENR_Bits',0,13,219,4,16,4,11
	.byte	'SUSEN',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	425
	.byte	31,0,2,35,0,0,12,13,240,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19055
	.byte	4,2,35,0,0,18,192,1
	.word	19122
	.byte	19,47,0,10
	.byte	'_Ifx_DMA_SUSACR_Bits',0,13,212,4,16,4,11
	.byte	'SUSAC',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	425
	.byte	31,0,2,35,0,0,12,13,232,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19172
	.byte	4,2,35,0,0,18,192,1
	.word	19239
	.byte	19,47,0,10
	.byte	'_Ifx_DMA_TSR_Bits',0,13,232,4,16,4,11
	.byte	'RST',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'HTRE',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'TRL',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'CH',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	448
	.byte	4,0,2,35,0,11
	.byte	'HLTREQ',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'HLTACK',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	448
	.byte	6,0,2,35,1,11
	.byte	'ECH',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'DCH',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'CTL',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	448
	.byte	5,0,2,35,2,11
	.byte	'HLTCLR',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'reserved_25',0,1
	.word	448
	.byte	7,0,2,35,3,0,12,13,128,8,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19289
	.byte	4,2,35,0,0,18,192,1
	.word	19564
	.byte	19,47,0,10
	.byte	'_Ifx_DMA_CH_RDCRCR_Bits',0,13,235,3,16,4,11
	.byte	'RDCRC',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,13,128,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19614
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_SDCRCR_Bits',0,13,247,3,16,4,11
	.byte	'SDCRC',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,13,144,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19702
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_SADR_Bits',0,13,241,3,16,4,11
	.byte	'SADR',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,13,136,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19790
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_DADR_Bits',0,13,229,3,16,4,11
	.byte	'DADR',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,13,248,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19875
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_ADICR_Bits',0,13,172,3,16,4,11
	.byte	'SMF',0,1
	.word	448
	.byte	3,5,2,35,0,11
	.byte	'INCS',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'DMF',0,1
	.word	448
	.byte	3,1,2,35,0,11
	.byte	'INCD',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'CBLS',0,1
	.word	448
	.byte	4,4,2,35,1,11
	.byte	'CBLD',0,1
	.word	448
	.byte	4,0,2,35,1,11
	.byte	'SHCT',0,1
	.word	448
	.byte	4,4,2,35,2,11
	.byte	'SCBE',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'DCBE',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'STAMP',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'ETRL',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'WRPSE',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'WRPDE',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'INTCT',0,1
	.word	448
	.byte	2,4,2,35,3,11
	.byte	'IRDV',0,1
	.word	448
	.byte	4,0,2,35,3,0,12,13,224,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19960
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_CHCFGR_Bits',0,13,192,3,16,4,11
	.byte	'TREL',0,2
	.word	999
	.byte	14,2,2,35,0,11
	.byte	'reserved_14',0,1
	.word	448
	.byte	2,0,2,35,1,11
	.byte	'BLKM',0,1
	.word	448
	.byte	3,5,2,35,2,11
	.byte	'RROAT',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'CHMODE',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'CHDW',0,1
	.word	448
	.byte	3,0,2,35,2,11
	.byte	'PATSEL',0,1
	.word	448
	.byte	3,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'PRSEL',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'DMAPRIO',0,1
	.word	448
	.byte	2,0,2,35,3,0,12,13,232,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20272
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_SHADR_Bits',0,13,253,3,16,4,11
	.byte	'SHADR',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,13,152,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20549
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_CHCSR_Bits',0,13,208,3,16,4,11
	.byte	'TCOUNT',0,2
	.word	999
	.byte	14,2,2,35,0,11
	.byte	'reserved_14',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'LXO',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'WRPS',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'WRPD',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'ICH',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'IPM',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,1
	.word	448
	.byte	2,2,2,35,2,11
	.byte	'BUFFER',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'FROZEN',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'SWB',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'CWRP',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'CICH',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'SIT',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	448
	.byte	3,1,2,35,3,11
	.byte	'SCH',0,1
	.word	448
	.byte	1,0,2,35,3,0,12,13,240,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20636
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH',0,13,188,8,25,32,13
	.byte	'RDCRCR',0
	.word	19662
	.byte	4,2,35,0,13
	.byte	'SDCRCR',0
	.word	19750
	.byte	4,2,35,4,13
	.byte	'SADR',0
	.word	19835
	.byte	4,2,35,8,13
	.byte	'DADR',0
	.word	19920
	.byte	4,2,35,12,13
	.byte	'ADICR',0
	.word	20232
	.byte	4,2,35,16,13
	.byte	'CHCFGR',0
	.word	20509
	.byte	4,2,35,20,13
	.byte	'SHADR',0
	.word	20596
	.byte	4,2,35,24,13
	.byte	'CHCSR',0
	.word	20943
	.byte	4,2,35,28,0,18,128,12
	.word	20983
	.byte	19,47,0,14
	.word	21123
	.byte	18,128,52
	.word	448
	.byte	19,255,51,0,10
	.byte	'_Ifx_DMA',0,13,211,8,25,128,128,1,13
	.byte	'CLC',0
	.word	11293
	.byte	4,2,35,0,13
	.byte	'reserved_4',0
	.word	3615
	.byte	4,2,35,4,13
	.byte	'ID',0
	.word	11415
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	11455
	.byte	20,2,35,12,13
	.byte	'MEMCON',0
	.word	11692
	.byte	4,2,35,32,13
	.byte	'reserved_24',0
	.word	11732
	.byte	28,2,35,36,13
	.byte	'ACCEN00',0
	.word	12271
	.byte	4,2,35,64,13
	.byte	'ACCEN01',0
	.word	12361
	.byte	4,2,35,68,13
	.byte	'ACCEN10',0
	.word	12931
	.byte	4,2,35,72,13
	.byte	'ACCEN11',0
	.word	13021
	.byte	4,2,35,76,13
	.byte	'ACCEN20',0
	.word	13592
	.byte	4,2,35,80,13
	.byte	'ACCEN21',0
	.word	13683
	.byte	4,2,35,84,13
	.byte	'ACCEN30',0
	.word	14254
	.byte	4,2,35,88,13
	.byte	'ACCEN31',0
	.word	14345
	.byte	4,2,35,92,13
	.byte	'reserved_60',0
	.word	14385
	.byte	192,1,2,35,96,13
	.byte	'BLK0',0
	.word	18171
	.byte	128,1,3,35,160,2,13
	.byte	'reserved_1A0',0
	.word	18176
	.byte	128,31,3,35,160,3,13
	.byte	'BLK1',0
	.word	18187
	.byte	128,1,3,35,160,34,13
	.byte	'reserved_11A0',0
	.word	18192
	.byte	96,3,35,160,35,13
	.byte	'OTSS',0
	.word	18300
	.byte	4,3,35,128,36,13
	.byte	'ERRINTR',0
	.word	18406
	.byte	4,3,35,132,36,13
	.byte	'PRR0',0
	.word	18540
	.byte	4,3,35,136,36,13
	.byte	'PRR1',0
	.word	18674
	.byte	4,3,35,140,36,13
	.byte	'TIME',0
	.word	18757
	.byte	4,3,35,144,36,13
	.byte	'reserved_1214',0
	.word	18797
	.byte	236,1,3,35,148,36,13
	.byte	'MODE',0
	.word	18912
	.byte	16,3,35,128,38,13
	.byte	'reserved_1310',0
	.word	18921
	.byte	240,9,3,35,144,38,13
	.byte	'HRR',0
	.word	19034
	.byte	192,1,3,35,128,48,13
	.byte	'reserved_18C0',0
	.word	19044
	.byte	192,2,3,35,192,49,13
	.byte	'SUSENR',0
	.word	19162
	.byte	192,1,3,35,128,52,13
	.byte	'reserved_1AC0',0
	.word	19044
	.byte	192,2,3,35,192,53,13
	.byte	'SUSACR',0
	.word	19279
	.byte	192,1,3,35,128,56,13
	.byte	'reserved_1CC0',0
	.word	19044
	.byte	192,2,3,35,192,57,13
	.byte	'TSR',0
	.word	19604
	.byte	192,1,3,35,128,60,13
	.byte	'reserved_1EC0',0
	.word	19044
	.byte	192,2,3,35,192,61,13
	.byte	'CH',0
	.word	21133
	.byte	128,12,3,35,128,64,13
	.byte	'reserved_2600',0
	.word	21138
	.byte	128,52,3,35,128,76,0,14
	.word	21149
	.byte	3
	.word	21855
	.byte	15,14,105,9,1,16
	.byte	'IfxDma_ChannelId_none',0,127,16
	.byte	'IfxDma_ChannelId_0',0,0,16
	.byte	'IfxDma_ChannelId_1',0,1,16
	.byte	'IfxDma_ChannelId_2',0,2,16
	.byte	'IfxDma_ChannelId_3',0,3,16
	.byte	'IfxDma_ChannelId_4',0,4,16
	.byte	'IfxDma_ChannelId_5',0,5,16
	.byte	'IfxDma_ChannelId_6',0,6,16
	.byte	'IfxDma_ChannelId_7',0,7,16
	.byte	'IfxDma_ChannelId_8',0,8,16
	.byte	'IfxDma_ChannelId_9',0,9,16
	.byte	'IfxDma_ChannelId_10',0,10,16
	.byte	'IfxDma_ChannelId_11',0,11,16
	.byte	'IfxDma_ChannelId_12',0,12,16
	.byte	'IfxDma_ChannelId_13',0,13,16
	.byte	'IfxDma_ChannelId_14',0,14,16
	.byte	'IfxDma_ChannelId_15',0,15,16
	.byte	'IfxDma_ChannelId_16',0,16,16
	.byte	'IfxDma_ChannelId_17',0,17,16
	.byte	'IfxDma_ChannelId_18',0,18,16
	.byte	'IfxDma_ChannelId_19',0,19,16
	.byte	'IfxDma_ChannelId_20',0,20,16
	.byte	'IfxDma_ChannelId_21',0,21,16
	.byte	'IfxDma_ChannelId_22',0,22,16
	.byte	'IfxDma_ChannelId_23',0,23,16
	.byte	'IfxDma_ChannelId_24',0,24,16
	.byte	'IfxDma_ChannelId_25',0,25,16
	.byte	'IfxDma_ChannelId_26',0,26,16
	.byte	'IfxDma_ChannelId_27',0,27,16
	.byte	'IfxDma_ChannelId_28',0,28,16
	.byte	'IfxDma_ChannelId_29',0,29,16
	.byte	'IfxDma_ChannelId_30',0,30,16
	.byte	'IfxDma_ChannelId_31',0,31,16
	.byte	'IfxDma_ChannelId_32',0,32,16
	.byte	'IfxDma_ChannelId_33',0,33,16
	.byte	'IfxDma_ChannelId_34',0,34,16
	.byte	'IfxDma_ChannelId_35',0,35,16
	.byte	'IfxDma_ChannelId_36',0,36,16
	.byte	'IfxDma_ChannelId_37',0,37,16
	.byte	'IfxDma_ChannelId_38',0,38,16
	.byte	'IfxDma_ChannelId_39',0,39,16
	.byte	'IfxDma_ChannelId_40',0,40,16
	.byte	'IfxDma_ChannelId_41',0,41,16
	.byte	'IfxDma_ChannelId_42',0,42,16
	.byte	'IfxDma_ChannelId_43',0,43,16
	.byte	'IfxDma_ChannelId_44',0,44,16
	.byte	'IfxDma_ChannelId_45',0,45,16
	.byte	'IfxDma_ChannelId_46',0,46,16
	.byte	'IfxDma_ChannelId_47',0,47,0
.L215:
	.byte	4
	.byte	'IfxDma_setChannelDestinationAddress',0,3,12,178,12,17,1,1
.L217:
	.byte	5
	.byte	'dma',0,12,178,12,62
	.word	21860
.L219:
	.byte	5
	.byte	'channelId',0,12,178,12,84
	.word	21865
.L221:
	.byte	5
	.byte	'address',0,12,178,12,101
	.word	339
.L223:
	.byte	6,0
.L225:
	.byte	4
	.byte	'IfxDma_clearChannelInterrupt',0,3,12,241,9,17,1,1
.L228:
	.byte	5
	.byte	'dma',0,12,241,9,55
	.word	21860
.L230:
	.byte	5
	.byte	'channelId',0,12,241,9,77
	.word	21865
.L232:
	.byte	6,0,10
	.byte	'_Ifx_ASCLIN_CLC_Bits',0,16,118,16,4,11
	.byte	'DISR',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'DISS',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'EDIS',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	425
	.byte	28,0,2,35,0,0,12,16,207,3,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23107
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_IOCR_Bits',0,16,169,2,16,4,11
	.byte	'ALTI',0,1
	.word	448
	.byte	3,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'DEPTH',0,2
	.word	999
	.byte	6,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	448
	.byte	6,0,2,35,1,11
	.byte	'CTS',0,1
	.word	448
	.byte	2,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	999
	.byte	7,7,2,35,2,11
	.byte	'RCPOL',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'CPOL',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'SPOL',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'LB',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'CTSEN',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'RXM',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'TXM',0,1
	.word	448
	.byte	1,0,2,35,3,0,12,16,151,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23266
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_ID_Bits',0,16,161,2,16,4,11
	.byte	'MODREV',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	999
	.byte	16,0,2,35,2,0,12,16,143,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23561
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_TXFIFOCON_Bits',0,16,149,3,16,4,11
	.byte	'FLUSH',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'ENO',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	448
	.byte	4,2,2,35,0,11
	.byte	'INW',0,1
	.word	448
	.byte	2,0,2,35,0,11
	.byte	'INTLEVEL',0,1
	.word	448
	.byte	4,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	448
	.byte	4,0,2,35,1,11
	.byte	'FILL',0,1
	.word	448
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,2
	.word	999
	.byte	11,0,2,35,2,0,12,16,247,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23686
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_RXFIFOCON_Bits',0,16,129,3,16,4,11
	.byte	'FLUSH',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'ENI',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	448
	.byte	4,2,2,35,0,11
	.byte	'OUTW',0,1
	.word	448
	.byte	2,0,2,35,0,11
	.byte	'INTLEVEL',0,1
	.word	448
	.byte	4,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	448
	.byte	4,0,2,35,1,11
	.byte	'FILL',0,1
	.word	448
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,2
	.word	999
	.byte	10,1,2,35,2,11
	.byte	'BUF',0,1
	.word	448
	.byte	1,0,2,35,3,0,12,16,231,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	23911
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_BITCON_Bits',0,16,88,16,4,11
	.byte	'PRESCALER',0,2
	.word	999
	.byte	12,4,2,35,0,11
	.byte	'reserved_12',0,1
	.word	448
	.byte	4,0,2,35,1,11
	.byte	'OVERSAMPLING',0,1
	.word	448
	.byte	4,4,2,35,2,11
	.byte	'reserved_20',0,1
	.word	448
	.byte	4,0,2,35,2,11
	.byte	'SAMPLEPOINT',0,1
	.word	448
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	448
	.byte	3,1,2,35,3,11
	.byte	'SM',0,1
	.word	448
	.byte	1,0,2,35,3,0,12,16,183,3,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24152
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_FRAMECON_Bits',0,16,145,2,16,4,11
	.byte	'reserved_0',0,1
	.word	448
	.byte	6,2,2,35,0,11
	.byte	'IDLE',0,2
	.word	999
	.byte	3,7,2,35,0,11
	.byte	'STOP',0,1
	.word	448
	.byte	3,4,2,35,1,11
	.byte	'LEAD',0,1
	.word	448
	.byte	3,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'MODE',0,1
	.word	448
	.byte	2,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	999
	.byte	10,4,2,35,2,11
	.byte	'MSB',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'CEN',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'PEN',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'ODD',0,1
	.word	448
	.byte	1,0,2,35,3,0,12,16,135,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24373
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_DATCON_Bits',0,16,136,1,16,4,11
	.byte	'DATLEN',0,1
	.word	448
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,2
	.word	999
	.byte	9,3,2,35,0,11
	.byte	'HO',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'RM',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'CSM',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'RESPONSE',0,1
	.word	448
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	448
	.byte	8,0,2,35,3,0,12,16,223,3,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24638
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_BRG_Bits',0,16,109,16,4,11
	.byte	'DENOMINATOR',0,2
	.word	999
	.byte	12,4,2,35,0,11
	.byte	'reserved_12',0,1
	.word	448
	.byte	4,0,2,35,1,11
	.byte	'NUMERATOR',0,2
	.word	999
	.byte	12,4,2,35,2,11
	.byte	'reserved_28',0,1
	.word	448
	.byte	4,0,2,35,3,0,12,16,199,3,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24835
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_BRD_Bits',0,16,100,16,4,11
	.byte	'LOWERLIMIT',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'UPPERLIMIT',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'MEASURED',0,2
	.word	999
	.byte	12,4,2,35,2,11
	.byte	'reserved_28',0,1
	.word	448
	.byte	4,0,2,35,3,0,12,16,191,3,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	24992
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_LIN_CON_Bits',0,16,216,2,16,4,11
	.byte	'reserved_0',0,4
	.word	425
	.byte	23,9,2,35,0,11
	.byte	'CSI',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'CSEN',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'MS',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'ABD',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	448
	.byte	4,0,2,35,3,0,12,16,191,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	25146
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_LIN_BTIMER_Bits',0,16,209,2,16,4,11
	.byte	'BREAK',0,1
	.word	448
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	425
	.byte	26,0,2,35,0,0,12,16,183,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	25346
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_LIN_HTIMER_Bits',0,16,228,2,16,4,11
	.byte	'HEADER',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	425
	.byte	24,0,2,35,0,0,12,16,199,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	25460
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_LIN',0,16,135,5,25,12,13
	.byte	'CON',0
	.word	25306
	.byte	4,2,35,0,13
	.byte	'BTIMER',0
	.word	25420
	.byte	4,2,35,4,13
	.byte	'HTIMER',0
	.word	25535
	.byte	4,2,35,8,0,14
	.word	25575
	.byte	10
	.byte	'_Ifx_ASCLIN_FLAGS_Bits',0,16,148,1,16,4,11
	.byte	'TH',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'TR',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'RH',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'RR',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'FED',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'RED',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	999
	.byte	6,3,2,35,0,11
	.byte	'TWRQ',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'THRQ',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'TRRQ',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'PE',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'TC',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'FE',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'HT',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'RT',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'BD',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'LP',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'LA',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'LC',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'CE',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'RFO',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'RFU',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'RFL',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'TFO',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'TFL',0,1
	.word	448
	.byte	1,0,2,35,3,0,12,16,231,3,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	25648
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_FLAGSSET_Bits',0,16,241,1,16,4,11
	.byte	'THS',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'TRS',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'RHS',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'RRS',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'FEDS',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'REDS',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	999
	.byte	6,3,2,35,0,11
	.byte	'TWRQS',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'THRQS',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'TRRQS',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'PES',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'TCS',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'FES',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'HTS',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'RTS',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'BDS',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'LPS',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'LAS',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'LCS',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'CES',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'RFOS',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'RFUS',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'RFLS',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'TFOS',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'TFLS',0,1
	.word	448
	.byte	1,0,2,35,3,0,12,16,255,3,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	26134
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_FLAGSCLEAR_Bits',0,16,180,1,16,4,11
	.byte	'THC',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'TRC',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'RHC',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'RRC',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'FEDC',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'REDC',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	999
	.byte	6,3,2,35,0,11
	.byte	'TWRQC',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'THRQC',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'TRRQC',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'PEC',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'TCC',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'FEC',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'HTC',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'RTC',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'BDC',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'LPC',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'LAC',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'LCC',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'CEC',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'RFOC',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'RFUC',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'RFLC',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'TFOC',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'TFLC',0,1
	.word	448
	.byte	1,0,2,35,3,0,12,16,239,3,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	26647
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_FLAGSENABLE_Bits',0,16,212,1,16,4,11
	.byte	'THE',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'TRE',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'RHE',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'RRE',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'FEDE',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'REDE',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	999
	.byte	9,0,2,35,0,11
	.byte	'PEE',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'TCE',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'FEE',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'HTE',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'RTE',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'BDE',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'LPE',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'ABE',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'LCE',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'CEE',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'RFOE',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'RFUE',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'RFLE',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'TFOE',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'TFLE',0,1
	.word	448
	.byte	1,0,2,35,3,0,12,16,247,3,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27162
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_TXDATA_Bits',0,16,143,3,16,4,11
	.byte	'DATA',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,16,239,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27627
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_RXDATA_Bits',0,16,245,2,16,4,11
	.byte	'DATA',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,16,215,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27714
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_CSR_Bits',0,16,128,1,16,4,11
	.byte	'CLKSEL',0,1
	.word	448
	.byte	5,3,2,35,0,11
	.byte	'reserved_5',0,4
	.word	425
	.byte	26,1,2,35,0,11
	.byte	'CON',0,1
	.word	448
	.byte	1,0,2,35,3,0,12,16,215,3,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27801
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_RXDATAD_Bits',0,16,251,2,16,4,11
	.byte	'DATA',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,16,223,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	27924
	.byte	4,2,35,0,0,18,148,1
	.word	448
	.byte	19,147,1,0,10
	.byte	'_Ifx_ASCLIN_OCS_Bits',0,16,235,2,16,4,11
	.byte	'reserved_0',0,4
	.word	425
	.byte	24,8,2,35,0,11
	.byte	'SUS',0,1
	.word	448
	.byte	4,4,2,35,3,11
	.byte	'SUS_P',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'SUSSTA',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	448
	.byte	2,0,2,35,3,0,12,16,207,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28023
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_KRSTCLR_Bits',0,16,202,2,16,4,11
	.byte	'CLR',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	425
	.byte	31,0,2,35,0,0,12,16,175,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28186
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_KRST1_Bits',0,16,195,2,16,4,11
	.byte	'RST',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	425
	.byte	31,0,2,35,0,0,12,16,167,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28295
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_KRST0_Bits',0,16,187,2,16,4,11
	.byte	'RST',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'RSTSTAT',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	425
	.byte	30,0,2,35,0,0,12,16,159,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28402
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_ACCEN1_Bits',0,16,82,16,4,11
	.byte	'reserved_0',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,16,175,3,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28528
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN_ACCEN0_Bits',0,16,45,16,4,11
	.byte	'EN0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	448
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	448
	.byte	1,0,2,35,3,0,12,16,167,3,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28620
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_ASCLIN',0,16,153,5,25,128,2,13
	.byte	'CLC',0
	.word	23226
	.byte	4,2,35,0,13
	.byte	'IOCR',0
	.word	23521
	.byte	4,2,35,4,13
	.byte	'ID',0
	.word	23646
	.byte	4,2,35,8,13
	.byte	'TXFIFOCON',0
	.word	23871
	.byte	4,2,35,12,13
	.byte	'RXFIFOCON',0
	.word	24112
	.byte	4,2,35,16,13
	.byte	'BITCON',0
	.word	24333
	.byte	4,2,35,20,13
	.byte	'FRAMECON',0
	.word	24598
	.byte	4,2,35,24,13
	.byte	'DATCON',0
	.word	24795
	.byte	4,2,35,28,13
	.byte	'BRG',0
	.word	24952
	.byte	4,2,35,32,13
	.byte	'BRD',0
	.word	25106
	.byte	4,2,35,36,13
	.byte	'LIN',0
	.word	25643
	.byte	12,2,35,40,13
	.byte	'FLAGS',0
	.word	26094
	.byte	4,2,35,52,13
	.byte	'FLAGSSET',0
	.word	26607
	.byte	4,2,35,56,13
	.byte	'FLAGSCLEAR',0
	.word	27122
	.byte	4,2,35,60,13
	.byte	'FLAGSENABLE',0
	.word	27587
	.byte	4,2,35,64,13
	.byte	'TXDATA',0
	.word	27674
	.byte	4,2,35,68,13
	.byte	'RXDATA',0
	.word	27761
	.byte	4,2,35,72,13
	.byte	'CSR',0
	.word	27884
	.byte	4,2,35,76,13
	.byte	'RXDATAD',0
	.word	27972
	.byte	4,2,35,80,13
	.byte	'reserved_54',0
	.word	28012
	.byte	148,1,2,35,84,13
	.byte	'OCS',0
	.word	28146
	.byte	4,3,35,232,1,13
	.byte	'KRSTCLR',0
	.word	28255
	.byte	4,3,35,236,1,13
	.byte	'KRST1',0
	.word	28362
	.byte	4,3,35,240,1,13
	.byte	'KRST0',0
	.word	28488
	.byte	4,3,35,244,1,13
	.byte	'ACCEN1',0
	.word	28580
	.byte	4,3,35,248,1,13
	.byte	'ACCEN0',0
	.word	29152
	.byte	4,3,35,252,1,0,14
	.word	29192
	.byte	3
	.word	29634
	.byte	4
	.byte	'IfxAsclin_enableCts',0,3,15,228,13,17,1,1,5
	.byte	'asclin',0,15,228,13,49
	.word	29639
	.byte	5
	.byte	'enable',0,15,228,13,65
	.word	448
	.byte	6,0,15,15,123,9,1,16
	.byte	'IfxAsclin_CtsInputSelect_0',0,0,16
	.byte	'IfxAsclin_CtsInputSelect_1',0,1,16
	.byte	'IfxAsclin_CtsInputSelect_2',0,2,16
	.byte	'IfxAsclin_CtsInputSelect_3',0,3,0,4
	.byte	'IfxAsclin_setCtsInput',0,3,15,169,17,17,1,1,5
	.byte	'asclin',0,15,169,17,51
	.word	29639
	.byte	5
	.byte	'ctsi',0,15,169,17,84
	.word	29706
	.byte	6,0,15,15,181,2,9,1,16
	.byte	'IfxAsclin_RxInputSelect_0',0,0,16
	.byte	'IfxAsclin_RxInputSelect_1',0,1,16
	.byte	'IfxAsclin_RxInputSelect_2',0,2,16
	.byte	'IfxAsclin_RxInputSelect_3',0,3,16
	.byte	'IfxAsclin_RxInputSelect_4',0,4,16
	.byte	'IfxAsclin_RxInputSelect_5',0,5,16
	.byte	'IfxAsclin_RxInputSelect_6',0,6,16
	.byte	'IfxAsclin_RxInputSelect_7',0,7,0,4
	.byte	'IfxAsclin_setRxInput',0,3,15,191,18,17,1,1,5
	.byte	'asclin',0,15,191,18,50
	.word	29639
	.byte	5
	.byte	'alti',0,15,191,18,82
	.word	29890
	.byte	6,0,7
	.byte	'short int',0,2,5,7
	.byte	'long int',0,4,5,20,17,60,9,12,13
	.byte	'count',0
	.word	30182
	.byte	2,2,35,0,13
	.byte	'readerWaitx',0
	.word	30195
	.byte	4,2,35,2,13
	.byte	'writerWaitx',0
	.word	30195
	.byte	4,2,35,6,13
	.byte	'maxcount',0
	.word	30182
	.byte	2,2,35,10,0,14
	.word	448
	.byte	14
	.word	448
	.byte	10
	.byte	'_Fifo',0,17,73,16,28,13
	.byte	'buffer',0
	.word	339
	.byte	4,2,35,0,13
	.byte	'shared',0
	.word	30207
	.byte	12,2,35,4,13
	.byte	'startIndex',0
	.word	30182
	.byte	2,2,35,16,13
	.byte	'endIndex',0
	.word	30182
	.byte	2,2,35,18,13
	.byte	'size',0
	.word	30182
	.byte	2,2,35,20,13
	.byte	'elementSize',0
	.word	30182
	.byte	2,2,35,22,13
	.byte	'eventReader',0
	.word	30288
	.byte	1,2,35,24,13
	.byte	'eventWriter',0
	.word	30293
	.byte	1,2,35,25,0,3
	.word	30298
	.byte	8
	.byte	'Ifx_Fifo_readCount',0,3,17,206,1,22
	.word	30182
	.byte	1,1,5
	.byte	'fifo',0,17,206,1,51
	.word	30457
	.byte	6,0,10
	.byte	'_Ifx_STM_CLC_Bits',0,19,100,16,4,11
	.byte	'DISR',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'DISS',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'EDIS',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	425
	.byte	28,0,2,35,0,0,12,19,149,2,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30509
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_ID_Bits',0,19,142,1,16,4,11
	.byte	'MODREV',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	999
	.byte	16,0,2,35,2,0,12,19,181,2,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30665
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM0_Bits',0,19,192,1,16,4,11
	.byte	'STM31_0',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,19,229,2,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30787
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM1_Bits',0,19,204,1,16,4,11
	.byte	'STM35_4',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,19,245,2,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30872
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM2_Bits',0,19,210,1,16,4,11
	.byte	'STM39_8',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,19,253,2,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30957
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM3_Bits',0,19,216,1,16,4,11
	.byte	'STM43_12',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,19,133,3,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31042
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM4_Bits',0,19,222,1,16,4,11
	.byte	'STM47_16',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,19,141,3,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31128
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM5_Bits',0,19,228,1,16,4,11
	.byte	'STM51_20',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,19,149,3,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31214
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM6_Bits',0,19,234,1,16,4,11
	.byte	'STM63_32',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,19,157,3,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31300
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_CAP_Bits',0,19,88,16,4,11
	.byte	'STMCAP63_32',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,19,133,2,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31386
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_CMP_Bits',0,19,123,16,4,11
	.byte	'CMPVAL',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,19,165,2,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31473
	.byte	4,2,35,0,0,18,8
	.word	31515
	.byte	19,1,0,10
	.byte	'_Ifx_STM_CMCON_Bits',0,19,110,16,4,11
	.byte	'MSIZE0',0,1
	.word	448
	.byte	5,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	448
	.byte	3,0,2,35,0,11
	.byte	'MSTART0',0,1
	.word	448
	.byte	5,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	448
	.byte	3,0,2,35,1,11
	.byte	'MSIZE1',0,1
	.word	448
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	448
	.byte	3,0,2,35,2,11
	.byte	'MSTART1',0,1
	.word	448
	.byte	5,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	448
	.byte	3,0,2,35,3,0,12,19,157,2,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31564
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_ICR_Bits',0,19,129,1,16,4,11
	.byte	'CMP0EN',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'CMP0IR',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'CMP0OS',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'CMP1EN',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'CMP1IR',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'CMP1OS',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,4
	.word	425
	.byte	25,0,2,35,0,0,12,19,173,2,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	31795
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_ISCR_Bits',0,19,150,1,16,4,11
	.byte	'CMP0IRR',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'CMP0IRS',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'CMP1IRR',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'CMP1IRS',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	425
	.byte	28,0,2,35,0,0,12,19,189,2,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32012
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_TIM0SV_Bits',0,19,198,1,16,4,11
	.byte	'STM31_0',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,19,237,2,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32176
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_CAPSV_Bits',0,19,94,16,4,11
	.byte	'STMCAP63_32',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,19,141,2,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32263
	.byte	4,2,35,0,0,18,144,1
	.word	448
	.byte	19,143,1,0,10
	.byte	'_Ifx_STM_OCS_Bits',0,19,182,1,16,4,11
	.byte	'reserved_0',0,4
	.word	425
	.byte	24,8,2,35,0,11
	.byte	'SUS',0,1
	.word	448
	.byte	4,4,2,35,3,11
	.byte	'SUS_P',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'SUSSTA',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	448
	.byte	2,0,2,35,3,0,12,19,221,2,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32363
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_KRSTCLR_Bits',0,19,175,1,16,4,11
	.byte	'CLR',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	425
	.byte	31,0,2,35,0,0,12,19,213,2,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32523
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_KRST1_Bits',0,19,168,1,16,4,11
	.byte	'RST',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	425
	.byte	31,0,2,35,0,0,12,19,205,2,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32629
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_KRST0_Bits',0,19,160,1,16,4,11
	.byte	'RST',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'RSTSTAT',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	425
	.byte	30,0,2,35,0,0,12,19,197,2,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32733
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_ACCEN1_Bits',0,19,82,16,4,11
	.byte	'reserved_0',0,4
	.word	425
	.byte	32,0,2,35,0,0,12,19,253,1,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32856
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM_ACCEN0_Bits',0,19,45,16,4,11
	.byte	'EN0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	448
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	448
	.byte	1,0,2,35,3,0,12,19,245,1,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	32945
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_STM',0,19,173,3,25,128,2,13
	.byte	'CLC',0
	.word	30625
	.byte	4,2,35,0,13
	.byte	'reserved_4',0
	.word	3615
	.byte	4,2,35,4,13
	.byte	'ID',0
	.word	30747
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	3615
	.byte	4,2,35,12,13
	.byte	'TIM0',0
	.word	30832
	.byte	4,2,35,16,13
	.byte	'TIM1',0
	.word	30917
	.byte	4,2,35,20,13
	.byte	'TIM2',0
	.word	31002
	.byte	4,2,35,24,13
	.byte	'TIM3',0
	.word	31088
	.byte	4,2,35,28,13
	.byte	'TIM4',0
	.word	31174
	.byte	4,2,35,32,13
	.byte	'TIM5',0
	.word	31260
	.byte	4,2,35,36,13
	.byte	'TIM6',0
	.word	31346
	.byte	4,2,35,40,13
	.byte	'CAP',0
	.word	31433
	.byte	4,2,35,44,13
	.byte	'CMP',0
	.word	31555
	.byte	8,2,35,48,13
	.byte	'CMCON',0
	.word	31755
	.byte	4,2,35,56,13
	.byte	'ICR',0
	.word	31972
	.byte	4,2,35,60,13
	.byte	'ISCR',0
	.word	32136
	.byte	4,2,35,64,13
	.byte	'reserved_44',0
	.word	5774
	.byte	12,2,35,68,13
	.byte	'TIM0SV',0
	.word	32223
	.byte	4,2,35,80,13
	.byte	'CAPSV',0
	.word	32312
	.byte	4,2,35,84,13
	.byte	'reserved_58',0
	.word	32352
	.byte	144,1,2,35,88,13
	.byte	'OCS',0
	.word	32483
	.byte	4,3,35,232,1,13
	.byte	'KRSTCLR',0
	.word	32589
	.byte	4,3,35,236,1,13
	.byte	'KRST1',0
	.word	32693
	.byte	4,3,35,240,1,13
	.byte	'KRST0',0
	.word	32816
	.byte	4,3,35,244,1,13
	.byte	'ACCEN1',0
	.word	32905
	.byte	4,3,35,248,1,13
	.byte	'ACCEN0',0
	.word	33474
	.byte	4,3,35,252,1,0,14
	.word	33514
	.byte	3
	.word	33934
	.byte	8
	.byte	'IfxStm_get',0,3,18,162,4,19
	.word	307
	.byte	1,1,5
	.byte	'stm',0,18,162,4,39
	.word	33939
	.byte	6,0,8
	.byte	'IfxStm_getFrequency',0,3,18,179,4,20
	.word	221
	.byte	1,1,5
	.byte	'stm',0,18,179,4,49
	.word	33939
	.byte	17,6,6,0,0,8
	.byte	'IfxStm_getLower',0,3,18,190,4,19
	.word	2378
	.byte	1,1,5
	.byte	'stm',0,18,190,4,44
	.word	33939
	.byte	6,0
.L182:
	.byte	8
	.byte	'disableInterrupts',0,3,20,108,20
	.word	448
	.byte	1,1
.L183:
	.byte	17,6,0,0
.L191:
	.byte	4
	.byte	'enableInterrupts',0,3,20,128,1,17,1,1
.L194:
	.byte	17,6,0,0
.L200:
	.byte	4
	.byte	'restoreInterrupts',0,3,20,142,1,17,1,1
.L202:
	.byte	5
	.byte	'enabled',0,20,142,1,43
	.word	448
.L204:
	.byte	17,6,0,0,7
	.byte	'long long int',0,8,5,8
	.byte	'getDeadLine',0,3,20,164,2,25
	.word	34184
	.byte	1,1,5
	.byte	'timeout',0,20,164,2,50
	.word	34184
	.byte	17,6,0,0,8
	.byte	'isDeadLine',0,3,20,211,2,20
	.word	448
	.byte	1,1,5
	.byte	'deadLine',0,20,211,2,44
	.word	34184
	.byte	17,6,0,0,8
	.byte	'now',0,3,20,221,1,25
	.word	34184
	.byte	1,1,17,6,6,6,0,0,8
	.byte	'nowWithoutCriticalSection',0,3,20,240,1,25
	.word	34184
	.byte	1,1,17,6,0,0,21
	.word	441
	.byte	22
	.byte	'__c11_atomic_thread_fence',0,1,1,1,1,23
	.word	34355
	.byte	0,14
	.word	425
	.byte	3
	.word	425
	.byte	24
	.byte	'__cmpswapw',0
	.word	34397
	.byte	1,1,1,1,25
	.byte	'p',0
	.word	34402
	.byte	25
	.byte	'value',0
	.word	425
	.byte	25
	.byte	'compare',0
	.word	425
	.byte	0,14
	.word	441
	.byte	24
	.byte	'__mfcr',0
	.word	34459
	.byte	1,1,1,1,23
	.word	441
	.byte	0,26
	.byte	'__nop',0,1,1,1,1,26
	.byte	'__disable',0,1,1,1,1,26
	.byte	'__enable',0,1,1,1,1,27
	.word	169
	.byte	28
	.word	195
	.byte	6,0,27
	.word	230
	.byte	28
	.word	262
	.byte	6,0,27
	.word	275
	.byte	6,0,27
	.word	344
	.byte	28
	.word	363
	.byte	6,0,27
	.word	379
	.byte	28
	.word	394
	.byte	28
	.word	408
	.byte	6,0,27
	.word	804
	.byte	28
	.word	832
	.byte	6,0,27
	.word	1569
	.byte	28
	.word	1609
	.byte	28
	.word	1627
	.byte	6,0,27
	.word	1647
	.byte	28
	.word	1690
	.byte	6,0,27
	.word	1710
	.byte	28
	.word	1748
	.byte	28
	.word	1766
	.byte	6,0,27
	.word	1786
	.byte	28
	.word	1827
	.byte	6,0,27
	.word	1847
	.byte	28
	.word	1898
	.byte	6,0,27
	.word	1918
	.byte	6,0,27
	.word	2025
	.byte	6,0,27
	.word	2135
	.byte	6,0,27
	.word	2169
	.byte	6,0,27
	.word	2211
	.byte	17,29
	.word	2169
	.byte	30
	.word	2209
	.byte	0,6,0,0,27
	.word	2252
	.byte	6,0,27
	.word	2286
	.byte	6,0,27
	.word	2326
	.byte	28
	.word	2359
	.byte	6,0,27
	.word	2399
	.byte	28
	.word	2440
	.byte	6,0,27
	.word	2459
	.byte	28
	.word	2514
	.byte	6,0,27
	.word	2533
	.byte	28
	.word	2573
	.byte	28
	.word	2590
	.byte	17,6,0,0,27
	.word	10492
	.byte	28
	.word	10524
	.byte	28
	.word	10538
	.byte	28
	.word	10556
	.byte	6,0,27
	.word	10859
	.byte	28
	.word	10892
	.byte	28
	.word	10906
	.byte	28
	.word	10924
	.byte	28
	.word	10938
	.byte	6,0,27
	.word	11058
	.byte	28
	.word	11086
	.byte	28
	.word	11100
	.byte	28
	.word	11118
	.byte	6,0,15,21,79,9,1,16
	.byte	'IfxPort_Index_none',0,127,16
	.byte	'IfxPort_Index_00',0,0,16
	.byte	'IfxPort_Index_02',0,2,16
	.byte	'IfxPort_Index_10',0,10,16
	.byte	'IfxPort_Index_11',0,11,16
	.byte	'IfxPort_Index_13',0,13,16
	.byte	'IfxPort_Index_14',0,14,16
	.byte	'IfxPort_Index_15',0,15,16
	.byte	'IfxPort_Index_20',0,20,16
	.byte	'IfxPort_Index_21',0,21,16
	.byte	'IfxPort_Index_22',0,22,16
	.byte	'IfxPort_Index_23',0,23,16
	.byte	'IfxPort_Index_32',0,32,16
	.byte	'IfxPort_Index_33',0,33,0,31
	.byte	'IfxPort_getAddress',0,9,187,3,19
	.word	10362
	.byte	1,1,1,1,5
	.byte	'port',0,9,187,3,52
	.word	34856
	.byte	0,27
	.word	11136
	.byte	6,0,27
	.word	22941
	.byte	28
	.word	22985
	.byte	28
	.word	22998
	.byte	28
	.word	23017
	.byte	6,0,27
	.word	23036
	.byte	28
	.word	23073
	.byte	28
	.word	23086
	.byte	6,0,15,22,92,9,1,16
	.byte	'IfxScuEru_InputChannel_0',0,0,16
	.byte	'IfxScuEru_InputChannel_1',0,1,16
	.byte	'IfxScuEru_InputChannel_2',0,2,16
	.byte	'IfxScuEru_InputChannel_3',0,3,16
	.byte	'IfxScuEru_InputChannel_4',0,4,16
	.byte	'IfxScuEru_InputChannel_5',0,5,16
	.byte	'IfxScuEru_InputChannel_6',0,6,16
	.byte	'IfxScuEru_InputChannel_7',0,7,0,32
	.byte	'IfxScuEru_clearEventFlag',0,22,189,1,17,1,1,1,1,5
	.byte	'inputChannel',0,22,189,1,65
	.word	35223
	.byte	0,15,23,27,9,1,16
	.byte	'STM0',0,0,16
	.byte	'STM1',0,1,0,32
	.byte	'systick_delay',0,23,34,6,1,1,1,1,5
	.byte	'stmn',0,23,34,30
	.word	35502
	.byte	5
	.byte	'time',0,23,34,43
	.word	2378
	.byte	0,15,25,49,9,2,16
	.byte	'P00_0',0,0,16
	.byte	'P00_1',0,1,16
	.byte	'P00_2',0,2,16
	.byte	'P00_3',0,3,16
	.byte	'P00_4',0,4,16
	.byte	'P00_5',0,5,16
	.byte	'P00_6',0,6,16
	.byte	'P00_7',0,7,16
	.byte	'P00_8',0,8,16
	.byte	'P00_9',0,9,16
	.byte	'P00_10',0,10,16
	.byte	'P00_11',0,11,16
	.byte	'P00_12',0,12,16
	.byte	'P00_13',0,13,16
	.byte	'P00_14',0,14,16
	.byte	'P00_15',0,15,16
	.byte	'P02_0',0,192,0,16
	.byte	'P02_1',0,193,0,16
	.byte	'P02_2',0,194,0,16
	.byte	'P02_3',0,195,0,16
	.byte	'P02_4',0,196,0,16
	.byte	'P02_5',0,197,0,16
	.byte	'P02_6',0,198,0,16
	.byte	'P02_7',0,199,0,16
	.byte	'P02_8',0,200,0,16
	.byte	'P02_9',0,201,0,16
	.byte	'P02_10',0,202,0,16
	.byte	'P02_11',0,203,0,16
	.byte	'P02_12',0,204,0,16
	.byte	'P02_13',0,205,0,16
	.byte	'P02_14',0,206,0,16
	.byte	'P02_15',0,207,0,16
	.byte	'P10_0',0,192,2,16
	.byte	'P10_1',0,193,2,16
	.byte	'P10_2',0,194,2,16
	.byte	'P10_3',0,195,2,16
	.byte	'P10_4',0,196,2,16
	.byte	'P10_5',0,197,2,16
	.byte	'P10_6',0,198,2,16
	.byte	'P10_7',0,199,2,16
	.byte	'P10_8',0,200,2,16
	.byte	'P10_9',0,201,2,16
	.byte	'P10_10',0,202,2,16
	.byte	'P10_11',0,203,2,16
	.byte	'P10_12',0,204,2,16
	.byte	'P10_13',0,205,2,16
	.byte	'P10_14',0,206,2,16
	.byte	'P10_15',0,207,2,16
	.byte	'P11_0',0,224,2,16
	.byte	'P11_1',0,225,2,16
	.byte	'P11_2',0,226,2,16
	.byte	'P11_3',0,227,2,16
	.byte	'P11_4',0,228,2,16
	.byte	'P11_5',0,229,2,16
	.byte	'P11_6',0,230,2,16
	.byte	'P11_7',0,231,2,16
	.byte	'P11_8',0,232,2,16
	.byte	'P11_9',0,233,2,16
	.byte	'P11_10',0,234,2,16
	.byte	'P11_11',0,235,2,16
	.byte	'P11_12',0,236,2,16
	.byte	'P11_13',0,237,2,16
	.byte	'P11_14',0,238,2,16
	.byte	'P11_15',0,239,2,16
	.byte	'P13_0',0,160,3,16
	.byte	'P13_1',0,161,3,16
	.byte	'P13_2',0,162,3,16
	.byte	'P13_3',0,163,3,16
	.byte	'P13_4',0,164,3,16
	.byte	'P13_5',0,165,3,16
	.byte	'P13_6',0,166,3,16
	.byte	'P13_7',0,167,3,16
	.byte	'P13_8',0,168,3,16
	.byte	'P13_9',0,169,3,16
	.byte	'P13_10',0,170,3,16
	.byte	'P13_11',0,171,3,16
	.byte	'P13_12',0,172,3,16
	.byte	'P13_13',0,173,3,16
	.byte	'P13_14',0,174,3,16
	.byte	'P13_15',0,175,3,16
	.byte	'P14_0',0,192,3,16
	.byte	'P14_1',0,193,3,16
	.byte	'P14_2',0,194,3,16
	.byte	'P14_3',0,195,3,16
	.byte	'P14_4',0,196,3,16
	.byte	'P14_5',0,197,3,16
	.byte	'P14_6',0,198,3,16
	.byte	'P14_7',0,199,3,16
	.byte	'P14_8',0,200,3,16
	.byte	'P14_9',0,201,3,16
	.byte	'P14_10',0,202,3,16
	.byte	'P14_11',0,203,3,16
	.byte	'P14_12',0,204,3,16
	.byte	'P14_13',0,205,3,16
	.byte	'P14_14',0,206,3,16
	.byte	'P14_15',0,207,3,16
	.byte	'P15_0',0,224,3,16
	.byte	'P15_1',0,225,3,16
	.byte	'P15_2',0,226,3,16
	.byte	'P15_3',0,227,3,16
	.byte	'P15_4',0,228,3,16
	.byte	'P15_5',0,229,3,16
	.byte	'P15_6',0,230,3,16
	.byte	'P15_7',0,231,3,16
	.byte	'P15_8',0,232,3,16
	.byte	'P15_9',0,233,3,16
	.byte	'P15_10',0,234,3,16
	.byte	'P15_11',0,235,3,16
	.byte	'P15_12',0,236,3,16
	.byte	'P15_13',0,237,3,16
	.byte	'P15_14',0,238,3,16
	.byte	'P15_15',0,239,3,16
	.byte	'P20_0',0,128,5,16
	.byte	'P20_1',0,129,5,16
	.byte	'P20_2',0,130,5,16
	.byte	'P20_3',0,131,5,16
	.byte	'P20_4',0,132,5,16
	.byte	'P20_5',0,133,5,16
	.byte	'P20_6',0,134,5,16
	.byte	'P20_7',0,135,5,16
	.byte	'P20_8',0,136,5,16
	.byte	'P20_9',0,137,5,16
	.byte	'P20_10',0,138,5,16
	.byte	'P20_11',0,139,5,16
	.byte	'P20_12',0,140,5,16
	.byte	'P20_13',0,141,5,16
	.byte	'P20_14',0,142,5,16
	.byte	'P20_15',0,143,5,16
	.byte	'P21_0',0,160,5,16
	.byte	'P21_1',0,161,5,16
	.byte	'P21_2',0,162,5,16
	.byte	'P21_3',0,163,5,16
	.byte	'P21_4',0,164,5,16
	.byte	'P21_5',0,165,5,16
	.byte	'P21_6',0,166,5,16
	.byte	'P21_7',0,167,5,16
	.byte	'P21_8',0,168,5,16
	.byte	'P21_9',0,169,5,16
	.byte	'P21_10',0,170,5,16
	.byte	'P21_11',0,171,5,16
	.byte	'P21_12',0,172,5,16
	.byte	'P21_13',0,173,5,16
	.byte	'P21_14',0,174,5,16
	.byte	'P21_15',0,175,5,16
	.byte	'P22_0',0,192,5,16
	.byte	'P22_1',0,193,5,16
	.byte	'P22_2',0,194,5,16
	.byte	'P22_3',0,195,5,16
	.byte	'P22_4',0,196,5,16
	.byte	'P22_5',0,197,5,16
	.byte	'P22_6',0,198,5,16
	.byte	'P22_7',0,199,5,16
	.byte	'P22_8',0,200,5,16
	.byte	'P22_9',0,201,5,16
	.byte	'P22_10',0,202,5,16
	.byte	'P22_11',0,203,5,16
	.byte	'P22_12',0,204,5,16
	.byte	'P22_13',0,205,5,16
	.byte	'P22_14',0,206,5,16
	.byte	'P22_15',0,207,5,16
	.byte	'P23_0',0,224,5,16
	.byte	'P23_1',0,225,5,16
	.byte	'P23_2',0,226,5,16
	.byte	'P23_3',0,227,5,16
	.byte	'P23_4',0,228,5,16
	.byte	'P23_5',0,229,5,16
	.byte	'P23_6',0,230,5,16
	.byte	'P23_7',0,231,5,16
	.byte	'P23_8',0,232,5,16
	.byte	'P23_9',0,233,5,16
	.byte	'P23_10',0,234,5,16
	.byte	'P23_11',0,235,5,16
	.byte	'P23_12',0,236,5,16
	.byte	'P23_13',0,237,5,16
	.byte	'P23_14',0,238,5,16
	.byte	'P23_15',0,239,5,16
	.byte	'P32_0',0,128,8,16
	.byte	'P32_1',0,129,8,16
	.byte	'P32_2',0,130,8,16
	.byte	'P32_3',0,131,8,16
	.byte	'P32_4',0,132,8,16
	.byte	'P32_5',0,133,8,16
	.byte	'P32_6',0,134,8,16
	.byte	'P32_7',0,135,8,16
	.byte	'P32_8',0,136,8,16
	.byte	'P32_9',0,137,8,16
	.byte	'P32_10',0,138,8,16
	.byte	'P32_11',0,139,8,16
	.byte	'P32_12',0,140,8,16
	.byte	'P32_13',0,141,8,16
	.byte	'P32_14',0,142,8,16
	.byte	'P32_15',0,143,8,16
	.byte	'P33_0',0,160,8,16
	.byte	'P33_1',0,161,8,16
	.byte	'P33_2',0,162,8,16
	.byte	'P33_3',0,163,8,16
	.byte	'P33_4',0,164,8,16
	.byte	'P33_5',0,165,8,16
	.byte	'P33_6',0,166,8,16
	.byte	'P33_7',0,167,8,16
	.byte	'P33_8',0,168,8,16
	.byte	'P33_9',0,169,8,16
	.byte	'P33_10',0,170,8,16
	.byte	'P33_11',0,171,8,16
	.byte	'P33_12',0,172,8,16
	.byte	'P33_13',0,173,8,16
	.byte	'P33_14',0,174,8,16
	.byte	'P33_15',0,175,8,0,15,25,95,9,1,16
	.byte	'GPI',0,0,16
	.byte	'GPO',0,1,0,15,24,29,9,1,16
	.byte	'NO_PULL',0,0,16
	.byte	'PULLUP',0,1,16
	.byte	'PULLDOWN',0,2,16
	.byte	'PUSHPULL',0,3,16
	.byte	'OPENDRAIN',0,4,0,32
	.byte	'gpio_init',0,24,52,6,1,1,1,1,5
	.byte	'pin',0,24,52,25
	.word	35571
	.byte	5
	.byte	'dir',0,24,52,43
	.word	37511
	.byte	5
	.byte	'dat',0,24,52,54
	.word	448
	.byte	5
	.byte	'pinconf',0,24,52,73
	.word	37529
	.byte	0,15,26,34,9,1,16
	.byte	'ERU_CH0_REQ4_P10_7',0,0,16
	.byte	'ERU_CH0_REQ0_P15_4',0,1,16
	.byte	'ERU_CH1_REQ5_P10_8',0,3,16
	.byte	'ERU_CH1_REQ10_P14_3',0,4,16
	.byte	'ERU_CH2_REQ7_P00_4',0,6,16
	.byte	'ERU_CH2_REQ14_P02_1',0,7,16
	.byte	'ERU_CH2_REQ2_P10_2',0,8,16
	.byte	'ERU_CH3_REQ6_P02_0',0,9,16
	.byte	'ERU_CH3_REQ3_P10_3',0,10,16
	.byte	'ERU_CH3_REQ15_P14_1',0,11,16
	.byte	'ERU_CH4_REQ13_P15_5',0,12,16
	.byte	'ERU_CH4_REQ8_P33_7',0,13,16
	.byte	'ERU_CH5_REQ1_P15_8',0,15,16
	.byte	'ERU_CH6_REQ12_P11_10',0,18,16
	.byte	'ERU_CH6_REQ9_P20_0',0,19,16
	.byte	'ERU_CH7_REQ16_P15_1',0,21,16
	.byte	'ERU_CH7_REQ11_P20_9',0,22,0,15,26,27,9,1,16
	.byte	'RISING',0,0,16
	.byte	'FALLING',0,1,16
	.byte	'BOTH',0,2,0,32
	.byte	'eru_init',0,26,70,6,1,1,1,1,5
	.byte	'eru_pin',0,26,70,28
	.word	37659
	.byte	5
	.byte	'trigger',0,26,70,50
	.word	38030
	.byte	0
.L235:
	.byte	3
	.word	448
	.byte	31
	.byte	'eru_dma_init',0,27,34,7
	.word	448
	.byte	1,1,1,1,5
	.byte	'dma_ch',0,27,34,37
	.word	21865
	.byte	5
	.byte	'source_addr',0,27,34,52
	.word	38112
	.byte	5
	.byte	'destination_addr',0,27,34,72
	.word	38112
	.byte	5
	.byte	'eru_pin',0,27,34,103
	.word	37659
	.byte	5
	.byte	'trigger',0,27,34,125
	.word	38030
	.byte	5
	.byte	'dma_count',0,27,34,141,1
	.word	999
	.byte	0,32
	.byte	'dma_stop',0,27,35,6,1,1,1,1,5
	.byte	'dma_ch',0,27,35,32
	.word	21865
	.byte	0,32
	.byte	'dma_start',0,27,36,6,1,1,1,1,5
	.byte	'dma_ch',0,27,36,33
	.word	21865
	.byte	0,27
	.word	29644
	.byte	28
	.word	29672
	.byte	28
	.word	29688
	.byte	6,0,27
	.word	29828
	.byte	28
	.word	29858
	.byte	28
	.word	29874
	.byte	6,0,27
	.word	30121
	.byte	28
	.word	30150
	.byte	28
	.word	30166
	.byte	6,0,27
	.word	30462
	.byte	28
	.word	30493
	.byte	6,0,27
	.word	33944
	.byte	28
	.word	33967
	.byte	6,0,27
	.word	33982
	.byte	28
	.word	34014
	.byte	17,17,29
	.word	11136
	.byte	30
	.word	11174
	.byte	0,0,6,0,0,27
	.word	34032
	.byte	28
	.word	34060
	.byte	6,0,27
	.word	34075
	.byte	17,29
	.word	2211
	.byte	33
	.word	2248
	.byte	29
	.word	2169
	.byte	30
	.word	2209
	.byte	0,30
	.word	2249
	.byte	0,0,6,0,0,27
	.word	34108
	.byte	17,29
	.word	2252
	.byte	30
	.word	2284
	.byte	0,6,0,0,27
	.word	34137
	.byte	28
	.word	34163
	.byte	17,29
	.word	2326
	.byte	28
	.word	2359
	.byte	30
	.word	2376
	.byte	0,6,0,0,27
	.word	34201
	.byte	28
	.word	34225
	.byte	17,29
	.word	34291
	.byte	33
	.word	34307
	.byte	29
	.word	34075
	.byte	33
	.word	34104
	.byte	29
	.word	2211
	.byte	33
	.word	2248
	.byte	29
	.word	2169
	.byte	30
	.word	2209
	.byte	0,30
	.word	2249
	.byte	0,0,30
	.word	34105
	.byte	0,0,30
	.word	34308
	.byte	29
	.word	34137
	.byte	28
	.word	34163
	.byte	33
	.word	34180
	.byte	29
	.word	2326
	.byte	28
	.word	2359
	.byte	30
	.word	2376
	.byte	0,30
	.word	34181
	.byte	0,0,30
	.word	34309
	.byte	29
	.word	33944
	.byte	28
	.word	33967
	.byte	30
	.word	33980
	.byte	0,30
	.word	34310
	.byte	0,0,6,0,0,27
	.word	34246
	.byte	28
	.word	34269
	.byte	17,29
	.word	34291
	.byte	33
	.word	34307
	.byte	29
	.word	34075
	.byte	33
	.word	34104
	.byte	29
	.word	2211
	.byte	33
	.word	2248
	.byte	29
	.word	2169
	.byte	30
	.word	2209
	.byte	0,30
	.word	2249
	.byte	0,0,30
	.word	34105
	.byte	0,0,30
	.word	34308
	.byte	29
	.word	34137
	.byte	28
	.word	34163
	.byte	33
	.word	34180
	.byte	29
	.word	2326
	.byte	28
	.word	2359
	.byte	30
	.word	2376
	.byte	0,30
	.word	34181
	.byte	0,0,30
	.word	34309
	.byte	29
	.word	33944
	.byte	28
	.word	33967
	.byte	30
	.word	33980
	.byte	0,30
	.word	34310
	.byte	0,0,6,0,0,27
	.word	34291
	.byte	17,29
	.word	34075
	.byte	33
	.word	34104
	.byte	29
	.word	2211
	.byte	33
	.word	2248
	.byte	29
	.word	2169
	.byte	30
	.word	2209
	.byte	0,30
	.word	2249
	.byte	0,0,30
	.word	34105
	.byte	0,0,6,29
	.word	34137
	.byte	28
	.word	34163
	.byte	33
	.word	34180
	.byte	29
	.word	2326
	.byte	28
	.word	2359
	.byte	30
	.word	2376
	.byte	0,30
	.word	34181
	.byte	0,0,6,29
	.word	33944
	.byte	28
	.word	33967
	.byte	30
	.word	33980
	.byte	0,6,0,0,27
	.word	34313
	.byte	17,29
	.word	33944
	.byte	28
	.word	33967
	.byte	30
	.word	33980
	.byte	0,6,0,0
.L153:
	.byte	15,28,44,9,1,16
	.byte	'UART_0',0,0,16
	.byte	'UART_1',0,1,16
	.byte	'UART_2',0,2,16
	.byte	'UART_3',0,3,0,15,28,54,9,1,16
	.byte	'UART0_TX_P14_0',0,0,16
	.byte	'UART0_TX_P14_1',0,1,16
	.byte	'UART0_TX_P15_2',0,2,16
	.byte	'UART0_TX_P15_3',0,3,16
	.byte	'UART0_RX_P14_1',0,4,16
	.byte	'UART0_RX_P15_3',0,5,16
	.byte	'UART1_TX_P02_2',0,6,16
	.byte	'UART1_TX_P11_12',0,7,16
	.byte	'UART1_TX_P14_10',0,8,16
	.byte	'UART1_TX_P15_0',0,9,16
	.byte	'UART1_TX_P15_1',0,10,16
	.byte	'UART1_TX_P15_4',0,11,16
	.byte	'UART1_TX_P15_5',0,12,16
	.byte	'UART1_TX_P20_10',0,13,16
	.byte	'UART1_TX_P33_12',0,14,16
	.byte	'UART1_TX_P33_13',0,15,16
	.byte	'UART1_RX_P02_3',0,16,16
	.byte	'UART1_RX_P11_10',0,17,16
	.byte	'UART1_RX_P14_8',0,18,16
	.byte	'UART1_RX_P15_1',0,19,16
	.byte	'UART1_RX_P15_5',0,20,16
	.byte	'UART1_RX_P20_9',0,21,16
	.byte	'UART1_RX_P33_13',0,22,16
	.byte	'UART2_TX_P02_0',0,23,16
	.byte	'UART2_TX_P10_5',0,24,16
	.byte	'UART2_TX_P14_2',0,25,16
	.byte	'UART2_TX_P14_3',0,26,16
	.byte	'UART2_TX_P33_8',0,27,16
	.byte	'UART2_TX_P33_9',0,28,16
	.byte	'UART2_RX_P02_0',0,29,16
	.byte	'UART2_RX_P02_1',0,30,16
	.byte	'UART2_RX_P10_6',0,31,16
	.byte	'UART2_RX_P14_3',0,32,16
	.byte	'UART2_RX_P33_8',0,33,16
	.byte	'UART3_TX_P00_0',0,34,16
	.byte	'UART3_TX_P00_1',0,35,16
	.byte	'UART3_TX_P15_6',0,36,16
	.byte	'UART3_TX_P15_7',0,37,16
	.byte	'UART3_TX_P20_0',0,38,16
	.byte	'UART3_TX_P20_3',0,39,16
	.byte	'UART3_TX_P21_7',0,40,16
	.byte	'UART3_TX_P32_2',0,41,16
	.byte	'UART3_TX_P32_3',0,42,16
	.byte	'UART3_RX_P00_1',0,43,16
	.byte	'UART3_RX_P15_7',0,44,16
	.byte	'UART3_RX_P20_3',0,45,16
	.byte	'UART3_RX_P21_6',0,46,16
	.byte	'UART3_RX_P32_2',0,47,0,32
	.byte	'uart_init',0,28,87,6,1,1,1,1,5
	.byte	'uartn',0,28,87,27
	.word	38937
	.byte	5
	.byte	'baud',0,28,87,41
	.word	2378
	.byte	5
	.byte	'tx_pin',0,28,87,61
	.word	38979
	.byte	5
	.byte	'rx_pin',0,28,87,83
	.word	38979
	.byte	0,32
	.byte	'uart_putchar',0,28,88,6,1,1,1,1,5
	.byte	'uartn',0,28,88,30
	.word	38937
	.byte	5
	.byte	'dat',0,28,88,43
	.word	448
	.byte	0,32
	.byte	'uart_putbuff',0,28,89,6,1,1,1,1,5
	.byte	'uartn',0,28,89,30
	.word	38937
	.byte	5
	.byte	'buff',0,28,89,44
	.word	38112
	.byte	5
	.byte	'len',0,28,89,57
	.word	2378
	.byte	0,31
	.byte	'uart_query',0,28,92,7
	.word	448
	.byte	1,1,1,1,5
	.byte	'uartn',0,28,92,29
	.word	38937
	.byte	5
	.byte	'dat',0,28,92,43
	.word	38112
	.byte	0,18,4
	.word	30182
	.byte	19,1,0
.L155:
	.byte	3
	.word	40043
.L160:
	.byte	18,4
	.word	448
	.byte	19,3,0,10
	.byte	'_Ifx_CPU_ICR_Bits',0,29,246,2,16,4,11
	.byte	'CCPN',0,4
	.word	847
	.byte	10,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	847
	.byte	5,17,2,35,0,11
	.byte	'IE',0,4
	.word	847
	.byte	1,16,2,35,0,11
	.byte	'PIPN',0,4
	.word	847
	.byte	10,6,2,35,0,11
	.byte	'reserved_26',0,4
	.word	847
	.byte	6,0,2,35,0,0
.L189:
	.byte	12,29,223,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40066
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_CPU_CORE_ID_Bits',0,29,92,16,4,11
	.byte	'CORE_ID',0,4
	.word	847
	.byte	3,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	847
	.byte	29,0,2,35,0,0
.L213:
	.byte	12,29,223,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40223
	.byte	4,2,35,0,0,18,188,1
	.word	448
	.byte	19,187,1,0
.L240:
	.byte	3
	.word	40332
	.byte	34
	.byte	'__wchar_t',0,30,1,1
	.word	30182
	.byte	34
	.byte	'__size_t',0,30,1,1
	.word	425
	.byte	34
	.byte	'__ptrdiff_t',0,30,1,1
	.word	441
	.byte	35,1,3
	.word	40403
	.byte	34
	.byte	'__codeptr',0,30,1,1
	.word	40405
	.byte	34
	.byte	'boolean',0,31,101,29
	.word	448
	.byte	34
	.byte	'uint8',0,31,105,29
	.word	448
	.byte	34
	.byte	'uint16',0,31,109,29
	.word	999
	.byte	34
	.byte	'uint32',0,31,113,29
	.word	2378
	.byte	34
	.byte	'uint64',0,31,118,29
	.word	307
	.byte	34
	.byte	'sint16',0,31,126,29
	.word	30182
	.byte	34
	.byte	'sint32',0,31,131,1,29
	.word	30195
	.byte	34
	.byte	'sint64',0,31,138,1,29
	.word	34184
	.byte	34
	.byte	'float32',0,31,167,1,29
	.word	221
	.byte	34
	.byte	'pvoid',0,32,57,28
	.word	339
	.byte	34
	.byte	'Ifx_TickTime',0,32,79,28
	.word	34184
	.byte	34
	.byte	'Ifx_SizeT',0,32,92,16
	.word	30182
	.byte	34
	.byte	'Ifx_Priority',0,32,103,16
	.word	999
	.byte	15,32,130,1,9,1,16
	.byte	'Ifx_RxSel_a',0,0,16
	.byte	'Ifx_RxSel_b',0,1,16
	.byte	'Ifx_RxSel_c',0,2,16
	.byte	'Ifx_RxSel_d',0,3,16
	.byte	'Ifx_RxSel_e',0,4,16
	.byte	'Ifx_RxSel_f',0,5,16
	.byte	'Ifx_RxSel_g',0,6,16
	.byte	'Ifx_RxSel_h',0,7,0,34
	.byte	'Ifx_RxSel',0,32,140,1,3
	.word	40641
	.byte	15,32,164,1,9,1,16
	.byte	'Ifx_DataBufferMode_normal',0,0,16
	.byte	'Ifx_DataBufferMode_timeStampSingle',0,1,0,34
	.byte	'Ifx_DataBufferMode',0,32,169,1,2
	.word	40779
	.byte	34
	.byte	'IfxDma_ChannelId',0,14,156,1,3
	.word	21865
	.byte	34
	.byte	'Ifx_DMA_ACCEN00_Bits',0,13,79,3
	.word	11741
	.byte	34
	.byte	'Ifx_DMA_ACCEN01_Bits',0,13,85,3
	.word	12311
	.byte	34
	.byte	'Ifx_DMA_ACCEN10_Bits',0,13,122,3
	.word	12401
	.byte	34
	.byte	'Ifx_DMA_ACCEN11_Bits',0,13,128,1,3
	.word	12971
	.byte	34
	.byte	'Ifx_DMA_ACCEN20_Bits',0,13,165,1,3
	.word	13061
	.byte	34
	.byte	'Ifx_DMA_ACCEN21_Bits',0,13,171,1,3
	.word	13632
	.byte	34
	.byte	'Ifx_DMA_ACCEN30_Bits',0,13,208,1,3
	.word	13723
	.byte	34
	.byte	'Ifx_DMA_ACCEN31_Bits',0,13,214,1,3
	.word	14294
	.byte	34
	.byte	'Ifx_DMA_BLK_CLRE_Bits',0,13,230,1,3
	.word	14912
	.byte	34
	.byte	'Ifx_DMA_BLK_EER_Bits',0,13,243,1,3
	.word	14396
	.byte	34
	.byte	'Ifx_DMA_BLK_ERRSR_Bits',0,13,132,2,3
	.word	14620
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_ADICR_Bits',0,13,152,2,3
	.word	16824
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_CHCR_Bits',0,13,168,2,3
	.word	17140
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_CHSR_Bits',0,13,184,2,3
	.word	17510
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_DADR_Bits',0,13,190,2,3
	.word	16735
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R0_Bits',0,13,199,2,3
	.word	15375
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R1_Bits',0,13,208,2,3
	.word	15510
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R2_Bits',0,13,217,2,3
	.word	15645
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R3_Bits',0,13,226,2,3
	.word	15780
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R4_Bits',0,13,235,2,3
	.word	15915
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R5_Bits',0,13,244,2,3
	.word	16050
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R6_Bits',0,13,253,2,3
	.word	16185
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R7_Bits',0,13,134,3,3
	.word	16320
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_RDCRC_Bits',0,13,140,3,3
	.word	16464
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_SADR_Bits',0,13,146,3,3
	.word	16646
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_SDCRC_Bits',0,13,152,3,3
	.word	16555
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_SHADR_Bits',0,13,158,3,3
	.word	17419
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_SR_Bits',0,13,169,3,3
	.word	15195
	.byte	34
	.byte	'Ifx_DMA_CH_ADICR_Bits',0,13,189,3,3
	.word	19960
	.byte	34
	.byte	'Ifx_DMA_CH_CHCFGR_Bits',0,13,205,3,3
	.word	20272
	.byte	34
	.byte	'Ifx_DMA_CH_CHCSR_Bits',0,13,226,3,3
	.word	20636
	.byte	34
	.byte	'Ifx_DMA_CH_DADR_Bits',0,13,232,3,3
	.word	19875
	.byte	34
	.byte	'Ifx_DMA_CH_RDCRCR_Bits',0,13,238,3,3
	.word	19614
	.byte	34
	.byte	'Ifx_DMA_CH_SADR_Bits',0,13,244,3,3
	.word	19790
	.byte	34
	.byte	'Ifx_DMA_CH_SDCRCR_Bits',0,13,250,3,3
	.word	19702
	.byte	34
	.byte	'Ifx_DMA_CH_SHADR_Bits',0,13,128,4,3
	.word	20549
	.byte	34
	.byte	'Ifx_DMA_CLC_Bits',0,13,138,4,3
	.word	11176
	.byte	34
	.byte	'Ifx_DMA_ERRINTR_Bits',0,13,145,4,3
	.word	18340
	.byte	34
	.byte	'Ifx_DMA_HRR_Bits',0,13,152,4,3
	.word	18932
	.byte	34
	.byte	'Ifx_DMA_ID_Bits',0,13,160,4,3
	.word	11333
	.byte	34
	.byte	'Ifx_DMA_MEMCON_Bits',0,13,175,4,3
	.word	11464
	.byte	34
	.byte	'Ifx_DMA_MODE_Bits',0,13,182,4,3
	.word	18808
	.byte	34
	.byte	'Ifx_DMA_OTSS_Bits',0,13,191,4,3
	.word	18201
	.byte	34
	.byte	'Ifx_DMA_PRR0_Bits',0,13,200,4,3
	.word	18446
	.byte	34
	.byte	'Ifx_DMA_PRR1_Bits',0,13,209,4,3
	.word	18580
	.byte	34
	.byte	'Ifx_DMA_SUSACR_Bits',0,13,216,4,3
	.word	19172
	.byte	34
	.byte	'Ifx_DMA_SUSENR_Bits',0,13,223,4,3
	.word	19055
	.byte	34
	.byte	'Ifx_DMA_TIME_Bits',0,13,229,4,3
	.word	18714
	.byte	34
	.byte	'Ifx_DMA_TSR_Bits',0,13,248,4,3
	.word	19289
	.byte	34
	.byte	'Ifx_DMA_ACCEN00',0,13,133,5,3
	.word	12271
	.byte	34
	.byte	'Ifx_DMA_ACCEN01',0,13,141,5,3
	.word	12361
	.byte	34
	.byte	'Ifx_DMA_ACCEN10',0,13,149,5,3
	.word	12931
	.byte	34
	.byte	'Ifx_DMA_ACCEN11',0,13,157,5,3
	.word	13021
	.byte	34
	.byte	'Ifx_DMA_ACCEN20',0,13,165,5,3
	.word	13592
	.byte	34
	.byte	'Ifx_DMA_ACCEN21',0,13,173,5,3
	.word	13683
	.byte	34
	.byte	'Ifx_DMA_ACCEN30',0,13,181,5,3
	.word	14254
	.byte	34
	.byte	'Ifx_DMA_ACCEN31',0,13,189,5,3
	.word	14345
	.byte	34
	.byte	'Ifx_DMA_BLK_CLRE',0,13,197,5,3
	.word	15155
	.byte	34
	.byte	'Ifx_DMA_BLK_EER',0,13,205,5,3
	.word	14580
	.byte	34
	.byte	'Ifx_DMA_BLK_ERRSR',0,13,213,5,3
	.word	14872
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_ADICR',0,13,221,5,3
	.word	17100
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_CHCR',0,13,229,5,3
	.word	17379
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_CHSR',0,13,237,5,3
	.word	17743
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_DADR',0,13,245,5,3
	.word	16784
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R0',0,13,253,5,3
	.word	15470
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R1',0,13,133,6,3
	.word	15605
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R2',0,13,141,6,3
	.word	15740
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R3',0,13,149,6,3
	.word	15875
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R4',0,13,157,6,3
	.word	16010
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R5',0,13,165,6,3
	.word	16145
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R6',0,13,173,6,3
	.word	16280
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_R7',0,13,181,6,3
	.word	16415
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_RDCRC',0,13,189,6,3
	.word	16515
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_SADR',0,13,197,6,3
	.word	16695
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_SDCRC',0,13,205,6,3
	.word	16606
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_SHADR',0,13,213,6,3
	.word	17470
	.byte	34
	.byte	'Ifx_DMA_BLK_ME_SR',0,13,221,6,3
	.word	15335
	.byte	34
	.byte	'Ifx_DMA_CH_ADICR',0,13,229,6,3
	.word	20232
	.byte	34
	.byte	'Ifx_DMA_CH_CHCFGR',0,13,237,6,3
	.word	20509
	.byte	34
	.byte	'Ifx_DMA_CH_CHCSR',0,13,245,6,3
	.word	20943
	.byte	34
	.byte	'Ifx_DMA_CH_DADR',0,13,253,6,3
	.word	19920
	.byte	34
	.byte	'Ifx_DMA_CH_RDCRCR',0,13,133,7,3
	.word	19662
	.byte	34
	.byte	'Ifx_DMA_CH_SADR',0,13,141,7,3
	.word	19835
	.byte	34
	.byte	'Ifx_DMA_CH_SDCRCR',0,13,149,7,3
	.word	19750
	.byte	34
	.byte	'Ifx_DMA_CH_SHADR',0,13,157,7,3
	.word	20596
	.byte	34
	.byte	'Ifx_DMA_CLC',0,13,165,7,3
	.word	11293
	.byte	34
	.byte	'Ifx_DMA_ERRINTR',0,13,173,7,3
	.word	18406
	.byte	34
	.byte	'Ifx_DMA_HRR',0,13,181,7,3
	.word	18994
	.byte	34
	.byte	'Ifx_DMA_ID',0,13,189,7,3
	.word	11415
	.byte	34
	.byte	'Ifx_DMA_MEMCON',0,13,197,7,3
	.word	11692
	.byte	34
	.byte	'Ifx_DMA_MODE',0,13,205,7,3
	.word	18872
	.byte	34
	.byte	'Ifx_DMA_OTSS',0,13,213,7,3
	.word	18300
	.byte	34
	.byte	'Ifx_DMA_PRR0',0,13,221,7,3
	.word	18540
	.byte	34
	.byte	'Ifx_DMA_PRR1',0,13,229,7,3
	.word	18674
	.byte	34
	.byte	'Ifx_DMA_SUSACR',0,13,237,7,3
	.word	19239
	.byte	34
	.byte	'Ifx_DMA_SUSENR',0,13,245,7,3
	.word	19122
	.byte	34
	.byte	'Ifx_DMA_TIME',0,13,253,7,3
	.word	18757
	.byte	34
	.byte	'Ifx_DMA_TSR',0,13,133,8,3
	.word	19564
	.byte	14
	.word	17783
	.byte	34
	.byte	'Ifx_DMA_BLK_ME',0,13,165,8,3
	.word	43659
	.byte	14
	.word	18076
	.byte	34
	.byte	'Ifx_DMA_BLK',0,13,185,8,3
	.word	43688
	.byte	14
	.word	20983
	.byte	34
	.byte	'Ifx_DMA_CH',0,13,198,8,3
	.word	43714
	.byte	14
	.word	21149
	.byte	34
	.byte	'Ifx_DMA',0,13,250,8,3
	.word	43739
	.byte	15,33,69,9,1,16
	.byte	'IfxSrc_Tos_cpu0',0,0,16
	.byte	'IfxSrc_Tos_cpu1',0,1,16
	.byte	'IfxSrc_Tos_dma',0,3,0,34
	.byte	'IfxSrc_Tos',0,33,74,3
	.word	43761
	.byte	34
	.byte	'Ifx_SRC_SRCR_Bits',0,4,62,3
	.word	465
	.byte	34
	.byte	'Ifx_SRC_SRCR',0,4,75,3
	.word	755
	.byte	10
	.byte	'_Ifx_SRC_AGBT',0,4,86,25,4,13
	.byte	'SR',0
	.word	755
	.byte	4,2,35,0,0,14
	.word	43886
	.byte	34
	.byte	'Ifx_SRC_AGBT',0,4,89,3
	.word	43918
	.byte	10
	.byte	'_Ifx_SRC_ASCLIN',0,4,92,25,12,13
	.byte	'TX',0
	.word	755
	.byte	4,2,35,0,13
	.byte	'RX',0
	.word	755
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	755
	.byte	4,2,35,8,0,14
	.word	43944
	.byte	34
	.byte	'Ifx_SRC_ASCLIN',0,4,97,3
	.word	44003
	.byte	10
	.byte	'_Ifx_SRC_BCUSPB',0,4,100,25,4,13
	.byte	'SBSRC',0
	.word	755
	.byte	4,2,35,0,0,14
	.word	44031
	.byte	34
	.byte	'Ifx_SRC_BCUSPB',0,4,103,3
	.word	44068
	.byte	18,64
	.word	755
	.byte	19,15,0,10
	.byte	'_Ifx_SRC_CAN',0,4,106,25,64,13
	.byte	'INT',0
	.word	44096
	.byte	64,2,35,0,0,14
	.word	44105
	.byte	34
	.byte	'Ifx_SRC_CAN',0,4,109,3
	.word	44137
	.byte	10
	.byte	'_Ifx_SRC_CCU6',0,4,112,25,16,13
	.byte	'SR0',0
	.word	755
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	755
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	755
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	755
	.byte	4,2,35,12,0,14
	.word	44162
	.byte	34
	.byte	'Ifx_SRC_CCU6',0,4,118,3
	.word	44234
	.byte	18,8
	.word	755
	.byte	19,1,0,10
	.byte	'_Ifx_SRC_CERBERUS',0,4,121,25,8,13
	.byte	'SR',0
	.word	44260
	.byte	8,2,35,0,0,14
	.word	44269
	.byte	34
	.byte	'Ifx_SRC_CERBERUS',0,4,124,3
	.word	44305
	.byte	10
	.byte	'_Ifx_SRC_CIF',0,4,127,25,16,13
	.byte	'MI',0
	.word	755
	.byte	4,2,35,0,13
	.byte	'MIEP',0
	.word	755
	.byte	4,2,35,4,13
	.byte	'ISP',0
	.word	755
	.byte	4,2,35,8,13
	.byte	'MJPEG',0
	.word	755
	.byte	4,2,35,12,0,14
	.word	44335
	.byte	34
	.byte	'Ifx_SRC_CIF',0,4,133,1,3
	.word	44408
	.byte	10
	.byte	'_Ifx_SRC_CPU',0,4,136,1,25,4,13
	.byte	'SBSRC',0
	.word	755
	.byte	4,2,35,0,0,14
	.word	44434
	.byte	34
	.byte	'Ifx_SRC_CPU',0,4,139,1,3
	.word	44469
	.byte	18,192,1
	.word	755
	.byte	19,47,0,10
	.byte	'_Ifx_SRC_DMA',0,4,142,1,25,208,1,13
	.byte	'ERR',0
	.word	755
	.byte	4,2,35,0,13
	.byte	'reserved_4',0
	.word	5774
	.byte	12,2,35,4,13
	.byte	'CH',0
	.word	44495
	.byte	192,1,2,35,16,0,14
	.word	44505
	.byte	34
	.byte	'Ifx_SRC_DMA',0,4,147,1,3
	.word	44572
	.byte	10
	.byte	'_Ifx_SRC_DSADC',0,4,150,1,25,8,13
	.byte	'SRM',0
	.word	755
	.byte	4,2,35,0,13
	.byte	'SRA',0
	.word	755
	.byte	4,2,35,4,0,14
	.word	44598
	.byte	34
	.byte	'Ifx_SRC_DSADC',0,4,154,1,3
	.word	44646
	.byte	10
	.byte	'_Ifx_SRC_EMEM',0,4,157,1,25,4,13
	.byte	'SR',0
	.word	755
	.byte	4,2,35,0,0,14
	.word	44674
	.byte	34
	.byte	'Ifx_SRC_EMEM',0,4,160,1,3
	.word	44707
	.byte	18,40
	.word	448
	.byte	19,39,0,10
	.byte	'_Ifx_SRC_ERAY',0,4,163,1,25,80,13
	.byte	'INT',0
	.word	44260
	.byte	8,2,35,0,13
	.byte	'TINT',0
	.word	44260
	.byte	8,2,35,8,13
	.byte	'NDAT',0
	.word	44260
	.byte	8,2,35,16,13
	.byte	'MBSC',0
	.word	44260
	.byte	8,2,35,24,13
	.byte	'OBUSY',0
	.word	755
	.byte	4,2,35,32,13
	.byte	'IBUSY',0
	.word	755
	.byte	4,2,35,36,13
	.byte	'reserved_28',0
	.word	44734
	.byte	40,2,35,40,0,14
	.word	44743
	.byte	34
	.byte	'Ifx_SRC_ERAY',0,4,172,1,3
	.word	44870
	.byte	10
	.byte	'_Ifx_SRC_ETH',0,4,175,1,25,4,13
	.byte	'SR',0
	.word	755
	.byte	4,2,35,0,0,14
	.word	44897
	.byte	34
	.byte	'Ifx_SRC_ETH',0,4,178,1,3
	.word	44929
	.byte	10
	.byte	'_Ifx_SRC_FCE',0,4,181,1,25,4,13
	.byte	'SR',0
	.word	755
	.byte	4,2,35,0,0,14
	.word	44955
	.byte	34
	.byte	'Ifx_SRC_FCE',0,4,184,1,3
	.word	44987
	.byte	10
	.byte	'_Ifx_SRC_FFT',0,4,187,1,25,12,13
	.byte	'DONE',0
	.word	755
	.byte	4,2,35,0,13
	.byte	'ERR',0
	.word	755
	.byte	4,2,35,4,13
	.byte	'RFS',0
	.word	755
	.byte	4,2,35,8,0,14
	.word	45013
	.byte	34
	.byte	'Ifx_SRC_FFT',0,4,192,1,3
	.word	45073
	.byte	18,16
	.word	448
	.byte	19,15,0,10
	.byte	'_Ifx_SRC_GPSR',0,4,195,1,25,32,13
	.byte	'SR0',0
	.word	755
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	755
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	755
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	755
	.byte	4,2,35,12,13
	.byte	'reserved_10',0
	.word	45099
	.byte	16,2,35,16,0,14
	.word	45108
	.byte	34
	.byte	'Ifx_SRC_GPSR',0,4,202,1,3
	.word	45202
	.byte	10
	.byte	'_Ifx_SRC_GPT12',0,4,205,1,25,48,13
	.byte	'CIRQ',0
	.word	755
	.byte	4,2,35,0,13
	.byte	'T2',0
	.word	755
	.byte	4,2,35,4,13
	.byte	'T3',0
	.word	755
	.byte	4,2,35,8,13
	.byte	'T4',0
	.word	755
	.byte	4,2,35,12,13
	.byte	'T5',0
	.word	755
	.byte	4,2,35,16,13
	.byte	'T6',0
	.word	755
	.byte	4,2,35,20,13
	.byte	'reserved_18',0
	.word	4805
	.byte	24,2,35,24,0,14
	.word	45229
	.byte	34
	.byte	'Ifx_SRC_GPT12',0,4,214,1,3
	.word	45346
	.byte	18,12
	.word	755
	.byte	19,2,0,18,32
	.word	755
	.byte	19,7,0,18,32
	.word	45383
	.byte	19,0,0,18,88
	.word	448
	.byte	19,87,0,18,108
	.word	755
	.byte	19,26,0,18,96
	.word	45383
	.byte	19,2,0,18,160,3
	.word	448
	.byte	19,159,3,0,18,64
	.word	45383
	.byte	19,1,0,18,192,3
	.word	448
	.byte	19,191,3,0,18,16
	.word	755
	.byte	19,3,0,18,64
	.word	45459
	.byte	19,3,0,18,52
	.word	448
	.byte	19,51,0,10
	.byte	'_Ifx_SRC_GTM',0,4,217,1,25,204,18,13
	.byte	'AEIIRQ',0
	.word	755
	.byte	4,2,35,0,13
	.byte	'ARUIRQ',0
	.word	45374
	.byte	12,2,35,4,13
	.byte	'reserved_10',0
	.word	3615
	.byte	4,2,35,16,13
	.byte	'BRCIRQ',0
	.word	755
	.byte	4,2,35,20,13
	.byte	'CMPIRQ',0
	.word	755
	.byte	4,2,35,24,13
	.byte	'SPEIRQ',0
	.word	44260
	.byte	8,2,35,28,13
	.byte	'reserved_24',0
	.word	5434
	.byte	8,2,35,36,13
	.byte	'PSM',0
	.word	45392
	.byte	32,2,35,44,13
	.byte	'reserved_4C',0
	.word	45401
	.byte	88,2,35,76,13
	.byte	'DPLL',0
	.word	45410
	.byte	108,3,35,164,1,13
	.byte	'reserved_110',0
	.word	18192
	.byte	96,3,35,144,2,13
	.byte	'ERR',0
	.word	755
	.byte	4,3,35,240,2,13
	.byte	'reserved_174',0
	.word	5774
	.byte	12,3,35,244,2,13
	.byte	'TIM',0
	.word	45419
	.byte	96,3,35,128,3,13
	.byte	'reserved_1E0',0
	.word	45428
	.byte	160,3,3,35,224,3,13
	.byte	'MCS',0
	.word	45419
	.byte	96,3,35,128,7,13
	.byte	'reserved_3E0',0
	.word	45428
	.byte	160,3,3,35,224,7,13
	.byte	'TOM',0
	.word	45439
	.byte	64,3,35,128,11,13
	.byte	'reserved_5C0',0
	.word	45448
	.byte	192,3,3,35,192,11,13
	.byte	'ATOM',0
	.word	45468
	.byte	64,3,35,128,15,13
	.byte	'reserved_7C0',0
	.word	19044
	.byte	192,2,3,35,192,15,13
	.byte	'MCSW0',0
	.word	45374
	.byte	12,3,35,128,18,13
	.byte	'reserved_90C',0
	.word	45477
	.byte	52,3,35,140,18,13
	.byte	'MCSW1',0
	.word	45374
	.byte	12,3,35,192,18,0,14
	.word	45486
	.byte	34
	.byte	'Ifx_SRC_GTM',0,4,243,1,3
	.word	45946
	.byte	10
	.byte	'_Ifx_SRC_HSCT',0,4,246,1,25,4,13
	.byte	'SR',0
	.word	755
	.byte	4,2,35,0,0,14
	.word	45972
	.byte	34
	.byte	'Ifx_SRC_HSCT',0,4,249,1,3
	.word	46005
	.byte	10
	.byte	'_Ifx_SRC_HSSL',0,4,252,1,25,16,13
	.byte	'COK',0
	.word	755
	.byte	4,2,35,0,13
	.byte	'RDI',0
	.word	755
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	755
	.byte	4,2,35,8,13
	.byte	'TRG',0
	.word	755
	.byte	4,2,35,12,0,14
	.word	46032
	.byte	34
	.byte	'Ifx_SRC_HSSL',0,4,130,2,3
	.word	46105
	.byte	18,56
	.word	448
	.byte	19,55,0,10
	.byte	'_Ifx_SRC_I2C',0,4,133,2,25,80,13
	.byte	'BREQ',0
	.word	755
	.byte	4,2,35,0,13
	.byte	'LBREQ',0
	.word	755
	.byte	4,2,35,4,13
	.byte	'SREQ',0
	.word	755
	.byte	4,2,35,8,13
	.byte	'LSREQ',0
	.word	755
	.byte	4,2,35,12,13
	.byte	'ERR',0
	.word	755
	.byte	4,2,35,16,13
	.byte	'P',0
	.word	755
	.byte	4,2,35,20,13
	.byte	'reserved_18',0
	.word	46132
	.byte	56,2,35,24,0,14
	.word	46141
	.byte	34
	.byte	'Ifx_SRC_I2C',0,4,142,2,3
	.word	46264
	.byte	10
	.byte	'_Ifx_SRC_LMU',0,4,145,2,25,4,13
	.byte	'SR',0
	.word	755
	.byte	4,2,35,0,0,14
	.word	46290
	.byte	34
	.byte	'Ifx_SRC_LMU',0,4,148,2,3
	.word	46322
	.byte	10
	.byte	'_Ifx_SRC_MSC',0,4,151,2,25,20,13
	.byte	'SR0',0
	.word	755
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	755
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	755
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	755
	.byte	4,2,35,12,13
	.byte	'SR4',0
	.word	755
	.byte	4,2,35,16,0,14
	.word	46348
	.byte	34
	.byte	'Ifx_SRC_MSC',0,4,158,2,3
	.word	46433
	.byte	10
	.byte	'_Ifx_SRC_PMU',0,4,161,2,25,4,13
	.byte	'SR',0
	.word	755
	.byte	4,2,35,0,0,14
	.word	46459
	.byte	34
	.byte	'Ifx_SRC_PMU',0,4,164,2,3
	.word	46491
	.byte	10
	.byte	'_Ifx_SRC_PSI5',0,4,167,2,25,32,13
	.byte	'SR',0
	.word	45383
	.byte	32,2,35,0,0,14
	.word	46517
	.byte	34
	.byte	'Ifx_SRC_PSI5',0,4,170,2,3
	.word	46550
	.byte	10
	.byte	'_Ifx_SRC_PSI5S',0,4,173,2,25,32,13
	.byte	'SR',0
	.word	45383
	.byte	32,2,35,0,0,14
	.word	46577
	.byte	34
	.byte	'Ifx_SRC_PSI5S',0,4,176,2,3
	.word	46611
	.byte	10
	.byte	'_Ifx_SRC_QSPI',0,4,179,2,25,24,13
	.byte	'TX',0
	.word	755
	.byte	4,2,35,0,13
	.byte	'RX',0
	.word	755
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	755
	.byte	4,2,35,8,13
	.byte	'PT',0
	.word	755
	.byte	4,2,35,12,13
	.byte	'HC',0
	.word	755
	.byte	4,2,35,16,13
	.byte	'U',0
	.word	755
	.byte	4,2,35,20,0,14
	.word	46639
	.byte	34
	.byte	'Ifx_SRC_QSPI',0,4,187,2,3
	.word	46732
	.byte	10
	.byte	'_Ifx_SRC_SCR',0,4,190,2,25,4,13
	.byte	'SR',0
	.word	755
	.byte	4,2,35,0,0,14
	.word	46759
	.byte	34
	.byte	'Ifx_SRC_SCR',0,4,193,2,3
	.word	46791
	.byte	10
	.byte	'_Ifx_SRC_SCU',0,4,196,2,25,20,13
	.byte	'DTS',0
	.word	755
	.byte	4,2,35,0,13
	.byte	'ERU',0
	.word	45459
	.byte	16,2,35,4,0,14
	.word	46817
	.byte	34
	.byte	'Ifx_SRC_SCU',0,4,200,2,3
	.word	46863
	.byte	18,24
	.word	755
	.byte	19,5,0,10
	.byte	'_Ifx_SRC_SENT',0,4,203,2,25,24,13
	.byte	'SR',0
	.word	46889
	.byte	24,2,35,0,0,14
	.word	46898
	.byte	34
	.byte	'Ifx_SRC_SENT',0,4,206,2,3
	.word	46931
	.byte	10
	.byte	'_Ifx_SRC_SMU',0,4,209,2,25,12,13
	.byte	'SR',0
	.word	45374
	.byte	12,2,35,0,0,14
	.word	46958
	.byte	34
	.byte	'Ifx_SRC_SMU',0,4,212,2,3
	.word	46990
	.byte	10
	.byte	'_Ifx_SRC_STM',0,4,215,2,25,8,13
	.byte	'SR0',0
	.word	755
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	755
	.byte	4,2,35,4,0,14
	.word	47016
	.byte	34
	.byte	'Ifx_SRC_STM',0,4,219,2,3
	.word	47062
	.byte	10
	.byte	'_Ifx_SRC_VADCCG',0,4,222,2,25,16,13
	.byte	'SR0',0
	.word	755
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	755
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	755
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	755
	.byte	4,2,35,12,0,14
	.word	47088
	.byte	34
	.byte	'Ifx_SRC_VADCCG',0,4,228,2,3
	.word	47163
	.byte	10
	.byte	'_Ifx_SRC_VADCG',0,4,231,2,25,16,13
	.byte	'SR0',0
	.word	755
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	755
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	755
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	755
	.byte	4,2,35,12,0,14
	.word	47192
	.byte	34
	.byte	'Ifx_SRC_VADCG',0,4,237,2,3
	.word	47266
	.byte	10
	.byte	'_Ifx_SRC_XBAR',0,4,240,2,25,4,13
	.byte	'SRC',0
	.word	755
	.byte	4,2,35,0,0,14
	.word	47294
	.byte	34
	.byte	'Ifx_SRC_XBAR',0,4,243,2,3
	.word	47328
	.byte	18,4
	.word	43886
	.byte	19,0,0,14
	.word	47355
	.byte	10
	.byte	'_Ifx_SRC_GAGBT',0,4,128,3,25,4,13
	.byte	'AGBT',0
	.word	47364
	.byte	4,2,35,0,0,14
	.word	47369
	.byte	34
	.byte	'Ifx_SRC_GAGBT',0,4,131,3,3
	.word	47405
	.byte	18,48
	.word	43944
	.byte	19,3,0,14
	.word	47433
	.byte	10
	.byte	'_Ifx_SRC_GASCLIN',0,4,134,3,25,48,13
	.byte	'ASCLIN',0
	.word	47442
	.byte	48,2,35,0,0,14
	.word	47447
	.byte	34
	.byte	'Ifx_SRC_GASCLIN',0,4,137,3,3
	.word	47487
	.byte	14
	.word	44031
	.byte	10
	.byte	'_Ifx_SRC_GBCU',0,4,140,3,25,4,13
	.byte	'SPB',0
	.word	47517
	.byte	4,2,35,0,0,14
	.word	47522
	.byte	34
	.byte	'Ifx_SRC_GBCU',0,4,143,3,3
	.word	47556
	.byte	18,64
	.word	44105
	.byte	19,0,0,14
	.word	47583
	.byte	10
	.byte	'_Ifx_SRC_GCAN',0,4,146,3,25,64,13
	.byte	'CAN',0
	.word	47592
	.byte	64,2,35,0,0,14
	.word	47597
	.byte	34
	.byte	'Ifx_SRC_GCAN',0,4,149,3,3
	.word	47631
	.byte	18,32
	.word	44162
	.byte	19,1,0,14
	.word	47658
	.byte	10
	.byte	'_Ifx_SRC_GCCU6',0,4,152,3,25,32,13
	.byte	'CCU6',0
	.word	47667
	.byte	32,2,35,0,0,14
	.word	47672
	.byte	34
	.byte	'Ifx_SRC_GCCU6',0,4,155,3,3
	.word	47708
	.byte	14
	.word	44269
	.byte	10
	.byte	'_Ifx_SRC_GCERBERUS',0,4,158,3,25,8,13
	.byte	'CERBERUS',0
	.word	47736
	.byte	8,2,35,0,0,14
	.word	47741
	.byte	34
	.byte	'Ifx_SRC_GCERBERUS',0,4,161,3,3
	.word	47785
	.byte	18,16
	.word	44335
	.byte	19,0,0,14
	.word	47817
	.byte	10
	.byte	'_Ifx_SRC_GCIF',0,4,164,3,25,16,13
	.byte	'CIF',0
	.word	47826
	.byte	16,2,35,0,0,14
	.word	47831
	.byte	34
	.byte	'Ifx_SRC_GCIF',0,4,167,3,3
	.word	47865
	.byte	18,8
	.word	44434
	.byte	19,1,0,14
	.word	47892
	.byte	10
	.byte	'_Ifx_SRC_GCPU',0,4,170,3,25,8,13
	.byte	'CPU',0
	.word	47901
	.byte	8,2,35,0,0,14
	.word	47906
	.byte	34
	.byte	'Ifx_SRC_GCPU',0,4,173,3,3
	.word	47940
	.byte	18,208,1
	.word	44505
	.byte	19,0,0,14
	.word	47967
	.byte	10
	.byte	'_Ifx_SRC_GDMA',0,4,176,3,25,208,1,13
	.byte	'DMA',0
	.word	47977
	.byte	208,1,2,35,0,0,14
	.word	47982
	.byte	34
	.byte	'Ifx_SRC_GDMA',0,4,179,3,3
	.word	48018
	.byte	14
	.word	44598
	.byte	14
	.word	44598
	.byte	14
	.word	44598
	.byte	10
	.byte	'_Ifx_SRC_GDSADC',0,4,182,3,25,32,13
	.byte	'DSADC0',0
	.word	48045
	.byte	8,2,35,0,13
	.byte	'reserved_8',0
	.word	5434
	.byte	8,2,35,8,13
	.byte	'DSADC2',0
	.word	48050
	.byte	8,2,35,16,13
	.byte	'DSADC3',0
	.word	48055
	.byte	8,2,35,24,0,14
	.word	48060
	.byte	34
	.byte	'Ifx_SRC_GDSADC',0,4,188,3,3
	.word	48151
	.byte	18,4
	.word	44674
	.byte	19,0,0,14
	.word	48180
	.byte	10
	.byte	'_Ifx_SRC_GEMEM',0,4,191,3,25,4,13
	.byte	'EMEM',0
	.word	48189
	.byte	4,2,35,0,0,14
	.word	48194
	.byte	34
	.byte	'Ifx_SRC_GEMEM',0,4,194,3,3
	.word	48230
	.byte	18,80
	.word	44743
	.byte	19,0,0,14
	.word	48258
	.byte	10
	.byte	'_Ifx_SRC_GERAY',0,4,197,3,25,80,13
	.byte	'ERAY',0
	.word	48267
	.byte	80,2,35,0,0,14
	.word	48272
	.byte	34
	.byte	'Ifx_SRC_GERAY',0,4,200,3,3
	.word	48308
	.byte	18,4
	.word	44897
	.byte	19,0,0,14
	.word	48336
	.byte	10
	.byte	'_Ifx_SRC_GETH',0,4,203,3,25,4,13
	.byte	'ETH',0
	.word	48345
	.byte	4,2,35,0,0,14
	.word	48350
	.byte	34
	.byte	'Ifx_SRC_GETH',0,4,206,3,3
	.word	48384
	.byte	18,4
	.word	44955
	.byte	19,0,0,14
	.word	48411
	.byte	10
	.byte	'_Ifx_SRC_GFCE',0,4,209,3,25,4,13
	.byte	'FCE',0
	.word	48420
	.byte	4,2,35,0,0,14
	.word	48425
	.byte	34
	.byte	'Ifx_SRC_GFCE',0,4,212,3,3
	.word	48459
	.byte	18,12
	.word	45013
	.byte	19,0,0,14
	.word	48486
	.byte	10
	.byte	'_Ifx_SRC_GFFT',0,4,215,3,25,12,13
	.byte	'FFT',0
	.word	48495
	.byte	12,2,35,0,0,14
	.word	48500
	.byte	34
	.byte	'Ifx_SRC_GFFT',0,4,218,3,3
	.word	48534
	.byte	18,64
	.word	45108
	.byte	19,1,0,14
	.word	48561
	.byte	10
	.byte	'_Ifx_SRC_GGPSR',0,4,221,3,25,64,13
	.byte	'GPSR',0
	.word	48570
	.byte	64,2,35,0,0,14
	.word	48575
	.byte	34
	.byte	'Ifx_SRC_GGPSR',0,4,224,3,3
	.word	48611
	.byte	18,48
	.word	45229
	.byte	19,0,0,14
	.word	48639
	.byte	10
	.byte	'_Ifx_SRC_GGPT12',0,4,227,3,25,48,13
	.byte	'GPT12',0
	.word	48648
	.byte	48,2,35,0,0,14
	.word	48653
	.byte	34
	.byte	'Ifx_SRC_GGPT12',0,4,230,3,3
	.word	48691
	.byte	18,204,18
	.word	45486
	.byte	19,0,0,14
	.word	48720
	.byte	10
	.byte	'_Ifx_SRC_GGTM',0,4,233,3,25,204,18,13
	.byte	'GTM',0
	.word	48730
	.byte	204,18,2,35,0,0,14
	.word	48735
	.byte	34
	.byte	'Ifx_SRC_GGTM',0,4,236,3,3
	.word	48771
	.byte	18,4
	.word	45972
	.byte	19,0,0,14
	.word	48798
	.byte	10
	.byte	'_Ifx_SRC_GHSCT',0,4,239,3,25,4,13
	.byte	'HSCT',0
	.word	48807
	.byte	4,2,35,0,0,14
	.word	48812
	.byte	34
	.byte	'Ifx_SRC_GHSCT',0,4,242,3,3
	.word	48848
	.byte	18,64
	.word	46032
	.byte	19,3,0,14
	.word	48876
	.byte	10
	.byte	'_Ifx_SRC_GHSSL',0,4,245,3,25,68,13
	.byte	'HSSL',0
	.word	48885
	.byte	64,2,35,0,13
	.byte	'EXI',0
	.word	755
	.byte	4,2,35,64,0,14
	.word	48890
	.byte	34
	.byte	'Ifx_SRC_GHSSL',0,4,249,3,3
	.word	48939
	.byte	18,80
	.word	46141
	.byte	19,0,0,14
	.word	48967
	.byte	10
	.byte	'_Ifx_SRC_GI2C',0,4,252,3,25,80,13
	.byte	'I2C',0
	.word	48976
	.byte	80,2,35,0,0,14
	.word	48981
	.byte	34
	.byte	'Ifx_SRC_GI2C',0,4,255,3,3
	.word	49015
	.byte	18,4
	.word	46290
	.byte	19,0,0,14
	.word	49042
	.byte	10
	.byte	'_Ifx_SRC_GLMU',0,4,130,4,25,4,13
	.byte	'LMU',0
	.word	49051
	.byte	4,2,35,0,0,14
	.word	49056
	.byte	34
	.byte	'Ifx_SRC_GLMU',0,4,133,4,3
	.word	49090
	.byte	18,40
	.word	46348
	.byte	19,1,0,14
	.word	49117
	.byte	10
	.byte	'_Ifx_SRC_GMSC',0,4,136,4,25,40,13
	.byte	'MSC',0
	.word	49126
	.byte	40,2,35,0,0,14
	.word	49131
	.byte	34
	.byte	'Ifx_SRC_GMSC',0,4,139,4,3
	.word	49165
	.byte	18,8
	.word	46459
	.byte	19,1,0,14
	.word	49192
	.byte	10
	.byte	'_Ifx_SRC_GPMU',0,4,142,4,25,8,13
	.byte	'PMU',0
	.word	49201
	.byte	8,2,35,0,0,14
	.word	49206
	.byte	34
	.byte	'Ifx_SRC_GPMU',0,4,145,4,3
	.word	49240
	.byte	18,32
	.word	46517
	.byte	19,0,0,14
	.word	49267
	.byte	10
	.byte	'_Ifx_SRC_GPSI5',0,4,148,4,25,32,13
	.byte	'PSI5',0
	.word	49276
	.byte	32,2,35,0,0,14
	.word	49281
	.byte	34
	.byte	'Ifx_SRC_GPSI5',0,4,151,4,3
	.word	49317
	.byte	18,32
	.word	46577
	.byte	19,0,0,14
	.word	49345
	.byte	10
	.byte	'_Ifx_SRC_GPSI5S',0,4,154,4,25,32,13
	.byte	'PSI5S',0
	.word	49354
	.byte	32,2,35,0,0,14
	.word	49359
	.byte	34
	.byte	'Ifx_SRC_GPSI5S',0,4,157,4,3
	.word	49397
	.byte	18,96
	.word	46639
	.byte	19,3,0,14
	.word	49426
	.byte	10
	.byte	'_Ifx_SRC_GQSPI',0,4,160,4,25,96,13
	.byte	'QSPI',0
	.word	49435
	.byte	96,2,35,0,0,14
	.word	49440
	.byte	34
	.byte	'Ifx_SRC_GQSPI',0,4,163,4,3
	.word	49476
	.byte	18,4
	.word	46759
	.byte	19,0,0,14
	.word	49504
	.byte	10
	.byte	'_Ifx_SRC_GSCR',0,4,166,4,25,4,13
	.byte	'SCR',0
	.word	49513
	.byte	4,2,35,0,0,14
	.word	49518
	.byte	34
	.byte	'Ifx_SRC_GSCR',0,4,169,4,3
	.word	49552
	.byte	14
	.word	46817
	.byte	10
	.byte	'_Ifx_SRC_GSCU',0,4,172,4,25,20,13
	.byte	'SCU',0
	.word	49579
	.byte	20,2,35,0,0,14
	.word	49584
	.byte	34
	.byte	'Ifx_SRC_GSCU',0,4,175,4,3
	.word	49618
	.byte	18,24
	.word	46898
	.byte	19,0,0,14
	.word	49645
	.byte	10
	.byte	'_Ifx_SRC_GSENT',0,4,178,4,25,24,13
	.byte	'SENT',0
	.word	49654
	.byte	24,2,35,0,0,14
	.word	49659
	.byte	34
	.byte	'Ifx_SRC_GSENT',0,4,181,4,3
	.word	49695
	.byte	18,12
	.word	46958
	.byte	19,0,0,14
	.word	49723
	.byte	10
	.byte	'_Ifx_SRC_GSMU',0,4,184,4,25,12,13
	.byte	'SMU',0
	.word	49732
	.byte	12,2,35,0,0,14
	.word	49737
	.byte	34
	.byte	'Ifx_SRC_GSMU',0,4,187,4,3
	.word	49771
	.byte	18,16
	.word	47016
	.byte	19,1,0,14
	.word	49798
	.byte	10
	.byte	'_Ifx_SRC_GSTM',0,4,190,4,25,16,13
	.byte	'STM',0
	.word	49807
	.byte	16,2,35,0,0,14
	.word	49812
	.byte	34
	.byte	'Ifx_SRC_GSTM',0,4,193,4,3
	.word	49846
	.byte	18,64
	.word	47192
	.byte	19,3,0,14
	.word	49873
	.byte	18,224,1
	.word	448
	.byte	19,223,1,0,18,32
	.word	47088
	.byte	19,1,0,14
	.word	49898
	.byte	10
	.byte	'_Ifx_SRC_GVADC',0,4,196,4,25,192,2,13
	.byte	'G',0
	.word	49882
	.byte	64,2,35,0,13
	.byte	'reserved_40',0
	.word	49887
	.byte	224,1,2,35,64,13
	.byte	'CG',0
	.word	49907
	.byte	32,3,35,160,2,0,14
	.word	49912
	.byte	34
	.byte	'Ifx_SRC_GVADC',0,4,201,4,3
	.word	49981
	.byte	14
	.word	47294
	.byte	10
	.byte	'_Ifx_SRC_GXBAR',0,4,204,4,25,4,13
	.byte	'XBAR',0
	.word	50009
	.byte	4,2,35,0,0,14
	.word	50014
	.byte	34
	.byte	'Ifx_SRC_GXBAR',0,4,207,4,3
	.word	50050
	.byte	15,34,240,10,9,1,16
	.byte	'IfxScu_CCUCON0_CLKSEL_fBack',0,0,16
	.byte	'IfxScu_CCUCON0_CLKSEL_fPll',0,1,0,34
	.byte	'IfxScu_CCUCON0_CLKSEL',0,34,244,10,3
	.word	50078
	.byte	15,34,254,10,9,1,16
	.byte	'IfxScu_WDTCON1_IR_divBy16384',0,0,16
	.byte	'IfxScu_WDTCON1_IR_divBy256',0,1,16
	.byte	'IfxScu_WDTCON1_IR_divBy64',0,2,0,34
	.byte	'IfxScu_WDTCON1_IR',0,34,131,11,3
	.word	50175
	.byte	10
	.byte	'_Ifx_SCU_ACCEN0_Bits',0,6,45,16,4,11
	.byte	'EN0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	448
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_ACCEN0_Bits',0,6,79,3
	.word	50297
	.byte	10
	.byte	'_Ifx_SCU_ACCEN1_Bits',0,6,82,16,4,11
	.byte	'reserved_0',0,4
	.word	425
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_SCU_ACCEN1_Bits',0,6,85,3
	.word	50854
	.byte	10
	.byte	'_Ifx_SCU_ARSTDIS_Bits',0,6,88,16,4,11
	.byte	'STM0DIS',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'STM1DIS',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'STM2DIS',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,4
	.word	425
	.byte	29,0,2,35,0,0,34
	.byte	'Ifx_SCU_ARSTDIS_Bits',0,6,94,3
	.word	50931
	.byte	10
	.byte	'_Ifx_SCU_CCUCON0_Bits',0,6,97,16,4,11
	.byte	'BAUD1DIV',0,1
	.word	448
	.byte	4,4,2,35,0,11
	.byte	'BAUD2DIV',0,1
	.word	448
	.byte	4,0,2,35,0,11
	.byte	'SRIDIV',0,1
	.word	448
	.byte	4,4,2,35,1,11
	.byte	'LPDIV',0,1
	.word	448
	.byte	4,0,2,35,1,11
	.byte	'SPBDIV',0,1
	.word	448
	.byte	4,4,2,35,2,11
	.byte	'FSI2DIV',0,1
	.word	448
	.byte	2,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	448
	.byte	2,0,2,35,2,11
	.byte	'FSIDIV',0,1
	.word	448
	.byte	2,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	448
	.byte	2,4,2,35,3,11
	.byte	'CLKSEL',0,1
	.word	448
	.byte	2,2,2,35,3,11
	.byte	'UP',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_CCUCON0_Bits',0,6,111,3
	.word	51067
	.byte	10
	.byte	'_Ifx_SCU_CCUCON1_Bits',0,6,114,16,4,11
	.byte	'CANDIV',0,1
	.word	448
	.byte	4,4,2,35,0,11
	.byte	'ERAYDIV',0,1
	.word	448
	.byte	4,0,2,35,0,11
	.byte	'STMDIV',0,1
	.word	448
	.byte	4,4,2,35,1,11
	.byte	'GTMDIV',0,1
	.word	448
	.byte	4,0,2,35,1,11
	.byte	'ETHDIV',0,1
	.word	448
	.byte	4,4,2,35,2,11
	.byte	'ASCLINFDIV',0,1
	.word	448
	.byte	4,0,2,35,2,11
	.byte	'ASCLINSDIV',0,1
	.word	448
	.byte	4,4,2,35,3,11
	.byte	'INSEL',0,1
	.word	448
	.byte	2,2,2,35,3,11
	.byte	'UP',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_CCUCON1_Bits',0,6,126,3
	.word	51347
	.byte	10
	.byte	'_Ifx_SCU_CCUCON2_Bits',0,6,129,1,16,4,11
	.byte	'BBBDIV',0,1
	.word	448
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	425
	.byte	26,2,2,35,0,11
	.byte	'UP',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_CCUCON2_Bits',0,6,135,1,3
	.word	51585
	.byte	10
	.byte	'_Ifx_SCU_CCUCON3_Bits',0,6,138,1,16,4,11
	.byte	'PLLDIV',0,1
	.word	448
	.byte	6,2,2,35,0,11
	.byte	'PLLSEL',0,1
	.word	448
	.byte	2,0,2,35,0,11
	.byte	'PLLERAYDIV',0,1
	.word	448
	.byte	6,2,2,35,1,11
	.byte	'PLLERAYSEL',0,1
	.word	448
	.byte	2,0,2,35,1,11
	.byte	'SRIDIV',0,1
	.word	448
	.byte	6,2,2,35,2,11
	.byte	'SRISEL',0,1
	.word	448
	.byte	2,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	448
	.byte	5,3,2,35,3,11
	.byte	'SLCK',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'UP',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_CCUCON3_Bits',0,6,150,1,3
	.word	51713
	.byte	10
	.byte	'_Ifx_SCU_CCUCON4_Bits',0,6,153,1,16,4,11
	.byte	'SPBDIV',0,1
	.word	448
	.byte	6,2,2,35,0,11
	.byte	'SPBSEL',0,1
	.word	448
	.byte	2,0,2,35,0,11
	.byte	'GTMDIV',0,1
	.word	448
	.byte	6,2,2,35,1,11
	.byte	'GTMSEL',0,1
	.word	448
	.byte	2,0,2,35,1,11
	.byte	'STMDIV',0,1
	.word	448
	.byte	6,2,2,35,2,11
	.byte	'STMSEL',0,1
	.word	448
	.byte	2,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	448
	.byte	5,3,2,35,3,11
	.byte	'SLCK',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'UP',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_CCUCON4_Bits',0,6,165,1,3
	.word	51956
	.byte	10
	.byte	'_Ifx_SCU_CCUCON5_Bits',0,6,168,1,16,4,11
	.byte	'MAXDIV',0,1
	.word	448
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	425
	.byte	26,2,2,35,0,11
	.byte	'UP',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_CCUCON5_Bits',0,6,174,1,3
	.word	52191
	.byte	10
	.byte	'_Ifx_SCU_CCUCON6_Bits',0,6,177,1,16,4,11
	.byte	'CPU0DIV',0,1
	.word	448
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	425
	.byte	26,0,2,35,0,0,34
	.byte	'Ifx_SCU_CCUCON6_Bits',0,6,181,1,3
	.word	52319
	.byte	10
	.byte	'_Ifx_SCU_CCUCON7_Bits',0,6,184,1,16,4,11
	.byte	'CPU1DIV',0,1
	.word	448
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	425
	.byte	26,0,2,35,0,0,34
	.byte	'Ifx_SCU_CCUCON7_Bits',0,6,188,1,3
	.word	52419
	.byte	10
	.byte	'_Ifx_SCU_CHIPID_Bits',0,6,191,1,16,4,11
	.byte	'CHREV',0,1
	.word	448
	.byte	6,2,2,35,0,11
	.byte	'CHTEC',0,1
	.word	448
	.byte	2,0,2,35,0,11
	.byte	'CHID',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'EEA',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'UCODE',0,1
	.word	448
	.byte	7,0,2,35,2,11
	.byte	'FSIZE',0,1
	.word	448
	.byte	4,4,2,35,3,11
	.byte	'SP',0,1
	.word	448
	.byte	2,2,2,35,3,11
	.byte	'SEC',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_CHIPID_Bits',0,6,202,1,3
	.word	52519
	.byte	10
	.byte	'_Ifx_SCU_DTSCON_Bits',0,6,205,1,16,4,11
	.byte	'PWD',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'START',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	448
	.byte	2,4,2,35,0,11
	.byte	'CAL',0,4
	.word	425
	.byte	20,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	448
	.byte	7,1,2,35,3,11
	.byte	'SLCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_DTSCON_Bits',0,6,213,1,3
	.word	52727
	.byte	10
	.byte	'_Ifx_SCU_DTSLIM_Bits',0,6,216,1,16,4,11
	.byte	'LOWER',0,2
	.word	999
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	448
	.byte	5,1,2,35,1,11
	.byte	'LLU',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'UPPER',0,2
	.word	999
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	448
	.byte	4,2,2,35,3,11
	.byte	'SLCK',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'UOF',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_DTSLIM_Bits',0,6,225,1,3
	.word	52892
	.byte	10
	.byte	'_Ifx_SCU_DTSSTAT_Bits',0,6,228,1,16,4,11
	.byte	'RESULT',0,2
	.word	999
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	448
	.byte	4,2,2,35,1,11
	.byte	'RDY',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'BUSY',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	999
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_SCU_DTSSTAT_Bits',0,6,235,1,3
	.word	53075
	.byte	10
	.byte	'_Ifx_SCU_EICR_Bits',0,6,238,1,16,4,11
	.byte	'reserved_0',0,1
	.word	448
	.byte	4,4,2,35,0,11
	.byte	'EXIS0',0,1
	.word	448
	.byte	3,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'FEN0',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'REN0',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'LDEN0',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'EIEN0',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'INP0',0,1
	.word	448
	.byte	3,1,2,35,1,11
	.byte	'reserved_15',0,4
	.word	425
	.byte	5,12,2,35,0,11
	.byte	'EXIS1',0,1
	.word	448
	.byte	3,1,2,35,2,11
	.byte	'reserved_23',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'FEN1',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'REN1',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'LDEN1',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'EIEN1',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'INP1',0,1
	.word	448
	.byte	3,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EICR_Bits',0,6,129,2,3
	.word	53229
	.byte	10
	.byte	'_Ifx_SCU_EIFR_Bits',0,6,132,2,16,4,11
	.byte	'INTF0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'INTF1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'INTF2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'INTF3',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'INTF4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'INTF5',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'INTF6',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'INTF7',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	425
	.byte	24,0,2,35,0,0,34
	.byte	'Ifx_SCU_EIFR_Bits',0,6,143,2,3
	.word	53593
	.byte	10
	.byte	'_Ifx_SCU_EMSR_Bits',0,6,146,2,16,4,11
	.byte	'POL',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'MODE',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'ENON',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'PSEL',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,2
	.word	999
	.byte	12,0,2,35,0,11
	.byte	'EMSF',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'SEMSF',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	448
	.byte	6,0,2,35,2,11
	.byte	'EMSFM',0,1
	.word	448
	.byte	2,6,2,35,3,11
	.byte	'SEMSFM',0,1
	.word	448
	.byte	2,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	448
	.byte	4,0,2,35,3,0,34
	.byte	'Ifx_SCU_EMSR_Bits',0,6,159,2,3
	.word	53804
	.byte	10
	.byte	'_Ifx_SCU_ESRCFG_Bits',0,6,162,2,16,4,11
	.byte	'reserved_0',0,1
	.word	448
	.byte	7,1,2,35,0,11
	.byte	'EDCON',0,2
	.word	999
	.byte	2,7,2,35,0,11
	.byte	'reserved_9',0,4
	.word	425
	.byte	23,0,2,35,0,0,34
	.byte	'Ifx_SCU_ESRCFG_Bits',0,6,167,2,3
	.word	54056
	.byte	10
	.byte	'_Ifx_SCU_ESROCFG_Bits',0,6,170,2,16,4,11
	.byte	'ARI',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'ARC',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	425
	.byte	30,0,2,35,0,0,34
	.byte	'Ifx_SCU_ESROCFG_Bits',0,6,175,2,3
	.word	54174
	.byte	10
	.byte	'_Ifx_SCU_EVR13CON_Bits',0,6,178,2,16,4,11
	.byte	'reserved_0',0,4
	.word	425
	.byte	28,4,2,35,0,11
	.byte	'EVR13OFF',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'BPEVR13OFF',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVR13CON_Bits',0,6,185,2,3
	.word	54285
	.byte	10
	.byte	'_Ifx_SCU_EVR33CON_Bits',0,6,188,2,16,4,11
	.byte	'reserved_0',0,4
	.word	425
	.byte	28,4,2,35,0,11
	.byte	'EVR33OFF',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'BPEVR33OFF',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVR33CON_Bits',0,6,195,2,3
	.word	54448
	.byte	10
	.byte	'_Ifx_SCU_EVRADCSTAT_Bits',0,6,198,2,16,4,11
	.byte	'ADC13V',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'ADC33V',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'ADCSWDV',0,1
	.word	448
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	448
	.byte	7,1,2,35,3,11
	.byte	'VAL',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRADCSTAT_Bits',0,6,205,2,3
	.word	54611
	.byte	10
	.byte	'_Ifx_SCU_EVRDVSTAT_Bits',0,6,208,2,16,4,11
	.byte	'DVS13TRIM',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'DVS33TRIM',0,1
	.word	448
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	448
	.byte	7,1,2,35,3,11
	.byte	'VAL',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRDVSTAT_Bits',0,6,215,2,3
	.word	54769
	.byte	10
	.byte	'_Ifx_SCU_EVRMONCTRL_Bits',0,6,218,2,16,4,11
	.byte	'EVR13OVMOD',0,1
	.word	448
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	448
	.byte	2,4,2,35,0,11
	.byte	'EVR13UVMOD',0,1
	.word	448
	.byte	2,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	448
	.byte	2,0,2,35,0,11
	.byte	'EVR33OVMOD',0,1
	.word	448
	.byte	2,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	448
	.byte	2,4,2,35,1,11
	.byte	'EVR33UVMOD',0,1
	.word	448
	.byte	2,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	448
	.byte	2,0,2,35,1,11
	.byte	'SWDOVMOD',0,1
	.word	448
	.byte	2,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	448
	.byte	2,4,2,35,2,11
	.byte	'SWDUVMOD',0,1
	.word	448
	.byte	2,2,2,35,2,11
	.byte	'reserved_22',0,2
	.word	999
	.byte	10,0,2,35,2,0,34
	.byte	'Ifx_SCU_EVRMONCTRL_Bits',0,6,232,2,3
	.word	54934
	.byte	10
	.byte	'_Ifx_SCU_EVROSCCTRL_Bits',0,6,235,2,16,4,11
	.byte	'OSCTRIM',0,2
	.word	999
	.byte	10,6,2,35,0,11
	.byte	'OSCPTAT',0,1
	.word	448
	.byte	6,0,2,35,1,11
	.byte	'OSCANASEL',0,1
	.word	448
	.byte	4,4,2,35,2,11
	.byte	'HPBGTRIM',0,2
	.word	999
	.byte	7,5,2,35,2,11
	.byte	'HPBGCLKEN',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'OSC3V3',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	448
	.byte	2,1,2,35,3,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVROSCCTRL_Bits',0,6,245,2,3
	.word	55263
	.byte	10
	.byte	'_Ifx_SCU_EVROVMON_Bits',0,6,248,2,16,4,11
	.byte	'EVR13OVVAL',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'EVR33OVVAL',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'SWDOVVAL',0,1
	.word	448
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	448
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVROVMON_Bits',0,6,255,2,3
	.word	55484
	.byte	10
	.byte	'_Ifx_SCU_EVRRSTCON_Bits',0,6,130,3,16,4,11
	.byte	'RST13TRIM',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	425
	.byte	16,8,2,35,0,11
	.byte	'RST13OFF',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'BPRST13OFF',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'RST33OFF',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'BPRST33OFF',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'RSTSWDOFF',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'BPRSTSWDOFF',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRRSTCON_Bits',0,6,142,3,3
	.word	55647
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF1_Bits',0,6,145,3,16,4,11
	.byte	'SD5P',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'SD5I',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'SD5D',0,1
	.word	448
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	448
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRSDCOEFF1_Bits',0,6,152,3,3
	.word	55919
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF2_Bits',0,6,155,3,16,4,11
	.byte	'SD33P',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'SD33I',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'SD33D',0,1
	.word	448
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	448
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRSDCOEFF2_Bits',0,6,162,3,3
	.word	56072
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF3_Bits',0,6,165,3,16,4,11
	.byte	'CT5REG0',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'CT5REG1',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'CT5REG2',0,1
	.word	448
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	448
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRSDCOEFF3_Bits',0,6,172,3,3
	.word	56228
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF4_Bits',0,6,175,3,16,4,11
	.byte	'CT5REG3',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'CT5REG4',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	999
	.byte	15,1,2,35,2,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRSDCOEFF4_Bits',0,6,181,3,3
	.word	56390
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF5_Bits',0,6,184,3,16,4,11
	.byte	'CT33REG0',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'CT33REG1',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'CT33REG2',0,1
	.word	448
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	448
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRSDCOEFF5_Bits',0,6,191,3,3
	.word	56533
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF6_Bits',0,6,194,3,16,4,11
	.byte	'CT33REG3',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'CT33REG4',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	999
	.byte	15,1,2,35,2,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRSDCOEFF6_Bits',0,6,200,3,3
	.word	56698
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCTRL1_Bits',0,6,203,3,16,4,11
	.byte	'SDFREQSPRD',0,2
	.word	999
	.byte	16,0,2,35,0,11
	.byte	'SDFREQ',0,1
	.word	448
	.byte	8,0,2,35,2,11
	.byte	'SDSTEP',0,1
	.word	448
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	448
	.byte	2,2,2,35,3,11
	.byte	'SDSAMPLE',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRSDCTRL1_Bits',0,6,211,3,3
	.word	56843
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCTRL2_Bits',0,6,214,3,16,4,11
	.byte	'DRVP',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'SDMINMAXDC',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'DRVN',0,1
	.word	448
	.byte	8,0,2,35,2,11
	.byte	'SDLUT',0,1
	.word	448
	.byte	6,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRSDCTRL2_Bits',0,6,222,3,3
	.word	57024
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCTRL3_Bits',0,6,225,3,16,4,11
	.byte	'SDPWMPRE',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'SDPID',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'SDVOKLVL',0,1
	.word	448
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	448
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRSDCTRL3_Bits',0,6,232,3,3
	.word	57198
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCTRL4_Bits',0,6,235,3,16,4,11
	.byte	'reserved_0',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'SYNCDIV',0,1
	.word	448
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	425
	.byte	20,1,2,35,0,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRSDCTRL4_Bits',0,6,241,3,3
	.word	57358
	.byte	10
	.byte	'_Ifx_SCU_EVRSTAT_Bits',0,6,244,3,16,4,11
	.byte	'EVR13',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'OV13',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'EVR33',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'OV33',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'OVSWD',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'UV13',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'UV33',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'UVSWD',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'EXTPASS13',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'EXTPASS33',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'BGPROK',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	425
	.byte	21,0,2,35,0,0,34
	.byte	'Ifx_SCU_EVRSTAT_Bits',0,6,130,4,3
	.word	57502
	.byte	10
	.byte	'_Ifx_SCU_EVRTRIM_Bits',0,6,133,4,16,4,11
	.byte	'EVR13TRIM',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'SDVOUTSEL',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	999
	.byte	15,1,2,35,2,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRTRIM_Bits',0,6,139,4,3
	.word	57776
	.byte	10
	.byte	'_Ifx_SCU_EVRUVMON_Bits',0,6,142,4,16,4,11
	.byte	'EVR13UVVAL',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'EVR33UVVAL',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'SWDUVVAL',0,1
	.word	448
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	448
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_EVRUVMON_Bits',0,6,149,4,3
	.word	57915
	.byte	10
	.byte	'_Ifx_SCU_EXTCON_Bits',0,6,152,4,16,4,11
	.byte	'EN0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'SEL0',0,1
	.word	448
	.byte	4,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	999
	.byte	10,0,2,35,0,11
	.byte	'EN1',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'NSEL',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'SEL1',0,1
	.word	448
	.byte	4,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	448
	.byte	2,0,2,35,2,11
	.byte	'DIV1',0,1
	.word	448
	.byte	8,0,2,35,3,0,34
	.byte	'Ifx_SCU_EXTCON_Bits',0,6,163,4,3
	.word	58078
	.byte	10
	.byte	'_Ifx_SCU_FDR_Bits',0,6,166,4,16,4,11
	.byte	'STEP',0,2
	.word	999
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	448
	.byte	4,2,2,35,1,11
	.byte	'DM',0,1
	.word	448
	.byte	2,0,2,35,1,11
	.byte	'RESULT',0,2
	.word	999
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	448
	.byte	5,1,2,35,3,11
	.byte	'DISCLK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_FDR_Bits',0,6,174,4,3
	.word	58296
	.byte	10
	.byte	'_Ifx_SCU_FMR_Bits',0,6,177,4,16,4,11
	.byte	'FS0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'FS1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'FS2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'FS3',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'FS4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'FS5',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'FS6',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'FS7',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'FC0',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'FC1',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'FC2',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'FC3',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'FC4',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'FC5',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'FC6',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'FC7',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	448
	.byte	8,0,2,35,3,0,34
	.byte	'Ifx_SCU_FMR_Bits',0,6,197,4,3
	.word	58459
	.byte	10
	.byte	'_Ifx_SCU_ID_Bits',0,6,200,4,16,4,11
	.byte	'MODREV',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	999
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_SCU_ID_Bits',0,6,205,4,3
	.word	58795
	.byte	10
	.byte	'_Ifx_SCU_IGCR_Bits',0,6,208,4,16,4,11
	.byte	'IPEN00',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'IPEN01',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'IPEN02',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'IPEN03',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'IPEN04',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'IPEN05',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'IPEN06',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'IPEN07',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	448
	.byte	5,3,2,35,1,11
	.byte	'GEEN0',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'IGP0',0,1
	.word	448
	.byte	2,0,2,35,1,11
	.byte	'IPEN10',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'IPEN11',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'IPEN12',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'IPEN13',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'IPEN14',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'IPEN15',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'IPEN16',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'IPEN17',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	448
	.byte	5,3,2,35,3,11
	.byte	'GEEN1',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'IGP1',0,1
	.word	448
	.byte	2,0,2,35,3,0,34
	.byte	'Ifx_SCU_IGCR_Bits',0,6,232,4,3
	.word	58902
	.byte	10
	.byte	'_Ifx_SCU_IN_Bits',0,6,235,4,16,4,11
	.byte	'P0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	425
	.byte	30,0,2,35,0,0,34
	.byte	'Ifx_SCU_IN_Bits',0,6,240,4,3
	.word	59354
	.byte	10
	.byte	'_Ifx_SCU_IOCR_Bits',0,6,243,4,16,4,11
	.byte	'reserved_0',0,1
	.word	448
	.byte	4,4,2,35,0,11
	.byte	'PC0',0,1
	.word	448
	.byte	4,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	448
	.byte	4,4,2,35,1,11
	.byte	'PC1',0,1
	.word	448
	.byte	4,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	999
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_SCU_IOCR_Bits',0,6,250,4,3
	.word	59453
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL0_Bits',0,6,253,4,16,4,11
	.byte	'LBISTREQ',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'LBISTREQP',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'PATTERNS',0,2
	.word	999
	.byte	14,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	999
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_SCU_LBISTCTRL0_Bits',0,6,131,5,3
	.word	59603
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL1_Bits',0,6,134,5,16,4,11
	.byte	'SEED',0,4
	.word	425
	.byte	23,9,2,35,0,11
	.byte	'reserved_23',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'SPLITSH',0,1
	.word	448
	.byte	3,5,2,35,3,11
	.byte	'BODY',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'LBISTFREQU',0,1
	.word	448
	.byte	4,0,2,35,3,0,34
	.byte	'Ifx_SCU_LBISTCTRL1_Bits',0,6,141,5,3
	.word	59752
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL2_Bits',0,6,144,5,16,4,11
	.byte	'SIGNATURE',0,4
	.word	425
	.byte	24,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	448
	.byte	7,1,2,35,3,11
	.byte	'LBISTDONE',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_LBISTCTRL2_Bits',0,6,149,5,3
	.word	59913
	.byte	10
	.byte	'_Ifx_SCU_LCLCON_Bits',0,6,152,5,16,4,11
	.byte	'reserved_0',0,2
	.word	999
	.byte	16,0,2,35,0,11
	.byte	'LS',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,2
	.word	999
	.byte	14,1,2,35,2,11
	.byte	'LSEN',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_LCLCON_Bits',0,6,158,5,3
	.word	60043
	.byte	10
	.byte	'_Ifx_SCU_LCLTEST_Bits',0,6,161,5,16,4,11
	.byte	'LCLT0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'LCLT1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	425
	.byte	30,0,2,35,0,0,34
	.byte	'Ifx_SCU_LCLTEST_Bits',0,6,166,5,3
	.word	60175
	.byte	10
	.byte	'_Ifx_SCU_MANID_Bits',0,6,169,5,16,4,11
	.byte	'DEPT',0,1
	.word	448
	.byte	5,3,2,35,0,11
	.byte	'MANUF',0,2
	.word	999
	.byte	11,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	999
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_SCU_MANID_Bits',0,6,174,5,3
	.word	60290
	.byte	10
	.byte	'_Ifx_SCU_OMR_Bits',0,6,177,5,16,4,11
	.byte	'PS0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,2
	.word	999
	.byte	14,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	999
	.byte	14,0,2,35,2,0,34
	.byte	'Ifx_SCU_OMR_Bits',0,6,185,5,3
	.word	60401
	.byte	10
	.byte	'_Ifx_SCU_OSCCON_Bits',0,6,188,5,16,4,11
	.byte	'reserved_0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'PLLLV',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'OSCRES',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'GAINSEL',0,1
	.word	448
	.byte	2,3,2,35,0,11
	.byte	'MODE',0,1
	.word	448
	.byte	2,1,2,35,0,11
	.byte	'SHBY',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'PLLHV',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'X1D',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'X1DEN',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	448
	.byte	4,0,2,35,1,11
	.byte	'OSCVAL',0,1
	.word	448
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	448
	.byte	2,1,2,35,2,11
	.byte	'APREN',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'CAP0EN',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'CAP1EN',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'CAP2EN',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'CAP3EN',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	448
	.byte	4,0,2,35,3,0,34
	.byte	'Ifx_SCU_OSCCON_Bits',0,6,209,5,3
	.word	60559
	.byte	10
	.byte	'_Ifx_SCU_OUT_Bits',0,6,212,5,16,4,11
	.byte	'P0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	425
	.byte	30,0,2,35,0,0,34
	.byte	'Ifx_SCU_OUT_Bits',0,6,217,5,3
	.word	60971
	.byte	10
	.byte	'_Ifx_SCU_OVCCON_Bits',0,6,220,5,16,4,11
	.byte	'CSEL0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'CSEL1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'CSEL2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,2
	.word	999
	.byte	13,0,2,35,0,11
	.byte	'OVSTRT',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'OVSTP',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'DCINVAL',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	448
	.byte	5,0,2,35,2,11
	.byte	'OVCONF',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'POVCONF',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	448
	.byte	6,0,2,35,3,0,34
	.byte	'Ifx_SCU_OVCCON_Bits',0,6,233,5,3
	.word	61072
	.byte	10
	.byte	'_Ifx_SCU_OVCENABLE_Bits',0,6,236,5,16,4,11
	.byte	'OVEN0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'OVEN1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'OVEN2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,4
	.word	425
	.byte	29,0,2,35,0,0,34
	.byte	'Ifx_SCU_OVCENABLE_Bits',0,6,242,5,3
	.word	61339
	.byte	10
	.byte	'_Ifx_SCU_PDISC_Bits',0,6,245,5,16,4,11
	.byte	'PDIS0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'PDIS1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	425
	.byte	30,0,2,35,0,0,34
	.byte	'Ifx_SCU_PDISC_Bits',0,6,250,5,3
	.word	61475
	.byte	10
	.byte	'_Ifx_SCU_PDR_Bits',0,6,253,5,16,4,11
	.byte	'PD0',0,1
	.word	448
	.byte	3,5,2,35,0,11
	.byte	'PL0',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'PD1',0,1
	.word	448
	.byte	3,1,2,35,0,11
	.byte	'PL1',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	425
	.byte	24,0,2,35,0,0,34
	.byte	'Ifx_SCU_PDR_Bits',0,6,132,6,3
	.word	61586
	.byte	10
	.byte	'_Ifx_SCU_PDRR_Bits',0,6,135,6,16,4,11
	.byte	'PDR0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'PDR1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'PDR2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'PDR3',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'PDR4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'PDR5',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'PDR6',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'PDR7',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	425
	.byte	24,0,2,35,0,0,34
	.byte	'Ifx_SCU_PDRR_Bits',0,6,146,6,3
	.word	61719
	.byte	10
	.byte	'_Ifx_SCU_PLLCON0_Bits',0,6,149,6,16,4,11
	.byte	'VCOBYP',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'VCOPWD',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'MODEN',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'SETFINDIS',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'CLRFINDIS',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'OSCDISCDIS',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	999
	.byte	2,7,2,35,0,11
	.byte	'NDIV',0,1
	.word	448
	.byte	7,0,2,35,1,11
	.byte	'PLLPWD',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'RESLD',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	448
	.byte	5,0,2,35,2,11
	.byte	'PDIV',0,1
	.word	448
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	448
	.byte	4,0,2,35,3,0,34
	.byte	'Ifx_SCU_PLLCON0_Bits',0,6,166,6,3
	.word	61922
	.byte	10
	.byte	'_Ifx_SCU_PLLCON1_Bits',0,6,169,6,16,4,11
	.byte	'K2DIV',0,1
	.word	448
	.byte	7,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'K3DIV',0,1
	.word	448
	.byte	7,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'K1DIV',0,1
	.word	448
	.byte	7,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	999
	.byte	9,0,2,35,2,0,34
	.byte	'Ifx_SCU_PLLCON1_Bits',0,6,177,6,3
	.word	62278
	.byte	10
	.byte	'_Ifx_SCU_PLLCON2_Bits',0,6,180,6,16,4,11
	.byte	'MODCFG',0,2
	.word	999
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	999
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_SCU_PLLCON2_Bits',0,6,184,6,3
	.word	62456
	.byte	10
	.byte	'_Ifx_SCU_PLLERAYCON0_Bits',0,6,187,6,16,4,11
	.byte	'VCOBYP',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'VCOPWD',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	448
	.byte	2,4,2,35,0,11
	.byte	'SETFINDIS',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'CLRFINDIS',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'OSCDISCDIS',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	999
	.byte	2,7,2,35,0,11
	.byte	'NDIV',0,1
	.word	448
	.byte	5,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	448
	.byte	2,0,2,35,1,11
	.byte	'PLLPWD',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'RESLD',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	448
	.byte	5,0,2,35,2,11
	.byte	'PDIV',0,1
	.word	448
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	448
	.byte	4,0,2,35,3,0,34
	.byte	'Ifx_SCU_PLLERAYCON0_Bits',0,6,204,6,3
	.word	62556
	.byte	10
	.byte	'_Ifx_SCU_PLLERAYCON1_Bits',0,6,207,6,16,4,11
	.byte	'K2DIV',0,1
	.word	448
	.byte	7,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'K3DIV',0,1
	.word	448
	.byte	4,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	448
	.byte	4,0,2,35,1,11
	.byte	'K1DIV',0,1
	.word	448
	.byte	7,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	999
	.byte	9,0,2,35,2,0,34
	.byte	'Ifx_SCU_PLLERAYCON1_Bits',0,6,215,6,3
	.word	62926
	.byte	10
	.byte	'_Ifx_SCU_PLLERAYSTAT_Bits',0,6,218,6,16,4,11
	.byte	'VCOBYST',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'PWDSTAT',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'VCOLOCK',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'FINDIS',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'K1RDY',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'K2RDY',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	425
	.byte	26,0,2,35,0,0,34
	.byte	'Ifx_SCU_PLLERAYSTAT_Bits',0,6,227,6,3
	.word	63112
	.byte	10
	.byte	'_Ifx_SCU_PLLSTAT_Bits',0,6,230,6,16,4,11
	.byte	'VCOBYST',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'VCOLOCK',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'FINDIS',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'K1RDY',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'K2RDY',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'MODRUN',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	425
	.byte	24,0,2,35,0,0,34
	.byte	'Ifx_SCU_PLLSTAT_Bits',0,6,241,6,3
	.word	63310
	.byte	10
	.byte	'_Ifx_SCU_PMCSR_Bits',0,6,244,6,16,4,11
	.byte	'REQSLP',0,1
	.word	448
	.byte	2,6,2,35,0,11
	.byte	'SMUSLP',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	448
	.byte	5,0,2,35,0,11
	.byte	'PMST',0,1
	.word	448
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	425
	.byte	21,0,2,35,0,0,34
	.byte	'Ifx_SCU_PMCSR_Bits',0,6,251,6,3
	.word	63543
	.byte	10
	.byte	'_Ifx_SCU_PMSWCR0_Bits',0,6,254,6,16,4,11
	.byte	'reserved_0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'ESR1WKEN',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'PINAWKEN',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'PINBWKEN',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'ESR0DFEN',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'ESR0EDCON',0,1
	.word	448
	.byte	2,1,2,35,0,11
	.byte	'ESR1DFEN',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'ESR1EDCON',0,1
	.word	448
	.byte	2,6,2,35,1,11
	.byte	'PINADFEN',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'PINAEDCON',0,1
	.word	448
	.byte	2,3,2,35,1,11
	.byte	'PINBDFEN',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'PINBEDCON',0,1
	.word	448
	.byte	2,0,2,35,1,11
	.byte	'SCREN',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'STBYRAMSEL',0,1
	.word	448
	.byte	2,5,2,35,2,11
	.byte	'SCRCLKSEL',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'SCRWKEN',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'TRISTEN',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'TRISTREQ',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'PORSTDF',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'DCDCSYNC',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	448
	.byte	3,3,2,35,3,11
	.byte	'ESR0TRIST',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_PMSWCR0_Bits',0,6,153,7,3
	.word	63695
	.byte	10
	.byte	'_Ifx_SCU_PMSWCR1_Bits',0,6,156,7,16,4,11
	.byte	'SCRSTEN',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'SCRSTREQ',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	448
	.byte	6,0,2,35,0,11
	.byte	'CPUIDLSEL',0,1
	.word	448
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'IRADIS',0,1
	.word	448
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	448
	.byte	3,0,2,35,1,11
	.byte	'SCRCFG',0,1
	.word	448
	.byte	8,0,2,35,2,11
	.byte	'CPUSEL',0,1
	.word	448
	.byte	3,5,2,35,3,11
	.byte	'STBYEVEN',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'STBYEV',0,1
	.word	448
	.byte	3,1,2,35,3,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_PMSWCR1_Bits',0,6,170,7,3
	.word	64262
	.byte	10
	.byte	'_Ifx_SCU_PMSWCR2_Bits',0,6,173,7,16,4,11
	.byte	'SCRINT',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'BUSY',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'SCRECC',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'SCRWDT',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'SCRRST',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	448
	.byte	4,0,2,35,1,11
	.byte	'TCINT',0,1
	.word	448
	.byte	8,0,2,35,2,11
	.byte	'TCINTREQ',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'SMURST',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'RST',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	448
	.byte	4,1,2,35,3,11
	.byte	'LCK',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_SCU_PMSWCR2_Bits',0,6,187,7,3
	.word	64556
	.byte	10
	.byte	'_Ifx_SCU_PMSWSTAT_Bits',0,6,190,7,16,4,11
	.byte	'reserved_0',0,1
	.word	448
	.byte	2,6,2,35,0,11
	.byte	'ESR1WKP',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'ESR1OVRUN',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'PINAWKP',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'PINAOVRUN',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'PINBWKP',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'PINBOVRUN',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'PORSTDF',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'HWCFGEVR',0,1
	.word	448
	.byte	3,3,2,35,1,11
	.byte	'STBYRAM',0,1
	.word	448
	.byte	2,1,2,35,1,11
	.byte	'TRIST',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'SCRST',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'SCRWKP',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'SCR',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'SCRWKEN',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'ESR1WKEN',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'PINAWKEN',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'PINBWKEN',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	999
	.byte	4,5,2,35,2,11
	.byte	'ESR0TRIST',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	448
	.byte	4,0,2,35,3,0,34
	.byte	'Ifx_SCU_PMSWSTAT_Bits',0,6,214,7,3
	.word	64834
	.byte	10
	.byte	'_Ifx_SCU_PMSWSTATCLR_Bits',0,6,217,7,16,4,11
	.byte	'reserved_0',0,1
	.word	448
	.byte	2,6,2,35,0,11
	.byte	'ESR1WKPCLR',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'ESR1OVRUNCLR',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'PINAWKPCLR',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'PINAOVRUNCLR',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'PINBWKPCLR',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'PINBOVRUNCLR',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'SCRSTCLR',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'SCRWKPCLR',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	999
	.byte	14,0,2,35,2,0,34
	.byte	'Ifx_SCU_PMSWSTATCLR_Bits',0,6,230,7,3
	.word	65330
	.byte	10
	.byte	'_Ifx_SCU_RSTCON2_Bits',0,6,233,7,16,4,11
	.byte	'reserved_0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'CLRC',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,2
	.word	999
	.byte	10,4,2,35,0,11
	.byte	'CSS0',0,1
	.word	448
	.byte	1,3,2,35,1,11
	.byte	'CSS1',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'CSS2',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'USRINFO',0,2
	.word	999
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_SCU_RSTCON2_Bits',0,6,243,7,3
	.word	65643
	.byte	10
	.byte	'_Ifx_SCU_RSTCON_Bits',0,6,246,7,16,4,11
	.byte	'ESR0',0,1
	.word	448
	.byte	2,6,2,35,0,11
	.byte	'ESR1',0,1
	.word	448
	.byte	2,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	448
	.byte	2,2,2,35,0,11
	.byte	'SMU',0,1
	.word	448
	.byte	2,0,2,35,0,11
	.byte	'SW',0,1
	.word	448
	.byte	2,6,2,35,1,11
	.byte	'STM0',0,1
	.word	448
	.byte	2,4,2,35,1,11
	.byte	'STM1',0,1
	.word	448
	.byte	2,2,2,35,1,11
	.byte	'STM2',0,1
	.word	448
	.byte	2,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	999
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_SCU_RSTCON_Bits',0,6,129,8,3
	.word	65852
	.byte	10
	.byte	'_Ifx_SCU_RSTSTAT_Bits',0,6,132,8,16,4,11
	.byte	'ESR0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'ESR1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'SMU',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'SW',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'STM0',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'STM1',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'STM2',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'PORST',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'CB0',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'CB1',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'CB3',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	448
	.byte	2,1,2,35,2,11
	.byte	'EVR13',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'EVR33',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'SWD',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	448
	.byte	2,4,2,35,3,11
	.byte	'STBYR',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	448
	.byte	3,0,2,35,3,0,34
	.byte	'Ifx_SCU_RSTSTAT_Bits',0,6,155,8,3
	.word	66063
	.byte	10
	.byte	'_Ifx_SCU_SAFECON_Bits',0,6,158,8,16,4,11
	.byte	'HBT',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	425
	.byte	31,0,2,35,0,0,34
	.byte	'Ifx_SCU_SAFECON_Bits',0,6,162,8,3
	.word	66495
	.byte	10
	.byte	'_Ifx_SCU_STSTAT_Bits',0,6,165,8,16,4,11
	.byte	'HWCFG',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'FTM',0,1
	.word	448
	.byte	7,1,2,35,1,11
	.byte	'MODE',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'FCBAE',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'LUDIS',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'TRSTL',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'SPDEN',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	448
	.byte	3,0,2,35,2,11
	.byte	'RAMINT',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'reserved_25',0,1
	.word	448
	.byte	7,0,2,35,3,0,34
	.byte	'Ifx_SCU_STSTAT_Bits',0,6,178,8,3
	.word	66591
	.byte	10
	.byte	'_Ifx_SCU_SWRSTCON_Bits',0,6,181,8,16,4,11
	.byte	'reserved_0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'SWRSTREQ',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	425
	.byte	30,0,2,35,0,0,34
	.byte	'Ifx_SCU_SWRSTCON_Bits',0,6,186,8,3
	.word	66851
	.byte	10
	.byte	'_Ifx_SCU_SYSCON_Bits',0,6,189,8,16,4,11
	.byte	'CCTRIG0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'RAMINTM',0,1
	.word	448
	.byte	2,4,2,35,0,11
	.byte	'SETLUDIS',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	448
	.byte	3,0,2,35,0,11
	.byte	'DATM',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,4
	.word	425
	.byte	23,0,2,35,0,0,34
	.byte	'Ifx_SCU_SYSCON_Bits',0,6,198,8,3
	.word	66976
	.byte	10
	.byte	'_Ifx_SCU_TRAPCLR_Bits',0,6,201,8,16,4,11
	.byte	'ESR0T',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	425
	.byte	28,0,2,35,0,0,34
	.byte	'Ifx_SCU_TRAPCLR_Bits',0,6,208,8,3
	.word	67173
	.byte	10
	.byte	'_Ifx_SCU_TRAPDIS_Bits',0,6,211,8,16,4,11
	.byte	'ESR0T',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	425
	.byte	28,0,2,35,0,0,34
	.byte	'Ifx_SCU_TRAPDIS_Bits',0,6,218,8,3
	.word	67326
	.byte	10
	.byte	'_Ifx_SCU_TRAPSET_Bits',0,6,221,8,16,4,11
	.byte	'ESR0T',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	425
	.byte	28,0,2,35,0,0,34
	.byte	'Ifx_SCU_TRAPSET_Bits',0,6,228,8,3
	.word	67479
	.byte	10
	.byte	'_Ifx_SCU_TRAPSTAT_Bits',0,6,231,8,16,4,11
	.byte	'ESR0T',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	425
	.byte	28,0,2,35,0,0,34
	.byte	'Ifx_SCU_TRAPSTAT_Bits',0,6,238,8,3
	.word	67632
	.byte	34
	.byte	'Ifx_SCU_WDTCPU_CON0_Bits',0,6,247,8,3
	.word	863
	.byte	34
	.byte	'Ifx_SCU_WDTCPU_CON1_Bits',0,6,134,9,3
	.word	1021
	.byte	34
	.byte	'Ifx_SCU_WDTCPU_SR_Bits',0,6,150,9,3
	.word	1265
	.byte	10
	.byte	'_Ifx_SCU_WDTS_CON0_Bits',0,6,153,9,16,4,11
	.byte	'ENDINIT',0,4
	.word	847
	.byte	1,31,2,35,0,11
	.byte	'LCK',0,4
	.word	847
	.byte	1,30,2,35,0,11
	.byte	'PW',0,4
	.word	847
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	847
	.byte	16,0,2,35,0,0,34
	.byte	'Ifx_SCU_WDTS_CON0_Bits',0,6,159,9,3
	.word	67887
	.byte	10
	.byte	'_Ifx_SCU_WDTS_CON1_Bits',0,6,162,9,16,4,11
	.byte	'CLRIRF',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'IR0',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'UR',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'PAR',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'TCR',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'TCTR',0,1
	.word	448
	.byte	7,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	999
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_SCU_WDTS_CON1_Bits',0,6,175,9,3
	.word	68013
	.byte	10
	.byte	'_Ifx_SCU_WDTS_SR_Bits',0,6,178,9,16,4,11
	.byte	'AE',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'US',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'PAS',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'TCS',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'TCT',0,1
	.word	448
	.byte	7,0,2,35,1,11
	.byte	'TIM',0,2
	.word	999
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_SCU_WDTS_SR_Bits',0,6,191,9,3
	.word	68265
	.byte	12,6,199,9,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	50297
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_ACCEN0',0,6,204,9,3
	.word	68484
	.byte	12,6,207,9,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	50854
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_ACCEN1',0,6,212,9,3
	.word	68548
	.byte	12,6,215,9,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	50931
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_ARSTDIS',0,6,220,9,3
	.word	68612
	.byte	12,6,223,9,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51067
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_CCUCON0',0,6,228,9,3
	.word	68677
	.byte	12,6,231,9,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51347
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_CCUCON1',0,6,236,9,3
	.word	68742
	.byte	12,6,239,9,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51585
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_CCUCON2',0,6,244,9,3
	.word	68807
	.byte	12,6,247,9,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51713
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_CCUCON3',0,6,252,9,3
	.word	68872
	.byte	12,6,255,9,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51956
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_CCUCON4',0,6,132,10,3
	.word	68937
	.byte	12,6,135,10,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52191
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_CCUCON5',0,6,140,10,3
	.word	69002
	.byte	12,6,143,10,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52319
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_CCUCON6',0,6,148,10,3
	.word	69067
	.byte	12,6,151,10,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52419
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_CCUCON7',0,6,156,10,3
	.word	69132
	.byte	12,6,159,10,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52519
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_CHIPID',0,6,164,10,3
	.word	69197
	.byte	12,6,167,10,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52727
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_DTSCON',0,6,172,10,3
	.word	69261
	.byte	12,6,175,10,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52892
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_DTSLIM',0,6,180,10,3
	.word	69325
	.byte	12,6,183,10,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53075
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_DTSSTAT',0,6,188,10,3
	.word	69389
	.byte	12,6,191,10,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53229
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EICR',0,6,196,10,3
	.word	69454
	.byte	12,6,199,10,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53593
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EIFR',0,6,204,10,3
	.word	69516
	.byte	12,6,207,10,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53804
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EMSR',0,6,212,10,3
	.word	69578
	.byte	12,6,215,10,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54056
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_ESRCFG',0,6,220,10,3
	.word	69640
	.byte	12,6,223,10,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54174
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_ESROCFG',0,6,228,10,3
	.word	69704
	.byte	12,6,231,10,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54285
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVR13CON',0,6,236,10,3
	.word	69769
	.byte	12,6,239,10,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54448
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVR33CON',0,6,244,10,3
	.word	69835
	.byte	12,6,247,10,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54611
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRADCSTAT',0,6,252,10,3
	.word	69901
	.byte	12,6,255,10,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54769
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRDVSTAT',0,6,132,11,3
	.word	69969
	.byte	12,6,135,11,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54934
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRMONCTRL',0,6,140,11,3
	.word	70036
	.byte	12,6,143,11,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55263
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVROSCCTRL',0,6,148,11,3
	.word	70104
	.byte	12,6,151,11,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55484
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVROVMON',0,6,156,11,3
	.word	70172
	.byte	12,6,159,11,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55647
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRRSTCON',0,6,164,11,3
	.word	70238
	.byte	12,6,167,11,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55919
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRSDCOEFF1',0,6,172,11,3
	.word	70305
	.byte	12,6,175,11,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	56072
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRSDCOEFF2',0,6,180,11,3
	.word	70374
	.byte	12,6,183,11,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	56228
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRSDCOEFF3',0,6,188,11,3
	.word	70443
	.byte	12,6,191,11,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	56390
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRSDCOEFF4',0,6,196,11,3
	.word	70512
	.byte	12,6,199,11,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	56533
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRSDCOEFF5',0,6,204,11,3
	.word	70581
	.byte	12,6,207,11,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	56698
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRSDCOEFF6',0,6,212,11,3
	.word	70650
	.byte	12,6,215,11,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	56843
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRSDCTRL1',0,6,220,11,3
	.word	70719
	.byte	12,6,223,11,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	57024
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRSDCTRL2',0,6,228,11,3
	.word	70787
	.byte	12,6,231,11,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	57198
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRSDCTRL3',0,6,236,11,3
	.word	70855
	.byte	12,6,239,11,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	57358
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRSDCTRL4',0,6,244,11,3
	.word	70923
	.byte	12,6,247,11,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	57502
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRSTAT',0,6,252,11,3
	.word	70991
	.byte	12,6,255,11,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	57776
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRTRIM',0,6,132,12,3
	.word	71056
	.byte	12,6,135,12,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	57915
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EVRUVMON',0,6,140,12,3
	.word	71121
	.byte	12,6,143,12,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	58078
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_EXTCON',0,6,148,12,3
	.word	71187
	.byte	12,6,151,12,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	58296
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_FDR',0,6,156,12,3
	.word	71251
	.byte	12,6,159,12,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	58459
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_FMR',0,6,164,12,3
	.word	71312
	.byte	12,6,167,12,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	58795
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_ID',0,6,172,12,3
	.word	71373
	.byte	12,6,175,12,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	58902
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_IGCR',0,6,180,12,3
	.word	71433
	.byte	12,6,183,12,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	59354
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_IN',0,6,188,12,3
	.word	71495
	.byte	12,6,191,12,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	59453
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_IOCR',0,6,196,12,3
	.word	71555
	.byte	12,6,199,12,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	59603
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_LBISTCTRL0',0,6,204,12,3
	.word	71617
	.byte	12,6,207,12,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	59752
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_LBISTCTRL1',0,6,212,12,3
	.word	71685
	.byte	12,6,215,12,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	59913
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_LBISTCTRL2',0,6,220,12,3
	.word	71753
	.byte	12,6,223,12,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	60043
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_LCLCON',0,6,228,12,3
	.word	71821
	.byte	12,6,231,12,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	60175
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_LCLTEST',0,6,236,12,3
	.word	71885
	.byte	12,6,239,12,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	60290
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_MANID',0,6,244,12,3
	.word	71950
	.byte	12,6,247,12,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	60401
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_OMR',0,6,252,12,3
	.word	72013
	.byte	12,6,255,12,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	60559
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_OSCCON',0,6,132,13,3
	.word	72074
	.byte	12,6,135,13,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	60971
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_OUT',0,6,140,13,3
	.word	72138
	.byte	12,6,143,13,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	61072
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_OVCCON',0,6,148,13,3
	.word	72199
	.byte	12,6,151,13,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	61339
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_OVCENABLE',0,6,156,13,3
	.word	72263
	.byte	12,6,159,13,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	61475
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PDISC',0,6,164,13,3
	.word	72330
	.byte	12,6,167,13,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	61586
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PDR',0,6,172,13,3
	.word	72393
	.byte	12,6,175,13,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	61719
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PDRR',0,6,180,13,3
	.word	72454
	.byte	12,6,183,13,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	61922
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PLLCON0',0,6,188,13,3
	.word	72516
	.byte	12,6,191,13,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	62278
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PLLCON1',0,6,196,13,3
	.word	72581
	.byte	12,6,199,13,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	62456
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PLLCON2',0,6,204,13,3
	.word	72646
	.byte	12,6,207,13,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	62556
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PLLERAYCON0',0,6,212,13,3
	.word	72711
	.byte	12,6,215,13,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	62926
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PLLERAYCON1',0,6,220,13,3
	.word	72780
	.byte	12,6,223,13,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63112
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PLLERAYSTAT',0,6,228,13,3
	.word	72849
	.byte	12,6,231,13,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63310
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PLLSTAT',0,6,236,13,3
	.word	72918
	.byte	12,6,239,13,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63543
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PMCSR',0,6,244,13,3
	.word	72983
	.byte	12,6,247,13,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63695
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PMSWCR0',0,6,252,13,3
	.word	73046
	.byte	12,6,255,13,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64262
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PMSWCR1',0,6,132,14,3
	.word	73111
	.byte	12,6,135,14,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64556
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PMSWCR2',0,6,140,14,3
	.word	73176
	.byte	12,6,143,14,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64834
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PMSWSTAT',0,6,148,14,3
	.word	73241
	.byte	12,6,151,14,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65330
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_PMSWSTATCLR',0,6,156,14,3
	.word	73307
	.byte	12,6,159,14,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65852
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_RSTCON',0,6,164,14,3
	.word	73376
	.byte	12,6,167,14,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65643
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_RSTCON2',0,6,172,14,3
	.word	73440
	.byte	12,6,175,14,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66063
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_RSTSTAT',0,6,180,14,3
	.word	73505
	.byte	12,6,183,14,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66495
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_SAFECON',0,6,188,14,3
	.word	73570
	.byte	12,6,191,14,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66591
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_STSTAT',0,6,196,14,3
	.word	73635
	.byte	12,6,199,14,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66851
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_SWRSTCON',0,6,204,14,3
	.word	73699
	.byte	12,6,207,14,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66976
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_SYSCON',0,6,212,14,3
	.word	73765
	.byte	12,6,215,14,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67173
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_TRAPCLR',0,6,220,14,3
	.word	73829
	.byte	12,6,223,14,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67326
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_TRAPDIS',0,6,228,14,3
	.word	73894
	.byte	12,6,231,14,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67479
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_TRAPSET',0,6,236,14,3
	.word	73959
	.byte	12,6,239,14,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67632
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_TRAPSTAT',0,6,244,14,3
	.word	74024
	.byte	34
	.byte	'Ifx_SCU_WDTCPU_CON0',0,6,252,14,3
	.word	959
	.byte	34
	.byte	'Ifx_SCU_WDTCPU_CON1',0,6,132,15,3
	.word	1225
	.byte	34
	.byte	'Ifx_SCU_WDTCPU_SR',0,6,140,15,3
	.word	1456
	.byte	12,6,143,15,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67887
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_WDTS_CON0',0,6,148,15,3
	.word	74175
	.byte	12,6,151,15,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	68013
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_WDTS_CON1',0,6,156,15,3
	.word	74242
	.byte	12,6,159,15,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	68265
	.byte	4,2,35,0,0,34
	.byte	'Ifx_SCU_WDTS_SR',0,6,164,15,3
	.word	74309
	.byte	14
	.word	1496
	.byte	34
	.byte	'Ifx_SCU_WDTCPU',0,6,180,15,3
	.word	74374
	.byte	10
	.byte	'_Ifx_SCU_WDTS',0,6,183,15,25,12,13
	.byte	'CON0',0
	.word	74175
	.byte	4,2,35,0,13
	.byte	'CON1',0
	.word	74242
	.byte	4,2,35,4,13
	.byte	'SR',0
	.word	74309
	.byte	4,2,35,8,0,14
	.word	74403
	.byte	34
	.byte	'Ifx_SCU_WDTS',0,6,188,15,3
	.word	74464
	.byte	18,8
	.word	69640
	.byte	19,1,0,18,8
	.word	72983
	.byte	19,1,0,14
	.word	74403
	.byte	18,24
	.word	1496
	.byte	19,1,0,14
	.word	74514
	.byte	18,16
	.word	69454
	.byte	19,3,0,18,16
	.word	71433
	.byte	19,3,0,18,180,3
	.word	448
	.byte	19,179,3,0,10
	.byte	'_Ifx_SCU',0,6,201,15,25,128,8,13
	.byte	'reserved_0',0
	.word	5434
	.byte	8,2,35,0,13
	.byte	'ID',0
	.word	71373
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	3615
	.byte	4,2,35,12,13
	.byte	'OSCCON',0
	.word	72074
	.byte	4,2,35,16,13
	.byte	'PLLSTAT',0
	.word	72918
	.byte	4,2,35,20,13
	.byte	'PLLCON0',0
	.word	72516
	.byte	4,2,35,24,13
	.byte	'PLLCON1',0
	.word	72581
	.byte	4,2,35,28,13
	.byte	'PLLCON2',0
	.word	72646
	.byte	4,2,35,32,13
	.byte	'PLLERAYSTAT',0
	.word	72849
	.byte	4,2,35,36,13
	.byte	'PLLERAYCON0',0
	.word	72711
	.byte	4,2,35,40,13
	.byte	'PLLERAYCON1',0
	.word	72780
	.byte	4,2,35,44,13
	.byte	'CCUCON0',0
	.word	68677
	.byte	4,2,35,48,13
	.byte	'CCUCON1',0
	.word	68742
	.byte	4,2,35,52,13
	.byte	'FDR',0
	.word	71251
	.byte	4,2,35,56,13
	.byte	'EXTCON',0
	.word	71187
	.byte	4,2,35,60,13
	.byte	'CCUCON2',0
	.word	68807
	.byte	4,2,35,64,13
	.byte	'CCUCON3',0
	.word	68872
	.byte	4,2,35,68,13
	.byte	'CCUCON4',0
	.word	68937
	.byte	4,2,35,72,13
	.byte	'CCUCON5',0
	.word	69002
	.byte	4,2,35,76,13
	.byte	'RSTSTAT',0
	.word	73505
	.byte	4,2,35,80,13
	.byte	'reserved_54',0
	.word	3615
	.byte	4,2,35,84,13
	.byte	'RSTCON',0
	.word	73376
	.byte	4,2,35,88,13
	.byte	'ARSTDIS',0
	.word	68612
	.byte	4,2,35,92,13
	.byte	'SWRSTCON',0
	.word	73699
	.byte	4,2,35,96,13
	.byte	'RSTCON2',0
	.word	73440
	.byte	4,2,35,100,13
	.byte	'reserved_68',0
	.word	3615
	.byte	4,2,35,104,13
	.byte	'EVRRSTCON',0
	.word	70238
	.byte	4,2,35,108,13
	.byte	'ESRCFG',0
	.word	74491
	.byte	8,2,35,112,13
	.byte	'ESROCFG',0
	.word	69704
	.byte	4,2,35,120,13
	.byte	'SYSCON',0
	.word	73765
	.byte	4,2,35,124,13
	.byte	'CCUCON6',0
	.word	69067
	.byte	4,3,35,128,1,13
	.byte	'CCUCON7',0
	.word	69132
	.byte	4,3,35,132,1,13
	.byte	'reserved_88',0
	.word	11455
	.byte	20,3,35,136,1,13
	.byte	'PDR',0
	.word	72393
	.byte	4,3,35,156,1,13
	.byte	'IOCR',0
	.word	71555
	.byte	4,3,35,160,1,13
	.byte	'OUT',0
	.word	72138
	.byte	4,3,35,164,1,13
	.byte	'OMR',0
	.word	72013
	.byte	4,3,35,168,1,13
	.byte	'IN',0
	.word	71495
	.byte	4,3,35,172,1,13
	.byte	'EVRSTAT',0
	.word	70991
	.byte	4,3,35,176,1,13
	.byte	'EVRDVSTAT',0
	.word	69969
	.byte	4,3,35,180,1,13
	.byte	'EVR13CON',0
	.word	69769
	.byte	4,3,35,184,1,13
	.byte	'EVR33CON',0
	.word	69835
	.byte	4,3,35,188,1,13
	.byte	'STSTAT',0
	.word	73635
	.byte	4,3,35,192,1,13
	.byte	'reserved_C4',0
	.word	3615
	.byte	4,3,35,196,1,13
	.byte	'PMSWCR0',0
	.word	73046
	.byte	4,3,35,200,1,13
	.byte	'PMSWSTAT',0
	.word	73241
	.byte	4,3,35,204,1,13
	.byte	'PMSWSTATCLR',0
	.word	73307
	.byte	4,3,35,208,1,13
	.byte	'PMCSR',0
	.word	74500
	.byte	8,3,35,212,1,13
	.byte	'reserved_DC',0
	.word	3615
	.byte	4,3,35,220,1,13
	.byte	'DTSSTAT',0
	.word	69389
	.byte	4,3,35,224,1,13
	.byte	'DTSCON',0
	.word	69261
	.byte	4,3,35,228,1,13
	.byte	'PMSWCR1',0
	.word	73111
	.byte	4,3,35,232,1,13
	.byte	'PMSWCR2',0
	.word	73176
	.byte	4,3,35,236,1,13
	.byte	'WDTS',0
	.word	74509
	.byte	12,3,35,240,1,13
	.byte	'EMSR',0
	.word	69578
	.byte	4,3,35,252,1,13
	.byte	'WDTCPU',0
	.word	74523
	.byte	24,3,35,128,2,13
	.byte	'reserved_118',0
	.word	5774
	.byte	12,3,35,152,2,13
	.byte	'TRAPSTAT',0
	.word	74024
	.byte	4,3,35,164,2,13
	.byte	'TRAPSET',0
	.word	73959
	.byte	4,3,35,168,2,13
	.byte	'TRAPCLR',0
	.word	73829
	.byte	4,3,35,172,2,13
	.byte	'TRAPDIS',0
	.word	73894
	.byte	4,3,35,176,2,13
	.byte	'reserved_134',0
	.word	3615
	.byte	4,3,35,180,2,13
	.byte	'LCLCON1',0
	.word	71821
	.byte	4,3,35,184,2,13
	.byte	'LCLTEST',0
	.word	71885
	.byte	4,3,35,188,2,13
	.byte	'CHIPID',0
	.word	69197
	.byte	4,3,35,192,2,13
	.byte	'MANID',0
	.word	71950
	.byte	4,3,35,196,2,13
	.byte	'reserved_148',0
	.word	5434
	.byte	8,3,35,200,2,13
	.byte	'SAFECON',0
	.word	73570
	.byte	4,3,35,208,2,13
	.byte	'reserved_154',0
	.word	45099
	.byte	16,3,35,212,2,13
	.byte	'LBISTCTRL0',0
	.word	71617
	.byte	4,3,35,228,2,13
	.byte	'LBISTCTRL1',0
	.word	71685
	.byte	4,3,35,232,2,13
	.byte	'LBISTCTRL2',0
	.word	71753
	.byte	4,3,35,236,2,13
	.byte	'reserved_170',0
	.word	11732
	.byte	28,3,35,240,2,13
	.byte	'PDISC',0
	.word	72330
	.byte	4,3,35,140,3,13
	.byte	'reserved_190',0
	.word	5434
	.byte	8,3,35,144,3,13
	.byte	'EVRTRIM',0
	.word	71056
	.byte	4,3,35,152,3,13
	.byte	'EVRADCSTAT',0
	.word	69901
	.byte	4,3,35,156,3,13
	.byte	'EVRUVMON',0
	.word	71121
	.byte	4,3,35,160,3,13
	.byte	'EVROVMON',0
	.word	70172
	.byte	4,3,35,164,3,13
	.byte	'EVRMONCTRL',0
	.word	70036
	.byte	4,3,35,168,3,13
	.byte	'reserved_1AC',0
	.word	3615
	.byte	4,3,35,172,3,13
	.byte	'EVRSDCTRL1',0
	.word	70719
	.byte	4,3,35,176,3,13
	.byte	'EVRSDCTRL2',0
	.word	70787
	.byte	4,3,35,180,3,13
	.byte	'EVRSDCTRL3',0
	.word	70855
	.byte	4,3,35,184,3,13
	.byte	'EVRSDCTRL4',0
	.word	70923
	.byte	4,3,35,188,3,13
	.byte	'EVRSDCOEFF1',0
	.word	70305
	.byte	4,3,35,192,3,13
	.byte	'EVRSDCOEFF2',0
	.word	70374
	.byte	4,3,35,196,3,13
	.byte	'EVRSDCOEFF3',0
	.word	70443
	.byte	4,3,35,200,3,13
	.byte	'EVRSDCOEFF4',0
	.word	70512
	.byte	4,3,35,204,3,13
	.byte	'EVRSDCOEFF5',0
	.word	70581
	.byte	4,3,35,208,3,13
	.byte	'EVRSDCOEFF6',0
	.word	70650
	.byte	4,3,35,212,3,13
	.byte	'EVROSCCTRL',0
	.word	70104
	.byte	4,3,35,216,3,13
	.byte	'reserved_1DC',0
	.word	3615
	.byte	4,3,35,220,3,13
	.byte	'OVCENABLE',0
	.word	72263
	.byte	4,3,35,224,3,13
	.byte	'OVCCON',0
	.word	72199
	.byte	4,3,35,228,3,13
	.byte	'reserved_1E8',0
	.word	44734
	.byte	40,3,35,232,3,13
	.byte	'EICR',0
	.word	74528
	.byte	16,3,35,144,4,13
	.byte	'EIFR',0
	.word	69516
	.byte	4,3,35,160,4,13
	.byte	'FMR',0
	.word	71312
	.byte	4,3,35,164,4,13
	.byte	'PDRR',0
	.word	72454
	.byte	4,3,35,168,4,13
	.byte	'IGCR',0
	.word	74537
	.byte	16,3,35,172,4,13
	.byte	'reserved_23C',0
	.word	3615
	.byte	4,3,35,188,4,13
	.byte	'DTSLIM',0
	.word	69325
	.byte	4,3,35,192,4,13
	.byte	'reserved_244',0
	.word	74546
	.byte	180,3,3,35,196,4,13
	.byte	'ACCEN1',0
	.word	68548
	.byte	4,3,35,248,7,13
	.byte	'ACCEN0',0
	.word	68484
	.byte	4,3,35,252,7,0,14
	.word	74557
	.byte	34
	.byte	'Ifx_SCU',0,6,181,16,3
	.word	76547
	.byte	10
	.byte	'_Ifx_CPU_A_Bits',0,29,45,16,4,11
	.byte	'ADDR',0,4
	.word	847
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_A_Bits',0,29,48,3
	.word	76569
	.byte	10
	.byte	'_Ifx_CPU_BIV_Bits',0,29,51,16,4,11
	.byte	'VSS',0,4
	.word	847
	.byte	1,31,2,35,0,11
	.byte	'BIV',0,4
	.word	847
	.byte	31,0,2,35,0,0,34
	.byte	'Ifx_CPU_BIV_Bits',0,29,55,3
	.word	76630
	.byte	10
	.byte	'_Ifx_CPU_BTV_Bits',0,29,58,16,4,11
	.byte	'reserved_0',0,4
	.word	847
	.byte	1,31,2,35,0,11
	.byte	'BTV',0,4
	.word	847
	.byte	31,0,2,35,0,0,34
	.byte	'Ifx_CPU_BTV_Bits',0,29,62,3
	.word	76709
	.byte	10
	.byte	'_Ifx_CPU_CCNT_Bits',0,29,65,16,4,11
	.byte	'CountValue',0,4
	.word	847
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	847
	.byte	1,0,2,35,0,0,34
	.byte	'Ifx_CPU_CCNT_Bits',0,29,69,3
	.word	76795
	.byte	10
	.byte	'_Ifx_CPU_CCTRL_Bits',0,29,72,16,4,11
	.byte	'CM',0,4
	.word	847
	.byte	1,31,2,35,0,11
	.byte	'CE',0,4
	.word	847
	.byte	1,30,2,35,0,11
	.byte	'M1',0,4
	.word	847
	.byte	3,27,2,35,0,11
	.byte	'M2',0,4
	.word	847
	.byte	3,24,2,35,0,11
	.byte	'M3',0,4
	.word	847
	.byte	3,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	847
	.byte	21,0,2,35,0,0,34
	.byte	'Ifx_CPU_CCTRL_Bits',0,29,80,3
	.word	76884
	.byte	10
	.byte	'_Ifx_CPU_COMPAT_Bits',0,29,83,16,4,11
	.byte	'reserved_0',0,4
	.word	847
	.byte	3,29,2,35,0,11
	.byte	'RM',0,4
	.word	847
	.byte	1,28,2,35,0,11
	.byte	'SP',0,4
	.word	847
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	847
	.byte	27,0,2,35,0,0,34
	.byte	'Ifx_CPU_COMPAT_Bits',0,29,89,3
	.word	77030
	.byte	34
	.byte	'Ifx_CPU_CORE_ID_Bits',0,29,96,3
	.word	40223
	.byte	10
	.byte	'_Ifx_CPU_CPR_L_Bits',0,29,99,16,4,11
	.byte	'reserved_0',0,4
	.word	847
	.byte	3,29,2,35,0,11
	.byte	'LOWBND',0,4
	.word	847
	.byte	29,0,2,35,0,0,34
	.byte	'Ifx_CPU_CPR_L_Bits',0,29,103,3
	.word	77186
	.byte	10
	.byte	'_Ifx_CPU_CPR_U_Bits',0,29,106,16,4,11
	.byte	'reserved_0',0,4
	.word	847
	.byte	3,29,2,35,0,11
	.byte	'UPPBND',0,4
	.word	847
	.byte	29,0,2,35,0,0,34
	.byte	'Ifx_CPU_CPR_U_Bits',0,29,110,3
	.word	77279
	.byte	10
	.byte	'_Ifx_CPU_CPU_ID_Bits',0,29,113,16,4,11
	.byte	'MODREV',0,4
	.word	847
	.byte	8,24,2,35,0,11
	.byte	'MOD_32B',0,4
	.word	847
	.byte	8,16,2,35,0,11
	.byte	'MOD',0,4
	.word	847
	.byte	16,0,2,35,0,0,34
	.byte	'Ifx_CPU_CPU_ID_Bits',0,29,118,3
	.word	77372
	.byte	10
	.byte	'_Ifx_CPU_CPXE_Bits',0,29,121,16,4,11
	.byte	'XE',0,4
	.word	847
	.byte	8,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	847
	.byte	24,0,2,35,0,0,34
	.byte	'Ifx_CPU_CPXE_Bits',0,29,125,3
	.word	77479
	.byte	10
	.byte	'_Ifx_CPU_CREVT_Bits',0,29,128,1,16,4,11
	.byte	'EVTA',0,4
	.word	847
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	847
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	847
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	847
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	847
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	847
	.byte	24,0,2,35,0,0,34
	.byte	'Ifx_CPU_CREVT_Bits',0,29,136,1,3
	.word	77566
	.byte	10
	.byte	'_Ifx_CPU_CUS_ID_Bits',0,29,139,1,16,4,11
	.byte	'CID',0,4
	.word	847
	.byte	3,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	847
	.byte	29,0,2,35,0,0,34
	.byte	'Ifx_CPU_CUS_ID_Bits',0,29,143,1,3
	.word	77720
	.byte	10
	.byte	'_Ifx_CPU_D_Bits',0,29,146,1,16,4,11
	.byte	'DATA',0,4
	.word	847
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_D_Bits',0,29,149,1,3
	.word	77814
	.byte	10
	.byte	'_Ifx_CPU_DATR_Bits',0,29,152,1,16,4,11
	.byte	'reserved_0',0,4
	.word	847
	.byte	3,29,2,35,0,11
	.byte	'SBE',0,4
	.word	847
	.byte	1,28,2,35,0,11
	.byte	'reserved_4',0,4
	.word	847
	.byte	5,23,2,35,0,11
	.byte	'CWE',0,4
	.word	847
	.byte	1,22,2,35,0,11
	.byte	'CFE',0,4
	.word	847
	.byte	1,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	847
	.byte	3,18,2,35,0,11
	.byte	'SOE',0,4
	.word	847
	.byte	1,17,2,35,0,11
	.byte	'SME',0,4
	.word	847
	.byte	1,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	847
	.byte	16,0,2,35,0,0,34
	.byte	'Ifx_CPU_DATR_Bits',0,29,163,1,3
	.word	77877
	.byte	10
	.byte	'_Ifx_CPU_DBGSR_Bits',0,29,166,1,16,4,11
	.byte	'DE',0,4
	.word	847
	.byte	1,31,2,35,0,11
	.byte	'HALT',0,4
	.word	847
	.byte	2,29,2,35,0,11
	.byte	'SIH',0,4
	.word	847
	.byte	1,28,2,35,0,11
	.byte	'SUSP',0,4
	.word	847
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	847
	.byte	1,26,2,35,0,11
	.byte	'PREVSUSP',0,4
	.word	847
	.byte	1,25,2,35,0,11
	.byte	'PEVT',0,4
	.word	847
	.byte	1,24,2,35,0,11
	.byte	'EVTSRC',0,4
	.word	847
	.byte	5,19,2,35,0,11
	.byte	'reserved_13',0,4
	.word	847
	.byte	19,0,2,35,0,0,34
	.byte	'Ifx_CPU_DBGSR_Bits',0,29,177,1,3
	.word	78095
	.byte	10
	.byte	'_Ifx_CPU_DBGTCR_Bits',0,29,180,1,16,4,11
	.byte	'DTA',0,4
	.word	847
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	847
	.byte	31,0,2,35,0,0,34
	.byte	'Ifx_CPU_DBGTCR_Bits',0,29,184,1,3
	.word	78310
	.byte	10
	.byte	'_Ifx_CPU_DCON0_Bits',0,29,187,1,16,4,11
	.byte	'reserved_0',0,4
	.word	847
	.byte	1,31,2,35,0,11
	.byte	'DCBYP',0,4
	.word	847
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	847
	.byte	30,0,2,35,0,0,34
	.byte	'Ifx_CPU_DCON0_Bits',0,29,192,1,3
	.word	78404
	.byte	10
	.byte	'_Ifx_CPU_DCON2_Bits',0,29,195,1,16,4,11
	.byte	'DCACHE_SZE',0,4
	.word	847
	.byte	16,16,2,35,0,11
	.byte	'DSCRATCH_SZE',0,4
	.word	847
	.byte	16,0,2,35,0,0,34
	.byte	'Ifx_CPU_DCON2_Bits',0,29,199,1,3
	.word	78520
	.byte	10
	.byte	'_Ifx_CPU_DCX_Bits',0,29,202,1,16,4,11
	.byte	'reserved_0',0,4
	.word	847
	.byte	6,26,2,35,0,11
	.byte	'DCXValue',0,4
	.word	847
	.byte	26,0,2,35,0,0,34
	.byte	'Ifx_CPU_DCX_Bits',0,29,206,1,3
	.word	78621
	.byte	10
	.byte	'_Ifx_CPU_DEADD_Bits',0,29,209,1,16,4,11
	.byte	'ERROR_ADDRESS',0,4
	.word	847
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_DEADD_Bits',0,29,212,1,3
	.word	78714
	.byte	10
	.byte	'_Ifx_CPU_DIEAR_Bits',0,29,215,1,16,4,11
	.byte	'TA',0,4
	.word	847
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_DIEAR_Bits',0,29,218,1,3
	.word	78794
	.byte	10
	.byte	'_Ifx_CPU_DIETR_Bits',0,29,221,1,16,4,11
	.byte	'IED',0,4
	.word	847
	.byte	1,31,2,35,0,11
	.byte	'IE_T',0,4
	.word	847
	.byte	1,30,2,35,0,11
	.byte	'IE_C',0,4
	.word	847
	.byte	1,29,2,35,0,11
	.byte	'IE_S',0,4
	.word	847
	.byte	1,28,2,35,0,11
	.byte	'IE_BI',0,4
	.word	847
	.byte	1,27,2,35,0,11
	.byte	'E_INFO',0,4
	.word	847
	.byte	6,21,2,35,0,11
	.byte	'IE_DUAL',0,4
	.word	847
	.byte	1,20,2,35,0,11
	.byte	'IE_SP',0,4
	.word	847
	.byte	1,19,2,35,0,11
	.byte	'IE_BS',0,4
	.word	847
	.byte	1,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	847
	.byte	18,0,2,35,0,0,34
	.byte	'Ifx_CPU_DIETR_Bits',0,29,233,1,3
	.word	78863
	.byte	10
	.byte	'_Ifx_CPU_DMS_Bits',0,29,236,1,16,4,11
	.byte	'reserved_0',0,4
	.word	847
	.byte	1,31,2,35,0,11
	.byte	'DMSValue',0,4
	.word	847
	.byte	31,0,2,35,0,0,34
	.byte	'Ifx_CPU_DMS_Bits',0,29,240,1,3
	.word	79092
	.byte	10
	.byte	'_Ifx_CPU_DPR_L_Bits',0,29,243,1,16,4,11
	.byte	'reserved_0',0,4
	.word	847
	.byte	3,29,2,35,0,11
	.byte	'LOWBND',0,4
	.word	847
	.byte	29,0,2,35,0,0,34
	.byte	'Ifx_CPU_DPR_L_Bits',0,29,247,1,3
	.word	79185
	.byte	10
	.byte	'_Ifx_CPU_DPR_U_Bits',0,29,250,1,16,4,11
	.byte	'reserved_0',0,4
	.word	847
	.byte	3,29,2,35,0,11
	.byte	'UPPBND',0,4
	.word	847
	.byte	29,0,2,35,0,0,34
	.byte	'Ifx_CPU_DPR_U_Bits',0,29,254,1,3
	.word	79280
	.byte	10
	.byte	'_Ifx_CPU_DPRE_Bits',0,29,129,2,16,4,11
	.byte	'RE',0,4
	.word	847
	.byte	16,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	847
	.byte	16,0,2,35,0,0,34
	.byte	'Ifx_CPU_DPRE_Bits',0,29,133,2,3
	.word	79375
	.byte	10
	.byte	'_Ifx_CPU_DPWE_Bits',0,29,136,2,16,4,11
	.byte	'WE',0,4
	.word	847
	.byte	16,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	847
	.byte	16,0,2,35,0,0,34
	.byte	'Ifx_CPU_DPWE_Bits',0,29,140,2,3
	.word	79465
	.byte	10
	.byte	'_Ifx_CPU_DSTR_Bits',0,29,143,2,16,4,11
	.byte	'SRE',0,4
	.word	847
	.byte	1,31,2,35,0,11
	.byte	'GAE',0,4
	.word	847
	.byte	1,30,2,35,0,11
	.byte	'LBE',0,4
	.word	847
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	847
	.byte	3,26,2,35,0,11
	.byte	'CRE',0,4
	.word	847
	.byte	1,25,2,35,0,11
	.byte	'reserved_7',0,4
	.word	847
	.byte	7,18,2,35,0,11
	.byte	'DTME',0,4
	.word	847
	.byte	1,17,2,35,0,11
	.byte	'LOE',0,4
	.word	847
	.byte	1,16,2,35,0,11
	.byte	'SDE',0,4
	.word	847
	.byte	1,15,2,35,0,11
	.byte	'SCE',0,4
	.word	847
	.byte	1,14,2,35,0,11
	.byte	'CAC',0,4
	.word	847
	.byte	1,13,2,35,0,11
	.byte	'MPE',0,4
	.word	847
	.byte	1,12,2,35,0,11
	.byte	'CLE',0,4
	.word	847
	.byte	1,11,2,35,0,11
	.byte	'reserved_21',0,4
	.word	847
	.byte	3,8,2,35,0,11
	.byte	'ALN',0,4
	.word	847
	.byte	1,7,2,35,0,11
	.byte	'reserved_25',0,4
	.word	847
	.byte	7,0,2,35,0,0,34
	.byte	'Ifx_CPU_DSTR_Bits',0,29,161,2,3
	.word	79555
	.byte	10
	.byte	'_Ifx_CPU_EXEVT_Bits',0,29,164,2,16,4,11
	.byte	'EVTA',0,4
	.word	847
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	847
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	847
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	847
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	847
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	847
	.byte	24,0,2,35,0,0,34
	.byte	'Ifx_CPU_EXEVT_Bits',0,29,172,2,3
	.word	79879
	.byte	10
	.byte	'_Ifx_CPU_FCX_Bits',0,29,175,2,16,4,11
	.byte	'FCXO',0,4
	.word	847
	.byte	16,16,2,35,0,11
	.byte	'FCXS',0,4
	.word	847
	.byte	4,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	847
	.byte	12,0,2,35,0,0,34
	.byte	'Ifx_CPU_FCX_Bits',0,29,180,2,3
	.word	80033
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_CON_Bits',0,29,183,2,16,4,11
	.byte	'TST',0,4
	.word	847
	.byte	1,31,2,35,0,11
	.byte	'TCL',0,4
	.word	847
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	847
	.byte	6,24,2,35,0,11
	.byte	'RM',0,4
	.word	847
	.byte	2,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	847
	.byte	8,14,2,35,0,11
	.byte	'FXE',0,4
	.word	847
	.byte	1,13,2,35,0,11
	.byte	'FUE',0,4
	.word	847
	.byte	1,12,2,35,0,11
	.byte	'FZE',0,4
	.word	847
	.byte	1,11,2,35,0,11
	.byte	'FVE',0,4
	.word	847
	.byte	1,10,2,35,0,11
	.byte	'FIE',0,4
	.word	847
	.byte	1,9,2,35,0,11
	.byte	'reserved_23',0,4
	.word	847
	.byte	3,6,2,35,0,11
	.byte	'FX',0,4
	.word	847
	.byte	1,5,2,35,0,11
	.byte	'FU',0,4
	.word	847
	.byte	1,4,2,35,0,11
	.byte	'FZ',0,4
	.word	847
	.byte	1,3,2,35,0,11
	.byte	'FV',0,4
	.word	847
	.byte	1,2,2,35,0,11
	.byte	'FI',0,4
	.word	847
	.byte	1,1,2,35,0,11
	.byte	'reserved_31',0,4
	.word	847
	.byte	1,0,2,35,0,0,34
	.byte	'Ifx_CPU_FPU_TRAP_CON_Bits',0,29,202,2,3
	.word	80139
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_OPC_Bits',0,29,205,2,16,4,11
	.byte	'OPC',0,4
	.word	847
	.byte	8,24,2,35,0,11
	.byte	'FMT',0,4
	.word	847
	.byte	1,23,2,35,0,11
	.byte	'reserved_9',0,4
	.word	847
	.byte	7,16,2,35,0,11
	.byte	'DREG',0,4
	.word	847
	.byte	4,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	847
	.byte	12,0,2,35,0,0,34
	.byte	'Ifx_CPU_FPU_TRAP_OPC_Bits',0,29,212,2,3
	.word	80488
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_PC_Bits',0,29,215,2,16,4,11
	.byte	'PC',0,4
	.word	847
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_FPU_TRAP_PC_Bits',0,29,218,2,3
	.word	80648
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_SRC1_Bits',0,29,221,2,16,4,11
	.byte	'SRC1',0,4
	.word	847
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_FPU_TRAP_SRC1_Bits',0,29,224,2,3
	.word	80729
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_SRC2_Bits',0,29,227,2,16,4,11
	.byte	'SRC2',0,4
	.word	847
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_FPU_TRAP_SRC2_Bits',0,29,230,2,3
	.word	80816
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_SRC3_Bits',0,29,233,2,16,4,11
	.byte	'SRC3',0,4
	.word	847
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_FPU_TRAP_SRC3_Bits',0,29,236,2,3
	.word	80903
	.byte	10
	.byte	'_Ifx_CPU_ICNT_Bits',0,29,239,2,16,4,11
	.byte	'CountValue',0,4
	.word	847
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	847
	.byte	1,0,2,35,0,0,34
	.byte	'Ifx_CPU_ICNT_Bits',0,29,243,2,3
	.word	80990
	.byte	34
	.byte	'Ifx_CPU_ICR_Bits',0,29,253,2,3
	.word	40066
	.byte	10
	.byte	'_Ifx_CPU_ISP_Bits',0,29,128,3,16,4,11
	.byte	'ISP',0,4
	.word	847
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_ISP_Bits',0,29,131,3,3
	.word	81107
	.byte	10
	.byte	'_Ifx_CPU_LCX_Bits',0,29,134,3,16,4,11
	.byte	'LCXO',0,4
	.word	847
	.byte	16,16,2,35,0,11
	.byte	'LCXS',0,4
	.word	847
	.byte	4,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	847
	.byte	12,0,2,35,0,0,34
	.byte	'Ifx_CPU_LCX_Bits',0,29,139,3,3
	.word	81173
	.byte	10
	.byte	'_Ifx_CPU_M1CNT_Bits',0,29,142,3,16,4,11
	.byte	'CountValue',0,4
	.word	847
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	847
	.byte	1,0,2,35,0,0,34
	.byte	'Ifx_CPU_M1CNT_Bits',0,29,146,3,3
	.word	81279
	.byte	10
	.byte	'_Ifx_CPU_M2CNT_Bits',0,29,149,3,16,4,11
	.byte	'CountValue',0,4
	.word	847
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	847
	.byte	1,0,2,35,0,0,34
	.byte	'Ifx_CPU_M2CNT_Bits',0,29,153,3,3
	.word	81372
	.byte	10
	.byte	'_Ifx_CPU_M3CNT_Bits',0,29,156,3,16,4,11
	.byte	'CountValue',0,4
	.word	847
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	847
	.byte	1,0,2,35,0,0,34
	.byte	'Ifx_CPU_M3CNT_Bits',0,29,160,3,3
	.word	81465
	.byte	10
	.byte	'_Ifx_CPU_PC_Bits',0,29,163,3,16,4,11
	.byte	'reserved_0',0,4
	.word	847
	.byte	1,31,2,35,0,11
	.byte	'PC',0,4
	.word	847
	.byte	31,0,2,35,0,0,34
	.byte	'Ifx_CPU_PC_Bits',0,29,167,3,3
	.word	81558
	.byte	10
	.byte	'_Ifx_CPU_PCON0_Bits',0,29,170,3,16,4,11
	.byte	'reserved_0',0,4
	.word	847
	.byte	1,31,2,35,0,11
	.byte	'PCBYP',0,4
	.word	847
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	847
	.byte	30,0,2,35,0,0,34
	.byte	'Ifx_CPU_PCON0_Bits',0,29,175,3,3
	.word	81643
	.byte	10
	.byte	'_Ifx_CPU_PCON1_Bits',0,29,178,3,16,4,11
	.byte	'PCINV',0,4
	.word	847
	.byte	1,31,2,35,0,11
	.byte	'PBINV',0,4
	.word	847
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	847
	.byte	30,0,2,35,0,0,34
	.byte	'Ifx_CPU_PCON1_Bits',0,29,183,3,3
	.word	81759
	.byte	10
	.byte	'_Ifx_CPU_PCON2_Bits',0,29,186,3,16,4,11
	.byte	'PCACHE_SZE',0,4
	.word	847
	.byte	16,16,2,35,0,11
	.byte	'PSCRATCH_SZE',0,4
	.word	847
	.byte	16,0,2,35,0,0,34
	.byte	'Ifx_CPU_PCON2_Bits',0,29,190,3,3
	.word	81870
	.byte	10
	.byte	'_Ifx_CPU_PCXI_Bits',0,29,193,3,16,4,11
	.byte	'PCXO',0,4
	.word	847
	.byte	16,16,2,35,0,11
	.byte	'PCXS',0,4
	.word	847
	.byte	4,12,2,35,0,11
	.byte	'UL',0,4
	.word	847
	.byte	1,11,2,35,0,11
	.byte	'PIE',0,4
	.word	847
	.byte	1,10,2,35,0,11
	.byte	'PCPN',0,4
	.word	847
	.byte	10,0,2,35,0,0,34
	.byte	'Ifx_CPU_PCXI_Bits',0,29,200,3,3
	.word	81971
	.byte	10
	.byte	'_Ifx_CPU_PIEAR_Bits',0,29,203,3,16,4,11
	.byte	'TA',0,4
	.word	847
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_PIEAR_Bits',0,29,206,3,3
	.word	82101
	.byte	10
	.byte	'_Ifx_CPU_PIETR_Bits',0,29,209,3,16,4,11
	.byte	'IED',0,4
	.word	847
	.byte	1,31,2,35,0,11
	.byte	'IE_T',0,4
	.word	847
	.byte	1,30,2,35,0,11
	.byte	'IE_C',0,4
	.word	847
	.byte	1,29,2,35,0,11
	.byte	'IE_S',0,4
	.word	847
	.byte	1,28,2,35,0,11
	.byte	'IE_BI',0,4
	.word	847
	.byte	1,27,2,35,0,11
	.byte	'E_INFO',0,4
	.word	847
	.byte	6,21,2,35,0,11
	.byte	'IE_DUAL',0,4
	.word	847
	.byte	1,20,2,35,0,11
	.byte	'IE_SP',0,4
	.word	847
	.byte	1,19,2,35,0,11
	.byte	'IE_BS',0,4
	.word	847
	.byte	1,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	847
	.byte	18,0,2,35,0,0,34
	.byte	'Ifx_CPU_PIETR_Bits',0,29,221,3,3
	.word	82170
	.byte	10
	.byte	'_Ifx_CPU_PMA0_Bits',0,29,224,3,16,4,11
	.byte	'reserved_0',0,4
	.word	847
	.byte	13,19,2,35,0,11
	.byte	'DAC',0,4
	.word	847
	.byte	3,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	847
	.byte	16,0,2,35,0,0,34
	.byte	'Ifx_CPU_PMA0_Bits',0,29,229,3,3
	.word	82399
	.byte	10
	.byte	'_Ifx_CPU_PMA1_Bits',0,29,232,3,16,4,11
	.byte	'reserved_0',0,4
	.word	847
	.byte	14,18,2,35,0,11
	.byte	'CAC',0,4
	.word	847
	.byte	2,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	847
	.byte	16,0,2,35,0,0,34
	.byte	'Ifx_CPU_PMA1_Bits',0,29,237,3,3
	.word	82512
	.byte	10
	.byte	'_Ifx_CPU_PMA2_Bits',0,29,240,3,16,4,11
	.byte	'PSI',0,4
	.word	847
	.byte	16,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	847
	.byte	16,0,2,35,0,0,34
	.byte	'Ifx_CPU_PMA2_Bits',0,29,244,3,3
	.word	82625
	.byte	10
	.byte	'_Ifx_CPU_PSTR_Bits',0,29,247,3,16,4,11
	.byte	'FRE',0,4
	.word	847
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	847
	.byte	1,30,2,35,0,11
	.byte	'FBE',0,4
	.word	847
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	847
	.byte	9,20,2,35,0,11
	.byte	'FPE',0,4
	.word	847
	.byte	1,19,2,35,0,11
	.byte	'reserved_13',0,4
	.word	847
	.byte	1,18,2,35,0,11
	.byte	'FME',0,4
	.word	847
	.byte	1,17,2,35,0,11
	.byte	'reserved_15',0,4
	.word	847
	.byte	17,0,2,35,0,0,34
	.byte	'Ifx_CPU_PSTR_Bits',0,29,129,4,3
	.word	82716
	.byte	10
	.byte	'_Ifx_CPU_PSW_Bits',0,29,132,4,16,4,11
	.byte	'CDC',0,4
	.word	847
	.byte	7,25,2,35,0,11
	.byte	'CDE',0,4
	.word	847
	.byte	1,24,2,35,0,11
	.byte	'GW',0,4
	.word	847
	.byte	1,23,2,35,0,11
	.byte	'IS',0,4
	.word	847
	.byte	1,22,2,35,0,11
	.byte	'IO',0,4
	.word	847
	.byte	2,20,2,35,0,11
	.byte	'PRS',0,4
	.word	847
	.byte	2,18,2,35,0,11
	.byte	'S',0,4
	.word	847
	.byte	1,17,2,35,0,11
	.byte	'reserved_15',0,4
	.word	847
	.byte	12,5,2,35,0,11
	.byte	'SAV',0,4
	.word	847
	.byte	1,4,2,35,0,11
	.byte	'AV',0,4
	.word	847
	.byte	1,3,2,35,0,11
	.byte	'SV',0,4
	.word	847
	.byte	1,2,2,35,0,11
	.byte	'V',0,4
	.word	847
	.byte	1,1,2,35,0,11
	.byte	'C',0,4
	.word	847
	.byte	1,0,2,35,0,0,34
	.byte	'Ifx_CPU_PSW_Bits',0,29,147,4,3
	.word	82919
	.byte	10
	.byte	'_Ifx_CPU_SEGEN_Bits',0,29,150,4,16,4,11
	.byte	'ADFLIP',0,4
	.word	847
	.byte	8,24,2,35,0,11
	.byte	'ADTYPE',0,4
	.word	847
	.byte	2,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	847
	.byte	21,1,2,35,0,11
	.byte	'AE',0,4
	.word	847
	.byte	1,0,2,35,0,0,34
	.byte	'Ifx_CPU_SEGEN_Bits',0,29,156,4,3
	.word	83162
	.byte	10
	.byte	'_Ifx_CPU_SMACON_Bits',0,29,159,4,16,4,11
	.byte	'PC',0,4
	.word	847
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	847
	.byte	1,30,2,35,0,11
	.byte	'PT',0,4
	.word	847
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	847
	.byte	5,24,2,35,0,11
	.byte	'DC',0,4
	.word	847
	.byte	1,23,2,35,0,11
	.byte	'reserved_9',0,4
	.word	847
	.byte	1,22,2,35,0,11
	.byte	'DT',0,4
	.word	847
	.byte	1,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	847
	.byte	13,8,2,35,0,11
	.byte	'IODT',0,4
	.word	847
	.byte	1,7,2,35,0,11
	.byte	'reserved_25',0,4
	.word	847
	.byte	7,0,2,35,0,0,34
	.byte	'Ifx_CPU_SMACON_Bits',0,29,171,4,3
	.word	83290
	.byte	10
	.byte	'_Ifx_CPU_SPROT_ACCENA_Bits',0,29,174,4,16,4,11
	.byte	'EN',0,4
	.word	425
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_SPROT_ACCENA_Bits',0,29,177,4,3
	.word	83531
	.byte	10
	.byte	'_Ifx_CPU_SPROT_ACCENB_Bits',0,29,180,4,16,4,11
	.byte	'reserved_0',0,4
	.word	425
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_SPROT_ACCENB_Bits',0,29,183,4,3
	.word	83614
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,29,186,4,16,4,11
	.byte	'EN',0,4
	.word	425
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,29,189,4,3
	.word	83705
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,29,192,4,16,4,11
	.byte	'reserved_0',0,4
	.word	425
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,29,195,4,3
	.word	83796
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_LA_Bits',0,29,198,4,16,4,11
	.byte	'reserved_0',0,1
	.word	448
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	425
	.byte	27,0,2,35,0,0,34
	.byte	'Ifx_CPU_SPROT_RGN_LA_Bits',0,29,202,4,3
	.word	83895
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_UA_Bits',0,29,205,4,16,4,11
	.byte	'reserved_0',0,1
	.word	448
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	425
	.byte	27,0,2,35,0,0,34
	.byte	'Ifx_CPU_SPROT_RGN_UA_Bits',0,29,209,4,3
	.word	84002
	.byte	10
	.byte	'_Ifx_CPU_SWEVT_Bits',0,29,212,4,16,4,11
	.byte	'EVTA',0,4
	.word	847
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	847
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	847
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	847
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	847
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	847
	.byte	24,0,2,35,0,0,34
	.byte	'Ifx_CPU_SWEVT_Bits',0,29,220,4,3
	.word	84109
	.byte	10
	.byte	'_Ifx_CPU_SYSCON_Bits',0,29,223,4,16,4,11
	.byte	'FCDSF',0,4
	.word	847
	.byte	1,31,2,35,0,11
	.byte	'PROTEN',0,4
	.word	847
	.byte	1,30,2,35,0,11
	.byte	'TPROTEN',0,4
	.word	847
	.byte	1,29,2,35,0,11
	.byte	'IS',0,4
	.word	847
	.byte	1,28,2,35,0,11
	.byte	'IT',0,4
	.word	847
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	847
	.byte	27,0,2,35,0,0,34
	.byte	'Ifx_CPU_SYSCON_Bits',0,29,231,4,3
	.word	84263
	.byte	10
	.byte	'_Ifx_CPU_TASK_ASI_Bits',0,29,234,4,16,4,11
	.byte	'ASI',0,4
	.word	847
	.byte	5,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	847
	.byte	27,0,2,35,0,0,34
	.byte	'Ifx_CPU_TASK_ASI_Bits',0,29,238,4,3
	.word	84424
	.byte	10
	.byte	'_Ifx_CPU_TPS_CON_Bits',0,29,241,4,16,4,11
	.byte	'TEXP0',0,4
	.word	847
	.byte	1,31,2,35,0,11
	.byte	'TEXP1',0,4
	.word	847
	.byte	1,30,2,35,0,11
	.byte	'TEXP2',0,4
	.word	847
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	847
	.byte	13,16,2,35,0,11
	.byte	'TTRAP',0,4
	.word	847
	.byte	1,15,2,35,0,11
	.byte	'reserved_17',0,4
	.word	847
	.byte	15,0,2,35,0,0,34
	.byte	'Ifx_CPU_TPS_CON_Bits',0,29,249,4,3
	.word	84522
	.byte	10
	.byte	'_Ifx_CPU_TPS_TIMER_Bits',0,29,252,4,16,4,11
	.byte	'Timer',0,4
	.word	847
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_TPS_TIMER_Bits',0,29,255,4,3
	.word	84694
	.byte	10
	.byte	'_Ifx_CPU_TR_ADR_Bits',0,29,130,5,16,4,11
	.byte	'ADDR',0,4
	.word	847
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_CPU_TR_ADR_Bits',0,29,133,5,3
	.word	84774
	.byte	10
	.byte	'_Ifx_CPU_TR_EVT_Bits',0,29,136,5,16,4,11
	.byte	'EVTA',0,4
	.word	847
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	847
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	847
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	847
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	847
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	847
	.byte	4,20,2,35,0,11
	.byte	'TYP',0,4
	.word	847
	.byte	1,19,2,35,0,11
	.byte	'RNG',0,4
	.word	847
	.byte	1,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	847
	.byte	1,17,2,35,0,11
	.byte	'ASI_EN',0,4
	.word	847
	.byte	1,16,2,35,0,11
	.byte	'ASI',0,4
	.word	847
	.byte	5,11,2,35,0,11
	.byte	'reserved_21',0,4
	.word	847
	.byte	6,5,2,35,0,11
	.byte	'AST',0,4
	.word	847
	.byte	1,4,2,35,0,11
	.byte	'ALD',0,4
	.word	847
	.byte	1,3,2,35,0,11
	.byte	'reserved_29',0,4
	.word	847
	.byte	3,0,2,35,0,0,34
	.byte	'Ifx_CPU_TR_EVT_Bits',0,29,153,5,3
	.word	84847
	.byte	10
	.byte	'_Ifx_CPU_TRIG_ACC_Bits',0,29,156,5,16,4,11
	.byte	'T0',0,4
	.word	847
	.byte	1,31,2,35,0,11
	.byte	'T1',0,4
	.word	847
	.byte	1,30,2,35,0,11
	.byte	'T2',0,4
	.word	847
	.byte	1,29,2,35,0,11
	.byte	'T3',0,4
	.word	847
	.byte	1,28,2,35,0,11
	.byte	'T4',0,4
	.word	847
	.byte	1,27,2,35,0,11
	.byte	'T5',0,4
	.word	847
	.byte	1,26,2,35,0,11
	.byte	'T6',0,4
	.word	847
	.byte	1,25,2,35,0,11
	.byte	'T7',0,4
	.word	847
	.byte	1,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	847
	.byte	24,0,2,35,0,0,34
	.byte	'Ifx_CPU_TRIG_ACC_Bits',0,29,167,5,3
	.word	85165
	.byte	12,29,175,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76569
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_A',0,29,180,5,3
	.word	85360
	.byte	12,29,183,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76630
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_BIV',0,29,188,5,3
	.word	85419
	.byte	12,29,191,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76709
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_BTV',0,29,196,5,3
	.word	85480
	.byte	12,29,199,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76795
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_CCNT',0,29,204,5,3
	.word	85541
	.byte	12,29,207,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	76884
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_CCTRL',0,29,212,5,3
	.word	85603
	.byte	12,29,215,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77030
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_COMPAT',0,29,220,5,3
	.word	85666
	.byte	34
	.byte	'Ifx_CPU_CORE_ID',0,29,228,5,3
	.word	40292
	.byte	12,29,231,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77186
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_CPR_L',0,29,236,5,3
	.word	85755
	.byte	12,29,239,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77279
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_CPR_U',0,29,244,5,3
	.word	85818
	.byte	12,29,247,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77372
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_CPU_ID',0,29,252,5,3
	.word	85881
	.byte	12,29,255,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77479
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_CPXE',0,29,132,6,3
	.word	85945
	.byte	12,29,135,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77566
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_CREVT',0,29,140,6,3
	.word	86007
	.byte	12,29,143,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77720
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_CUS_ID',0,29,148,6,3
	.word	86070
	.byte	12,29,151,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77814
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_D',0,29,156,6,3
	.word	86134
	.byte	12,29,159,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	77877
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DATR',0,29,164,6,3
	.word	86193
	.byte	12,29,167,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78095
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DBGSR',0,29,172,6,3
	.word	86255
	.byte	12,29,175,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78310
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DBGTCR',0,29,180,6,3
	.word	86318
	.byte	12,29,183,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78404
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DCON0',0,29,188,6,3
	.word	86382
	.byte	12,29,191,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78520
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DCON2',0,29,196,6,3
	.word	86445
	.byte	12,29,199,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78621
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DCX',0,29,204,6,3
	.word	86508
	.byte	12,29,207,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78714
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DEADD',0,29,212,6,3
	.word	86569
	.byte	12,29,215,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78794
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DIEAR',0,29,220,6,3
	.word	86632
	.byte	12,29,223,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	78863
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DIETR',0,29,228,6,3
	.word	86695
	.byte	12,29,231,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	79092
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DMS',0,29,236,6,3
	.word	86758
	.byte	12,29,239,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	79185
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DPR_L',0,29,244,6,3
	.word	86819
	.byte	12,29,247,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	79280
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DPR_U',0,29,252,6,3
	.word	86882
	.byte	12,29,255,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	79375
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DPRE',0,29,132,7,3
	.word	86945
	.byte	12,29,135,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	79465
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DPWE',0,29,140,7,3
	.word	87007
	.byte	12,29,143,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	79555
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_DSTR',0,29,148,7,3
	.word	87069
	.byte	12,29,151,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	79879
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_EXEVT',0,29,156,7,3
	.word	87131
	.byte	12,29,159,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80033
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_FCX',0,29,164,7,3
	.word	87194
	.byte	12,29,167,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80139
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_FPU_TRAP_CON',0,29,172,7,3
	.word	87255
	.byte	12,29,175,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80488
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_FPU_TRAP_OPC',0,29,180,7,3
	.word	87325
	.byte	12,29,183,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80648
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_FPU_TRAP_PC',0,29,188,7,3
	.word	87395
	.byte	12,29,191,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80729
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_FPU_TRAP_SRC1',0,29,196,7,3
	.word	87464
	.byte	12,29,199,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80816
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_FPU_TRAP_SRC2',0,29,204,7,3
	.word	87535
	.byte	12,29,207,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80903
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_FPU_TRAP_SRC3',0,29,212,7,3
	.word	87606
	.byte	12,29,215,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80990
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_ICNT',0,29,220,7,3
	.word	87677
	.byte	34
	.byte	'Ifx_CPU_ICR',0,29,228,7,3
	.word	40183
	.byte	12,29,231,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81107
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_ISP',0,29,236,7,3
	.word	87760
	.byte	12,29,239,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81173
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_LCX',0,29,244,7,3
	.word	87821
	.byte	12,29,247,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81279
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_M1CNT',0,29,252,7,3
	.word	87882
	.byte	12,29,255,7,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81372
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_M2CNT',0,29,132,8,3
	.word	87945
	.byte	12,29,135,8,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81465
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_M3CNT',0,29,140,8,3
	.word	88008
	.byte	12,29,143,8,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81558
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_PC',0,29,148,8,3
	.word	88071
	.byte	12,29,151,8,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81643
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_PCON0',0,29,156,8,3
	.word	88131
	.byte	12,29,159,8,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81759
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_PCON1',0,29,164,8,3
	.word	88194
	.byte	12,29,167,8,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81870
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_PCON2',0,29,172,8,3
	.word	88257
	.byte	12,29,175,8,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81971
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_PCXI',0,29,180,8,3
	.word	88320
	.byte	12,29,183,8,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82101
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_PIEAR',0,29,188,8,3
	.word	88382
	.byte	12,29,191,8,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82170
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_PIETR',0,29,196,8,3
	.word	88445
	.byte	12,29,199,8,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82399
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_PMA0',0,29,204,8,3
	.word	88508
	.byte	12,29,207,8,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82512
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_PMA1',0,29,212,8,3
	.word	88570
	.byte	12,29,215,8,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82625
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_PMA2',0,29,220,8,3
	.word	88632
	.byte	12,29,223,8,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82716
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_PSTR',0,29,228,8,3
	.word	88694
	.byte	12,29,231,8,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82919
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_PSW',0,29,236,8,3
	.word	88756
	.byte	12,29,239,8,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83162
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_SEGEN',0,29,244,8,3
	.word	88817
	.byte	12,29,247,8,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83290
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_SMACON',0,29,252,8,3
	.word	88880
	.byte	12,29,255,8,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83531
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_SPROT_ACCENA',0,29,132,9,3
	.word	88944
	.byte	12,29,135,9,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83614
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_SPROT_ACCENB',0,29,140,9,3
	.word	89014
	.byte	12,29,143,9,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83705
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA',0,29,148,9,3
	.word	89084
	.byte	12,29,151,9,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83796
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB',0,29,156,9,3
	.word	89158
	.byte	12,29,159,9,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83895
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_SPROT_RGN_LA',0,29,164,9,3
	.word	89232
	.byte	12,29,167,9,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	84002
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_SPROT_RGN_UA',0,29,172,9,3
	.word	89302
	.byte	12,29,175,9,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	84109
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_SWEVT',0,29,180,9,3
	.word	89372
	.byte	12,29,183,9,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	84263
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_SYSCON',0,29,188,9,3
	.word	89435
	.byte	12,29,191,9,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	84424
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_TASK_ASI',0,29,196,9,3
	.word	89499
	.byte	12,29,199,9,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	84522
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_TPS_CON',0,29,204,9,3
	.word	89565
	.byte	12,29,207,9,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	84694
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_TPS_TIMER',0,29,212,9,3
	.word	89630
	.byte	12,29,215,9,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	84774
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_TR_ADR',0,29,220,9,3
	.word	89697
	.byte	12,29,223,9,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	84847
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_TR_EVT',0,29,228,9,3
	.word	89761
	.byte	12,29,231,9,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	85165
	.byte	4,2,35,0,0,34
	.byte	'Ifx_CPU_TRIG_ACC',0,29,236,9,3
	.word	89825
	.byte	10
	.byte	'_Ifx_CPU_CPR',0,29,247,9,25,8,13
	.byte	'L',0
	.word	85755
	.byte	4,2,35,0,13
	.byte	'U',0
	.word	85818
	.byte	4,2,35,4,0,14
	.word	89891
	.byte	34
	.byte	'Ifx_CPU_CPR',0,29,251,9,3
	.word	89933
	.byte	10
	.byte	'_Ifx_CPU_DPR',0,29,254,9,25,8,13
	.byte	'L',0
	.word	86819
	.byte	4,2,35,0,13
	.byte	'U',0
	.word	86882
	.byte	4,2,35,4,0,14
	.word	89959
	.byte	34
	.byte	'Ifx_CPU_DPR',0,29,130,10,3
	.word	90001
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN',0,29,133,10,25,16,13
	.byte	'LA',0
	.word	89232
	.byte	4,2,35,0,13
	.byte	'UA',0
	.word	89302
	.byte	4,2,35,4,13
	.byte	'ACCENA',0
	.word	89084
	.byte	4,2,35,8,13
	.byte	'ACCENB',0
	.word	89158
	.byte	4,2,35,12,0,14
	.word	90027
	.byte	34
	.byte	'Ifx_CPU_SPROT_RGN',0,29,139,10,3
	.word	90109
	.byte	18,12
	.word	89630
	.byte	19,2,0,10
	.byte	'_Ifx_CPU_TPS',0,29,142,10,25,16,13
	.byte	'CON',0
	.word	89565
	.byte	4,2,35,0,13
	.byte	'TIMER',0
	.word	90141
	.byte	12,2,35,4,0,14
	.word	90150
	.byte	34
	.byte	'Ifx_CPU_TPS',0,29,146,10,3
	.word	90198
	.byte	10
	.byte	'_Ifx_CPU_TR',0,29,149,10,25,8,13
	.byte	'EVT',0
	.word	89761
	.byte	4,2,35,0,13
	.byte	'ADR',0
	.word	89697
	.byte	4,2,35,4,0,14
	.word	90224
	.byte	34
	.byte	'Ifx_CPU_TR',0,29,153,10,3
	.word	90269
	.byte	18,176,32
	.word	448
	.byte	19,175,32,0,18,208,223,1
	.word	448
	.byte	19,207,223,1,0,18,248,1
	.word	448
	.byte	19,247,1,0,18,244,29
	.word	448
	.byte	19,243,29,0,18,188,3
	.word	448
	.byte	19,187,3,0,18,232,3
	.word	448
	.byte	19,231,3,0,18,252,23
	.word	448
	.byte	19,251,23,0,18,228,63
	.word	448
	.byte	19,227,63,0,18,128,1
	.word	89959
	.byte	19,15,0,14
	.word	90384
	.byte	18,64
	.word	89891
	.byte	19,7,0,14
	.word	90399
	.byte	18,192,31
	.word	448
	.byte	19,191,31,0,18,16
	.word	85945
	.byte	19,3,0,18,16
	.word	86945
	.byte	19,3,0,18,16
	.word	87007
	.byte	19,3,0,18,208,7
	.word	448
	.byte	19,207,7,0,14
	.word	90150
	.byte	18,240,23
	.word	448
	.byte	19,239,23,0,18,64
	.word	90224
	.byte	19,7,0,14
	.word	90478
	.byte	18,192,23
	.word	448
	.byte	19,191,23,0,18,232,1
	.word	448
	.byte	19,231,1,0,18,180,1
	.word	448
	.byte	19,179,1,0,18,172,1
	.word	448
	.byte	19,171,1,0,18,64
	.word	86134
	.byte	19,15,0,18,64
	.word	448
	.byte	19,63,0,18,64
	.word	85360
	.byte	19,15,0,10
	.byte	'_Ifx_CPU',0,29,166,10,25,128,128,4,13
	.byte	'reserved_0',0
	.word	90294
	.byte	176,32,2,35,0,13
	.byte	'SEGEN',0
	.word	88817
	.byte	4,3,35,176,32,13
	.byte	'reserved_1034',0
	.word	90305
	.byte	208,223,1,3,35,180,32,13
	.byte	'TASK_ASI',0
	.word	89499
	.byte	4,4,35,132,128,2,13
	.byte	'reserved_8008',0
	.word	90318
	.byte	248,1,4,35,136,128,2,13
	.byte	'PMA0',0
	.word	88508
	.byte	4,4,35,128,130,2,13
	.byte	'PMA1',0
	.word	88570
	.byte	4,4,35,132,130,2,13
	.byte	'PMA2',0
	.word	88632
	.byte	4,4,35,136,130,2,13
	.byte	'reserved_810C',0
	.word	90329
	.byte	244,29,4,35,140,130,2,13
	.byte	'DCON2',0
	.word	86445
	.byte	4,4,35,128,160,2,13
	.byte	'reserved_9004',0
	.word	5434
	.byte	8,4,35,132,160,2,13
	.byte	'SMACON',0
	.word	88880
	.byte	4,4,35,140,160,2,13
	.byte	'DSTR',0
	.word	87069
	.byte	4,4,35,144,160,2,13
	.byte	'reserved_9014',0
	.word	3615
	.byte	4,4,35,148,160,2,13
	.byte	'DATR',0
	.word	86193
	.byte	4,4,35,152,160,2,13
	.byte	'DEADD',0
	.word	86569
	.byte	4,4,35,156,160,2,13
	.byte	'DIEAR',0
	.word	86632
	.byte	4,4,35,160,160,2,13
	.byte	'DIETR',0
	.word	86695
	.byte	4,4,35,164,160,2,13
	.byte	'reserved_9028',0
	.word	4805
	.byte	24,4,35,168,160,2,13
	.byte	'DCON0',0
	.word	86382
	.byte	4,4,35,192,160,2,13
	.byte	'reserved_9044',0
	.word	90340
	.byte	188,3,4,35,196,160,2,13
	.byte	'PSTR',0
	.word	88694
	.byte	4,4,35,128,164,2,13
	.byte	'PCON1',0
	.word	88194
	.byte	4,4,35,132,164,2,13
	.byte	'PCON2',0
	.word	88257
	.byte	4,4,35,136,164,2,13
	.byte	'PCON0',0
	.word	88131
	.byte	4,4,35,140,164,2,13
	.byte	'PIEAR',0
	.word	88382
	.byte	4,4,35,144,164,2,13
	.byte	'PIETR',0
	.word	88445
	.byte	4,4,35,148,164,2,13
	.byte	'reserved_9218',0
	.word	90351
	.byte	232,3,4,35,152,164,2,13
	.byte	'COMPAT',0
	.word	85666
	.byte	4,4,35,128,168,2,13
	.byte	'reserved_9404',0
	.word	90362
	.byte	252,23,4,35,132,168,2,13
	.byte	'FPU_TRAP_CON',0
	.word	87255
	.byte	4,4,35,128,192,2,13
	.byte	'FPU_TRAP_PC',0
	.word	87395
	.byte	4,4,35,132,192,2,13
	.byte	'FPU_TRAP_OPC',0
	.word	87325
	.byte	4,4,35,136,192,2,13
	.byte	'reserved_A00C',0
	.word	3615
	.byte	4,4,35,140,192,2,13
	.byte	'FPU_TRAP_SRC1',0
	.word	87464
	.byte	4,4,35,144,192,2,13
	.byte	'FPU_TRAP_SRC2',0
	.word	87535
	.byte	4,4,35,148,192,2,13
	.byte	'FPU_TRAP_SRC3',0
	.word	87606
	.byte	4,4,35,152,192,2,13
	.byte	'reserved_A01C',0
	.word	90373
	.byte	228,63,4,35,156,192,2,13
	.byte	'DPR',0
	.word	90394
	.byte	128,1,4,35,128,128,3,13
	.byte	'reserved_C080',0
	.word	18176
	.byte	128,31,4,35,128,129,3,13
	.byte	'CPR',0
	.word	90408
	.byte	64,4,35,128,160,3,13
	.byte	'reserved_D040',0
	.word	90413
	.byte	192,31,4,35,192,160,3,13
	.byte	'CPXE',0
	.word	90424
	.byte	16,4,35,128,192,3,13
	.byte	'DPRE',0
	.word	90433
	.byte	16,4,35,144,192,3,13
	.byte	'DPWE',0
	.word	90442
	.byte	16,4,35,160,192,3,13
	.byte	'reserved_E030',0
	.word	90451
	.byte	208,7,4,35,176,192,3,13
	.byte	'TPS',0
	.word	90462
	.byte	16,4,35,128,200,3,13
	.byte	'reserved_E410',0
	.word	90467
	.byte	240,23,4,35,144,200,3,13
	.byte	'TR',0
	.word	90487
	.byte	64,4,35,128,224,3,13
	.byte	'reserved_F040',0
	.word	90492
	.byte	192,23,4,35,192,224,3,13
	.byte	'CCTRL',0
	.word	85603
	.byte	4,4,35,128,248,3,13
	.byte	'CCNT',0
	.word	85541
	.byte	4,4,35,132,248,3,13
	.byte	'ICNT',0
	.word	87677
	.byte	4,4,35,136,248,3,13
	.byte	'M1CNT',0
	.word	87882
	.byte	4,4,35,140,248,3,13
	.byte	'M2CNT',0
	.word	87945
	.byte	4,4,35,144,248,3,13
	.byte	'M3CNT',0
	.word	88008
	.byte	4,4,35,148,248,3,13
	.byte	'reserved_FC18',0
	.word	90503
	.byte	232,1,4,35,152,248,3,13
	.byte	'DBGSR',0
	.word	86255
	.byte	4,4,35,128,250,3,13
	.byte	'reserved_FD04',0
	.word	3615
	.byte	4,4,35,132,250,3,13
	.byte	'EXEVT',0
	.word	87131
	.byte	4,4,35,136,250,3,13
	.byte	'CREVT',0
	.word	86007
	.byte	4,4,35,140,250,3,13
	.byte	'SWEVT',0
	.word	89372
	.byte	4,4,35,144,250,3,13
	.byte	'reserved_FD14',0
	.word	11732
	.byte	28,4,35,148,250,3,13
	.byte	'TRIG_ACC',0
	.word	89825
	.byte	4,4,35,176,250,3,13
	.byte	'reserved_FD34',0
	.word	5774
	.byte	12,4,35,180,250,3,13
	.byte	'DMS',0
	.word	86758
	.byte	4,4,35,192,250,3,13
	.byte	'DCX',0
	.word	86508
	.byte	4,4,35,196,250,3,13
	.byte	'DBGTCR',0
	.word	86318
	.byte	4,4,35,200,250,3,13
	.byte	'reserved_FD4C',0
	.word	90514
	.byte	180,1,4,35,204,250,3,13
	.byte	'PCXI',0
	.word	88320
	.byte	4,4,35,128,252,3,13
	.byte	'PSW',0
	.word	88756
	.byte	4,4,35,132,252,3,13
	.byte	'PC',0
	.word	88071
	.byte	4,4,35,136,252,3,13
	.byte	'reserved_FE0C',0
	.word	5434
	.byte	8,4,35,140,252,3,13
	.byte	'SYSCON',0
	.word	89435
	.byte	4,4,35,148,252,3,13
	.byte	'CPU_ID',0
	.word	85881
	.byte	4,4,35,152,252,3,13
	.byte	'CORE_ID',0
	.word	40292
	.byte	4,4,35,156,252,3,13
	.byte	'BIV',0
	.word	85419
	.byte	4,4,35,160,252,3,13
	.byte	'BTV',0
	.word	85480
	.byte	4,4,35,164,252,3,13
	.byte	'ISP',0
	.word	87760
	.byte	4,4,35,168,252,3,13
	.byte	'ICR',0
	.word	40183
	.byte	4,4,35,172,252,3,13
	.byte	'reserved_FE30',0
	.word	5434
	.byte	8,4,35,176,252,3,13
	.byte	'FCX',0
	.word	87194
	.byte	4,4,35,184,252,3,13
	.byte	'LCX',0
	.word	87821
	.byte	4,4,35,188,252,3,13
	.byte	'reserved_FE40',0
	.word	45099
	.byte	16,4,35,192,252,3,13
	.byte	'CUS_ID',0
	.word	86070
	.byte	4,4,35,208,252,3,13
	.byte	'reserved_FE54',0
	.word	90525
	.byte	172,1,4,35,212,252,3,13
	.byte	'D',0
	.word	90536
	.byte	64,4,35,128,254,3,13
	.byte	'reserved_FF40',0
	.word	90545
	.byte	64,4,35,192,254,3,13
	.byte	'A',0
	.word	90554
	.byte	64,4,35,128,255,3,13
	.byte	'reserved_FFC0',0
	.word	90545
	.byte	64,4,35,192,255,3,0,14
	.word	90563
	.byte	34
	.byte	'Ifx_CPU',0,29,130,11,3
	.word	92354
	.byte	34
	.byte	'IfxCpu_Id',0,8,132,1,3
	.word	1974
	.byte	34
	.byte	'IfxCpu_ResourceCpu',0,8,161,1,3
	.word	2056
	.byte	34
	.byte	'Ifx_STM_ACCEN0_Bits',0,19,79,3
	.word	32945
	.byte	34
	.byte	'Ifx_STM_ACCEN1_Bits',0,19,85,3
	.word	32856
	.byte	34
	.byte	'Ifx_STM_CAP_Bits',0,19,91,3
	.word	31386
	.byte	34
	.byte	'Ifx_STM_CAPSV_Bits',0,19,97,3
	.word	32263
	.byte	34
	.byte	'Ifx_STM_CLC_Bits',0,19,107,3
	.word	30509
	.byte	34
	.byte	'Ifx_STM_CMCON_Bits',0,19,120,3
	.word	31564
	.byte	34
	.byte	'Ifx_STM_CMP_Bits',0,19,126,3
	.word	31473
	.byte	34
	.byte	'Ifx_STM_ICR_Bits',0,19,139,1,3
	.word	31795
	.byte	34
	.byte	'Ifx_STM_ID_Bits',0,19,147,1,3
	.word	30665
	.byte	34
	.byte	'Ifx_STM_ISCR_Bits',0,19,157,1,3
	.word	32012
	.byte	34
	.byte	'Ifx_STM_KRST0_Bits',0,19,165,1,3
	.word	32733
	.byte	34
	.byte	'Ifx_STM_KRST1_Bits',0,19,172,1,3
	.word	32629
	.byte	34
	.byte	'Ifx_STM_KRSTCLR_Bits',0,19,179,1,3
	.word	32523
	.byte	34
	.byte	'Ifx_STM_OCS_Bits',0,19,189,1,3
	.word	32363
	.byte	34
	.byte	'Ifx_STM_TIM0_Bits',0,19,195,1,3
	.word	30787
	.byte	34
	.byte	'Ifx_STM_TIM0SV_Bits',0,19,201,1,3
	.word	32176
	.byte	34
	.byte	'Ifx_STM_TIM1_Bits',0,19,207,1,3
	.word	30872
	.byte	34
	.byte	'Ifx_STM_TIM2_Bits',0,19,213,1,3
	.word	30957
	.byte	34
	.byte	'Ifx_STM_TIM3_Bits',0,19,219,1,3
	.word	31042
	.byte	34
	.byte	'Ifx_STM_TIM4_Bits',0,19,225,1,3
	.word	31128
	.byte	34
	.byte	'Ifx_STM_TIM5_Bits',0,19,231,1,3
	.word	31214
	.byte	34
	.byte	'Ifx_STM_TIM6_Bits',0,19,237,1,3
	.word	31300
	.byte	34
	.byte	'Ifx_STM_ACCEN0',0,19,250,1,3
	.word	33474
	.byte	34
	.byte	'Ifx_STM_ACCEN1',0,19,130,2,3
	.word	32905
	.byte	34
	.byte	'Ifx_STM_CAP',0,19,138,2,3
	.word	31433
	.byte	34
	.byte	'Ifx_STM_CAPSV',0,19,146,2,3
	.word	32312
	.byte	34
	.byte	'Ifx_STM_CLC',0,19,154,2,3
	.word	30625
	.byte	34
	.byte	'Ifx_STM_CMCON',0,19,162,2,3
	.word	31755
	.byte	34
	.byte	'Ifx_STM_CMP',0,19,170,2,3
	.word	31515
	.byte	34
	.byte	'Ifx_STM_ICR',0,19,178,2,3
	.word	31972
	.byte	34
	.byte	'Ifx_STM_ID',0,19,186,2,3
	.word	30747
	.byte	34
	.byte	'Ifx_STM_ISCR',0,19,194,2,3
	.word	32136
	.byte	34
	.byte	'Ifx_STM_KRST0',0,19,202,2,3
	.word	32816
	.byte	34
	.byte	'Ifx_STM_KRST1',0,19,210,2,3
	.word	32693
	.byte	34
	.byte	'Ifx_STM_KRSTCLR',0,19,218,2,3
	.word	32589
	.byte	34
	.byte	'Ifx_STM_OCS',0,19,226,2,3
	.word	32483
	.byte	34
	.byte	'Ifx_STM_TIM0',0,19,234,2,3
	.word	30832
	.byte	34
	.byte	'Ifx_STM_TIM0SV',0,19,242,2,3
	.word	32223
	.byte	34
	.byte	'Ifx_STM_TIM1',0,19,250,2,3
	.word	30917
	.byte	34
	.byte	'Ifx_STM_TIM2',0,19,130,3,3
	.word	31002
	.byte	34
	.byte	'Ifx_STM_TIM3',0,19,138,3,3
	.word	31088
	.byte	34
	.byte	'Ifx_STM_TIM4',0,19,146,3,3
	.word	31174
	.byte	34
	.byte	'Ifx_STM_TIM5',0,19,154,3,3
	.word	31260
	.byte	34
	.byte	'Ifx_STM_TIM6',0,19,162,3,3
	.word	31346
	.byte	14
	.word	33514
	.byte	34
	.byte	'Ifx_STM',0,19,201,3,3
	.word	93506
	.byte	15,7,144,1,9,1,16
	.byte	'IfxCpu_CounterMode_normal',0,0,16
	.byte	'IfxCpu_CounterMode_task',0,1,0,34
	.byte	'IfxCpu_CounterMode',0,7,148,1,3
	.word	93528
	.byte	20,7,160,1,9,6,13
	.byte	'counter',0
	.word	2378
	.byte	4,2,35,0,13
	.byte	'overlfow',0
	.word	448
	.byte	1,2,35,4,0,34
	.byte	'IfxCpu_Counter',0,7,164,1,3
	.word	93617
	.byte	20,7,172,1,9,32,13
	.byte	'instruction',0
	.word	93617
	.byte	6,2,35,0,13
	.byte	'clock',0
	.word	93617
	.byte	6,2,35,6,13
	.byte	'counter1',0
	.word	93617
	.byte	6,2,35,12,13
	.byte	'counter2',0
	.word	93617
	.byte	6,2,35,18,13
	.byte	'counter3',0
	.word	93617
	.byte	6,2,35,24,0,34
	.byte	'IfxCpu_Perf',0,7,179,1,3
	.word	93683
	.byte	10
	.byte	'_Ifx_FLASH_ACCEN0_Bits',0,35,45,16,4,11
	.byte	'EN0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	448
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_FLASH_ACCEN0_Bits',0,35,79,3
	.word	93801
	.byte	10
	.byte	'_Ifx_FLASH_ACCEN1_Bits',0,35,82,16,4,11
	.byte	'reserved_0',0,4
	.word	425
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_FLASH_ACCEN1_Bits',0,35,85,3
	.word	94362
	.byte	10
	.byte	'_Ifx_FLASH_CBAB_CFG_Bits',0,35,88,16,4,11
	.byte	'SEL',0,1
	.word	448
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	448
	.byte	2,0,2,35,0,11
	.byte	'CLR',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'DIS',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,4
	.word	425
	.byte	22,0,2,35,0,0,34
	.byte	'Ifx_FLASH_CBAB_CFG_Bits',0,35,95,3
	.word	94443
	.byte	10
	.byte	'_Ifx_FLASH_CBAB_STAT_Bits',0,35,98,16,4,11
	.byte	'VLD0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'VLD1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'VLD2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'VLD3',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'VLD4',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'VLD5',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'VLD6',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'VLD7',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'VLD8',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'VLD9',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,4
	.word	425
	.byte	22,0,2,35,0,0,34
	.byte	'Ifx_FLASH_CBAB_STAT_Bits',0,35,111,3
	.word	94596
	.byte	10
	.byte	'_Ifx_FLASH_CBAB_TOP_Bits',0,35,114,16,4,11
	.byte	'reserved_0',0,1
	.word	448
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	425
	.byte	19,8,2,35,0,11
	.byte	'ERR',0,1
	.word	448
	.byte	6,2,2,35,3,11
	.byte	'VLD',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'CLR',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_FLASH_CBAB_TOP_Bits',0,35,121,3
	.word	94844
	.byte	10
	.byte	'_Ifx_FLASH_COMM0_Bits',0,35,124,16,4,11
	.byte	'STATUS',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	425
	.byte	24,0,2,35,0,0,34
	.byte	'Ifx_FLASH_COMM0_Bits',0,35,128,1,3
	.word	94990
	.byte	10
	.byte	'_Ifx_FLASH_COMM1_Bits',0,35,131,1,16,4,11
	.byte	'STATUS',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'DATA',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	999
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_FLASH_COMM1_Bits',0,35,136,1,3
	.word	95088
	.byte	10
	.byte	'_Ifx_FLASH_COMM2_Bits',0,35,139,1,16,4,11
	.byte	'STATUS',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'DATA',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	999
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_FLASH_COMM2_Bits',0,35,144,1,3
	.word	95204
	.byte	10
	.byte	'_Ifx_FLASH_ECCRD_Bits',0,35,147,1,16,4,11
	.byte	'RCODE',0,4
	.word	425
	.byte	22,10,2,35,0,11
	.byte	'reserved_22',0,2
	.word	999
	.byte	8,2,2,35,2,11
	.byte	'EDCERRINJ',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'ECCORDIS',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_FLASH_ECCRD_Bits',0,35,153,1,3
	.word	95320
	.byte	10
	.byte	'_Ifx_FLASH_ECCRP_Bits',0,35,156,1,16,4,11
	.byte	'RCODE',0,4
	.word	425
	.byte	22,10,2,35,0,11
	.byte	'reserved_22',0,2
	.word	999
	.byte	8,2,2,35,2,11
	.byte	'EDCERRINJ',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'ECCORDIS',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_FLASH_ECCRP_Bits',0,35,162,1,3
	.word	95460
	.byte	10
	.byte	'_Ifx_FLASH_ECCW_Bits',0,35,165,1,16,4,11
	.byte	'WCODE',0,4
	.word	425
	.byte	22,10,2,35,0,11
	.byte	'reserved_22',0,2
	.word	999
	.byte	8,2,2,35,2,11
	.byte	'DECENCDIS',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'PECENCDIS',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_FLASH_ECCW_Bits',0,35,171,1,3
	.word	95600
	.byte	10
	.byte	'_Ifx_FLASH_FCON_Bits',0,35,174,1,16,4,11
	.byte	'WSPFLASH',0,1
	.word	448
	.byte	4,4,2,35,0,11
	.byte	'WSECPF',0,1
	.word	448
	.byte	2,2,2,35,0,11
	.byte	'WSDFLASH',0,2
	.word	999
	.byte	6,4,2,35,0,11
	.byte	'WSECDF',0,1
	.word	448
	.byte	3,1,2,35,1,11
	.byte	'IDLE',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'ESLDIS',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'SLEEP',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'NSAFECC',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'STALL',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'RES21',0,1
	.word	448
	.byte	2,2,2,35,2,11
	.byte	'RES23',0,1
	.word	448
	.byte	2,0,2,35,2,11
	.byte	'VOPERM',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'SQERM',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'PROERM',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	448
	.byte	3,2,2,35,3,11
	.byte	'PR5V',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'EOBM',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_FLASH_FCON_Bits',0,35,193,1,3
	.word	95739
	.byte	10
	.byte	'_Ifx_FLASH_FPRO_Bits',0,35,196,1,16,4,11
	.byte	'PROINP',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'PRODISP',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'PROIND',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'PRODISD',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'PROINHSMCOTP',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'RES5',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'PROINOTP',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'RES7',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'PROINDBG',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'PRODISDBG',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'PROINHSM',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	448
	.byte	5,0,2,35,1,11
	.byte	'DCFP',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'DDFP',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'DDFPX',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'DDFD',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'ENPE',0,1
	.word	448
	.byte	2,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	448
	.byte	8,0,2,35,3,0,34
	.byte	'Ifx_FLASH_FPRO_Bits',0,35,218,1,3
	.word	96101
	.byte	10
	.byte	'_Ifx_FLASH_FSR_Bits',0,35,221,1,16,4,11
	.byte	'FABUSY',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'D0BUSY',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'RES1',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'P0BUSY',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'P1BUSY',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'RES5',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'RES6',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'PROG',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'ERASE',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'PFPAGE',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'DFPAGE',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'OPER',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'SQER',0,1
	.word	448
	.byte	1,3,2,35,1,11
	.byte	'PROER',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'PFSBER',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'PFDBER',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'PFMBER',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'RES17',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'DFSBER',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'DFDBER',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'DFTBER',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'DFMBER',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'SRIADDERR',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	999
	.byte	2,7,2,35,2,11
	.byte	'PVER',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'EVER',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'SPND',0,1
	.word	448
	.byte	1,4,2,35,3,11
	.byte	'SLM',0,1
	.word	448
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	448
	.byte	1,2,2,35,3,11
	.byte	'ORIER',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_FLASH_FSR_Bits',0,35,254,1,3
	.word	96542
	.byte	10
	.byte	'_Ifx_FLASH_ID_Bits',0,35,129,2,16,4,11
	.byte	'MODREV',0,1
	.word	448
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	448
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	999
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_FLASH_ID_Bits',0,35,134,2,3
	.word	97148
	.byte	10
	.byte	'_Ifx_FLASH_MARD_Bits',0,35,137,2,16,4,11
	.byte	'HMARGIN',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'SELD0',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'SPND',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'SPNDERR',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,2
	.word	999
	.byte	10,1,2,35,0,11
	.byte	'TRAPDIS',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	999
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_FLASH_MARD_Bits',0,35,147,2,3
	.word	97259
	.byte	10
	.byte	'_Ifx_FLASH_MARP_Bits',0,35,150,2,16,4,11
	.byte	'SELP0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'SELP1',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'RES2',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'RES3',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,2
	.word	999
	.byte	11,1,2,35,0,11
	.byte	'TRAPDIS',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	999
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_FLASH_MARP_Bits',0,35,159,2,3
	.word	97473
	.byte	10
	.byte	'_Ifx_FLASH_PROCOND_Bits',0,35,162,2,16,4,11
	.byte	'L',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'NSAFECC',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'RAMIN',0,1
	.word	448
	.byte	2,4,2,35,0,11
	.byte	'RAMINSEL',0,1
	.word	448
	.byte	4,0,2,35,0,11
	.byte	'OSCCFG',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'MODE',0,1
	.word	448
	.byte	2,5,2,35,1,11
	.byte	'APREN',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'CAP0EN',0,1
	.word	448
	.byte	1,3,2,35,1,11
	.byte	'CAP1EN',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'CAP2EN',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'CAP3EN',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'ESR0CNT',0,2
	.word	999
	.byte	12,4,2,35,2,11
	.byte	'RES29',0,1
	.word	448
	.byte	2,2,2,35,3,11
	.byte	'RES30',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'RPRO',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_FLASH_PROCOND_Bits',0,35,179,2,3
	.word	97660
	.byte	10
	.byte	'_Ifx_FLASH_PROCONDBG_Bits',0,35,182,2,16,4,11
	.byte	'OCDSDIS',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'DBGIFLCK',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'EDM',0,1
	.word	448
	.byte	2,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	425
	.byte	28,0,2,35,0,0,34
	.byte	'Ifx_FLASH_PROCONDBG_Bits',0,35,188,2,3
	.word	97984
	.byte	10
	.byte	'_Ifx_FLASH_PROCONHSM_Bits',0,35,191,2,16,4,11
	.byte	'HSMDBGDIS',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'DBGIFLCK',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'TSTIFLCK',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'HSMTSTDIS',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'RES15',0,2
	.word	999
	.byte	12,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	999
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_FLASH_PROCONHSM_Bits',0,35,199,2,3
	.word	98127
	.byte	10
	.byte	'_Ifx_FLASH_PROCONHSMCOTP_Bits',0,35,202,2,16,4,11
	.byte	'HSMBOOTEN',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'SSWWAIT',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'HSMDX',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'HSM6X',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'HSM16X',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'HSM17X',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'S6ROM',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'HSMENPINS',0,2
	.word	999
	.byte	2,7,2,35,0,11
	.byte	'HSMENRES',0,1
	.word	448
	.byte	2,5,2,35,1,11
	.byte	'DESTDBG',0,1
	.word	448
	.byte	2,3,2,35,1,11
	.byte	'BLKFLAN',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	448
	.byte	2,0,2,35,1,11
	.byte	'S16ROM',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'S17ROM',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	999
	.byte	14,0,2,35,2,0,34
	.byte	'Ifx_FLASH_PROCONHSMCOTP_Bits',0,35,219,2,3
	.word	98316
	.byte	10
	.byte	'_Ifx_FLASH_PROCONOTP_Bits',0,35,222,2,16,4,11
	.byte	'S0ROM',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'S1ROM',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'S2ROM',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'S3ROM',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'S4ROM',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'S5ROM',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'S6ROM',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'S7ROM',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'S8ROM',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'S9ROM',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'S10ROM',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'S11ROM',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'S12ROM',0,1
	.word	448
	.byte	1,3,2,35,1,11
	.byte	'S13ROM',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'S14ROM',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'S15ROM',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'S16ROM',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'S17ROM',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'S18ROM',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'S19ROM',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'S20ROM',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'S21ROM',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'S22ROM',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'S23ROM',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'S24ROM',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'S25ROM',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'S26ROM',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	448
	.byte	2,3,2,35,3,11
	.byte	'BML',0,1
	.word	448
	.byte	2,1,2,35,3,11
	.byte	'TP',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_FLASH_PROCONOTP_Bits',0,35,254,2,3
	.word	98679
	.byte	10
	.byte	'_Ifx_FLASH_PROCONP_Bits',0,35,129,3,16,4,11
	.byte	'S0L',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'S1L',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'S2L',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'S3L',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'S4L',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'S5L',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'S6L',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'S7L',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'S8L',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'S9L',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'S10L',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'S11L',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'S12L',0,1
	.word	448
	.byte	1,3,2,35,1,11
	.byte	'S13L',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'S14L',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'S15L',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'S16L',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'S17L',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'S18L',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'S19L',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'S20L',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'S21L',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'S22L',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'S23L',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'S24L',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'S25L',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'S26L',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	448
	.byte	4,1,2,35,3,11
	.byte	'RPRO',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_FLASH_PROCONP_Bits',0,35,160,3,3
	.word	99274
	.byte	10
	.byte	'_Ifx_FLASH_PROCONWOP_Bits',0,35,163,3,16,4,11
	.byte	'S0WOP',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'S1WOP',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'S2WOP',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'S3WOP',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'S4WOP',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'S5WOP',0,1
	.word	448
	.byte	1,2,2,35,0,11
	.byte	'S6WOP',0,1
	.word	448
	.byte	1,1,2,35,0,11
	.byte	'S7WOP',0,1
	.word	448
	.byte	1,0,2,35,0,11
	.byte	'S8WOP',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'S9WOP',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'S10WOP',0,1
	.word	448
	.byte	1,5,2,35,1,11
	.byte	'S11WOP',0,1
	.word	448
	.byte	1,4,2,35,1,11
	.byte	'S12WOP',0,1
	.word	448
	.byte	1,3,2,35,1,11
	.byte	'S13WOP',0,1
	.word	448
	.byte	1,2,2,35,1,11
	.byte	'S14WOP',0,1
	.word	448
	.byte	1,1,2,35,1,11
	.byte	'S15WOP',0,1
	.word	448
	.byte	1,0,2,35,1,11
	.byte	'S16WOP',0,1
	.word	448
	.byte	1,7,2,35,2,11
	.byte	'S17WOP',0,1
	.word	448
	.byte	1,6,2,35,2,11
	.byte	'S18WOP',0,1
	.word	448
	.byte	1,5,2,35,2,11
	.byte	'S19WOP',0,1
	.word	448
	.byte	1,4,2,35,2,11
	.byte	'S20WOP',0,1
	.word	448
	.byte	1,3,2,35,2,11
	.byte	'S21WOP',0,1
	.word	448
	.byte	1,2,2,35,2,11
	.byte	'S22WOP',0,1
	.word	448
	.byte	1,1,2,35,2,11
	.byte	'S23WOP',0,1
	.word	448
	.byte	1,0,2,35,2,11
	.byte	'S24WOP',0,1
	.word	448
	.byte	1,7,2,35,3,11
	.byte	'S25WOP',0,1
	.word	448
	.byte	1,6,2,35,3,11
	.byte	'S26WOP',0,1
	.word	448
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	448
	.byte	4,1,2,35,3,11
	.byte	'DATM',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_FLASH_PROCONWOP_Bits',0,35,194,3,3
	.word	99798
	.byte	10
	.byte	'_Ifx_FLASH_RDB_CFG0_Bits',0,35,197,3,16,4,11
	.byte	'TAG',0,1
	.word	448
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	425
	.byte	26,0,2,35,0,0,34
	.byte	'Ifx_FLASH_RDB_CFG0_Bits',0,35,201,3,3
	.word	100380
	.byte	10
	.byte	'_Ifx_FLASH_RDB_CFG1_Bits',0,35,204,3,16,4,11
	.byte	'TAG',0,1
	.word	448
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	425
	.byte	26,0,2,35,0,0,34
	.byte	'Ifx_FLASH_RDB_CFG1_Bits',0,35,208,3,3
	.word	100482
	.byte	10
	.byte	'_Ifx_FLASH_RDB_CFG2_Bits',0,35,211,3,16,4,11
	.byte	'TAG',0,1
	.word	448
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	425
	.byte	26,0,2,35,0,0,34
	.byte	'Ifx_FLASH_RDB_CFG2_Bits',0,35,215,3,3
	.word	100584
	.byte	10
	.byte	'_Ifx_FLASH_RRAD_Bits',0,35,218,3,16,4,11
	.byte	'reserved_0',0,1
	.word	448
	.byte	3,5,2,35,0,11
	.byte	'ADD',0,4
	.word	425
	.byte	29,0,2,35,0,0,34
	.byte	'Ifx_FLASH_RRAD_Bits',0,35,222,3,3
	.word	100686
	.byte	10
	.byte	'_Ifx_FLASH_RRCT_Bits',0,35,225,3,16,4,11
	.byte	'STRT',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'STP',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'BUSY',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'DONE',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'ERR',0,1
	.word	448
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	448
	.byte	3,0,2,35,0,11
	.byte	'EOBM',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	448
	.byte	7,0,2,35,1,11
	.byte	'CNT',0,2
	.word	999
	.byte	16,0,2,35,2,0,34
	.byte	'Ifx_FLASH_RRCT_Bits',0,35,236,3,3
	.word	100780
	.byte	10
	.byte	'_Ifx_FLASH_RRD0_Bits',0,35,239,3,16,4,11
	.byte	'DATA',0,4
	.word	425
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_FLASH_RRD0_Bits',0,35,242,3,3
	.word	100990
	.byte	10
	.byte	'_Ifx_FLASH_RRD1_Bits',0,35,245,3,16,4,11
	.byte	'DATA',0,4
	.word	425
	.byte	32,0,2,35,0,0,34
	.byte	'Ifx_FLASH_RRD1_Bits',0,35,248,3,3
	.word	101063
	.byte	10
	.byte	'_Ifx_FLASH_UBAB_CFG_Bits',0,35,251,3,16,4,11
	.byte	'SEL',0,1
	.word	448
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	448
	.byte	2,0,2,35,0,11
	.byte	'CLR',0,1
	.word	448
	.byte	1,7,2,35,1,11
	.byte	'DIS',0,1
	.word	448
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,4
	.word	425
	.byte	22,0,2,35,0,0,34
	.byte	'Ifx_FLASH_UBAB_CFG_Bits',0,35,130,4,3
	.word	101136
	.byte	10
	.byte	'_Ifx_FLASH_UBAB_STAT_Bits',0,35,133,4,16,4,11
	.byte	'VLD0',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	425
	.byte	31,0,2,35,0,0,34
	.byte	'Ifx_FLASH_UBAB_STAT_Bits',0,35,137,4,3
	.word	101291
	.byte	10
	.byte	'_Ifx_FLASH_UBAB_TOP_Bits',0,35,140,4,16,4,11
	.byte	'reserved_0',0,1
	.word	448
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	425
	.byte	19,8,2,35,0,11
	.byte	'ERR',0,1
	.word	448
	.byte	6,2,2,35,3,11
	.byte	'VLD',0,1
	.word	448
	.byte	1,1,2,35,3,11
	.byte	'CLR',0,1
	.word	448
	.byte	1,0,2,35,3,0,34
	.byte	'Ifx_FLASH_UBAB_TOP_Bits',0,35,147,4,3
	.word	101396
	.byte	12,35,155,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	93801
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_ACCEN0',0,35,160,4,3
	.word	101544
	.byte	12,35,163,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94362
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_ACCEN1',0,35,168,4,3
	.word	101610
	.byte	12,35,171,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94443
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_CBAB_CFG',0,35,176,4,3
	.word	101676
	.byte	12,35,179,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94596
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_CBAB_STAT',0,35,184,4,3
	.word	101744
	.byte	12,35,187,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94844
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_CBAB_TOP',0,35,192,4,3
	.word	101813
	.byte	12,35,195,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	94990
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_COMM0',0,35,200,4,3
	.word	101881
	.byte	12,35,203,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	95088
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_COMM1',0,35,208,4,3
	.word	101946
	.byte	12,35,211,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	95204
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_COMM2',0,35,216,4,3
	.word	102011
	.byte	12,35,219,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	95320
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_ECCRD',0,35,224,4,3
	.word	102076
	.byte	12,35,227,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	95460
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_ECCRP',0,35,232,4,3
	.word	102141
	.byte	12,35,235,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	95600
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_ECCW',0,35,240,4,3
	.word	102206
	.byte	12,35,243,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	95739
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_FCON',0,35,248,4,3
	.word	102270
	.byte	12,35,251,4,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	96101
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_FPRO',0,35,128,5,3
	.word	102334
	.byte	12,35,131,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	96542
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_FSR',0,35,136,5,3
	.word	102398
	.byte	12,35,139,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	97148
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_ID',0,35,144,5,3
	.word	102461
	.byte	12,35,147,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	97259
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_MARD',0,35,152,5,3
	.word	102523
	.byte	12,35,155,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	97473
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_MARP',0,35,160,5,3
	.word	102587
	.byte	12,35,163,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	97660
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_PROCOND',0,35,168,5,3
	.word	102651
	.byte	12,35,171,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	97984
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_PROCONDBG',0,35,176,5,3
	.word	102718
	.byte	12,35,179,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	98127
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_PROCONHSM',0,35,184,5,3
	.word	102787
	.byte	12,35,187,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	98316
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_PROCONHSMCOTP',0,35,192,5,3
	.word	102856
	.byte	12,35,195,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	98679
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_PROCONOTP',0,35,200,5,3
	.word	102929
	.byte	12,35,203,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	99274
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_PROCONP',0,35,208,5,3
	.word	102998
	.byte	12,35,211,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	99798
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_PROCONWOP',0,35,216,5,3
	.word	103065
	.byte	12,35,219,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	100380
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_RDB_CFG0',0,35,224,5,3
	.word	103134
	.byte	12,35,227,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	100482
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_RDB_CFG1',0,35,232,5,3
	.word	103202
	.byte	12,35,235,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	100584
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_RDB_CFG2',0,35,240,5,3
	.word	103270
	.byte	12,35,243,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	100686
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_RRAD',0,35,248,5,3
	.word	103338
	.byte	12,35,251,5,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	100780
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_RRCT',0,35,128,6,3
	.word	103402
	.byte	12,35,131,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	100990
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_RRD0',0,35,136,6,3
	.word	103466
	.byte	12,35,139,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	101063
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_RRD1',0,35,144,6,3
	.word	103530
	.byte	12,35,147,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	101136
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_UBAB_CFG',0,35,152,6,3
	.word	103594
	.byte	12,35,155,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	101291
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_UBAB_STAT',0,35,160,6,3
	.word	103662
	.byte	12,35,163,6,9,4,13
	.byte	'U',0
	.word	425
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	441
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	101396
	.byte	4,2,35,0,0,34
	.byte	'Ifx_FLASH_UBAB_TOP',0,35,168,6,3
	.word	103731
	.byte	10
	.byte	'_Ifx_FLASH_CBAB',0,35,179,6,25,12,13
	.byte	'CFG',0
	.word	101676
	.byte	4,2,35,0,13
	.byte	'STAT',0
	.word	101744
	.byte	4,2,35,4,13
	.byte	'TOP',0
	.word	101813
	.byte	4,2,35,8,0,14
	.word	103799
	.byte	34
	.byte	'Ifx_FLASH_CBAB',0,35,184,6,3
	.word	103862
	.byte	10
	.byte	'_Ifx_FLASH_RDB',0,35,187,6,25,12,13
	.byte	'CFG0',0
	.word	103134
	.byte	4,2,35,0,13
	.byte	'CFG1',0
	.word	103202
	.byte	4,2,35,4,13
	.byte	'CFG2',0
	.word	103270
	.byte	4,2,35,8,0,14
	.word	103891
	.byte	34
	.byte	'Ifx_FLASH_RDB',0,35,192,6,3
	.word	103955
	.byte	10
	.byte	'_Ifx_FLASH_UBAB',0,35,195,6,25,12,13
	.byte	'CFG',0
	.word	103594
	.byte	4,2,35,0,13
	.byte	'STAT',0
	.word	103662
	.byte	4,2,35,4,13
	.byte	'TOP',0
	.word	103731
	.byte	4,2,35,8,0,14
	.word	103983
	.byte	34
	.byte	'Ifx_FLASH_UBAB',0,35,200,6,3
	.word	104046
	.byte	34
	.byte	'Ifx_P_ACCEN0_Bits',0,10,79,3
	.word	9187
	.byte	34
	.byte	'Ifx_P_ACCEN1_Bits',0,10,85,3
	.word	9100
	.byte	34
	.byte	'Ifx_P_ESR_Bits',0,10,107,3
	.word	5443
	.byte	34
	.byte	'Ifx_P_ID_Bits',0,10,115,3
	.word	3496
	.byte	34
	.byte	'Ifx_P_IN_Bits',0,10,137,1,3
	.word	4491
	.byte	34
	.byte	'Ifx_P_IOCR0_Bits',0,10,150,1,3
	.word	3624
	.byte	34
	.byte	'Ifx_P_IOCR12_Bits',0,10,163,1,3
	.word	4271
	.byte	34
	.byte	'Ifx_P_IOCR4_Bits',0,10,176,1,3
	.word	3839
	.byte	34
	.byte	'Ifx_P_IOCR8_Bits',0,10,189,1,3
	.word	4054
	.byte	34
	.byte	'Ifx_P_LPCR0_Bits',0,10,197,1,3
	.word	8459
	.byte	34
	.byte	'Ifx_P_LPCR1_Bits',0,10,205,1,3
	.word	8583
	.byte	34
	.byte	'Ifx_P_LPCR1_P21_Bits',0,10,215,1,3
	.word	8667
	.byte	34
	.byte	'Ifx_P_LPCR2_Bits',0,10,229,1,3
	.word	8847
	.byte	34
	.byte	'Ifx_P_OMCR0_Bits',0,10,240,1,3
	.word	7098
	.byte	34
	.byte	'Ifx_P_OMCR12_Bits',0,10,250,1,3
	.word	7622
	.byte	34
	.byte	'Ifx_P_OMCR4_Bits',0,10,133,2,3
	.word	7272
	.byte	34
	.byte	'Ifx_P_OMCR8_Bits',0,10,144,2,3
	.word	7446
	.byte	34
	.byte	'Ifx_P_OMCR_Bits',0,10,166,2,3
	.word	8111
	.byte	34
	.byte	'Ifx_P_OMR_Bits',0,10,203,2,3
	.word	2925
	.byte	34
	.byte	'Ifx_P_OMSR0_Bits',0,10,213,2,3
	.word	6435
	.byte	34
	.byte	'Ifx_P_OMSR12_Bits',0,10,224,2,3
	.word	6923
	.byte	34
	.byte	'Ifx_P_OMSR4_Bits',0,10,235,2,3
	.word	6582
	.byte	34
	.byte	'Ifx_P_OMSR8_Bits',0,10,246,2,3
	.word	6751
	.byte	34
	.byte	'Ifx_P_OMSR_Bits',0,10,140,3,3
	.word	7778
	.byte	34
	.byte	'Ifx_P_OUT_Bits',0,10,162,3,3
	.word	2609
	.byte	34
	.byte	'Ifx_P_PCSR_Bits',0,10,180,3,3
	.word	6149
	.byte	34
	.byte	'Ifx_P_PDISC_Bits',0,10,202,3,3
	.word	5783
	.byte	34
	.byte	'Ifx_P_PDR0_Bits',0,10,223,3,3
	.word	4814
	.byte	34
	.byte	'Ifx_P_PDR1_Bits',0,10,244,3,3
	.word	5118
	.byte	34
	.byte	'Ifx_P_ACCEN0',0,10,129,4,3
	.word	9714
	.byte	34
	.byte	'Ifx_P_ACCEN1',0,10,137,4,3
	.word	9147
	.byte	34
	.byte	'Ifx_P_ESR',0,10,145,4,3
	.word	5734
	.byte	34
	.byte	'Ifx_P_ID',0,10,153,4,3
	.word	3575
	.byte	34
	.byte	'Ifx_P_IN',0,10,161,4,3
	.word	4765
	.byte	34
	.byte	'Ifx_P_IOCR0',0,10,169,4,3
	.word	3799
	.byte	34
	.byte	'Ifx_P_IOCR12',0,10,177,4,3
	.word	4451
	.byte	34
	.byte	'Ifx_P_IOCR4',0,10,185,4,3
	.word	4014
	.byte	34
	.byte	'Ifx_P_IOCR8',0,10,193,4,3
	.word	4231
	.byte	34
	.byte	'Ifx_P_LPCR0',0,10,201,4,3
	.word	8543
	.byte	34
	.byte	'Ifx_P_LPCR1',0,10,210,4,3
	.word	8792
	.byte	34
	.byte	'Ifx_P_LPCR2',0,10,218,4,3
	.word	9051
	.byte	34
	.byte	'Ifx_P_OMCR',0,10,226,4,3
	.word	8419
	.byte	34
	.byte	'Ifx_P_OMCR0',0,10,234,4,3
	.word	7232
	.byte	34
	.byte	'Ifx_P_OMCR12',0,10,242,4,3
	.word	7738
	.byte	34
	.byte	'Ifx_P_OMCR4',0,10,250,4,3
	.word	7406
	.byte	34
	.byte	'Ifx_P_OMCR8',0,10,130,5,3
	.word	7582
	.byte	34
	.byte	'Ifx_P_OMR',0,10,138,5,3
	.word	3456
	.byte	34
	.byte	'Ifx_P_OMSR',0,10,146,5,3
	.word	8071
	.byte	34
	.byte	'Ifx_P_OMSR0',0,10,154,5,3
	.word	6542
	.byte	34
	.byte	'Ifx_P_OMSR12',0,10,162,5,3
	.word	7058
	.byte	34
	.byte	'Ifx_P_OMSR4',0,10,170,5,3
	.word	6711
	.byte	34
	.byte	'Ifx_P_OMSR8',0,10,178,5,3
	.word	6883
	.byte	34
	.byte	'Ifx_P_OUT',0,10,186,5,3
	.word	2885
	.byte	34
	.byte	'Ifx_P_PCSR',0,10,194,5,3
	.word	6395
	.byte	34
	.byte	'Ifx_P_PDISC',0,10,202,5,3
	.word	6109
	.byte	34
	.byte	'Ifx_P_PDR0',0,10,210,5,3
	.word	5078
	.byte	34
	.byte	'Ifx_P_PDR1',0,10,218,5,3
	.word	5394
	.byte	14
	.word	9754
	.byte	34
	.byte	'Ifx_P',0,10,139,6,3
	.word	105393
	.byte	34
	.byte	'IfxPort_Index',0,21,95,3
	.word	34856
	.byte	34
	.byte	'IfxPort_InputMode',0,9,89,3
	.word	10367
	.byte	34
	.byte	'IfxPort_OutputIdx',0,9,130,1,3
	.word	10642
	.byte	34
	.byte	'IfxPort_OutputMode',0,9,138,1,3
	.word	10572
	.byte	15,9,144,1,9,1,16
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed1',0,0,16
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed2',0,1,16
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed3',0,2,16
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed4',0,3,16
	.byte	'IfxPort_PadDriver_lvdsSpeed1',0,4,16
	.byte	'IfxPort_PadDriver_lvdsSpeed2',0,5,16
	.byte	'IfxPort_PadDriver_lvdsSpeed3',0,6,16
	.byte	'IfxPort_PadDriver_lvdsSpeed4',0,7,16
	.byte	'IfxPort_PadDriver_ttlSpeed1',0,8,16
	.byte	'IfxPort_PadDriver_ttlSpeed2',0,9,16
	.byte	'IfxPort_PadDriver_ttlSpeed3',0,10,16
	.byte	'IfxPort_PadDriver_ttlSpeed4',0,11,0,34
	.byte	'IfxPort_PadDriver',0,9,158,1,3
	.word	105516
	.byte	34
	.byte	'IfxPort_State',0,9,178,1,3
	.word	10955
	.byte	20,9,190,1,9,8,13
	.byte	'port',0
	.word	10362
	.byte	4,2,35,0,13
	.byte	'pinIndex',0
	.word	448
	.byte	1,2,35,4,0,34
	.byte	'IfxPort_Pin',0,9,194,1,3
	.word	105981
	.byte	14
	.word	74557
	.byte	3
	.word	106041
	.byte	20,36,74,15,20,13
	.byte	'module',0
	.word	106046
	.byte	4,2,35,0,13
	.byte	'channelId',0
	.word	448
	.byte	1,2,35,4,13
	.byte	'pin',0
	.word	105981
	.byte	8,2,35,8,13
	.byte	'select',0
	.word	40641
	.byte	1,2,35,16,0,21
	.word	106051
	.byte	34
	.byte	'IfxScu_Req_In',0,36,80,3
	.word	106121
	.byte	34
	.byte	'IfxScuCcu_PllStepsFunctionHook',0,11,148,1,16
	.word	164
	.byte	20,11,212,5,9,8,13
	.byte	'value',0
	.word	2378
	.byte	4,2,35,0,13
	.byte	'mask',0
	.word	2378
	.byte	4,2,35,4,0,34
	.byte	'IfxScuCcu_CcuconRegConfig',0,11,216,5,3
	.word	106188
	.byte	20,11,221,5,9,8,13
	.byte	'pDivider',0
	.word	448
	.byte	1,2,35,0,13
	.byte	'nDivider',0
	.word	448
	.byte	1,2,35,1,13
	.byte	'k2Initial',0
	.word	448
	.byte	1,2,35,2,13
	.byte	'waitTime',0
	.word	221
	.byte	4,2,35,4,0,34
	.byte	'IfxScuCcu_InitialStepConfig',0,11,227,5,3
	.word	106259
	.byte	20,11,231,5,9,12,13
	.byte	'k2Step',0
	.word	448
	.byte	1,2,35,0,13
	.byte	'waitTime',0
	.word	221
	.byte	4,2,35,2,13
	.byte	'hookFunction',0
	.word	106148
	.byte	4,2,35,8,0,34
	.byte	'IfxScuCcu_PllStepsConfig',0,11,236,5,3
	.word	106376
	.byte	3
	.word	161
	.byte	20,11,244,5,9,48,13
	.byte	'ccucon0',0
	.word	106188
	.byte	8,2,35,0,13
	.byte	'ccucon1',0
	.word	106188
	.byte	8,2,35,8,13
	.byte	'ccucon2',0
	.word	106188
	.byte	8,2,35,16,13
	.byte	'ccucon5',0
	.word	106188
	.byte	8,2,35,24,13
	.byte	'ccucon6',0
	.word	106188
	.byte	8,2,35,32,13
	.byte	'ccucon7',0
	.word	106188
	.byte	8,2,35,40,0,34
	.byte	'IfxScuCcu_ClockDistributionConfig',0,11,252,5,3
	.word	106478
	.byte	20,11,128,6,9,8,13
	.byte	'value',0
	.word	2378
	.byte	4,2,35,0,13
	.byte	'mask',0
	.word	2378
	.byte	4,2,35,4,0,34
	.byte	'IfxScuCcu_FlashWaitstateConfig',0,11,132,6,3
	.word	106630
	.byte	3
	.word	106376
	.byte	20,11,137,6,9,16,13
	.byte	'numOfPllDividerSteps',0
	.word	448
	.byte	1,2,35,0,13
	.byte	'pllDividerStep',0
	.word	106706
	.byte	4,2,35,4,13
	.byte	'pllInitialStep',0
	.word	106259
	.byte	8,2,35,8,0,34
	.byte	'IfxScuCcu_SysPllConfig',0,11,142,6,3
	.word	106711
	.byte	15,12,104,9,1,16
	.byte	'IfxDma_ChannelIncrementCircular_none',0,0,16
	.byte	'IfxDma_ChannelIncrementCircular_2',0,1,16
	.byte	'IfxDma_ChannelIncrementCircular_4',0,2,16
	.byte	'IfxDma_ChannelIncrementCircular_8',0,3,16
	.byte	'IfxDma_ChannelIncrementCircular_16',0,4,16
	.byte	'IfxDma_ChannelIncrementCircular_32',0,5,16
	.byte	'IfxDma_ChannelIncrementCircular_64',0,6,16
	.byte	'IfxDma_ChannelIncrementCircular_128',0,7,16
	.byte	'IfxDma_ChannelIncrementCircular_256',0,8,16
	.byte	'IfxDma_ChannelIncrementCircular_512',0,9,16
	.byte	'IfxDma_ChannelIncrementCircular_1024',0,10,16
	.byte	'IfxDma_ChannelIncrementCircular_2048',0,11,16
	.byte	'IfxDma_ChannelIncrementCircular_4096',0,12,16
	.byte	'IfxDma_ChannelIncrementCircular_8192',0,13,16
	.byte	'IfxDma_ChannelIncrementCircular_16384',0,14,16
	.byte	'IfxDma_ChannelIncrementCircular_32768',0,15,0,34
	.byte	'IfxDma_ChannelIncrementCircular',0,12,122,3
	.word	106828
	.byte	15,12,127,9,1,16
	.byte	'IfxDma_ChannelIncrementDirection_negative',0,0,16
	.byte	'IfxDma_ChannelIncrementDirection_positive',0,1,0,34
	.byte	'IfxDma_ChannelIncrementDirection',0,12,131,1,3
	.word	107482
	.byte	15,12,136,1,9,1,16
	.byte	'IfxDma_ChannelIncrementStep_1',0,0,16
	.byte	'IfxDma_ChannelIncrementStep_2',0,1,16
	.byte	'IfxDma_ChannelIncrementStep_4',0,2,16
	.byte	'IfxDma_ChannelIncrementStep_8',0,3,16
	.byte	'IfxDma_ChannelIncrementStep_16',0,4,16
	.byte	'IfxDma_ChannelIncrementStep_32',0,5,16
	.byte	'IfxDma_ChannelIncrementStep_64',0,6,16
	.byte	'IfxDma_ChannelIncrementStep_128',0,7,0,34
	.byte	'IfxDma_ChannelIncrementStep',0,12,146,1,3
	.word	107618
	.byte	15,12,160,1,9,1,16
	.byte	'IfxDma_ChannelMove_1',0,0,16
	.byte	'IfxDma_ChannelMove_2',0,1,16
	.byte	'IfxDma_ChannelMove_4',0,2,16
	.byte	'IfxDma_ChannelMove_8',0,3,16
	.byte	'IfxDma_ChannelMove_16',0,4,16
	.byte	'IfxDma_ChannelMove_3',0,5,16
	.byte	'IfxDma_ChannelMove_5',0,6,16
	.byte	'IfxDma_ChannelMove_9',0,7,0,34
	.byte	'IfxDma_ChannelMove',0,12,170,1,3
	.word	107923
	.byte	15,12,175,1,9,1,16
	.byte	'IfxDma_ChannelMoveSize_8bit',0,0,16
	.byte	'IfxDma_ChannelMoveSize_16bit',0,1,16
	.byte	'IfxDma_ChannelMoveSize_32bit',0,2,16
	.byte	'IfxDma_ChannelMoveSize_64bit',0,3,16
	.byte	'IfxDma_ChannelMoveSize_128bit',0,4,16
	.byte	'IfxDma_ChannelMoveSize_256bit',0,5,0,34
	.byte	'IfxDma_ChannelMoveSize',0,12,183,1,3
	.word	108143
	.byte	15,12,239,1,9,1,16
	.byte	'IfxDma_ChannelShadow_none',0,0,16
	.byte	'IfxDma_ChannelShadow_src',0,1,16
	.byte	'IfxDma_ChannelShadow_dst',0,2,16
	.byte	'IfxDma_ChannelShadow_srcDirectWrite',0,5,16
	.byte	'IfxDma_ChannelShadow_dstDirectWrite',0,6,16
	.byte	'IfxDma_ChannelShadow_doubleSourceBufferingSwSwitch',0,8,16
	.byte	'IfxDma_ChannelShadow_doubleSourceBufferingHwSwSwitch',0,9,16
	.byte	'IfxDma_ChannelShadow_doubleDestinationBufferingSwSwitch',0,10,16
	.byte	'IfxDma_ChannelShadow_doubleDestinationBufferingHwSwSwitch',0,11,16
	.byte	'IfxDma_ChannelShadow_linkedList',0,12,16
	.byte	'IfxDma_ChannelShadow_accumulatedLinkedList',0,13,16
	.byte	'IfxDma_ChannelShadow_safeLinkedList',0,14,16
	.byte	'IfxDma_ChannelShadow_conditionalLinkedList',0,15,0,34
	.byte	'IfxDma_ChannelShadow',0,12,254,1,3
	.word	108369
	.byte	15,12,128,2,9,1,16
	.byte	'IfxDma_HardwareResourcePartition_0',0,0,16
	.byte	'IfxDma_HardwareResourcePartition_1',0,1,16
	.byte	'IfxDma_HardwareResourcePartition_2',0,2,16
	.byte	'IfxDma_HardwareResourcePartition_3',0,3,0,34
	.byte	'IfxDma_HardwareResourcePartition',0,12,134,2,3
	.word	108952
	.byte	15,12,138,2,9,1,16
	.byte	'IfxDma_MoveEngine_0',0,0,16
	.byte	'IfxDma_MoveEngine_1',0,1,0,34
	.byte	'IfxDma_MoveEngine',0,12,142,2,3
	.word	109149
	.byte	15,12,147,2,9,1,16
	.byte	'IfxDma_SleepMode_enable',0,0,16
	.byte	'IfxDma_SleepMode_disable',0,1,0,34
	.byte	'IfxDma_SleepMode',0,12,151,2,3
	.word	109227
	.byte	34
	.byte	'IfxScuEru_InputChannel',0,22,102,3
	.word	35223
	.byte	7
	.byte	'char',0,1,6,34
	.byte	'int8',0,25,33,29
	.word	109344
	.byte	34
	.byte	'int16',0,25,34,29
	.word	30182
	.byte	34
	.byte	'int32',0,25,35,29
	.word	30195
	.byte	34
	.byte	'int64',0,25,36,29
	.word	34184
	.byte	14
	.word	448
	.byte	34
	.byte	'vuint8',0,25,43,29
	.word	109407
	.byte	34
	.byte	'PIN_enum',0,25,91,2
	.word	35571
	.byte	34
	.byte	'GPIODIR_enum',0,25,99,2
	.word	37511
	.byte	36
	.byte	'camera_type',0,25,114,14
	.word	448
	.byte	1,1,34
	.byte	'STMN_enum',0,23,31,2
	.word	35502
	.byte	34
	.byte	'GPIOMODE_enum',0,24,36,2
	.word	37529
	.byte	34
	.byte	'TRIGGER_enum',0,26,32,2
	.word	38030
	.byte	34
	.byte	'ERU_PIN_enum',0,26,53,2
	.word	37659
	.byte	34
	.byte	'Ifx_ASCLIN_ACCEN0_Bits',0,16,79,3
	.word	28620
	.byte	34
	.byte	'Ifx_ASCLIN_ACCEN1_Bits',0,16,85,3
	.word	28528
	.byte	34
	.byte	'Ifx_ASCLIN_BITCON_Bits',0,16,97,3
	.word	24152
	.byte	34
	.byte	'Ifx_ASCLIN_BRD_Bits',0,16,106,3
	.word	24992
	.byte	34
	.byte	'Ifx_ASCLIN_BRG_Bits',0,16,115,3
	.word	24835
	.byte	34
	.byte	'Ifx_ASCLIN_CLC_Bits',0,16,125,3
	.word	23107
	.byte	34
	.byte	'Ifx_ASCLIN_CSR_Bits',0,16,133,1,3
	.word	27801
	.byte	34
	.byte	'Ifx_ASCLIN_DATCON_Bits',0,16,145,1,3
	.word	24638
	.byte	34
	.byte	'Ifx_ASCLIN_FLAGS_Bits',0,16,177,1,3
	.word	25648
	.byte	34
	.byte	'Ifx_ASCLIN_FLAGSCLEAR_Bits',0,16,209,1,3
	.word	26647
	.byte	34
	.byte	'Ifx_ASCLIN_FLAGSENABLE_Bits',0,16,238,1,3
	.word	27162
	.byte	34
	.byte	'Ifx_ASCLIN_FLAGSSET_Bits',0,16,142,2,3
	.word	26134
	.byte	34
	.byte	'Ifx_ASCLIN_FRAMECON_Bits',0,16,158,2,3
	.word	24373
	.byte	34
	.byte	'Ifx_ASCLIN_ID_Bits',0,16,166,2,3
	.word	23561
	.byte	34
	.byte	'Ifx_ASCLIN_IOCR_Bits',0,16,184,2,3
	.word	23266
	.byte	34
	.byte	'Ifx_ASCLIN_KRST0_Bits',0,16,192,2,3
	.word	28402
	.byte	34
	.byte	'Ifx_ASCLIN_KRST1_Bits',0,16,199,2,3
	.word	28295
	.byte	34
	.byte	'Ifx_ASCLIN_KRSTCLR_Bits',0,16,206,2,3
	.word	28186
	.byte	34
	.byte	'Ifx_ASCLIN_LIN_BTIMER_Bits',0,16,213,2,3
	.word	25346
	.byte	34
	.byte	'Ifx_ASCLIN_LIN_CON_Bits',0,16,225,2,3
	.word	25146
	.byte	34
	.byte	'Ifx_ASCLIN_LIN_HTIMER_Bits',0,16,232,2,3
	.word	25460
	.byte	34
	.byte	'Ifx_ASCLIN_OCS_Bits',0,16,242,2,3
	.word	28023
	.byte	34
	.byte	'Ifx_ASCLIN_RXDATA_Bits',0,16,248,2,3
	.word	27714
	.byte	34
	.byte	'Ifx_ASCLIN_RXDATAD_Bits',0,16,254,2,3
	.word	27924
	.byte	34
	.byte	'Ifx_ASCLIN_RXFIFOCON_Bits',0,16,140,3,3
	.word	23911
	.byte	34
	.byte	'Ifx_ASCLIN_TXDATA_Bits',0,16,146,3,3
	.word	27627
	.byte	34
	.byte	'Ifx_ASCLIN_TXFIFOCON_Bits',0,16,159,3,3
	.word	23686
	.byte	34
	.byte	'Ifx_ASCLIN_ACCEN0',0,16,172,3,3
	.word	29152
	.byte	34
	.byte	'Ifx_ASCLIN_ACCEN1',0,16,180,3,3
	.word	28580
	.byte	34
	.byte	'Ifx_ASCLIN_BITCON',0,16,188,3,3
	.word	24333
	.byte	34
	.byte	'Ifx_ASCLIN_BRD',0,16,196,3,3
	.word	25106
	.byte	34
	.byte	'Ifx_ASCLIN_BRG',0,16,204,3,3
	.word	24952
	.byte	34
	.byte	'Ifx_ASCLIN_CLC',0,16,212,3,3
	.word	23226
	.byte	34
	.byte	'Ifx_ASCLIN_CSR',0,16,220,3,3
	.word	27884
	.byte	34
	.byte	'Ifx_ASCLIN_DATCON',0,16,228,3,3
	.word	24795
	.byte	34
	.byte	'Ifx_ASCLIN_FLAGS',0,16,236,3,3
	.word	26094
	.byte	34
	.byte	'Ifx_ASCLIN_FLAGSCLEAR',0,16,244,3,3
	.word	27122
	.byte	34
	.byte	'Ifx_ASCLIN_FLAGSENABLE',0,16,252,3,3
	.word	27587
	.byte	34
	.byte	'Ifx_ASCLIN_FLAGSSET',0,16,132,4,3
	.word	26607
	.byte	34
	.byte	'Ifx_ASCLIN_FRAMECON',0,16,140,4,3
	.word	24598
	.byte	34
	.byte	'Ifx_ASCLIN_ID',0,16,148,4,3
	.word	23646
	.byte	34
	.byte	'Ifx_ASCLIN_IOCR',0,16,156,4,3
	.word	23521
	.byte	34
	.byte	'Ifx_ASCLIN_KRST0',0,16,164,4,3
	.word	28488
	.byte	34
	.byte	'Ifx_ASCLIN_KRST1',0,16,172,4,3
	.word	28362
	.byte	34
	.byte	'Ifx_ASCLIN_KRSTCLR',0,16,180,4,3
	.word	28255
	.byte	34
	.byte	'Ifx_ASCLIN_LIN_BTIMER',0,16,188,4,3
	.word	25420
	.byte	34
	.byte	'Ifx_ASCLIN_LIN_CON',0,16,196,4,3
	.word	25306
	.byte	34
	.byte	'Ifx_ASCLIN_LIN_HTIMER',0,16,204,4,3
	.word	25535
	.byte	34
	.byte	'Ifx_ASCLIN_OCS',0,16,212,4,3
	.word	28146
	.byte	34
	.byte	'Ifx_ASCLIN_RXDATA',0,16,220,4,3
	.word	27761
	.byte	34
	.byte	'Ifx_ASCLIN_RXDATAD',0,16,228,4,3
	.word	27972
	.byte	34
	.byte	'Ifx_ASCLIN_RXFIFOCON',0,16,236,4,3
	.word	24112
	.byte	34
	.byte	'Ifx_ASCLIN_TXDATA',0,16,244,4,3
	.word	27674
	.byte	34
	.byte	'Ifx_ASCLIN_TXFIFOCON',0,16,252,4,3
	.word	23871
	.byte	14
	.word	25575
	.byte	34
	.byte	'Ifx_ASCLIN_LIN',0,16,140,5,3
	.word	111168
	.byte	14
	.word	29192
	.byte	34
	.byte	'Ifx_ASCLIN',0,16,181,5,3
	.word	111197
	.byte	20,37,59,15,16,13
	.byte	'module',0
	.word	29639
	.byte	4,2,35,0,13
	.byte	'pin',0
	.word	105981
	.byte	8,2,35,4,13
	.byte	'select',0
	.word	40641
	.byte	1,2,35,12,0,21
	.word	111222
	.byte	34
	.byte	'IfxAsclin_Cts_In',0,37,64,3
	.word	111273
	.byte	20,37,67,15,16,13
	.byte	'module',0
	.word	29639
	.byte	4,2,35,0,13
	.byte	'pin',0
	.word	105981
	.byte	8,2,35,4,13
	.byte	'select',0
	.word	40641
	.byte	1,2,35,12,0,21
	.word	111303
	.byte	34
	.byte	'IfxAsclin_Rx_In',0,37,72,3
	.word	111354
	.byte	20,37,75,15,16,13
	.byte	'module',0
	.word	29639
	.byte	4,2,35,0,13
	.byte	'pin',0
	.word	105981
	.byte	8,2,35,4,13
	.byte	'select',0
	.word	10642
	.byte	1,2,35,12,0,21
	.word	111383
	.byte	34
	.byte	'IfxAsclin_Rts_Out',0,37,80,3
	.word	111434
	.byte	20,37,83,15,16,13
	.byte	'module',0
	.word	29639
	.byte	4,2,35,0,13
	.byte	'pin',0
	.word	105981
	.byte	8,2,35,4,13
	.byte	'select',0
	.word	10642
	.byte	1,2,35,12,0,21
	.word	111465
	.byte	34
	.byte	'IfxAsclin_Sclk_Out',0,37,88,3
	.word	111516
	.byte	20,37,91,15,16,13
	.byte	'module',0
	.word	29639
	.byte	4,2,35,0,13
	.byte	'pin',0
	.word	105981
	.byte	8,2,35,4,13
	.byte	'select',0
	.word	10642
	.byte	1,2,35,12,0,21
	.word	111548
	.byte	34
	.byte	'IfxAsclin_Slso_Out',0,37,96,3
	.word	111599
	.byte	20,37,99,15,16,13
	.byte	'module',0
	.word	29639
	.byte	4,2,35,0,13
	.byte	'pin',0
	.word	105981
	.byte	8,2,35,4,13
	.byte	'select',0
	.word	10642
	.byte	1,2,35,12,0,21
	.word	111631
	.byte	34
	.byte	'IfxAsclin_Tx_Out',0,37,104,3
	.word	111682
	.byte	15,15,82,9,1,16
	.byte	'IfxAsclin_Checksum_classic',0,0,16
	.byte	'IfxAsclin_Checksum_enhanced',0,1,0,34
	.byte	'IfxAsclin_Checksum',0,15,86,3
	.word	111712
	.byte	15,15,91,9,1,16
	.byte	'IfxAsclin_ChecksumInjection_notWritten',0,0,16
	.byte	'IfxAsclin_ChecksumInjection_written',0,1,0,34
	.byte	'IfxAsclin_ChecksumInjection',0,15,95,3
	.word	111804
	.byte	15,15,101,9,1,16
	.byte	'IfxAsclin_ClockPolarity_idleLow',0,0,16
	.byte	'IfxAsclin_ClockPolarity_idleHigh',0,1,0,34
	.byte	'IfxAsclin_ClockPolarity',0,15,105,3
	.word	111925
	.byte	15,15,110,9,1,16
	.byte	'IfxAsclin_ClockSource_noClock',0,0,16
	.byte	'IfxAsclin_ClockSource_kernelClock',0,1,16
	.byte	'IfxAsclin_ClockSource_oscillatorClock',0,2,16
	.byte	'IfxAsclin_ClockSource_flexRayClock',0,4,16
	.byte	'IfxAsclin_ClockSource_ascFastClock',0,8,16
	.byte	'IfxAsclin_ClockSource_ascSlowClock',0,16,0,34
	.byte	'IfxAsclin_ClockSource',0,15,118,3
	.word	112032
	.byte	34
	.byte	'IfxAsclin_CtsInputSelect',0,15,129,1,3
	.word	29706
	.byte	15,15,134,1,9,1,16
	.byte	'IfxAsclin_DataLength_1',0,0,16
	.byte	'IfxAsclin_DataLength_2',0,1,16
	.byte	'IfxAsclin_DataLength_3',0,2,16
	.byte	'IfxAsclin_DataLength_4',0,3,16
	.byte	'IfxAsclin_DataLength_5',0,4,16
	.byte	'IfxAsclin_DataLength_6',0,5,16
	.byte	'IfxAsclin_DataLength_7',0,6,16
	.byte	'IfxAsclin_DataLength_8',0,7,16
	.byte	'IfxAsclin_DataLength_9',0,8,16
	.byte	'IfxAsclin_DataLength_10',0,9,16
	.byte	'IfxAsclin_DataLength_11',0,10,16
	.byte	'IfxAsclin_DataLength_12',0,11,16
	.byte	'IfxAsclin_DataLength_13',0,12,16
	.byte	'IfxAsclin_DataLength_14',0,13,16
	.byte	'IfxAsclin_DataLength_15',0,14,16
	.byte	'IfxAsclin_DataLength_16',0,15,0,34
	.byte	'IfxAsclin_DataLength',0,15,152,1,3
	.word	112321
	.byte	15,15,157,1,9,1,16
	.byte	'IfxAsclin_FrameMode_initialise',0,0,16
	.byte	'IfxAsclin_FrameMode_asc',0,1,16
	.byte	'IfxAsclin_FrameMode_spi',0,2,16
	.byte	'IfxAsclin_FrameMode_lin',0,3,0,34
	.byte	'IfxAsclin_FrameMode',0,15,163,1,3
	.word	112765
	.byte	15,15,168,1,9,1,16
	.byte	'IfxAsclin_HeaderResponseSelect_headerAndResponse',0,0,16
	.byte	'IfxAsclin_HeaderResponseSelect_headerOnly',0,1,0,34
	.byte	'IfxAsclin_HeaderResponseSelect',0,15,172,1,3
	.word	112912
	.byte	15,15,179,1,9,1,16
	.byte	'IfxAsclin_IdleDelay_0',0,0,16
	.byte	'IfxAsclin_IdleDelay_1',0,1,16
	.byte	'IfxAsclin_IdleDelay_2',0,2,16
	.byte	'IfxAsclin_IdleDelay_3',0,3,16
	.byte	'IfxAsclin_IdleDelay_4',0,4,16
	.byte	'IfxAsclin_IdleDelay_5',0,5,16
	.byte	'IfxAsclin_IdleDelay_6',0,6,16
	.byte	'IfxAsclin_IdleDelay_7',0,7,0,34
	.byte	'IfxAsclin_IdleDelay',0,15,189,1,3
	.word	113054
	.byte	15,15,195,1,9,1,16
	.byte	'IfxAsclin_LeadDelay_0',0,0,16
	.byte	'IfxAsclin_LeadDelay_1',0,1,16
	.byte	'IfxAsclin_LeadDelay_2',0,2,16
	.byte	'IfxAsclin_LeadDelay_3',0,3,16
	.byte	'IfxAsclin_LeadDelay_4',0,4,16
	.byte	'IfxAsclin_LeadDelay_5',0,5,16
	.byte	'IfxAsclin_LeadDelay_6',0,6,16
	.byte	'IfxAsclin_LeadDelay_7',0,7,0,34
	.byte	'IfxAsclin_LeadDelay',0,15,205,1,3
	.word	113282
	.byte	15,15,210,1,9,1,16
	.byte	'IfxAsclin_LinMode_slave',0,0,16
	.byte	'IfxAsclin_LinMode_master',0,1,0,34
	.byte	'IfxAsclin_LinMode',0,15,214,1,3
	.word	113510
	.byte	15,15,219,1,9,1,16
	.byte	'IfxAsclin_LinResponseTimeoutMode_frameTimeout',0,0,16
	.byte	'IfxAsclin_LinResponseTimeoutMode_responseTimeout',0,1,0,34
	.byte	'IfxAsclin_LinResponseTimeoutMode',0,15,223,1,3
	.word	113597
	.byte	15,15,228,1,9,1,16
	.byte	'IfxAsclin_OversamplingFactor_4',0,3,16
	.byte	'IfxAsclin_OversamplingFactor_5',0,4,16
	.byte	'IfxAsclin_OversamplingFactor_6',0,5,16
	.byte	'IfxAsclin_OversamplingFactor_7',0,6,16
	.byte	'IfxAsclin_OversamplingFactor_8',0,7,16
	.byte	'IfxAsclin_OversamplingFactor_9',0,8,16
	.byte	'IfxAsclin_OversamplingFactor_10',0,9,16
	.byte	'IfxAsclin_OversamplingFactor_11',0,10,16
	.byte	'IfxAsclin_OversamplingFactor_12',0,11,16
	.byte	'IfxAsclin_OversamplingFactor_13',0,12,16
	.byte	'IfxAsclin_OversamplingFactor_14',0,13,16
	.byte	'IfxAsclin_OversamplingFactor_15',0,14,16
	.byte	'IfxAsclin_OversamplingFactor_16',0,15,0,34
	.byte	'IfxAsclin_OversamplingFactor',0,15,243,1,3
	.word	113745
	.byte	15,15,248,1,9,1,16
	.byte	'IfxAsclin_ParityType_even',0,0,16
	.byte	'IfxAsclin_ParityType_odd',0,1,0,34
	.byte	'IfxAsclin_ParityType',0,15,252,1,3
	.word	114226
	.byte	15,15,129,2,9,1,16
	.byte	'IfxAsclin_ReceiveBufferMode_rxFifo',0,0,16
	.byte	'IfxAsclin_ReceiveBufferMode_rxBuffer',0,1,0,34
	.byte	'IfxAsclin_ReceiveBufferMode',0,15,133,2,3
	.word	114318
	.byte	15,15,138,2,9,1,16
	.byte	'IfxAsclin_RtsCtsPolarity_activeHigh',0,0,16
	.byte	'IfxAsclin_RtsCtsPolarity_activeLow',0,1,0,34
	.byte	'IfxAsclin_RtsCtsPolarity',0,15,142,2,3
	.word	114438
	.byte	15,15,147,2,9,1,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_1',0,0,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_2',0,1,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_3',0,2,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_4',0,3,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_5',0,4,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_6',0,5,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_7',0,6,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_8',0,7,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_9',0,8,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_10',0,9,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_11',0,10,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_12',0,11,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_13',0,12,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_14',0,13,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_15',0,14,16
	.byte	'IfxAsclin_RxFifoInterruptLevel_16',0,15,0,34
	.byte	'IfxAsclin_RxFifoInterruptLevel',0,15,165,2,3
	.word	114554
	.byte	15,15,170,2,9,1,16
	.byte	'IfxAsclin_RxFifoOutletWidth_0',0,0,16
	.byte	'IfxAsclin_RxFifoOutletWidth_1',0,1,16
	.byte	'IfxAsclin_RxFifoOutletWidth_2',0,2,16
	.byte	'IfxAsclin_RxFifoOutletWidth_3',0,3,0,34
	.byte	'IfxAsclin_RxFifoOutletWidth',0,15,176,2,3
	.word	115168
	.byte	34
	.byte	'IfxAsclin_RxInputSelect',0,15,191,2,3
	.word	29890
	.byte	15,15,196,2,9,1,16
	.byte	'IfxAsclin_SamplePointPosition_1',0,1,16
	.byte	'IfxAsclin_SamplePointPosition_2',0,2,16
	.byte	'IfxAsclin_SamplePointPosition_3',0,3,16
	.byte	'IfxAsclin_SamplePointPosition_4',0,4,16
	.byte	'IfxAsclin_SamplePointPosition_5',0,5,16
	.byte	'IfxAsclin_SamplePointPosition_6',0,6,16
	.byte	'IfxAsclin_SamplePointPosition_7',0,7,16
	.byte	'IfxAsclin_SamplePointPosition_8',0,8,16
	.byte	'IfxAsclin_SamplePointPosition_9',0,9,16
	.byte	'IfxAsclin_SamplePointPosition_10',0,10,16
	.byte	'IfxAsclin_SamplePointPosition_11',0,11,16
	.byte	'IfxAsclin_SamplePointPosition_12',0,12,16
	.byte	'IfxAsclin_SamplePointPosition_13',0,13,16
	.byte	'IfxAsclin_SamplePointPosition_14',0,14,16
	.byte	'IfxAsclin_SamplePointPosition_15',0,15,0,34
	.byte	'IfxAsclin_SamplePointPosition',0,15,213,2,3
	.word	115373
	.byte	15,15,218,2,9,1,16
	.byte	'IfxAsclin_SamplesPerBit_one',0,0,16
	.byte	'IfxAsclin_SamplesPerBit_three',0,1,0,34
	.byte	'IfxAsclin_SamplesPerBit',0,15,222,2,3
	.word	115935
	.byte	15,15,228,2,9,1,16
	.byte	'IfxAsclin_ShiftDirection_lsbFirst',0,0,16
	.byte	'IfxAsclin_ShiftDirection_msbFirst',0,1,0,34
	.byte	'IfxAsclin_ShiftDirection',0,15,232,2,3
	.word	116037
	.byte	15,15,238,2,9,1,16
	.byte	'IfxAsclin_SlavePolarity_idleLow',0,0,16
	.byte	'IfxAsclin_SlavePolarity_idlehigh',0,1,0,34
	.byte	'IfxAsclin_SlavePolarity',0,15,242,2,3
	.word	116150
	.byte	15,15,247,2,9,1,16
	.byte	'IfxAsclin_SleepMode_enable',0,0,16
	.byte	'IfxAsclin_SleepMode_disable',0,1,0,34
	.byte	'IfxAsclin_SleepMode',0,15,251,2,3
	.word	116259
	.byte	15,15,136,3,9,1,16
	.byte	'IfxAsclin_StopBit_0',0,0,16
	.byte	'IfxAsclin_StopBit_1',0,1,16
	.byte	'IfxAsclin_StopBit_2',0,2,16
	.byte	'IfxAsclin_StopBit_3',0,3,16
	.byte	'IfxAsclin_StopBit_4',0,4,16
	.byte	'IfxAsclin_StopBit_5',0,5,16
	.byte	'IfxAsclin_StopBit_6',0,6,16
	.byte	'IfxAsclin_StopBit_7',0,7,0,34
	.byte	'IfxAsclin_StopBit',0,15,146,3,3
	.word	116354
	.byte	15,15,150,3,9,1,16
	.byte	'IfxAsclin_SuspendMode_none',0,0,16
	.byte	'IfxAsclin_SuspendMode_hard',0,1,16
	.byte	'IfxAsclin_SuspendMode_soft',0,2,0,34
	.byte	'IfxAsclin_SuspendMode',0,15,155,3,3
	.word	116564
	.byte	15,15,160,3,9,1,16
	.byte	'IfxAsclin_TxFifoInletWidth_0',0,0,16
	.byte	'IfxAsclin_TxFifoInletWidth_1',0,1,16
	.byte	'IfxAsclin_TxFifoInletWidth_2',0,2,16
	.byte	'IfxAsclin_TxFifoInletWidth_3',0,3,0,34
	.byte	'IfxAsclin_TxFifoInletWidth',0,15,166,3,3
	.word	116689
	.byte	15,15,171,3,9,1,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_0',0,0,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_1',0,1,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_2',0,2,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_3',0,3,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_4',0,4,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_5',0,5,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_6',0,6,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_7',0,7,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_8',0,8,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_9',0,9,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_10',0,10,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_11',0,11,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_12',0,12,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_13',0,13,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_14',0,14,16
	.byte	'IfxAsclin_TxFifoInterruptLevel_15',0,15,0,34
	.byte	'IfxAsclin_TxFifoInterruptLevel',0,15,189,3,3
	.word	116856
	.byte	34
	.byte	'Ifx_Fifo_Shared',0,17,66,3
	.word	30207
	.byte	34
	.byte	'Ifx_Fifo',0,17,83,3
	.word	30298
	.byte	15,18,151,1,9,1,16
	.byte	'IfxStm_Comparator_0',0,0,16
	.byte	'IfxStm_Comparator_1',0,1,0,34
	.byte	'IfxStm_Comparator',0,18,155,1,3
	.word	117510
	.byte	15,18,159,1,9,1,16
	.byte	'IfxStm_ComparatorInterrupt_ir0',0,0,16
	.byte	'IfxStm_ComparatorInterrupt_ir1',0,1,0,34
	.byte	'IfxStm_ComparatorInterrupt',0,18,163,1,3
	.word	117588
	.byte	15,18,167,1,9,1,16
	.byte	'IfxStm_ComparatorOffset_0',0,0,16
	.byte	'IfxStm_ComparatorOffset_1',0,1,16
	.byte	'IfxStm_ComparatorOffset_2',0,2,16
	.byte	'IfxStm_ComparatorOffset_3',0,3,16
	.byte	'IfxStm_ComparatorOffset_4',0,4,16
	.byte	'IfxStm_ComparatorOffset_5',0,5,16
	.byte	'IfxStm_ComparatorOffset_6',0,6,16
	.byte	'IfxStm_ComparatorOffset_7',0,7,16
	.byte	'IfxStm_ComparatorOffset_8',0,8,16
	.byte	'IfxStm_ComparatorOffset_9',0,9,16
	.byte	'IfxStm_ComparatorOffset_10',0,10,16
	.byte	'IfxStm_ComparatorOffset_11',0,11,16
	.byte	'IfxStm_ComparatorOffset_12',0,12,16
	.byte	'IfxStm_ComparatorOffset_13',0,13,16
	.byte	'IfxStm_ComparatorOffset_14',0,14,16
	.byte	'IfxStm_ComparatorOffset_15',0,15,16
	.byte	'IfxStm_ComparatorOffset_16',0,16,16
	.byte	'IfxStm_ComparatorOffset_17',0,17,16
	.byte	'IfxStm_ComparatorOffset_18',0,18,16
	.byte	'IfxStm_ComparatorOffset_19',0,19,16
	.byte	'IfxStm_ComparatorOffset_20',0,20,16
	.byte	'IfxStm_ComparatorOffset_21',0,21,16
	.byte	'IfxStm_ComparatorOffset_22',0,22,16
	.byte	'IfxStm_ComparatorOffset_23',0,23,16
	.byte	'IfxStm_ComparatorOffset_24',0,24,16
	.byte	'IfxStm_ComparatorOffset_25',0,25,16
	.byte	'IfxStm_ComparatorOffset_26',0,26,16
	.byte	'IfxStm_ComparatorOffset_27',0,27,16
	.byte	'IfxStm_ComparatorOffset_28',0,28,16
	.byte	'IfxStm_ComparatorOffset_29',0,29,16
	.byte	'IfxStm_ComparatorOffset_30',0,30,16
	.byte	'IfxStm_ComparatorOffset_31',0,31,0,34
	.byte	'IfxStm_ComparatorOffset',0,18,201,1,3
	.word	117697
	.byte	15,18,205,1,9,1,16
	.byte	'IfxStm_ComparatorSize_1Bit',0,0,16
	.byte	'IfxStm_ComparatorSize_2Bits',0,1,16
	.byte	'IfxStm_ComparatorSize_3Bits',0,2,16
	.byte	'IfxStm_ComparatorSize_4Bits',0,3,16
	.byte	'IfxStm_ComparatorSize_5Bits',0,4,16
	.byte	'IfxStm_ComparatorSize_6Bits',0,5,16
	.byte	'IfxStm_ComparatorSize_7Bits',0,6,16
	.byte	'IfxStm_ComparatorSize_8Bits',0,7,16
	.byte	'IfxStm_ComparatorSize_9Bits',0,8,16
	.byte	'IfxStm_ComparatorSize_10Bits',0,9,16
	.byte	'IfxStm_ComparatorSize_11Bits',0,10,16
	.byte	'IfxStm_ComparatorSize_12Bits',0,11,16
	.byte	'IfxStm_ComparatorSize_13Bits',0,12,16
	.byte	'IfxStm_ComparatorSize_14Bits',0,13,16
	.byte	'IfxStm_ComparatorSize_15Bits',0,14,16
	.byte	'IfxStm_ComparatorSize_16Bits',0,15,16
	.byte	'IfxStm_ComparatorSize_17Bits',0,16,16
	.byte	'IfxStm_ComparatorSize_18Bits',0,17,16
	.byte	'IfxStm_ComparatorSize_19Bits',0,18,16
	.byte	'IfxStm_ComparatorSize_20Bits',0,19,16
	.byte	'IfxStm_ComparatorSize_21Bits',0,20,16
	.byte	'IfxStm_ComparatorSize_22Bits',0,21,16
	.byte	'IfxStm_ComparatorSize_23Bits',0,22,16
	.byte	'IfxStm_ComparatorSize_24Bits',0,23,16
	.byte	'IfxStm_ComparatorSize_25Bits',0,24,16
	.byte	'IfxStm_ComparatorSize_26Bits',0,25,16
	.byte	'IfxStm_ComparatorSize_27Bits',0,26,16
	.byte	'IfxStm_ComparatorSize_28Bits',0,27,16
	.byte	'IfxStm_ComparatorSize_29Bits',0,28,16
	.byte	'IfxStm_ComparatorSize_30Bits',0,29,16
	.byte	'IfxStm_ComparatorSize_31Bits',0,30,16
	.byte	'IfxStm_ComparatorSize_32Bits',0,31,0,34
	.byte	'IfxStm_ComparatorSize',0,18,239,1,3
	.word	118655
	.byte	15,18,244,1,9,1,16
	.byte	'IfxStm_SleepMode_enable',0,0,16
	.byte	'IfxStm_SleepMode_disable',0,1,0,34
	.byte	'IfxStm_SleepMode',0,18,248,1,3
	.word	119675
	.byte	15,18,252,1,9,1,16
	.byte	'IfxStm_SuspendMode_none',0,0,16
	.byte	'IfxStm_SuspendMode_hard',0,1,16
	.byte	'IfxStm_SuspendMode_soft',0,2,0,34
	.byte	'IfxStm_SuspendMode',0,18,129,2,3
	.word	119761
	.byte	34
	.byte	'IfxStdIf_InterfaceDriver',0,38,118,15
	.word	339
	.byte	3
	.word	30182
	.byte	37
	.word	448
	.byte	1,1,23
	.word	339
	.byte	23
	.word	339
	.byte	23
	.word	119907
	.byte	23
	.word	34184
	.byte	0,3
	.word	119912
	.byte	34
	.byte	'IfxStdIf_DPipe_Write',0,39,92,19
	.word	119940
	.byte	34
	.byte	'IfxStdIf_DPipe_Read',0,39,107,19
	.word	119940
	.byte	37
	.word	30195
	.byte	1,1,23
	.word	339
	.byte	0,3
	.word	120002
	.byte	34
	.byte	'IfxStdIf_DPipe_GetReadCount',0,39,115,18
	.word	120015
	.byte	14
	.word	448
	.byte	3
	.word	120056
	.byte	37
	.word	120061
	.byte	1,1,23
	.word	339
	.byte	0,3
	.word	120066
	.byte	34
	.byte	'IfxStdIf_DPipe_GetReadEvent',0,39,123,36
	.word	120079
	.byte	34
	.byte	'IfxStdIf_DPipe_GetWriteCount',0,39,147,1,18
	.word	120015
	.byte	3
	.word	120066
	.byte	34
	.byte	'IfxStdIf_DPipe_GetWriteEvent',0,39,155,1,37
	.word	120158
	.byte	37
	.word	448
	.byte	1,1,23
	.word	339
	.byte	23
	.word	30182
	.byte	23
	.word	34184
	.byte	0,3
	.word	120201
	.byte	34
	.byte	'IfxStdIf_DPipe_CanReadCount',0,39,166,1,19
	.word	120224
	.byte	34
	.byte	'IfxStdIf_DPipe_CanWriteCount',0,39,177,1,19
	.word	120224
	.byte	37
	.word	448
	.byte	1,1,23
	.word	339
	.byte	23
	.word	34184
	.byte	0,3
	.word	120304
	.byte	34
	.byte	'IfxStdIf_DPipe_FlushTx',0,39,186,1,19
	.word	120322
	.byte	38,1,1,23
	.word	339
	.byte	0,3
	.word	120359
	.byte	34
	.byte	'IfxStdIf_DPipe_ClearTx',0,39,200,1,16
	.word	120368
	.byte	34
	.byte	'IfxStdIf_DPipe_ClearRx',0,39,193,1,16
	.word	120368
	.byte	34
	.byte	'IfxStdIf_DPipe_OnReceive',0,39,208,1,16
	.word	120368
	.byte	34
	.byte	'IfxStdIf_DPipe_OnTransmit',0,39,215,1,16
	.word	120368
	.byte	34
	.byte	'IfxStdIf_DPipe_OnError',0,39,222,1,16
	.word	120368
	.byte	37
	.word	2378
	.byte	1,1,23
	.word	339
	.byte	0,3
	.word	120538
	.byte	34
	.byte	'IfxStdIf_DPipe_GetSendCount',0,39,131,1,18
	.word	120551
	.byte	37
	.word	34184
	.byte	1,1,23
	.word	339
	.byte	0,3
	.word	120593
	.byte	34
	.byte	'IfxStdIf_DPipe_GetTxTimeStamp',0,39,139,1,24
	.word	120606
	.byte	34
	.byte	'IfxStdIf_DPipe_ResetSendCount',0,39,229,1,16
	.word	120368
	.byte	10
	.byte	'IfxStdIf_DPipe_',0,39,233,1,8,76,13
	.byte	'driver',0
	.word	119874
	.byte	4,2,35,0,13
	.byte	'txDisabled',0
	.word	448
	.byte	1,2,35,4,13
	.byte	'write',0
	.word	119945
	.byte	4,2,35,8,13
	.byte	'read',0
	.word	119974
	.byte	4,2,35,12,13
	.byte	'getReadCount',0
	.word	120020
	.byte	4,2,35,16,13
	.byte	'getReadEvent',0
	.word	120084
	.byte	4,2,35,20,13
	.byte	'getWriteCount',0
	.word	120120
	.byte	4,2,35,24,13
	.byte	'getWriteEvent',0
	.word	120163
	.byte	4,2,35,28,13
	.byte	'canReadCount',0
	.word	120229
	.byte	4,2,35,32,13
	.byte	'canWriteCount',0
	.word	120266
	.byte	4,2,35,36,13
	.byte	'flushTx',0
	.word	120327
	.byte	4,2,35,40,13
	.byte	'clearTx',0
	.word	120373
	.byte	4,2,35,44,13
	.byte	'clearRx',0
	.word	120405
	.byte	4,2,35,48,13
	.byte	'onReceive',0
	.word	120437
	.byte	4,2,35,52,13
	.byte	'onTransmit',0
	.word	120471
	.byte	4,2,35,56,13
	.byte	'onError',0
	.word	120506
	.byte	4,2,35,60,13
	.byte	'getSendCount',0
	.word	120556
	.byte	4,2,35,64,13
	.byte	'getTxTimeStamp',0
	.word	120611
	.byte	4,2,35,68,13
	.byte	'resetSendCount',0
	.word	120650
	.byte	4,2,35,72,0,34
	.byte	'IfxStdIf_DPipe',0,39,71,32
	.word	120689
	.byte	3
	.word	333
	.byte	3
	.word	119912
	.byte	3
	.word	119912
	.byte	3
	.word	120002
	.byte	3
	.word	120066
	.byte	3
	.word	120002
	.byte	3
	.word	120066
	.byte	3
	.word	120201
	.byte	3
	.word	120201
	.byte	3
	.word	120304
	.byte	3
	.word	120359
	.byte	3
	.word	120359
	.byte	3
	.word	120359
	.byte	3
	.word	120359
	.byte	3
	.word	120359
	.byte	3
	.word	120538
	.byte	3
	.word	120593
	.byte	3
	.word	120359
	.byte	14
	.word	448
	.byte	3
	.word	121202
	.byte	34
	.byte	'IfxStdIf_DPipe_WriteEvent',0,39,73,32
	.word	121207
	.byte	34
	.byte	'IfxStdIf_DPipe_ReadEvent',0,39,74,32
	.word	121207
	.byte	20,40,252,1,9,1,11
	.byte	'parityError',0,1
	.word	448
	.byte	1,7,2,35,0,11
	.byte	'frameError',0,1
	.word	448
	.byte	1,6,2,35,0,11
	.byte	'rxFifoOverflow',0,1
	.word	448
	.byte	1,5,2,35,0,11
	.byte	'rxFifoUnderflow',0,1
	.word	448
	.byte	1,4,2,35,0,11
	.byte	'txFifoOverflow',0,1
	.word	448
	.byte	1,3,2,35,0,0,34
	.byte	'IfxAsclin_Asc_ErrorFlags',0,40,131,2,3
	.word	121279
	.byte	20,40,137,2,9,8,13
	.byte	'baudrate',0
	.word	221
	.byte	4,2,35,0,13
	.byte	'prescaler',0
	.word	999
	.byte	2,2,35,4,13
	.byte	'oversampling',0
	.word	113745
	.byte	1,2,35,6,0,34
	.byte	'IfxAsclin_Asc_BaudRate',0,40,142,2,3
	.word	121444
	.byte	20,40,146,2,9,2,13
	.byte	'medianFilter',0
	.word	115935
	.byte	1,2,35,0,13
	.byte	'samplePointPosition',0
	.word	115373
	.byte	1,2,35,1,0,34
	.byte	'IfxAsclin_Asc_BitTimingControl',0,40,150,2,3
	.word	121542
	.byte	20,40,154,2,9,6,13
	.byte	'inWidth',0
	.word	116689
	.byte	1,2,35,0,13
	.byte	'outWidth',0
	.word	115168
	.byte	1,2,35,1,13
	.byte	'txFifoInterruptLevel',0
	.word	116856
	.byte	1,2,35,2,13
	.byte	'rxFifoInterruptLevel',0
	.word	114554
	.byte	1,2,35,3,13
	.byte	'buffMode',0
	.word	114318
	.byte	1,2,35,4,0,34
	.byte	'IfxAsclin_Asc_FifoControl',0,40,161,2,3
	.word	121640
	.byte	20,40,165,2,9,8,13
	.byte	'idleDelay',0
	.word	113054
	.byte	1,2,35,0,13
	.byte	'stopBit',0
	.word	116354
	.byte	1,2,35,1,13
	.byte	'frameMode',0
	.word	112765
	.byte	1,2,35,2,13
	.byte	'shiftDir',0
	.word	116037
	.byte	1,2,35,3,13
	.byte	'parityType',0
	.word	114226
	.byte	1,2,35,4,13
	.byte	'dataLength',0
	.word	112321
	.byte	1,2,35,5,13
	.byte	'parityBit',0
	.word	448
	.byte	1,2,35,6,0,34
	.byte	'IfxAsclin_Asc_FrameControl',0,40,174,2,3
	.word	121795
	.byte	20,40,178,2,9,8,13
	.byte	'txPriority',0
	.word	999
	.byte	2,2,35,0,13
	.byte	'rxPriority',0
	.word	999
	.byte	2,2,35,2,13
	.byte	'erPriority',0
	.word	999
	.byte	2,2,35,4,13
	.byte	'typeOfService',0
	.word	43761
	.byte	1,2,35,6,0,34
	.byte	'IfxAsclin_Asc_InterruptConfig',0,40,184,2,3
	.word	121970
	.byte	21
	.word	111222
	.byte	3
	.word	122099
	.byte	21
	.word	111303
	.byte	3
	.word	122109
	.byte	21
	.word	111383
	.byte	3
	.word	122119
	.byte	21
	.word	111631
	.byte	3
	.word	122129
	.byte	20,40,188,2,9,32,13
	.byte	'cts',0
	.word	122104
	.byte	4,2,35,0,13
	.byte	'ctsMode',0
	.word	10367
	.byte	1,2,35,4,13
	.byte	'rx',0
	.word	122114
	.byte	4,2,35,8,13
	.byte	'rxMode',0
	.word	10367
	.byte	1,2,35,12,13
	.byte	'rts',0
	.word	122124
	.byte	4,2,35,16,13
	.byte	'rtsMode',0
	.word	10572
	.byte	1,2,35,20,13
	.byte	'tx',0
	.word	122134
	.byte	4,2,35,24,13
	.byte	'txMode',0
	.word	10572
	.byte	1,2,35,28,13
	.byte	'pinDriver',0
	.word	105516
	.byte	1,2,35,29,0,34
	.byte	'IfxAsclin_Asc_Pins',0,40,199,2,3
	.word	122139
	.byte	12,40,205,2,9,1,13
	.byte	'ALL',0
	.word	448
	.byte	1,2,35,0,13
	.byte	'flags',0
	.word	121279
	.byte	1,2,35,0,0,34
	.byte	'IfxAsclin_Asc_ErrorFlagsUnion',0,40,209,2,3
	.word	122309
	.byte	34
	.byte	'UARTN_enum',0,28,50,2
	.word	38937
	.byte	34
	.byte	'UART_PIN_enum',0,28,77,2
	.word	38979
.L255:
	.byte	18,3
	.word	448
	.byte	19,2,0
.L256:
	.byte	14
	.word	448
.L257:
	.byte	18,160,176,1
	.word	40332
	.byte	19,119,0
.L258:
	.byte	18,36
	.word	40043
	.byte	19,8,0
.L259:
	.byte	18,32
	.word	40043
	.byte	19,7,0,0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L72:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,21,0,54,15,39,12,0,0,3,15,0,73,19,0,0,4,46,1,3,8,32,13
	.byte	58,15,59,15,57,15,54,15,39,12,0,0,5,5,0,3,8,58,15,59,15,57,15,73,19,0,0,6,11,0,0,0,7,36,0,3,8,11,15,62
	.byte	15,0,0,8,46,1,3,8,32,13,58,15,59,15,57,15,73,19,54,15,39,12,0,0,9,59,0,3,8,0,0,10,19,1,3,8,58,15,59,15
	.byte	57,15,11,15,0,0,11,13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,12,23,1,58,15,59,15,57,15,11,15,0,0,13,13
	.byte	0,3,8,73,19,11,15,56,9,0,0,14,53,0,73,19,0,0,15,4,1,58,15,59,15,57,15,11,15,0,0,16,40,0,3,8,28,13,0,0
	.byte	17,11,1,0,0,18,1,1,11,15,73,19,0,0,19,33,0,47,15,0,0,20,19,1,58,15,59,15,57,15,11,15,0,0,21,38,0,73,19
	.byte	0,0,22,46,1,3,8,54,15,39,12,63,12,60,12,0,0,23,5,0,73,19,0,0,24,46,1,3,8,73,19,54,15,39,12,63,12,60,12
	.byte	0,0,25,5,0,3,8,73,19,0,0,26,46,0,3,8,54,15,39,12,63,12,60,12,0,0,27,46,1,49,19,0,0,28,5,0,49,19,0,0,29
	.byte	29,1,49,19,0,0,30,11,0,49,19,0,0,31,46,1,3,8,58,15,59,15,57,15,73,19,54,15,39,12,63,12,60,12,0,0,32,46
	.byte	1,3,8,58,15,59,15,57,15,54,15,39,12,63,12,60,12,0,0,33,11,1,49,19,0,0,34,22,0,3,8,58,15,59,15,57,15,73
	.byte	19,0,0,35,21,0,54,15,0,0,36,52,0,3,8,58,15,59,15,57,15,73,19,63,12,60,12,0,0,37,21,1,73,19,54,15,39,12
	.byte	0,0,38,21,1,54,15,39,12,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L73:
	.word	.L319-.L318
.L318:
	.half	3
	.word	.L321-.L320
.L320:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Src\\Std',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\Infra\\Sfr\\TC26B\\_Reg',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu\\Std',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Impl',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port\\Std',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Std',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Std',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib\\DataHandling',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm\\Std',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\seekfree_libraries',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\seekfree_libraries\\common',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_PinMap',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Asc',0
	.byte	0
	.byte	'IfxCpu_IntrinsicsTasking.h',0,1,0,0
	.byte	'IfxCpu_Intrinsics.h',0,1,0,0
	.byte	'IfxSrc.h',0,2,0,0
	.byte	'IfxSrc_regdef.h',0,3,0,0
	.byte	'IfxScuWdt.h',0,4,0,0
	.byte	'IfxScu_regdef.h',0,3,0,0
	.byte	'IfxCpu.h',0,1,0,0
	.byte	'IfxCpu_cfg.h',0,5,0,0
	.byte	'IfxPort.h',0,6,0,0
	.byte	'IfxPort_regdef.h',0,3,0,0
	.byte	'IfxScuCcu.h',0,4,0,0
	.byte	'IfxDma.h',0,7,0,0
	.byte	'IfxDma_regdef.h',0,3,0,0
	.byte	'IfxDma_cfg.h',0,5,0,0
	.byte	'IfxAsclin.h',0,8,0,0
	.byte	'IfxAsclin_regdef.h',0,3,0,0
	.byte	'Ifx_Fifo.h',0,9,0,0
	.byte	'IfxStm.h',0,10,0,0
	.byte	'IfxStm_regdef.h',0,3,0,0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\Service\\CpuGeneric\\SysSe\\Bsp\\Bsp.h',0
	.byte	0,0,0
	.byte	'IfxPort_cfg.h',0,5,0,0
	.byte	'IfxScuEru.h',0,4,0,0
	.byte	'zf_stm_systick.h',0,11,0,0
	.byte	'zf_gpio.h',0,11,0,0
	.byte	'common.h',0,12,0,0
	.byte	'zf_eru.h',0,11,0,0
	.byte	'zf_eru_dma.h',0,11,0,0
	.byte	'zf_uart.h',0,11,0,0
	.byte	'IfxCpu_regdef.h',0,3,0,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0,0,0,0
	.byte	'Platform_Types.h',0,1,0,0
	.byte	'Ifx_Types.h',0,1,0,0
	.byte	'IfxSrc_cfg.h',0,5,0,0
	.byte	'IfxScu_cfg.h',0,5,0,0
	.byte	'IfxFlash_regdef.h',0,3,0,0
	.byte	'IfxScu_PinMap.h',0,13,0,0
	.byte	'IfxAsclin_PinMap.h',0,13,0,0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\Service\\CpuGeneric\\StdIf\\IfxStdIf.h',0
	.byte	0,0,0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\Service\\CpuGeneric\\StdIf\\IfxStdIf_DPipe.h',0
	.byte	0,0,0
	.byte	'ifxAsclin_Asc.h',0,14,0,0,0
.L321:
.L319:
	.sdecl	'.debug_info',debug,cluster('mt9v03x_uart_callback')
	.sect	'.debug_info'
.L74:
	.word	218
	.half	3
	.word	.L75
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Debug\\',0,12,1
	.word	.L77,.L76
	.byte	2
	.word	.L70
	.byte	3
	.byte	'mt9v03x_uart_callback',0,1,92,6,1,1,1
	.word	.L49,.L151,.L48
	.byte	4
	.word	.L49,.L151
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('mt9v03x_uart_callback')
	.sect	'.debug_abbrev'
.L75:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('mt9v03x_uart_callback')
	.sect	'.debug_line'
.L76:
	.word	.L323-.L322
.L322:
	.half	3
	.word	.L325-.L324
.L324:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0,0,0,0,0
.L325:
	.byte	5,59,7,0,5,2
	.word	.L49
	.byte	3,221,0,1,5,3,9
	.half	.L3-.L49
	.byte	3,2,1,5,14,9
	.half	.L326-.L3
	.byte	1,5,15,9
	.half	.L327-.L326
	.byte	3,2,1,5,12,9
	.half	.L328-.L327
	.byte	1,5,36,7,9
	.half	.L329-.L328
	.byte	1,5,43,9
	.half	.L330-.L329
	.byte	1,5,30,9
	.half	.L331-.L330
	.byte	1,5,34,9
	.half	.L332-.L331
	.byte	1,5,49,7,9
	.half	.L333-.L332
	.byte	1,5,63,9
	.half	.L334-.L333
	.byte	1,5,61,9
	.half	.L335-.L334
	.byte	1,5,17,9
	.half	.L4-.L335
	.byte	3,1,1,5,9,9
	.half	.L336-.L4
	.byte	1,5,13,7,9
	.half	.L337-.L336
	.byte	3,2,1,5,27,9
	.half	.L338-.L337
	.byte	1,5,25,9
	.half	.L339-.L338
	.byte	1,5,13,9
	.half	.L340-.L339
	.byte	3,1,1,5,33,9
	.half	.L341-.L340
	.byte	1,5,31,9
	.half	.L342-.L341
	.byte	1,5,19,9
	.half	.L2-.L342
	.byte	3,120,1,5,46,9
	.half	.L343-.L2
	.byte	1,5,38,9
	.half	.L344-.L343
	.byte	1,5,45,9
	.half	.L345-.L344
	.byte	1,5,59,9
	.half	.L346-.L345
	.byte	1,5,1,7,9
	.half	.L347-.L346
	.byte	3,12,1,7,9
	.half	.L78-.L347
	.byte	0,1,1
.L323:
	.sdecl	'.debug_ranges',debug,cluster('mt9v03x_uart_callback')
	.sect	'.debug_ranges'
.L77:
	.word	-1,.L49,0,.L78-.L49,0,0
	.sdecl	'.debug_info',debug,cluster('set_config')
	.sect	'.debug_info'
.L79:
	.word	298
	.half	3
	.word	.L80
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Debug\\',0,12,1
	.word	.L82,.L81
	.byte	2
	.word	.L70
	.byte	3
	.byte	'set_config',0,1,116,6,1,1,1
	.word	.L51,.L152,.L50
	.byte	4
	.byte	'uartn',0,1,116,28
	.word	.L153,.L154
	.byte	4
	.byte	'buff',0,1,116,41
	.word	.L155,.L156
	.byte	5
	.word	.L51,.L152
	.byte	6
	.byte	'temp',0,1,118,9
	.word	.L157,.L158
	.byte	6
	.byte	'i',0,1,118,15
	.word	.L157,.L159
	.byte	6
	.byte	'send_buffer',0,1,119,12
	.word	.L160,.L161
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('set_config')
	.sect	'.debug_abbrev'
.L80:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('set_config')
	.sect	'.debug_line'
.L81:
	.word	.L349-.L348
.L348:
	.half	3
	.word	.L351-.L350
.L350:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0,0,0,0,0
.L351:
	.byte	5,6,7,0,5,2
	.word	.L51
	.byte	3,243,0,1,5,5,9
	.half	.L262-.L51
	.byte	3,5,1,5,25,9
	.half	.L352-.L262
	.byte	1,5,23,9
	.half	.L353-.L352
	.byte	1,5,10,9
	.half	.L354-.L353
	.byte	3,4,1,5,29,9
	.half	.L263-.L354
	.byte	1,5,26,9
	.half	.L8-.L263
	.byte	3,2,1,5,24,9
	.half	.L355-.L8
	.byte	1,5,37,9
	.half	.L356-.L355
	.byte	3,1,1,5,40,9
	.half	.L357-.L356
	.byte	1,5,24,9
	.half	.L358-.L357
	.byte	1,5,20,9
	.half	.L359-.L358
	.byte	3,1,1,5,23,9
	.half	.L360-.L359
	.byte	1,5,30,9
	.half	.L264-.L360
	.byte	3,1,1,5,24,9
	.half	.L361-.L264
	.byte	1,9
	.half	.L362-.L361
	.byte	3,1,1,5,28,9
	.half	.L363-.L362
	.byte	3,2,1,5,40,9
	.half	.L364-.L363
	.byte	1,5,9,9
	.half	.L266-.L364
	.byte	3,1,1,5,32,9
	.half	.L365-.L266
	.byte	3,119,1,5,29,9
	.half	.L7-.L365
	.byte	1,7,9
	.half	.L366-.L7
	.byte	3,12,1,5,12,9
	.half	.L9-.L366
	.byte	1,5,5,9
	.half	.L367-.L9
	.byte	3,1,1,5,25,9
	.half	.L368-.L367
	.byte	1,5,23,9
	.half	.L369-.L368
	.byte	1,5,55,9
	.half	.L370-.L369
	.byte	3,1,1,5,20,9
	.half	.L11-.L370
	.byte	1,5,27,9
	.half	.L371-.L11
	.byte	1,5,12,9
	.half	.L372-.L371
	.byte	1,5,11,9
	.half	.L373-.L372
	.byte	1,5,44,7,9
	.half	.L374-.L373
	.byte	1,5,51,9
	.half	.L375-.L374
	.byte	1,5,36,9
	.half	.L376-.L375
	.byte	1,5,41,9
	.half	.L377-.L376
	.byte	1,5,1,7,9
	.half	.L378-.L377
	.byte	3,3,1,7,9
	.half	.L83-.L378
	.byte	0,1,1
.L349:
	.sdecl	'.debug_ranges',debug,cluster('set_config')
	.sect	'.debug_ranges'
.L82:
	.word	-1,.L51,0,.L83-.L51,0,0
	.sdecl	'.debug_info',debug,cluster('get_config')
	.sect	'.debug_info'
.L84:
	.word	304
	.half	3
	.word	.L85
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Debug\\',0,12,1
	.word	.L87,.L86
	.byte	2
	.word	.L70
	.byte	3
	.byte	'get_config',0,1,153,1,6,1,1,1
	.word	.L53,.L162,.L52
	.byte	4
	.byte	'uartn',0,1,153,1,28
	.word	.L153,.L163
	.byte	4
	.byte	'buff',0,1,153,1,41
	.word	.L155,.L164
	.byte	5
	.word	.L53,.L162
	.byte	6
	.byte	'temp',0,1,155,1,9
	.word	.L157,.L165
	.byte	6
	.byte	'i',0,1,155,1,15
	.word	.L157,.L166
	.byte	6
	.byte	'send_buffer',0,1,156,1,12
	.word	.L160,.L167
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('get_config')
	.sect	'.debug_abbrev'
.L85:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('get_config')
	.sect	'.debug_line'
.L86:
	.word	.L380-.L379
.L379:
	.half	3
	.word	.L382-.L381
.L381:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0,0,0,0,0
.L382:
	.byte	5,6,7,0,5,2
	.word	.L53
	.byte	3,152,1,1,5,10,9
	.half	.L269-.L53
	.byte	3,5,1,5,31,9
	.half	.L270-.L269
	.byte	1,5,26,9
	.half	.L15-.L270
	.byte	3,2,1,5,24,9
	.half	.L383-.L15
	.byte	1,5,26,9
	.half	.L384-.L383
	.byte	3,1,1,5,24,9
	.half	.L385-.L384
	.byte	1,5,20,9
	.half	.L386-.L385
	.byte	3,1,1,5,23,9
	.half	.L387-.L386
	.byte	1,5,30,9
	.half	.L271-.L387
	.byte	3,1,1,5,24,9
	.half	.L388-.L271
	.byte	1,9
	.half	.L389-.L388
	.byte	3,1,1,5,28,9
	.half	.L390-.L389
	.byte	3,2,1,5,40,9
	.half	.L391-.L390
	.byte	1,5,33,9
	.half	.L273-.L391
	.byte	3,3,1,5,16,9
	.half	.L16-.L273
	.byte	1,5,9,9
	.half	.L392-.L16
	.byte	3,1,1,5,29,9
	.half	.L393-.L392
	.byte	1,5,27,9
	.half	.L394-.L393
	.byte	1,5,13,9
	.half	.L395-.L394
	.byte	3,2,1,5,22,9
	.half	.L396-.L395
	.byte	1,5,29,9
	.half	.L397-.L396
	.byte	1,5,32,9
	.half	.L398-.L397
	.byte	1,5,38,9
	.half	.L399-.L398
	.byte	1,5,45,9
	.half	.L400-.L399
	.byte	1,5,36,9
	.half	.L401-.L400
	.byte	1,5,20,9
	.half	.L402-.L401
	.byte	1,5,34,9
	.half	.L403-.L402
	.byte	3,114,1,5,29,9
	.half	.L14-.L403
	.byte	1,5,31,9
	.half	.L404-.L14
	.byte	1,5,1,7,9
	.half	.L405-.L404
	.byte	3,16,1,7,9
	.half	.L88-.L405
	.byte	0,1,1
.L380:
	.sdecl	'.debug_ranges',debug,cluster('get_config')
	.sect	'.debug_ranges'
.L87:
	.word	-1,.L53,0,.L88-.L53,0,0
	.sdecl	'.debug_info',debug,cluster('get_version')
	.sect	'.debug_info'
.L89:
	.word	276
	.half	3
	.word	.L90
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Debug\\',0,12,1
	.word	.L92,.L91
	.byte	2
	.word	.L70
	.byte	3
	.byte	'get_version',0,1,183,1,8
	.word	.L157
	.byte	1,1,1
	.word	.L55,.L168,.L54
	.byte	4
	.byte	'uartn',0,1,183,1,31
	.word	.L153,.L169
	.byte	5
	.word	.L55,.L168
	.byte	6
	.byte	'temp',0,1,185,1,12
	.word	.L157,.L170
	.byte	6
	.byte	'send_buffer',0,1,186,1,12
	.word	.L160,.L171
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('get_version')
	.sect	'.debug_abbrev'
.L90:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('get_version')
	.sect	'.debug_line'
.L91:
	.word	.L407-.L406
.L406:
	.half	3
	.word	.L409-.L408
.L408:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0,0,0,0,0
.L409:
	.byte	5,8,7,0,5,2
	.word	.L55
	.byte	3,182,1,1,5,22,9
	.half	.L274-.L55
	.byte	3,4,1,5,20,9
	.half	.L410-.L274
	.byte	1,5,22,9
	.half	.L411-.L410
	.byte	3,1,1,5,20,9
	.half	.L412-.L411
	.byte	1,5,10,9
	.half	.L413-.L412
	.byte	3,1,1,5,26,9
	.half	.L276-.L413
	.byte	3,1,1,5,20,9
	.half	.L414-.L276
	.byte	1,9
	.half	.L415-.L414
	.byte	3,1,1,5,24,9
	.half	.L416-.L415
	.byte	3,2,1,5,36,9
	.half	.L417-.L416
	.byte	1,5,29,9
	.half	.L275-.L417
	.byte	3,3,1,5,12,9
	.half	.L18-.L275
	.byte	1,5,5,9
	.half	.L418-.L18
	.byte	3,1,1,5,25,9
	.half	.L419-.L418
	.byte	1,5,23,9
	.half	.L420-.L419
	.byte	1,5,22,9
	.half	.L421-.L420
	.byte	3,2,1,5,29,9
	.half	.L422-.L421
	.byte	1,5,32,9
	.half	.L423-.L422
	.byte	1,5,39,9
	.half	.L424-.L423
	.byte	1,5,46,9
	.half	.L425-.L424
	.byte	1,5,37,9
	.half	.L426-.L425
	.byte	1,5,5,9
	.half	.L427-.L426
	.byte	1,5,1,9
	.half	.L20-.L427
	.byte	3,1,1,7,9
	.half	.L93-.L20
	.byte	0,1,1
.L407:
	.sdecl	'.debug_ranges',debug,cluster('get_version')
	.sect	'.debug_ranges'
.L92:
	.word	-1,.L55,0,.L93-.L55,0,0
	.sdecl	'.debug_info',debug,cluster('set_exposure_time')
	.sect	'.debug_info'
.L94:
	.word	301
	.half	3
	.word	.L95
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Debug\\',0,12,1
	.word	.L97,.L96
	.byte	2
	.word	.L70
	.byte	3
	.byte	'set_exposure_time',0,1,210,1,8
	.word	.L157
	.byte	1,1,1
	.word	.L57,.L172,.L56
	.byte	4
	.byte	'uartn',0,1,210,1,37
	.word	.L153,.L173
	.byte	4
	.byte	'light',0,1,210,1,51
	.word	.L157,.L174
	.byte	5
	.word	.L57,.L172
	.byte	6
	.byte	'temp',0,1,212,1,9
	.word	.L157,.L175
	.byte	6
	.byte	'send_buffer',0,1,213,1,12
	.word	.L160,.L176
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('set_exposure_time')
	.sect	'.debug_abbrev'
.L95:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('set_exposure_time')
	.sect	'.debug_line'
.L96:
	.word	.L429-.L428
.L428:
	.half	3
	.word	.L431-.L430
.L430:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0,0,0,0,0
.L431:
	.byte	5,8,7,0,5,2
	.word	.L57
	.byte	3,209,1,1,5,22,9
	.half	.L277-.L57
	.byte	3,5,1,5,20,9
	.half	.L432-.L277
	.byte	1,5,22,9
	.half	.L433-.L432
	.byte	3,1,1,5,20,9
	.half	.L434-.L433
	.byte	1,5,26,9
	.half	.L435-.L434
	.byte	3,2,1,5,20,9
	.half	.L436-.L435
	.byte	1,9
	.half	.L437-.L436
	.byte	3,1,1,5,24,9
	.half	.L438-.L437
	.byte	3,2,1,5,36,9
	.half	.L439-.L438
	.byte	1,5,29,9
	.half	.L279-.L439
	.byte	3,3,1,5,12,9
	.half	.L21-.L279
	.byte	1,5,5,9
	.half	.L440-.L21
	.byte	3,1,1,5,25,9
	.half	.L441-.L440
	.byte	1,5,23,9
	.half	.L442-.L441
	.byte	1,5,12,9
	.half	.L443-.L442
	.byte	3,2,1,5,19,9
	.half	.L444-.L443
	.byte	1,5,22,9
	.half	.L445-.L444
	.byte	1,5,28,9
	.half	.L446-.L445
	.byte	1,5,35,9
	.half	.L447-.L446
	.byte	1,5,26,9
	.half	.L280-.L447
	.byte	1,5,5,9
	.half	.L448-.L280
	.byte	3,1,1,5,1,9
	.half	.L23-.L448
	.byte	3,2,1,7,9
	.half	.L98-.L23
	.byte	0,1,1
.L429:
	.sdecl	'.debug_ranges',debug,cluster('set_exposure_time')
	.sect	'.debug_ranges'
.L97:
	.word	-1,.L57,0,.L98-.L57,0,0
	.sdecl	'.debug_info',debug,cluster('mt9v03x_init')
	.sect	'.debug_info'
.L99:
	.word	637
	.half	3
	.word	.L100
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Debug\\',0,12,1
	.word	.L102,.L101
	.byte	2
	.word	.L70
	.byte	3
	.byte	'mt9v03x_init',0,1,152,2,6,1,1,1
	.word	.L61,.L177,.L60
	.byte	4
	.word	.L61,.L177
	.byte	5
	.byte	'i',0,1,154,2,8
	.word	.L178,.L179
	.byte	4
	.word	.L180,.L177
	.byte	5
	.byte	'interrupt_state',0,1,157,2,13
	.word	.L178,.L181
	.byte	6
	.word	.L182,.L180,.L29
	.byte	7
	.word	.L183,.L180,.L29
	.byte	6
	.word	.L184,.L180,.L28
	.byte	7
	.word	.L185,.L180,.L28
	.byte	5
	.byte	'enabled',0,2,149,5,13
	.word	.L178,.L186
	.byte	6
	.word	.L187,.L180,.L27
	.byte	7
	.word	.L188,.L180,.L27
	.byte	5
	.byte	'reg',0,2,141,5,17
	.word	.L189,.L190
	.byte	0,0,0,0,0,0,6
	.word	.L191,.L192,.L193
	.byte	7
	.word	.L194,.L192,.L193
	.byte	6
	.word	.L195,.L192,.L193
	.byte	8
	.word	.L196,.L192,.L193
	.byte	0,0,0,6
	.word	.L182,.L197,.L32
	.byte	7
	.word	.L183,.L197,.L32
	.byte	6
	.word	.L184,.L197,.L31
	.byte	7
	.word	.L185,.L197,.L31
	.byte	5
	.byte	'enabled',0,2,149,5,13
	.word	.L178,.L198
	.byte	6
	.word	.L187,.L197,.L30
	.byte	7
	.word	.L188,.L197,.L30
	.byte	5
	.byte	'reg',0,2,141,5,17
	.word	.L189,.L199
	.byte	0,0,0,0,0,0,6
	.word	.L200,.L201,.L35
	.byte	9
	.word	.L202,.L203
	.byte	7
	.word	.L204,.L201,.L35
	.byte	6
	.word	.L205,.L201,.L35
	.byte	9
	.word	.L206,.L207
	.byte	8
	.word	.L208,.L201,.L35
	.byte	0,0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('mt9v03x_init')
	.sect	'.debug_abbrev'
.L100:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,6,29,1
	.byte	49,16,17,1,18,1,0,0,7,11,1,49,16,17,1,18,1,0,0,8,11,0,49,16,17,1,18,1,0,0,9,5,0,49,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('mt9v03x_init')
	.sect	'.debug_line'
.L101:
	.word	.L450-.L449
.L449:
	.half	3
	.word	.L452-.L451
.L451:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0,0,0,0
	.byte	'IfxCpu.h',0,1,0,0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\Service\\CpuGeneric\\SysSe\\Bsp\\Bsp.h',0
	.byte	0,0,0,0
.L452:
	.byte	5,5,7,0,5,2
	.word	.L61
	.byte	3,154,2,1,5,19,9
	.half	.L453-.L61
	.byte	1,5,17,9
	.half	.L454-.L453
	.byte	1,4,2,5,19,9
	.half	.L180-.L454
	.byte	3,243,2,1,5,17,9
	.half	.L293-.L180
	.byte	3,1,1,5,21,9
	.half	.L294-.L293
	.byte	1,5,5,9
	.half	.L295-.L294
	.byte	1,5,14,9
	.half	.L27-.L295
	.byte	3,8,1,5,10,9
	.half	.L455-.L27
	.byte	3,1,1,5,5,9
	.half	.L456-.L455
	.byte	3,1,1,4,3,9
	.half	.L28-.L456
	.byte	3,213,123,1,4,1,5,16,9
	.half	.L29-.L28
	.byte	3,177,1,1,5,34,9
	.half	.L457-.L29
	.byte	1,5,40,9
	.half	.L458-.L457
	.byte	1,5,61,9
	.half	.L459-.L458
	.byte	1,4,2,5,13,9
	.half	.L192-.L459
	.byte	3,128,3,1,4,1,5,16,9
	.half	.L193-.L192
	.byte	3,133,125,1,5,34,9
	.half	.L460-.L193
	.byte	1,5,5,9
	.half	.L461-.L460
	.byte	3,2,1,5,25,9
	.half	.L462-.L461
	.byte	1,5,23,9
	.half	.L463-.L462
	.byte	1,5,16,9
	.half	.L464-.L463
	.byte	3,1,1,5,34,9
	.half	.L465-.L464
	.byte	1,5,16,9
	.half	.L466-.L465
	.byte	3,3,1,5,34,9
	.half	.L467-.L466
	.byte	1,4,2,5,19,9
	.half	.L197-.L467
	.byte	3,228,2,1,5,5,9
	.half	.L296-.L197
	.byte	3,1,1,5,14,9
	.half	.L30-.L296
	.byte	3,8,1,5,10,9
	.half	.L468-.L30
	.byte	3,1,1,5,5,9
	.half	.L469-.L468
	.byte	3,1,1,4,3,9
	.half	.L31-.L469
	.byte	3,213,123,1,4,1,5,7,9
	.half	.L32-.L31
	.byte	3,194,1,1,5,14,9
	.half	.L297-.L32
	.byte	1,5,45,9
	.half	.L34-.L297
	.byte	3,2,1,5,50,9
	.half	.L470-.L34
	.byte	1,5,53,9
	.half	.L471-.L470
	.byte	1,5,17,9
	.half	.L299-.L471
	.byte	3,126,1,5,14,9
	.half	.L33-.L299
	.byte	1,5,50,7,9
	.half	.L472-.L33
	.byte	3,5,1,5,5,9
	.half	.L473-.L472
	.byte	1,5,34,9
	.half	.L474-.L473
	.byte	1,5,86,9
	.half	.L475-.L474
	.byte	1,5,104,9
	.half	.L476-.L475
	.byte	1,5,122,9
	.half	.L477-.L476
	.byte	1,5,139,1,9
	.half	.L478-.L477
	.byte	1,5,19,9
	.half	.L479-.L478
	.byte	1,5,14,9
	.half	.L480-.L479
	.byte	3,2,1,5,33,9
	.half	.L481-.L480
	.byte	1,4,2,5,5,9
	.half	.L201-.L481
	.byte	3,243,4,1,5,17,7,9
	.half	.L482-.L201
	.byte	3,2,1,4,1,5,1,9
	.half	.L35-.L482
	.byte	3,141,123,1,7,9
	.half	.L103-.L35
	.byte	0,1,1
.L450:
	.sdecl	'.debug_ranges',debug,cluster('mt9v03x_init')
	.sect	'.debug_ranges'
.L102:
	.word	-1,.L61,0,.L103-.L61,0,0
	.sdecl	'.debug_info',debug,cluster('mt9v03x_vsync')
	.sect	'.debug_info'
.L104:
	.word	311
	.half	3
	.word	.L105
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Debug\\',0,12,1
	.word	.L107,.L106
	.byte	2
	.word	.L70
	.byte	3
	.byte	'mt9v03x_vsync',0,1,197,2,6,1,1,1
	.word	.L63,.L209,.L62
	.byte	4
	.word	.L63,.L209
	.byte	5
	.word	.L210,.L211,.L39
	.byte	6
	.word	.L212,.L211,.L39
	.byte	7
	.byte	'reg',0,2,135,6,21
	.word	.L213,.L214
	.byte	0,0,5
	.word	.L215,.L216,.L37
	.byte	8
	.word	.L217,.L218
	.byte	8
	.word	.L219,.L220
	.byte	8
	.word	.L221,.L222
	.byte	9
	.word	.L223,.L216,.L37
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('mt9v03x_vsync')
	.sect	'.debug_abbrev'
.L105:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,29,1,49,16,17,1,18,1,0,0,6,11,1,49,16,17,1,18,1
	.byte	0,0,7,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,8,5,0,49,16,2,6,0,0,9,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('mt9v03x_vsync')
	.sect	'.debug_line'
.L106:
	.word	.L484-.L483
.L483:
	.half	3
	.word	.L486-.L485
.L485:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Std',0,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0,0,0,0
	.byte	'IfxCpu.h',0,1,0,0
	.byte	'IfxDma.h',0,2,0,0,0
.L486:
	.byte	5,2,7,0,5,2
	.word	.L63
	.byte	3,198,2,1,9
	.half	.L487-.L63
	.byte	3,1,1,5,24,9
	.half	.L488-.L487
	.byte	1,5,22,9
	.half	.L489-.L488
	.byte	1,5,6,9
	.half	.L490-.L489
	.byte	3,1,1,5,11,9
	.half	.L491-.L490
	.byte	3,2,1,5,3,9
	.half	.L492-.L491
	.byte	1,5,4,7,9
	.half	.L493-.L492
	.byte	3,3,1,4,2,5,19,9
	.half	.L211-.L493
	.byte	3,186,3,1,5,28,9
	.half	.L300-.L211
	.byte	3,1,1,5,5,9
	.half	.L301-.L300
	.byte	1,4,1,5,4,9
	.half	.L39-.L301
	.byte	3,197,124,1,4,3,5,12,9
	.half	.L216-.L39
	.byte	3,230,9,1,5,31,9
	.half	.L494-.L216
	.byte	1,4,1,5,13,9
	.half	.L37-.L494
	.byte	3,156,118,1,5,1,9
	.half	.L36-.L37
	.byte	3,3,1,7,9
	.half	.L108-.L36
	.byte	0,1,1
.L484:
	.sdecl	'.debug_ranges',debug,cluster('mt9v03x_vsync')
	.sect	'.debug_ranges'
.L107:
	.word	-1,.L63,0,.L108-.L63,0,0
	.sdecl	'.debug_info',debug,cluster('mt9v03x_dma')
	.sect	'.debug_info'
.L109:
	.word	255
	.half	3
	.word	.L110
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Debug\\',0,12,1
	.word	.L112,.L111
	.byte	2
	.word	.L70
	.byte	3
	.byte	'mt9v03x_dma',0,1,221,2,6,1,1,1
	.word	.L65,.L224,.L64
	.byte	4
	.word	.L65,.L224
	.byte	5
	.word	.L225,.L226,.L227
	.byte	6
	.word	.L228,.L229
	.byte	6
	.word	.L230,.L231
	.byte	7
	.word	.L232,.L226,.L227
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('mt9v03x_dma')
	.sect	'.debug_abbrev'
.L110:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,29,1,49,16,17,1,18,1,0,0,6,5,0,49,16,2,6,0,0,7,11
	.byte	0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('mt9v03x_dma')
	.sect	'.debug_line'
.L111:
	.word	.L496-.L495
.L495:
	.half	3
	.word	.L498-.L497
.L497:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Std',0,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0,0,0,0
	.byte	'IfxDma.h',0,1,0,0,0
.L498:
	.byte	5,2,7,0,5,2
	.word	.L65
	.byte	3,222,2,1,4,2,5,12,9
	.half	.L226-.L65
	.byte	3,148,7,1,5,31,9
	.half	.L499-.L226
	.byte	1,5,37,9
	.half	.L500-.L499
	.byte	1,4,1,5,2,9
	.half	.L227-.L500
	.byte	3,237,120,1,5,21,9
	.half	.L501-.L227
	.byte	1,5,5,9
	.half	.L502-.L501
	.byte	3,2,1,5,28,9
	.half	.L503-.L502
	.byte	1,5,2,9
	.half	.L504-.L503
	.byte	1,5,3,7,9
	.half	.L505-.L504
	.byte	3,3,1,5,25,9
	.half	.L506-.L505
	.byte	1,5,23,9
	.half	.L507-.L506
	.byte	1,5,3,9
	.half	.L508-.L507
	.byte	3,1,1,5,25,9
	.half	.L509-.L508
	.byte	1,5,23,9
	.half	.L510-.L509
	.byte	1,5,12,9
	.half	.L511-.L510
	.byte	3,1,1,5,1,9
	.half	.L41-.L511
	.byte	3,2,1,7,9
	.half	.L113-.L41
	.byte	0,1,1
.L496:
	.sdecl	'.debug_ranges',debug,cluster('mt9v03x_dma')
	.sect	'.debug_ranges'
.L112:
	.word	-1,.L65,0,.L113-.L65,0,0
	.sdecl	'.debug_info',debug,cluster('seekfree_sendimg_03x')
	.sect	'.debug_info'
.L114:
	.word	295
	.half	3
	.word	.L115
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Debug\\',0,12,1
	.word	.L117,.L116
	.byte	2
	.word	.L70
	.byte	3
	.byte	'seekfree_sendimg_03x',0,1,247,2,6,1,1,1
	.word	.L67,.L233,.L66
	.byte	4
	.byte	'uartn',0,1,247,2,38
	.word	.L153,.L234
	.byte	4
	.byte	'image',0,1,247,2,52
	.word	.L235,.L236
	.byte	4
	.byte	'width',0,1,247,2,66
	.word	.L157,.L237
	.byte	4
	.byte	'height',0,1,247,2,80
	.word	.L157,.L238
	.byte	5
	.word	.L67,.L233
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('seekfree_sendimg_03x')
	.sect	'.debug_abbrev'
.L115:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('seekfree_sendimg_03x')
	.sect	'.debug_line'
.L116:
	.word	.L513-.L512
.L512:
	.half	3
	.word	.L515-.L514
.L514:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0,0,0,0,0
.L515:
	.byte	5,6,7,0,5,2
	.word	.L67
	.byte	3,246,2,1,5,21,9
	.half	.L516-.L67
	.byte	3,2,1,5,46,9
	.half	.L302-.L516
	.byte	1,5,71,9
	.half	.L307-.L302
	.byte	1,5,96,9
	.half	.L309-.L307
	.byte	1,5,37,9
	.half	.L311-.L309
	.byte	3,1,1,5,1,9
	.half	.L314-.L311
	.byte	3,1,1,7,9
	.half	.L118-.L314
	.byte	0,1,1
.L513:
	.sdecl	'.debug_ranges',debug,cluster('seekfree_sendimg_03x')
	.sect	'.debug_ranges'
.L117:
	.word	-1,.L67,0,.L118-.L67,0,0
	.sdecl	'.debug_info',debug,cluster('Image_Binary')
	.sect	'.debug_info'
.L119:
	.word	329
	.half	3
	.word	.L120
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Debug\\',0,12,1
	.word	.L122,.L121
	.byte	2
	.word	.L70
	.byte	3
	.byte	'Image_Binary',0,1,128,3,6,1,1,1
	.word	.L69,.L239,.L68
	.byte	4
	.byte	'Image',0,1,128,3,25
	.word	.L240,.L241
	.byte	4
	.byte	'Binary_Image',0,1,128,3,60
	.word	.L240,.L242
	.byte	4
	.byte	'GateValue',0,1,128,3,100
	.word	.L243,.L244
	.byte	5
	.word	.L69,.L239
	.byte	5
	.word	.L69,.L245
	.byte	6
	.byte	'i',0,1,130,3,13
	.word	.L243,.L246
	.byte	5
	.word	.L43,.L247
	.byte	6
	.byte	'j',0,1,132,3,15
	.word	.L243,.L248
	.byte	0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Image_Binary')
	.sect	'.debug_abbrev'
.L120:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Image_Binary')
	.sect	'.debug_line'
.L121:
	.word	.L518-.L517
.L517:
	.half	3
	.word	.L520-.L519
.L519:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0,0,0,0,0
.L520:
	.byte	5,15,7,0,5,2
	.word	.L69
	.byte	3,129,3,1,5,33,9
	.half	.L316-.L69
	.byte	1,5,17,9
	.half	.L43-.L316
	.byte	3,2,1,5,35,9
	.half	.L317-.L43
	.byte	1,5,17,9
	.half	.L45-.L317
	.byte	3,2,1,5,20,9
	.half	.L521-.L45
	.byte	1,5,9,9
	.half	.L522-.L521
	.byte	1,5,23,7,9
	.half	.L523-.L522
	.byte	3,2,1,5,26,9
	.half	.L524-.L523
	.byte	1,5,32,9
	.half	.L525-.L524
	.byte	1,5,30,9
	.half	.L526-.L525
	.byte	1,5,35,9
	.half	.L527-.L526
	.byte	1,5,23,9
	.half	.L46-.L527
	.byte	3,4,1,5,26,9
	.half	.L528-.L46
	.byte	1,5,32,9
	.half	.L529-.L528
	.byte	1,5,30,9
	.half	.L530-.L529
	.byte	1,5,38,9
	.half	.L47-.L530
	.byte	3,120,1,5,26,9
	.half	.L44-.L47
	.byte	1,5,35,9
	.half	.L531-.L44
	.byte	1,5,36,7,9
	.half	.L247-.L531
	.byte	3,126,1,5,24,9
	.half	.L42-.L247
	.byte	1,5,33,9
	.half	.L532-.L42
	.byte	1,5,1,7,9
	.half	.L245-.L532
	.byte	3,14,1,7,9
	.half	.L123-.L245
	.byte	0,1,1
.L518:
	.sdecl	'.debug_ranges',debug,cluster('Image_Binary')
	.sect	'.debug_ranges'
.L122:
	.word	-1,.L69,0,.L123-.L69,0,0
	.sdecl	'.debug_info',debug,cluster('set_mt9v03x_reg')
	.sect	'.debug_info'
.L124:
	.word	316
	.half	3
	.word	.L125
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Debug\\',0,12,1
	.word	.L127,.L126
	.byte	2
	.word	.L70
	.byte	3
	.byte	'set_mt9v03x_reg',0,1,242,1,8
	.word	.L157
	.byte	1,1,1
	.word	.L59,.L249,.L58
	.byte	4
	.byte	'uartn',0,1,242,1,35
	.word	.L153,.L250
	.byte	4
	.byte	'addr',0,1,242,1,48
	.word	.L178,.L251
	.byte	4
	.byte	'data',0,1,242,1,61
	.word	.L157,.L252
	.byte	5
	.word	.L59,.L249
	.byte	6
	.byte	'temp',0,1,244,1,9
	.word	.L157,.L253
	.byte	6
	.byte	'send_buffer',0,1,245,1,12
	.word	.L160,.L254
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('set_mt9v03x_reg')
	.sect	'.debug_abbrev'
.L125:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('set_mt9v03x_reg')
	.sect	'.debug_line'
.L126:
	.word	.L534-.L533
.L533:
	.half	3
	.word	.L536-.L535
.L535:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0,0,0,0,0
.L536:
	.byte	5,8,7,0,5,2
	.word	.L59
	.byte	3,241,1,1,5,22,9
	.half	.L537-.L59
	.byte	3,5,1,5,20,9
	.half	.L538-.L537
	.byte	1,5,22,9
	.half	.L539-.L538
	.byte	3,1,1,5,20,9
	.half	.L540-.L539
	.byte	1,5,26,9
	.half	.L541-.L540
	.byte	3,2,1,5,20,9
	.half	.L542-.L541
	.byte	1,9
	.half	.L543-.L542
	.byte	3,1,1,5,24,9
	.half	.L544-.L543
	.byte	3,2,1,5,36,9
	.half	.L545-.L544
	.byte	1,5,5,9
	.half	.L283-.L545
	.byte	3,1,1,5,22,9
	.half	.L546-.L283
	.byte	3,2,1,5,20,9
	.half	.L547-.L546
	.byte	1,5,22,9
	.half	.L548-.L547
	.byte	3,1,1,5,20,9
	.half	.L549-.L548
	.byte	1,5,26,9
	.half	.L285-.L549
	.byte	3,2,1,5,20,9
	.half	.L286-.L285
	.byte	1,9
	.half	.L287-.L286
	.byte	3,1,1,5,24,9
	.half	.L288-.L287
	.byte	3,2,1,5,36,9
	.half	.L550-.L288
	.byte	1,5,29,9
	.half	.L291-.L550
	.byte	3,3,1,5,12,9
	.half	.L24-.L291
	.byte	1,5,5,9
	.half	.L551-.L24
	.byte	3,1,1,5,25,9
	.half	.L552-.L551
	.byte	1,5,23,9
	.half	.L553-.L552
	.byte	1,5,12,9
	.half	.L554-.L553
	.byte	3,2,1,5,19,9
	.half	.L555-.L554
	.byte	1,5,22,9
	.half	.L556-.L555
	.byte	1,5,28,9
	.half	.L557-.L556
	.byte	1,5,35,9
	.half	.L558-.L557
	.byte	1,5,26,9
	.half	.L292-.L558
	.byte	1,5,5,9
	.half	.L559-.L292
	.byte	3,1,1,5,1,9
	.half	.L26-.L559
	.byte	3,2,1,7,9
	.half	.L128-.L26
	.byte	0,1,1
.L534:
	.sdecl	'.debug_ranges',debug,cluster('set_mt9v03x_reg')
	.sect	'.debug_ranges'
.L127:
	.word	-1,.L59,0,.L128-.L59,0,0
	.sdecl	'.debug_info',debug,cluster('receive')
	.sect	'.debug_info'
.L129:
	.word	182
	.half	3
	.word	.L130
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Debug\\',0,12,1,2
	.word	.L70
	.byte	3
	.byte	'receive',0,30,47,9
	.word	.L255
	.byte	1,5,3
	.word	receive
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('receive')
	.sect	'.debug_abbrev'
.L130:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('receive_num')
	.sect	'.debug_info'
.L131:
	.word	186
	.half	3
	.word	.L132
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Debug\\',0,12,1,2
	.word	.L70
	.byte	3
	.byte	'receive_num',0,30,48,9
	.word	.L178
	.byte	1,5,3
	.word	receive_num
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('receive_num')
	.sect	'.debug_abbrev'
.L132:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('uart_receive_flag')
	.sect	'.debug_info'
.L133:
	.word	192
	.half	3
	.word	.L134
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Debug\\',0,12,1,2
	.word	.L70
	.byte	3
	.byte	'uart_receive_flag',0,30,49,9
	.word	.L256
	.byte	1,5,3
	.word	uart_receive_flag
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('uart_receive_flag')
	.sect	'.debug_abbrev'
.L134:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('mt9v03x_finish_flag')
	.sect	'.debug_info'
.L135:
	.word	195
	.half	3
	.word	.L136
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Debug\\',0,12,1,2
	.word	.L70
	.byte	3
	.byte	'mt9v03x_finish_flag',0,30,188,2,9
	.word	.L178
	.byte	1,5,3
	.word	mt9v03x_finish_flag
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('mt9v03x_finish_flag')
	.sect	'.debug_abbrev'
.L136:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('mt9v03x_image')
	.sect	'.debug_info'
.L137:
	.word	188
	.half	3
	.word	.L138
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Debug\\',0,12,1,2
	.word	.L70
	.byte	3
	.byte	'mt9v03x_image',0,30,45,20
	.word	.L257
	.byte	1,5,3
	.word	mt9v03x_image
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('mt9v03x_image')
	.sect	'.debug_abbrev'
.L138:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('BinaryImage')
	.sect	'.debug_info'
.L139:
	.word	187
	.half	3
	.word	.L140
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Debug\\',0,12,1,2
	.word	.L70
	.byte	3
	.byte	'BinaryImage',0,30,254,2,7
	.word	.L257
	.byte	1,5,3
	.word	BinaryImage
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('BinaryImage')
	.sect	'.debug_abbrev'
.L140:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('threshold')
	.sect	'.debug_info'
.L141:
	.word	185
	.half	3
	.word	.L142
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Debug\\',0,12,1,2
	.word	.L70
	.byte	3
	.byte	'threshold',0,30,255,2,7
	.word	.L178
	.byte	1,5,3
	.word	threshold
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('threshold')
	.sect	'.debug_abbrev'
.L142:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('link_list_num')
	.sect	'.debug_info'
.L143:
	.word	188
	.half	3
	.word	.L144
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Debug\\',0,12,1,2
	.word	.L70
	.byte	3
	.byte	'link_list_num',0,30,51,9
	.word	.L178
	.byte	1,5,3
	.word	link_list_num
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('link_list_num')
	.sect	'.debug_abbrev'
.L144:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('MT9V03X_CFG')
	.sect	'.debug_info'
.L145:
	.word	186
	.half	3
	.word	.L146
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Debug\\',0,12,1,2
	.word	.L70
	.byte	3
	.byte	'MT9V03X_CFG',0,30,54,7
	.word	.L258
	.byte	1,5,3
	.word	MT9V03X_CFG
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('MT9V03X_CFG')
	.sect	'.debug_abbrev'
.L146:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('GET_CFG')
	.sect	'.debug_info'
.L147:
	.word	182
	.half	3
	.word	.L148
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Debug\\',0,12,1,2
	.word	.L70
	.byte	3
	.byte	'GET_CFG',0,30,71,7
	.word	.L259
	.byte	1,5,3
	.word	GET_CFG
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('GET_CFG')
	.sect	'.debug_abbrev'
.L148:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('mt9v03x_dma_int_num')
	.sect	'.debug_info'
.L149:
	.word	195
	.half	3
	.word	.L150
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_peripheral\\SEEKFREE_MT9V03X.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\test\\example\\MT9V03x_1.8TFT_Mono_Demo\\Debug\\',0,12,1,2
	.word	.L70
	.byte	3
	.byte	'mt9v03x_dma_int_num',0,30,189,2,7
	.word	.L178
	.byte	1,5,3
	.word	mt9v03x_dma_int_num
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('mt9v03x_dma_int_num')
	.sect	'.debug_abbrev'
.L150:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_loc',debug,cluster('Image_Binary')
	.sect	'.debug_loc'
.L242:
	.word	-1,.L69,0,.L239-.L69
	.half	1
	.byte	101
	.word	0,0
.L244:
	.word	-1,.L69,0,.L239-.L69
	.half	1
	.byte	84
	.word	0,0
.L241:
	.word	-1,.L69,0,.L239-.L69
	.half	1
	.byte	100
	.word	0,0
.L68:
	.word	-1,.L69,0,.L239-.L69
	.half	2
	.byte	138,0
	.word	0,0
.L246:
	.word	-1,.L69,.L316-.L69,.L239-.L69
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L248:
	.word	-1,.L69,.L317-.L69,.L42-.L69
	.half	1
	.byte	81
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('get_config')
	.sect	'.debug_loc'
.L164:
	.word	-1,.L53,0,.L15-.L53
	.half	1
	.byte	100
	.word	.L269-.L53,.L162-.L53
	.half	1
	.byte	108
	.word	0,0
.L52:
	.word	-1,.L53,0,.L267-.L53
	.half	2
	.byte	138,0
	.word	.L267-.L53,.L162-.L53
	.half	2
	.byte	138,8
	.word	.L162-.L53,.L162-.L53
	.half	2
	.byte	138,0
	.word	0,0
.L166:
	.word	-1,.L53,.L270-.L53,.L162-.L53
	.half	1
	.byte	89
	.word	0,0
.L167:
	.word	-1,.L53,0,.L162-.L53
	.half	2
	.byte	145,120
	.word	0,0
.L165:
	.word	-1,.L53,.L271-.L53,.L16-.L53
	.half	1
	.byte	95
	.word	0,0
.L163:
	.word	-1,.L53,0,.L15-.L53
	.half	1
	.byte	84
	.word	.L268-.L53,.L162-.L53
	.half	1
	.byte	88
	.word	.L272-.L53,.L273-.L53
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('get_version')
	.sect	'.debug_loc'
.L54:
	.word	-1,.L55,0,.L274-.L55
	.half	2
	.byte	138,0
	.word	.L274-.L55,.L168-.L55
	.half	2
	.byte	138,8
	.word	.L168-.L55,.L168-.L55
	.half	2
	.byte	138,0
	.word	0,0
.L171:
	.word	-1,.L55,0,.L168-.L55
	.half	2
	.byte	145,120
	.word	0,0
.L170:
	.word	-1,.L55,.L276-.L55,.L18-.L55
	.half	1
	.byte	95
	.word	0,0
.L169:
	.word	-1,.L55,0,.L275-.L55
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('mt9v03x_dma')
	.sect	'.debug_loc'
.L231:
	.word	0,0
.L229:
	.word	0,0
.L64:
	.word	-1,.L65,0,.L224-.L65
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('mt9v03x_init')
	.sect	'.debug_loc'
.L203:
	.word	0,0
.L186:
	.word	0,0
.L198:
	.word	0,0
.L207:
	.word	0,0
.L179:
	.word	-1,.L61,.L297-.L61,.L177-.L61
	.half	1
	.byte	88
	.word	.L298-.L61,.L299-.L61
	.half	1
	.byte	84
	.word	0,0
.L181:
	.word	-1,.L61,.L295-.L61,.L177-.L61
	.half	1
	.byte	95
	.word	0,0
.L60:
	.word	-1,.L61,0,.L177-.L61
	.half	2
	.byte	138,0
	.word	0,0
.L190:
	.word	-1,.L61,.L293-.L61,.L294-.L61
	.half	1
	.byte	95
	.word	0,0
.L199:
	.word	-1,.L61,.L296-.L61,.L34-.L61
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('mt9v03x_uart_callback')
	.sect	'.debug_loc'
.L48:
	.word	-1,.L49,0,.L151-.L49
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('mt9v03x_vsync')
	.sect	'.debug_loc'
.L222:
	.word	0,0
.L220:
	.word	0,0
.L218:
	.word	0,0
.L62:
	.word	-1,.L63,0,.L209-.L63
	.half	2
	.byte	138,0
	.word	0,0
.L214:
	.word	-1,.L63,.L300-.L63,.L301-.L63
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('seekfree_sendimg_03x')
	.sect	'.debug_loc'
.L238:
	.word	-1,.L67,0,.L302-.L67
	.half	1
	.byte	86
	.word	.L311-.L67,.L312-.L67
	.half	1
	.byte	89
	.word	0,0
.L236:
	.word	-1,.L67,0,.L302-.L67
	.half	1
	.byte	100
	.word	.L305-.L67,.L233-.L67
	.half	1
	.byte	111
	.word	.L315-.L67,.L314-.L67
	.half	1
	.byte	100
	.word	0,0
.L66:
	.word	-1,.L67,0,.L233-.L67
	.half	2
	.byte	138,0
	.word	0,0
.L234:
	.word	-1,.L67,0,.L302-.L67
	.half	1
	.byte	84
	.word	.L304-.L67,.L233-.L67
	.half	1
	.byte	95
	.word	.L306-.L67,.L307-.L67
	.half	1
	.byte	84
	.word	.L308-.L67,.L309-.L67
	.half	1
	.byte	84
	.word	.L310-.L67,.L311-.L67
	.half	1
	.byte	84
	.word	.L313-.L67,.L314-.L67
	.half	1
	.byte	84
	.word	0,0
.L237:
	.word	-1,.L67,0,.L303-.L67
	.half	1
	.byte	85
	.word	.L311-.L67,.L312-.L67
	.half	1
	.byte	88
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('set_config')
	.sect	'.debug_loc'
.L156:
	.word	-1,.L51,0,.L8-.L51
	.half	1
	.byte	100
	.word	.L262-.L51,.L152-.L51
	.half	1
	.byte	108
	.word	0,0
.L159:
	.word	-1,.L51,.L263-.L51,.L152-.L51
	.half	1
	.byte	89
	.word	0,0
.L161:
	.word	-1,.L51,0,.L152-.L51
	.half	2
	.byte	145,120
	.word	0,0
.L50:
	.word	-1,.L51,0,.L260-.L51
	.half	2
	.byte	138,0
	.word	.L260-.L51,.L152-.L51
	.half	2
	.byte	138,8
	.word	.L152-.L51,.L152-.L51
	.half	2
	.byte	138,0
	.word	0,0
.L158:
	.word	-1,.L51,.L264-.L51,.L7-.L51
	.half	1
	.byte	95
	.word	0,0
.L154:
	.word	-1,.L51,0,.L8-.L51
	.half	1
	.byte	84
	.word	.L261-.L51,.L152-.L51
	.half	1
	.byte	88
	.word	.L265-.L51,.L266-.L51
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('set_exposure_time')
	.sect	'.debug_loc'
.L174:
	.word	-1,.L57,0,.L278-.L57
	.half	1
	.byte	85
	.word	0,0
.L176:
	.word	-1,.L57,0,.L172-.L57
	.half	2
	.byte	145,120
	.word	0,0
.L56:
	.word	-1,.L57,0,.L277-.L57
	.half	2
	.byte	138,0
	.word	.L277-.L57,.L172-.L57
	.half	2
	.byte	138,8
	.word	.L172-.L57,.L172-.L57
	.half	2
	.byte	138,0
	.word	0,0
.L175:
	.word	-1,.L57,.L280-.L57,.L172-.L57
	.half	1
	.byte	82
	.word	0,0
.L173:
	.word	-1,.L57,0,.L279-.L57
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('set_mt9v03x_reg')
	.sect	'.debug_loc'
.L251:
	.word	-1,.L59,0,.L282-.L59
	.half	1
	.byte	85
	.word	0,0
.L252:
	.word	-1,.L59,0,.L283-.L59
	.half	1
	.byte	86
	.word	.L285-.L59,.L286-.L59
	.half	1
	.byte	89
	.word	.L287-.L59,.L288-.L59
	.half	1
	.byte	89
	.word	0,0
.L254:
	.word	-1,.L59,0,.L249-.L59
	.half	2
	.byte	145,120
	.word	0,0
.L58:
	.word	-1,.L59,0,.L281-.L59
	.half	2
	.byte	138,0
	.word	.L281-.L59,.L249-.L59
	.half	2
	.byte	138,8
	.word	.L249-.L59,.L249-.L59
	.half	2
	.byte	138,0
	.word	0,0
.L253:
	.word	-1,.L59,.L292-.L59,.L249-.L59
	.half	1
	.byte	82
	.word	0,0
.L250:
	.word	-1,.L59,0,.L283-.L59
	.half	1
	.byte	84
	.word	.L282-.L59,.L284-.L59
	.half	1
	.byte	88
	.word	.L289-.L59,.L290-.L59
	.half	1
	.byte	88
	.word	.L290-.L59,.L291-.L59
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L560:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,27,8,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('mt9v03x_uart_callback')
	.sect	'.debug_frame'
	.word	12
	.word	.L560,.L49,.L151-.L49
	.sdecl	'.debug_frame',debug,cluster('set_config')
	.sect	'.debug_frame'
	.word	36
	.word	.L560,.L51,.L152-.L51
	.byte	4
	.word	(.L260-.L51)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L152-.L260)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('get_config')
	.sect	'.debug_frame'
	.word	36
	.word	.L560,.L53,.L162-.L53
	.byte	4
	.word	(.L267-.L53)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L162-.L267)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('get_version')
	.sect	'.debug_frame'
	.word	36
	.word	.L560,.L55,.L168-.L55
	.byte	4
	.word	(.L274-.L55)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L168-.L274)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('set_exposure_time')
	.sect	'.debug_frame'
	.word	36
	.word	.L560,.L57,.L172-.L57
	.byte	4
	.word	(.L277-.L57)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L172-.L277)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('set_mt9v03x_reg')
	.sect	'.debug_frame'
	.word	36
	.word	.L560,.L59,.L249-.L59
	.byte	4
	.word	(.L281-.L59)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L249-.L281)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('mt9v03x_init')
	.sect	'.debug_frame'
	.word	12
	.word	.L560,.L61,.L177-.L61
	.sdecl	'.debug_frame',debug,cluster('mt9v03x_vsync')
	.sect	'.debug_frame'
	.word	12
	.word	.L560,.L63,.L209-.L63
	.sdecl	'.debug_frame',debug,cluster('mt9v03x_dma')
	.sect	'.debug_frame'
	.word	12
	.word	.L560,.L65,.L224-.L65
	.sdecl	'.debug_frame',debug,cluster('seekfree_sendimg_03x')
	.sect	'.debug_frame'
	.word	12
	.word	.L560,.L67,.L233-.L67
	.sdecl	'.debug_frame',debug,cluster('Image_Binary')
	.sect	'.debug_frame'
	.word	20
	.word	.L560,.L69,.L239-.L69
	.byte	8,18,8,19,8,22,8,23

; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   401  uint8 threshold;
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   402  void Image_Binary(uint8 Image[MT9V03X_H][MT9V03X_W], uint8 Binary_Image[MT9V03X_H][MT9V03X_W], int GateValue)
; ..\Libraries\seekfree_peripheral\SEEKFREE_MT9V03X.c	   403  {
	; Module end
