bank:
- address: '0xfd800000'
  name: SMMU_GPV
description: SMMU-500 GPV
register:
- default: '0x00200001'
  description: Provides top-level control of the SMMU.
  field:
  - bits: '29:28'
    name: NSCFG
    type: rw
  - bits: '27:26'
    name: WACFG
    type: rw
  - bits: '25:24'
    name: RACFG
    type: rw
  - bits: '23:22'
    name: SHCFG
    type: rw
  - bits: '21'
    name: SMCFCFG
    type: ro
  - bits: '20'
    name: MTCFG
    type: rw
  - bits: '19:16'
    name: MEMATTR
    type: rw
  - bits: '15:14'
    name: BSU
    type: rw
  - bits: '13'
    name: FB
    type: rw
  - bits: '12'
    name: PTM
    type: rw
  - bits: '10'
    name: USFCFG
    type: rw
  - bits: '9'
    name: GSE
    type: ro
  - bits: '8'
    name: STALLD
    type: ro
  - bits: '7:6'
    name: TRANSIENTCFG
    type: rw
  - bits: '5'
    name: GCFGFIE
    type: ro
  - bits: '4'
    name: GCFGFRE
    type: ro
  - bits: '2'
    name: GFIE
    type: rw
  - bits: '1'
    name: GFRE
    type: rw
  - bits: '0'
    name: CLIENTPD
    type: rw
  name: SMMU_SCR0
  offset: '0x00000000'
  type: mixed
  width: 32
- default: '0x02013010'
  description: Provides top-level Secure control of the SMMU.
  field:
  - bits: '28'
    name: NSCAFRO
    type: ro
  - bits: '27'
    name: SPMEN
    type: rw
  - bits: '26'
    name: SIF
    type: rw
  - bits: '25'
    name: GEFRO
    type: rw
  - bits: '24'
    name: GASRAE
    type: rw
  - bits: '23:16'
    name: NSNUMIRPTO
    type: ro
  - bits: '13:8'
    name: NSNUMSMRGO
    type: rw
  - bits: '4:0'
    name: NSNUMCBO
    type: rw
  name: SMMU_SCR1
  offset: '0x00000004'
  type: mixed
  width: 32
- default: '0x04000004'
  description: Provides IMPLEMENTATION DEFINED functionality.
  field:
  - bits: '27'
    name: NORMALIZE
    type: rw
  - bits: '26'
    name: CACHE_LOCK
    type: rw
  - bits: '16'
    name: PAGESIZE
    type: rw
  - bits: '10'
    name: S2CRB_TLBEN
    type: rw
  - bits: '9'
    name: MMUDISB_TLBEN
    type: rw
  - bits: '8'
    name: SMTNMB_TLBEN
    type: rw
  - bits: '2'
    name: S1WC2EN
    type: rw
  name: SMMU_SACR
  offset: '0x00000010'
  type: rw
  width: 32
- default: '0xFC013E30'
  description: Provides SMMU capability information.
  field:
  - bits: '31'
    name: SES
    type: ro
  - bits: '30'
    name: S1TS
    type: ro
  - bits: '29'
    name: S2TS
    type: ro
  - bits: '28'
    name: NTS
    type: ro
  - bits: '27'
    name: SMS
    type: ro
  - bits: '26'
    name: ATOSNS
    type: ro
  - bits: '25:24'
    name: PTFS
    type: ro
  - bits: '23:16'
    name: NUMIRPT
    type: ro
  - bits: '14'
    name: CTTW
    type: ro
  - bits: '13'
    name: BTM
    type: ro
  - bits: '12:9'
    name: NUMSIDB
    type: ro
  - bits: '7:0'
    name: NUMSMRG
    type: ro
  name: SMMU_SIDR0
  offset: '0x00000020'
  type: ro
  width: 32
- default: '0x30000F10'
  description: Provides SMMU capability information.
  field:
  - bits: '31'
    name: PAGESIZE
    type: ro
  - bits: '30:28'
    name: NUMPAGENDXB
    type: ro
  - bits: '23:16'
    name: NUMS2CB
    type: ro
  - bits: '15'
    name: SMCD
    type: ro
  - bits: '12'
    name: SSDTP
    type: ro
  - bits: '11:8'
    name: NUMSSDNDXB
    type: ro
  - bits: '7:0'
    name: NUMCB
    type: ro
  name: SMMU_SIDR1
  offset: '0x00000024'
  type: ro
  width: 32
- default: '0x00005555'
  description: Provides SMMU capability information.
  field:
  - bits: '14'
    name: PTFSV8_64KB
    type: ro
  - bits: '13'
    name: PTFSV8_16KB
    type: ro
  - bits: '12'
    name: TFSV8_4KB
    type: ro
  - bits: '11:8'
    name: UBS
    type: ro
  - bits: '7:4'
    name: OAS
    type: ro
  - bits: '3:0'
    name: IAS
    type: ro
  name: SMMU_SIDR2
  offset: '0x00000028'
  type: ro
  width: 32
- default: '0x00000021'
  description: Provides SMMU capability information.
  field:
  - bits: '7:4'
    name: MAJOR
    type: ro
  - bits: '3:0'
    name: MINOR
    type: ro
  name: SMMU_SIDR7
  offset: '0x0000003C'
  type: ro
  width: 32
- default: '0x00000000'
  description: Contains the input address of an erroneous request reported by SMMU_sGFSR.
  field:
  - bits: '31:0'
    name: FADDR
    type: rw
  name: SMMU_SGFAR_LOW
  offset: '0x00000040'
  type: rw
  width: 32
- default: '0x00000000'
  description: Contains the input address of an erroneous request reported by SMMU_sGFSR.
  field:
  - bits: '16:0'
    name: FADDR
    type: rw
  name: SMMU_SGFAR_HIGH
  offset: '0x00000044'
  type: rw
  width: 32
- default: '0x00000000'
  description: Gives the fault status for each of the following possible faults.
  field:
  - bits: '31'
    name: MULTI
    type: wo
  - bits: '8'
    name: UUT
    type: wo
  - bits: '7'
    name: PF
    type: wo
  - bits: '6'
    name: EF
    type: wo
  - bits: '5'
    name: CAF
    type: wo
  - bits: '4'
    name: UCIF
    type: wo
  - bits: '3'
    name: UCBF
    type: wo
  - bits: '2'
    name: SMCF
    type: wo
  - bits: '1'
    name: USF
    type: wo
  - bits: '0'
    name: ICF
    type: wo
  name: SMMU_SGFSR
  offset: '0x00000048'
  type: wo
  width: 32
- default: '0x00000000'
  description: Restores the state of SMMU_sGFSR, after a reset, for example.
  field:
  - bits: '31'
    name: MULTI
    type: wo
  - bits: '8'
    name: UUT
    type: wo
  - bits: '7'
    name: PF
    type: wo
  - bits: '6'
    name: EF
    type: wo
  - bits: '5'
    name: CAF
    type: wo
  - bits: '4'
    name: UCIF
    type: wo
  - bits: '3'
    name: UCBF
    type: wo
  - bits: '2'
    name: SMCF
    type: wo
  - bits: '1'
    name: USF
    type: wo
  - bits: '0'
    name: ICF
    type: wo
  name: SMMU_SGFSRRESTORE
  offset: '0x0000004C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Contains fault syndrome information relating to SMMU_sGFSR.
  field:
  - bits: '6'
    name: ATS
    type: ro
  - bits: '5'
    name: NSATTR
    type: rw
  - bits: '4'
    name: NSSTATE
    type: rw
  - bits: '3'
    name: IND
    type: rw
  - bits: '2'
    name: PNU
    type: rw
  - bits: '1'
    name: WNR
    type: rw
  name: SMMU_SGFSYNR0
  offset: '0x00000050'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Contains fault syndrome information relating to SMMU_sGFSR.
  field:
  - bits: '30:16'
    name: SSD_INDEX
    type: rw
  - bits: '14:0'
    name: STREAMID
    type: rw
  name: SMMU_SGFSYNR1
  offset: '0x00000054'
  type: rw
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked Secure entries in the TLB.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_STLBIALL
  offset: '0x00000060'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all Non-secure non-Hyp TLB entries having the specified
    VMID.
  field:
  - bits: '7:0'
    name: VMID
    type: wo
  name: SMMU_TLBIVMID
  offset: '0x00000064'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all Non-secure non-Hyp tagged entries in the TLB.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_TLBIALLNSNH
  offset: '0x00000068'
  type: wo
  width: 32
- default: '0x00000000'
  description: Starts a global synchronization operation that ensures the completion
    of any previously accepted TLB Invalidate operation. As a minimum, the operation
    applies to the specified security state, and includes all TLB Invalidate operations
    initiated in context banks associated with that security state.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_STLBGSYNC
  offset: '0x00000070'
  type: wo
  width: 32
- default: '0x00000000'
  description: Gives the status of a TLB maintenance operation.
  field:
  - bits: '0'
    name: GSACTIVE
    type: ro
  name: SMMU_STLBGSTATUS
  offset: '0x00000074'
  type: ro
  width: 32
- default: '0x00000000'
  description: Address of TLB entry in a specific TBU.
  field:
  - bits: '26:24'
    name: TBU_ID
    type: rw
  - bits: '15:4'
    name: TLB_POINTER
    type: rw
  - bits: '3:0'
    name: TLB_ENTRY_POINTER
    type: rw
  name: SMMU_DBGRPTRTBU
  offset: '0x00000080'
  type: rw
  width: 32
- default: '0x00000000'
  description: TLB entry data addressed by TBU debug read pointer.
  field:
  - bits: '31:0'
    name: BITS
    type: ro
  name: SMMU_DBGRDATATBU
  offset: '0x00000084'
  type: ro
  width: 32
- default: '0x00000000'
  description: Address of an entry from a specific cache in TCU.
  field:
  - bits: '27:26'
    name: DATASRC
    type: rw
  - bits: '25:24'
    name: WAY_RAM
    type: rw
  - bits: '12:4'
    name: TLB_POINTER
    type: rw
  - bits: '3:0'
    name: TLB_ENTRY_POINTER
    type: rw
  name: SMMU_DBGRPTRTCU
  offset: '0x00000088'
  type: rw
  width: 32
- default: '0x00000000'
  description: Cache entry data addressed by TCU debug read pointer.
  field:
  - bits: '31:0'
    name: BITS
    type: ro
  name: SMMU_DBGRDATATCU
  offset: '0x0000008C'
  type: ro
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked entries associated with MONC banks, that match
    the specified virtual address.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_STLBIVALM_LOW
  offset: '0x000000A0'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked entries associated with MONC banks, that match
    the specified virtual address.
  field:
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_STLBIVALM_HIGH
  offset: '0x000000A4'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked entries associated with MONC banks, that match
    the specified virtual address.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_STLBIVAM_LOW
  offset: '0x000000A8'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked entries associated with MONC banks, that match
    the specified virtual address.
  field:
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_STLBIVAM_HIGH
  offset: '0x000000AC'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked entries associated with MONC banks in the
    TLB.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_STLBIALLM
  offset: '0x000000BC'
  type: wo
  width: 32
- default: '0x00200001'
  description: Provides top-level control of the SMMU.
  field:
  - bits: '27:26'
    name: WACFG
    type: rw
  - bits: '25:24'
    name: RACFG
    type: rw
  - bits: '23:22'
    name: SHCFG
    type: rw
  - bits: '21'
    name: SMCFCFG
    type: ro
  - bits: '20'
    name: MTCFG
    type: rw
  - bits: '19:16'
    name: MEMATTR
    type: rw
  - bits: '15:14'
    name: BSU
    type: rw
  - bits: '13'
    name: FB
    type: rw
  - bits: '12'
    name: PTM
    type: rw
  - bits: '11'
    name: VMIDPNE
    type: rw
  - bits: '10'
    name: USFCFG
    type: rw
  - bits: '9'
    name: GSE
    type: ro
  - bits: '8'
    name: STALLD
    type: ro
  - bits: '7:6'
    name: TRANSIENTCFG
    type: rw
  - bits: '5'
    name: GCFGFIE
    type: ro
  - bits: '4'
    name: GCFGFRE
    type: ro
  - bits: '2'
    name: GFIE
    type: rw
  - bits: '1'
    name: GFRE
    type: rw
  - bits: '0'
    name: CLIENTPD
    type: rw
  name: SMMU_NSCR0
  offset: '0x00000400'
  type: mixed
  width: 32
- default: '0x0400001C'
  description: Provides IMPLEMENTATION DEFINED functionality.
  field:
  - bits: '26'
    name: CACHE_LOCK
    type: rw
  - bits: '25'
    name: DP4K_TBUDISB
    type: rw
  - bits: '24'
    name: DP4K_TCUDISB
    type: rw
  - bits: '10'
    name: S2CRB_TLBEN
    type: rw
  - bits: '9'
    name: MMUDISB_TLBEN
    type: rw
  - bits: '8'
    name: SMTNMB_TLBEN
    type: rw
  - bits: '4'
    name: IPA2PA_CEN
    type: rw
  - bits: '3'
    name: S2WC2EN
    type: rw
  - bits: '2'
    name: S1WC2EN
    type: rw
  name: SMMU_NSACR
  offset: '0x00000410'
  type: rw
  width: 32
- default: '0x00000000'
  description: Contains the input address of an erroneous request reported by SMMU_GFSR.
  field:
  - bits: '31:0'
    name: FADDR
    type: rw
  name: SMMU_NSGFAR_LOW
  offset: '0x00000440'
  type: rw
  width: 32
- default: '0x00000000'
  description: Contains the input address of an erroneous request reported by SMMU_GFSR.
  field:
  - bits: '16:0'
    name: FADDR
    type: rw
  name: SMMU_NSGFAR_HIGH
  offset: '0x00000444'
  type: rw
  width: 32
- default: '0x00000000'
  description: Gives the fault status for each of the following possible faults.
  field:
  - bits: '31'
    name: MULTI
    type: wo
  - bits: '8'
    name: UUT
    type: wo
  - bits: '6'
    name: EF
    type: wo
  - bits: '5'
    name: CAF
    type: wo
  - bits: '4'
    name: UCIF
    type: wo
  - bits: '3'
    name: UCBF
    type: wo
  - bits: '2'
    name: SMCF
    type: wo
  - bits: '1'
    name: USF
    type: wo
  - bits: '0'
    name: ICF
    type: wo
  name: SMMU_NSGFSR
  offset: '0x00000448'
  type: wo
  width: 32
- default: '0x00000000'
  description: Restores the state of SMMU_GFSR, after a reset, for example.
  field:
  - bits: '31'
    name: MULTI
    type: wo
  - bits: '8'
    name: UUT
    type: wo
  - bits: '6'
    name: EF
    type: wo
  - bits: '5'
    name: CAF
    type: wo
  - bits: '4'
    name: UCIF
    type: wo
  - bits: '3'
    name: UCBF
    type: wo
  - bits: '2'
    name: SMCF
    type: wo
  - bits: '1'
    name: USF
    type: wo
  - bits: '0'
    name: ICF
    type: wo
  name: SMMU_NSGFSRRESTORE
  offset: '0x0000044C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Contains fault syndrome information relating to SMMU_GFSR.
  field:
  - bits: '6'
    name: ATS
    type: ro
  - bits: '3'
    name: IND
    type: rw
  - bits: '2'
    name: PNU
    type: rw
  - bits: '1'
    name: WNR
    type: rw
  - bits: '0'
    name: NESTED
    type: rw
  name: SMMU_NSGFSYNR0
  offset: '0x00000450'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Contains fault syndrome information relating to SMMU_GFSR.
  field:
  - bits: '30:16'
    name: SSD_INDEX
    type: ro
  - bits: '14:0'
    name: STREAMID
    type: rw
  name: SMMU_NSGFSYNDR1
  offset: '0x00000454'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Starts a global synchronization operation that ensures the completion
    of any previously accepted TLB Invalidate operation. As a minimum, the operation
    applies to the specified security state, and includes all TLB Invalidate operations
    initiated in context banks associated with that security state.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_NSTLBGSYNC
  offset: '0x00000470'
  type: wo
  width: 32
- default: '0x00000000'
  description: Gives the status of a TLB maintenance operation.
  field:
  - bits: '0'
    name: GSACTIVE
    type: ro
  name: SMMU_NSTLBGSTATUS
  offset: '0x00000474'
  type: ro
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR0
  offset: '0x00000800'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR1
  offset: '0x00000804'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR2
  offset: '0x00000808'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR3
  offset: '0x0000080C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR4
  offset: '0x00000810'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR5
  offset: '0x00000814'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR6
  offset: '0x00000818'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR7
  offset: '0x0000081C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR8
  offset: '0x00000820'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR9
  offset: '0x00000824'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR10
  offset: '0x00000828'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR11
  offset: '0x0000082C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR12
  offset: '0x00000830'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR13
  offset: '0x00000834'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR14
  offset: '0x00000838'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR15
  offset: '0x0000083C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR16
  offset: '0x00000840'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR17
  offset: '0x00000844'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR18
  offset: '0x00000848'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR19
  offset: '0x0000084C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR20
  offset: '0x00000850'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR21
  offset: '0x00000854'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR22
  offset: '0x00000858'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR23
  offset: '0x0000085C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR24
  offset: '0x00000860'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR25
  offset: '0x00000864'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR26
  offset: '0x00000868'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR27
  offset: '0x0000086C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR28
  offset: '0x00000870'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR29
  offset: '0x00000874'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR30
  offset: '0x00000878'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR31
  offset: '0x0000087C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR32
  offset: '0x00000880'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR33
  offset: '0x00000884'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR34
  offset: '0x00000888'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR35
  offset: '0x0000088C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR36
  offset: '0x00000890'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR37
  offset: '0x00000894'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR38
  offset: '0x00000898'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR39
  offset: '0x0000089C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR40
  offset: '0x000008A0'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR41
  offset: '0x000008A4'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR42
  offset: '0x000008A8'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR43
  offset: '0x000008AC'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR44
  offset: '0x000008B0'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR45
  offset: '0x000008B4'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR46
  offset: '0x000008B8'
  type: rw
  width: 32
- default: '0x00000000'
  description: Matches a transaction with a particular Stream mapping register group.
  field:
  - bits: '31'
    name: VALID
    type: rw
  - bits: '30:16'
    name: MASK
    type: rw
  - bits: '14:0'
    name: ID
    type: rw
  name: SMMU_SMR47
  offset: '0x000008BC'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR0
  offset: '0x00000C00'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR1
  offset: '0x00000C04'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR2
  offset: '0x00000C08'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR3
  offset: '0x00000C0C'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR4
  offset: '0x00000C10'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR5
  offset: '0x00000C14'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR6
  offset: '0x00000C18'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR7
  offset: '0x00000C1C'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR8
  offset: '0x00000C20'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR9
  offset: '0x00000C24'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR10
  offset: '0x00000C28'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR11
  offset: '0x00000C2C'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR12
  offset: '0x00000C30'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR13
  offset: '0x00000C34'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR14
  offset: '0x00000C38'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR15
  offset: '0x00000C3C'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR16
  offset: '0x00000C40'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR17
  offset: '0x00000C44'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR18
  offset: '0x00000C48'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR19
  offset: '0x00000C4C'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR20
  offset: '0x00000C50'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR21
  offset: '0x00000C54'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR22
  offset: '0x00000C58'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR23
  offset: '0x00000C5C'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR24
  offset: '0x00000C60'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR25
  offset: '0x00000C64'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR26
  offset: '0x00000C68'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR27
  offset: '0x00000C6C'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR28
  offset: '0x00000C70'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR29
  offset: '0x00000C74'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR30
  offset: '0x00000C78'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR31
  offset: '0x00000C7C'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR32
  offset: '0x00000C80'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR33
  offset: '0x00000C84'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR34
  offset: '0x00000C88'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR35
  offset: '0x00000C8C'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR36
  offset: '0x00000C90'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR37
  offset: '0x00000C94'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR38
  offset: '0x00000C98'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR39
  offset: '0x00000C9C'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR40
  offset: '0x00000CA0'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR41
  offset: '0x00000CA4'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR42
  offset: '0x00000CA8'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR43
  offset: '0x00000CAC'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR44
  offset: '0x00000CB0'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR45
  offset: '0x00000CB4'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR46
  offset: '0x00000CB8'
  type: rw
  width: 32
- default: '0x00020000'
  description: Specifies an initial context for processing a transaction, where the
    transaction matches the Stream mapping group that this register belongs to.
  field:
  - bits: '29:28'
    name: TRANSIENTCFG
    type: rw
  - bits: '27'
    name: INSTCFG_1
    type: rw
  - bits: '26'
    name: INSTCFG_0_FB
    type: rw
  - bits: '25:24'
    name: PRIVCFG_BSU
    type: rw
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: NSCFG
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEM_ATTR
    type: rw
  - bits: '11'
    name: MTCFG
    type: rw
  - bits: '9:8'
    name: SHCFG
    type: rw
  - bits: '7:0'
    name: CBNDX_VMID
    type: rw
  name: SMMU_S2CR47
  offset: '0x00000CBC'
  type: rw
  width: 32
- default: '0x00000004'
  description: Peripheral Identificaation register 4
  field:
  - bits: '7:4'
    name: FOURKB_COUNT
    type: ro
  - bits: '3:0'
    name: JEP106_CONTINUATION_CODE
    type: ro
  name: SMMU_PIDR4
  offset: '0x00000FD0'
  type: ro
  width: 32
- default: '0x00000000'
  description: Peripheral Identificaation register 5
  name: SMMU_PIDR5
  offset: '0x00000FD4'
  type: ro
  width: 32
- default: '0x00000000'
  description: Peripheral Identificaation register 6
  name: SMMU_PIDR6
  offset: '0x00000FD8'
  type: ro
  width: 32
- default: '0x00000000'
  description: Peripheral Identificaation register 7
  name: SMMU_PIDR7
  offset: '0x00000FDC'
  type: ro
  width: 32
- default: '0x00000081'
  description: Peripheral Identificaation register 0
  field:
  - bits: '7:0'
    name: PARTNUMBER0
    type: ro
  name: SMMU_PIDR0
  offset: '0x00000FE0'
  type: ro
  width: 32
- default: '0x000000B4'
  description: Peripheral Identificaation register 1
  field:
  - bits: '7:4'
    name: JEP106_IDENTITY_CODE
    type: ro
  - bits: '3:0'
    name: PARTNUMBER1
    type: ro
  name: SMMU_PIDR1
  offset: '0x00000FE4'
  type: ro
  width: 32
- default: '0x0000001B'
  description: Peripheral Identificaation register 2
  field:
  - bits: '7:4'
    name: ARCHITECTURE_REVISION
    type: ro
  - bits: '3'
    name: JEDEC
    type: ro
  - bits: '2:0'
    name: JEP106_IDENTITY_CODE
    type: ro
  name: SMMU_PIDR2
  offset: '0x00000FE8'
  type: ro
  width: 32
- default: '0x00000000'
  description: Peripheral Identificaation register 3
  field:
  - bits: '7:4'
    name: REVAND
    type: ro
  - bits: '3:0'
    name: CUSTOMER_MODIFIED
    type: ro
  name: SMMU_PIDR3
  offset: '0x00000FEC'
  type: ro
  width: 32
- default: '0x0000000D'
  description: Component Identification register 0
  field:
  - bits: '7:0'
    name: PREAMBLE
    type: ro
  name: SMMU_CIDR0
  offset: '0x00000FF0'
  type: ro
  width: 32
- default: '0x000000F0'
  description: Component Identification register 1
  field:
  - bits: '7:0'
    name: PREAMBLE
    type: ro
  name: SMMU_CIDR1
  offset: '0x00000FF4'
  type: ro
  width: 32
- default: '0x00000005'
  description: Component Identification register 2
  field:
  - bits: '7:0'
    name: PREAMBLE
    type: ro
  name: SMMU_CIDR2
  offset: '0x00000FF8'
  type: ro
  width: 32
- default: '0x000000B1'
  description: Component Identification register 3
  field:
  - bits: '7:0'
    name: PREAMBLE
    type: ro
  name: SMMU_CIDR3
  offset: '0x00000FFC'
  type: ro
  width: 32
- default: '0x00020000'
  description: Specifies configuration attributes for translation context bank.
  field:
  - bits: '31:24'
    name: IRPTNDX
    type: ro
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: BSU
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEMATTR_CBNDX_7_4
    type: rw
  - bits: '11'
    name: FB_CBNDX_3
    type: rw
  - bits: '10'
    name: HYPC_CBNDX_2
    type: rw
  - bits: '9:8'
    name: BPSHCFG_CBNDX_1_0
    type: rw
  - bits: '7:0'
    name: VMID
    type: rw
  name: SMMU_CBAR0
  offset: '0x00001000'
  type: mixed
  width: 32
- default: '0x00020000'
  description: Specifies configuration attributes for translation context bank.
  field:
  - bits: '31:24'
    name: IRPTNDX
    type: ro
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: BSU
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEMATTR_CBNDX_7_4
    type: rw
  - bits: '11'
    name: FB_CBNDX_3
    type: rw
  - bits: '10'
    name: HYPC_CBNDX_2
    type: rw
  - bits: '9:8'
    name: BPSHCFG_CBNDX_1_0
    type: rw
  - bits: '7:0'
    name: VMID
    type: rw
  name: SMMU_CBAR1
  offset: '0x00001004'
  type: mixed
  width: 32
- default: '0x00020000'
  description: Specifies configuration attributes for translation context bank.
  field:
  - bits: '31:24'
    name: IRPTNDX
    type: ro
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: BSU
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEMATTR_CBNDX_7_4
    type: rw
  - bits: '11'
    name: FB_CBNDX_3
    type: rw
  - bits: '10'
    name: HYPC_CBNDX_2
    type: rw
  - bits: '9:8'
    name: BPSHCFG_CBNDX_1_0
    type: rw
  - bits: '7:0'
    name: VMID
    type: rw
  name: SMMU_CBAR2
  offset: '0x00001008'
  type: mixed
  width: 32
- default: '0x00020000'
  description: Specifies configuration attributes for translation context bank.
  field:
  - bits: '31:24'
    name: IRPTNDX
    type: ro
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: BSU
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEMATTR_CBNDX_7_4
    type: rw
  - bits: '11'
    name: FB_CBNDX_3
    type: rw
  - bits: '10'
    name: HYPC_CBNDX_2
    type: rw
  - bits: '9:8'
    name: BPSHCFG_CBNDX_1_0
    type: rw
  - bits: '7:0'
    name: VMID
    type: rw
  name: SMMU_CBAR3
  offset: '0x0000100C'
  type: mixed
  width: 32
- default: '0x00020000'
  description: Specifies configuration attributes for translation context bank.
  field:
  - bits: '31:24'
    name: IRPTNDX
    type: ro
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: BSU
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEMATTR_CBNDX_7_4
    type: rw
  - bits: '11'
    name: FB_CBNDX_3
    type: rw
  - bits: '10'
    name: HYPC_CBNDX_2
    type: rw
  - bits: '9:8'
    name: BPSHCFG_CBNDX_1_0
    type: rw
  - bits: '7:0'
    name: VMID
    type: rw
  name: SMMU_CBAR4
  offset: '0x00001010'
  type: mixed
  width: 32
- default: '0x00020000'
  description: Specifies configuration attributes for translation context bank.
  field:
  - bits: '31:24'
    name: IRPTNDX
    type: ro
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: BSU
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEMATTR_CBNDX_7_4
    type: rw
  - bits: '11'
    name: FB_CBNDX_3
    type: rw
  - bits: '10'
    name: HYPC_CBNDX_2
    type: rw
  - bits: '9:8'
    name: BPSHCFG_CBNDX_1_0
    type: rw
  - bits: '7:0'
    name: VMID
    type: rw
  name: SMMU_CBAR5
  offset: '0x00001014'
  type: mixed
  width: 32
- default: '0x00020000'
  description: Specifies configuration attributes for translation context bank.
  field:
  - bits: '31:24'
    name: IRPTNDX
    type: ro
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: BSU
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEMATTR_CBNDX_7_4
    type: rw
  - bits: '11'
    name: FB_CBNDX_3
    type: rw
  - bits: '10'
    name: HYPC_CBNDX_2
    type: rw
  - bits: '9:8'
    name: BPSHCFG_CBNDX_1_0
    type: rw
  - bits: '7:0'
    name: VMID
    type: rw
  name: SMMU_CBAR6
  offset: '0x00001018'
  type: mixed
  width: 32
- default: '0x00020000'
  description: Specifies configuration attributes for translation context bank.
  field:
  - bits: '31:24'
    name: IRPTNDX
    type: ro
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: BSU
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEMATTR_CBNDX_7_4
    type: rw
  - bits: '11'
    name: FB_CBNDX_3
    type: rw
  - bits: '10'
    name: HYPC_CBNDX_2
    type: rw
  - bits: '9:8'
    name: BPSHCFG_CBNDX_1_0
    type: rw
  - bits: '7:0'
    name: VMID
    type: rw
  name: SMMU_CBAR7
  offset: '0x0000101C'
  type: mixed
  width: 32
- default: '0x00020000'
  description: Specifies configuration attributes for translation context bank.
  field:
  - bits: '31:24'
    name: IRPTNDX
    type: ro
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: BSU
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEMATTR_CBNDX_7_4
    type: rw
  - bits: '11'
    name: FB_CBNDX_3
    type: rw
  - bits: '10'
    name: HYPC_CBNDX_2
    type: rw
  - bits: '9:8'
    name: BPSHCFG_CBNDX_1_0
    type: rw
  - bits: '7:0'
    name: VMID
    type: rw
  name: SMMU_CBAR8
  offset: '0x00001020'
  type: mixed
  width: 32
- default: '0x00020000'
  description: Specifies configuration attributes for translation context bank.
  field:
  - bits: '31:24'
    name: IRPTNDX
    type: ro
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: BSU
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEMATTR_CBNDX_7_4
    type: rw
  - bits: '11'
    name: FB_CBNDX_3
    type: rw
  - bits: '10'
    name: HYPC_CBNDX_2
    type: rw
  - bits: '9:8'
    name: BPSHCFG_CBNDX_1_0
    type: rw
  - bits: '7:0'
    name: VMID
    type: rw
  name: SMMU_CBAR9
  offset: '0x00001024'
  type: mixed
  width: 32
- default: '0x00020000'
  description: Specifies configuration attributes for translation context bank.
  field:
  - bits: '31:24'
    name: IRPTNDX
    type: ro
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: BSU
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEMATTR_CBNDX_7_4
    type: rw
  - bits: '11'
    name: FB_CBNDX_3
    type: rw
  - bits: '10'
    name: HYPC_CBNDX_2
    type: rw
  - bits: '9:8'
    name: BPSHCFG_CBNDX_1_0
    type: rw
  - bits: '7:0'
    name: VMID
    type: rw
  name: SMMU_CBAR10
  offset: '0x00001028'
  type: mixed
  width: 32
- default: '0x00020000'
  description: Specifies configuration attributes for translation context bank.
  field:
  - bits: '31:24'
    name: IRPTNDX
    type: ro
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: BSU
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEMATTR_CBNDX_7_4
    type: rw
  - bits: '11'
    name: FB_CBNDX_3
    type: rw
  - bits: '10'
    name: HYPC_CBNDX_2
    type: rw
  - bits: '9:8'
    name: BPSHCFG_CBNDX_1_0
    type: rw
  - bits: '7:0'
    name: VMID
    type: rw
  name: SMMU_CBAR11
  offset: '0x0000102C'
  type: mixed
  width: 32
- default: '0x00020000'
  description: Specifies configuration attributes for translation context bank.
  field:
  - bits: '31:24'
    name: IRPTNDX
    type: ro
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: BSU
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEMATTR_CBNDX_7_4
    type: rw
  - bits: '11'
    name: FB_CBNDX_3
    type: rw
  - bits: '10'
    name: HYPC_CBNDX_2
    type: rw
  - bits: '9:8'
    name: BPSHCFG_CBNDX_1_0
    type: rw
  - bits: '7:0'
    name: VMID
    type: rw
  name: SMMU_CBAR12
  offset: '0x00001030'
  type: mixed
  width: 32
- default: '0x00020000'
  description: Specifies configuration attributes for translation context bank.
  field:
  - bits: '31:24'
    name: IRPTNDX
    type: ro
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: BSU
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEMATTR_CBNDX_7_4
    type: rw
  - bits: '11'
    name: FB_CBNDX_3
    type: rw
  - bits: '10'
    name: HYPC_CBNDX_2
    type: rw
  - bits: '9:8'
    name: BPSHCFG_CBNDX_1_0
    type: rw
  - bits: '7:0'
    name: VMID
    type: rw
  name: SMMU_CBAR13
  offset: '0x00001034'
  type: mixed
  width: 32
- default: '0x00020000'
  description: Specifies configuration attributes for translation context bank.
  field:
  - bits: '31:24'
    name: IRPTNDX
    type: ro
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: BSU
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEMATTR_CBNDX_7_4
    type: rw
  - bits: '11'
    name: FB_CBNDX_3
    type: rw
  - bits: '10'
    name: HYPC_CBNDX_2
    type: rw
  - bits: '9:8'
    name: BPSHCFG_CBNDX_1_0
    type: rw
  - bits: '7:0'
    name: VMID
    type: rw
  name: SMMU_CBAR14
  offset: '0x00001038'
  type: mixed
  width: 32
- default: '0x00020000'
  description: Specifies configuration attributes for translation context bank.
  field:
  - bits: '31:24'
    name: IRPTNDX
    type: ro
  - bits: '23:22'
    name: WACFG
    type: rw
  - bits: '21:20'
    name: RACFG
    type: rw
  - bits: '19:18'
    name: BSU
    type: rw
  - bits: '17:16'
    name: TYPE
    type: rw
  - bits: '15:12'
    name: MEMATTR_CBNDX_7_4
    type: rw
  - bits: '11'
    name: FB_CBNDX_3
    type: rw
  - bits: '10'
    name: HYPC_CBNDX_2
    type: rw
  - bits: '9:8'
    name: BPSHCFG_CBNDX_1_0
    type: rw
  - bits: '7:0'
    name: VMID
    type: rw
  name: SMMU_CBAR15
  offset: '0x0000103C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Gives fault syndrome information about the access that caused an exception
    in the associated translation context bank.
  field:
  - bits: '30:16'
    name: SSD_INDEX
    type: ro
  - bits: '14:0'
    name: STREAMID
    type: rw
  name: SMMU_CBFRSYNRA0
  offset: '0x00001400'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Gives fault syndrome information about the access that caused an exception
    in the associated translation context bank.
  field:
  - bits: '30:16'
    name: SSD_INDEX
    type: ro
  - bits: '14:0'
    name: STREAMID
    type: rw
  name: SMMU_CBFRSYNRA1
  offset: '0x00001404'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Gives fault syndrome information about the access that caused an exception
    in the associated translation context bank.
  field:
  - bits: '30:16'
    name: SSD_INDEX
    type: ro
  - bits: '14:0'
    name: STREAMID
    type: rw
  name: SMMU_CBFRSYNRA2
  offset: '0x00001408'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Gives fault syndrome information about the access that caused an exception
    in the associated translation context bank.
  field:
  - bits: '30:16'
    name: SSD_INDEX
    type: ro
  - bits: '14:0'
    name: STREAMID
    type: rw
  name: SMMU_CBFRSYNRA3
  offset: '0x0000140C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Gives fault syndrome information about the access that caused an exception
    in the associated translation context bank.
  field:
  - bits: '30:16'
    name: SSD_INDEX
    type: ro
  - bits: '14:0'
    name: STREAMID
    type: rw
  name: SMMU_CBFRSYNRA4
  offset: '0x00001410'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Gives fault syndrome information about the access that caused an exception
    in the associated translation context bank.
  field:
  - bits: '30:16'
    name: SSD_INDEX
    type: ro
  - bits: '14:0'
    name: STREAMID
    type: rw
  name: SMMU_CBFRSYNRA5
  offset: '0x00001414'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Gives fault syndrome information about the access that caused an exception
    in the associated translation context bank.
  field:
  - bits: '30:16'
    name: SSD_INDEX
    type: ro
  - bits: '14:0'
    name: STREAMID
    type: rw
  name: SMMU_CBFRSYNRA6
  offset: '0x00001418'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Gives fault syndrome information about the access that caused an exception
    in the associated translation context bank.
  field:
  - bits: '30:16'
    name: SSD_INDEX
    type: ro
  - bits: '14:0'
    name: STREAMID
    type: rw
  name: SMMU_CBFRSYNRA7
  offset: '0x0000141C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Gives fault syndrome information about the access that caused an exception
    in the associated translation context bank.
  field:
  - bits: '30:16'
    name: SSD_INDEX
    type: ro
  - bits: '14:0'
    name: STREAMID
    type: rw
  name: SMMU_CBFRSYNRA8
  offset: '0x00001420'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Gives fault syndrome information about the access that caused an exception
    in the associated translation context bank.
  field:
  - bits: '30:16'
    name: SSD_INDEX
    type: ro
  - bits: '14:0'
    name: STREAMID
    type: rw
  name: SMMU_CBFRSYNRA9
  offset: '0x00001424'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Gives fault syndrome information about the access that caused an exception
    in the associated translation context bank.
  field:
  - bits: '30:16'
    name: SSD_INDEX
    type: ro
  - bits: '14:0'
    name: STREAMID
    type: rw
  name: SMMU_CBFRSYNRA10
  offset: '0x00001428'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Gives fault syndrome information about the access that caused an exception
    in the associated translation context bank.
  field:
  - bits: '30:16'
    name: SSD_INDEX
    type: ro
  - bits: '14:0'
    name: STREAMID
    type: rw
  name: SMMU_CBFRSYNRA11
  offset: '0x0000142C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Gives fault syndrome information about the access that caused an exception
    in the associated translation context bank.
  field:
  - bits: '30:16'
    name: SSD_INDEX
    type: ro
  - bits: '14:0'
    name: STREAMID
    type: rw
  name: SMMU_CBFRSYNRA12
  offset: '0x00001430'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Gives fault syndrome information about the access that caused an exception
    in the associated translation context bank.
  field:
  - bits: '30:16'
    name: SSD_INDEX
    type: ro
  - bits: '14:0'
    name: STREAMID
    type: rw
  name: SMMU_CBFRSYNRA13
  offset: '0x00001434'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Gives fault syndrome information about the access that caused an exception
    in the associated translation context bank.
  field:
  - bits: '30:16'
    name: SSD_INDEX
    type: ro
  - bits: '14:0'
    name: STREAMID
    type: rw
  name: SMMU_CBFRSYNRA14
  offset: '0x00001438'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Gives fault syndrome information about the access that caused an exception
    in the associated translation context bank.
  field:
  - bits: '30:16'
    name: SSD_INDEX
    type: ro
  - bits: '14:0'
    name: STREAMID
    type: rw
  name: SMMU_CBFRSYNRA15
  offset: '0x0000143C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Extends the configuration attributes for the translation context bank
    that SMMU_CBARn specifies.
  field:
  - bits: '1'
    name: MONC
    type: rw
  - bits: '0'
    name: VA64
    type: rw
  name: SMMU_CBA2R0
  offset: '0x00001800'
  type: rw
  width: 32
- default: '0x00000000'
  description: Extends the configuration attributes for the translation context bank
    that SMMU_CBARn specifies.
  field:
  - bits: '1'
    name: MONC
    type: rw
  - bits: '0'
    name: VA64
    type: rw
  name: SMMU_CBA2R1
  offset: '0x00001804'
  type: rw
  width: 32
- default: '0x00000000'
  description: Extends the configuration attributes for the translation context bank
    that SMMU_CBARn specifies.
  field:
  - bits: '1'
    name: MONC
    type: rw
  - bits: '0'
    name: VA64
    type: rw
  name: SMMU_CBA2R2
  offset: '0x00001808'
  type: rw
  width: 32
- default: '0x00000000'
  description: Extends the configuration attributes for the translation context bank
    that SMMU_CBARn specifies.
  field:
  - bits: '1'
    name: MONC
    type: rw
  - bits: '0'
    name: VA64
    type: rw
  name: SMMU_CBA2R3
  offset: '0x0000180C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Extends the configuration attributes for the translation context bank
    that SMMU_CBARn specifies.
  field:
  - bits: '1'
    name: MONC
    type: rw
  - bits: '0'
    name: VA64
    type: rw
  name: SMMU_CBA2R4
  offset: '0x00001810'
  type: rw
  width: 32
- default: '0x00000000'
  description: Extends the configuration attributes for the translation context bank
    that SMMU_CBARn specifies.
  field:
  - bits: '1'
    name: MONC
    type: rw
  - bits: '0'
    name: VA64
    type: rw
  name: SMMU_CBA2R5
  offset: '0x00001814'
  type: rw
  width: 32
- default: '0x00000000'
  description: Extends the configuration attributes for the translation context bank
    that SMMU_CBARn specifies.
  field:
  - bits: '1'
    name: MONC
    type: rw
  - bits: '0'
    name: VA64
    type: rw
  name: SMMU_CBA2R6
  offset: '0x00001818'
  type: rw
  width: 32
- default: '0x00000000'
  description: Extends the configuration attributes for the translation context bank
    that SMMU_CBARn specifies.
  field:
  - bits: '1'
    name: MONC
    type: rw
  - bits: '0'
    name: VA64
    type: rw
  name: SMMU_CBA2R7
  offset: '0x0000181C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Extends the configuration attributes for the translation context bank
    that SMMU_CBARn specifies.
  field:
  - bits: '1'
    name: MONC
    type: rw
  - bits: '0'
    name: VA64
    type: rw
  name: SMMU_CBA2R8
  offset: '0x00001820'
  type: rw
  width: 32
- default: '0x00000000'
  description: Extends the configuration attributes for the translation context bank
    that SMMU_CBARn specifies.
  field:
  - bits: '1'
    name: MONC
    type: rw
  - bits: '0'
    name: VA64
    type: rw
  name: SMMU_CBA2R9
  offset: '0x00001824'
  type: rw
  width: 32
- default: '0x00000000'
  description: Extends the configuration attributes for the translation context bank
    that SMMU_CBARn specifies.
  field:
  - bits: '1'
    name: MONC
    type: rw
  - bits: '0'
    name: VA64
    type: rw
  name: SMMU_CBA2R10
  offset: '0x00001828'
  type: rw
  width: 32
- default: '0x00000000'
  description: Extends the configuration attributes for the translation context bank
    that SMMU_CBARn specifies.
  field:
  - bits: '1'
    name: MONC
    type: rw
  - bits: '0'
    name: VA64
    type: rw
  name: SMMU_CBA2R11
  offset: '0x0000182C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Extends the configuration attributes for the translation context bank
    that SMMU_CBARn specifies.
  field:
  - bits: '1'
    name: MONC
    type: rw
  - bits: '0'
    name: VA64
    type: rw
  name: SMMU_CBA2R12
  offset: '0x00001830'
  type: rw
  width: 32
- default: '0x00000000'
  description: Extends the configuration attributes for the translation context bank
    that SMMU_CBARn specifies.
  field:
  - bits: '1'
    name: MONC
    type: rw
  - bits: '0'
    name: VA64
    type: rw
  name: SMMU_CBA2R13
  offset: '0x00001834'
  type: rw
  width: 32
- default: '0x00000000'
  description: Extends the configuration attributes for the translation context bank
    that SMMU_CBARn specifies.
  field:
  - bits: '1'
    name: MONC
    type: rw
  - bits: '0'
    name: VA64
    type: rw
  name: SMMU_CBA2R14
  offset: '0x00001838'
  type: rw
  width: 32
- default: '0x00000000'
  description: Extends the configuration attributes for the translation context bank
    that SMMU_CBARn specifies.
  field:
  - bits: '1'
    name: MONC
    type: rw
  - bits: '0'
    name: VA64
    type: rw
  name: SMMU_CBA2R15
  offset: '0x0000183C'
  type: rw
  width: 32
- default: '0x00000000'
  description: This register enables the component to switch from functional mode
    to integration mode. You can directly control the inputs and outputs in integration
    mode.
  field:
  - bits: '6:4'
    name: TBU_INDEX
    type: rw
  - bits: '3'
    name: MODULE
    type: rw
  - bits: '2'
    name: RAM_DATA
    type: rw
  - bits: '1'
    name: RAM_MODE
    type: rw
  - bits: '0'
    name: INTGMODE
    type: rw
  name: SMMU_ITCTRL
  offset: '0x00002000'
  type: rw
  width: 32
- default: '0x00000000'
  description: Enables the MMU-500 to read the status of the spniden signal.
  field:
  - bits: '0'
    name: SPINDEN
    type: ro
  name: SMMU_ITIP
  offset: '0x00002004'
  type: ro
  width: 32
- default: '0x00000000'
  description: For integration test purposes, allows to enable or disable secure and
    nonsecure interrupts and write or read most significant bits of TCU MTLB and IPA
    RAMS.
  field:
  - bits: '19:16'
    name: TCU_RAM_DATA
    type: rw
  - bits: '9'
    name: GLBLSF1
    type: ro
  - bits: '1'
    name: GLBLNSF1
    type: ro
  name: SMMU_ITOP_GLBL
  offset: '0x00002008'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Enables TBU performance interrupts.
  field:
  - bits: '31:30'
    name: WAY_IPA2PA_PF
    type: wo
  - bits: '22:16'
    name: IPA2PA_PF_INDEX
    type: wo
  - bits: '15:14'
    name: WAY_MTLB_WC
    type: wo
  - bits: '11:0'
    name: MTLB_WC_INDEX
    type: wo
  name: SMMU_ITOP_PERF_INDEX
  offset: '0x0000200C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Enable the context performance interrupts.
  field:
  - bits: '31:0'
    name: RAM_DATA
    type: wo
  name: SMMU_ITOP_CXT0TO31_RAM0
  offset: '0x00002010'
  type: wo
  width: 32
- default: '0x00000000'
  description: Specify the QoS for TBUs,when the TBUn is in the range of 0-7.
  field:
  - bits: '23:20'
    name: QOSTBU5
    type: rw
  - bits: '19:16'
    name: QOSTBU4
    type: rw
  - bits: '15:12'
    name: QOSTBU3
    type: rw
  - bits: '11:8'
    name: QOSTBU2
    type: rw
  - bits: '7:4'
    name: QOSTBU1
    type: rw
  - bits: '3:0'
    name: QOSTBU0
    type: rw
  name: SMMU_TBUQOS0
  offset: '0x00002100'
  type: rw
  width: 32
- default: '0x00000000'
  description: Checks for parity errors in TCU and TBU RAMs.
  field:
  - bits: '15:8'
    name: PER_TCU
    type: ro
  - bits: '7:0'
    name: PER_TBU
    type: ro
  name: SMMU_PER
  offset: '0x00002200'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the power status of TBUs.
  field:
  - bits: '31:0'
    name: STATE
    type: ro
  name: SMMU_TBU_PWR_STATUS
  offset: '0x00002204'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: PMN0
    type: rw
  name: PMEVCNTR0
  offset: '0x00003000'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: PMN1
    type: rw
  name: PMEVCNTR1
  offset: '0x00003004'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: PMN2
    type: rw
  name: PMEVCNTR2
  offset: '0x00003008'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: PMN3
    type: rw
  name: PMEVCNTR3
  offset: '0x0000300C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: PMN0
    type: rw
  name: PMEVCNTR4
  offset: '0x00003010'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: PMN1
    type: rw
  name: PMEVCNTR5
  offset: '0x00003014'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: PMN2
    type: rw
  name: PMEVCNTR6
  offset: '0x00003018'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: PMN3
    type: rw
  name: PMEVCNTR7
  offset: '0x0000301C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: PMN0
    type: rw
  name: PMEVCNTR8
  offset: '0x00003020'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: PMN1
    type: rw
  name: PMEVCNTR9
  offset: '0x00003024'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: PMN2
    type: rw
  name: PMEVCNTR10
  offset: '0x00003028'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: PMN3
    type: rw
  name: PMEVCNTR11
  offset: '0x0000302C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: PMN0
    type: rw
  name: PMEVCNTR12
  offset: '0x00003030'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: PMN1
    type: rw
  name: PMEVCNTR13
  offset: '0x00003034'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: PMN2
    type: rw
  name: PMEVCNTR14
  offset: '0x00003038'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: PMN3
    type: rw
  name: PMEVCNTR15
  offset: '0x0000303C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: PMN0
    type: rw
  name: PMEVCNTR16
  offset: '0x00003040'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: PMN1
    type: rw
  name: PMEVCNTR17
  offset: '0x00003044'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: PMN2
    type: rw
  name: PMEVCNTR18
  offset: '0x00003048'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: PMN3
    type: rw
  name: PMEVCNTR19
  offset: '0x0000304C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: PMN0
    type: rw
  name: PMEVCNTR20
  offset: '0x00003050'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: PMN1
    type: rw
  name: PMEVCNTR21
  offset: '0x00003054'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: PMN2
    type: rw
  name: PMEVCNTR22
  offset: '0x00003058'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: PMN3
    type: rw
  name: PMEVCNTR23
  offset: '0x0000305C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: PMEVTYPER0
  offset: '0x00003400'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: PMEVTYPER1
  offset: '0x00003404'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: PMEVTYPER2
  offset: '0x00003408'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: PMEVTYPER3
  offset: '0x0000340C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: PMEVTYPER4
  offset: '0x00003410'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: PMEVTYPER5
  offset: '0x00003414'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: PMEVTYPER6
  offset: '0x00003418'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: PMEVTYPER7
  offset: '0x0000341C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: PMEVTYPER8
  offset: '0x00003420'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: PMEVTYPER9
  offset: '0x00003424'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: PMEVTYPER10
  offset: '0x00003428'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: PMEVTYPER11
  offset: '0x0000342C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: PMEVTYPER12
  offset: '0x00003430'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: PMEVTYPER13
  offset: '0x00003434'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: PMEVTYPER14
  offset: '0x00003438'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: PMEVTYPER15
  offset: '0x0000343C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: PMEVTYPER16
  offset: '0x00003440'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: PMEVTYPER17
  offset: '0x00003444'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: PMEVTYPER18
  offset: '0x00003448'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: PMEVTYPER19
  offset: '0x0000344C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: PMEVTYPER20
  offset: '0x00003450'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: PMEVTYPER21
  offset: '0x00003454'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: PMEVTYPER22
  offset: '0x00003458'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: PMEVTYPER23
  offset: '0x0000345C'
  type: rw
  width: 32
- default: '0x04000000'
  description: Controls Counter group behavior.
  field:
  - bits: '27:24'
    name: CGNC
    type: ro
  - bits: '22:16'
    name: SIDG
    type: ro
  - bits: '12'
    name: X
    type: rw
  - bits: '11'
    name: E
    type: rw
  - bits: '10'
    name: CBAEN
    type: rw
  - bits: '9:8'
    name: TCEFCFG
    type: rw
  - bits: '3:0'
    name: NDX
    type: rw
  name: PMCGCR0
  offset: '0x00003800'
  type: mixed
  width: 32
- default: '0x04010000'
  description: Controls Counter group behavior.
  field:
  - bits: '27:24'
    name: CGNC
    type: ro
  - bits: '22:16'
    name: SIDG
    type: ro
  - bits: '12'
    name: X
    type: rw
  - bits: '11'
    name: E
    type: rw
  - bits: '10'
    name: CBAEN
    type: rw
  - bits: '9:8'
    name: TCEFCFG
    type: rw
  - bits: '3:0'
    name: NDX
    type: rw
  name: PMCGCR1
  offset: '0x00003804'
  type: mixed
  width: 32
- default: '0x04020000'
  description: Controls Counter group behavior.
  field:
  - bits: '27:24'
    name: CGNC
    type: ro
  - bits: '22:16'
    name: SIDG
    type: ro
  - bits: '12'
    name: X
    type: rw
  - bits: '11'
    name: E
    type: rw
  - bits: '10'
    name: CBAEN
    type: rw
  - bits: '9:8'
    name: TCEFCFG
    type: rw
  - bits: '3:0'
    name: NDX
    type: rw
  name: PMCGCR2
  offset: '0x00003808'
  type: mixed
  width: 32
- default: '0x04030000'
  description: Controls Counter group behavior.
  field:
  - bits: '27:24'
    name: CGNC
    type: ro
  - bits: '22:16'
    name: SIDG
    type: ro
  - bits: '12'
    name: X
    type: rw
  - bits: '11'
    name: E
    type: rw
  - bits: '10'
    name: CBAEN
    type: rw
  - bits: '9:8'
    name: TCEFCFG
    type: rw
  - bits: '3:0'
    name: NDX
    type: rw
  name: PMCGCR3
  offset: '0x0000380C'
  type: mixed
  width: 32
- default: '0x04040000'
  description: Controls Counter group behavior.
  field:
  - bits: '27:24'
    name: CGNC
    type: ro
  - bits: '22:16'
    name: SIDG
    type: ro
  - bits: '12'
    name: X
    type: rw
  - bits: '11'
    name: E
    type: rw
  - bits: '10'
    name: CBAEN
    type: rw
  - bits: '9:8'
    name: TCEFCFG
    type: rw
  - bits: '3:0'
    name: NDX
    type: rw
  name: PMCGCR4
  offset: '0x00003810'
  type: mixed
  width: 32
- default: '0x04050000'
  description: Controls Counter group behavior.
  field:
  - bits: '27:24'
    name: CGNC
    type: ro
  - bits: '22:16'
    name: SIDG
    type: ro
  - bits: '12'
    name: X
    type: rw
  - bits: '11'
    name: E
    type: rw
  - bits: '10'
    name: CBAEN
    type: rw
  - bits: '9:8'
    name: TCEFCFG
    type: rw
  - bits: '3:0'
    name: NDX
    type: rw
  name: PMCGCR5
  offset: '0x00003814'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Specifies StreamID filtering of the events counted in a Counter group
  field:
  - bits: '25:16'
    name: MASK
    type: rw
  - bits: '9:0'
    name: ID
    type: rw
  name: PMCGSMR0
  offset: '0x00003A00'
  type: rw
  width: 32
- default: '0x00000000'
  description: Specifies StreamID filtering of the events counted in a Counter group
  field:
  - bits: '25:16'
    name: MASK
    type: rw
  - bits: '9:0'
    name: ID
    type: rw
  name: PMCGSMR1
  offset: '0x00003A04'
  type: rw
  width: 32
- default: '0x00000000'
  description: Specifies StreamID filtering of the events counted in a Counter group
  field:
  - bits: '25:16'
    name: MASK
    type: rw
  - bits: '9:0'
    name: ID
    type: rw
  name: PMCGSMR2
  offset: '0x00003A08'
  type: rw
  width: 32
- default: '0x00000000'
  description: Specifies StreamID filtering of the events counted in a Counter group
  field:
  - bits: '25:16'
    name: MASK
    type: rw
  - bits: '9:0'
    name: ID
    type: rw
  name: PMCGSMR3
  offset: '0x00003A0C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Specifies StreamID filtering of the events counted in a Counter group
  field:
  - bits: '25:16'
    name: MASK
    type: rw
  - bits: '9:0'
    name: ID
    type: rw
  name: PMCGSMR4
  offset: '0x00003A10'
  type: rw
  width: 32
- default: '0x00000000'
  description: Specifies StreamID filtering of the events counted in a Counter group
  field:
  - bits: '25:16'
    name: MASK
    type: rw
  - bits: '9:0'
    name: ID
    type: rw
  name: PMCGSMR5
  offset: '0x00003A14'
  type: rw
  width: 32
- default: '0x00000000'
  description: Performance Monitor Counter Enable Set registers are used to enable
    the event counters PMEVCNTRxx.
  field:
  - bits: '23'
    name: P23
    type: wo
  - bits: '22'
    name: P22
    type: wo
  - bits: '21'
    name: P21
    type: wo
  - bits: '20'
    name: P20
    type: wo
  - bits: '19'
    name: P19
    type: wo
  - bits: '18'
    name: P18
    type: wo
  - bits: '17'
    name: P17
    type: wo
  - bits: '16'
    name: P16
    type: wo
  - bits: '15'
    name: P15
    type: wo
  - bits: '14'
    name: P14
    type: wo
  - bits: '13'
    name: P13
    type: wo
  - bits: '12'
    name: P12
    type: wo
  - bits: '11'
    name: P11
    type: wo
  - bits: '10'
    name: P10
    type: wo
  - bits: '9'
    name: P9
    type: wo
  - bits: '8'
    name: P8
    type: wo
  - bits: '7'
    name: P7
    type: wo
  - bits: '6'
    name: P6
    type: wo
  - bits: '5'
    name: P5
    type: wo
  - bits: '4'
    name: P4
    type: wo
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: PMCNTENSET
  offset: '0x00003C00'
  type: wo
  width: 32
- default: '0x00000000'
  description: Performance Monitor Counter Enable Clear registers are used to disable
    the event counters PMEVCNTRxx.
  field:
  - bits: '23'
    name: P23
    type: wo
  - bits: '22'
    name: P22
    type: wo
  - bits: '21'
    name: P21
    type: wo
  - bits: '20'
    name: P20
    type: wo
  - bits: '19'
    name: P19
    type: wo
  - bits: '18'
    name: P18
    type: wo
  - bits: '17'
    name: P17
    type: wo
  - bits: '16'
    name: P16
    type: wo
  - bits: '15'
    name: P15
    type: wo
  - bits: '14'
    name: P14
    type: wo
  - bits: '13'
    name: P13
    type: wo
  - bits: '12'
    name: P12
    type: wo
  - bits: '11'
    name: P11
    type: wo
  - bits: '10'
    name: P10
    type: wo
  - bits: '9'
    name: P9
    type: wo
  - bits: '8'
    name: P8
    type: wo
  - bits: '7'
    name: P7
    type: wo
  - bits: '6'
    name: P6
    type: wo
  - bits: '5'
    name: P5
    type: wo
  - bits: '4'
    name: P4
    type: wo
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: PMCNTENCLR
  offset: '0x00003C20'
  type: wo
  width: 32
- default: '0x00000000'
  description: Performance Monitor Interrupt Enable Set registers are used enable
    the generation of interrupts on overflows of the event counters.
  field:
  - bits: '23'
    name: P23
    type: wo
  - bits: '22'
    name: P22
    type: wo
  - bits: '21'
    name: P21
    type: wo
  - bits: '20'
    name: P20
    type: wo
  - bits: '19'
    name: P19
    type: wo
  - bits: '18'
    name: P18
    type: wo
  - bits: '17'
    name: P17
    type: wo
  - bits: '16'
    name: P16
    type: wo
  - bits: '15'
    name: P15
    type: wo
  - bits: '14'
    name: P14
    type: wo
  - bits: '13'
    name: P13
    type: wo
  - bits: '12'
    name: P12
    type: wo
  - bits: '11'
    name: P11
    type: wo
  - bits: '10'
    name: P10
    type: wo
  - bits: '9'
    name: P9
    type: wo
  - bits: '8'
    name: P8
    type: wo
  - bits: '7'
    name: P7
    type: wo
  - bits: '6'
    name: P6
    type: wo
  - bits: '5'
    name: P5
    type: wo
  - bits: '4'
    name: P4
    type: wo
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: PMINTENSET
  offset: '0x00003C40'
  type: wo
  width: 32
- default: '0x00000000'
  description: Performance Monitor Interrupt Enable Clear registers are used disable
    the generation of interrupts on overflows of the event counters.
  field:
  - bits: '23'
    name: P23
    type: wo
  - bits: '22'
    name: P22
    type: wo
  - bits: '21'
    name: P21
    type: wo
  - bits: '20'
    name: P20
    type: wo
  - bits: '19'
    name: P19
    type: wo
  - bits: '18'
    name: P18
    type: wo
  - bits: '17'
    name: P17
    type: wo
  - bits: '16'
    name: P16
    type: wo
  - bits: '15'
    name: P15
    type: wo
  - bits: '14'
    name: P14
    type: wo
  - bits: '13'
    name: P13
    type: wo
  - bits: '12'
    name: P12
    type: wo
  - bits: '11'
    name: P11
    type: wo
  - bits: '10'
    name: P10
    type: wo
  - bits: '9'
    name: P9
    type: wo
  - bits: '8'
    name: P8
    type: wo
  - bits: '7'
    name: P7
    type: wo
  - bits: '6'
    name: P6
    type: wo
  - bits: '5'
    name: P5
    type: wo
  - bits: '4'
    name: P4
    type: wo
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: PMINTENCLR
  offset: '0x00003C60'
  type: wo
  width: 32
- default: '0x00000000'
  description: Performance Monitor Overflow Status Clear registers are used to clear
    the overflow status of the event registers.
  field:
  - bits: '23'
    name: P23
    type: wo
  - bits: '22'
    name: P22
    type: wo
  - bits: '21'
    name: P21
    type: wo
  - bits: '20'
    name: P20
    type: wo
  - bits: '19'
    name: P19
    type: wo
  - bits: '18'
    name: P18
    type: wo
  - bits: '17'
    name: P17
    type: wo
  - bits: '16'
    name: P16
    type: wo
  - bits: '15'
    name: P15
    type: wo
  - bits: '14'
    name: P14
    type: wo
  - bits: '13'
    name: P13
    type: wo
  - bits: '12'
    name: P12
    type: wo
  - bits: '11'
    name: P11
    type: wo
  - bits: '10'
    name: P10
    type: wo
  - bits: '9'
    name: P9
    type: wo
  - bits: '8'
    name: P8
    type: wo
  - bits: '7'
    name: P7
    type: wo
  - bits: '6'
    name: P6
    type: wo
  - bits: '5'
    name: P5
    type: wo
  - bits: '4'
    name: P4
    type: wo
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: PMOVSCLR
  offset: '0x00003C80'
  type: wo
  width: 32
- default: '0x00000000'
  description: Performance Monitor Overflow Status Set registers contain overflow
    status for the event counters.
  field:
  - bits: '23'
    name: P23
    type: wo
  - bits: '22'
    name: P22
    type: wo
  - bits: '21'
    name: P21
    type: wo
  - bits: '20'
    name: P20
    type: wo
  - bits: '19'
    name: P19
    type: wo
  - bits: '18'
    name: P18
    type: wo
  - bits: '17'
    name: P17
    type: wo
  - bits: '16'
    name: P16
    type: wo
  - bits: '15'
    name: P15
    type: wo
  - bits: '14'
    name: P14
    type: wo
  - bits: '13'
    name: P13
    type: wo
  - bits: '12'
    name: P12
    type: wo
  - bits: '11'
    name: P11
    type: wo
  - bits: '10'
    name: P10
    type: wo
  - bits: '9'
    name: P9
    type: wo
  - bits: '8'
    name: P8
    type: wo
  - bits: '7'
    name: P7
    type: wo
  - bits: '6'
    name: P6
    type: wo
  - bits: '5'
    name: P5
    type: wo
  - bits: '4'
    name: P4
    type: wo
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: PMOVSSET
  offset: '0x00003CC0'
  type: wo
  width: 32
- default: '0x05011F17'
  description: Performance Monitor Configuration register containss PMU specific configuration
    data.
  field:
  - bits: '31:24'
    name: NCG
    type: ro
  - bits: '19'
    name: UEN
    type: ro
  - bits: '16'
    name: EX
    type: ro
  - bits: '15'
    name: CCD
    type: ro
  - bits: '14'
    name: CC
    type: ro
  - bits: '13:8'
    name: SIZE
    type: ro
  - bits: '7:0'
    name: N
    type: ro
  name: PMCFGR
  offset: '0x00003E00'
  type: ro
  width: 32
- default: '0x00000000'
  description: Performance Monitor Configuration register controls the behaviour of
    the event counters.
  field:
  - bits: '31:24'
    name: IMP
    type: ro
  - bits: '4'
    name: X
    type: rw
  - bits: '1'
    name: P
    type: ro
  - bits: '0'
    name: E
    type: rw
  name: PMCR
  offset: '0x00003E04'
  type: mixed
  width: 32
- default: '0x00030303'
  description: Performance Monitor Common Event Identification register 0 describes
    the event classes supported by the SMMU implementation.
  field:
  - bits: '17'
    name: EVENT0X12
    type: ro
  - bits: '16'
    name: EVENT0X11
    type: ro
  - bits: '15'
    name: EVENT0X10
    type: ro
  - bits: '9'
    name: EVENT0X0A
    type: ro
  - bits: '8'
    name: EVENT0X09
    type: ro
  - bits: '7'
    name: EVENT0X08
    type: ro
  - bits: '1'
    name: EVENT0X01
    type: ro
  - bits: '0'
    name: EVENT0X00
    type: ro
  name: PMCEID0
  offset: '0x00003E20'
  type: ro
  width: 32
- default: '0x00000080'
  description: Indicates the implemented debug features and provides the current values
    of the configuration inputs that determine the debug permissions.
  field:
  - bits: '7'
    name: SNI
    type: ro
  - bits: '6'
    name: SNE
    type: ro
  - bits: '5'
    name: SI
    type: ro
  - bits: '4'
    name: SE
    type: ro
  - bits: '3'
    name: NSNI
    type: ro
  - bits: '2'
    name: NSNE
    type: ro
  - bits: '1'
    name: NSI
    type: ro
  - bits: '0'
    name: NSE
    type: ro
  name: PMAUTHSTATUS
  offset: '0x00003FB8'
  type: ro
  width: 32
- default: '0x00000056'
  description: Performance Monitor Device Type register provides the Coresight device
    type information for the PerformanceMonitors.
  field:
  - bits: '7:4'
    name: T
    type: ro
  - bits: '3:0'
    name: C
    type: ro
  name: PMDEVTYPE
  offset: '0x00003FCC'
  type: ro
  width: 32
- default: '0x00000100'
  description: The System Control register provides the top level control of the translation
    system for the related Context bank.
  field:
  - bits: '29:28'
    name: NSCFG
    type: rw
  - bits: '27:26'
    name: WACFG
    type: rw
  - bits: '25:24'
    name: RACFG
    type: rw
  - bits: '23:22'
    name: SHCFG
    type: rw
  - bits: '21'
    name: FB
    type: rw
  - bits: '20'
    name: MTCFG
    type: rw
  - bits: '19:16'
    name: MEMATTR
    type: rw
  - bits: '15:14'
    name: TRANSIENTCFG
    type: rw
  - bits: '13'
    name: PTW
    type: rw
  - bits: '12'
    name: ASIDPNE
    type: ro
  - bits: '10'
    name: UWXN
    type: rw
  - bits: '9'
    name: WXN
    type: rw
  - bits: '8'
    name: HUPCF
    type: rw
  - bits: '7'
    name: CFCFG
    type: rw
  - bits: '6'
    name: CFIE
    type: rw
  - bits: '5'
    name: CFRE
    type: rw
  - bits: '4'
    name: E
    type: rw
  - bits: '3'
    name: AFFD
    type: rw
  - bits: '2'
    name: AFE
    type: rw
  - bits: '1'
    name: TRE
    type: rw
  - bits: '0'
    name: M
    type: rw
  name: SMMU_CB0_SCTLR
  offset: '0x00010000'
  type: mixed
  width: 32
- default: '0x00000003'
  description: The Auxillary Control register provides implementation specific configuration
    and control options.
  field:
  - bits: '1'
    name: CPRE
    type: rw
  - bits: '0'
    name: CMTLB
    type: rw
  name: SMMU_CB0_ACTLR
  offset: '0x00010004'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Transaction Resume is used to resume operation of a transaction
    that is stalled because of an existing fault condition.
  field:
  - bits: '0'
    name: TNR
    type: wo
  name: SMMU_CB0_RESUME
  offset: '0x00010008'
  type: wo
  width: 32
- default: '0x00000060'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '30'
    name: NSCFG1
    type: rw
  - bits: '17:15'
    name: SEP
    type: rw
  - bits: '14'
    name: NSCFG0
    type: rw
  - bits: '6'
    name: TBI1
    type: ro
  - bits: '5'
    name: TBI0
    type: ro
  - bits: '4'
    name: AS
    type: rw
  - bits: '2:0'
    name: PASIZE
    type: rw
  name: SMMU_CB0_TCR2
  offset: '0x00010010'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: ro
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB0_TTBR0_LOW
  offset: '0x00010020'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB0_TTBR0_HIGH
  offset: '0x00010024'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: rw
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB0_TTBR1_LOW
  offset: '0x00010028'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB0_TTBR1_HIGH
  offset: '0x0001002C'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '31'
    name: EAE
    type: rw
  - bits: '30'
    name: NSCFG1_TG1
    type: rw
  - bits: '29:28'
    name: SH1
    type: rw
  - bits: '27:26'
    name: ORGN1
    type: rw
  - bits: '25:24'
    name: IRGN1
    type: rw
  - bits: '23'
    name: EPD1
    type: rw
  - bits: '22'
    name: A1
    type: rw
  - bits: '21:19'
    name: T1SZ_5_3
    type: rw
  - bits: '18:16'
    name: T1SZ_2_0_PASIZE
    type: rw
  - bits: '14'
    name: NSCFG0_TG0
    type: rw
  - bits: '13:12'
    name: SH0
    type: rw
  - bits: '11:10'
    name: ORGN0
    type: rw
  - bits: '9:8'
    name: IRGN0
    type: rw
  - bits: '7'
    name: SL0_1_EPD0
    type: rw
  - bits: '6'
    name: SL0_0
    type: rw
  - bits: '5'
    name: PD1_T0SZ_5
    type: rw
  - bits: '4'
    name: S_PD0_T0SZ_4
    type: rw
  - bits: '3:0'
    name: T0SZ_3_0
    type: rw
  name: SMMU_CB0_TCR_LPAE
  offset: '0x00010030'
  type: rw
  width: 32
- default: '0x00000000'
  description: Identifies the current process identifier and the current address space
    identifier
  field:
  - bits: '31:8'
    name: PROCID
    type: rw
  - bits: '7:0'
    name: ASID
    type: rw
  name: SMMU_CB0_CONTEXTIDR
  offset: '0x00010034'
  type: rw
  width: 32
- default: '0x00000000'
  description: Primary region remap register if AArch32 short descriptor scheme is
    selected. Controls top-level mapping of the TEX, C, and B memory region attributes.
    Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64
    translation scheme is selected. Provide a revised version of the TEX-Remap system
    to redirect the selection of memory attributes from the translation table entries.
  field:
  - bits: '31'
    name: NOS7
    type: rw
  - bits: '30'
    name: NOS6
    type: rw
  - bits: '29'
    name: NOS5
    type: rw
  - bits: '28'
    name: NOS4
    type: rw
  - bits: '27'
    name: NOS3
    type: rw
  - bits: '26'
    name: NOS2
    type: rw
  - bits: '25'
    name: NOS1
    type: rw
  - bits: '24'
    name: NOS0
    type: rw
  - bits: '19'
    name: NS1
    type: rw
  - bits: '18'
    name: NS0
    type: rw
  - bits: '17'
    name: DS1
    type: rw
  - bits: '16'
    name: DS0
    type: rw
  - bits: '15:14'
    name: TR7
    type: rw
  - bits: '13:12'
    name: TR6
    type: rw
  - bits: '11:10'
    name: TR5
    type: rw
  - bits: '9:8'
    name: TR4
    type: rw
  - bits: '7:6'
    name: TR3
    type: rw
  - bits: '5:4'
    name: TR2
    type: rw
  - bits: '3:2'
    name: TR1
    type: rw
  - bits: '1:0'
    name: TR0
    type: rw
  name: SMMU_CB0_PRRR_MAIR0
  offset: '0x00010038'
  type: rw
  width: 32
- default: '0x00000000'
  description: Normal memory remap register if AArch32 short descriptor scheme is
    selected. Provides additional mapping controls for memory regions that are mapped
    as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection
    register when AArch32 Long descriptor scheme or AArch64 translation scheme is
    selected. Provide a revised version of the TEX-Remap system to redirect the selection
    of memory attributes from the translation table entries.
  field:
  - bits: '31:30'
    name: OR7
    type: rw
  - bits: '29:28'
    name: OR6
    type: rw
  - bits: '27:26'
    name: OR5
    type: rw
  - bits: '25:24'
    name: OR4
    type: rw
  - bits: '23:22'
    name: OR3
    type: rw
  - bits: '21:20'
    name: OR2
    type: rw
  - bits: '19:18'
    name: OR1
    type: rw
  - bits: '17:16'
    name: OR0
    type: rw
  - bits: '15:14'
    name: IR7
    type: rw
  - bits: '13:12'
    name: IR6
    type: rw
  - bits: '11:10'
    name: IR5
    type: rw
  - bits: '9:8'
    name: IR4
    type: rw
  - bits: '7:6'
    name: IR3
    type: rw
  - bits: '5:4'
    name: IR2
    type: rw
  - bits: '3:2'
    name: IR1
    type: rw
  - bits: '1:0'
    name: IR0
    type: rw
  name: SMMU_CB0_NMRR_MAIR1
  offset: '0x0001003C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides memory system fault status information.
  field:
  - bits: '31'
    name: MULTI
    type: wo
  - bits: '30'
    name: SS
    type: wo
  - bits: '10:9'
    name: FORMAT
    type: wo
  - bits: '8'
    name: UUT
    type: wo
  - bits: '7'
    name: ASF
    type: wo
  - bits: '6'
    name: TLBLKF
    type: wo
  - bits: '5'
    name: TLBMCF
    type: wo
  - bits: '4'
    name: EF
    type: wo
  - bits: '3'
    name: PF
    type: wo
  - bits: '2'
    name: AFF
    type: wo
  - bits: '1'
    name: TF
    type: wo
  name: SMMU_CB0_FSR
  offset: '0x00010058'
  type: wo
  width: 32
- default: '0x00000000'
  description: Restores the state of SMMU_CBn_FSR, after a reset, for example.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB0_FSRRESTORE
  offset: '0x0001005C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Holds the Lower input address bits [31:0] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB0_FAR_LOW
  offset: '0x00010060'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds the Upper input address bits [63:32] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '16:0'
    name: BITS
    type: rw
  name: SMMU_CB0_FAR_HIGH
  offset: '0x00010064'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds fault syndrome information about the memory access that caused
    a synchronous abort exception
  field:
  - bits: '19:16'
    name: S1CBNDX
    type: rw
  - bits: '11'
    name: AFR
    type: rw
  - bits: '10'
    name: PTWF
    type: rw
  - bits: '9'
    name: ATOF
    type: ro
  - bits: '8'
    name: NSATTR
    type: rw
  - bits: '6'
    name: IND
    type: rw
  - bits: '5'
    name: PNU
    type: rw
  - bits: '4'
    name: WNR
    type: rw
  - bits: '1:0'
    name: PLVL
    type: rw
  name: SMMU_CB0_FSYNR0
  offset: '0x00010068'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Lower bits [31:0] Register.
  field:
  - bits: '31:12'
    name: IPAFAR_L
    type: rw
  - bits: '11:0'
    name: FAR_RO
    type: ro
  name: SMMU_CB0_IPAFAR_LOW
  offset: '0x00010070'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Upper bits [63:32] Register
  field:
  - bits: '15:0'
    name: BITS
    type: rw
  name: SMMU_CB0_IPAFAR_HIGH
  offset: '0x00010074'
  type: rw
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB0_TLBIVA_LOW
  offset: '0x00010600'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB0_TLBIVA_HIGH
  offset: '0x00010604'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB0_TLBIVAA_LOW
  offset: '0x00010608'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB0_TLBIVAA_HIGH
  offset: '0x0001060C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the ASID provided
    as an argument
  field:
  - bits: '15:0'
    name: ASID
    type: wo
  name: SMMU_CB0_TLBIASID
  offset: '0x00010610'
  type: wo
  width: 32
- default: '0x00000000'
  description: 'Invalidates all of the unlocked TLB entries that are tagged as: i)
    Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank,
    for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure
    context banks.'
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB0_TLBIALL
  offset: '0x00010618'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB0_TLBIVAL_LOW
  offset: '0x00010620'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB0_TLBIVAL_HIGH
  offset: '0x00010624'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB0_TLBIVAAL_LOW
  offset: '0x00010628'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB0_TLBIVAAL_HIGH
  offset: '0x0001062C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB0_TLBIIPAS2_LOW
  offset: '0x00010630'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB0_TLBIIPAS2_HIGH
  offset: '0x00010634'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB0_TLBIIPAS2L_LOW
  offset: '0x00010638'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB0_TLBIIPAS2L_HIGH
  offset: '0x0001063C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Initiates a synchronization operation that ensures the completion of
    any TLB invalidate operations previously accepted in the corresponding translation
    context bank.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB0_TLBSYNC
  offset: '0x000107F0'
  type: wo
  width: 32
- default: '0x00000000'
  description: Indicates the status of any TLB maintenance operations issued before
    the most recent SMMU_CBn_TLBSYNC operation
  field:
  - bits: '0'
    name: SACTIVE
    type: ro
  name: SMMU_CB0_TLBSTATUS
  offset: '0x000107F4'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB0_PMEVCNTR0
  offset: '0x00010E00'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB0_PMEVCNTR1
  offset: '0x00010E04'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB0_PMEVCNTR2
  offset: '0x00010E08'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB0_PMEVCNTR3
  offset: '0x00010E0C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB0_PMEVTYPER0
  offset: '0x00010E80'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB0_PMEVTYPER1
  offset: '0x00010E84'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB0_PMEVTYPER2
  offset: '0x00010E88'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB0_PMEVTYPER3
  offset: '0x00010E8C'
  type: rw
  width: 32
- default: '0x00011F03'
  description: Provides a performance monitoring configuration register in the register
    map of a translation context bank. Provides Performance Monitoring Unit (PMU)
    configuration data.
  field:
  - bits: '31:24'
    name: NCG
    type: ro
  - bits: '19'
    name: UEN
    type: ro
  - bits: '16'
    name: EX
    type: ro
  - bits: '15'
    name: CCD
    type: ro
  - bits: '14'
    name: CC
    type: ro
  - bits: '13:8'
    name: SIZE
    type: ro
  - bits: '7:0'
    name: N
    type: ro
  name: SMMU_CB0_PMCFGR
  offset: '0x00010F00'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCR register, in the register map of
    a translation context bank. PMCR provides controls for the Performance Monitors.
  field:
  - bits: '31:24'
    name: IMP
    type: ro
  - bits: '4'
    name: X
    type: rw
  - bits: '1'
    name: P
    type: ro
  - bits: '0'
    name: E
    type: rw
  name: SMMU_CB0_PMCR
  offset: '0x00010F04'
  type: mixed
  width: 32
- default: '0x00030303'
  description: Provide the equivalent of the SMMU performance monitoring register
    map PMCEID0 register, in the register map of a translation context bank. Describes
    the event classes supported by the SMMU implementation.
  field:
  - bits: '17'
    name: EVENT0X12
    type: ro
  - bits: '16'
    name: EVENT0X11
    type: ro
  - bits: '15'
    name: EVENT0X10
    type: ro
  - bits: '9'
    name: EVENT0X0A
    type: ro
  - bits: '8'
    name: EVENT0X09
    type: ro
  - bits: '7'
    name: EVENT0X08
    type: ro
  - bits: '1'
    name: EVENT0X01
    type: ro
  - bits: '0'
    name: EVENT0X00
    type: ro
  name: SMMU_CB0_PMCEID
  offset: '0x00010F20'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENSETx register, in the register
    map of a translation context bank. Enables any implemented event counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB0_PMCNTENSE
  offset: '0x00010F40'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENCLRx register, in the register
    map of a translation context bank. Disables any implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB0_PMCNTENCLR
  offset: '0x00010F44'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENSETx in the register map of a
    translation context bank. Enables the generation of interrupt requests on overflows
    from each implemented event counter
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB0_PMCNTENSET
  offset: '0x00010F48'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENCLRx in the register map of a
    translation context bank. Disables the generation of interrupt requests on overflows
    from each implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB0_PMINTENCLR
  offset: '0x00010F4C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMOVSCLRx register, in the register
    map of a translation context bank. Clears the state of the overflow bit for each
    implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB0_PMOVSCLR
  offset: '0x00010F50'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of PMOVSSETx, in the register map of a translation
    context bank. Sets the state of the overflow bit for each of the implemented event
    counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB0_PMOVSSET
  offset: '0x00010F58'
  type: wo
  width: 32
- default: '0x00000080'
  description: Provides the equivalent of the PMAUTHSTATUS register, in the register
    map of a translation context bank. Indicates the implemented debug features and
    provides the current values of the configuration inputs that determine the debug
    permissions
  field:
  - bits: '7'
    name: SNI
    type: ro
  - bits: '6'
    name: SNE
    type: ro
  - bits: '5'
    name: SI
    type: ro
  - bits: '4'
    name: SE
    type: ro
  - bits: '3'
    name: NSNI
    type: ro
  - bits: '2'
    name: NSNE
    type: ro
  - bits: '1'
    name: NSI
    type: ro
  - bits: '0'
    name: NSE
    type: ro
  name: SMMU_CB0_PMAUTHSTATUS
  offset: '0x00010FB8'
  type: ro
  width: 32
- default: '0x00000100'
  description: The System Control register provides the top level control of the translation
    system for the related Context bank.
  field:
  - bits: '29:28'
    name: NSCFG
    type: rw
  - bits: '27:26'
    name: WACFG
    type: rw
  - bits: '25:24'
    name: RACFG
    type: rw
  - bits: '23:22'
    name: SHCFG
    type: rw
  - bits: '21'
    name: FB
    type: rw
  - bits: '20'
    name: MTCFG
    type: rw
  - bits: '19:16'
    name: MEMATTR
    type: rw
  - bits: '15:14'
    name: TRANSIENTCFG
    type: rw
  - bits: '13'
    name: PTW
    type: rw
  - bits: '12'
    name: ASIDPNE
    type: ro
  - bits: '10'
    name: UWXN
    type: rw
  - bits: '9'
    name: WXN
    type: rw
  - bits: '8'
    name: HUPCF
    type: rw
  - bits: '7'
    name: CFCFG
    type: rw
  - bits: '6'
    name: CFIE
    type: rw
  - bits: '5'
    name: CFRE
    type: rw
  - bits: '4'
    name: E
    type: rw
  - bits: '3'
    name: AFFD
    type: rw
  - bits: '2'
    name: AFE
    type: rw
  - bits: '1'
    name: TRE
    type: rw
  - bits: '0'
    name: M
    type: rw
  name: SMMU_CB1_SCTLR
  offset: '0x00011000'
  type: mixed
  width: 32
- default: '0x00000003'
  description: The Auxillary Control register provides implementation specific configuration
    and control options.
  field:
  - bits: '1'
    name: CPRE
    type: rw
  - bits: '0'
    name: CMTLB
    type: rw
  name: SMMU_CB1_ACTLR
  offset: '0x00011004'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Transaction Resume is used to resume operation of a transaction
    that is stalled because of an existing fault condition.
  field:
  - bits: '0'
    name: TNR
    type: wo
  name: SMMU_CB1_RESUME
  offset: '0x00011008'
  type: wo
  width: 32
- default: '0x00000060'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '30'
    name: NSCFG1
    type: rw
  - bits: '17:15'
    name: SEP
    type: rw
  - bits: '14'
    name: NSCFG0
    type: rw
  - bits: '6'
    name: TBI1
    type: ro
  - bits: '5'
    name: TBI0
    type: ro
  - bits: '4'
    name: AS
    type: rw
  - bits: '2:0'
    name: PASIZE
    type: rw
  name: SMMU_CB1_TCR2
  offset: '0x00011010'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: ro
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB1_TTBR0_LOW
  offset: '0x00011020'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB1_TTBR0_HIGH
  offset: '0x00011024'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: rw
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB1_TTBR1_LOW
  offset: '0x00011028'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB1_TTBR1_HIGH
  offset: '0x0001102C'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '31'
    name: EAE
    type: rw
  - bits: '30'
    name: NSCFG1_TG1
    type: rw
  - bits: '29:28'
    name: SH1
    type: rw
  - bits: '27:26'
    name: ORGN1
    type: rw
  - bits: '25:24'
    name: IRGN1
    type: rw
  - bits: '23'
    name: EPD1
    type: rw
  - bits: '22'
    name: A1
    type: rw
  - bits: '21:19'
    name: T1SZ_5_3
    type: rw
  - bits: '18:16'
    name: T1SZ_2_0_PASIZE
    type: rw
  - bits: '14'
    name: NSCFG0_TG0
    type: rw
  - bits: '13:12'
    name: SH0
    type: rw
  - bits: '11:10'
    name: ORGN0
    type: rw
  - bits: '9:8'
    name: IRGN0
    type: rw
  - bits: '7'
    name: SL0_1_EPD0
    type: rw
  - bits: '6'
    name: SL0_0
    type: rw
  - bits: '5'
    name: PD1_T0SZ_5
    type: rw
  - bits: '4'
    name: S_PD0_T0SZ_4
    type: rw
  - bits: '3:0'
    name: T0SZ_3_0
    type: rw
  name: SMMU_CB1_TCR_LPAE
  offset: '0x00011030'
  type: rw
  width: 32
- default: '0x00000000'
  description: Identifies the current process identifier and the current address space
    identifier
  field:
  - bits: '31:8'
    name: PROCID
    type: rw
  - bits: '7:0'
    name: ASID
    type: rw
  name: SMMU_CB1_CONTEXTIDR
  offset: '0x00011034'
  type: rw
  width: 32
- default: '0x00000000'
  description: Primary region remap register if AArch32 short descriptor scheme is
    selected. Controls top-level mapping of the TEX, C, and B memory region attributes.
    Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64
    translation scheme is selected. Provide a revised version of the TEX-Remap system
    to redirect the selection of memory attributes from the translation table entries.
  field:
  - bits: '31'
    name: NOS7
    type: rw
  - bits: '30'
    name: NOS6
    type: rw
  - bits: '29'
    name: NOS5
    type: rw
  - bits: '28'
    name: NOS4
    type: rw
  - bits: '27'
    name: NOS3
    type: rw
  - bits: '26'
    name: NOS2
    type: rw
  - bits: '25'
    name: NOS1
    type: rw
  - bits: '24'
    name: NOS0
    type: rw
  - bits: '19'
    name: NS1
    type: rw
  - bits: '18'
    name: NS0
    type: rw
  - bits: '17'
    name: DS1
    type: rw
  - bits: '16'
    name: DS0
    type: rw
  - bits: '15:14'
    name: TR7
    type: rw
  - bits: '13:12'
    name: TR6
    type: rw
  - bits: '11:10'
    name: TR5
    type: rw
  - bits: '9:8'
    name: TR4
    type: rw
  - bits: '7:6'
    name: TR3
    type: rw
  - bits: '5:4'
    name: TR2
    type: rw
  - bits: '3:2'
    name: TR1
    type: rw
  - bits: '1:0'
    name: TR0
    type: rw
  name: SMMU_CB1_PRRR_MAIR0
  offset: '0x00011038'
  type: rw
  width: 32
- default: '0x00000000'
  description: Normal memory remap register if AArch32 short descriptor scheme is
    selected. Provides additional mapping controls for memory regions that are mapped
    as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection
    register when AArch32 Long descriptor scheme or AArch64 translation scheme is
    selected. Provide a revised version of the TEX-Remap system to redirect the selection
    of memory attributes from the translation table entries.
  field:
  - bits: '31:30'
    name: OR7
    type: rw
  - bits: '29:28'
    name: OR6
    type: rw
  - bits: '27:26'
    name: OR5
    type: rw
  - bits: '25:24'
    name: OR4
    type: rw
  - bits: '23:22'
    name: OR3
    type: rw
  - bits: '21:20'
    name: OR2
    type: rw
  - bits: '19:18'
    name: OR1
    type: rw
  - bits: '17:16'
    name: OR0
    type: rw
  - bits: '15:14'
    name: IR7
    type: rw
  - bits: '13:12'
    name: IR6
    type: rw
  - bits: '11:10'
    name: IR5
    type: rw
  - bits: '9:8'
    name: IR4
    type: rw
  - bits: '7:6'
    name: IR3
    type: rw
  - bits: '5:4'
    name: IR2
    type: rw
  - bits: '3:2'
    name: IR1
    type: rw
  - bits: '1:0'
    name: IR0
    type: rw
  name: SMMU_CB1_NMRR_MAIR1
  offset: '0x0001103C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides memory system fault status information.
  field:
  - bits: '31'
    name: MULTI
    type: wo
  - bits: '30'
    name: SS
    type: wo
  - bits: '10:9'
    name: FORMAT
    type: wo
  - bits: '8'
    name: UUT
    type: wo
  - bits: '7'
    name: ASF
    type: wo
  - bits: '6'
    name: TLBLKF
    type: wo
  - bits: '5'
    name: TLBMCF
    type: wo
  - bits: '4'
    name: EF
    type: wo
  - bits: '3'
    name: PF
    type: wo
  - bits: '2'
    name: AFF
    type: wo
  - bits: '1'
    name: TF
    type: wo
  name: SMMU_CB1_FSR
  offset: '0x00011058'
  type: wo
  width: 32
- default: '0x00000000'
  description: Restores the state of SMMU_CBn_FSR, after a reset, for example.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB1_FSRRESTORE
  offset: '0x0001105C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Holds the Lower input address bits [31:0] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB1_FAR_LOW
  offset: '0x00011060'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds the Upper input address bits [63:32] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '16:0'
    name: BITS
    type: rw
  name: SMMU_CB1_FAR_HIGH
  offset: '0x00011064'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds fault syndrome information about the memory access that caused
    a synchronous abort exception
  field:
  - bits: '19:16'
    name: S1CBNDX
    type: rw
  - bits: '11'
    name: AFR
    type: rw
  - bits: '10'
    name: PTWF
    type: rw
  - bits: '9'
    name: ATOF
    type: ro
  - bits: '8'
    name: NSATTR
    type: rw
  - bits: '6'
    name: IND
    type: rw
  - bits: '5'
    name: PNU
    type: rw
  - bits: '4'
    name: WNR
    type: rw
  - bits: '1:0'
    name: PLVL
    type: rw
  name: SMMU_CB1_FSYNR0
  offset: '0x00011068'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Lower bits [31:0] Register.
  field:
  - bits: '31:12'
    name: IPAFAR_L
    type: rw
  - bits: '11:0'
    name: FAR_RO
    type: ro
  name: SMMU_CB1_IPAFAR_LOW
  offset: '0x00011070'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Upper bits [63:32] Register
  field:
  - bits: '15:0'
    name: BITS
    type: rw
  name: SMMU_CB1_IPAFAR_HIGH
  offset: '0x00011074'
  type: rw
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB1_TLBIVA_LOW
  offset: '0x00011600'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB1_TLBIVA_HIGH
  offset: '0x00011604'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB1_TLBIVAA_LOW
  offset: '0x00011608'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB1_TLBIVAA_HIGH
  offset: '0x0001160C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the ASID provided
    as an argument
  field:
  - bits: '15:0'
    name: ASID
    type: wo
  name: SMMU_CB1_TLBIASID
  offset: '0x00011610'
  type: wo
  width: 32
- default: '0x00000000'
  description: 'Invalidates all of the unlocked TLB entries that are tagged as: i)
    Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank,
    for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure
    context banks.'
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB1_TLBIALL
  offset: '0x00011618'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB1_TLBIVAL_LOW
  offset: '0x00011620'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB1_TLBIVAL_HIGH
  offset: '0x00011624'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB1_TLBIVAAL_LOW
  offset: '0x00011628'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB1_TLBIVAAL_HIGH
  offset: '0x0001162C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB1_TLBIIPAS2_LOW
  offset: '0x00011630'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB1_TLBIIPAS2_HIGH
  offset: '0x00011634'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB1_TLBIIPAS2L_LOW
  offset: '0x00011638'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB1_TLBIIPAS2L_HIGH
  offset: '0x0001163C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Initiates a synchronization operation that ensures the completion of
    any TLB invalidate operations previously accepted in the corresponding translation
    context bank.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB1_TLBSYNC
  offset: '0x000117F0'
  type: wo
  width: 32
- default: '0x00000000'
  description: Indicates the status of any TLB maintenance operations issued before
    the most recent SMMU_CBn_TLBSYNC operation
  field:
  - bits: '0'
    name: SACTIVE
    type: ro
  name: SMMU_CB1_TLBSTATUS
  offset: '0x000117F4'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB1_PMEVCNTR0
  offset: '0x00011E00'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB1_PMEVCNTR1
  offset: '0x00011E04'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB1_PMEVCNTR2
  offset: '0x00011E08'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB1_PMEVCNTR3
  offset: '0x00011E0C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB1_PMEVTYPER0
  offset: '0x00011E80'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB1_PMEVTYPER1
  offset: '0x00011E84'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB1_PMEVTYPER2
  offset: '0x00011E88'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB1_PMEVTYPER3
  offset: '0x00011E8C'
  type: rw
  width: 32
- default: '0x00011F03'
  description: Provides a performance monitoring configuration register in the register
    map of a translation context bank. Provides Performance Monitoring Unit (PMU)
    configuration data.
  field:
  - bits: '31:24'
    name: NCG
    type: ro
  - bits: '19'
    name: UEN
    type: ro
  - bits: '16'
    name: EX
    type: ro
  - bits: '15'
    name: CCD
    type: ro
  - bits: '14'
    name: CC
    type: ro
  - bits: '13:8'
    name: SIZE
    type: ro
  - bits: '7:0'
    name: N
    type: ro
  name: SMMU_CB1_PMCFGR
  offset: '0x00011F00'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCR register, in the register map of
    a translation context bank. PMCR provides controls for the Performance Monitors.
  field:
  - bits: '31:24'
    name: IMP
    type: ro
  - bits: '4'
    name: X
    type: rw
  - bits: '1'
    name: P
    type: ro
  - bits: '0'
    name: E
    type: rw
  name: SMMU_CB1_PMCR
  offset: '0x00011F04'
  type: mixed
  width: 32
- default: '0x00030303'
  description: Provide the equivalent of the SMMU performance monitoring register
    map PMCEID0 register, in the register map of a translation context bank. Describes
    the event classes supported by the SMMU implementation.
  field:
  - bits: '17'
    name: EVENT0X12
    type: ro
  - bits: '16'
    name: EVENT0X11
    type: ro
  - bits: '15'
    name: EVENT0X10
    type: ro
  - bits: '9'
    name: EVENT0X0A
    type: ro
  - bits: '8'
    name: EVENT0X09
    type: ro
  - bits: '7'
    name: EVENT0X08
    type: ro
  - bits: '1'
    name: EVENT0X01
    type: ro
  - bits: '0'
    name: EVENT0X00
    type: ro
  name: SMMU_CB1_PMCEID
  offset: '0x00011F20'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENSETx register, in the register
    map of a translation context bank. Enables any implemented event counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB1_PMCNTENSE
  offset: '0x00011F40'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENCLRx register, in the register
    map of a translation context bank. Disables any implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB1_PMCNTENCLR
  offset: '0x00011F44'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENSETx in the register map of a
    translation context bank. Enables the generation of interrupt requests on overflows
    from each implemented event counter
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB1_PMCNTENSET
  offset: '0x00011F48'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENCLRx in the register map of a
    translation context bank. Disables the generation of interrupt requests on overflows
    from each implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB1_PMINTENCLR
  offset: '0x00011F4C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMOVSCLRx register, in the register
    map of a translation context bank. Clears the state of the overflow bit for each
    implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB1_PMOVSCLR
  offset: '0x00011F50'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of PMOVSSETx, in the register map of a translation
    context bank. Sets the state of the overflow bit for each of the implemented event
    counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB1_PMOVSSET
  offset: '0x00011F58'
  type: wo
  width: 32
- default: '0x00000080'
  description: Provides the equivalent of the PMAUTHSTATUS register, in the register
    map of a translation context bank. Indicates the implemented debug features and
    provides the current values of the configuration inputs that determine the debug
    permissions
  field:
  - bits: '7'
    name: SNI
    type: ro
  - bits: '6'
    name: SNE
    type: ro
  - bits: '5'
    name: SI
    type: ro
  - bits: '4'
    name: SE
    type: ro
  - bits: '3'
    name: NSNI
    type: ro
  - bits: '2'
    name: NSNE
    type: ro
  - bits: '1'
    name: NSI
    type: ro
  - bits: '0'
    name: NSE
    type: ro
  name: SMMU_CB1_PMAUTHSTATUS
  offset: '0x00011FB8'
  type: ro
  width: 32
- default: '0x00000100'
  description: The System Control register provides the top level control of the translation
    system for the related Context bank.
  field:
  - bits: '29:28'
    name: NSCFG
    type: rw
  - bits: '27:26'
    name: WACFG
    type: rw
  - bits: '25:24'
    name: RACFG
    type: rw
  - bits: '23:22'
    name: SHCFG
    type: rw
  - bits: '21'
    name: FB
    type: rw
  - bits: '20'
    name: MTCFG
    type: rw
  - bits: '19:16'
    name: MEMATTR
    type: rw
  - bits: '15:14'
    name: TRANSIENTCFG
    type: rw
  - bits: '13'
    name: PTW
    type: rw
  - bits: '12'
    name: ASIDPNE
    type: ro
  - bits: '10'
    name: UWXN
    type: rw
  - bits: '9'
    name: WXN
    type: rw
  - bits: '8'
    name: HUPCF
    type: rw
  - bits: '7'
    name: CFCFG
    type: rw
  - bits: '6'
    name: CFIE
    type: rw
  - bits: '5'
    name: CFRE
    type: rw
  - bits: '4'
    name: E
    type: rw
  - bits: '3'
    name: AFFD
    type: rw
  - bits: '2'
    name: AFE
    type: rw
  - bits: '1'
    name: TRE
    type: rw
  - bits: '0'
    name: M
    type: rw
  name: SMMU_CB2_SCTLR
  offset: '0x00012000'
  type: mixed
  width: 32
- default: '0x00000003'
  description: The Auxillary Control register provides implementation specific configuration
    and control options.
  field:
  - bits: '1'
    name: CPRE
    type: rw
  - bits: '0'
    name: CMTLB
    type: rw
  name: SMMU_CB2_ACTLR
  offset: '0x00012004'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Transaction Resume is used to resume operation of a transaction
    that is stalled because of an existing fault condition.
  field:
  - bits: '0'
    name: TNR
    type: wo
  name: SMMU_CB2_RESUME
  offset: '0x00012008'
  type: wo
  width: 32
- default: '0x00000060'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '30'
    name: NSCFG1
    type: rw
  - bits: '17:15'
    name: SEP
    type: rw
  - bits: '14'
    name: NSCFG0
    type: rw
  - bits: '6'
    name: TBI1
    type: ro
  - bits: '5'
    name: TBI0
    type: ro
  - bits: '4'
    name: AS
    type: rw
  - bits: '2:0'
    name: PASIZE
    type: rw
  name: SMMU_CB2_TCR2
  offset: '0x00012010'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: ro
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB2_TTBR0_LOW
  offset: '0x00012020'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB2_TTBR0_HIGH
  offset: '0x00012024'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: rw
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB2_TTBR1_LOW
  offset: '0x00012028'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB2_TTBR1_HIGH
  offset: '0x0001202C'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '31'
    name: EAE
    type: rw
  - bits: '30'
    name: NSCFG1_TG1
    type: rw
  - bits: '29:28'
    name: SH1
    type: rw
  - bits: '27:26'
    name: ORGN1
    type: rw
  - bits: '25:24'
    name: IRGN1
    type: rw
  - bits: '23'
    name: EPD1
    type: rw
  - bits: '22'
    name: A1
    type: rw
  - bits: '21:19'
    name: T1SZ_5_3
    type: rw
  - bits: '18:16'
    name: T1SZ_2_0_PASIZE
    type: rw
  - bits: '14'
    name: NSCFG0_TG0
    type: rw
  - bits: '13:12'
    name: SH0
    type: rw
  - bits: '11:10'
    name: ORGN0
    type: rw
  - bits: '9:8'
    name: IRGN0
    type: rw
  - bits: '7'
    name: SL0_1_EPD0
    type: rw
  - bits: '6'
    name: SL0_0
    type: rw
  - bits: '5'
    name: PD1_T0SZ_5
    type: rw
  - bits: '4'
    name: S_PD0_T0SZ_4
    type: rw
  - bits: '3:0'
    name: T0SZ_3_0
    type: rw
  name: SMMU_CB2_TCR_LPAE
  offset: '0x00012030'
  type: rw
  width: 32
- default: '0x00000000'
  description: Identifies the current process identifier and the current address space
    identifier
  field:
  - bits: '31:8'
    name: PROCID
    type: rw
  - bits: '7:0'
    name: ASID
    type: rw
  name: SMMU_CB2_CONTEXTIDR
  offset: '0x00012034'
  type: rw
  width: 32
- default: '0x00000000'
  description: Primary region remap register if AArch32 short descriptor scheme is
    selected. Controls top-level mapping of the TEX, C, and B memory region attributes.
    Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64
    translation scheme is selected. Provide a revised version of the TEX-Remap system
    to redirect the selection of memory attributes from the translation table entries.
  field:
  - bits: '31'
    name: NOS7
    type: rw
  - bits: '30'
    name: NOS6
    type: rw
  - bits: '29'
    name: NOS5
    type: rw
  - bits: '28'
    name: NOS4
    type: rw
  - bits: '27'
    name: NOS3
    type: rw
  - bits: '26'
    name: NOS2
    type: rw
  - bits: '25'
    name: NOS1
    type: rw
  - bits: '24'
    name: NOS0
    type: rw
  - bits: '19'
    name: NS1
    type: rw
  - bits: '18'
    name: NS0
    type: rw
  - bits: '17'
    name: DS1
    type: rw
  - bits: '16'
    name: DS0
    type: rw
  - bits: '15:14'
    name: TR7
    type: rw
  - bits: '13:12'
    name: TR6
    type: rw
  - bits: '11:10'
    name: TR5
    type: rw
  - bits: '9:8'
    name: TR4
    type: rw
  - bits: '7:6'
    name: TR3
    type: rw
  - bits: '5:4'
    name: TR2
    type: rw
  - bits: '3:2'
    name: TR1
    type: rw
  - bits: '1:0'
    name: TR0
    type: rw
  name: SMMU_CB2_PRRR_MAIR0
  offset: '0x00012038'
  type: rw
  width: 32
- default: '0x00000000'
  description: Normal memory remap register if AArch32 short descriptor scheme is
    selected. Provides additional mapping controls for memory regions that are mapped
    as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection
    register when AArch32 Long descriptor scheme or AArch64 translation scheme is
    selected. Provide a revised version of the TEX-Remap system to redirect the selection
    of memory attributes from the translation table entries.
  field:
  - bits: '31:30'
    name: OR7
    type: rw
  - bits: '29:28'
    name: OR6
    type: rw
  - bits: '27:26'
    name: OR5
    type: rw
  - bits: '25:24'
    name: OR4
    type: rw
  - bits: '23:22'
    name: OR3
    type: rw
  - bits: '21:20'
    name: OR2
    type: rw
  - bits: '19:18'
    name: OR1
    type: rw
  - bits: '17:16'
    name: OR0
    type: rw
  - bits: '15:14'
    name: IR7
    type: rw
  - bits: '13:12'
    name: IR6
    type: rw
  - bits: '11:10'
    name: IR5
    type: rw
  - bits: '9:8'
    name: IR4
    type: rw
  - bits: '7:6'
    name: IR3
    type: rw
  - bits: '5:4'
    name: IR2
    type: rw
  - bits: '3:2'
    name: IR1
    type: rw
  - bits: '1:0'
    name: IR0
    type: rw
  name: SMMU_CB2_NMRR_MAIR1
  offset: '0x0001203C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides memory system fault status information.
  field:
  - bits: '31'
    name: MULTI
    type: wo
  - bits: '30'
    name: SS
    type: wo
  - bits: '10:9'
    name: FORMAT
    type: wo
  - bits: '8'
    name: UUT
    type: wo
  - bits: '7'
    name: ASF
    type: wo
  - bits: '6'
    name: TLBLKF
    type: wo
  - bits: '5'
    name: TLBMCF
    type: wo
  - bits: '4'
    name: EF
    type: wo
  - bits: '3'
    name: PF
    type: wo
  - bits: '2'
    name: AFF
    type: wo
  - bits: '1'
    name: TF
    type: wo
  name: SMMU_CB2_FSR
  offset: '0x00012058'
  type: wo
  width: 32
- default: '0x00000000'
  description: Restores the state of SMMU_CBn_FSR, after a reset, for example.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB2_FSRRESTORE
  offset: '0x0001205C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Holds the Lower input address bits [31:0] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB2_FAR_LOW
  offset: '0x00012060'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds the Upper input address bits [63:32] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '16:0'
    name: BITS
    type: rw
  name: SMMU_CB2_FAR_HIGH
  offset: '0x00012064'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds fault syndrome information about the memory access that caused
    a synchronous abort exception
  field:
  - bits: '19:16'
    name: S1CBNDX
    type: rw
  - bits: '11'
    name: AFR
    type: rw
  - bits: '10'
    name: PTWF
    type: rw
  - bits: '9'
    name: ATOF
    type: ro
  - bits: '8'
    name: NSATTR
    type: rw
  - bits: '6'
    name: IND
    type: rw
  - bits: '5'
    name: PNU
    type: rw
  - bits: '4'
    name: WNR
    type: rw
  - bits: '1:0'
    name: PLVL
    type: rw
  name: SMMU_CB2_FSYNR0
  offset: '0x00012068'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Lower bits [31:0] Register.
  field:
  - bits: '31:12'
    name: IPAFAR_L
    type: rw
  - bits: '11:0'
    name: FAR_RO
    type: ro
  name: SMMU_CB2_IPAFAR_LOW
  offset: '0x00012070'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Upper bits [63:32] Register
  field:
  - bits: '15:0'
    name: BITS
    type: rw
  name: SMMU_CB2_IPAFAR_HIGH
  offset: '0x00012074'
  type: rw
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB2_TLBIVA_LOW
  offset: '0x00012600'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB2_TLBIVA_HIGH
  offset: '0x00012604'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB2_TLBIVAA_LOW
  offset: '0x00012608'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB2_TLBIVAA_HIGH
  offset: '0x0001260C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the ASID provided
    as an argument
  field:
  - bits: '15:0'
    name: ASID
    type: wo
  name: SMMU_CB2_TLBIASID
  offset: '0x00012610'
  type: wo
  width: 32
- default: '0x00000000'
  description: 'Invalidates all of the unlocked TLB entries that are tagged as: i)
    Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank,
    for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure
    context banks.'
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB2_TLBIALL
  offset: '0x00012618'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB2_TLBIVAL_LOW
  offset: '0x00012620'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB2_TLBIVAL_HIGH
  offset: '0x00012624'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB2_TLBIVAAL_LOW
  offset: '0x00012628'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB2_TLBIVAAL_HIGH
  offset: '0x0001262C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB2_TLBIIPAS2_LOW
  offset: '0x00012630'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB2_TLBIIPAS2_HIGH
  offset: '0x00012634'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB2_TLBIIPAS2L_LOW
  offset: '0x00012638'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB2_TLBIIPAS2L_HIGH
  offset: '0x0001263C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Initiates a synchronization operation that ensures the completion of
    any TLB invalidate operations previously accepted in the corresponding translation
    context bank.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB2_TLBSYNC
  offset: '0x000127F0'
  type: wo
  width: 32
- default: '0x00000000'
  description: Indicates the status of any TLB maintenance operations issued before
    the most recent SMMU_CBn_TLBSYNC operation
  field:
  - bits: '0'
    name: SACTIVE
    type: ro
  name: SMMU_CB2_TLBSTATUS
  offset: '0x000127F4'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB2_PMEVCNTR0
  offset: '0x00012E00'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB2_PMEVCNTR1
  offset: '0x00012E04'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB2_PMEVCNTR2
  offset: '0x00012E08'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB2_PMEVCNTR3
  offset: '0x00012E0C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB2_PMEVTYPER0
  offset: '0x00012E80'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB2_PMEVTYPER1
  offset: '0x00012E84'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB2_PMEVTYPER2
  offset: '0x00012E88'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB2_PMEVTYPER3
  offset: '0x00012E8C'
  type: rw
  width: 32
- default: '0x00011F03'
  description: Provides a performance monitoring configuration register in the register
    map of a translation context bank. Provides Performance Monitoring Unit (PMU)
    configuration data.
  field:
  - bits: '31:24'
    name: NCG
    type: ro
  - bits: '19'
    name: UEN
    type: ro
  - bits: '16'
    name: EX
    type: ro
  - bits: '15'
    name: CCD
    type: ro
  - bits: '14'
    name: CC
    type: ro
  - bits: '13:8'
    name: SIZE
    type: ro
  - bits: '7:0'
    name: N
    type: ro
  name: SMMU_CB2_PMCFGR
  offset: '0x00012F00'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCR register, in the register map of
    a translation context bank. PMCR provides controls for the Performance Monitors.
  field:
  - bits: '31:24'
    name: IMP
    type: ro
  - bits: '4'
    name: X
    type: rw
  - bits: '1'
    name: P
    type: ro
  - bits: '0'
    name: E
    type: rw
  name: SMMU_CB2_PMCR
  offset: '0x00012F04'
  type: mixed
  width: 32
- default: '0x00030303'
  description: Provide the equivalent of the SMMU performance monitoring register
    map PMCEID0 register, in the register map of a translation context bank. Describes
    the event classes supported by the SMMU implementation.
  field:
  - bits: '17'
    name: EVENT0X12
    type: ro
  - bits: '16'
    name: EVENT0X11
    type: ro
  - bits: '15'
    name: EVENT0X10
    type: ro
  - bits: '9'
    name: EVENT0X0A
    type: ro
  - bits: '8'
    name: EVENT0X09
    type: ro
  - bits: '7'
    name: EVENT0X08
    type: ro
  - bits: '1'
    name: EVENT0X01
    type: ro
  - bits: '0'
    name: EVENT0X00
    type: ro
  name: SMMU_CB2_PMCEID
  offset: '0x00012F20'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENSETx register, in the register
    map of a translation context bank. Enables any implemented event counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB2_PMCNTENSE
  offset: '0x00012F40'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENCLRx register, in the register
    map of a translation context bank. Disables any implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB2_PMCNTENCLR
  offset: '0x00012F44'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENSETx in the register map of a
    translation context bank. Enables the generation of interrupt requests on overflows
    from each implemented event counter
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB2_PMCNTENSET
  offset: '0x00012F48'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENCLRx in the register map of a
    translation context bank. Disables the generation of interrupt requests on overflows
    from each implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB2_PMINTENCLR
  offset: '0x00012F4C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMOVSCLRx register, in the register
    map of a translation context bank. Clears the state of the overflow bit for each
    implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB2_PMOVSCLR
  offset: '0x00012F50'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of PMOVSSETx, in the register map of a translation
    context bank. Sets the state of the overflow bit for each of the implemented event
    counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB2_PMOVSSET
  offset: '0x00012F58'
  type: wo
  width: 32
- default: '0x00000080'
  description: Provides the equivalent of the PMAUTHSTATUS register, in the register
    map of a translation context bank. Indicates the implemented debug features and
    provides the current values of the configuration inputs that determine the debug
    permissions
  field:
  - bits: '7'
    name: SNI
    type: ro
  - bits: '6'
    name: SNE
    type: ro
  - bits: '5'
    name: SI
    type: ro
  - bits: '4'
    name: SE
    type: ro
  - bits: '3'
    name: NSNI
    type: ro
  - bits: '2'
    name: NSNE
    type: ro
  - bits: '1'
    name: NSI
    type: ro
  - bits: '0'
    name: NSE
    type: ro
  name: SMMU_CB2_PMAUTHSTATUS
  offset: '0x00012FB8'
  type: ro
  width: 32
- default: '0x00000100'
  description: The System Control register provides the top level control of the translation
    system for the related Context bank.
  field:
  - bits: '29:28'
    name: NSCFG
    type: rw
  - bits: '27:26'
    name: WACFG
    type: rw
  - bits: '25:24'
    name: RACFG
    type: rw
  - bits: '23:22'
    name: SHCFG
    type: rw
  - bits: '21'
    name: FB
    type: rw
  - bits: '20'
    name: MTCFG
    type: rw
  - bits: '19:16'
    name: MEMATTR
    type: rw
  - bits: '15:14'
    name: TRANSIENTCFG
    type: rw
  - bits: '13'
    name: PTW
    type: rw
  - bits: '12'
    name: ASIDPNE
    type: ro
  - bits: '10'
    name: UWXN
    type: rw
  - bits: '9'
    name: WXN
    type: rw
  - bits: '8'
    name: HUPCF
    type: rw
  - bits: '7'
    name: CFCFG
    type: rw
  - bits: '6'
    name: CFIE
    type: rw
  - bits: '5'
    name: CFRE
    type: rw
  - bits: '4'
    name: E
    type: rw
  - bits: '3'
    name: AFFD
    type: rw
  - bits: '2'
    name: AFE
    type: rw
  - bits: '1'
    name: TRE
    type: rw
  - bits: '0'
    name: M
    type: rw
  name: SMMU_CB3_SCTLR
  offset: '0x00013000'
  type: mixed
  width: 32
- default: '0x00000003'
  description: The Auxillary Control register provides implementation specific configuration
    and control options.
  field:
  - bits: '1'
    name: CPRE
    type: rw
  - bits: '0'
    name: CMTLB
    type: rw
  name: SMMU_CB3_ACTLR
  offset: '0x00013004'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Transaction Resume is used to resume operation of a transaction
    that is stalled because of an existing fault condition.
  field:
  - bits: '0'
    name: TNR
    type: wo
  name: SMMU_CB3_RESUME
  offset: '0x00013008'
  type: wo
  width: 32
- default: '0x00000060'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '30'
    name: NSCFG1
    type: rw
  - bits: '17:15'
    name: SEP
    type: rw
  - bits: '14'
    name: NSCFG0
    type: rw
  - bits: '6'
    name: TBI1
    type: ro
  - bits: '5'
    name: TBI0
    type: ro
  - bits: '4'
    name: AS
    type: rw
  - bits: '2:0'
    name: PASIZE
    type: rw
  name: SMMU_CB3_TCR2
  offset: '0x00013010'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: ro
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB3_TTBR0_LOW
  offset: '0x00013020'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB3_TTBR0_HIGH
  offset: '0x00013024'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: rw
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB3_TTBR1_LOW
  offset: '0x00013028'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB3_TTBR1_HIGH
  offset: '0x0001302C'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '31'
    name: EAE
    type: rw
  - bits: '30'
    name: NSCFG1_TG1
    type: rw
  - bits: '29:28'
    name: SH1
    type: rw
  - bits: '27:26'
    name: ORGN1
    type: rw
  - bits: '25:24'
    name: IRGN1
    type: rw
  - bits: '23'
    name: EPD1
    type: rw
  - bits: '22'
    name: A1
    type: rw
  - bits: '21:19'
    name: T1SZ_5_3
    type: rw
  - bits: '18:16'
    name: T1SZ_2_0_PASIZE
    type: rw
  - bits: '14'
    name: NSCFG0_TG0
    type: rw
  - bits: '13:12'
    name: SH0
    type: rw
  - bits: '11:10'
    name: ORGN0
    type: rw
  - bits: '9:8'
    name: IRGN0
    type: rw
  - bits: '7'
    name: SL0_1_EPD0
    type: rw
  - bits: '6'
    name: SL0_0
    type: rw
  - bits: '5'
    name: PD1_T0SZ_5
    type: rw
  - bits: '4'
    name: S_PD0_T0SZ_4
    type: rw
  - bits: '3:0'
    name: T0SZ_3_0
    type: rw
  name: SMMU_CB3_TCR_LPAE
  offset: '0x00013030'
  type: rw
  width: 32
- default: '0x00000000'
  description: Identifies the current process identifier and the current address space
    identifier
  field:
  - bits: '31:8'
    name: PROCID
    type: rw
  - bits: '7:0'
    name: ASID
    type: rw
  name: SMMU_CB3_CONTEXTIDR
  offset: '0x00013034'
  type: rw
  width: 32
- default: '0x00000000'
  description: Primary region remap register if AArch32 short descriptor scheme is
    selected. Controls top-level mapping of the TEX, C, and B memory region attributes.
    Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64
    translation scheme is selected. Provide a revised version of the TEX-Remap system
    to redirect the selection of memory attributes from the translation table entries.
  field:
  - bits: '31'
    name: NOS7
    type: rw
  - bits: '30'
    name: NOS6
    type: rw
  - bits: '29'
    name: NOS5
    type: rw
  - bits: '28'
    name: NOS4
    type: rw
  - bits: '27'
    name: NOS3
    type: rw
  - bits: '26'
    name: NOS2
    type: rw
  - bits: '25'
    name: NOS1
    type: rw
  - bits: '24'
    name: NOS0
    type: rw
  - bits: '19'
    name: NS1
    type: rw
  - bits: '18'
    name: NS0
    type: rw
  - bits: '17'
    name: DS1
    type: rw
  - bits: '16'
    name: DS0
    type: rw
  - bits: '15:14'
    name: TR7
    type: rw
  - bits: '13:12'
    name: TR6
    type: rw
  - bits: '11:10'
    name: TR5
    type: rw
  - bits: '9:8'
    name: TR4
    type: rw
  - bits: '7:6'
    name: TR3
    type: rw
  - bits: '5:4'
    name: TR2
    type: rw
  - bits: '3:2'
    name: TR1
    type: rw
  - bits: '1:0'
    name: TR0
    type: rw
  name: SMMU_CB3_PRRR_MAIR0
  offset: '0x00013038'
  type: rw
  width: 32
- default: '0x00000000'
  description: Normal memory remap register if AArch32 short descriptor scheme is
    selected. Provides additional mapping controls for memory regions that are mapped
    as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection
    register when AArch32 Long descriptor scheme or AArch64 translation scheme is
    selected. Provide a revised version of the TEX-Remap system to redirect the selection
    of memory attributes from the translation table entries.
  field:
  - bits: '31:30'
    name: OR7
    type: rw
  - bits: '29:28'
    name: OR6
    type: rw
  - bits: '27:26'
    name: OR5
    type: rw
  - bits: '25:24'
    name: OR4
    type: rw
  - bits: '23:22'
    name: OR3
    type: rw
  - bits: '21:20'
    name: OR2
    type: rw
  - bits: '19:18'
    name: OR1
    type: rw
  - bits: '17:16'
    name: OR0
    type: rw
  - bits: '15:14'
    name: IR7
    type: rw
  - bits: '13:12'
    name: IR6
    type: rw
  - bits: '11:10'
    name: IR5
    type: rw
  - bits: '9:8'
    name: IR4
    type: rw
  - bits: '7:6'
    name: IR3
    type: rw
  - bits: '5:4'
    name: IR2
    type: rw
  - bits: '3:2'
    name: IR1
    type: rw
  - bits: '1:0'
    name: IR0
    type: rw
  name: SMMU_CB3_NMRR_MAIR1
  offset: '0x0001303C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides memory system fault status information.
  field:
  - bits: '31'
    name: MULTI
    type: wo
  - bits: '30'
    name: SS
    type: wo
  - bits: '10:9'
    name: FORMAT
    type: wo
  - bits: '8'
    name: UUT
    type: wo
  - bits: '7'
    name: ASF
    type: wo
  - bits: '6'
    name: TLBLKF
    type: wo
  - bits: '5'
    name: TLBMCF
    type: wo
  - bits: '4'
    name: EF
    type: wo
  - bits: '3'
    name: PF
    type: wo
  - bits: '2'
    name: AFF
    type: wo
  - bits: '1'
    name: TF
    type: wo
  name: SMMU_CB3_FSR
  offset: '0x00013058'
  type: wo
  width: 32
- default: '0x00000000'
  description: Restores the state of SMMU_CBn_FSR, after a reset, for example.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB3_FSRRESTORE
  offset: '0x0001305C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Holds the Lower input address bits [31:0] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB3_FAR_LOW
  offset: '0x00013060'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds the Upper input address bits [63:32] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '16:0'
    name: BITS
    type: rw
  name: SMMU_CB3_FAR_HIGH
  offset: '0x00013064'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds fault syndrome information about the memory access that caused
    a synchronous abort exception
  field:
  - bits: '19:16'
    name: S1CBNDX
    type: rw
  - bits: '11'
    name: AFR
    type: rw
  - bits: '10'
    name: PTWF
    type: rw
  - bits: '9'
    name: ATOF
    type: ro
  - bits: '8'
    name: NSATTR
    type: rw
  - bits: '6'
    name: IND
    type: rw
  - bits: '5'
    name: PNU
    type: rw
  - bits: '4'
    name: WNR
    type: rw
  - bits: '1:0'
    name: PLVL
    type: rw
  name: SMMU_CB3_FSYNR0
  offset: '0x00013068'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Lower bits [31:0] Register.
  field:
  - bits: '31:12'
    name: IPAFAR_L
    type: rw
  - bits: '11:0'
    name: FAR_RO
    type: ro
  name: SMMU_CB3_IPAFAR_LOW
  offset: '0x00013070'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Upper bits [63:32] Register
  field:
  - bits: '15:0'
    name: BITS
    type: rw
  name: SMMU_CB3_IPAFAR_HIGH
  offset: '0x00013074'
  type: rw
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB3_TLBIVA_LOW
  offset: '0x00013600'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB3_TLBIVA_HIGH
  offset: '0x00013604'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB3_TLBIVAA_LOW
  offset: '0x00013608'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB3_TLBIVAA_HIGH
  offset: '0x0001360C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the ASID provided
    as an argument
  field:
  - bits: '15:0'
    name: ASID
    type: wo
  name: SMMU_CB3_TLBIASID
  offset: '0x00013610'
  type: wo
  width: 32
- default: '0x00000000'
  description: 'Invalidates all of the unlocked TLB entries that are tagged as: i)
    Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank,
    for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure
    context banks.'
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB3_TLBIALL
  offset: '0x00013618'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB3_TLBIVAL_LOW
  offset: '0x00013620'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB3_TLBIVAL_HIGH
  offset: '0x00013624'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB3_TLBIVAAL_LOW
  offset: '0x00013628'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB3_TLBIVAAL_HIGH
  offset: '0x0001362C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB3_TLBIIPAS2_LOW
  offset: '0x00013630'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB3_TLBIIPAS2_HIGH
  offset: '0x00013634'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB3_TLBIIPAS2L_LOW
  offset: '0x00013638'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB3_TLBIIPAS2L_HIGH
  offset: '0x0001363C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Initiates a synchronization operation that ensures the completion of
    any TLB invalidate operations previously accepted in the corresponding translation
    context bank.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB3_TLBSYNC
  offset: '0x000137F0'
  type: wo
  width: 32
- default: '0x00000000'
  description: Indicates the status of any TLB maintenance operations issued before
    the most recent SMMU_CBn_TLBSYNC operation
  field:
  - bits: '0'
    name: SACTIVE
    type: ro
  name: SMMU_CB3_TLBSTATUS
  offset: '0x000137F4'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB3_PMEVCNTR0
  offset: '0x00013E00'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB3_PMEVCNTR1
  offset: '0x00013E04'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB3_PMEVCNTR2
  offset: '0x00013E08'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB3_PMEVCNTR3
  offset: '0x00013E0C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB3_PMEVTYPER0
  offset: '0x00013E80'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB3_PMEVTYPER1
  offset: '0x00013E84'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB3_PMEVTYPER2
  offset: '0x00013E88'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB3_PMEVTYPER3
  offset: '0x00013E8C'
  type: rw
  width: 32
- default: '0x00011F03'
  description: Provides a performance monitoring configuration register in the register
    map of a translation context bank. Provides Performance Monitoring Unit (PMU)
    configuration data.
  field:
  - bits: '31:24'
    name: NCG
    type: ro
  - bits: '19'
    name: UEN
    type: ro
  - bits: '16'
    name: EX
    type: ro
  - bits: '15'
    name: CCD
    type: ro
  - bits: '14'
    name: CC
    type: ro
  - bits: '13:8'
    name: SIZE
    type: ro
  - bits: '7:0'
    name: N
    type: ro
  name: SMMU_CB3_PMCFGR
  offset: '0x00013F00'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCR register, in the register map of
    a translation context bank. PMCR provides controls for the Performance Monitors.
  field:
  - bits: '31:24'
    name: IMP
    type: ro
  - bits: '4'
    name: X
    type: rw
  - bits: '1'
    name: P
    type: ro
  - bits: '0'
    name: E
    type: rw
  name: SMMU_CB3_PMCR
  offset: '0x00013F04'
  type: mixed
  width: 32
- default: '0x00030303'
  description: Provide the equivalent of the SMMU performance monitoring register
    map PMCEID0 register, in the register map of a translation context bank. Describes
    the event classes supported by the SMMU implementation.
  field:
  - bits: '17'
    name: EVENT0X12
    type: ro
  - bits: '16'
    name: EVENT0X11
    type: ro
  - bits: '15'
    name: EVENT0X10
    type: ro
  - bits: '9'
    name: EVENT0X0A
    type: ro
  - bits: '8'
    name: EVENT0X09
    type: ro
  - bits: '7'
    name: EVENT0X08
    type: ro
  - bits: '1'
    name: EVENT0X01
    type: ro
  - bits: '0'
    name: EVENT0X00
    type: ro
  name: SMMU_CB3_PMCEID
  offset: '0x00013F20'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENSETx register, in the register
    map of a translation context bank. Enables any implemented event counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB3_PMCNTENSE
  offset: '0x00013F40'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENCLRx register, in the register
    map of a translation context bank. Disables any implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB3_PMCNTENCLR
  offset: '0x00013F44'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENSETx in the register map of a
    translation context bank. Enables the generation of interrupt requests on overflows
    from each implemented event counter
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB3_PMCNTENSET
  offset: '0x00013F48'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENCLRx in the register map of a
    translation context bank. Disables the generation of interrupt requests on overflows
    from each implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB3_PMINTENCLR
  offset: '0x00013F4C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMOVSCLRx register, in the register
    map of a translation context bank. Clears the state of the overflow bit for each
    implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB3_PMOVSCLR
  offset: '0x00013F50'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of PMOVSSETx, in the register map of a translation
    context bank. Sets the state of the overflow bit for each of the implemented event
    counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB3_PMOVSSET
  offset: '0x00013F58'
  type: wo
  width: 32
- default: '0x00000080'
  description: Provides the equivalent of the PMAUTHSTATUS register, in the register
    map of a translation context bank. Indicates the implemented debug features and
    provides the current values of the configuration inputs that determine the debug
    permissions
  field:
  - bits: '7'
    name: SNI
    type: ro
  - bits: '6'
    name: SNE
    type: ro
  - bits: '5'
    name: SI
    type: ro
  - bits: '4'
    name: SE
    type: ro
  - bits: '3'
    name: NSNI
    type: ro
  - bits: '2'
    name: NSNE
    type: ro
  - bits: '1'
    name: NSI
    type: ro
  - bits: '0'
    name: NSE
    type: ro
  name: SMMU_CB3_PMAUTHSTATUS
  offset: '0x00013FB8'
  type: ro
  width: 32
- default: '0x00000100'
  description: The System Control register provides the top level control of the translation
    system for the related Context bank.
  field:
  - bits: '29:28'
    name: NSCFG
    type: rw
  - bits: '27:26'
    name: WACFG
    type: rw
  - bits: '25:24'
    name: RACFG
    type: rw
  - bits: '23:22'
    name: SHCFG
    type: rw
  - bits: '21'
    name: FB
    type: rw
  - bits: '20'
    name: MTCFG
    type: rw
  - bits: '19:16'
    name: MEMATTR
    type: rw
  - bits: '15:14'
    name: TRANSIENTCFG
    type: rw
  - bits: '13'
    name: PTW
    type: rw
  - bits: '12'
    name: ASIDPNE
    type: ro
  - bits: '10'
    name: UWXN
    type: rw
  - bits: '9'
    name: WXN
    type: rw
  - bits: '8'
    name: HUPCF
    type: rw
  - bits: '7'
    name: CFCFG
    type: rw
  - bits: '6'
    name: CFIE
    type: rw
  - bits: '5'
    name: CFRE
    type: rw
  - bits: '4'
    name: E
    type: rw
  - bits: '3'
    name: AFFD
    type: rw
  - bits: '2'
    name: AFE
    type: rw
  - bits: '1'
    name: TRE
    type: rw
  - bits: '0'
    name: M
    type: rw
  name: SMMU_CB4_SCTLR
  offset: '0x00014000'
  type: mixed
  width: 32
- default: '0x00000003'
  description: The Auxillary Control register provides implementation specific configuration
    and control options.
  field:
  - bits: '1'
    name: CPRE
    type: rw
  - bits: '0'
    name: CMTLB
    type: rw
  name: SMMU_CB4_ACTLR
  offset: '0x00014004'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Transaction Resume is used to resume operation of a transaction
    that is stalled because of an existing fault condition.
  field:
  - bits: '0'
    name: TNR
    type: wo
  name: SMMU_CB4_RESUME
  offset: '0x00014008'
  type: wo
  width: 32
- default: '0x00000060'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '30'
    name: NSCFG1
    type: rw
  - bits: '17:15'
    name: SEP
    type: rw
  - bits: '14'
    name: NSCFG0
    type: rw
  - bits: '6'
    name: TBI1
    type: ro
  - bits: '5'
    name: TBI0
    type: ro
  - bits: '4'
    name: AS
    type: rw
  - bits: '2:0'
    name: PASIZE
    type: rw
  name: SMMU_CB4_TCR2
  offset: '0x00014010'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: ro
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB4_TTBR0_LOW
  offset: '0x00014020'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB4_TTBR0_HIGH
  offset: '0x00014024'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: rw
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB4_TTBR1_LOW
  offset: '0x00014028'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB4_TTBR1_HIGH
  offset: '0x0001402C'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '31'
    name: EAE
    type: rw
  - bits: '30'
    name: NSCFG1_TG1
    type: rw
  - bits: '29:28'
    name: SH1
    type: rw
  - bits: '27:26'
    name: ORGN1
    type: rw
  - bits: '25:24'
    name: IRGN1
    type: rw
  - bits: '23'
    name: EPD1
    type: rw
  - bits: '22'
    name: A1
    type: rw
  - bits: '21:19'
    name: T1SZ_5_3
    type: rw
  - bits: '18:16'
    name: T1SZ_2_0_PASIZE
    type: rw
  - bits: '14'
    name: NSCFG0_TG0
    type: rw
  - bits: '13:12'
    name: SH0
    type: rw
  - bits: '11:10'
    name: ORGN0
    type: rw
  - bits: '9:8'
    name: IRGN0
    type: rw
  - bits: '7'
    name: SL0_1_EPD0
    type: rw
  - bits: '6'
    name: SL0_0
    type: rw
  - bits: '5'
    name: PD1_T0SZ_5
    type: rw
  - bits: '4'
    name: S_PD0_T0SZ_4
    type: rw
  - bits: '3:0'
    name: T0SZ_3_0
    type: rw
  name: SMMU_CB4_TCR_LPAE
  offset: '0x00014030'
  type: rw
  width: 32
- default: '0x00000000'
  description: Identifies the current process identifier and the current address space
    identifier
  field:
  - bits: '31:8'
    name: PROCID
    type: rw
  - bits: '7:0'
    name: ASID
    type: rw
  name: SMMU_CB4_CONTEXTIDR
  offset: '0x00014034'
  type: rw
  width: 32
- default: '0x00000000'
  description: Primary region remap register if AArch32 short descriptor scheme is
    selected. Controls top-level mapping of the TEX, C, and B memory region attributes.
    Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64
    translation scheme is selected. Provide a revised version of the TEX-Remap system
    to redirect the selection of memory attributes from the translation table entries.
  field:
  - bits: '31'
    name: NOS7
    type: rw
  - bits: '30'
    name: NOS6
    type: rw
  - bits: '29'
    name: NOS5
    type: rw
  - bits: '28'
    name: NOS4
    type: rw
  - bits: '27'
    name: NOS3
    type: rw
  - bits: '26'
    name: NOS2
    type: rw
  - bits: '25'
    name: NOS1
    type: rw
  - bits: '24'
    name: NOS0
    type: rw
  - bits: '19'
    name: NS1
    type: rw
  - bits: '18'
    name: NS0
    type: rw
  - bits: '17'
    name: DS1
    type: rw
  - bits: '16'
    name: DS0
    type: rw
  - bits: '15:14'
    name: TR7
    type: rw
  - bits: '13:12'
    name: TR6
    type: rw
  - bits: '11:10'
    name: TR5
    type: rw
  - bits: '9:8'
    name: TR4
    type: rw
  - bits: '7:6'
    name: TR3
    type: rw
  - bits: '5:4'
    name: TR2
    type: rw
  - bits: '3:2'
    name: TR1
    type: rw
  - bits: '1:0'
    name: TR0
    type: rw
  name: SMMU_CB4_PRRR_MAIR0
  offset: '0x00014038'
  type: rw
  width: 32
- default: '0x00000000'
  description: Normal memory remap register if AArch32 short descriptor scheme is
    selected. Provides additional mapping controls for memory regions that are mapped
    as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection
    register when AArch32 Long descriptor scheme or AArch64 translation scheme is
    selected. Provide a revised version of the TEX-Remap system to redirect the selection
    of memory attributes from the translation table entries.
  field:
  - bits: '31:30'
    name: OR7
    type: rw
  - bits: '29:28'
    name: OR6
    type: rw
  - bits: '27:26'
    name: OR5
    type: rw
  - bits: '25:24'
    name: OR4
    type: rw
  - bits: '23:22'
    name: OR3
    type: rw
  - bits: '21:20'
    name: OR2
    type: rw
  - bits: '19:18'
    name: OR1
    type: rw
  - bits: '17:16'
    name: OR0
    type: rw
  - bits: '15:14'
    name: IR7
    type: rw
  - bits: '13:12'
    name: IR6
    type: rw
  - bits: '11:10'
    name: IR5
    type: rw
  - bits: '9:8'
    name: IR4
    type: rw
  - bits: '7:6'
    name: IR3
    type: rw
  - bits: '5:4'
    name: IR2
    type: rw
  - bits: '3:2'
    name: IR1
    type: rw
  - bits: '1:0'
    name: IR0
    type: rw
  name: SMMU_CB4_NMRR_MAIR1
  offset: '0x0001403C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides memory system fault status information.
  field:
  - bits: '31'
    name: MULTI
    type: wo
  - bits: '30'
    name: SS
    type: wo
  - bits: '10:9'
    name: FORMAT
    type: wo
  - bits: '8'
    name: UUT
    type: wo
  - bits: '7'
    name: ASF
    type: wo
  - bits: '6'
    name: TLBLKF
    type: wo
  - bits: '5'
    name: TLBMCF
    type: wo
  - bits: '4'
    name: EF
    type: wo
  - bits: '3'
    name: PF
    type: wo
  - bits: '2'
    name: AFF
    type: wo
  - bits: '1'
    name: TF
    type: wo
  name: SMMU_CB4_FSR
  offset: '0x00014058'
  type: wo
  width: 32
- default: '0x00000000'
  description: Restores the state of SMMU_CBn_FSR, after a reset, for example.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB4_FSRRESTORE
  offset: '0x0001405C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Holds the Lower input address bits [31:0] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB4_FAR_LOW
  offset: '0x00014060'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds the Upper input address bits [63:32] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '16:0'
    name: BITS
    type: rw
  name: SMMU_CB4_FAR_HIGH
  offset: '0x00014064'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds fault syndrome information about the memory access that caused
    a synchronous abort exception
  field:
  - bits: '19:16'
    name: S1CBNDX
    type: rw
  - bits: '11'
    name: AFR
    type: rw
  - bits: '10'
    name: PTWF
    type: rw
  - bits: '9'
    name: ATOF
    type: ro
  - bits: '8'
    name: NSATTR
    type: rw
  - bits: '6'
    name: IND
    type: rw
  - bits: '5'
    name: PNU
    type: rw
  - bits: '4'
    name: WNR
    type: rw
  - bits: '1:0'
    name: PLVL
    type: rw
  name: SMMU_CB4_FSYNR0
  offset: '0x00014068'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Lower bits [31:0] Register.
  field:
  - bits: '31:12'
    name: IPAFAR_L
    type: rw
  - bits: '11:0'
    name: FAR_RO
    type: ro
  name: SMMU_CB4_IPAFAR_LOW
  offset: '0x00014070'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Upper bits [63:32] Register
  field:
  - bits: '15:0'
    name: BITS
    type: rw
  name: SMMU_CB4_IPAFAR_HIGH
  offset: '0x00014074'
  type: rw
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB4_TLBIVA_LOW
  offset: '0x00014600'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB4_TLBIVA_HIGH
  offset: '0x00014604'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB4_TLBIVAA_LOW
  offset: '0x00014608'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB4_TLBIVAA_HIGH
  offset: '0x0001460C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the ASID provided
    as an argument
  field:
  - bits: '15:0'
    name: ASID
    type: wo
  name: SMMU_CB4_TLBIASID
  offset: '0x00014610'
  type: wo
  width: 32
- default: '0x00000000'
  description: 'Invalidates all of the unlocked TLB entries that are tagged as: i)
    Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank,
    for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure
    context banks.'
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB4_TLBIALL
  offset: '0x00014618'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB4_TLBIVAL_LOW
  offset: '0x00014620'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB4_TLBIVAL_HIGH
  offset: '0x00014624'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB4_TLBIVAAL_LOW
  offset: '0x00014628'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB4_TLBIVAAL_HIGH
  offset: '0x0001462C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB4_TLBIIPAS2_LOW
  offset: '0x00014630'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB4_TLBIIPAS2_HIGH
  offset: '0x00014634'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB4_TLBIIPAS2L_LOW
  offset: '0x00014638'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB4_TLBIIPAS2L_HIGH
  offset: '0x0001463C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Initiates a synchronization operation that ensures the completion of
    any TLB invalidate operations previously accepted in the corresponding translation
    context bank.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB4_TLBSYNC
  offset: '0x000147F0'
  type: wo
  width: 32
- default: '0x00000000'
  description: Indicates the status of any TLB maintenance operations issued before
    the most recent SMMU_CBn_TLBSYNC operation
  field:
  - bits: '0'
    name: SACTIVE
    type: ro
  name: SMMU_CB4_TLBSTATUS
  offset: '0x000147F4'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB4_PMEVCNTR0
  offset: '0x00014E00'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB4_PMEVCNTR1
  offset: '0x00014E04'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB4_PMEVCNTR2
  offset: '0x00014E08'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB4_PMEVCNTR3
  offset: '0x00014E0C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB4_PMEVTYPER0
  offset: '0x00014E80'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB4_PMEVTYPER1
  offset: '0x00014E84'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB4_PMEVTYPER2
  offset: '0x00014E88'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB4_PMEVTYPER3
  offset: '0x00014E8C'
  type: rw
  width: 32
- default: '0x00011F03'
  description: Provides a performance monitoring configuration register in the register
    map of a translation context bank. Provides Performance Monitoring Unit (PMU)
    configuration data.
  field:
  - bits: '31:24'
    name: NCG
    type: ro
  - bits: '19'
    name: UEN
    type: ro
  - bits: '16'
    name: EX
    type: ro
  - bits: '15'
    name: CCD
    type: ro
  - bits: '14'
    name: CC
    type: ro
  - bits: '13:8'
    name: SIZE
    type: ro
  - bits: '7:0'
    name: N
    type: ro
  name: SMMU_CB4_PMCFGR
  offset: '0x00014F00'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCR register, in the register map of
    a translation context bank. PMCR provides controls for the Performance Monitors.
  field:
  - bits: '31:24'
    name: IMP
    type: ro
  - bits: '4'
    name: X
    type: rw
  - bits: '1'
    name: P
    type: ro
  - bits: '0'
    name: E
    type: rw
  name: SMMU_CB4_PMCR
  offset: '0x00014F04'
  type: mixed
  width: 32
- default: '0x00030303'
  description: Provide the equivalent of the SMMU performance monitoring register
    map PMCEID0 register, in the register map of a translation context bank. Describes
    the event classes supported by the SMMU implementation.
  field:
  - bits: '17'
    name: EVENT0X12
    type: ro
  - bits: '16'
    name: EVENT0X11
    type: ro
  - bits: '15'
    name: EVENT0X10
    type: ro
  - bits: '9'
    name: EVENT0X0A
    type: ro
  - bits: '8'
    name: EVENT0X09
    type: ro
  - bits: '7'
    name: EVENT0X08
    type: ro
  - bits: '1'
    name: EVENT0X01
    type: ro
  - bits: '0'
    name: EVENT0X00
    type: ro
  name: SMMU_CB4_PMCEID
  offset: '0x00014F20'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENSETx register, in the register
    map of a translation context bank. Enables any implemented event counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB4_PMCNTENSE
  offset: '0x00014F40'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENCLRx register, in the register
    map of a translation context bank. Disables any implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB4_PMCNTENCLR
  offset: '0x00014F44'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENSETx in the register map of a
    translation context bank. Enables the generation of interrupt requests on overflows
    from each implemented event counter
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB4_PMCNTENSET
  offset: '0x00014F48'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENCLRx in the register map of a
    translation context bank. Disables the generation of interrupt requests on overflows
    from each implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB4_PMINTENCLR
  offset: '0x00014F4C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMOVSCLRx register, in the register
    map of a translation context bank. Clears the state of the overflow bit for each
    implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB4_PMOVSCLR
  offset: '0x00014F50'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of PMOVSSETx, in the register map of a translation
    context bank. Sets the state of the overflow bit for each of the implemented event
    counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB4_PMOVSSET
  offset: '0x00014F58'
  type: wo
  width: 32
- default: '0x00000080'
  description: Provides the equivalent of the PMAUTHSTATUS register, in the register
    map of a translation context bank. Indicates the implemented debug features and
    provides the current values of the configuration inputs that determine the debug
    permissions
  field:
  - bits: '7'
    name: SNI
    type: ro
  - bits: '6'
    name: SNE
    type: ro
  - bits: '5'
    name: SI
    type: ro
  - bits: '4'
    name: SE
    type: ro
  - bits: '3'
    name: NSNI
    type: ro
  - bits: '2'
    name: NSNE
    type: ro
  - bits: '1'
    name: NSI
    type: ro
  - bits: '0'
    name: NSE
    type: ro
  name: SMMU_CB4_PMAUTHSTATUS
  offset: '0x00014FB8'
  type: ro
  width: 32
- default: '0x00000100'
  description: The System Control register provides the top level control of the translation
    system for the related Context bank.
  field:
  - bits: '29:28'
    name: NSCFG
    type: rw
  - bits: '27:26'
    name: WACFG
    type: rw
  - bits: '25:24'
    name: RACFG
    type: rw
  - bits: '23:22'
    name: SHCFG
    type: rw
  - bits: '21'
    name: FB
    type: rw
  - bits: '20'
    name: MTCFG
    type: rw
  - bits: '19:16'
    name: MEMATTR
    type: rw
  - bits: '15:14'
    name: TRANSIENTCFG
    type: rw
  - bits: '13'
    name: PTW
    type: rw
  - bits: '12'
    name: ASIDPNE
    type: ro
  - bits: '10'
    name: UWXN
    type: rw
  - bits: '9'
    name: WXN
    type: rw
  - bits: '8'
    name: HUPCF
    type: rw
  - bits: '7'
    name: CFCFG
    type: rw
  - bits: '6'
    name: CFIE
    type: rw
  - bits: '5'
    name: CFRE
    type: rw
  - bits: '4'
    name: E
    type: rw
  - bits: '3'
    name: AFFD
    type: rw
  - bits: '2'
    name: AFE
    type: rw
  - bits: '1'
    name: TRE
    type: rw
  - bits: '0'
    name: M
    type: rw
  name: SMMU_CB5_SCTLR
  offset: '0x00015000'
  type: mixed
  width: 32
- default: '0x00000003'
  description: The Auxillary Control register provides implementation specific configuration
    and control options.
  field:
  - bits: '1'
    name: CPRE
    type: rw
  - bits: '0'
    name: CMTLB
    type: rw
  name: SMMU_CB5_ACTLR
  offset: '0x00015004'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Transaction Resume is used to resume operation of a transaction
    that is stalled because of an existing fault condition.
  field:
  - bits: '0'
    name: TNR
    type: wo
  name: SMMU_CB5_RESUME
  offset: '0x00015008'
  type: wo
  width: 32
- default: '0x00000060'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '30'
    name: NSCFG1
    type: rw
  - bits: '17:15'
    name: SEP
    type: rw
  - bits: '14'
    name: NSCFG0
    type: rw
  - bits: '6'
    name: TBI1
    type: ro
  - bits: '5'
    name: TBI0
    type: ro
  - bits: '4'
    name: AS
    type: rw
  - bits: '2:0'
    name: PASIZE
    type: rw
  name: SMMU_CB5_TCR2
  offset: '0x00015010'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: ro
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB5_TTBR0_LOW
  offset: '0x00015020'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB5_TTBR0_HIGH
  offset: '0x00015024'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: rw
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB5_TTBR1_LOW
  offset: '0x00015028'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB5_TTBR1_HIGH
  offset: '0x0001502C'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '31'
    name: EAE
    type: rw
  - bits: '30'
    name: NSCFG1_TG1
    type: rw
  - bits: '29:28'
    name: SH1
    type: rw
  - bits: '27:26'
    name: ORGN1
    type: rw
  - bits: '25:24'
    name: IRGN1
    type: rw
  - bits: '23'
    name: EPD1
    type: rw
  - bits: '22'
    name: A1
    type: rw
  - bits: '21:19'
    name: T1SZ_5_3
    type: rw
  - bits: '18:16'
    name: T1SZ_2_0_PASIZE
    type: rw
  - bits: '14'
    name: NSCFG0_TG0
    type: rw
  - bits: '13:12'
    name: SH0
    type: rw
  - bits: '11:10'
    name: ORGN0
    type: rw
  - bits: '9:8'
    name: IRGN0
    type: rw
  - bits: '7'
    name: SL0_1_EPD0
    type: rw
  - bits: '6'
    name: SL0_0
    type: rw
  - bits: '5'
    name: PD1_T0SZ_5
    type: rw
  - bits: '4'
    name: S_PD0_T0SZ_4
    type: rw
  - bits: '3:0'
    name: T0SZ_3_0
    type: rw
  name: SMMU_CB5_TCR_LPAE
  offset: '0x00015030'
  type: rw
  width: 32
- default: '0x00000000'
  description: Identifies the current process identifier and the current address space
    identifier
  field:
  - bits: '31:8'
    name: PROCID
    type: rw
  - bits: '7:0'
    name: ASID
    type: rw
  name: SMMU_CB5_CONTEXTIDR
  offset: '0x00015034'
  type: rw
  width: 32
- default: '0x00000000'
  description: Primary region remap register if AArch32 short descriptor scheme is
    selected. Controls top-level mapping of the TEX, C, and B memory region attributes.
    Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64
    translation scheme is selected. Provide a revised version of the TEX-Remap system
    to redirect the selection of memory attributes from the translation table entries.
  field:
  - bits: '31'
    name: NOS7
    type: rw
  - bits: '30'
    name: NOS6
    type: rw
  - bits: '29'
    name: NOS5
    type: rw
  - bits: '28'
    name: NOS4
    type: rw
  - bits: '27'
    name: NOS3
    type: rw
  - bits: '26'
    name: NOS2
    type: rw
  - bits: '25'
    name: NOS1
    type: rw
  - bits: '24'
    name: NOS0
    type: rw
  - bits: '19'
    name: NS1
    type: rw
  - bits: '18'
    name: NS0
    type: rw
  - bits: '17'
    name: DS1
    type: rw
  - bits: '16'
    name: DS0
    type: rw
  - bits: '15:14'
    name: TR7
    type: rw
  - bits: '13:12'
    name: TR6
    type: rw
  - bits: '11:10'
    name: TR5
    type: rw
  - bits: '9:8'
    name: TR4
    type: rw
  - bits: '7:6'
    name: TR3
    type: rw
  - bits: '5:4'
    name: TR2
    type: rw
  - bits: '3:2'
    name: TR1
    type: rw
  - bits: '1:0'
    name: TR0
    type: rw
  name: SMMU_CB5_PRRR_MAIR0
  offset: '0x00015038'
  type: rw
  width: 32
- default: '0x00000000'
  description: Normal memory remap register if AArch32 short descriptor scheme is
    selected. Provides additional mapping controls for memory regions that are mapped
    as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection
    register when AArch32 Long descriptor scheme or AArch64 translation scheme is
    selected. Provide a revised version of the TEX-Remap system to redirect the selection
    of memory attributes from the translation table entries.
  field:
  - bits: '31:30'
    name: OR7
    type: rw
  - bits: '29:28'
    name: OR6
    type: rw
  - bits: '27:26'
    name: OR5
    type: rw
  - bits: '25:24'
    name: OR4
    type: rw
  - bits: '23:22'
    name: OR3
    type: rw
  - bits: '21:20'
    name: OR2
    type: rw
  - bits: '19:18'
    name: OR1
    type: rw
  - bits: '17:16'
    name: OR0
    type: rw
  - bits: '15:14'
    name: IR7
    type: rw
  - bits: '13:12'
    name: IR6
    type: rw
  - bits: '11:10'
    name: IR5
    type: rw
  - bits: '9:8'
    name: IR4
    type: rw
  - bits: '7:6'
    name: IR3
    type: rw
  - bits: '5:4'
    name: IR2
    type: rw
  - bits: '3:2'
    name: IR1
    type: rw
  - bits: '1:0'
    name: IR0
    type: rw
  name: SMMU_CB5_NMRR_MAIR1
  offset: '0x0001503C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides memory system fault status information.
  field:
  - bits: '31'
    name: MULTI
    type: wo
  - bits: '30'
    name: SS
    type: wo
  - bits: '10:9'
    name: FORMAT
    type: wo
  - bits: '8'
    name: UUT
    type: wo
  - bits: '7'
    name: ASF
    type: wo
  - bits: '6'
    name: TLBLKF
    type: wo
  - bits: '5'
    name: TLBMCF
    type: wo
  - bits: '4'
    name: EF
    type: wo
  - bits: '3'
    name: PF
    type: wo
  - bits: '2'
    name: AFF
    type: wo
  - bits: '1'
    name: TF
    type: wo
  name: SMMU_CB5_FSR
  offset: '0x00015058'
  type: wo
  width: 32
- default: '0x00000000'
  description: Restores the state of SMMU_CBn_FSR, after a reset, for example.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB5_FSRRESTORE
  offset: '0x0001505C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Holds the Lower input address bits [31:0] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB5_FAR_LOW
  offset: '0x00015060'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds the Upper input address bits [63:32] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '16:0'
    name: BITS
    type: rw
  name: SMMU_CB5_FAR_HIGH
  offset: '0x00015064'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds fault syndrome information about the memory access that caused
    a synchronous abort exception
  field:
  - bits: '19:16'
    name: S1CBNDX
    type: rw
  - bits: '11'
    name: AFR
    type: rw
  - bits: '10'
    name: PTWF
    type: rw
  - bits: '9'
    name: ATOF
    type: ro
  - bits: '8'
    name: NSATTR
    type: rw
  - bits: '6'
    name: IND
    type: rw
  - bits: '5'
    name: PNU
    type: rw
  - bits: '4'
    name: WNR
    type: rw
  - bits: '1:0'
    name: PLVL
    type: rw
  name: SMMU_CB5_FSYNR0
  offset: '0x00015068'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Lower bits [31:0] Register.
  field:
  - bits: '31:12'
    name: IPAFAR_L
    type: rw
  - bits: '11:0'
    name: FAR_RO
    type: ro
  name: SMMU_CB5_IPAFAR_LOW
  offset: '0x00015070'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Upper bits [63:32] Register
  field:
  - bits: '15:0'
    name: BITS
    type: rw
  name: SMMU_CB5_IPAFAR_HIGH
  offset: '0x00015074'
  type: rw
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB5_TLBIVA_LOW
  offset: '0x00015600'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB5_TLBIVA_HIGH
  offset: '0x00015604'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB5_TLBIVAA_LOW
  offset: '0x00015608'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB5_TLBIVAA_HIGH
  offset: '0x0001560C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the ASID provided
    as an argument
  field:
  - bits: '15:0'
    name: ASID
    type: wo
  name: SMMU_CB5_TLBIASID
  offset: '0x00015610'
  type: wo
  width: 32
- default: '0x00000000'
  description: 'Invalidates all of the unlocked TLB entries that are tagged as: i)
    Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank,
    for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure
    context banks.'
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB5_TLBIALL
  offset: '0x00015618'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB5_TLBIVAL_LOW
  offset: '0x00015620'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB5_TLBIVAL_HIGH
  offset: '0x00015624'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB5_TLBIVAAL_LOW
  offset: '0x00015628'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB5_TLBIVAAL_HIGH
  offset: '0x0001562C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB5_TLBIIPAS2_LOW
  offset: '0x00015630'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB5_TLBIIPAS2_HIGH
  offset: '0x00015634'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB5_TLBIIPAS2L_LOW
  offset: '0x00015638'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB5_TLBIIPAS2L_HIGH
  offset: '0x0001563C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Initiates a synchronization operation that ensures the completion of
    any TLB invalidate operations previously accepted in the corresponding translation
    context bank.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB5_TLBSYNC
  offset: '0x000157F0'
  type: wo
  width: 32
- default: '0x00000000'
  description: Indicates the status of any TLB maintenance operations issued before
    the most recent SMMU_CBn_TLBSYNC operation
  field:
  - bits: '0'
    name: SACTIVE
    type: ro
  name: SMMU_CB5_TLBSTATUS
  offset: '0x000157F4'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB5_PMEVCNTR0
  offset: '0x00015E00'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB5_PMEVCNTR1
  offset: '0x00015E04'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB5_PMEVCNTR2
  offset: '0x00015E08'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB5_PMEVCNTR3
  offset: '0x00015E0C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB5_PMEVTYPER0
  offset: '0x00015E80'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB5_PMEVTYPER1
  offset: '0x00015E84'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB5_PMEVTYPER2
  offset: '0x00015E88'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB5_PMEVTYPER3
  offset: '0x00015E8C'
  type: rw
  width: 32
- default: '0x00011F03'
  description: Provides a performance monitoring configuration register in the register
    map of a translation context bank. Provides Performance Monitoring Unit (PMU)
    configuration data.
  field:
  - bits: '31:24'
    name: NCG
    type: ro
  - bits: '19'
    name: UEN
    type: ro
  - bits: '16'
    name: EX
    type: ro
  - bits: '15'
    name: CCD
    type: ro
  - bits: '14'
    name: CC
    type: ro
  - bits: '13:8'
    name: SIZE
    type: ro
  - bits: '7:0'
    name: N
    type: ro
  name: SMMU_CB5_PMCFGR
  offset: '0x00015F00'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCR register, in the register map of
    a translation context bank. PMCR provides controls for the Performance Monitors.
  field:
  - bits: '31:24'
    name: IMP
    type: ro
  - bits: '4'
    name: X
    type: rw
  - bits: '1'
    name: P
    type: ro
  - bits: '0'
    name: E
    type: rw
  name: SMMU_CB5_PMCR
  offset: '0x00015F04'
  type: mixed
  width: 32
- default: '0x00030303'
  description: Provide the equivalent of the SMMU performance monitoring register
    map PMCEID0 register, in the register map of a translation context bank. Describes
    the event classes supported by the SMMU implementation.
  field:
  - bits: '17'
    name: EVENT0X12
    type: ro
  - bits: '16'
    name: EVENT0X11
    type: ro
  - bits: '15'
    name: EVENT0X10
    type: ro
  - bits: '9'
    name: EVENT0X0A
    type: ro
  - bits: '8'
    name: EVENT0X09
    type: ro
  - bits: '7'
    name: EVENT0X08
    type: ro
  - bits: '1'
    name: EVENT0X01
    type: ro
  - bits: '0'
    name: EVENT0X00
    type: ro
  name: SMMU_CB5_PMCEID
  offset: '0x00015F20'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENSETx register, in the register
    map of a translation context bank. Enables any implemented event counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB5_PMCNTENSE
  offset: '0x00015F40'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENCLRx register, in the register
    map of a translation context bank. Disables any implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB5_PMCNTENCLR
  offset: '0x00015F44'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENSETx in the register map of a
    translation context bank. Enables the generation of interrupt requests on overflows
    from each implemented event counter
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB5_PMCNTENSET
  offset: '0x00015F48'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENCLRx in the register map of a
    translation context bank. Disables the generation of interrupt requests on overflows
    from each implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB5_PMINTENCLR
  offset: '0x00015F4C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMOVSCLRx register, in the register
    map of a translation context bank. Clears the state of the overflow bit for each
    implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB5_PMOVSCLR
  offset: '0x00015F50'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of PMOVSSETx, in the register map of a translation
    context bank. Sets the state of the overflow bit for each of the implemented event
    counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB5_PMOVSSET
  offset: '0x00015F58'
  type: wo
  width: 32
- default: '0x00000080'
  description: Provides the equivalent of the PMAUTHSTATUS register, in the register
    map of a translation context bank. Indicates the implemented debug features and
    provides the current values of the configuration inputs that determine the debug
    permissions
  field:
  - bits: '7'
    name: SNI
    type: ro
  - bits: '6'
    name: SNE
    type: ro
  - bits: '5'
    name: SI
    type: ro
  - bits: '4'
    name: SE
    type: ro
  - bits: '3'
    name: NSNI
    type: ro
  - bits: '2'
    name: NSNE
    type: ro
  - bits: '1'
    name: NSI
    type: ro
  - bits: '0'
    name: NSE
    type: ro
  name: SMMU_CB5_PMAUTHSTATUS
  offset: '0x00015FB8'
  type: ro
  width: 32
- default: '0x00000100'
  description: The System Control register provides the top level control of the translation
    system for the related Context bank.
  field:
  - bits: '29:28'
    name: NSCFG
    type: rw
  - bits: '27:26'
    name: WACFG
    type: rw
  - bits: '25:24'
    name: RACFG
    type: rw
  - bits: '23:22'
    name: SHCFG
    type: rw
  - bits: '21'
    name: FB
    type: rw
  - bits: '20'
    name: MTCFG
    type: rw
  - bits: '19:16'
    name: MEMATTR
    type: rw
  - bits: '15:14'
    name: TRANSIENTCFG
    type: rw
  - bits: '13'
    name: PTW
    type: rw
  - bits: '12'
    name: ASIDPNE
    type: ro
  - bits: '10'
    name: UWXN
    type: rw
  - bits: '9'
    name: WXN
    type: rw
  - bits: '8'
    name: HUPCF
    type: rw
  - bits: '7'
    name: CFCFG
    type: rw
  - bits: '6'
    name: CFIE
    type: rw
  - bits: '5'
    name: CFRE
    type: rw
  - bits: '4'
    name: E
    type: rw
  - bits: '3'
    name: AFFD
    type: rw
  - bits: '2'
    name: AFE
    type: rw
  - bits: '1'
    name: TRE
    type: rw
  - bits: '0'
    name: M
    type: rw
  name: SMMU_CB6_SCTLR
  offset: '0x00016000'
  type: mixed
  width: 32
- default: '0x00000003'
  description: The Auxillary Control register provides implementation specific configuration
    and control options.
  field:
  - bits: '1'
    name: CPRE
    type: rw
  - bits: '0'
    name: CMTLB
    type: rw
  name: SMMU_CB6_ACTLR
  offset: '0x00016004'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Transaction Resume is used to resume operation of a transaction
    that is stalled because of an existing fault condition.
  field:
  - bits: '0'
    name: TNR
    type: wo
  name: SMMU_CB6_RESUME
  offset: '0x00016008'
  type: wo
  width: 32
- default: '0x00000060'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '30'
    name: NSCFG1
    type: rw
  - bits: '17:15'
    name: SEP
    type: rw
  - bits: '14'
    name: NSCFG0
    type: rw
  - bits: '6'
    name: TBI1
    type: ro
  - bits: '5'
    name: TBI0
    type: ro
  - bits: '4'
    name: AS
    type: rw
  - bits: '2:0'
    name: PASIZE
    type: rw
  name: SMMU_CB6_TCR2
  offset: '0x00016010'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: ro
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB6_TTBR0_LOW
  offset: '0x00016020'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB6_TTBR0_HIGH
  offset: '0x00016024'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: rw
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB6_TTBR1_LOW
  offset: '0x00016028'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB6_TTBR1_HIGH
  offset: '0x0001602C'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '31'
    name: EAE
    type: rw
  - bits: '30'
    name: NSCFG1_TG1
    type: rw
  - bits: '29:28'
    name: SH1
    type: rw
  - bits: '27:26'
    name: ORGN1
    type: rw
  - bits: '25:24'
    name: IRGN1
    type: rw
  - bits: '23'
    name: EPD1
    type: rw
  - bits: '22'
    name: A1
    type: rw
  - bits: '21:19'
    name: T1SZ_5_3
    type: rw
  - bits: '18:16'
    name: T1SZ_2_0_PASIZE
    type: rw
  - bits: '14'
    name: NSCFG0_TG0
    type: rw
  - bits: '13:12'
    name: SH0
    type: rw
  - bits: '11:10'
    name: ORGN0
    type: rw
  - bits: '9:8'
    name: IRGN0
    type: rw
  - bits: '7'
    name: SL0_1_EPD0
    type: rw
  - bits: '6'
    name: SL0_0
    type: rw
  - bits: '5'
    name: PD1_T0SZ_5
    type: rw
  - bits: '4'
    name: S_PD0_T0SZ_4
    type: rw
  - bits: '3:0'
    name: T0SZ_3_0
    type: rw
  name: SMMU_CB6_TCR_LPAE
  offset: '0x00016030'
  type: rw
  width: 32
- default: '0x00000000'
  description: Identifies the current process identifier and the current address space
    identifier
  field:
  - bits: '31:8'
    name: PROCID
    type: rw
  - bits: '7:0'
    name: ASID
    type: rw
  name: SMMU_CB6_CONTEXTIDR
  offset: '0x00016034'
  type: rw
  width: 32
- default: '0x00000000'
  description: Primary region remap register if AArch32 short descriptor scheme is
    selected. Controls top-level mapping of the TEX, C, and B memory region attributes.
    Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64
    translation scheme is selected. Provide a revised version of the TEX-Remap system
    to redirect the selection of memory attributes from the translation table entries.
  field:
  - bits: '31'
    name: NOS7
    type: rw
  - bits: '30'
    name: NOS6
    type: rw
  - bits: '29'
    name: NOS5
    type: rw
  - bits: '28'
    name: NOS4
    type: rw
  - bits: '27'
    name: NOS3
    type: rw
  - bits: '26'
    name: NOS2
    type: rw
  - bits: '25'
    name: NOS1
    type: rw
  - bits: '24'
    name: NOS0
    type: rw
  - bits: '19'
    name: NS1
    type: rw
  - bits: '18'
    name: NS0
    type: rw
  - bits: '17'
    name: DS1
    type: rw
  - bits: '16'
    name: DS0
    type: rw
  - bits: '15:14'
    name: TR7
    type: rw
  - bits: '13:12'
    name: TR6
    type: rw
  - bits: '11:10'
    name: TR5
    type: rw
  - bits: '9:8'
    name: TR4
    type: rw
  - bits: '7:6'
    name: TR3
    type: rw
  - bits: '5:4'
    name: TR2
    type: rw
  - bits: '3:2'
    name: TR1
    type: rw
  - bits: '1:0'
    name: TR0
    type: rw
  name: SMMU_CB6_PRRR_MAIR0
  offset: '0x00016038'
  type: rw
  width: 32
- default: '0x00000000'
  description: Normal memory remap register if AArch32 short descriptor scheme is
    selected. Provides additional mapping controls for memory regions that are mapped
    as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection
    register when AArch32 Long descriptor scheme or AArch64 translation scheme is
    selected. Provide a revised version of the TEX-Remap system to redirect the selection
    of memory attributes from the translation table entries.
  field:
  - bits: '31:30'
    name: OR7
    type: rw
  - bits: '29:28'
    name: OR6
    type: rw
  - bits: '27:26'
    name: OR5
    type: rw
  - bits: '25:24'
    name: OR4
    type: rw
  - bits: '23:22'
    name: OR3
    type: rw
  - bits: '21:20'
    name: OR2
    type: rw
  - bits: '19:18'
    name: OR1
    type: rw
  - bits: '17:16'
    name: OR0
    type: rw
  - bits: '15:14'
    name: IR7
    type: rw
  - bits: '13:12'
    name: IR6
    type: rw
  - bits: '11:10'
    name: IR5
    type: rw
  - bits: '9:8'
    name: IR4
    type: rw
  - bits: '7:6'
    name: IR3
    type: rw
  - bits: '5:4'
    name: IR2
    type: rw
  - bits: '3:2'
    name: IR1
    type: rw
  - bits: '1:0'
    name: IR0
    type: rw
  name: SMMU_CB6_NMRR_MAIR1
  offset: '0x0001603C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides memory system fault status information.
  field:
  - bits: '31'
    name: MULTI
    type: wo
  - bits: '30'
    name: SS
    type: wo
  - bits: '10:9'
    name: FORMAT
    type: wo
  - bits: '8'
    name: UUT
    type: wo
  - bits: '7'
    name: ASF
    type: wo
  - bits: '6'
    name: TLBLKF
    type: wo
  - bits: '5'
    name: TLBMCF
    type: wo
  - bits: '4'
    name: EF
    type: wo
  - bits: '3'
    name: PF
    type: wo
  - bits: '2'
    name: AFF
    type: wo
  - bits: '1'
    name: TF
    type: wo
  name: SMMU_CB6_FSR
  offset: '0x00016058'
  type: wo
  width: 32
- default: '0x00000000'
  description: Restores the state of SMMU_CBn_FSR, after a reset, for example.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB6_FSRRESTORE
  offset: '0x0001605C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Holds the Lower input address bits [31:0] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB6_FAR_LOW
  offset: '0x00016060'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds the Upper input address bits [63:32] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '16:0'
    name: BITS
    type: rw
  name: SMMU_CB6_FAR_HIGH
  offset: '0x00016064'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds fault syndrome information about the memory access that caused
    a synchronous abort exception
  field:
  - bits: '19:16'
    name: S1CBNDX
    type: rw
  - bits: '11'
    name: AFR
    type: rw
  - bits: '10'
    name: PTWF
    type: rw
  - bits: '9'
    name: ATOF
    type: ro
  - bits: '8'
    name: NSATTR
    type: rw
  - bits: '6'
    name: IND
    type: rw
  - bits: '5'
    name: PNU
    type: rw
  - bits: '4'
    name: WNR
    type: rw
  - bits: '1:0'
    name: PLVL
    type: rw
  name: SMMU_CB6_FSYNR0
  offset: '0x00016068'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Lower bits [31:0] Register.
  field:
  - bits: '31:12'
    name: IPAFAR_L
    type: rw
  - bits: '11:0'
    name: FAR_RO
    type: ro
  name: SMMU_CB6_IPAFAR_LOW
  offset: '0x00016070'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Upper bits [63:32] Register
  field:
  - bits: '15:0'
    name: BITS
    type: rw
  name: SMMU_CB6_IPAFAR_HIGH
  offset: '0x00016074'
  type: rw
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB6_TLBIVA_LOW
  offset: '0x00016600'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB6_TLBIVA_HIGH
  offset: '0x00016604'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB6_TLBIVAA_LOW
  offset: '0x00016608'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB6_TLBIVAA_HIGH
  offset: '0x0001660C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the ASID provided
    as an argument
  field:
  - bits: '15:0'
    name: ASID
    type: wo
  name: SMMU_CB6_TLBIASID
  offset: '0x00016610'
  type: wo
  width: 32
- default: '0x00000000'
  description: 'Invalidates all of the unlocked TLB entries that are tagged as: i)
    Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank,
    for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure
    context banks.'
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB6_TLBIALL
  offset: '0x00016618'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB6_TLBIVAL_LOW
  offset: '0x00016620'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB6_TLBIVAL_HIGH
  offset: '0x00016624'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB6_TLBIVAAL_LOW
  offset: '0x00016628'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB6_TLBIVAAL_HIGH
  offset: '0x0001662C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB6_TLBIIPAS2_LOW
  offset: '0x00016630'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB6_TLBIIPAS2_HIGH
  offset: '0x00016634'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB6_TLBIIPAS2L_LOW
  offset: '0x00016638'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB6_TLBIIPAS2L_HIGH
  offset: '0x0001663C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Initiates a synchronization operation that ensures the completion of
    any TLB invalidate operations previously accepted in the corresponding translation
    context bank.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB6_TLBSYNC
  offset: '0x000167F0'
  type: wo
  width: 32
- default: '0x00000000'
  description: Indicates the status of any TLB maintenance operations issued before
    the most recent SMMU_CBn_TLBSYNC operation
  field:
  - bits: '0'
    name: SACTIVE
    type: ro
  name: SMMU_CB6_TLBSTATUS
  offset: '0x000167F4'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB6_PMEVCNTR0
  offset: '0x00016E00'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB6_PMEVCNTR1
  offset: '0x00016E04'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB6_PMEVCNTR2
  offset: '0x00016E08'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB6_PMEVCNTR3
  offset: '0x00016E0C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB6_PMEVTYPER0
  offset: '0x00016E80'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB6_PMEVTYPER1
  offset: '0x00016E84'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB6_PMEVTYPER2
  offset: '0x00016E88'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB6_PMEVTYPER3
  offset: '0x00016E8C'
  type: rw
  width: 32
- default: '0x00011F03'
  description: Provides a performance monitoring configuration register in the register
    map of a translation context bank. Provides Performance Monitoring Unit (PMU)
    configuration data.
  field:
  - bits: '31:24'
    name: NCG
    type: ro
  - bits: '19'
    name: UEN
    type: ro
  - bits: '16'
    name: EX
    type: ro
  - bits: '15'
    name: CCD
    type: ro
  - bits: '14'
    name: CC
    type: ro
  - bits: '13:8'
    name: SIZE
    type: ro
  - bits: '7:0'
    name: N
    type: ro
  name: SMMU_CB6_PMCFGR
  offset: '0x00016F00'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCR register, in the register map of
    a translation context bank. PMCR provides controls for the Performance Monitors.
  field:
  - bits: '31:24'
    name: IMP
    type: ro
  - bits: '4'
    name: X
    type: rw
  - bits: '1'
    name: P
    type: ro
  - bits: '0'
    name: E
    type: rw
  name: SMMU_CB6_PMCR
  offset: '0x00016F04'
  type: mixed
  width: 32
- default: '0x00030303'
  description: Provide the equivalent of the SMMU performance monitoring register
    map PMCEID0 register, in the register map of a translation context bank. Describes
    the event classes supported by the SMMU implementation.
  field:
  - bits: '17'
    name: EVENT0X12
    type: ro
  - bits: '16'
    name: EVENT0X11
    type: ro
  - bits: '15'
    name: EVENT0X10
    type: ro
  - bits: '9'
    name: EVENT0X0A
    type: ro
  - bits: '8'
    name: EVENT0X09
    type: ro
  - bits: '7'
    name: EVENT0X08
    type: ro
  - bits: '1'
    name: EVENT0X01
    type: ro
  - bits: '0'
    name: EVENT0X00
    type: ro
  name: SMMU_CB6_PMCEID
  offset: '0x00016F20'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENSETx register, in the register
    map of a translation context bank. Enables any implemented event counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB6_PMCNTENSE
  offset: '0x00016F40'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENCLRx register, in the register
    map of a translation context bank. Disables any implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB6_PMCNTENCLR
  offset: '0x00016F44'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENSETx in the register map of a
    translation context bank. Enables the generation of interrupt requests on overflows
    from each implemented event counter
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB6_PMCNTENSET
  offset: '0x00016F48'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENCLRx in the register map of a
    translation context bank. Disables the generation of interrupt requests on overflows
    from each implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB6_PMINTENCLR
  offset: '0x00016F4C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMOVSCLRx register, in the register
    map of a translation context bank. Clears the state of the overflow bit for each
    implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB6_PMOVSCLR
  offset: '0x00016F50'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of PMOVSSETx, in the register map of a translation
    context bank. Sets the state of the overflow bit for each of the implemented event
    counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB6_PMOVSSET
  offset: '0x00016F58'
  type: wo
  width: 32
- default: '0x00000080'
  description: Provides the equivalent of the PMAUTHSTATUS register, in the register
    map of a translation context bank. Indicates the implemented debug features and
    provides the current values of the configuration inputs that determine the debug
    permissions
  field:
  - bits: '7'
    name: SNI
    type: ro
  - bits: '6'
    name: SNE
    type: ro
  - bits: '5'
    name: SI
    type: ro
  - bits: '4'
    name: SE
    type: ro
  - bits: '3'
    name: NSNI
    type: ro
  - bits: '2'
    name: NSNE
    type: ro
  - bits: '1'
    name: NSI
    type: ro
  - bits: '0'
    name: NSE
    type: ro
  name: SMMU_CB6_PMAUTHSTATUS
  offset: '0x00016FB8'
  type: ro
  width: 32
- default: '0x00000100'
  description: The System Control register provides the top level control of the translation
    system for the related Context bank.
  field:
  - bits: '29:28'
    name: NSCFG
    type: rw
  - bits: '27:26'
    name: WACFG
    type: rw
  - bits: '25:24'
    name: RACFG
    type: rw
  - bits: '23:22'
    name: SHCFG
    type: rw
  - bits: '21'
    name: FB
    type: rw
  - bits: '20'
    name: MTCFG
    type: rw
  - bits: '19:16'
    name: MEMATTR
    type: rw
  - bits: '15:14'
    name: TRANSIENTCFG
    type: rw
  - bits: '13'
    name: PTW
    type: rw
  - bits: '12'
    name: ASIDPNE
    type: ro
  - bits: '10'
    name: UWXN
    type: rw
  - bits: '9'
    name: WXN
    type: rw
  - bits: '8'
    name: HUPCF
    type: rw
  - bits: '7'
    name: CFCFG
    type: rw
  - bits: '6'
    name: CFIE
    type: rw
  - bits: '5'
    name: CFRE
    type: rw
  - bits: '4'
    name: E
    type: rw
  - bits: '3'
    name: AFFD
    type: rw
  - bits: '2'
    name: AFE
    type: rw
  - bits: '1'
    name: TRE
    type: rw
  - bits: '0'
    name: M
    type: rw
  name: SMMU_CB7_SCTLR
  offset: '0x00017000'
  type: mixed
  width: 32
- default: '0x00000003'
  description: The Auxillary Control register provides implementation specific configuration
    and control options.
  field:
  - bits: '1'
    name: CPRE
    type: rw
  - bits: '0'
    name: CMTLB
    type: rw
  name: SMMU_CB7_ACTLR
  offset: '0x00017004'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Transaction Resume is used to resume operation of a transaction
    that is stalled because of an existing fault condition.
  field:
  - bits: '0'
    name: TNR
    type: wo
  name: SMMU_CB7_RESUME
  offset: '0x00017008'
  type: wo
  width: 32
- default: '0x00000060'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '30'
    name: NSCFG1
    type: rw
  - bits: '17:15'
    name: SEP
    type: rw
  - bits: '14'
    name: NSCFG0
    type: rw
  - bits: '6'
    name: TBI1
    type: ro
  - bits: '5'
    name: TBI0
    type: ro
  - bits: '4'
    name: AS
    type: rw
  - bits: '2:0'
    name: PASIZE
    type: rw
  name: SMMU_CB7_TCR2
  offset: '0x00017010'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: ro
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB7_TTBR0_LOW
  offset: '0x00017020'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB7_TTBR0_HIGH
  offset: '0x00017024'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: rw
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB7_TTBR1_LOW
  offset: '0x00017028'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB7_TTBR1_HIGH
  offset: '0x0001702C'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '31'
    name: EAE
    type: rw
  - bits: '30'
    name: NSCFG1_TG1
    type: rw
  - bits: '29:28'
    name: SH1
    type: rw
  - bits: '27:26'
    name: ORGN1
    type: rw
  - bits: '25:24'
    name: IRGN1
    type: rw
  - bits: '23'
    name: EPD1
    type: rw
  - bits: '22'
    name: A1
    type: rw
  - bits: '21:19'
    name: T1SZ_5_3
    type: rw
  - bits: '18:16'
    name: T1SZ_2_0_PASIZE
    type: rw
  - bits: '14'
    name: NSCFG0_TG0
    type: rw
  - bits: '13:12'
    name: SH0
    type: rw
  - bits: '11:10'
    name: ORGN0
    type: rw
  - bits: '9:8'
    name: IRGN0
    type: rw
  - bits: '7'
    name: SL0_1_EPD0
    type: rw
  - bits: '6'
    name: SL0_0
    type: rw
  - bits: '5'
    name: PD1_T0SZ_5
    type: rw
  - bits: '4'
    name: S_PD0_T0SZ_4
    type: rw
  - bits: '3:0'
    name: T0SZ_3_0
    type: rw
  name: SMMU_CB7_TCR_LPAE
  offset: '0x00017030'
  type: rw
  width: 32
- default: '0x00000000'
  description: Identifies the current process identifier and the current address space
    identifier
  field:
  - bits: '31:8'
    name: PROCID
    type: rw
  - bits: '7:0'
    name: ASID
    type: rw
  name: SMMU_CB7_CONTEXTIDR
  offset: '0x00017034'
  type: rw
  width: 32
- default: '0x00000000'
  description: Primary region remap register if AArch32 short descriptor scheme is
    selected. Controls top-level mapping of the TEX, C, and B memory region attributes.
    Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64
    translation scheme is selected. Provide a revised version of the TEX-Remap system
    to redirect the selection of memory attributes from the translation table entries.
  field:
  - bits: '31'
    name: NOS7
    type: rw
  - bits: '30'
    name: NOS6
    type: rw
  - bits: '29'
    name: NOS5
    type: rw
  - bits: '28'
    name: NOS4
    type: rw
  - bits: '27'
    name: NOS3
    type: rw
  - bits: '26'
    name: NOS2
    type: rw
  - bits: '25'
    name: NOS1
    type: rw
  - bits: '24'
    name: NOS0
    type: rw
  - bits: '19'
    name: NS1
    type: rw
  - bits: '18'
    name: NS0
    type: rw
  - bits: '17'
    name: DS1
    type: rw
  - bits: '16'
    name: DS0
    type: rw
  - bits: '15:14'
    name: TR7
    type: rw
  - bits: '13:12'
    name: TR6
    type: rw
  - bits: '11:10'
    name: TR5
    type: rw
  - bits: '9:8'
    name: TR4
    type: rw
  - bits: '7:6'
    name: TR3
    type: rw
  - bits: '5:4'
    name: TR2
    type: rw
  - bits: '3:2'
    name: TR1
    type: rw
  - bits: '1:0'
    name: TR0
    type: rw
  name: SMMU_CB7_PRRR_MAIR0
  offset: '0x00017038'
  type: rw
  width: 32
- default: '0x00000000'
  description: Normal memory remap register if AArch32 short descriptor scheme is
    selected. Provides additional mapping controls for memory regions that are mapped
    as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection
    register when AArch32 Long descriptor scheme or AArch64 translation scheme is
    selected. Provide a revised version of the TEX-Remap system to redirect the selection
    of memory attributes from the translation table entries.
  field:
  - bits: '31:30'
    name: OR7
    type: rw
  - bits: '29:28'
    name: OR6
    type: rw
  - bits: '27:26'
    name: OR5
    type: rw
  - bits: '25:24'
    name: OR4
    type: rw
  - bits: '23:22'
    name: OR3
    type: rw
  - bits: '21:20'
    name: OR2
    type: rw
  - bits: '19:18'
    name: OR1
    type: rw
  - bits: '17:16'
    name: OR0
    type: rw
  - bits: '15:14'
    name: IR7
    type: rw
  - bits: '13:12'
    name: IR6
    type: rw
  - bits: '11:10'
    name: IR5
    type: rw
  - bits: '9:8'
    name: IR4
    type: rw
  - bits: '7:6'
    name: IR3
    type: rw
  - bits: '5:4'
    name: IR2
    type: rw
  - bits: '3:2'
    name: IR1
    type: rw
  - bits: '1:0'
    name: IR0
    type: rw
  name: SMMU_CB7_NMRR_MAIR1
  offset: '0x0001703C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides memory system fault status information.
  field:
  - bits: '31'
    name: MULTI
    type: wo
  - bits: '30'
    name: SS
    type: wo
  - bits: '10:9'
    name: FORMAT
    type: wo
  - bits: '8'
    name: UUT
    type: wo
  - bits: '7'
    name: ASF
    type: wo
  - bits: '6'
    name: TLBLKF
    type: wo
  - bits: '5'
    name: TLBMCF
    type: wo
  - bits: '4'
    name: EF
    type: wo
  - bits: '3'
    name: PF
    type: wo
  - bits: '2'
    name: AFF
    type: wo
  - bits: '1'
    name: TF
    type: wo
  name: SMMU_CB7_FSR
  offset: '0x00017058'
  type: wo
  width: 32
- default: '0x00000000'
  description: Restores the state of SMMU_CBn_FSR, after a reset, for example.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB7_FSRRESTORE
  offset: '0x0001705C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Holds the Lower input address bits [31:0] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB7_FAR_LOW
  offset: '0x00017060'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds the Upper input address bits [63:32] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '16:0'
    name: BITS
    type: rw
  name: SMMU_CB7_FAR_HIGH
  offset: '0x00017064'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds fault syndrome information about the memory access that caused
    a synchronous abort exception
  field:
  - bits: '19:16'
    name: S1CBNDX
    type: rw
  - bits: '11'
    name: AFR
    type: rw
  - bits: '10'
    name: PTWF
    type: rw
  - bits: '9'
    name: ATOF
    type: ro
  - bits: '8'
    name: NSATTR
    type: rw
  - bits: '6'
    name: IND
    type: rw
  - bits: '5'
    name: PNU
    type: rw
  - bits: '4'
    name: WNR
    type: rw
  - bits: '1:0'
    name: PLVL
    type: rw
  name: SMMU_CB7_FSYNR0
  offset: '0x00017068'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Lower bits [31:0] Register.
  field:
  - bits: '31:12'
    name: IPAFAR_L
    type: rw
  - bits: '11:0'
    name: FAR_RO
    type: ro
  name: SMMU_CB7_IPAFAR_LOW
  offset: '0x00017070'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Upper bits [63:32] Register
  field:
  - bits: '15:0'
    name: BITS
    type: rw
  name: SMMU_CB7_IPAFAR_HIGH
  offset: '0x00017074'
  type: rw
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB7_TLBIVA_LOW
  offset: '0x00017600'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB7_TLBIVA_HIGH
  offset: '0x00017604'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB7_TLBIVAA_LOW
  offset: '0x00017608'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB7_TLBIVAA_HIGH
  offset: '0x0001760C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the ASID provided
    as an argument
  field:
  - bits: '15:0'
    name: ASID
    type: wo
  name: SMMU_CB7_TLBIASID
  offset: '0x00017610'
  type: wo
  width: 32
- default: '0x00000000'
  description: 'Invalidates all of the unlocked TLB entries that are tagged as: i)
    Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank,
    for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure
    context banks.'
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB7_TLBIALL
  offset: '0x00017618'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB7_TLBIVAL_LOW
  offset: '0x00017620'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB7_TLBIVAL_HIGH
  offset: '0x00017624'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB7_TLBIVAAL_LOW
  offset: '0x00017628'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB7_TLBIVAAL_HIGH
  offset: '0x0001762C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB7_TLBIIPAS2_LOW
  offset: '0x00017630'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB7_TLBIIPAS2_HIGH
  offset: '0x00017634'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB7_TLBIIPAS2L_LOW
  offset: '0x00017638'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB7_TLBIIPAS2L_HIGH
  offset: '0x0001763C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Initiates a synchronization operation that ensures the completion of
    any TLB invalidate operations previously accepted in the corresponding translation
    context bank.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB7_TLBSYNC
  offset: '0x000177F0'
  type: wo
  width: 32
- default: '0x00000000'
  description: Indicates the status of any TLB maintenance operations issued before
    the most recent SMMU_CBn_TLBSYNC operation
  field:
  - bits: '0'
    name: SACTIVE
    type: ro
  name: SMMU_CB7_TLBSTATUS
  offset: '0x000177F4'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB7_PMEVCNTR0
  offset: '0x00017E00'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB7_PMEVCNTR1
  offset: '0x00017E04'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB7_PMEVCNTR2
  offset: '0x00017E08'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB7_PMEVCNTR3
  offset: '0x00017E0C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB7_PMEVTYPER0
  offset: '0x00017E80'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB7_PMEVTYPER1
  offset: '0x00017E84'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB7_PMEVTYPER2
  offset: '0x00017E88'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB7_PMEVTYPER3
  offset: '0x00017E8C'
  type: rw
  width: 32
- default: '0x00011F03'
  description: Provides a performance monitoring configuration register in the register
    map of a translation context bank. Provides Performance Monitoring Unit (PMU)
    configuration data.
  field:
  - bits: '31:24'
    name: NCG
    type: ro
  - bits: '19'
    name: UEN
    type: ro
  - bits: '16'
    name: EX
    type: ro
  - bits: '15'
    name: CCD
    type: ro
  - bits: '14'
    name: CC
    type: ro
  - bits: '13:8'
    name: SIZE
    type: ro
  - bits: '7:0'
    name: N
    type: ro
  name: SMMU_CB7_PMCFGR
  offset: '0x00017F00'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCR register, in the register map of
    a translation context bank. PMCR provides controls for the Performance Monitors.
  field:
  - bits: '31:24'
    name: IMP
    type: ro
  - bits: '4'
    name: X
    type: rw
  - bits: '1'
    name: P
    type: ro
  - bits: '0'
    name: E
    type: rw
  name: SMMU_CB7_PMCR
  offset: '0x00017F04'
  type: mixed
  width: 32
- default: '0x00030303'
  description: Provide the equivalent of the SMMU performance monitoring register
    map PMCEID0 register, in the register map of a translation context bank. Describes
    the event classes supported by the SMMU implementation.
  field:
  - bits: '17'
    name: EVENT0X12
    type: ro
  - bits: '16'
    name: EVENT0X11
    type: ro
  - bits: '15'
    name: EVENT0X10
    type: ro
  - bits: '9'
    name: EVENT0X0A
    type: ro
  - bits: '8'
    name: EVENT0X09
    type: ro
  - bits: '7'
    name: EVENT0X08
    type: ro
  - bits: '1'
    name: EVENT0X01
    type: ro
  - bits: '0'
    name: EVENT0X00
    type: ro
  name: SMMU_CB7_PMCEID
  offset: '0x00017F20'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENSETx register, in the register
    map of a translation context bank. Enables any implemented event counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB7_PMCNTENSE
  offset: '0x00017F40'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENCLRx register, in the register
    map of a translation context bank. Disables any implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB7_PMCNTENCLR
  offset: '0x00017F44'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENSETx in the register map of a
    translation context bank. Enables the generation of interrupt requests on overflows
    from each implemented event counter
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB7_PMCNTENSET
  offset: '0x00017F48'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENCLRx in the register map of a
    translation context bank. Disables the generation of interrupt requests on overflows
    from each implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB7_PMINTENCLR
  offset: '0x00017F4C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMOVSCLRx register, in the register
    map of a translation context bank. Clears the state of the overflow bit for each
    implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB7_PMOVSCLR
  offset: '0x00017F50'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of PMOVSSETx, in the register map of a translation
    context bank. Sets the state of the overflow bit for each of the implemented event
    counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB7_PMOVSSET
  offset: '0x00017F58'
  type: wo
  width: 32
- default: '0x00000080'
  description: Provides the equivalent of the PMAUTHSTATUS register, in the register
    map of a translation context bank. Indicates the implemented debug features and
    provides the current values of the configuration inputs that determine the debug
    permissions
  field:
  - bits: '7'
    name: SNI
    type: ro
  - bits: '6'
    name: SNE
    type: ro
  - bits: '5'
    name: SI
    type: ro
  - bits: '4'
    name: SE
    type: ro
  - bits: '3'
    name: NSNI
    type: ro
  - bits: '2'
    name: NSNE
    type: ro
  - bits: '1'
    name: NSI
    type: ro
  - bits: '0'
    name: NSE
    type: ro
  name: SMMU_CB7_PMAUTHSTATUS
  offset: '0x00017FB8'
  type: ro
  width: 32
- default: '0x00000100'
  description: The System Control register provides the top level control of the translation
    system for the related Context bank.
  field:
  - bits: '29:28'
    name: NSCFG
    type: rw
  - bits: '27:26'
    name: WACFG
    type: rw
  - bits: '25:24'
    name: RACFG
    type: rw
  - bits: '23:22'
    name: SHCFG
    type: rw
  - bits: '21'
    name: FB
    type: rw
  - bits: '20'
    name: MTCFG
    type: rw
  - bits: '19:16'
    name: MEMATTR
    type: rw
  - bits: '15:14'
    name: TRANSIENTCFG
    type: rw
  - bits: '13'
    name: PTW
    type: rw
  - bits: '12'
    name: ASIDPNE
    type: ro
  - bits: '10'
    name: UWXN
    type: rw
  - bits: '9'
    name: WXN
    type: rw
  - bits: '8'
    name: HUPCF
    type: rw
  - bits: '7'
    name: CFCFG
    type: rw
  - bits: '6'
    name: CFIE
    type: rw
  - bits: '5'
    name: CFRE
    type: rw
  - bits: '4'
    name: E
    type: rw
  - bits: '3'
    name: AFFD
    type: rw
  - bits: '2'
    name: AFE
    type: rw
  - bits: '1'
    name: TRE
    type: rw
  - bits: '0'
    name: M
    type: rw
  name: SMMU_CB8_SCTLR
  offset: '0x00018000'
  type: mixed
  width: 32
- default: '0x00000003'
  description: The Auxillary Control register provides implementation specific configuration
    and control options.
  field:
  - bits: '1'
    name: CPRE
    type: rw
  - bits: '0'
    name: CMTLB
    type: rw
  name: SMMU_CB8_ACTLR
  offset: '0x00018004'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Transaction Resume is used to resume operation of a transaction
    that is stalled because of an existing fault condition.
  field:
  - bits: '0'
    name: TNR
    type: wo
  name: SMMU_CB8_RESUME
  offset: '0x00018008'
  type: wo
  width: 32
- default: '0x00000060'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '30'
    name: NSCFG1
    type: rw
  - bits: '17:15'
    name: SEP
    type: rw
  - bits: '14'
    name: NSCFG0
    type: rw
  - bits: '6'
    name: TBI1
    type: ro
  - bits: '5'
    name: TBI0
    type: ro
  - bits: '4'
    name: AS
    type: rw
  - bits: '2:0'
    name: PASIZE
    type: rw
  name: SMMU_CB8_TCR2
  offset: '0x00018010'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: ro
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB8_TTBR0_LOW
  offset: '0x00018020'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB8_TTBR0_HIGH
  offset: '0x00018024'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: rw
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB8_TTBR1_LOW
  offset: '0x00018028'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB8_TTBR1_HIGH
  offset: '0x0001802C'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '31'
    name: EAE
    type: rw
  - bits: '30'
    name: NSCFG1_TG1
    type: rw
  - bits: '29:28'
    name: SH1
    type: rw
  - bits: '27:26'
    name: ORGN1
    type: rw
  - bits: '25:24'
    name: IRGN1
    type: rw
  - bits: '23'
    name: EPD1
    type: rw
  - bits: '22'
    name: A1
    type: rw
  - bits: '21:19'
    name: T1SZ_5_3
    type: rw
  - bits: '18:16'
    name: T1SZ_2_0_PASIZE
    type: rw
  - bits: '14'
    name: NSCFG0_TG0
    type: rw
  - bits: '13:12'
    name: SH0
    type: rw
  - bits: '11:10'
    name: ORGN0
    type: rw
  - bits: '9:8'
    name: IRGN0
    type: rw
  - bits: '7'
    name: SL0_1_EPD0
    type: rw
  - bits: '6'
    name: SL0_0
    type: rw
  - bits: '5'
    name: PD1_T0SZ_5
    type: rw
  - bits: '4'
    name: S_PD0_T0SZ_4
    type: rw
  - bits: '3:0'
    name: T0SZ_3_0
    type: rw
  name: SMMU_CB8_TCR_LPAE
  offset: '0x00018030'
  type: rw
  width: 32
- default: '0x00000000'
  description: Identifies the current process identifier and the current address space
    identifier
  field:
  - bits: '31:8'
    name: PROCID
    type: rw
  - bits: '7:0'
    name: ASID
    type: rw
  name: SMMU_CB8_CONTEXTIDR
  offset: '0x00018034'
  type: rw
  width: 32
- default: '0x00000000'
  description: Primary region remap register if AArch32 short descriptor scheme is
    selected. Controls top-level mapping of the TEX, C, and B memory region attributes.
    Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64
    translation scheme is selected. Provide a revised version of the TEX-Remap system
    to redirect the selection of memory attributes from the translation table entries.
  field:
  - bits: '31'
    name: NOS7
    type: rw
  - bits: '30'
    name: NOS6
    type: rw
  - bits: '29'
    name: NOS5
    type: rw
  - bits: '28'
    name: NOS4
    type: rw
  - bits: '27'
    name: NOS3
    type: rw
  - bits: '26'
    name: NOS2
    type: rw
  - bits: '25'
    name: NOS1
    type: rw
  - bits: '24'
    name: NOS0
    type: rw
  - bits: '19'
    name: NS1
    type: rw
  - bits: '18'
    name: NS0
    type: rw
  - bits: '17'
    name: DS1
    type: rw
  - bits: '16'
    name: DS0
    type: rw
  - bits: '15:14'
    name: TR7
    type: rw
  - bits: '13:12'
    name: TR6
    type: rw
  - bits: '11:10'
    name: TR5
    type: rw
  - bits: '9:8'
    name: TR4
    type: rw
  - bits: '7:6'
    name: TR3
    type: rw
  - bits: '5:4'
    name: TR2
    type: rw
  - bits: '3:2'
    name: TR1
    type: rw
  - bits: '1:0'
    name: TR0
    type: rw
  name: SMMU_CB8_PRRR_MAIR0
  offset: '0x00018038'
  type: rw
  width: 32
- default: '0x00000000'
  description: Normal memory remap register if AArch32 short descriptor scheme is
    selected. Provides additional mapping controls for memory regions that are mapped
    as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection
    register when AArch32 Long descriptor scheme or AArch64 translation scheme is
    selected. Provide a revised version of the TEX-Remap system to redirect the selection
    of memory attributes from the translation table entries.
  field:
  - bits: '31:30'
    name: OR7
    type: rw
  - bits: '29:28'
    name: OR6
    type: rw
  - bits: '27:26'
    name: OR5
    type: rw
  - bits: '25:24'
    name: OR4
    type: rw
  - bits: '23:22'
    name: OR3
    type: rw
  - bits: '21:20'
    name: OR2
    type: rw
  - bits: '19:18'
    name: OR1
    type: rw
  - bits: '17:16'
    name: OR0
    type: rw
  - bits: '15:14'
    name: IR7
    type: rw
  - bits: '13:12'
    name: IR6
    type: rw
  - bits: '11:10'
    name: IR5
    type: rw
  - bits: '9:8'
    name: IR4
    type: rw
  - bits: '7:6'
    name: IR3
    type: rw
  - bits: '5:4'
    name: IR2
    type: rw
  - bits: '3:2'
    name: IR1
    type: rw
  - bits: '1:0'
    name: IR0
    type: rw
  name: SMMU_CB8_NMRR_MAIR1
  offset: '0x0001803C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides memory system fault status information.
  field:
  - bits: '31'
    name: MULTI
    type: wo
  - bits: '30'
    name: SS
    type: wo
  - bits: '10:9'
    name: FORMAT
    type: wo
  - bits: '8'
    name: UUT
    type: wo
  - bits: '7'
    name: ASF
    type: wo
  - bits: '6'
    name: TLBLKF
    type: wo
  - bits: '5'
    name: TLBMCF
    type: wo
  - bits: '4'
    name: EF
    type: wo
  - bits: '3'
    name: PF
    type: wo
  - bits: '2'
    name: AFF
    type: wo
  - bits: '1'
    name: TF
    type: wo
  name: SMMU_CB8_FSR
  offset: '0x00018058'
  type: wo
  width: 32
- default: '0x00000000'
  description: Restores the state of SMMU_CBn_FSR, after a reset, for example.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB8_FSRRESTORE
  offset: '0x0001805C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Holds the Lower input address bits [31:0] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB8_FAR_LOW
  offset: '0x00018060'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds the Upper input address bits [63:32] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '16:0'
    name: BITS
    type: rw
  name: SMMU_CB8_FAR_HIGH
  offset: '0x00018064'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds fault syndrome information about the memory access that caused
    a synchronous abort exception
  field:
  - bits: '19:16'
    name: S1CBNDX
    type: rw
  - bits: '11'
    name: AFR
    type: rw
  - bits: '10'
    name: PTWF
    type: rw
  - bits: '9'
    name: ATOF
    type: ro
  - bits: '8'
    name: NSATTR
    type: rw
  - bits: '6'
    name: IND
    type: rw
  - bits: '5'
    name: PNU
    type: rw
  - bits: '4'
    name: WNR
    type: rw
  - bits: '1:0'
    name: PLVL
    type: rw
  name: SMMU_CB8_FSYNR0
  offset: '0x00018068'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Lower bits [31:0] Register.
  field:
  - bits: '31:12'
    name: IPAFAR_L
    type: rw
  - bits: '11:0'
    name: FAR_RO
    type: ro
  name: SMMU_CB8_IPAFAR_LOW
  offset: '0x00018070'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Upper bits [63:32] Register
  field:
  - bits: '15:0'
    name: BITS
    type: rw
  name: SMMU_CB8_IPAFAR_HIGH
  offset: '0x00018074'
  type: rw
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB8_TLBIVA_LOW
  offset: '0x00018600'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB8_TLBIVA_HIGH
  offset: '0x00018604'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB8_TLBIVAA_LOW
  offset: '0x00018608'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB8_TLBIVAA_HIGH
  offset: '0x0001860C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the ASID provided
    as an argument
  field:
  - bits: '15:0'
    name: ASID
    type: wo
  name: SMMU_CB8_TLBIASID
  offset: '0x00018610'
  type: wo
  width: 32
- default: '0x00000000'
  description: 'Invalidates all of the unlocked TLB entries that are tagged as: i)
    Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank,
    for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure
    context banks.'
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB8_TLBIALL
  offset: '0x00018618'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB8_TLBIVAL_LOW
  offset: '0x00018620'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB8_TLBIVAL_HIGH
  offset: '0x00018624'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB8_TLBIVAAL_LOW
  offset: '0x00018628'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB8_TLBIVAAL_HIGH
  offset: '0x0001862C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB8_TLBIIPAS2_LOW
  offset: '0x00018630'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB8_TLBIIPAS2_HIGH
  offset: '0x00018634'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB8_TLBIIPAS2L_LOW
  offset: '0x00018638'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB8_TLBIIPAS2L_HIGH
  offset: '0x0001863C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Initiates a synchronization operation that ensures the completion of
    any TLB invalidate operations previously accepted in the corresponding translation
    context bank.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB8_TLBSYNC
  offset: '0x000187F0'
  type: wo
  width: 32
- default: '0x00000000'
  description: Indicates the status of any TLB maintenance operations issued before
    the most recent SMMU_CBn_TLBSYNC operation
  field:
  - bits: '0'
    name: SACTIVE
    type: ro
  name: SMMU_CB8_TLBSTATUS
  offset: '0x000187F4'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB8_PMEVCNTR0
  offset: '0x00018E00'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB8_PMEVCNTR1
  offset: '0x00018E04'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB8_PMEVCNTR2
  offset: '0x00018E08'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB8_PMEVCNTR3
  offset: '0x00018E0C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB8_PMEVTYPER0
  offset: '0x00018E80'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB8_PMEVTYPER1
  offset: '0x00018E84'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB8_PMEVTYPER2
  offset: '0x00018E88'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB8_PMEVTYPER3
  offset: '0x00018E8C'
  type: rw
  width: 32
- default: '0x00011F03'
  description: Provides a performance monitoring configuration register in the register
    map of a translation context bank. Provides Performance Monitoring Unit (PMU)
    configuration data.
  field:
  - bits: '31:24'
    name: NCG
    type: ro
  - bits: '19'
    name: UEN
    type: ro
  - bits: '16'
    name: EX
    type: ro
  - bits: '15'
    name: CCD
    type: ro
  - bits: '14'
    name: CC
    type: ro
  - bits: '13:8'
    name: SIZE
    type: ro
  - bits: '7:0'
    name: N
    type: ro
  name: SMMU_CB8_PMCFGR
  offset: '0x00018F00'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCR register, in the register map of
    a translation context bank. PMCR provides controls for the Performance Monitors.
  field:
  - bits: '31:24'
    name: IMP
    type: ro
  - bits: '4'
    name: X
    type: rw
  - bits: '1'
    name: P
    type: ro
  - bits: '0'
    name: E
    type: rw
  name: SMMU_CB8_PMCR
  offset: '0x00018F04'
  type: mixed
  width: 32
- default: '0x00030303'
  description: Provide the equivalent of the SMMU performance monitoring register
    map PMCEID0 register, in the register map of a translation context bank. Describes
    the event classes supported by the SMMU implementation.
  field:
  - bits: '17'
    name: EVENT0X12
    type: ro
  - bits: '16'
    name: EVENT0X11
    type: ro
  - bits: '15'
    name: EVENT0X10
    type: ro
  - bits: '9'
    name: EVENT0X0A
    type: ro
  - bits: '8'
    name: EVENT0X09
    type: ro
  - bits: '7'
    name: EVENT0X08
    type: ro
  - bits: '1'
    name: EVENT0X01
    type: ro
  - bits: '0'
    name: EVENT0X00
    type: ro
  name: SMMU_CB8_PMCEID
  offset: '0x00018F20'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENSETx register, in the register
    map of a translation context bank. Enables any implemented event counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB8_PMCNTENSE
  offset: '0x00018F40'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENCLRx register, in the register
    map of a translation context bank. Disables any implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB8_PMCNTENCLR
  offset: '0x00018F44'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENSETx in the register map of a
    translation context bank. Enables the generation of interrupt requests on overflows
    from each implemented event counter
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB8_PMCNTENSET
  offset: '0x00018F48'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENCLRx in the register map of a
    translation context bank. Disables the generation of interrupt requests on overflows
    from each implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB8_PMINTENCLR
  offset: '0x00018F4C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMOVSCLRx register, in the register
    map of a translation context bank. Clears the state of the overflow bit for each
    implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB8_PMOVSCLR
  offset: '0x00018F50'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of PMOVSSETx, in the register map of a translation
    context bank. Sets the state of the overflow bit for each of the implemented event
    counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB8_PMOVSSET
  offset: '0x00018F58'
  type: wo
  width: 32
- default: '0x00000080'
  description: Provides the equivalent of the PMAUTHSTATUS register, in the register
    map of a translation context bank. Indicates the implemented debug features and
    provides the current values of the configuration inputs that determine the debug
    permissions
  field:
  - bits: '7'
    name: SNI
    type: ro
  - bits: '6'
    name: SNE
    type: ro
  - bits: '5'
    name: SI
    type: ro
  - bits: '4'
    name: SE
    type: ro
  - bits: '3'
    name: NSNI
    type: ro
  - bits: '2'
    name: NSNE
    type: ro
  - bits: '1'
    name: NSI
    type: ro
  - bits: '0'
    name: NSE
    type: ro
  name: SMMU_CB8_PMAUTHSTATUS
  offset: '0x00018FB8'
  type: ro
  width: 32
- default: '0x00000100'
  description: The System Control register provides the top level control of the translation
    system for the related Context bank.
  field:
  - bits: '29:28'
    name: NSCFG
    type: rw
  - bits: '27:26'
    name: WACFG
    type: rw
  - bits: '25:24'
    name: RACFG
    type: rw
  - bits: '23:22'
    name: SHCFG
    type: rw
  - bits: '21'
    name: FB
    type: rw
  - bits: '20'
    name: MTCFG
    type: rw
  - bits: '19:16'
    name: MEMATTR
    type: rw
  - bits: '15:14'
    name: TRANSIENTCFG
    type: rw
  - bits: '13'
    name: PTW
    type: rw
  - bits: '12'
    name: ASIDPNE
    type: ro
  - bits: '10'
    name: UWXN
    type: rw
  - bits: '9'
    name: WXN
    type: rw
  - bits: '8'
    name: HUPCF
    type: rw
  - bits: '7'
    name: CFCFG
    type: rw
  - bits: '6'
    name: CFIE
    type: rw
  - bits: '5'
    name: CFRE
    type: rw
  - bits: '4'
    name: E
    type: rw
  - bits: '3'
    name: AFFD
    type: rw
  - bits: '2'
    name: AFE
    type: rw
  - bits: '1'
    name: TRE
    type: rw
  - bits: '0'
    name: M
    type: rw
  name: SMMU_CB9_SCTLR
  offset: '0x00019000'
  type: mixed
  width: 32
- default: '0x00000003'
  description: The Auxillary Control register provides implementation specific configuration
    and control options.
  field:
  - bits: '1'
    name: CPRE
    type: rw
  - bits: '0'
    name: CMTLB
    type: rw
  name: SMMU_CB9_ACTLR
  offset: '0x00019004'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Transaction Resume is used to resume operation of a transaction
    that is stalled because of an existing fault condition.
  field:
  - bits: '0'
    name: TNR
    type: wo
  name: SMMU_CB9_RESUME
  offset: '0x00019008'
  type: wo
  width: 32
- default: '0x00000060'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '30'
    name: NSCFG1
    type: rw
  - bits: '17:15'
    name: SEP
    type: rw
  - bits: '14'
    name: NSCFG0
    type: rw
  - bits: '6'
    name: TBI1
    type: ro
  - bits: '5'
    name: TBI0
    type: ro
  - bits: '4'
    name: AS
    type: rw
  - bits: '2:0'
    name: PASIZE
    type: rw
  name: SMMU_CB9_TCR2
  offset: '0x00019010'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: ro
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB9_TTBR0_LOW
  offset: '0x00019020'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB9_TTBR0_HIGH
  offset: '0x00019024'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: rw
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB9_TTBR1_LOW
  offset: '0x00019028'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB9_TTBR1_HIGH
  offset: '0x0001902C'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '31'
    name: EAE
    type: rw
  - bits: '30'
    name: NSCFG1_TG1
    type: rw
  - bits: '29:28'
    name: SH1
    type: rw
  - bits: '27:26'
    name: ORGN1
    type: rw
  - bits: '25:24'
    name: IRGN1
    type: rw
  - bits: '23'
    name: EPD1
    type: rw
  - bits: '22'
    name: A1
    type: rw
  - bits: '21:19'
    name: T1SZ_5_3
    type: rw
  - bits: '18:16'
    name: T1SZ_2_0_PASIZE
    type: rw
  - bits: '14'
    name: NSCFG0_TG0
    type: rw
  - bits: '13:12'
    name: SH0
    type: rw
  - bits: '11:10'
    name: ORGN0
    type: rw
  - bits: '9:8'
    name: IRGN0
    type: rw
  - bits: '7'
    name: SL0_1_EPD0
    type: rw
  - bits: '6'
    name: SL0_0
    type: rw
  - bits: '5'
    name: PD1_T0SZ_5
    type: rw
  - bits: '4'
    name: S_PD0_T0SZ_4
    type: rw
  - bits: '3:0'
    name: T0SZ_3_0
    type: rw
  name: SMMU_CB9_TCR_LPAE
  offset: '0x00019030'
  type: rw
  width: 32
- default: '0x00000000'
  description: Identifies the current process identifier and the current address space
    identifier
  field:
  - bits: '31:8'
    name: PROCID
    type: rw
  - bits: '7:0'
    name: ASID
    type: rw
  name: SMMU_CB9_CONTEXTIDR
  offset: '0x00019034'
  type: rw
  width: 32
- default: '0x00000000'
  description: Primary region remap register if AArch32 short descriptor scheme is
    selected. Controls top-level mapping of the TEX, C, and B memory region attributes.
    Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64
    translation scheme is selected. Provide a revised version of the TEX-Remap system
    to redirect the selection of memory attributes from the translation table entries.
  field:
  - bits: '31'
    name: NOS7
    type: rw
  - bits: '30'
    name: NOS6
    type: rw
  - bits: '29'
    name: NOS5
    type: rw
  - bits: '28'
    name: NOS4
    type: rw
  - bits: '27'
    name: NOS3
    type: rw
  - bits: '26'
    name: NOS2
    type: rw
  - bits: '25'
    name: NOS1
    type: rw
  - bits: '24'
    name: NOS0
    type: rw
  - bits: '19'
    name: NS1
    type: rw
  - bits: '18'
    name: NS0
    type: rw
  - bits: '17'
    name: DS1
    type: rw
  - bits: '16'
    name: DS0
    type: rw
  - bits: '15:14'
    name: TR7
    type: rw
  - bits: '13:12'
    name: TR6
    type: rw
  - bits: '11:10'
    name: TR5
    type: rw
  - bits: '9:8'
    name: TR4
    type: rw
  - bits: '7:6'
    name: TR3
    type: rw
  - bits: '5:4'
    name: TR2
    type: rw
  - bits: '3:2'
    name: TR1
    type: rw
  - bits: '1:0'
    name: TR0
    type: rw
  name: SMMU_CB9_PRRR_MAIR0
  offset: '0x00019038'
  type: rw
  width: 32
- default: '0x00000000'
  description: Normal memory remap register if AArch32 short descriptor scheme is
    selected. Provides additional mapping controls for memory regions that are mapped
    as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection
    register when AArch32 Long descriptor scheme or AArch64 translation scheme is
    selected. Provide a revised version of the TEX-Remap system to redirect the selection
    of memory attributes from the translation table entries.
  field:
  - bits: '31:30'
    name: OR7
    type: rw
  - bits: '29:28'
    name: OR6
    type: rw
  - bits: '27:26'
    name: OR5
    type: rw
  - bits: '25:24'
    name: OR4
    type: rw
  - bits: '23:22'
    name: OR3
    type: rw
  - bits: '21:20'
    name: OR2
    type: rw
  - bits: '19:18'
    name: OR1
    type: rw
  - bits: '17:16'
    name: OR0
    type: rw
  - bits: '15:14'
    name: IR7
    type: rw
  - bits: '13:12'
    name: IR6
    type: rw
  - bits: '11:10'
    name: IR5
    type: rw
  - bits: '9:8'
    name: IR4
    type: rw
  - bits: '7:6'
    name: IR3
    type: rw
  - bits: '5:4'
    name: IR2
    type: rw
  - bits: '3:2'
    name: IR1
    type: rw
  - bits: '1:0'
    name: IR0
    type: rw
  name: SMMU_CB9_NMRR_MAIR1
  offset: '0x0001903C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides memory system fault status information.
  field:
  - bits: '31'
    name: MULTI
    type: wo
  - bits: '30'
    name: SS
    type: wo
  - bits: '10:9'
    name: FORMAT
    type: wo
  - bits: '8'
    name: UUT
    type: wo
  - bits: '7'
    name: ASF
    type: wo
  - bits: '6'
    name: TLBLKF
    type: wo
  - bits: '5'
    name: TLBMCF
    type: wo
  - bits: '4'
    name: EF
    type: wo
  - bits: '3'
    name: PF
    type: wo
  - bits: '2'
    name: AFF
    type: wo
  - bits: '1'
    name: TF
    type: wo
  name: SMMU_CB9_FSR
  offset: '0x00019058'
  type: wo
  width: 32
- default: '0x00000000'
  description: Restores the state of SMMU_CBn_FSR, after a reset, for example.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB9_FSRRESTORE
  offset: '0x0001905C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Holds the Lower input address bits [31:0] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB9_FAR_LOW
  offset: '0x00019060'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds the Upper input address bits [63:32] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '16:0'
    name: BITS
    type: rw
  name: SMMU_CB9_FAR_HIGH
  offset: '0x00019064'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds fault syndrome information about the memory access that caused
    a synchronous abort exception
  field:
  - bits: '19:16'
    name: S1CBNDX
    type: rw
  - bits: '11'
    name: AFR
    type: rw
  - bits: '10'
    name: PTWF
    type: rw
  - bits: '9'
    name: ATOF
    type: ro
  - bits: '8'
    name: NSATTR
    type: rw
  - bits: '6'
    name: IND
    type: rw
  - bits: '5'
    name: PNU
    type: rw
  - bits: '4'
    name: WNR
    type: rw
  - bits: '1:0'
    name: PLVL
    type: rw
  name: SMMU_CB9_FSYNR0
  offset: '0x00019068'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Lower bits [31:0] Register.
  field:
  - bits: '31:12'
    name: IPAFAR_L
    type: rw
  - bits: '11:0'
    name: FAR_RO
    type: ro
  name: SMMU_CB9_IPAFAR_LOW
  offset: '0x00019070'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Upper bits [63:32] Register
  field:
  - bits: '15:0'
    name: BITS
    type: rw
  name: SMMU_CB9_IPAFAR_HIGH
  offset: '0x00019074'
  type: rw
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB9_TLBIVA_LOW
  offset: '0x00019600'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB9_TLBIVA_HIGH
  offset: '0x00019604'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB9_TLBIVAA_LOW
  offset: '0x00019608'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB9_TLBIVAA_HIGH
  offset: '0x0001960C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the ASID provided
    as an argument
  field:
  - bits: '15:0'
    name: ASID
    type: wo
  name: SMMU_CB9_TLBIASID
  offset: '0x00019610'
  type: wo
  width: 32
- default: '0x00000000'
  description: 'Invalidates all of the unlocked TLB entries that are tagged as: i)
    Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank,
    for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure
    context banks.'
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB9_TLBIALL
  offset: '0x00019618'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB9_TLBIVAL_LOW
  offset: '0x00019620'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB9_TLBIVAL_HIGH
  offset: '0x00019624'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB9_TLBIVAAL_LOW
  offset: '0x00019628'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB9_TLBIVAAL_HIGH
  offset: '0x0001962C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB9_TLBIIPAS2_LOW
  offset: '0x00019630'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB9_TLBIIPAS2_HIGH
  offset: '0x00019634'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB9_TLBIIPAS2L_LOW
  offset: '0x00019638'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB9_TLBIIPAS2L_HIGH
  offset: '0x0001963C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Initiates a synchronization operation that ensures the completion of
    any TLB invalidate operations previously accepted in the corresponding translation
    context bank.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB9_TLBSYNC
  offset: '0x000197F0'
  type: wo
  width: 32
- default: '0x00000000'
  description: Indicates the status of any TLB maintenance operations issued before
    the most recent SMMU_CBn_TLBSYNC operation
  field:
  - bits: '0'
    name: SACTIVE
    type: ro
  name: SMMU_CB9_TLBSTATUS
  offset: '0x000197F4'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB9_PMEVCNTR0
  offset: '0x00019E00'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB9_PMEVCNTR1
  offset: '0x00019E04'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB9_PMEVCNTR2
  offset: '0x00019E08'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB9_PMEVCNTR3
  offset: '0x00019E0C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB9_PMEVTYPER0
  offset: '0x00019E80'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB9_PMEVTYPER1
  offset: '0x00019E84'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB9_PMEVTYPER2
  offset: '0x00019E88'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB9_PMEVTYPER3
  offset: '0x00019E8C'
  type: rw
  width: 32
- default: '0x00011F03'
  description: Provides a performance monitoring configuration register in the register
    map of a translation context bank. Provides Performance Monitoring Unit (PMU)
    configuration data.
  field:
  - bits: '31:24'
    name: NCG
    type: ro
  - bits: '19'
    name: UEN
    type: ro
  - bits: '16'
    name: EX
    type: ro
  - bits: '15'
    name: CCD
    type: ro
  - bits: '14'
    name: CC
    type: ro
  - bits: '13:8'
    name: SIZE
    type: ro
  - bits: '7:0'
    name: N
    type: ro
  name: SMMU_CB9_PMCFGR
  offset: '0x00019F00'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCR register, in the register map of
    a translation context bank. PMCR provides controls for the Performance Monitors.
  field:
  - bits: '31:24'
    name: IMP
    type: ro
  - bits: '4'
    name: X
    type: rw
  - bits: '1'
    name: P
    type: ro
  - bits: '0'
    name: E
    type: rw
  name: SMMU_CB9_PMCR
  offset: '0x00019F04'
  type: mixed
  width: 32
- default: '0x00030303'
  description: Provide the equivalent of the SMMU performance monitoring register
    map PMCEID0 register, in the register map of a translation context bank. Describes
    the event classes supported by the SMMU implementation.
  field:
  - bits: '17'
    name: EVENT0X12
    type: ro
  - bits: '16'
    name: EVENT0X11
    type: ro
  - bits: '15'
    name: EVENT0X10
    type: ro
  - bits: '9'
    name: EVENT0X0A
    type: ro
  - bits: '8'
    name: EVENT0X09
    type: ro
  - bits: '7'
    name: EVENT0X08
    type: ro
  - bits: '1'
    name: EVENT0X01
    type: ro
  - bits: '0'
    name: EVENT0X00
    type: ro
  name: SMMU_CB9_PMCEID
  offset: '0x00019F20'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENSETx register, in the register
    map of a translation context bank. Enables any implemented event counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB9_PMCNTENSE
  offset: '0x00019F40'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENCLRx register, in the register
    map of a translation context bank. Disables any implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB9_PMCNTENCLR
  offset: '0x00019F44'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENSETx in the register map of a
    translation context bank. Enables the generation of interrupt requests on overflows
    from each implemented event counter
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB9_PMCNTENSET
  offset: '0x00019F48'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENCLRx in the register map of a
    translation context bank. Disables the generation of interrupt requests on overflows
    from each implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB9_PMINTENCLR
  offset: '0x00019F4C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMOVSCLRx register, in the register
    map of a translation context bank. Clears the state of the overflow bit for each
    implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB9_PMOVSCLR
  offset: '0x00019F50'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of PMOVSSETx, in the register map of a translation
    context bank. Sets the state of the overflow bit for each of the implemented event
    counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB9_PMOVSSET
  offset: '0x00019F58'
  type: wo
  width: 32
- default: '0x00000080'
  description: Provides the equivalent of the PMAUTHSTATUS register, in the register
    map of a translation context bank. Indicates the implemented debug features and
    provides the current values of the configuration inputs that determine the debug
    permissions
  field:
  - bits: '7'
    name: SNI
    type: ro
  - bits: '6'
    name: SNE
    type: ro
  - bits: '5'
    name: SI
    type: ro
  - bits: '4'
    name: SE
    type: ro
  - bits: '3'
    name: NSNI
    type: ro
  - bits: '2'
    name: NSNE
    type: ro
  - bits: '1'
    name: NSI
    type: ro
  - bits: '0'
    name: NSE
    type: ro
  name: SMMU_CB9_PMAUTHSTATUS
  offset: '0x00019FB8'
  type: ro
  width: 32
- default: '0x00000100'
  description: The System Control register provides the top level control of the translation
    system for the related Context bank.
  field:
  - bits: '29:28'
    name: NSCFG
    type: rw
  - bits: '27:26'
    name: WACFG
    type: rw
  - bits: '25:24'
    name: RACFG
    type: rw
  - bits: '23:22'
    name: SHCFG
    type: rw
  - bits: '21'
    name: FB
    type: rw
  - bits: '20'
    name: MTCFG
    type: rw
  - bits: '19:16'
    name: MEMATTR
    type: rw
  - bits: '15:14'
    name: TRANSIENTCFG
    type: rw
  - bits: '13'
    name: PTW
    type: rw
  - bits: '12'
    name: ASIDPNE
    type: ro
  - bits: '10'
    name: UWXN
    type: rw
  - bits: '9'
    name: WXN
    type: rw
  - bits: '8'
    name: HUPCF
    type: rw
  - bits: '7'
    name: CFCFG
    type: rw
  - bits: '6'
    name: CFIE
    type: rw
  - bits: '5'
    name: CFRE
    type: rw
  - bits: '4'
    name: E
    type: rw
  - bits: '3'
    name: AFFD
    type: rw
  - bits: '2'
    name: AFE
    type: rw
  - bits: '1'
    name: TRE
    type: rw
  - bits: '0'
    name: M
    type: rw
  name: SMMU_CB10_SCTLR
  offset: '0x0001A000'
  type: mixed
  width: 32
- default: '0x00000003'
  description: The Auxillary Control register provides implementation specific configuration
    and control options.
  field:
  - bits: '1'
    name: CPRE
    type: rw
  - bits: '0'
    name: CMTLB
    type: rw
  name: SMMU_CB10_ACTLR
  offset: '0x0001A004'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Transaction Resume is used to resume operation of a transaction
    that is stalled because of an existing fault condition.
  field:
  - bits: '0'
    name: TNR
    type: wo
  name: SMMU_CB10_RESUME
  offset: '0x0001A008'
  type: wo
  width: 32
- default: '0x00000060'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '30'
    name: NSCFG1
    type: rw
  - bits: '17:15'
    name: SEP
    type: rw
  - bits: '14'
    name: NSCFG0
    type: rw
  - bits: '6'
    name: TBI1
    type: ro
  - bits: '5'
    name: TBI0
    type: ro
  - bits: '4'
    name: AS
    type: rw
  - bits: '2:0'
    name: PASIZE
    type: rw
  name: SMMU_CB10_TCR2
  offset: '0x0001A010'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: ro
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB10_TTBR0_LOW
  offset: '0x0001A020'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB10_TTBR0_HIGH
  offset: '0x0001A024'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: rw
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB10_TTBR1_LOW
  offset: '0x0001A028'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB10_TTBR1_HIGH
  offset: '0x0001A02C'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '31'
    name: EAE
    type: rw
  - bits: '30'
    name: NSCFG1_TG1
    type: rw
  - bits: '29:28'
    name: SH1
    type: rw
  - bits: '27:26'
    name: ORGN1
    type: rw
  - bits: '25:24'
    name: IRGN1
    type: rw
  - bits: '23'
    name: EPD1
    type: rw
  - bits: '22'
    name: A1
    type: rw
  - bits: '21:19'
    name: T1SZ_5_3
    type: rw
  - bits: '18:16'
    name: T1SZ_2_0_PASIZE
    type: rw
  - bits: '14'
    name: NSCFG0_TG0
    type: rw
  - bits: '13:12'
    name: SH0
    type: rw
  - bits: '11:10'
    name: ORGN0
    type: rw
  - bits: '9:8'
    name: IRGN0
    type: rw
  - bits: '7'
    name: SL0_1_EPD0
    type: rw
  - bits: '6'
    name: SL0_0
    type: rw
  - bits: '5'
    name: PD1_T0SZ_5
    type: rw
  - bits: '4'
    name: S_PD0_T0SZ_4
    type: rw
  - bits: '3:0'
    name: T0SZ_3_0
    type: rw
  name: SMMU_CB10_TCR_LPAE
  offset: '0x0001A030'
  type: rw
  width: 32
- default: '0x00000000'
  description: Identifies the current process identifier and the current address space
    identifier
  field:
  - bits: '31:8'
    name: PROCID
    type: rw
  - bits: '7:0'
    name: ASID
    type: rw
  name: SMMU_CB10_CONTEXTIDR
  offset: '0x0001A034'
  type: rw
  width: 32
- default: '0x00000000'
  description: Primary region remap register if AArch32 short descriptor scheme is
    selected. Controls top-level mapping of the TEX, C, and B memory region attributes.
    Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64
    translation scheme is selected. Provide a revised version of the TEX-Remap system
    to redirect the selection of memory attributes from the translation table entries.
  field:
  - bits: '31'
    name: NOS7
    type: rw
  - bits: '30'
    name: NOS6
    type: rw
  - bits: '29'
    name: NOS5
    type: rw
  - bits: '28'
    name: NOS4
    type: rw
  - bits: '27'
    name: NOS3
    type: rw
  - bits: '26'
    name: NOS2
    type: rw
  - bits: '25'
    name: NOS1
    type: rw
  - bits: '24'
    name: NOS0
    type: rw
  - bits: '19'
    name: NS1
    type: rw
  - bits: '18'
    name: NS0
    type: rw
  - bits: '17'
    name: DS1
    type: rw
  - bits: '16'
    name: DS0
    type: rw
  - bits: '15:14'
    name: TR7
    type: rw
  - bits: '13:12'
    name: TR6
    type: rw
  - bits: '11:10'
    name: TR5
    type: rw
  - bits: '9:8'
    name: TR4
    type: rw
  - bits: '7:6'
    name: TR3
    type: rw
  - bits: '5:4'
    name: TR2
    type: rw
  - bits: '3:2'
    name: TR1
    type: rw
  - bits: '1:0'
    name: TR0
    type: rw
  name: SMMU_CB10_PRRR_MAIR0
  offset: '0x0001A038'
  type: rw
  width: 32
- default: '0x00000000'
  description: Normal memory remap register if AArch32 short descriptor scheme is
    selected. Provides additional mapping controls for memory regions that are mapped
    as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection
    register when AArch32 Long descriptor scheme or AArch64 translation scheme is
    selected. Provide a revised version of the TEX-Remap system to redirect the selection
    of memory attributes from the translation table entries.
  field:
  - bits: '31:30'
    name: OR7
    type: rw
  - bits: '29:28'
    name: OR6
    type: rw
  - bits: '27:26'
    name: OR5
    type: rw
  - bits: '25:24'
    name: OR4
    type: rw
  - bits: '23:22'
    name: OR3
    type: rw
  - bits: '21:20'
    name: OR2
    type: rw
  - bits: '19:18'
    name: OR1
    type: rw
  - bits: '17:16'
    name: OR0
    type: rw
  - bits: '15:14'
    name: IR7
    type: rw
  - bits: '13:12'
    name: IR6
    type: rw
  - bits: '11:10'
    name: IR5
    type: rw
  - bits: '9:8'
    name: IR4
    type: rw
  - bits: '7:6'
    name: IR3
    type: rw
  - bits: '5:4'
    name: IR2
    type: rw
  - bits: '3:2'
    name: IR1
    type: rw
  - bits: '1:0'
    name: IR0
    type: rw
  name: SMMU_CB10_NMRR_MAIR1
  offset: '0x0001A03C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides memory system fault status information.
  field:
  - bits: '31'
    name: MULTI
    type: wo
  - bits: '30'
    name: SS
    type: wo
  - bits: '10:9'
    name: FORMAT
    type: wo
  - bits: '8'
    name: UUT
    type: wo
  - bits: '7'
    name: ASF
    type: wo
  - bits: '6'
    name: TLBLKF
    type: wo
  - bits: '5'
    name: TLBMCF
    type: wo
  - bits: '4'
    name: EF
    type: wo
  - bits: '3'
    name: PF
    type: wo
  - bits: '2'
    name: AFF
    type: wo
  - bits: '1'
    name: TF
    type: wo
  name: SMMU_CB10_FSR
  offset: '0x0001A058'
  type: wo
  width: 32
- default: '0x00000000'
  description: Restores the state of SMMU_CBn_FSR, after a reset, for example.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB10_FSRRESTORE
  offset: '0x0001A05C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Holds the Lower input address bits [31:0] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB10_FAR_LOW
  offset: '0x0001A060'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds the Upper input address bits [63:32] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '16:0'
    name: BITS
    type: rw
  name: SMMU_CB10_FAR_HIGH
  offset: '0x0001A064'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds fault syndrome information about the memory access that caused
    a synchronous abort exception
  field:
  - bits: '19:16'
    name: S1CBNDX
    type: rw
  - bits: '11'
    name: AFR
    type: rw
  - bits: '10'
    name: PTWF
    type: rw
  - bits: '9'
    name: ATOF
    type: ro
  - bits: '8'
    name: NSATTR
    type: rw
  - bits: '6'
    name: IND
    type: rw
  - bits: '5'
    name: PNU
    type: rw
  - bits: '4'
    name: WNR
    type: rw
  - bits: '1:0'
    name: PLVL
    type: rw
  name: SMMU_CB10_FSYNR0
  offset: '0x0001A068'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Lower bits [31:0] Register.
  field:
  - bits: '31:12'
    name: IPAFAR_L
    type: rw
  - bits: '11:0'
    name: FAR_RO
    type: ro
  name: SMMU_CB10_IPAFAR_LOW
  offset: '0x0001A070'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Upper bits [63:32] Register
  field:
  - bits: '15:0'
    name: BITS
    type: rw
  name: SMMU_CB10_IPAFAR_HIGH
  offset: '0x0001A074'
  type: rw
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB10_TLBIVA_LOW
  offset: '0x0001A600'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB10_TLBIVA_HIGH
  offset: '0x0001A604'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB10_TLBIVAA_LOW
  offset: '0x0001A608'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB10_TLBIVAA_HIGH
  offset: '0x0001A60C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the ASID provided
    as an argument
  field:
  - bits: '15:0'
    name: ASID
    type: wo
  name: SMMU_CB10_TLBIASID
  offset: '0x0001A610'
  type: wo
  width: 32
- default: '0x00000000'
  description: 'Invalidates all of the unlocked TLB entries that are tagged as: i)
    Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank,
    for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure
    context banks.'
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB10_TLBIALL
  offset: '0x0001A618'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB10_TLBIVAL_LOW
  offset: '0x0001A620'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB10_TLBIVAL_HIGH
  offset: '0x0001A624'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB10_TLBIVAAL_LOW
  offset: '0x0001A628'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB10_TLBIVAAL_HIGH
  offset: '0x0001A62C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB10_TLBIIPAS2_LOW
  offset: '0x0001A630'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB10_TLBIIPAS2_HIGH
  offset: '0x0001A634'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB10_TLBIIPAS2L_LOW
  offset: '0x0001A638'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB10_TLBIIPAS2L_HIGH
  offset: '0x0001A63C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Initiates a synchronization operation that ensures the completion of
    any TLB invalidate operations previously accepted in the corresponding translation
    context bank.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB10_TLBSYNC
  offset: '0x0001A7F0'
  type: wo
  width: 32
- default: '0x00000000'
  description: Indicates the status of any TLB maintenance operations issued before
    the most recent SMMU_CBn_TLBSYNC operation
  field:
  - bits: '0'
    name: SACTIVE
    type: ro
  name: SMMU_CB10_TLBSTATUS
  offset: '0x0001A7F4'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB10_PMEVCNTR0
  offset: '0x0001AE00'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB10_PMEVCNTR1
  offset: '0x0001AE04'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB10_PMEVCNTR2
  offset: '0x0001AE08'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB10_PMEVCNTR3
  offset: '0x0001AE0C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB10_PMEVTYPER0
  offset: '0x0001AE80'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB10_PMEVTYPER1
  offset: '0x0001AE84'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB10_PMEVTYPER2
  offset: '0x0001AE88'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB10_PMEVTYPER3
  offset: '0x0001AE8C'
  type: rw
  width: 32
- default: '0x00011F03'
  description: Provides a performance monitoring configuration register in the register
    map of a translation context bank. Provides Performance Monitoring Unit (PMU)
    configuration data.
  field:
  - bits: '31:24'
    name: NCG
    type: ro
  - bits: '19'
    name: UEN
    type: ro
  - bits: '16'
    name: EX
    type: ro
  - bits: '15'
    name: CCD
    type: ro
  - bits: '14'
    name: CC
    type: ro
  - bits: '13:8'
    name: SIZE
    type: ro
  - bits: '7:0'
    name: N
    type: ro
  name: SMMU_CB10_PMCFGR
  offset: '0x0001AF00'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCR register, in the register map of
    a translation context bank. PMCR provides controls for the Performance Monitors.
  field:
  - bits: '31:24'
    name: IMP
    type: ro
  - bits: '4'
    name: X
    type: rw
  - bits: '1'
    name: P
    type: ro
  - bits: '0'
    name: E
    type: rw
  name: SMMU_CB10_PMCR
  offset: '0x0001AF04'
  type: mixed
  width: 32
- default: '0x00030303'
  description: Provide the equivalent of the SMMU performance monitoring register
    map PMCEID0 register, in the register map of a translation context bank. Describes
    the event classes supported by the SMMU implementation.
  field:
  - bits: '17'
    name: EVENT0X12
    type: ro
  - bits: '16'
    name: EVENT0X11
    type: ro
  - bits: '15'
    name: EVENT0X10
    type: ro
  - bits: '9'
    name: EVENT0X0A
    type: ro
  - bits: '8'
    name: EVENT0X09
    type: ro
  - bits: '7'
    name: EVENT0X08
    type: ro
  - bits: '1'
    name: EVENT0X01
    type: ro
  - bits: '0'
    name: EVENT0X00
    type: ro
  name: SMMU_CB10_PMCEID
  offset: '0x0001AF20'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENSETx register, in the register
    map of a translation context bank. Enables any implemented event counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB10_PMCNTENSE
  offset: '0x0001AF40'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENCLRx register, in the register
    map of a translation context bank. Disables any implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB10_PMCNTENCLR
  offset: '0x0001AF44'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENSETx in the register map of a
    translation context bank. Enables the generation of interrupt requests on overflows
    from each implemented event counter
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB10_PMCNTENSET
  offset: '0x0001AF48'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENCLRx in the register map of a
    translation context bank. Disables the generation of interrupt requests on overflows
    from each implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB10_PMINTENCLR
  offset: '0x0001AF4C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMOVSCLRx register, in the register
    map of a translation context bank. Clears the state of the overflow bit for each
    implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB10_PMOVSCLR
  offset: '0x0001AF50'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of PMOVSSETx, in the register map of a translation
    context bank. Sets the state of the overflow bit for each of the implemented event
    counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB10_PMOVSSET
  offset: '0x0001AF58'
  type: wo
  width: 32
- default: '0x00000080'
  description: Provides the equivalent of the PMAUTHSTATUS register, in the register
    map of a translation context bank. Indicates the implemented debug features and
    provides the current values of the configuration inputs that determine the debug
    permissions
  field:
  - bits: '7'
    name: SNI
    type: ro
  - bits: '6'
    name: SNE
    type: ro
  - bits: '5'
    name: SI
    type: ro
  - bits: '4'
    name: SE
    type: ro
  - bits: '3'
    name: NSNI
    type: ro
  - bits: '2'
    name: NSNE
    type: ro
  - bits: '1'
    name: NSI
    type: ro
  - bits: '0'
    name: NSE
    type: ro
  name: SMMU_CB10_PMAUTHSTATUS
  offset: '0x0001AFB8'
  type: ro
  width: 32
- default: '0x00000100'
  description: The System Control register provides the top level control of the translation
    system for the related Context bank.
  field:
  - bits: '29:28'
    name: NSCFG
    type: rw
  - bits: '27:26'
    name: WACFG
    type: rw
  - bits: '25:24'
    name: RACFG
    type: rw
  - bits: '23:22'
    name: SHCFG
    type: rw
  - bits: '21'
    name: FB
    type: rw
  - bits: '20'
    name: MTCFG
    type: rw
  - bits: '19:16'
    name: MEMATTR
    type: rw
  - bits: '15:14'
    name: TRANSIENTCFG
    type: rw
  - bits: '13'
    name: PTW
    type: rw
  - bits: '12'
    name: ASIDPNE
    type: ro
  - bits: '10'
    name: UWXN
    type: rw
  - bits: '9'
    name: WXN
    type: rw
  - bits: '8'
    name: HUPCF
    type: rw
  - bits: '7'
    name: CFCFG
    type: rw
  - bits: '6'
    name: CFIE
    type: rw
  - bits: '5'
    name: CFRE
    type: rw
  - bits: '4'
    name: E
    type: rw
  - bits: '3'
    name: AFFD
    type: rw
  - bits: '2'
    name: AFE
    type: rw
  - bits: '1'
    name: TRE
    type: rw
  - bits: '0'
    name: M
    type: rw
  name: SMMU_CB11_SCTLR
  offset: '0x0001B000'
  type: mixed
  width: 32
- default: '0x00000003'
  description: The Auxillary Control register provides implementation specific configuration
    and control options.
  field:
  - bits: '1'
    name: CPRE
    type: rw
  - bits: '0'
    name: CMTLB
    type: rw
  name: SMMU_CB11_ACTLR
  offset: '0x0001B004'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Transaction Resume is used to resume operation of a transaction
    that is stalled because of an existing fault condition.
  field:
  - bits: '0'
    name: TNR
    type: wo
  name: SMMU_CB11_RESUME
  offset: '0x0001B008'
  type: wo
  width: 32
- default: '0x00000060'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '30'
    name: NSCFG1
    type: rw
  - bits: '17:15'
    name: SEP
    type: rw
  - bits: '14'
    name: NSCFG0
    type: rw
  - bits: '6'
    name: TBI1
    type: ro
  - bits: '5'
    name: TBI0
    type: ro
  - bits: '4'
    name: AS
    type: rw
  - bits: '2:0'
    name: PASIZE
    type: rw
  name: SMMU_CB11_TCR2
  offset: '0x0001B010'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: ro
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB11_TTBR0_LOW
  offset: '0x0001B020'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB11_TTBR0_HIGH
  offset: '0x0001B024'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: rw
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB11_TTBR1_LOW
  offset: '0x0001B028'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB11_TTBR1_HIGH
  offset: '0x0001B02C'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '31'
    name: EAE
    type: rw
  - bits: '30'
    name: NSCFG1_TG1
    type: rw
  - bits: '29:28'
    name: SH1
    type: rw
  - bits: '27:26'
    name: ORGN1
    type: rw
  - bits: '25:24'
    name: IRGN1
    type: rw
  - bits: '23'
    name: EPD1
    type: rw
  - bits: '22'
    name: A1
    type: rw
  - bits: '21:19'
    name: T1SZ_5_3
    type: rw
  - bits: '18:16'
    name: T1SZ_2_0_PASIZE
    type: rw
  - bits: '14'
    name: NSCFG0_TG0
    type: rw
  - bits: '13:12'
    name: SH0
    type: rw
  - bits: '11:10'
    name: ORGN0
    type: rw
  - bits: '9:8'
    name: IRGN0
    type: rw
  - bits: '7'
    name: SL0_1_EPD0
    type: rw
  - bits: '6'
    name: SL0_0
    type: rw
  - bits: '5'
    name: PD1_T0SZ_5
    type: rw
  - bits: '4'
    name: S_PD0_T0SZ_4
    type: rw
  - bits: '3:0'
    name: T0SZ_3_0
    type: rw
  name: SMMU_CB11_TCR_LPAE
  offset: '0x0001B030'
  type: rw
  width: 32
- default: '0x00000000'
  description: Identifies the current process identifier and the current address space
    identifier
  field:
  - bits: '31:8'
    name: PROCID
    type: rw
  - bits: '7:0'
    name: ASID
    type: rw
  name: SMMU_CB11_CONTEXTIDR
  offset: '0x0001B034'
  type: rw
  width: 32
- default: '0x00000000'
  description: Primary region remap register if AArch32 short descriptor scheme is
    selected. Controls top-level mapping of the TEX, C, and B memory region attributes.
    Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64
    translation scheme is selected. Provide a revised version of the TEX-Remap system
    to redirect the selection of memory attributes from the translation table entries.
  field:
  - bits: '31'
    name: NOS7
    type: rw
  - bits: '30'
    name: NOS6
    type: rw
  - bits: '29'
    name: NOS5
    type: rw
  - bits: '28'
    name: NOS4
    type: rw
  - bits: '27'
    name: NOS3
    type: rw
  - bits: '26'
    name: NOS2
    type: rw
  - bits: '25'
    name: NOS1
    type: rw
  - bits: '24'
    name: NOS0
    type: rw
  - bits: '19'
    name: NS1
    type: rw
  - bits: '18'
    name: NS0
    type: rw
  - bits: '17'
    name: DS1
    type: rw
  - bits: '16'
    name: DS0
    type: rw
  - bits: '15:14'
    name: TR7
    type: rw
  - bits: '13:12'
    name: TR6
    type: rw
  - bits: '11:10'
    name: TR5
    type: rw
  - bits: '9:8'
    name: TR4
    type: rw
  - bits: '7:6'
    name: TR3
    type: rw
  - bits: '5:4'
    name: TR2
    type: rw
  - bits: '3:2'
    name: TR1
    type: rw
  - bits: '1:0'
    name: TR0
    type: rw
  name: SMMU_CB11_PRRR_MAIR0
  offset: '0x0001B038'
  type: rw
  width: 32
- default: '0x00000000'
  description: Normal memory remap register if AArch32 short descriptor scheme is
    selected. Provides additional mapping controls for memory regions that are mapped
    as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection
    register when AArch32 Long descriptor scheme or AArch64 translation scheme is
    selected. Provide a revised version of the TEX-Remap system to redirect the selection
    of memory attributes from the translation table entries.
  field:
  - bits: '31:30'
    name: OR7
    type: rw
  - bits: '29:28'
    name: OR6
    type: rw
  - bits: '27:26'
    name: OR5
    type: rw
  - bits: '25:24'
    name: OR4
    type: rw
  - bits: '23:22'
    name: OR3
    type: rw
  - bits: '21:20'
    name: OR2
    type: rw
  - bits: '19:18'
    name: OR1
    type: rw
  - bits: '17:16'
    name: OR0
    type: rw
  - bits: '15:14'
    name: IR7
    type: rw
  - bits: '13:12'
    name: IR6
    type: rw
  - bits: '11:10'
    name: IR5
    type: rw
  - bits: '9:8'
    name: IR4
    type: rw
  - bits: '7:6'
    name: IR3
    type: rw
  - bits: '5:4'
    name: IR2
    type: rw
  - bits: '3:2'
    name: IR1
    type: rw
  - bits: '1:0'
    name: IR0
    type: rw
  name: SMMU_CB11_NMRR_MAIR1
  offset: '0x0001B03C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides memory system fault status information.
  field:
  - bits: '31'
    name: MULTI
    type: wo
  - bits: '30'
    name: SS
    type: wo
  - bits: '10:9'
    name: FORMAT
    type: wo
  - bits: '8'
    name: UUT
    type: wo
  - bits: '7'
    name: ASF
    type: wo
  - bits: '6'
    name: TLBLKF
    type: wo
  - bits: '5'
    name: TLBMCF
    type: wo
  - bits: '4'
    name: EF
    type: wo
  - bits: '3'
    name: PF
    type: wo
  - bits: '2'
    name: AFF
    type: wo
  - bits: '1'
    name: TF
    type: wo
  name: SMMU_CB11_FSR
  offset: '0x0001B058'
  type: wo
  width: 32
- default: '0x00000000'
  description: Restores the state of SMMU_CBn_FSR, after a reset, for example.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB11_FSRRESTORE
  offset: '0x0001B05C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Holds the Lower input address bits [31:0] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB11_FAR_LOW
  offset: '0x0001B060'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds the Upper input address bits [63:32] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '16:0'
    name: BITS
    type: rw
  name: SMMU_CB11_FAR_HIGH
  offset: '0x0001B064'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds fault syndrome information about the memory access that caused
    a synchronous abort exception
  field:
  - bits: '19:16'
    name: S1CBNDX
    type: rw
  - bits: '11'
    name: AFR
    type: rw
  - bits: '10'
    name: PTWF
    type: rw
  - bits: '9'
    name: ATOF
    type: ro
  - bits: '8'
    name: NSATTR
    type: rw
  - bits: '6'
    name: IND
    type: rw
  - bits: '5'
    name: PNU
    type: rw
  - bits: '4'
    name: WNR
    type: rw
  - bits: '1:0'
    name: PLVL
    type: rw
  name: SMMU_CB11_FSYNR0
  offset: '0x0001B068'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Lower bits [31:0] Register.
  field:
  - bits: '31:12'
    name: IPAFAR_L
    type: rw
  - bits: '11:0'
    name: FAR_RO
    type: ro
  name: SMMU_CB11_IPAFAR_LOW
  offset: '0x0001B070'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Upper bits [63:32] Register
  field:
  - bits: '15:0'
    name: BITS
    type: rw
  name: SMMU_CB11_IPAFAR_HIGH
  offset: '0x0001B074'
  type: rw
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB11_TLBIVA_LOW
  offset: '0x0001B600'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB11_TLBIVA_HIGH
  offset: '0x0001B604'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB11_TLBIVAA_LOW
  offset: '0x0001B608'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB11_TLBIVAA_HIGH
  offset: '0x0001B60C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the ASID provided
    as an argument
  field:
  - bits: '15:0'
    name: ASID
    type: wo
  name: SMMU_CB11_TLBIASID
  offset: '0x0001B610'
  type: wo
  width: 32
- default: '0x00000000'
  description: 'Invalidates all of the unlocked TLB entries that are tagged as: i)
    Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank,
    for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure
    context banks.'
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB11_TLBIALL
  offset: '0x0001B618'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB11_TLBIVAL_LOW
  offset: '0x0001B620'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB11_TLBIVAL_HIGH
  offset: '0x0001B624'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB11_TLBIVAAL_LOW
  offset: '0x0001B628'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB11_TLBIVAAL_HIGH
  offset: '0x0001B62C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB11_TLBIIPAS2_LOW
  offset: '0x0001B630'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB11_TLBIIPAS2_HIGH
  offset: '0x0001B634'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB11_TLBIIPAS2L_LOW
  offset: '0x0001B638'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB11_TLBIIPAS2L_HIGH
  offset: '0x0001B63C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Initiates a synchronization operation that ensures the completion of
    any TLB invalidate operations previously accepted in the corresponding translation
    context bank.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB11_TLBSYNC
  offset: '0x0001B7F0'
  type: wo
  width: 32
- default: '0x00000000'
  description: Indicates the status of any TLB maintenance operations issued before
    the most recent SMMU_CBn_TLBSYNC operation
  field:
  - bits: '0'
    name: SACTIVE
    type: ro
  name: SMMU_CB11_TLBSTATUS
  offset: '0x0001B7F4'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB11_PMEVCNTR0
  offset: '0x0001BE00'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB11_PMEVCNTR1
  offset: '0x0001BE04'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB11_PMEVCNTR2
  offset: '0x0001BE08'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB11_PMEVCNTR3
  offset: '0x0001BE0C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB11_PMEVTYPER0
  offset: '0x0001BE80'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB11_PMEVTYPER1
  offset: '0x0001BE84'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB11_PMEVTYPER2
  offset: '0x0001BE88'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB11_PMEVTYPER3
  offset: '0x0001BE8C'
  type: rw
  width: 32
- default: '0x00011F03'
  description: Provides a performance monitoring configuration register in the register
    map of a translation context bank. Provides Performance Monitoring Unit (PMU)
    configuration data.
  field:
  - bits: '31:24'
    name: NCG
    type: ro
  - bits: '19'
    name: UEN
    type: ro
  - bits: '16'
    name: EX
    type: ro
  - bits: '15'
    name: CCD
    type: ro
  - bits: '14'
    name: CC
    type: ro
  - bits: '13:8'
    name: SIZE
    type: ro
  - bits: '7:0'
    name: N
    type: ro
  name: SMMU_CB11_PMCFGR
  offset: '0x0001BF00'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCR register, in the register map of
    a translation context bank. PMCR provides controls for the Performance Monitors.
  field:
  - bits: '31:24'
    name: IMP
    type: ro
  - bits: '4'
    name: X
    type: rw
  - bits: '1'
    name: P
    type: ro
  - bits: '0'
    name: E
    type: rw
  name: SMMU_CB11_PMCR
  offset: '0x0001BF04'
  type: mixed
  width: 32
- default: '0x00030303'
  description: Provide the equivalent of the SMMU performance monitoring register
    map PMCEID0 register, in the register map of a translation context bank. Describes
    the event classes supported by the SMMU implementation.
  field:
  - bits: '17'
    name: EVENT0X12
    type: ro
  - bits: '16'
    name: EVENT0X11
    type: ro
  - bits: '15'
    name: EVENT0X10
    type: ro
  - bits: '9'
    name: EVENT0X0A
    type: ro
  - bits: '8'
    name: EVENT0X09
    type: ro
  - bits: '7'
    name: EVENT0X08
    type: ro
  - bits: '1'
    name: EVENT0X01
    type: ro
  - bits: '0'
    name: EVENT0X00
    type: ro
  name: SMMU_CB11_PMCEID
  offset: '0x0001BF20'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENSETx register, in the register
    map of a translation context bank. Enables any implemented event counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB11_PMCNTENSE
  offset: '0x0001BF40'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENCLRx register, in the register
    map of a translation context bank. Disables any implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB11_PMCNTENCLR
  offset: '0x0001BF44'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENSETx in the register map of a
    translation context bank. Enables the generation of interrupt requests on overflows
    from each implemented event counter
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB11_PMCNTENSET
  offset: '0x0001BF48'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENCLRx in the register map of a
    translation context bank. Disables the generation of interrupt requests on overflows
    from each implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB11_PMINTENCLR
  offset: '0x0001BF4C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMOVSCLRx register, in the register
    map of a translation context bank. Clears the state of the overflow bit for each
    implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB11_PMOVSCLR
  offset: '0x0001BF50'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of PMOVSSETx, in the register map of a translation
    context bank. Sets the state of the overflow bit for each of the implemented event
    counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB11_PMOVSSET
  offset: '0x0001BF58'
  type: wo
  width: 32
- default: '0x00000080'
  description: Provides the equivalent of the PMAUTHSTATUS register, in the register
    map of a translation context bank. Indicates the implemented debug features and
    provides the current values of the configuration inputs that determine the debug
    permissions
  field:
  - bits: '7'
    name: SNI
    type: ro
  - bits: '6'
    name: SNE
    type: ro
  - bits: '5'
    name: SI
    type: ro
  - bits: '4'
    name: SE
    type: ro
  - bits: '3'
    name: NSNI
    type: ro
  - bits: '2'
    name: NSNE
    type: ro
  - bits: '1'
    name: NSI
    type: ro
  - bits: '0'
    name: NSE
    type: ro
  name: SMMU_CB11_PMAUTHSTATUS
  offset: '0x0001BFB8'
  type: ro
  width: 32
- default: '0x00000100'
  description: The System Control register provides the top level control of the translation
    system for the related Context bank.
  field:
  - bits: '29:28'
    name: NSCFG
    type: rw
  - bits: '27:26'
    name: WACFG
    type: rw
  - bits: '25:24'
    name: RACFG
    type: rw
  - bits: '23:22'
    name: SHCFG
    type: rw
  - bits: '21'
    name: FB
    type: rw
  - bits: '20'
    name: MTCFG
    type: rw
  - bits: '19:16'
    name: MEMATTR
    type: rw
  - bits: '15:14'
    name: TRANSIENTCFG
    type: rw
  - bits: '13'
    name: PTW
    type: rw
  - bits: '12'
    name: ASIDPNE
    type: ro
  - bits: '10'
    name: UWXN
    type: rw
  - bits: '9'
    name: WXN
    type: rw
  - bits: '8'
    name: HUPCF
    type: rw
  - bits: '7'
    name: CFCFG
    type: rw
  - bits: '6'
    name: CFIE
    type: rw
  - bits: '5'
    name: CFRE
    type: rw
  - bits: '4'
    name: E
    type: rw
  - bits: '3'
    name: AFFD
    type: rw
  - bits: '2'
    name: AFE
    type: rw
  - bits: '1'
    name: TRE
    type: rw
  - bits: '0'
    name: M
    type: rw
  name: SMMU_CB12_SCTLR
  offset: '0x0001C000'
  type: mixed
  width: 32
- default: '0x00000003'
  description: The Auxillary Control register provides implementation specific configuration
    and control options.
  field:
  - bits: '1'
    name: CPRE
    type: rw
  - bits: '0'
    name: CMTLB
    type: rw
  name: SMMU_CB12_ACTLR
  offset: '0x0001C004'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Transaction Resume is used to resume operation of a transaction
    that is stalled because of an existing fault condition.
  field:
  - bits: '0'
    name: TNR
    type: wo
  name: SMMU_CB12_RESUME
  offset: '0x0001C008'
  type: wo
  width: 32
- default: '0x00000060'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '30'
    name: NSCFG1
    type: rw
  - bits: '17:15'
    name: SEP
    type: rw
  - bits: '14'
    name: NSCFG0
    type: rw
  - bits: '6'
    name: TBI1
    type: ro
  - bits: '5'
    name: TBI0
    type: ro
  - bits: '4'
    name: AS
    type: rw
  - bits: '2:0'
    name: PASIZE
    type: rw
  name: SMMU_CB12_TCR2
  offset: '0x0001C010'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: ro
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB12_TTBR0_LOW
  offset: '0x0001C020'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB12_TTBR0_HIGH
  offset: '0x0001C024'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: rw
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB12_TTBR1_LOW
  offset: '0x0001C028'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB12_TTBR1_HIGH
  offset: '0x0001C02C'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '31'
    name: EAE
    type: rw
  - bits: '30'
    name: NSCFG1_TG1
    type: rw
  - bits: '29:28'
    name: SH1
    type: rw
  - bits: '27:26'
    name: ORGN1
    type: rw
  - bits: '25:24'
    name: IRGN1
    type: rw
  - bits: '23'
    name: EPD1
    type: rw
  - bits: '22'
    name: A1
    type: rw
  - bits: '21:19'
    name: T1SZ_5_3
    type: rw
  - bits: '18:16'
    name: T1SZ_2_0_PASIZE
    type: rw
  - bits: '14'
    name: NSCFG0_TG0
    type: rw
  - bits: '13:12'
    name: SH0
    type: rw
  - bits: '11:10'
    name: ORGN0
    type: rw
  - bits: '9:8'
    name: IRGN0
    type: rw
  - bits: '7'
    name: SL0_1_EPD0
    type: rw
  - bits: '6'
    name: SL0_0
    type: rw
  - bits: '5'
    name: PD1_T0SZ_5
    type: rw
  - bits: '4'
    name: S_PD0_T0SZ_4
    type: rw
  - bits: '3:0'
    name: T0SZ_3_0
    type: rw
  name: SMMU_CB12_TCR_LPAE
  offset: '0x0001C030'
  type: rw
  width: 32
- default: '0x00000000'
  description: Identifies the current process identifier and the current address space
    identifier
  field:
  - bits: '31:8'
    name: PROCID
    type: rw
  - bits: '7:0'
    name: ASID
    type: rw
  name: SMMU_CB12_CONTEXTIDR
  offset: '0x0001C034'
  type: rw
  width: 32
- default: '0x00000000'
  description: Primary region remap register if AArch32 short descriptor scheme is
    selected. Controls top-level mapping of the TEX, C, and B memory region attributes.
    Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64
    translation scheme is selected. Provide a revised version of the TEX-Remap system
    to redirect the selection of memory attributes from the translation table entries.
  field:
  - bits: '31'
    name: NOS7
    type: rw
  - bits: '30'
    name: NOS6
    type: rw
  - bits: '29'
    name: NOS5
    type: rw
  - bits: '28'
    name: NOS4
    type: rw
  - bits: '27'
    name: NOS3
    type: rw
  - bits: '26'
    name: NOS2
    type: rw
  - bits: '25'
    name: NOS1
    type: rw
  - bits: '24'
    name: NOS0
    type: rw
  - bits: '19'
    name: NS1
    type: rw
  - bits: '18'
    name: NS0
    type: rw
  - bits: '17'
    name: DS1
    type: rw
  - bits: '16'
    name: DS0
    type: rw
  - bits: '15:14'
    name: TR7
    type: rw
  - bits: '13:12'
    name: TR6
    type: rw
  - bits: '11:10'
    name: TR5
    type: rw
  - bits: '9:8'
    name: TR4
    type: rw
  - bits: '7:6'
    name: TR3
    type: rw
  - bits: '5:4'
    name: TR2
    type: rw
  - bits: '3:2'
    name: TR1
    type: rw
  - bits: '1:0'
    name: TR0
    type: rw
  name: SMMU_CB12_PRRR_MAIR0
  offset: '0x0001C038'
  type: rw
  width: 32
- default: '0x00000000'
  description: Normal memory remap register if AArch32 short descriptor scheme is
    selected. Provides additional mapping controls for memory regions that are mapped
    as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection
    register when AArch32 Long descriptor scheme or AArch64 translation scheme is
    selected. Provide a revised version of the TEX-Remap system to redirect the selection
    of memory attributes from the translation table entries.
  field:
  - bits: '31:30'
    name: OR7
    type: rw
  - bits: '29:28'
    name: OR6
    type: rw
  - bits: '27:26'
    name: OR5
    type: rw
  - bits: '25:24'
    name: OR4
    type: rw
  - bits: '23:22'
    name: OR3
    type: rw
  - bits: '21:20'
    name: OR2
    type: rw
  - bits: '19:18'
    name: OR1
    type: rw
  - bits: '17:16'
    name: OR0
    type: rw
  - bits: '15:14'
    name: IR7
    type: rw
  - bits: '13:12'
    name: IR6
    type: rw
  - bits: '11:10'
    name: IR5
    type: rw
  - bits: '9:8'
    name: IR4
    type: rw
  - bits: '7:6'
    name: IR3
    type: rw
  - bits: '5:4'
    name: IR2
    type: rw
  - bits: '3:2'
    name: IR1
    type: rw
  - bits: '1:0'
    name: IR0
    type: rw
  name: SMMU_CB12_NMRR_MAIR1
  offset: '0x0001C03C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides memory system fault status information.
  field:
  - bits: '31'
    name: MULTI
    type: wo
  - bits: '30'
    name: SS
    type: wo
  - bits: '10:9'
    name: FORMAT
    type: wo
  - bits: '8'
    name: UUT
    type: wo
  - bits: '7'
    name: ASF
    type: wo
  - bits: '6'
    name: TLBLKF
    type: wo
  - bits: '5'
    name: TLBMCF
    type: wo
  - bits: '4'
    name: EF
    type: wo
  - bits: '3'
    name: PF
    type: wo
  - bits: '2'
    name: AFF
    type: wo
  - bits: '1'
    name: TF
    type: wo
  name: SMMU_CB12_FSR
  offset: '0x0001C058'
  type: wo
  width: 32
- default: '0x00000000'
  description: Restores the state of SMMU_CBn_FSR, after a reset, for example.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB12_FSRRESTORE
  offset: '0x0001C05C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Holds the Lower input address bits [31:0] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB12_FAR_LOW
  offset: '0x0001C060'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds the Upper input address bits [63:32] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '16:0'
    name: BITS
    type: rw
  name: SMMU_CB12_FAR_HIGH
  offset: '0x0001C064'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds fault syndrome information about the memory access that caused
    a synchronous abort exception
  field:
  - bits: '19:16'
    name: S1CBNDX
    type: rw
  - bits: '11'
    name: AFR
    type: rw
  - bits: '10'
    name: PTWF
    type: rw
  - bits: '9'
    name: ATOF
    type: ro
  - bits: '8'
    name: NSATTR
    type: rw
  - bits: '6'
    name: IND
    type: rw
  - bits: '5'
    name: PNU
    type: rw
  - bits: '4'
    name: WNR
    type: rw
  - bits: '1:0'
    name: PLVL
    type: rw
  name: SMMU_CB12_FSYNR0
  offset: '0x0001C068'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Lower bits [31:0] Register.
  field:
  - bits: '31:12'
    name: IPAFAR_L
    type: rw
  - bits: '11:0'
    name: FAR_RO
    type: ro
  name: SMMU_CB12_IPAFAR_LOW
  offset: '0x0001C070'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Upper bits [63:32] Register
  field:
  - bits: '15:0'
    name: BITS
    type: rw
  name: SMMU_CB12_IPAFAR_HIGH
  offset: '0x0001C074'
  type: rw
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB12_TLBIVA_LOW
  offset: '0x0001C600'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB12_TLBIVA_HIGH
  offset: '0x0001C604'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB12_TLBIVAA_LOW
  offset: '0x0001C608'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB12_TLBIVAA_HIGH
  offset: '0x0001C60C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the ASID provided
    as an argument
  field:
  - bits: '15:0'
    name: ASID
    type: wo
  name: SMMU_CB12_TLBIASID
  offset: '0x0001C610'
  type: wo
  width: 32
- default: '0x00000000'
  description: 'Invalidates all of the unlocked TLB entries that are tagged as: i)
    Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank,
    for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure
    context banks.'
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB12_TLBIALL
  offset: '0x0001C618'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB12_TLBIVAL_LOW
  offset: '0x0001C620'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB12_TLBIVAL_HIGH
  offset: '0x0001C624'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB12_TLBIVAAL_LOW
  offset: '0x0001C628'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB12_TLBIVAAL_HIGH
  offset: '0x0001C62C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB12_TLBIIPAS2_LOW
  offset: '0x0001C630'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB12_TLBIIPAS2_HIGH
  offset: '0x0001C634'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB12_TLBIIPAS2L_LOW
  offset: '0x0001C638'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB12_TLBIIPAS2L_HIGH
  offset: '0x0001C63C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Initiates a synchronization operation that ensures the completion of
    any TLB invalidate operations previously accepted in the corresponding translation
    context bank.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB12_TLBSYNC
  offset: '0x0001C7F0'
  type: wo
  width: 32
- default: '0x00000000'
  description: Indicates the status of any TLB maintenance operations issued before
    the most recent SMMU_CBn_TLBSYNC operation
  field:
  - bits: '0'
    name: SACTIVE
    type: ro
  name: SMMU_CB12_TLBSTATUS
  offset: '0x0001C7F4'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB12_PMEVCNTR0
  offset: '0x0001CE00'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB12_PMEVCNTR1
  offset: '0x0001CE04'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB12_PMEVCNTR2
  offset: '0x0001CE08'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB12_PMEVCNTR3
  offset: '0x0001CE0C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB12_PMEVTYPER0
  offset: '0x0001CE80'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB12_PMEVTYPER1
  offset: '0x0001CE84'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB12_PMEVTYPER2
  offset: '0x0001CE88'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB12_PMEVTYPER3
  offset: '0x0001CE8C'
  type: rw
  width: 32
- default: '0x00011F03'
  description: Provides a performance monitoring configuration register in the register
    map of a translation context bank. Provides Performance Monitoring Unit (PMU)
    configuration data.
  field:
  - bits: '31:24'
    name: NCG
    type: ro
  - bits: '19'
    name: UEN
    type: ro
  - bits: '16'
    name: EX
    type: ro
  - bits: '15'
    name: CCD
    type: ro
  - bits: '14'
    name: CC
    type: ro
  - bits: '13:8'
    name: SIZE
    type: ro
  - bits: '7:0'
    name: N
    type: ro
  name: SMMU_CB12_PMCFGR
  offset: '0x0001CF00'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCR register, in the register map of
    a translation context bank. PMCR provides controls for the Performance Monitors.
  field:
  - bits: '31:24'
    name: IMP
    type: ro
  - bits: '4'
    name: X
    type: rw
  - bits: '1'
    name: P
    type: ro
  - bits: '0'
    name: E
    type: rw
  name: SMMU_CB12_PMCR
  offset: '0x0001CF04'
  type: mixed
  width: 32
- default: '0x00030303'
  description: Provide the equivalent of the SMMU performance monitoring register
    map PMCEID0 register, in the register map of a translation context bank. Describes
    the event classes supported by the SMMU implementation.
  field:
  - bits: '17'
    name: EVENT0X12
    type: ro
  - bits: '16'
    name: EVENT0X11
    type: ro
  - bits: '15'
    name: EVENT0X10
    type: ro
  - bits: '9'
    name: EVENT0X0A
    type: ro
  - bits: '8'
    name: EVENT0X09
    type: ro
  - bits: '7'
    name: EVENT0X08
    type: ro
  - bits: '1'
    name: EVENT0X01
    type: ro
  - bits: '0'
    name: EVENT0X00
    type: ro
  name: SMMU_CB12_PMCEID
  offset: '0x0001CF20'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENSETx register, in the register
    map of a translation context bank. Enables any implemented event counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB12_PMCNTENSE
  offset: '0x0001CF40'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENCLRx register, in the register
    map of a translation context bank. Disables any implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB12_PMCNTENCLR
  offset: '0x0001CF44'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENSETx in the register map of a
    translation context bank. Enables the generation of interrupt requests on overflows
    from each implemented event counter
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB12_PMCNTENSET
  offset: '0x0001CF48'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENCLRx in the register map of a
    translation context bank. Disables the generation of interrupt requests on overflows
    from each implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB12_PMINTENCLR
  offset: '0x0001CF4C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMOVSCLRx register, in the register
    map of a translation context bank. Clears the state of the overflow bit for each
    implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB12_PMOVSCLR
  offset: '0x0001CF50'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of PMOVSSETx, in the register map of a translation
    context bank. Sets the state of the overflow bit for each of the implemented event
    counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB12_PMOVSSET
  offset: '0x0001CF58'
  type: wo
  width: 32
- default: '0x00000080'
  description: Provides the equivalent of the PMAUTHSTATUS register, in the register
    map of a translation context bank. Indicates the implemented debug features and
    provides the current values of the configuration inputs that determine the debug
    permissions
  field:
  - bits: '7'
    name: SNI
    type: ro
  - bits: '6'
    name: SNE
    type: ro
  - bits: '5'
    name: SI
    type: ro
  - bits: '4'
    name: SE
    type: ro
  - bits: '3'
    name: NSNI
    type: ro
  - bits: '2'
    name: NSNE
    type: ro
  - bits: '1'
    name: NSI
    type: ro
  - bits: '0'
    name: NSE
    type: ro
  name: SMMU_CB12_PMAUTHSTATUS
  offset: '0x0001CFB8'
  type: ro
  width: 32
- default: '0x00000100'
  description: The System Control register provides the top level control of the translation
    system for the related Context bank.
  field:
  - bits: '29:28'
    name: NSCFG
    type: rw
  - bits: '27:26'
    name: WACFG
    type: rw
  - bits: '25:24'
    name: RACFG
    type: rw
  - bits: '23:22'
    name: SHCFG
    type: rw
  - bits: '21'
    name: FB
    type: rw
  - bits: '20'
    name: MTCFG
    type: rw
  - bits: '19:16'
    name: MEMATTR
    type: rw
  - bits: '15:14'
    name: TRANSIENTCFG
    type: rw
  - bits: '13'
    name: PTW
    type: rw
  - bits: '12'
    name: ASIDPNE
    type: ro
  - bits: '10'
    name: UWXN
    type: rw
  - bits: '9'
    name: WXN
    type: rw
  - bits: '8'
    name: HUPCF
    type: rw
  - bits: '7'
    name: CFCFG
    type: rw
  - bits: '6'
    name: CFIE
    type: rw
  - bits: '5'
    name: CFRE
    type: rw
  - bits: '4'
    name: E
    type: rw
  - bits: '3'
    name: AFFD
    type: rw
  - bits: '2'
    name: AFE
    type: rw
  - bits: '1'
    name: TRE
    type: rw
  - bits: '0'
    name: M
    type: rw
  name: SMMU_CB13_SCTLR
  offset: '0x0001D000'
  type: mixed
  width: 32
- default: '0x00000003'
  description: The Auxillary Control register provides implementation specific configuration
    and control options.
  field:
  - bits: '1'
    name: CPRE
    type: rw
  - bits: '0'
    name: CMTLB
    type: rw
  name: SMMU_CB13_ACTLR
  offset: '0x0001D004'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Transaction Resume is used to resume operation of a transaction
    that is stalled because of an existing fault condition.
  field:
  - bits: '0'
    name: TNR
    type: wo
  name: SMMU_CB13_RESUME
  offset: '0x0001D008'
  type: wo
  width: 32
- default: '0x00000060'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '30'
    name: NSCFG1
    type: rw
  - bits: '17:15'
    name: SEP
    type: rw
  - bits: '14'
    name: NSCFG0
    type: rw
  - bits: '6'
    name: TBI1
    type: ro
  - bits: '5'
    name: TBI0
    type: ro
  - bits: '4'
    name: AS
    type: rw
  - bits: '2:0'
    name: PASIZE
    type: rw
  name: SMMU_CB13_TCR2
  offset: '0x0001D010'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: ro
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB13_TTBR0_LOW
  offset: '0x0001D020'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB13_TTBR0_HIGH
  offset: '0x0001D024'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: rw
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB13_TTBR1_LOW
  offset: '0x0001D028'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB13_TTBR1_HIGH
  offset: '0x0001D02C'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '31'
    name: EAE
    type: rw
  - bits: '30'
    name: NSCFG1_TG1
    type: rw
  - bits: '29:28'
    name: SH1
    type: rw
  - bits: '27:26'
    name: ORGN1
    type: rw
  - bits: '25:24'
    name: IRGN1
    type: rw
  - bits: '23'
    name: EPD1
    type: rw
  - bits: '22'
    name: A1
    type: rw
  - bits: '21:19'
    name: T1SZ_5_3
    type: rw
  - bits: '18:16'
    name: T1SZ_2_0_PASIZE
    type: rw
  - bits: '14'
    name: NSCFG0_TG0
    type: rw
  - bits: '13:12'
    name: SH0
    type: rw
  - bits: '11:10'
    name: ORGN0
    type: rw
  - bits: '9:8'
    name: IRGN0
    type: rw
  - bits: '7'
    name: SL0_1_EPD0
    type: rw
  - bits: '6'
    name: SL0_0
    type: rw
  - bits: '5'
    name: PD1_T0SZ_5
    type: rw
  - bits: '4'
    name: S_PD0_T0SZ_4
    type: rw
  - bits: '3:0'
    name: T0SZ_3_0
    type: rw
  name: SMMU_CB13_TCR_LPAE
  offset: '0x0001D030'
  type: rw
  width: 32
- default: '0x00000000'
  description: Identifies the current process identifier and the current address space
    identifier
  field:
  - bits: '31:8'
    name: PROCID
    type: rw
  - bits: '7:0'
    name: ASID
    type: rw
  name: SMMU_CB13_CONTEXTIDR
  offset: '0x0001D034'
  type: rw
  width: 32
- default: '0x00000000'
  description: Primary region remap register if AArch32 short descriptor scheme is
    selected. Controls top-level mapping of the TEX, C, and B memory region attributes.
    Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64
    translation scheme is selected. Provide a revised version of the TEX-Remap system
    to redirect the selection of memory attributes from the translation table entries.
  field:
  - bits: '31'
    name: NOS7
    type: rw
  - bits: '30'
    name: NOS6
    type: rw
  - bits: '29'
    name: NOS5
    type: rw
  - bits: '28'
    name: NOS4
    type: rw
  - bits: '27'
    name: NOS3
    type: rw
  - bits: '26'
    name: NOS2
    type: rw
  - bits: '25'
    name: NOS1
    type: rw
  - bits: '24'
    name: NOS0
    type: rw
  - bits: '19'
    name: NS1
    type: rw
  - bits: '18'
    name: NS0
    type: rw
  - bits: '17'
    name: DS1
    type: rw
  - bits: '16'
    name: DS0
    type: rw
  - bits: '15:14'
    name: TR7
    type: rw
  - bits: '13:12'
    name: TR6
    type: rw
  - bits: '11:10'
    name: TR5
    type: rw
  - bits: '9:8'
    name: TR4
    type: rw
  - bits: '7:6'
    name: TR3
    type: rw
  - bits: '5:4'
    name: TR2
    type: rw
  - bits: '3:2'
    name: TR1
    type: rw
  - bits: '1:0'
    name: TR0
    type: rw
  name: SMMU_CB13_PRRR_MAIR0
  offset: '0x0001D038'
  type: rw
  width: 32
- default: '0x00000000'
  description: Normal memory remap register if AArch32 short descriptor scheme is
    selected. Provides additional mapping controls for memory regions that are mapped
    as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection
    register when AArch32 Long descriptor scheme or AArch64 translation scheme is
    selected. Provide a revised version of the TEX-Remap system to redirect the selection
    of memory attributes from the translation table entries.
  field:
  - bits: '31:30'
    name: OR7
    type: rw
  - bits: '29:28'
    name: OR6
    type: rw
  - bits: '27:26'
    name: OR5
    type: rw
  - bits: '25:24'
    name: OR4
    type: rw
  - bits: '23:22'
    name: OR3
    type: rw
  - bits: '21:20'
    name: OR2
    type: rw
  - bits: '19:18'
    name: OR1
    type: rw
  - bits: '17:16'
    name: OR0
    type: rw
  - bits: '15:14'
    name: IR7
    type: rw
  - bits: '13:12'
    name: IR6
    type: rw
  - bits: '11:10'
    name: IR5
    type: rw
  - bits: '9:8'
    name: IR4
    type: rw
  - bits: '7:6'
    name: IR3
    type: rw
  - bits: '5:4'
    name: IR2
    type: rw
  - bits: '3:2'
    name: IR1
    type: rw
  - bits: '1:0'
    name: IR0
    type: rw
  name: SMMU_CB13_NMRR_MAIR1
  offset: '0x0001D03C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides memory system fault status information.
  field:
  - bits: '31'
    name: MULTI
    type: wo
  - bits: '30'
    name: SS
    type: wo
  - bits: '10:9'
    name: FORMAT
    type: wo
  - bits: '8'
    name: UUT
    type: wo
  - bits: '7'
    name: ASF
    type: wo
  - bits: '6'
    name: TLBLKF
    type: wo
  - bits: '5'
    name: TLBMCF
    type: wo
  - bits: '4'
    name: EF
    type: wo
  - bits: '3'
    name: PF
    type: wo
  - bits: '2'
    name: AFF
    type: wo
  - bits: '1'
    name: TF
    type: wo
  name: SMMU_CB13_FSR
  offset: '0x0001D058'
  type: wo
  width: 32
- default: '0x00000000'
  description: Restores the state of SMMU_CBn_FSR, after a reset, for example.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB13_FSRRESTORE
  offset: '0x0001D05C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Holds the Lower input address bits [31:0] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB13_FAR_LOW
  offset: '0x0001D060'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds the Upper input address bits [63:32] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '16:0'
    name: BITS
    type: rw
  name: SMMU_CB13_FAR_HIGH
  offset: '0x0001D064'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds fault syndrome information about the memory access that caused
    a synchronous abort exception
  field:
  - bits: '19:16'
    name: S1CBNDX
    type: rw
  - bits: '11'
    name: AFR
    type: rw
  - bits: '10'
    name: PTWF
    type: rw
  - bits: '9'
    name: ATOF
    type: ro
  - bits: '8'
    name: NSATTR
    type: rw
  - bits: '6'
    name: IND
    type: rw
  - bits: '5'
    name: PNU
    type: rw
  - bits: '4'
    name: WNR
    type: rw
  - bits: '1:0'
    name: PLVL
    type: rw
  name: SMMU_CB13_FSYNR0
  offset: '0x0001D068'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Lower bits [31:0] Register.
  field:
  - bits: '31:12'
    name: IPAFAR_L
    type: rw
  - bits: '11:0'
    name: FAR_RO
    type: ro
  name: SMMU_CB13_IPAFAR_LOW
  offset: '0x0001D070'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Upper bits [63:32] Register
  field:
  - bits: '15:0'
    name: BITS
    type: rw
  name: SMMU_CB13_IPAFAR_HIGH
  offset: '0x0001D074'
  type: rw
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB13_TLBIVA_LOW
  offset: '0x0001D600'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB13_TLBIVA_HIGH
  offset: '0x0001D604'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB13_TLBIVAA_LOW
  offset: '0x0001D608'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB13_TLBIVAA_HIGH
  offset: '0x0001D60C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the ASID provided
    as an argument
  field:
  - bits: '15:0'
    name: ASID
    type: wo
  name: SMMU_CB13_TLBIASID
  offset: '0x0001D610'
  type: wo
  width: 32
- default: '0x00000000'
  description: 'Invalidates all of the unlocked TLB entries that are tagged as: i)
    Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank,
    for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure
    context banks.'
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB13_TLBIALL
  offset: '0x0001D618'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB13_TLBIVAL_LOW
  offset: '0x0001D620'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB13_TLBIVAL_HIGH
  offset: '0x0001D624'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB13_TLBIVAAL_LOW
  offset: '0x0001D628'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB13_TLBIVAAL_HIGH
  offset: '0x0001D62C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB13_TLBIIPAS2_LOW
  offset: '0x0001D630'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB13_TLBIIPAS2_HIGH
  offset: '0x0001D634'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB13_TLBIIPAS2L_LOW
  offset: '0x0001D638'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB13_TLBIIPAS2L_HIGH
  offset: '0x0001D63C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Initiates a synchronization operation that ensures the completion of
    any TLB invalidate operations previously accepted in the corresponding translation
    context bank.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB13_TLBSYNC
  offset: '0x0001D7F0'
  type: wo
  width: 32
- default: '0x00000000'
  description: Indicates the status of any TLB maintenance operations issued before
    the most recent SMMU_CBn_TLBSYNC operation
  field:
  - bits: '0'
    name: SACTIVE
    type: ro
  name: SMMU_CB13_TLBSTATUS
  offset: '0x0001D7F4'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB13_PMEVCNTR0
  offset: '0x0001DE00'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB13_PMEVCNTR1
  offset: '0x0001DE04'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB13_PMEVCNTR2
  offset: '0x0001DE08'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB13_PMEVCNTR3
  offset: '0x0001DE0C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB13_PMEVTYPER0
  offset: '0x0001DE80'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB13_PMEVTYPER1
  offset: '0x0001DE84'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB13_PMEVTYPER2
  offset: '0x0001DE88'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB13_PMEVTYPER3
  offset: '0x0001DE8C'
  type: rw
  width: 32
- default: '0x00011F03'
  description: Provides a performance monitoring configuration register in the register
    map of a translation context bank. Provides Performance Monitoring Unit (PMU)
    configuration data.
  field:
  - bits: '31:24'
    name: NCG
    type: ro
  - bits: '19'
    name: UEN
    type: ro
  - bits: '16'
    name: EX
    type: ro
  - bits: '15'
    name: CCD
    type: ro
  - bits: '14'
    name: CC
    type: ro
  - bits: '13:8'
    name: SIZE
    type: ro
  - bits: '7:0'
    name: N
    type: ro
  name: SMMU_CB13_PMCFGR
  offset: '0x0001DF00'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCR register, in the register map of
    a translation context bank. PMCR provides controls for the Performance Monitors.
  field:
  - bits: '31:24'
    name: IMP
    type: ro
  - bits: '4'
    name: X
    type: rw
  - bits: '1'
    name: P
    type: ro
  - bits: '0'
    name: E
    type: rw
  name: SMMU_CB13_PMCR
  offset: '0x0001DF04'
  type: mixed
  width: 32
- default: '0x00030303'
  description: Provide the equivalent of the SMMU performance monitoring register
    map PMCEID0 register, in the register map of a translation context bank. Describes
    the event classes supported by the SMMU implementation.
  field:
  - bits: '17'
    name: EVENT0X12
    type: ro
  - bits: '16'
    name: EVENT0X11
    type: ro
  - bits: '15'
    name: EVENT0X10
    type: ro
  - bits: '9'
    name: EVENT0X0A
    type: ro
  - bits: '8'
    name: EVENT0X09
    type: ro
  - bits: '7'
    name: EVENT0X08
    type: ro
  - bits: '1'
    name: EVENT0X01
    type: ro
  - bits: '0'
    name: EVENT0X00
    type: ro
  name: SMMU_CB13_PMCEID
  offset: '0x0001DF20'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENSETx register, in the register
    map of a translation context bank. Enables any implemented event counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB13_PMCNTENSE
  offset: '0x0001DF40'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENCLRx register, in the register
    map of a translation context bank. Disables any implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB13_PMCNTENCLR
  offset: '0x0001DF44'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENSETx in the register map of a
    translation context bank. Enables the generation of interrupt requests on overflows
    from each implemented event counter
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB13_PMCNTENSET
  offset: '0x0001DF48'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENCLRx in the register map of a
    translation context bank. Disables the generation of interrupt requests on overflows
    from each implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB13_PMINTENCLR
  offset: '0x0001DF4C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMOVSCLRx register, in the register
    map of a translation context bank. Clears the state of the overflow bit for each
    implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB13_PMOVSCLR
  offset: '0x0001DF50'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of PMOVSSETx, in the register map of a translation
    context bank. Sets the state of the overflow bit for each of the implemented event
    counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB13_PMOVSSET
  offset: '0x0001DF58'
  type: wo
  width: 32
- default: '0x00000080'
  description: Provides the equivalent of the PMAUTHSTATUS register, in the register
    map of a translation context bank. Indicates the implemented debug features and
    provides the current values of the configuration inputs that determine the debug
    permissions
  field:
  - bits: '7'
    name: SNI
    type: ro
  - bits: '6'
    name: SNE
    type: ro
  - bits: '5'
    name: SI
    type: ro
  - bits: '4'
    name: SE
    type: ro
  - bits: '3'
    name: NSNI
    type: ro
  - bits: '2'
    name: NSNE
    type: ro
  - bits: '1'
    name: NSI
    type: ro
  - bits: '0'
    name: NSE
    type: ro
  name: SMMU_CB13_PMAUTHSTATUS
  offset: '0x0001DFB8'
  type: ro
  width: 32
- default: '0x00000100'
  description: The System Control register provides the top level control of the translation
    system for the related Context bank.
  field:
  - bits: '29:28'
    name: NSCFG
    type: rw
  - bits: '27:26'
    name: WACFG
    type: rw
  - bits: '25:24'
    name: RACFG
    type: rw
  - bits: '23:22'
    name: SHCFG
    type: rw
  - bits: '21'
    name: FB
    type: rw
  - bits: '20'
    name: MTCFG
    type: rw
  - bits: '19:16'
    name: MEMATTR
    type: rw
  - bits: '15:14'
    name: TRANSIENTCFG
    type: rw
  - bits: '13'
    name: PTW
    type: rw
  - bits: '12'
    name: ASIDPNE
    type: ro
  - bits: '10'
    name: UWXN
    type: rw
  - bits: '9'
    name: WXN
    type: rw
  - bits: '8'
    name: HUPCF
    type: rw
  - bits: '7'
    name: CFCFG
    type: rw
  - bits: '6'
    name: CFIE
    type: rw
  - bits: '5'
    name: CFRE
    type: rw
  - bits: '4'
    name: E
    type: rw
  - bits: '3'
    name: AFFD
    type: rw
  - bits: '2'
    name: AFE
    type: rw
  - bits: '1'
    name: TRE
    type: rw
  - bits: '0'
    name: M
    type: rw
  name: SMMU_CB14_SCTLR
  offset: '0x0001E000'
  type: mixed
  width: 32
- default: '0x00000003'
  description: The Auxillary Control register provides implementation specific configuration
    and control options.
  field:
  - bits: '1'
    name: CPRE
    type: rw
  - bits: '0'
    name: CMTLB
    type: rw
  name: SMMU_CB14_ACTLR
  offset: '0x0001E004'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Transaction Resume is used to resume operation of a transaction
    that is stalled because of an existing fault condition.
  field:
  - bits: '0'
    name: TNR
    type: wo
  name: SMMU_CB14_RESUME
  offset: '0x0001E008'
  type: wo
  width: 32
- default: '0x00000060'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '30'
    name: NSCFG1
    type: rw
  - bits: '17:15'
    name: SEP
    type: rw
  - bits: '14'
    name: NSCFG0
    type: rw
  - bits: '6'
    name: TBI1
    type: ro
  - bits: '5'
    name: TBI0
    type: ro
  - bits: '4'
    name: AS
    type: rw
  - bits: '2:0'
    name: PASIZE
    type: rw
  name: SMMU_CB14_TCR2
  offset: '0x0001E010'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: ro
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB14_TTBR0_LOW
  offset: '0x0001E020'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB14_TTBR0_HIGH
  offset: '0x0001E024'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: rw
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB14_TTBR1_LOW
  offset: '0x0001E028'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB14_TTBR1_HIGH
  offset: '0x0001E02C'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '31'
    name: EAE
    type: rw
  - bits: '30'
    name: NSCFG1_TG1
    type: rw
  - bits: '29:28'
    name: SH1
    type: rw
  - bits: '27:26'
    name: ORGN1
    type: rw
  - bits: '25:24'
    name: IRGN1
    type: rw
  - bits: '23'
    name: EPD1
    type: rw
  - bits: '22'
    name: A1
    type: rw
  - bits: '21:19'
    name: T1SZ_5_3
    type: rw
  - bits: '18:16'
    name: T1SZ_2_0_PASIZE
    type: rw
  - bits: '14'
    name: NSCFG0_TG0
    type: rw
  - bits: '13:12'
    name: SH0
    type: rw
  - bits: '11:10'
    name: ORGN0
    type: rw
  - bits: '9:8'
    name: IRGN0
    type: rw
  - bits: '7'
    name: SL0_1_EPD0
    type: rw
  - bits: '6'
    name: SL0_0
    type: rw
  - bits: '5'
    name: PD1_T0SZ_5
    type: rw
  - bits: '4'
    name: S_PD0_T0SZ_4
    type: rw
  - bits: '3:0'
    name: T0SZ_3_0
    type: rw
  name: SMMU_CB14_TCR_LPAE
  offset: '0x0001E030'
  type: rw
  width: 32
- default: '0x00000000'
  description: Identifies the current process identifier and the current address space
    identifier
  field:
  - bits: '31:8'
    name: PROCID
    type: rw
  - bits: '7:0'
    name: ASID
    type: rw
  name: SMMU_CB14_CONTEXTIDR
  offset: '0x0001E034'
  type: rw
  width: 32
- default: '0x00000000'
  description: Primary region remap register if AArch32 short descriptor scheme is
    selected. Controls top-level mapping of the TEX, C, and B memory region attributes.
    Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64
    translation scheme is selected. Provide a revised version of the TEX-Remap system
    to redirect the selection of memory attributes from the translation table entries.
  field:
  - bits: '31'
    name: NOS7
    type: rw
  - bits: '30'
    name: NOS6
    type: rw
  - bits: '29'
    name: NOS5
    type: rw
  - bits: '28'
    name: NOS4
    type: rw
  - bits: '27'
    name: NOS3
    type: rw
  - bits: '26'
    name: NOS2
    type: rw
  - bits: '25'
    name: NOS1
    type: rw
  - bits: '24'
    name: NOS0
    type: rw
  - bits: '19'
    name: NS1
    type: rw
  - bits: '18'
    name: NS0
    type: rw
  - bits: '17'
    name: DS1
    type: rw
  - bits: '16'
    name: DS0
    type: rw
  - bits: '15:14'
    name: TR7
    type: rw
  - bits: '13:12'
    name: TR6
    type: rw
  - bits: '11:10'
    name: TR5
    type: rw
  - bits: '9:8'
    name: TR4
    type: rw
  - bits: '7:6'
    name: TR3
    type: rw
  - bits: '5:4'
    name: TR2
    type: rw
  - bits: '3:2'
    name: TR1
    type: rw
  - bits: '1:0'
    name: TR0
    type: rw
  name: SMMU_CB14_PRRR_MAIR0
  offset: '0x0001E038'
  type: rw
  width: 32
- default: '0x00000000'
  description: Normal memory remap register if AArch32 short descriptor scheme is
    selected. Provides additional mapping controls for memory regions that are mapped
    as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection
    register when AArch32 Long descriptor scheme or AArch64 translation scheme is
    selected. Provide a revised version of the TEX-Remap system to redirect the selection
    of memory attributes from the translation table entries.
  field:
  - bits: '31:30'
    name: OR7
    type: rw
  - bits: '29:28'
    name: OR6
    type: rw
  - bits: '27:26'
    name: OR5
    type: rw
  - bits: '25:24'
    name: OR4
    type: rw
  - bits: '23:22'
    name: OR3
    type: rw
  - bits: '21:20'
    name: OR2
    type: rw
  - bits: '19:18'
    name: OR1
    type: rw
  - bits: '17:16'
    name: OR0
    type: rw
  - bits: '15:14'
    name: IR7
    type: rw
  - bits: '13:12'
    name: IR6
    type: rw
  - bits: '11:10'
    name: IR5
    type: rw
  - bits: '9:8'
    name: IR4
    type: rw
  - bits: '7:6'
    name: IR3
    type: rw
  - bits: '5:4'
    name: IR2
    type: rw
  - bits: '3:2'
    name: IR1
    type: rw
  - bits: '1:0'
    name: IR0
    type: rw
  name: SMMU_CB14_NMRR_MAIR1
  offset: '0x0001E03C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides memory system fault status information.
  field:
  - bits: '31'
    name: MULTI
    type: wo
  - bits: '30'
    name: SS
    type: wo
  - bits: '10:9'
    name: FORMAT
    type: wo
  - bits: '8'
    name: UUT
    type: wo
  - bits: '7'
    name: ASF
    type: wo
  - bits: '6'
    name: TLBLKF
    type: wo
  - bits: '5'
    name: TLBMCF
    type: wo
  - bits: '4'
    name: EF
    type: wo
  - bits: '3'
    name: PF
    type: wo
  - bits: '2'
    name: AFF
    type: wo
  - bits: '1'
    name: TF
    type: wo
  name: SMMU_CB14_FSR
  offset: '0x0001E058'
  type: wo
  width: 32
- default: '0x00000000'
  description: Restores the state of SMMU_CBn_FSR, after a reset, for example.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB14_FSRRESTORE
  offset: '0x0001E05C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Holds the Lower input address bits [31:0] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB14_FAR_LOW
  offset: '0x0001E060'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds the Upper input address bits [63:32] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '16:0'
    name: BITS
    type: rw
  name: SMMU_CB14_FAR_HIGH
  offset: '0x0001E064'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds fault syndrome information about the memory access that caused
    a synchronous abort exception
  field:
  - bits: '19:16'
    name: S1CBNDX
    type: rw
  - bits: '11'
    name: AFR
    type: rw
  - bits: '10'
    name: PTWF
    type: rw
  - bits: '9'
    name: ATOF
    type: ro
  - bits: '8'
    name: NSATTR
    type: rw
  - bits: '6'
    name: IND
    type: rw
  - bits: '5'
    name: PNU
    type: rw
  - bits: '4'
    name: WNR
    type: rw
  - bits: '1:0'
    name: PLVL
    type: rw
  name: SMMU_CB14_FSYNR0
  offset: '0x0001E068'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Lower bits [31:0] Register.
  field:
  - bits: '31:12'
    name: IPAFAR_L
    type: rw
  - bits: '11:0'
    name: FAR_RO
    type: ro
  name: SMMU_CB14_IPAFAR_LOW
  offset: '0x0001E070'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Upper bits [63:32] Register
  field:
  - bits: '15:0'
    name: BITS
    type: rw
  name: SMMU_CB14_IPAFAR_HIGH
  offset: '0x0001E074'
  type: rw
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB14_TLBIVA_LOW
  offset: '0x0001E600'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB14_TLBIVA_HIGH
  offset: '0x0001E604'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB14_TLBIVAA_LOW
  offset: '0x0001E608'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB14_TLBIVAA_HIGH
  offset: '0x0001E60C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the ASID provided
    as an argument
  field:
  - bits: '15:0'
    name: ASID
    type: wo
  name: SMMU_CB14_TLBIASID
  offset: '0x0001E610'
  type: wo
  width: 32
- default: '0x00000000'
  description: 'Invalidates all of the unlocked TLB entries that are tagged as: i)
    Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank,
    for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure
    context banks.'
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB14_TLBIALL
  offset: '0x0001E618'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB14_TLBIVAL_LOW
  offset: '0x0001E620'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB14_TLBIVAL_HIGH
  offset: '0x0001E624'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB14_TLBIVAAL_LOW
  offset: '0x0001E628'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB14_TLBIVAAL_HIGH
  offset: '0x0001E62C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB14_TLBIIPAS2_LOW
  offset: '0x0001E630'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB14_TLBIIPAS2_HIGH
  offset: '0x0001E634'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB14_TLBIIPAS2L_LOW
  offset: '0x0001E638'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB14_TLBIIPAS2L_HIGH
  offset: '0x0001E63C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Initiates a synchronization operation that ensures the completion of
    any TLB invalidate operations previously accepted in the corresponding translation
    context bank.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB14_TLBSYNC
  offset: '0x0001E7F0'
  type: wo
  width: 32
- default: '0x00000000'
  description: Indicates the status of any TLB maintenance operations issued before
    the most recent SMMU_CBn_TLBSYNC operation
  field:
  - bits: '0'
    name: SACTIVE
    type: ro
  name: SMMU_CB14_TLBSTATUS
  offset: '0x0001E7F4'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB14_PMEVCNTR0
  offset: '0x0001EE00'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB14_PMEVCNTR1
  offset: '0x0001EE04'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB14_PMEVCNTR2
  offset: '0x0001EE08'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB14_PMEVCNTR3
  offset: '0x0001EE0C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB14_PMEVTYPER0
  offset: '0x0001EE80'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB14_PMEVTYPER1
  offset: '0x0001EE84'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB14_PMEVTYPER2
  offset: '0x0001EE88'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB14_PMEVTYPER3
  offset: '0x0001EE8C'
  type: rw
  width: 32
- default: '0x00011F03'
  description: Provides a performance monitoring configuration register in the register
    map of a translation context bank. Provides Performance Monitoring Unit (PMU)
    configuration data.
  field:
  - bits: '31:24'
    name: NCG
    type: ro
  - bits: '19'
    name: UEN
    type: ro
  - bits: '16'
    name: EX
    type: ro
  - bits: '15'
    name: CCD
    type: ro
  - bits: '14'
    name: CC
    type: ro
  - bits: '13:8'
    name: SIZE
    type: ro
  - bits: '7:0'
    name: N
    type: ro
  name: SMMU_CB14_PMCFGR
  offset: '0x0001EF00'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCR register, in the register map of
    a translation context bank. PMCR provides controls for the Performance Monitors.
  field:
  - bits: '31:24'
    name: IMP
    type: ro
  - bits: '4'
    name: X
    type: rw
  - bits: '1'
    name: P
    type: ro
  - bits: '0'
    name: E
    type: rw
  name: SMMU_CB14_PMCR
  offset: '0x0001EF04'
  type: mixed
  width: 32
- default: '0x00030303'
  description: Provide the equivalent of the SMMU performance monitoring register
    map PMCEID0 register, in the register map of a translation context bank. Describes
    the event classes supported by the SMMU implementation.
  field:
  - bits: '17'
    name: EVENT0X12
    type: ro
  - bits: '16'
    name: EVENT0X11
    type: ro
  - bits: '15'
    name: EVENT0X10
    type: ro
  - bits: '9'
    name: EVENT0X0A
    type: ro
  - bits: '8'
    name: EVENT0X09
    type: ro
  - bits: '7'
    name: EVENT0X08
    type: ro
  - bits: '1'
    name: EVENT0X01
    type: ro
  - bits: '0'
    name: EVENT0X00
    type: ro
  name: SMMU_CB14_PMCEID
  offset: '0x0001EF20'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENSETx register, in the register
    map of a translation context bank. Enables any implemented event counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB14_PMCNTENSE
  offset: '0x0001EF40'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENCLRx register, in the register
    map of a translation context bank. Disables any implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB14_PMCNTENCLR
  offset: '0x0001EF44'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENSETx in the register map of a
    translation context bank. Enables the generation of interrupt requests on overflows
    from each implemented event counter
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB14_PMCNTENSET
  offset: '0x0001EF48'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENCLRx in the register map of a
    translation context bank. Disables the generation of interrupt requests on overflows
    from each implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB14_PMINTENCLR
  offset: '0x0001EF4C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMOVSCLRx register, in the register
    map of a translation context bank. Clears the state of the overflow bit for each
    implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB14_PMOVSCLR
  offset: '0x0001EF50'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of PMOVSSETx, in the register map of a translation
    context bank. Sets the state of the overflow bit for each of the implemented event
    counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB14_PMOVSSET
  offset: '0x0001EF58'
  type: wo
  width: 32
- default: '0x00000080'
  description: Provides the equivalent of the PMAUTHSTATUS register, in the register
    map of a translation context bank. Indicates the implemented debug features and
    provides the current values of the configuration inputs that determine the debug
    permissions
  field:
  - bits: '7'
    name: SNI
    type: ro
  - bits: '6'
    name: SNE
    type: ro
  - bits: '5'
    name: SI
    type: ro
  - bits: '4'
    name: SE
    type: ro
  - bits: '3'
    name: NSNI
    type: ro
  - bits: '2'
    name: NSNE
    type: ro
  - bits: '1'
    name: NSI
    type: ro
  - bits: '0'
    name: NSE
    type: ro
  name: SMMU_CB14_PMAUTHSTATUS
  offset: '0x0001EFB8'
  type: ro
  width: 32
- default: '0x00000100'
  description: The System Control register provides the top level control of the translation
    system for the related Context bank.
  field:
  - bits: '29:28'
    name: NSCFG
    type: rw
  - bits: '27:26'
    name: WACFG
    type: rw
  - bits: '25:24'
    name: RACFG
    type: rw
  - bits: '23:22'
    name: SHCFG
    type: rw
  - bits: '21'
    name: FB
    type: rw
  - bits: '20'
    name: MTCFG
    type: rw
  - bits: '19:16'
    name: MEMATTR
    type: rw
  - bits: '15:14'
    name: TRANSIENTCFG
    type: rw
  - bits: '13'
    name: PTW
    type: rw
  - bits: '12'
    name: ASIDPNE
    type: ro
  - bits: '10'
    name: UWXN
    type: rw
  - bits: '9'
    name: WXN
    type: rw
  - bits: '8'
    name: HUPCF
    type: rw
  - bits: '7'
    name: CFCFG
    type: rw
  - bits: '6'
    name: CFIE
    type: rw
  - bits: '5'
    name: CFRE
    type: rw
  - bits: '4'
    name: E
    type: rw
  - bits: '3'
    name: AFFD
    type: rw
  - bits: '2'
    name: AFE
    type: rw
  - bits: '1'
    name: TRE
    type: rw
  - bits: '0'
    name: M
    type: rw
  name: SMMU_CB15_SCTLR
  offset: '0x0001F000'
  type: mixed
  width: 32
- default: '0x00000003'
  description: The Auxillary Control register provides implementation specific configuration
    and control options.
  field:
  - bits: '1'
    name: CPRE
    type: rw
  - bits: '0'
    name: CMTLB
    type: rw
  name: SMMU_CB15_ACTLR
  offset: '0x0001F004'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Transaction Resume is used to resume operation of a transaction
    that is stalled because of an existing fault condition.
  field:
  - bits: '0'
    name: TNR
    type: wo
  name: SMMU_CB15_RESUME
  offset: '0x0001F008'
  type: wo
  width: 32
- default: '0x00000060'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '30'
    name: NSCFG1
    type: rw
  - bits: '17:15'
    name: SEP
    type: rw
  - bits: '14'
    name: NSCFG0
    type: rw
  - bits: '6'
    name: TBI1
    type: ro
  - bits: '5'
    name: TBI0
    type: ro
  - bits: '4'
    name: AS
    type: rw
  - bits: '2:0'
    name: PASIZE
    type: rw
  name: SMMU_CB15_TCR2
  offset: '0x0001F010'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: ro
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB15_TTBR0_LOW
  offset: '0x0001F020'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 0.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB15_TTBR0_HIGH
  offset: '0x0001F024'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:7'
    name: ADDRESS_31_7
    type: rw
  - bits: '6'
    name: ADDRESS_6_IRGN0
    type: rw
  - bits: '5'
    name: ADDRESS_5_NOS
    type: rw
  - bits: '4:3'
    name: ADDRESS_4_3_RGN
    type: rw
  - bits: '2'
    name: ADDRESS_2
    type: rw
  - bits: '1'
    name: ADDRESS_1_S
    type: rw
  - bits: '0'
    name: ADDRESS_0_IRGN1
    type: rw
  name: SMMU_CB15_TTBR1_LOW
  offset: '0x0001F028'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table Base register 0 holds the base address of the
    translation table 1.
  field:
  - bits: '31:16'
    name: ASID
    type: rw
  - bits: '15:0'
    name: ADDRESS
    type: rw
  name: SMMU_CB15_TTBR1_HIGH
  offset: '0x0001F02C'
  type: rw
  width: 32
- default: '0x00000000'
  description: The Translation Table base control register determines which of the
    TTBRs(SMMU_CBn_TTBR0 or SMMU_CBn_TTBR1) defines the base address for the translation
    table walk that is required when the input address is not found in the TLB.
  field:
  - bits: '31'
    name: EAE
    type: rw
  - bits: '30'
    name: NSCFG1_TG1
    type: rw
  - bits: '29:28'
    name: SH1
    type: rw
  - bits: '27:26'
    name: ORGN1
    type: rw
  - bits: '25:24'
    name: IRGN1
    type: rw
  - bits: '23'
    name: EPD1
    type: rw
  - bits: '22'
    name: A1
    type: rw
  - bits: '21:19'
    name: T1SZ_5_3
    type: rw
  - bits: '18:16'
    name: T1SZ_2_0_PASIZE
    type: rw
  - bits: '14'
    name: NSCFG0_TG0
    type: rw
  - bits: '13:12'
    name: SH0
    type: rw
  - bits: '11:10'
    name: ORGN0
    type: rw
  - bits: '9:8'
    name: IRGN0
    type: rw
  - bits: '7'
    name: SL0_1_EPD0
    type: rw
  - bits: '6'
    name: SL0_0
    type: rw
  - bits: '5'
    name: PD1_T0SZ_5
    type: rw
  - bits: '4'
    name: S_PD0_T0SZ_4
    type: rw
  - bits: '3:0'
    name: T0SZ_3_0
    type: rw
  name: SMMU_CB15_TCR_LPAE
  offset: '0x0001F030'
  type: rw
  width: 32
- default: '0x00000000'
  description: Identifies the current process identifier and the current address space
    identifier
  field:
  - bits: '31:8'
    name: PROCID
    type: rw
  - bits: '7:0'
    name: ASID
    type: rw
  name: SMMU_CB15_CONTEXTIDR
  offset: '0x0001F034'
  type: rw
  width: 32
- default: '0x00000000'
  description: Primary region remap register if AArch32 short descriptor scheme is
    selected. Controls top-level mapping of the TEX, C, and B memory region attributes.
    Memory attribute indirection register when AArch32 Long descriptor scheme or AArch64
    translation scheme is selected. Provide a revised version of the TEX-Remap system
    to redirect the selection of memory attributes from the translation table entries.
  field:
  - bits: '31'
    name: NOS7
    type: rw
  - bits: '30'
    name: NOS6
    type: rw
  - bits: '29'
    name: NOS5
    type: rw
  - bits: '28'
    name: NOS4
    type: rw
  - bits: '27'
    name: NOS3
    type: rw
  - bits: '26'
    name: NOS2
    type: rw
  - bits: '25'
    name: NOS1
    type: rw
  - bits: '24'
    name: NOS0
    type: rw
  - bits: '19'
    name: NS1
    type: rw
  - bits: '18'
    name: NS0
    type: rw
  - bits: '17'
    name: DS1
    type: rw
  - bits: '16'
    name: DS0
    type: rw
  - bits: '15:14'
    name: TR7
    type: rw
  - bits: '13:12'
    name: TR6
    type: rw
  - bits: '11:10'
    name: TR5
    type: rw
  - bits: '9:8'
    name: TR4
    type: rw
  - bits: '7:6'
    name: TR3
    type: rw
  - bits: '5:4'
    name: TR2
    type: rw
  - bits: '3:2'
    name: TR1
    type: rw
  - bits: '1:0'
    name: TR0
    type: rw
  name: SMMU_CB15_PRRR_MAIR0
  offset: '0x0001F038'
  type: rw
  width: 32
- default: '0x00000000'
  description: Normal memory remap register if AArch32 short descriptor scheme is
    selected. Provides additional mapping controls for memory regions that are mapped
    as Normal memory by their entry in SMMU_CBn_PRRR. Memory attribute indirection
    register when AArch32 Long descriptor scheme or AArch64 translation scheme is
    selected. Provide a revised version of the TEX-Remap system to redirect the selection
    of memory attributes from the translation table entries.
  field:
  - bits: '31:30'
    name: OR7
    type: rw
  - bits: '29:28'
    name: OR6
    type: rw
  - bits: '27:26'
    name: OR5
    type: rw
  - bits: '25:24'
    name: OR4
    type: rw
  - bits: '23:22'
    name: OR3
    type: rw
  - bits: '21:20'
    name: OR2
    type: rw
  - bits: '19:18'
    name: OR1
    type: rw
  - bits: '17:16'
    name: OR0
    type: rw
  - bits: '15:14'
    name: IR7
    type: rw
  - bits: '13:12'
    name: IR6
    type: rw
  - bits: '11:10'
    name: IR5
    type: rw
  - bits: '9:8'
    name: IR4
    type: rw
  - bits: '7:6'
    name: IR3
    type: rw
  - bits: '5:4'
    name: IR2
    type: rw
  - bits: '3:2'
    name: IR1
    type: rw
  - bits: '1:0'
    name: IR0
    type: rw
  name: SMMU_CB15_NMRR_MAIR1
  offset: '0x0001F03C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides memory system fault status information.
  field:
  - bits: '31'
    name: MULTI
    type: wo
  - bits: '30'
    name: SS
    type: wo
  - bits: '10:9'
    name: FORMAT
    type: wo
  - bits: '8'
    name: UUT
    type: wo
  - bits: '7'
    name: ASF
    type: wo
  - bits: '6'
    name: TLBLKF
    type: wo
  - bits: '5'
    name: TLBMCF
    type: wo
  - bits: '4'
    name: EF
    type: wo
  - bits: '3'
    name: PF
    type: wo
  - bits: '2'
    name: AFF
    type: wo
  - bits: '1'
    name: TF
    type: wo
  name: SMMU_CB15_FSR
  offset: '0x0001F058'
  type: wo
  width: 32
- default: '0x00000000'
  description: Restores the state of SMMU_CBn_FSR, after a reset, for example.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB15_FSRRESTORE
  offset: '0x0001F05C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Holds the Lower input address bits [31:0] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB15_FAR_LOW
  offset: '0x0001F060'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds the Upper input address bits [63:32] of the memory access that
    caused a synchronous abort exception.
  field:
  - bits: '16:0'
    name: BITS
    type: rw
  name: SMMU_CB15_FAR_HIGH
  offset: '0x0001F064'
  type: rw
  width: 32
- default: '0x00000000'
  description: Holds fault syndrome information about the memory access that caused
    a synchronous abort exception
  field:
  - bits: '19:16'
    name: S1CBNDX
    type: rw
  - bits: '11'
    name: AFR
    type: rw
  - bits: '10'
    name: PTWF
    type: rw
  - bits: '9'
    name: ATOF
    type: ro
  - bits: '8'
    name: NSATTR
    type: rw
  - bits: '6'
    name: IND
    type: rw
  - bits: '5'
    name: PNU
    type: rw
  - bits: '4'
    name: WNR
    type: rw
  - bits: '1:0'
    name: PLVL
    type: rw
  name: SMMU_CB15_FSYNR0
  offset: '0x0001F068'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Lower bits [31:0] Register.
  field:
  - bits: '31:12'
    name: IPAFAR_L
    type: rw
  - bits: '11:0'
    name: FAR_RO
    type: ro
  name: SMMU_CB15_IPAFAR_LOW
  offset: '0x0001F070'
  type: mixed
  width: 32
- default: '0x00000000'
  description: The stage 1 IPA Fault Address Upper bits [63:32] Register
  field:
  - bits: '15:0'
    name: BITS
    type: rw
  name: SMMU_CB15_IPAFAR_HIGH
  offset: '0x0001F074'
  type: rw
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB15_TLBIVA_LOW
  offset: '0x0001F600'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match both the VA
    provided and the TLB tagging scheme of the context bank, including any global
    entries if appropriate
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB15_TLBIVA_HIGH
  offset: '0x0001F604'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB15_TLBIVAA_LOW
  offset: '0x0001F608'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB15_TLBIVAA_HIGH
  offset: '0x0001F60C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the ASID provided
    as an argument
  field:
  - bits: '15:0'
    name: ASID
    type: wo
  name: SMMU_CB15_TLBIASID
  offset: '0x0001F610'
  type: wo
  width: 32
- default: '0x00000000'
  description: 'Invalidates all of the unlocked TLB entries that are tagged as: i)
    Hypervisor, for HYPC banks, ii)Non-secure, using the VMID of the context bank,
    for Non-secure, non-HYPC context banks,iii) Secure, using any ASID, for Secure
    context banks.'
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB15_TLBIALL
  offset: '0x0001F618'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB15_TLBIVAL_LOW
  offset: '0x0001F620'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA and ASID
    provided as arguments, and the VMID of the context bank. This register is similar
    to SMMU_CBn_TLBIVA, but it is only required to invalidate cached copies of the
    last level of translation table walk of the first stage of translation.
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB15_TLBIVAL_HIGH
  offset: '0x0001F624'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB15_TLBIVAAL_LOW
  offset: '0x0001F628'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all of the unlocked TLB entries that match the VA provided
    as an argument, and the VMID of the context bank, regardless of the ASID. This
    operation includes global entries if appropriate.This register is similar to SMMU_CBn_TLBIVAA,
    but it is only required to invalidate cached copies of the last level of translation
    table walk of the first stage of translation
  field:
  - bits: '31:16'
    name: ASID
    type: wo
  - bits: '4:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB15_TLBIVAAL_HIGH
  offset: '0x0001F62C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB15_TLBIIPAS2_LOW
  offset: '0x0001F630'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates all unlocked TLB entries that match the IPA provided
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB15_TLBIIPAS2_HIGH
  offset: '0x0001F634'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '31:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB15_TLBIIPAS2L_LOW
  offset: '0x0001F638'
  type: wo
  width: 32
- default: '0x00000000'
  description: Invalidates any unlocked TLB entries that match the IPA provided and
    that correspond to the final level of translation table lookup
  field:
  - bits: '3:0'
    name: ADDRESS
    type: wo
  name: SMMU_CB15_TLBIIPAS2L_HIGH
  offset: '0x0001F63C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Initiates a synchronization operation that ensures the completion of
    any TLB invalidate operations previously accepted in the corresponding translation
    context bank.
  field:
  - bits: '31:0'
    name: BITS
    type: wo
  name: SMMU_CB15_TLBSYNC
  offset: '0x0001F7F0'
  type: wo
  width: 32
- default: '0x00000000'
  description: Indicates the status of any TLB maintenance operations issued before
    the most recent SMMU_CBn_TLBSYNC operation
  field:
  - bits: '0'
    name: SACTIVE
    type: ro
  name: SMMU_CB15_TLBSTATUS
  offset: '0x0001F7F4'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB15_PMEVCNTR0
  offset: '0x0001FE00'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB15_PMEVCNTR1
  offset: '0x0001FE04'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB15_PMEVCNTR2
  offset: '0x0001FE08'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event counter resources in the register map of a translation
    context bank. Reads or writes the value of the selected event counter.
  field:
  - bits: '31:0'
    name: BITS
    type: rw
  name: SMMU_CB15_PMEVCNTR3
  offset: '0x0001FE0C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB15_PMEVTYPER0
  offset: '0x0001FE80'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB15_PMEVTYPER1
  offset: '0x0001FE84'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB15_PMEVTYPER2
  offset: '0x0001FE88'
  type: rw
  width: 32
- default: '0x00000000'
  description: Provides event type resources in the register map of a translation
    context bank. Controls which events are counted by the corresponding event counter
  field:
  - bits: '31'
    name: P
    type: rw
  - bits: '30'
    name: U
    type: rw
  - bits: '29'
    name: NSP
    type: rw
  - bits: '28'
    name: NSU
    type: rw
  - bits: '4:0'
    name: EVENT
    type: rw
  name: SMMU_CB15_PMEVTYPER3
  offset: '0x0001FE8C'
  type: rw
  width: 32
- default: '0x00011F03'
  description: Provides a performance monitoring configuration register in the register
    map of a translation context bank. Provides Performance Monitoring Unit (PMU)
    configuration data.
  field:
  - bits: '31:24'
    name: NCG
    type: ro
  - bits: '19'
    name: UEN
    type: ro
  - bits: '16'
    name: EX
    type: ro
  - bits: '15'
    name: CCD
    type: ro
  - bits: '14'
    name: CC
    type: ro
  - bits: '13:8'
    name: SIZE
    type: ro
  - bits: '7:0'
    name: N
    type: ro
  name: SMMU_CB15_PMCFGR
  offset: '0x0001FF00'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCR register, in the register map of
    a translation context bank. PMCR provides controls for the Performance Monitors.
  field:
  - bits: '31:24'
    name: IMP
    type: ro
  - bits: '4'
    name: X
    type: rw
  - bits: '1'
    name: P
    type: ro
  - bits: '0'
    name: E
    type: rw
  name: SMMU_CB15_PMCR
  offset: '0x0001FF04'
  type: mixed
  width: 32
- default: '0x00030303'
  description: Provide the equivalent of the SMMU performance monitoring register
    map PMCEID0 register, in the register map of a translation context bank. Describes
    the event classes supported by the SMMU implementation.
  field:
  - bits: '17'
    name: EVENT0X12
    type: ro
  - bits: '16'
    name: EVENT0X11
    type: ro
  - bits: '15'
    name: EVENT0X10
    type: ro
  - bits: '9'
    name: EVENT0X0A
    type: ro
  - bits: '8'
    name: EVENT0X09
    type: ro
  - bits: '7'
    name: EVENT0X08
    type: ro
  - bits: '1'
    name: EVENT0X01
    type: ro
  - bits: '0'
    name: EVENT0X00
    type: ro
  name: SMMU_CB15_PMCEID
  offset: '0x0001FF20'
  type: ro
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENSETx register, in the register
    map of a translation context bank. Enables any implemented event counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB15_PMCNTENSE
  offset: '0x0001FF40'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMCNTENCLRx register, in the register
    map of a translation context bank. Disables any implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB15_PMCNTENCLR
  offset: '0x0001FF44'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENSETx in the register map of a
    translation context bank. Enables the generation of interrupt requests on overflows
    from each implemented event counter
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB15_PMCNTENSET
  offset: '0x0001FF48'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMINTENCLRx in the register map of a
    translation context bank. Disables the generation of interrupt requests on overflows
    from each implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB15_PMINTENCLR
  offset: '0x0001FF4C'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of the PMOVSCLRx register, in the register
    map of a translation context bank. Clears the state of the overflow bit for each
    implemented event counter.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB15_PMOVSCLR
  offset: '0x0001FF50'
  type: wo
  width: 32
- default: '0x00000000'
  description: Provides the equivalent of PMOVSSETx, in the register map of a translation
    context bank. Sets the state of the overflow bit for each of the implemented event
    counters.
  field:
  - bits: '3'
    name: P3
    type: wo
  - bits: '2'
    name: P2
    type: wo
  - bits: '1'
    name: P1
    type: wo
  - bits: '0'
    name: P0
    type: wo
  name: SMMU_CB15_PMOVSSET
  offset: '0x0001FF58'
  type: wo
  width: 32
- default: '0x00000080'
  description: Provides the equivalent of the PMAUTHSTATUS register, in the register
    map of a translation context bank. Indicates the implemented debug features and
    provides the current values of the configuration inputs that determine the debug
    permissions
  field:
  - bits: '7'
    name: SNI
    type: ro
  - bits: '6'
    name: SNE
    type: ro
  - bits: '5'
    name: SI
    type: ro
  - bits: '4'
    name: SE
    type: ro
  - bits: '3'
    name: NSNI
    type: ro
  - bits: '2'
    name: NSNE
    type: ro
  - bits: '1'
    name: NSI
    type: ro
  - bits: '0'
    name: NSE
    type: ro
  name: SMMU_CB15_PMAUTHSTATUS
  offset: '0x0001FFB8'
  type: ro
  width: 32
