

================================================================
== Vivado HLS Report for 'yuv2rgb'
================================================================
* Date:           Thu May 13 18:22:39 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        yuv_filter.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.40|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  40013|  2457613|  40013|  2457613|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |     Latency     | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |  min  |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y  |  40011|  2457611|        13|          1|          1| 40000 ~ 2457600 |    yes   |
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      4|      -|      -|
|Expression       |        -|      -|      0|    324|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      0|     76|    101|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     84|
|Register         |        -|      -|    547|     96|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      4|    623|    605|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      5|      1|      3|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------+----------------------+---------+-------+----+-----+
    |yuv_filter_mul_9sibs_U30  |yuv_filter_mul_9sibs  |        0|      0|  76|  101|
    +--------------------------+----------------------+---------+-------+----+-----+
    |Total                     |                      |        0|      0|  76|  101|
    +--------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    +----------------------------+----------------------+---------------------+
    |          Instance          |        Module        |      Expression     |
    +----------------------------+----------------------+---------------------+
    |yuv_filter_ama_adjbC_U32    |yuv_filter_ama_adjbC  | i0 + i1 * (i2 + i3) |
    |yuv_filter_mac_mukbM_U33    |yuv_filter_mac_mukbM  |     i0 * i1 + i2    |
    |yuv_filter_mac_mulbW_U34    |yuv_filter_mac_mulbW  |     i0 + i1 * i2    |
    |yuv_filter_mul_mudEe_x_U31  |yuv_filter_mul_mudEe  |       i0 * i1       |
    +----------------------------+----------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_242_p2  |     +    |      0|  0|  39|          32|           1|
    |tmp2_fu_406_p2                 |     +    |      0|  0|  25|          18|          18|
    |tmp_15_fu_369_p2               |     +    |      0|  0|  25|          18|          18|
    |tmp_18_fu_415_p2               |     +    |      0|  0|  26|          19|          19|
    |tmp_8_fu_306_p2                |     +    |      0|  0|  23|          23|          23|
    |tmp_s_fu_297_p2                |     +    |      0|  0|  23|          23|          23|
    |x_2_fu_248_p2                  |     +    |      0|  0|  23|           1|          16|
    |y_2_fu_312_p2                  |     +    |      0|  0|  23|           1|          16|
    |exitcond5_fu_254_p2            |   icmp   |      0|  0|   8|          16|          16|
    |exitcond_flatten_fu_237_p2     |   icmp   |      0|  0|  16|          32|          32|
    |icmp1_fu_468_p2                |   icmp   |      0|  0|   1|           2|           1|
    |icmp2_fu_511_p2                |   icmp   |      0|  0|   1|           3|           1|
    |icmp_fu_357_p2                 |   icmp   |      0|  0|   1|           2|           1|
    |tmp_3_fu_454_p2                |    or    |      0|  0|   2|           1|           1|
    |tmp_6_fu_497_p2                |    or    |      0|  0|   2|           1|           1|
    |tmp_9_fu_540_p2                |    or    |      0|  0|   2|           1|           1|
    |B_fu_546_p3                    |  select  |      0|  0|   8|           1|           8|
    |G_fu_503_p3                    |  select  |      0|  0|   8|           1|           8|
    |out_channels_ch1_d0            |  select  |      0|  0|   8|           1|           8|
    |p_phitmp2_fu_489_p3            |  select  |      0|  0|   2|           1|           2|
    |p_phitmp3_fu_532_p3            |  select  |      0|  0|   2|           1|           2|
    |p_phitmp_fu_447_p3             |  select  |      0|  0|   2|           1|           2|
    |tmp_mid2_v_fu_267_p3           |  select  |      0|  0|  16|           1|          16|
    |y_mid2_fu_259_p3               |  select  |      0|  0|  16|           1|           1|
    |D_fu_339_p2                    |    xor   |      0|  0|   9|           8|           9|
    |E_fu_321_p2                    |    xor   |      0|  0|   9|           8|           9|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 324|         219|         257|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter12  |   9|          2|    1|          2|
    |indvar_flatten_reg_196    |   9|          2|   32|         64|
    |x_phi_fu_211_p4           |   9|          2|   16|         32|
    |x_reg_207                 |   9|          2|   16|         32|
    |y_phi_fu_222_p4           |   9|          2|   16|         32|
    |y_reg_218                 |   9|          2|   16|         32|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  84|         18|   99|        200|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |B_reg_760                 |   8|   0|    8|          0|
    |D_reg_692                 |   8|   0|    8|          0|
    |E_reg_676                 |   8|   0|    8|          0|
    |G_reg_755                 |   8|   0|    8|          0|
    |Y_reg_687                 |   8|   0|    8|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |bound_reg_607             |  32|   0|   32|          0|
    |exitcond_flatten_reg_612  |   1|   0|    1|          0|
    |icmp_reg_717              |   1|   0|    1|          0|
    |indvar_flatten_reg_196    |  32|   0|   32|          0|
    |tmp_10_reg_699            |  18|   0|   18|          0|
    |tmp_11_reg_711            |  18|   0|   18|          0|
    |tmp_14_reg_706            |  17|   0|   17|          0|
    |tmp_15_reg_723            |  18|   0|   18|          0|
    |tmp_16_reg_729            |   2|   0|    2|          0|
    |tmp_18_reg_734            |  19|   0|   19|          0|
    |tmp_19_reg_740            |   3|   0|    3|          0|
    |tmp_28_cast_reg_652       |  23|   0|   64|         41|
    |tmp_2_reg_637             |  15|   0|   15|          0|
    |tmp_8_reg_642             |  23|   0|   23|          0|
    |tmp_mid2_v_reg_627        |  16|   0|   16|          0|
    |tmp_reg_632               |  13|   0|   13|          0|
    |x_reg_207                 |  16|   0|   16|          0|
    |y_mid2_reg_621            |  16|   0|   16|          0|
    |y_reg_218                 |  16|   0|   16|          0|
    |E_reg_676                 |  64|  32|    8|          0|
    |exitcond_flatten_reg_612  |  64|  32|    1|          0|
    |tmp_28_cast_reg_652       |  64|  32|   64|         41|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 547|  96|  469|         82|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_return_0                | out |   16| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_return_1                | out |   16| ap_ctrl_hs |      yuv2rgb     | return value |
|in_channels_ch1_address0   | out |   22|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_ce0        | out |    1|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_q0         |  in |    8|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch2_address0   | out |   22|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_ce0        | out |    1|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_q0         |  in |    8|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch3_address0   | out |   22|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_ce0        | out |    1|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_q0         |  in |    8|  ap_memory |  in_channels_ch3 |     array    |
|in_width_read              |  in |   16|   ap_none  |   in_width_read  |    scalar    |
|in_height_read             |  in |   16|   ap_none  |  in_height_read  |    scalar    |
|out_channels_ch1_address0  | out |   22|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_ce0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_we0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_d0        | out |    8|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch2_address0  | out |   22|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_ce0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_we0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_d0        | out |    8|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch3_address0  | out |   22|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_ce0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_we0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_d0        | out |    8|  ap_memory | out_channels_ch3 |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 1
  Pipeline-0: II = 1, D = 13, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	15  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	2  / true
15 --> 
* FSM state operations: 

 <State 1>: 6.38ns
ST_1: in_height_read_2 (9)  [1/1] 0.00ns
:0  %in_height_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_height_read)

ST_1: in_width_read_2 (10)  [1/1] 0.00ns
:1  %in_width_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_width_read)

ST_1: cast (11)  [1/1] 0.00ns
:2  %cast = zext i16 %in_width_read_2 to i32

ST_1: cast1 (12)  [1/1] 0.00ns
:3  %cast1 = zext i16 %in_height_read_2 to i32

ST_1: bound (13)  [1/1] 6.38ns
:4  %bound = mul i32 %cast1, %cast

ST_1: StgValue_21 (14)  [1/1] 1.77ns  loc: yuv_filter.c:89
:5  br label %1


 <State 2>: 5.10ns
ST_2: indvar_flatten (16)  [1/1] 0.00ns
:0  %indvar_flatten = phi i32 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: x (17)  [1/1] 0.00ns  loc: yuv_filter.c:94
:1  %x = phi i16 [ 0, %0 ], [ %tmp_mid2_v, %.reset ]

ST_2: y (18)  [1/1] 0.00ns
:2  %y = phi i16 [ 0, %0 ], [ %y_2, %.reset ]

ST_2: exitcond_flatten (19)  [1/1] 3.26ns
:3  %exitcond_flatten = icmp eq i32 %indvar_flatten, %bound

ST_2: indvar_flatten_next (20)  [1/1] 3.44ns
:4  %indvar_flatten_next = add i32 %indvar_flatten, 1

ST_2: StgValue_27 (21)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %2, label %.reset

ST_2: x_2 (23)  [1/1] 2.96ns  loc: yuv_filter.c:89
.reset:0  %x_2 = add i16 1, %x

ST_2: exitcond5 (26)  [1/1] 3.03ns  loc: yuv_filter.c:92
.reset:3  %exitcond5 = icmp eq i16 %y, %in_height_read_2

ST_2: y_mid2 (27)  [1/1] 2.07ns  loc: yuv_filter.c:92
.reset:4  %y_mid2 = select i1 %exitcond5, i16 0, i16 %y

ST_2: tmp_mid2_v (28)  [1/1] 2.07ns  loc: yuv_filter.c:94
.reset:5  %tmp_mid2_v = select i1 %exitcond5, i16 %x_2, i16 %x

ST_2: tmp (29)  [1/1] 0.00ns  loc: yuv_filter.c:94
.reset:6  %tmp = trunc i16 %tmp_mid2_v to i13

ST_2: tmp_2 (31)  [1/1] 0.00ns  loc: yuv_filter.c:94
.reset:8  %tmp_2 = trunc i16 %tmp_mid2_v to i15


 <State 3>: 4.11ns
ST_3: p_shl2_cast (30)  [1/1] 0.00ns  loc: yuv_filter.c:94
.reset:7  %p_shl2_cast = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %tmp, i10 0)

ST_3: p_shl3_cast (32)  [1/1] 0.00ns  loc: yuv_filter.c:94
.reset:9  %p_shl3_cast = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %tmp_2, i8 0)

ST_3: tmp_s (33)  [1/1] 2.05ns  loc: yuv_filter.c:94
.reset:10  %tmp_s = add i23 %p_shl3_cast, %p_shl2_cast

ST_3: tmp_cast (37)  [1/1] 0.00ns  loc: yuv_filter.c:94
.reset:14  %tmp_cast = zext i16 %y_mid2 to i23

ST_3: tmp_8 (38)  [1/1] 2.05ns  loc: yuv_filter.c:94
.reset:15  %tmp_8 = add i23 %tmp_s, %tmp_cast

ST_3: y_2 (99)  [1/1] 2.96ns  loc: yuv_filter.c:92
.reset:76  %y_2 = add i16 1, %y_mid2


 <State 4>: 3.25ns
ST_4: tmp_28_cast (39)  [1/1] 0.00ns  loc: yuv_filter.c:94
.reset:16  %tmp_28_cast = zext i23 %tmp_8 to i64

ST_4: in_channels_ch3_addr (42)  [1/1] 0.00ns  loc: yuv_filter.c:96
.reset:19  %in_channels_ch3_addr = getelementptr [2457600 x i8]* %in_channels_ch3, i64 0, i64 %tmp_28_cast

ST_4: V (48)  [4/4] 3.25ns  loc: yuv_filter.c:96
.reset:25  %V = load i8* %in_channels_ch3_addr, align 1


 <State 5>: 3.25ns
ST_5: V (48)  [3/4] 3.25ns  loc: yuv_filter.c:96
.reset:25  %V = load i8* %in_channels_ch3_addr, align 1


 <State 6>: 3.25ns
ST_6: in_channels_ch1_addr (40)  [1/1] 0.00ns  loc: yuv_filter.c:94
.reset:17  %in_channels_ch1_addr = getelementptr [2457600 x i8]* %in_channels_ch1, i64 0, i64 %tmp_28_cast

ST_6: Y (46)  [4/4] 3.25ns  loc: yuv_filter.c:94
.reset:23  %Y = load i8* %in_channels_ch1_addr, align 1

ST_6: V (48)  [2/4] 3.25ns  loc: yuv_filter.c:96
.reset:25  %V = load i8* %in_channels_ch3_addr, align 1


 <State 7>: 5.32ns
ST_7: in_channels_ch2_addr (41)  [1/1] 0.00ns  loc: yuv_filter.c:95
.reset:18  %in_channels_ch2_addr = getelementptr [2457600 x i8]* %in_channels_ch2, i64 0, i64 %tmp_28_cast

ST_7: Y (46)  [3/4] 3.25ns  loc: yuv_filter.c:94
.reset:23  %Y = load i8* %in_channels_ch1_addr, align 1

ST_7: U (47)  [4/4] 3.25ns  loc: yuv_filter.c:95
.reset:24  %U = load i8* %in_channels_ch2_addr, align 1

ST_7: V (48)  [1/4] 3.25ns  loc: yuv_filter.c:96
.reset:25  %V = load i8* %in_channels_ch3_addr, align 1

ST_7: E (52)  [1/1] 2.07ns  loc: yuv_filter.c:99
.reset:29  %E = xor i8 %V, -128


 <State 8>: 5.75ns
ST_8: Y (46)  [2/4] 3.25ns  loc: yuv_filter.c:94
.reset:23  %Y = load i8* %in_channels_ch1_addr, align 1

ST_8: U (47)  [3/4] 3.25ns  loc: yuv_filter.c:95
.reset:24  %U = load i8* %in_channels_ch2_addr, align 1

ST_8: tmp_18_cast5 (55)  [1/1] 0.00ns  loc: yuv_filter.c:101
.reset:32  %tmp_18_cast5 = sext i8 %E to i17

ST_8: tmp_14 (70)  [3/3] 5.75ns  loc: yuv_filter.c:101
.reset:47  %tmp_14 = mul i17 -208, %tmp_18_cast5


 <State 9>: 5.75ns
ST_9: Y (46)  [1/4] 3.25ns  loc: yuv_filter.c:94
.reset:23  %Y = load i8* %in_channels_ch1_addr, align 1

ST_9: U (47)  [2/4] 3.25ns  loc: yuv_filter.c:95
.reset:24  %U = load i8* %in_channels_ch2_addr, align 1

ST_9: tmp_14 (70)  [2/3] 5.75ns  loc: yuv_filter.c:101
.reset:47  %tmp_14 = mul i17 -208, %tmp_18_cast5


 <State 10>: 6.38ns
ST_10: U (47)  [1/4] 3.25ns  loc: yuv_filter.c:95
.reset:24  %U = load i8* %in_channels_ch2_addr, align 1

ST_10: tmp_13_cast (49)  [1/1] 0.00ns  loc: yuv_filter.c:97
.reset:26  %tmp_13_cast = zext i8 %Y to i9

ST_10: C (50)  [1/1] 0.00ns  loc: yuv_filter.c:97
.reset:27  %C = add i9 -16, %tmp_13_cast

ST_10: D (51)  [1/1] 2.07ns  loc: yuv_filter.c:98
.reset:28  %D = xor i8 %U, -128

ST_10: tmp_16_cast (53)  [1/1] 0.00ns  loc: yuv_filter.c:100
.reset:30  %tmp_16_cast = sext i9 %C to i18

ST_10: tmp_4 (54)  [1/1] 3.36ns  loc: yuv_filter.c:100
.reset:31  %tmp_4 = mul i18 298, %tmp_16_cast

ST_10: tmp_10 (58)  [1/1] 3.02ns  loc: yuv_filter.c:100
.reset:35  %tmp_10 = add i18 128, %tmp_4

ST_10: tmp_14 (70)  [1/3] 5.75ns  loc: yuv_filter.c:101
.reset:47  %tmp_14 = mul i17 -208, %tmp_18_cast5


 <State 11>: 9.40ns
ST_11: tmp_18_cast (56)  [1/1] 0.00ns  loc: yuv_filter.c:100
.reset:33  %tmp_18_cast = sext i8 %E to i18

ST_11: tmp_7 (57)  [1/1] 3.36ns  loc: yuv_filter.c:100
.reset:34  %tmp_7 = mul i18 409, %tmp_18_cast

ST_11: tmp_11 (59)  [1/1] 3.02ns  loc: yuv_filter.c:100
.reset:36  %tmp_11 = add i18 %tmp_7, %tmp_10

ST_11: tmp_5 (60)  [1/1] 0.00ns  loc: yuv_filter.c:100
.reset:37  %tmp_5 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %tmp_11, i32 16, i32 17)

ST_11: icmp (61)  [1/1] 2.07ns  loc: yuv_filter.c:100
.reset:38  %icmp = icmp eq i2 %tmp_5, 1

ST_11: tmp_26_cast4_cast (67)  [1/1] 0.00ns  loc: yuv_filter.c:101
.reset:44  %tmp_26_cast4_cast = sext i8 %D to i16

ST_11: tmp_13 (68)  [1/1] 3.36ns  loc: yuv_filter.c:101
.reset:45  %tmp_13 = mul i16 -100, %tmp_26_cast4_cast

ST_11: tmp_14_cast (69)  [1/1] 0.00ns  loc: yuv_filter.c:101
.reset:46  %tmp_14_cast = sext i16 %tmp_13 to i17

ST_11: tmp1 (71)  [1/1] 3.02ns  loc: yuv_filter.c:101
.reset:48  %tmp1 = add i17 %tmp_14, %tmp_14_cast

ST_11: tmp1_cast (72)  [1/1] 0.00ns  loc: yuv_filter.c:101
.reset:49  %tmp1_cast = sext i17 %tmp1 to i18

ST_11: tmp_15 (73)  [1/1] 3.02ns  loc: yuv_filter.c:101
.reset:50  %tmp_15 = add i18 %tmp_10, %tmp1_cast

ST_11: tmp_16 (74)  [1/1] 0.00ns  loc: yuv_filter.c:101
.reset:51  %tmp_16 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %tmp_15, i32 16, i32 17)

ST_11: p_shl (81)  [1/1] 0.00ns  loc: yuv_filter.c:102
.reset:58  %p_shl = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %D, i9 0)

ST_11: p_shl_cast (82)  [1/1] 0.00ns  loc: yuv_filter.c:102
.reset:59  %p_shl_cast = sext i17 %p_shl to i19

ST_11: p_shl1 (83)  [1/1] 0.00ns  loc: yuv_filter.c:102
.reset:60  %p_shl1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %D, i2 0)

ST_11: p_shl1_cast (84)  [1/1] 0.00ns  loc: yuv_filter.c:102
.reset:61  %p_shl1_cast = sext i10 %p_shl1 to i18

ST_11: tmp2 (85)  [1/1] 3.02ns  loc: yuv_filter.c:102
.reset:62  %tmp2 = add i18 %tmp_10, %p_shl1_cast

ST_11: tmp2_cast (86)  [1/1] 0.00ns  loc: yuv_filter.c:102
.reset:63  %tmp2_cast = sext i18 %tmp2 to i19

ST_11: tmp_18 (87)  [1/1] 3.02ns  loc: yuv_filter.c:102
.reset:64  %tmp_18 = add i19 %p_shl_cast, %tmp2_cast

ST_11: tmp_19 (88)  [1/1] 0.00ns  loc: yuv_filter.c:102
.reset:65  %tmp_19 = call i3 @_ssdm_op_PartSelect.i3.i19.i32.i32(i19 %tmp_18, i32 16, i32 18)


 <State 12>: 5.32ns
ST_12: out_channels_ch1_add (43)  [1/1] 0.00ns  loc: yuv_filter.c:103
.reset:20  %out_channels_ch1_add = getelementptr [2457600 x i8]* %out_channels_ch1, i64 0, i64 %tmp_28_cast

ST_12: tmp_12 (62)  [1/1] 0.00ns  loc: yuv_filter.c:100 (grouped into LUT with out node R)
.reset:39  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %tmp_11, i32 17)

ST_12: phitmp (63)  [1/1] 0.00ns  loc: yuv_filter.c:100 (grouped into LUT with out node R)
.reset:40  %phitmp = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %tmp_11, i32 8, i32 15)

ST_12: p_phitmp (64)  [1/1] 0.00ns  loc: yuv_filter.c:100 (grouped into LUT with out node R)
.reset:41  %p_phitmp = select i1 %icmp, i8 -1, i8 0

ST_12: tmp_3 (65)  [1/1] 0.00ns  loc: yuv_filter.c:100 (grouped into LUT with out node R)
.reset:42  %tmp_3 = or i1 %icmp, %tmp_12

ST_12: R (66)  [1/1] 2.07ns  loc: yuv_filter.c:100 (out node of the LUT)
.reset:43  %R = select i1 %tmp_3, i8 %p_phitmp, i8 %phitmp

ST_12: icmp1 (75)  [1/1] 2.07ns  loc: yuv_filter.c:101
.reset:52  %icmp1 = icmp eq i2 %tmp_16, 1

ST_12: tmp_17 (76)  [1/1] 0.00ns  loc: yuv_filter.c:101 (grouped into LUT with out node G)
.reset:53  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %tmp_15, i32 17)

ST_12: phitmp2 (77)  [1/1] 0.00ns  loc: yuv_filter.c:101 (grouped into LUT with out node G)
.reset:54  %phitmp2 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %tmp_15, i32 8, i32 15)

ST_12: p_phitmp2 (78)  [1/1] 0.00ns  loc: yuv_filter.c:101 (grouped into LUT with out node G)
.reset:55  %p_phitmp2 = select i1 %icmp1, i8 -1, i8 0

ST_12: tmp_6 (79)  [1/1] 0.00ns  loc: yuv_filter.c:101 (grouped into LUT with out node G)
.reset:56  %tmp_6 = or i1 %icmp1, %tmp_17

ST_12: G (80)  [1/1] 2.07ns  loc: yuv_filter.c:101 (out node of the LUT)
.reset:57  %G = select i1 %tmp_6, i8 %p_phitmp2, i8 %phitmp2

ST_12: icmp2 (89)  [1/1] 2.07ns  loc: yuv_filter.c:102
.reset:66  %icmp2 = icmp sgt i3 %tmp_19, 0

ST_12: tmp_20 (90)  [1/1] 0.00ns  loc: yuv_filter.c:102 (grouped into LUT with out node B)
.reset:67  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %tmp_18, i32 18)

ST_12: phitmp3 (91)  [1/1] 0.00ns  loc: yuv_filter.c:102 (grouped into LUT with out node B)
.reset:68  %phitmp3 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %tmp_18, i32 8, i32 15)

ST_12: p_phitmp3 (92)  [1/1] 0.00ns  loc: yuv_filter.c:102 (grouped into LUT with out node B)
.reset:69  %p_phitmp3 = select i1 %icmp2, i8 -1, i8 0

ST_12: tmp_9 (93)  [1/1] 0.00ns  loc: yuv_filter.c:102 (grouped into LUT with out node B)
.reset:70  %tmp_9 = or i1 %icmp2, %tmp_20

ST_12: B (94)  [1/1] 2.07ns  loc: yuv_filter.c:102 (out node of the LUT)
.reset:71  %B = select i1 %tmp_9, i8 %p_phitmp3, i8 %phitmp3

ST_12: StgValue_105 (95)  [2/2] 3.25ns  loc: yuv_filter.c:103
.reset:72  store i8 %R, i8* %out_channels_ch1_add, align 1


 <State 13>: 3.25ns
ST_13: out_channels_ch2_add (44)  [1/1] 0.00ns  loc: yuv_filter.c:104
.reset:21  %out_channels_ch2_add = getelementptr [2457600 x i8]* %out_channels_ch2, i64 0, i64 %tmp_28_cast

ST_13: out_channels_ch3_add (45)  [1/1] 0.00ns  loc: yuv_filter.c:105
.reset:22  %out_channels_ch3_add = getelementptr [2457600 x i8]* %out_channels_ch3, i64 0, i64 %tmp_28_cast

ST_13: StgValue_108 (95)  [1/2] 3.25ns  loc: yuv_filter.c:103
.reset:72  store i8 %R, i8* %out_channels_ch1_add, align 1

ST_13: StgValue_109 (96)  [2/2] 3.25ns  loc: yuv_filter.c:104
.reset:73  store i8 %G, i8* %out_channels_ch2_add, align 1

ST_13: StgValue_110 (97)  [2/2] 3.25ns  loc: yuv_filter.c:105
.reset:74  store i8 %B, i8* %out_channels_ch3_add, align 1


 <State 14>: 3.25ns
ST_14: StgValue_111 (24)  [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @YUV2RGB_LOOP_X_YUV2R)

ST_14: StgValue_112 (25)  [1/1] 0.00ns
.reset:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40000, i64 2457600, i64 784400)

ST_14: StgValue_113 (34)  [1/1] 0.00ns  loc: yuv_filter.c:92
.reset:11  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind

ST_14: tmp_1 (35)  [1/1] 0.00ns  loc: yuv_filter.c:92
.reset:12  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4)

ST_14: StgValue_115 (36)  [1/1] 0.00ns  loc: yuv_filter.c:93
.reset:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_14: StgValue_116 (96)  [1/2] 3.25ns  loc: yuv_filter.c:104
.reset:73  store i8 %G, i8* %out_channels_ch2_add, align 1

ST_14: StgValue_117 (97)  [1/2] 3.25ns  loc: yuv_filter.c:105
.reset:74  store i8 %B, i8* %out_channels_ch3_add, align 1

ST_14: empty (98)  [1/1] 0.00ns  loc: yuv_filter.c:106
.reset:75  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp_1)

ST_14: StgValue_119 (100)  [1/1] 0.00ns  loc: yuv_filter.c:92
.reset:77  br label %1


 <State 15>: 0.00ns
ST_15: mrv (102)  [1/1] 0.00ns  loc: yuv_filter.c:108
:0  %mrv = insertvalue { i16, i16 } undef, i16 %in_width_read_2, 0

ST_15: mrv_1 (103)  [1/1] 0.00ns  loc: yuv_filter.c:108
:1  %mrv_1 = insertvalue { i16, i16 } %mrv, i16 %in_height_read_2, 1

ST_15: StgValue_122 (104)  [1/1] 0.00ns  loc: yuv_filter.c:108
:2  ret { i16, i16 } %mrv_1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_width_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_height_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_height_read_2     (read             ) [ 0011111111111111]
in_width_read_2      (read             ) [ 0011111111111111]
cast                 (zext             ) [ 0000000000000000]
cast1                (zext             ) [ 0000000000000000]
bound                (mul              ) [ 0011111111111110]
StgValue_21          (br               ) [ 0111111111111110]
indvar_flatten       (phi              ) [ 0010000000000000]
x                    (phi              ) [ 0010000000000000]
y                    (phi              ) [ 0010000000000000]
exitcond_flatten     (icmp             ) [ 0011111111111110]
indvar_flatten_next  (add              ) [ 0111111111111110]
StgValue_27          (br               ) [ 0000000000000000]
x_2                  (add              ) [ 0000000000000000]
exitcond5            (icmp             ) [ 0000000000000000]
y_mid2               (select           ) [ 0011000000000000]
tmp_mid2_v           (select           ) [ 0111111111111110]
tmp                  (trunc            ) [ 0011000000000000]
tmp_2                (trunc            ) [ 0011000000000000]
p_shl2_cast          (bitconcatenate   ) [ 0000000000000000]
p_shl3_cast          (bitconcatenate   ) [ 0000000000000000]
tmp_s                (add              ) [ 0000000000000000]
tmp_cast             (zext             ) [ 0000000000000000]
tmp_8                (add              ) [ 0010100000000000]
y_2                  (add              ) [ 0110111111111110]
tmp_28_cast          (zext             ) [ 0010011111111100]
in_channels_ch3_addr (getelementptr    ) [ 0010011100000000]
in_channels_ch1_addr (getelementptr    ) [ 0010000111000000]
in_channels_ch2_addr (getelementptr    ) [ 0010000011100000]
V                    (load             ) [ 0000000000000000]
E                    (xor              ) [ 0010000011110000]
tmp_18_cast5         (sext             ) [ 0010000001100000]
Y                    (load             ) [ 0010000000100000]
U                    (load             ) [ 0000000000000000]
tmp_13_cast          (zext             ) [ 0000000000000000]
C                    (add              ) [ 0000000000000000]
D                    (xor              ) [ 0010000000010000]
tmp_16_cast          (sext             ) [ 0000000000000000]
tmp_4                (mul              ) [ 0000000000000000]
tmp_10               (add              ) [ 0010000000010000]
tmp_14               (mul              ) [ 0010000000010000]
tmp_18_cast          (sext             ) [ 0000000000000000]
tmp_7                (mul              ) [ 0000000000000000]
tmp_11               (add              ) [ 0010000000001000]
tmp_5                (partselect       ) [ 0000000000000000]
icmp                 (icmp             ) [ 0010000000001000]
tmp_26_cast4_cast    (sext             ) [ 0000000000000000]
tmp_13               (mul              ) [ 0000000000000000]
tmp_14_cast          (sext             ) [ 0000000000000000]
tmp1                 (add              ) [ 0000000000000000]
tmp1_cast            (sext             ) [ 0000000000000000]
tmp_15               (add              ) [ 0010000000001000]
tmp_16               (partselect       ) [ 0010000000001000]
p_shl                (bitconcatenate   ) [ 0000000000000000]
p_shl_cast           (sext             ) [ 0000000000000000]
p_shl1               (bitconcatenate   ) [ 0000000000000000]
p_shl1_cast          (sext             ) [ 0000000000000000]
tmp2                 (add              ) [ 0000000000000000]
tmp2_cast            (sext             ) [ 0000000000000000]
tmp_18               (add              ) [ 0010000000001000]
tmp_19               (partselect       ) [ 0010000000001000]
out_channels_ch1_add (getelementptr    ) [ 0010000000000100]
tmp_12               (bitselect        ) [ 0000000000000000]
phitmp               (partselect       ) [ 0000000000000000]
p_phitmp             (select           ) [ 0000000000000000]
tmp_3                (or               ) [ 0000000000000000]
R                    (select           ) [ 0010000000000100]
icmp1                (icmp             ) [ 0000000000000000]
tmp_17               (bitselect        ) [ 0000000000000000]
phitmp2              (partselect       ) [ 0000000000000000]
p_phitmp2            (select           ) [ 0000000000000000]
tmp_6                (or               ) [ 0000000000000000]
G                    (select           ) [ 0010000000000110]
icmp2                (icmp             ) [ 0000000000000000]
tmp_20               (bitselect        ) [ 0000000000000000]
phitmp3              (partselect       ) [ 0000000000000000]
p_phitmp3            (select           ) [ 0000000000000000]
tmp_9                (or               ) [ 0000000000000000]
B                    (select           ) [ 0010000000000110]
out_channels_ch2_add (getelementptr    ) [ 0010000000000010]
out_channels_ch3_add (getelementptr    ) [ 0010000000000010]
StgValue_108         (store            ) [ 0000000000000000]
StgValue_111         (specloopname     ) [ 0000000000000000]
StgValue_112         (speclooptripcount) [ 0000000000000000]
StgValue_113         (specloopname     ) [ 0000000000000000]
tmp_1                (specregionbegin  ) [ 0000000000000000]
StgValue_115         (specpipeline     ) [ 0000000000000000]
StgValue_116         (store            ) [ 0000000000000000]
StgValue_117         (store            ) [ 0000000000000000]
empty                (specregionend    ) [ 0000000000000000]
StgValue_119         (br               ) [ 0111111111111110]
mrv                  (insertvalue      ) [ 0000000000000000]
mrv_1                (insertvalue      ) [ 0000000000000000]
StgValue_122         (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_width_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_width_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_height_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_height_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i13.i10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i15.i8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i8.i9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="YUV2RGB_LOOP_X_YUV2R"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="in_height_read_2_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_height_read_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="in_width_read_2_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_width_read_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="in_channels_ch3_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="23" slack="0"/>
<pin id="128" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch3_addr/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="22" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="134" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="in_channels_ch1_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="23" slack="2"/>
<pin id="140" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch1_addr/6 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="22" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="146" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Y/6 "/>
</bind>
</comp>

<comp id="148" class="1004" name="in_channels_ch2_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="23" slack="3"/>
<pin id="152" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch2_addr/7 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="22" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="158" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="U/7 "/>
</bind>
</comp>

<comp id="160" class="1004" name="out_channels_ch1_add_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="23" slack="8"/>
<pin id="164" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch1_add/12 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="22" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="0"/>
<pin id="170" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_105/12 "/>
</bind>
</comp>

<comp id="172" class="1004" name="out_channels_ch2_add_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="23" slack="9"/>
<pin id="176" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch2_add/13 "/>
</bind>
</comp>

<comp id="179" class="1004" name="out_channels_ch3_add_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="23" slack="9"/>
<pin id="183" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch3_add/13 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="22" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="1"/>
<pin id="189" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_109/13 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="22" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="1"/>
<pin id="194" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_110/13 "/>
</bind>
</comp>

<comp id="196" class="1005" name="indvar_flatten_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="indvar_flatten_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="x_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="1"/>
<pin id="209" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="x_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="16" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="218" class="1005" name="y_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="1"/>
<pin id="220" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="y_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="16" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="cast1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="exitcond_flatten_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="1"/>
<pin id="240" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="indvar_flatten_next_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="x_2_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="exitcond5_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="1"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="y_mid2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="0"/>
<pin id="262" dir="0" index="2" bw="16" slack="0"/>
<pin id="263" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_mid2/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_mid2_v_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="16" slack="0"/>
<pin id="270" dir="0" index="2" bw="16" slack="0"/>
<pin id="271" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="p_shl2_cast_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="23" slack="0"/>
<pin id="285" dir="0" index="1" bw="13" slack="1"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_shl3_cast_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="23" slack="0"/>
<pin id="292" dir="0" index="1" bw="15" slack="1"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_s_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="23" slack="0"/>
<pin id="299" dir="0" index="1" bw="23" slack="0"/>
<pin id="300" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_cast_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="1"/>
<pin id="305" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_8_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="23" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="0"/>
<pin id="309" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="y_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="1"/>
<pin id="315" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_28_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="23" slack="1"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="E_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="0" index="1" bw="8" slack="0"/>
<pin id="324" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="E/7 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_18_cast5_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="1"/>
<pin id="329" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18_cast5/8 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="9" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_14/8 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_13_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="1"/>
<pin id="338" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/10 "/>
</bind>
</comp>

<comp id="339" class="1004" name="D_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="0" index="1" bw="8" slack="0"/>
<pin id="342" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="D/10 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_18_cast_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="4"/>
<pin id="347" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18_cast/11 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_5_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="0"/>
<pin id="350" dir="0" index="1" bw="18" slack="0"/>
<pin id="351" dir="0" index="2" bw="6" slack="0"/>
<pin id="352" dir="0" index="3" bw="6" slack="0"/>
<pin id="353" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/11 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="0"/>
<pin id="359" dir="0" index="1" bw="2" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/11 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_26_cast4_cast_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="1"/>
<pin id="365" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_26_cast4_cast/11 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp1_cast_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="17" slack="0"/>
<pin id="368" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/11 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_15_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="18" slack="1"/>
<pin id="371" dir="0" index="1" bw="17" slack="0"/>
<pin id="372" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/11 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_16_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="2" slack="0"/>
<pin id="376" dir="0" index="1" bw="18" slack="0"/>
<pin id="377" dir="0" index="2" bw="6" slack="0"/>
<pin id="378" dir="0" index="3" bw="6" slack="0"/>
<pin id="379" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/11 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_shl_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="17" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="1"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/11 "/>
</bind>
</comp>

<comp id="391" class="1004" name="p_shl_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="17" slack="0"/>
<pin id="393" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl_cast/11 "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_shl1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="1"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/11 "/>
</bind>
</comp>

<comp id="402" class="1004" name="p_shl1_cast_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="0"/>
<pin id="404" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl1_cast/11 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="18" slack="1"/>
<pin id="408" dir="0" index="1" bw="10" slack="0"/>
<pin id="409" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/11 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp2_cast_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="18" slack="0"/>
<pin id="413" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/11 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_18_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="17" slack="0"/>
<pin id="417" dir="0" index="1" bw="18" slack="0"/>
<pin id="418" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/11 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_19_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="3" slack="0"/>
<pin id="423" dir="0" index="1" bw="19" slack="0"/>
<pin id="424" dir="0" index="2" bw="6" slack="0"/>
<pin id="425" dir="0" index="3" bw="6" slack="0"/>
<pin id="426" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/11 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_12_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="18" slack="1"/>
<pin id="434" dir="0" index="2" bw="6" slack="0"/>
<pin id="435" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/12 "/>
</bind>
</comp>

<comp id="438" class="1004" name="phitmp_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="0"/>
<pin id="440" dir="0" index="1" bw="18" slack="1"/>
<pin id="441" dir="0" index="2" bw="5" slack="0"/>
<pin id="442" dir="0" index="3" bw="5" slack="0"/>
<pin id="443" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp/12 "/>
</bind>
</comp>

<comp id="447" class="1004" name="p_phitmp_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="0" index="1" bw="8" slack="0"/>
<pin id="450" dir="0" index="2" bw="8" slack="0"/>
<pin id="451" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_phitmp/12 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_3_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="459" class="1004" name="R_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="8" slack="0"/>
<pin id="462" dir="0" index="2" bw="8" slack="0"/>
<pin id="463" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="R/12 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="1"/>
<pin id="470" dir="0" index="1" bw="2" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/12 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_17_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="18" slack="1"/>
<pin id="476" dir="0" index="2" bw="6" slack="0"/>
<pin id="477" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/12 "/>
</bind>
</comp>

<comp id="480" class="1004" name="phitmp2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="0" index="1" bw="18" slack="1"/>
<pin id="483" dir="0" index="2" bw="5" slack="0"/>
<pin id="484" dir="0" index="3" bw="5" slack="0"/>
<pin id="485" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp2/12 "/>
</bind>
</comp>

<comp id="489" class="1004" name="p_phitmp2_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="8" slack="0"/>
<pin id="492" dir="0" index="2" bw="8" slack="0"/>
<pin id="493" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_phitmp2/12 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_6_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_6/12 "/>
</bind>
</comp>

<comp id="503" class="1004" name="G_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="8" slack="0"/>
<pin id="506" dir="0" index="2" bw="8" slack="0"/>
<pin id="507" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="G/12 "/>
</bind>
</comp>

<comp id="511" class="1004" name="icmp2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="3" slack="1"/>
<pin id="513" dir="0" index="1" bw="3" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/12 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_20_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="19" slack="1"/>
<pin id="519" dir="0" index="2" bw="6" slack="0"/>
<pin id="520" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/12 "/>
</bind>
</comp>

<comp id="523" class="1004" name="phitmp3_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="0" index="1" bw="19" slack="1"/>
<pin id="526" dir="0" index="2" bw="5" slack="0"/>
<pin id="527" dir="0" index="3" bw="5" slack="0"/>
<pin id="528" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp3/12 "/>
</bind>
</comp>

<comp id="532" class="1004" name="p_phitmp3_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="8" slack="0"/>
<pin id="535" dir="0" index="2" bw="8" slack="0"/>
<pin id="536" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_phitmp3/12 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_9_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_9/12 "/>
</bind>
</comp>

<comp id="546" class="1004" name="B_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="8" slack="0"/>
<pin id="549" dir="0" index="2" bw="8" slack="0"/>
<pin id="550" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="B/12 "/>
</bind>
</comp>

<comp id="554" class="1004" name="mrv_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="0" index="1" bw="16" slack="2"/>
<pin id="557" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/15 "/>
</bind>
</comp>

<comp id="559" class="1004" name="mrv_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="16" slack="2"/>
<pin id="562" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/15 "/>
</bind>
</comp>

<comp id="564" class="1007" name="bound_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="0"/>
<pin id="566" dir="0" index="1" bw="16" slack="0"/>
<pin id="567" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="570" class="1007" name="grp_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="9" slack="0"/>
<pin id="572" dir="0" index="1" bw="8" slack="0"/>
<pin id="573" dir="0" index="2" bw="18" slack="0"/>
<pin id="574" dir="0" index="3" bw="18" slack="0"/>
<pin id="575" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="C/10 tmp_16_cast/10 tmp_4/10 tmp_10/10 "/>
</bind>
</comp>

<comp id="580" class="1007" name="grp_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="18" slack="0"/>
<pin id="582" dir="0" index="1" bw="8" slack="0"/>
<pin id="583" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="584" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7/11 tmp_11/11 "/>
</bind>
</comp>

<comp id="588" class="1007" name="grp_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="0"/>
<pin id="590" dir="0" index="1" bw="8" slack="0"/>
<pin id="591" dir="0" index="2" bw="17" slack="2147483647"/>
<pin id="592" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_13/11 tmp_14_cast/11 tmp1/11 "/>
</bind>
</comp>

<comp id="596" class="1005" name="in_height_read_2_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="16" slack="1"/>
<pin id="598" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_height_read_2 "/>
</bind>
</comp>

<comp id="602" class="1005" name="in_width_read_2_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="16" slack="2"/>
<pin id="604" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="in_width_read_2 "/>
</bind>
</comp>

<comp id="607" class="1005" name="bound_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="612" class="1005" name="exitcond_flatten_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="1"/>
<pin id="614" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="616" class="1005" name="indvar_flatten_next_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="621" class="1005" name="y_mid2_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="16" slack="1"/>
<pin id="623" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_mid2 "/>
</bind>
</comp>

<comp id="627" class="1005" name="tmp_mid2_v_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="16" slack="0"/>
<pin id="629" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="632" class="1005" name="tmp_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="13" slack="1"/>
<pin id="634" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="637" class="1005" name="tmp_2_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="15" slack="1"/>
<pin id="639" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="642" class="1005" name="tmp_8_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="23" slack="1"/>
<pin id="644" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="647" class="1005" name="y_2_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="16" slack="1"/>
<pin id="649" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="652" class="1005" name="tmp_28_cast_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="2"/>
<pin id="654" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_28_cast "/>
</bind>
</comp>

<comp id="661" class="1005" name="in_channels_ch3_addr_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="22" slack="1"/>
<pin id="663" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch3_addr "/>
</bind>
</comp>

<comp id="666" class="1005" name="in_channels_ch1_addr_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="22" slack="1"/>
<pin id="668" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch1_addr "/>
</bind>
</comp>

<comp id="671" class="1005" name="in_channels_ch2_addr_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="22" slack="1"/>
<pin id="673" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch2_addr "/>
</bind>
</comp>

<comp id="676" class="1005" name="E_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="1"/>
<pin id="678" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="E "/>
</bind>
</comp>

<comp id="682" class="1005" name="tmp_18_cast5_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="17" slack="1"/>
<pin id="684" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_cast5 "/>
</bind>
</comp>

<comp id="687" class="1005" name="Y_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="8" slack="1"/>
<pin id="689" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Y "/>
</bind>
</comp>

<comp id="692" class="1005" name="D_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="1"/>
<pin id="694" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="D "/>
</bind>
</comp>

<comp id="699" class="1005" name="tmp_10_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="18" slack="1"/>
<pin id="701" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="706" class="1005" name="tmp_14_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="17" slack="1"/>
<pin id="708" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="711" class="1005" name="tmp_11_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="18" slack="1"/>
<pin id="713" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="717" class="1005" name="icmp_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="1"/>
<pin id="719" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="723" class="1005" name="tmp_15_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="18" slack="1"/>
<pin id="725" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="729" class="1005" name="tmp_16_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="2" slack="1"/>
<pin id="731" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="734" class="1005" name="tmp_18_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="19" slack="1"/>
<pin id="736" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="740" class="1005" name="tmp_19_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="3" slack="1"/>
<pin id="742" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="745" class="1005" name="out_channels_ch1_add_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="22" slack="1"/>
<pin id="747" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch1_add "/>
</bind>
</comp>

<comp id="750" class="1005" name="R_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="1"/>
<pin id="752" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

<comp id="755" class="1005" name="G_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="1"/>
<pin id="757" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

<comp id="760" class="1005" name="B_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="8" slack="1"/>
<pin id="762" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="765" class="1005" name="out_channels_ch2_add_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="22" slack="1"/>
<pin id="767" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch2_add "/>
</bind>
</comp>

<comp id="770" class="1005" name="out_channels_ch3_add_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="22" slack="1"/>
<pin id="772" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch3_add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="116"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="34" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="172" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="179" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="118" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="112" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="200" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="200" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="22" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="24" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="211" pin="4"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="222" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="20" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="222" pin="4"/><net_sink comp="259" pin=2"/></net>

<net id="272"><net_src comp="254" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="248" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="211" pin="4"/><net_sink comp="267" pin=2"/></net>

<net id="278"><net_src comp="267" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="267" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="26" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="28" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="30" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="32" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="290" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="283" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="310"><net_src comp="297" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="24" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="317" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="325"><net_src comp="131" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="36" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="334"><net_src comp="38" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="327" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="343"><net_src comp="155" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="36" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="354"><net_src comp="48" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="50" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="356"><net_src comp="52" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="361"><net_src comp="348" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="54" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="373"><net_src comp="366" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="380"><net_src comp="48" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="369" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="50" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="383"><net_src comp="52" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="389"><net_src comp="58" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="60" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="394"><net_src comp="384" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="62" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="64" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="405"><net_src comp="395" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="406" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="391" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="411" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="427"><net_src comp="66" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="415" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="50" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="68" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="436"><net_src comp="70" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="52" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="444"><net_src comp="72" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="74" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="446"><net_src comp="76" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="452"><net_src comp="78" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="453"><net_src comp="32" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="458"><net_src comp="431" pin="3"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="454" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="447" pin="3"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="438" pin="4"/><net_sink comp="459" pin=2"/></net>

<net id="467"><net_src comp="459" pin="3"/><net_sink comp="167" pin=1"/></net>

<net id="472"><net_src comp="54" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="70" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="52" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="486"><net_src comp="72" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="74" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="488"><net_src comp="76" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="494"><net_src comp="468" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="78" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="32" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="501"><net_src comp="468" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="473" pin="3"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="489" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="480" pin="4"/><net_sink comp="503" pin=2"/></net>

<net id="515"><net_src comp="80" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="82" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="68" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="529"><net_src comp="84" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="74" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="531"><net_src comp="76" pin="0"/><net_sink comp="523" pin=3"/></net>

<net id="537"><net_src comp="511" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="78" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="32" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="544"><net_src comp="511" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="516" pin="3"/><net_sink comp="540" pin=1"/></net>

<net id="551"><net_src comp="540" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="532" pin="3"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="523" pin="4"/><net_sink comp="546" pin=2"/></net>

<net id="558"><net_src comp="110" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="563"><net_src comp="554" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="233" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="229" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="576"><net_src comp="40" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="336" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="578"><net_src comp="42" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="579"><net_src comp="44" pin="0"/><net_sink comp="570" pin=3"/></net>

<net id="585"><net_src comp="46" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="345" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="580" pin="3"/><net_sink comp="348" pin=1"/></net>

<net id="593"><net_src comp="56" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="363" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="588" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="599"><net_src comp="112" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="605"><net_src comp="118" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="610"><net_src comp="564" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="615"><net_src comp="237" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="242" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="624"><net_src comp="259" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="630"><net_src comp="267" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="635"><net_src comp="275" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="640"><net_src comp="279" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="645"><net_src comp="306" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="650"><net_src comp="312" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="655"><net_src comp="317" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="658"><net_src comp="652" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="659"><net_src comp="652" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="660"><net_src comp="652" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="664"><net_src comp="124" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="669"><net_src comp="136" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="674"><net_src comp="148" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="679"><net_src comp="321" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="685"><net_src comp="327" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="690"><net_src comp="143" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="695"><net_src comp="339" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="698"><net_src comp="692" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="702"><net_src comp="570" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="705"><net_src comp="699" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="709"><net_src comp="330" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="714"><net_src comp="580" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="720"><net_src comp="357" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="726"><net_src comp="369" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="732"><net_src comp="374" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="737"><net_src comp="415" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="743"><net_src comp="421" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="748"><net_src comp="160" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="753"><net_src comp="459" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="758"><net_src comp="503" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="763"><net_src comp="546" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="768"><net_src comp="172" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="773"><net_src comp="179" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="191" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_channels_ch1 | {12 13 }
	Port: out_channels_ch2 | {13 14 }
	Port: out_channels_ch3 | {13 14 }
 - Input state : 
	Port: yuv2rgb : in_channels_ch1 | {6 7 8 9 }
	Port: yuv2rgb : in_channels_ch2 | {7 8 9 10 }
	Port: yuv2rgb : in_channels_ch3 | {4 5 6 7 }
	Port: yuv2rgb : in_width_read | {1 }
	Port: yuv2rgb : in_height_read | {1 }
	Port: yuv2rgb : out_channels_ch1 | {}
	Port: yuv2rgb : out_channels_ch2 | {}
	Port: yuv2rgb : out_channels_ch3 | {}
  - Chain level:
	State 1
		bound : 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_27 : 2
		x_2 : 1
		exitcond5 : 1
		y_mid2 : 2
		tmp_mid2_v : 2
		tmp : 3
		tmp_2 : 3
	State 3
		tmp_s : 1
		tmp_8 : 2
	State 4
		in_channels_ch3_addr : 1
		V : 2
	State 5
	State 6
		Y : 1
	State 7
		U : 1
		E : 1
	State 8
		tmp_14 : 1
	State 9
	State 10
		C : 1
		D : 1
		tmp_16_cast : 2
		tmp_4 : 3
		tmp_10 : 4
	State 11
		tmp_7 : 1
		tmp_11 : 2
		tmp_5 : 3
		icmp : 4
		tmp_13 : 1
		tmp_14_cast : 2
		tmp1 : 3
		tmp1_cast : 4
		tmp_15 : 5
		tmp_16 : 6
		p_shl_cast : 1
		p_shl1_cast : 1
		tmp2 : 2
		tmp2_cast : 3
		tmp_18 : 4
		tmp_19 : 5
	State 12
		tmp_3 : 1
		R : 1
		p_phitmp2 : 1
		tmp_6 : 1
		G : 1
		p_phitmp3 : 1
		tmp_9 : 1
		B : 1
		StgValue_105 : 2
	State 13
		StgValue_109 : 1
		StgValue_110 : 1
	State 14
		empty : 1
	State 15
		mrv_1 : 1
		StgValue_122 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |  indvar_flatten_next_fu_242  |    0    |    0    |    39   |
|          |          x_2_fu_248          |    0    |    0    |    23   |
|          |         tmp_s_fu_297         |    0    |    0    |    23   |
|    add   |         tmp_8_fu_306         |    0    |    0    |    23   |
|          |          y_2_fu_312          |    0    |    0    |    23   |
|          |         tmp_15_fu_369        |    0    |    0    |    25   |
|          |          tmp2_fu_406         |    0    |    0    |    25   |
|          |         tmp_18_fu_415        |    0    |    0    |    25   |
|----------|------------------------------|---------|---------|---------|
|    mul   |          grp_fu_330          |    0    |    76   |   101   |
|          |         bound_fu_564         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         y_mid2_fu_259        |    0    |    0    |    16   |
|          |       tmp_mid2_v_fu_267      |    0    |    0    |    16   |
|          |        p_phitmp_fu_447       |    0    |    0    |    8    |
|  select  |           R_fu_459           |    0    |    0    |    8    |
|          |       p_phitmp2_fu_489       |    0    |    0    |    8    |
|          |           G_fu_503           |    0    |    0    |    8    |
|          |       p_phitmp3_fu_532       |    0    |    0    |    8    |
|          |           B_fu_546           |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |    exitcond_flatten_fu_237   |    0    |    0    |    16   |
|          |       exitcond5_fu_254       |    0    |    0    |    8    |
|   icmp   |          icmp_fu_357         |    0    |    0    |    1    |
|          |         icmp1_fu_468         |    0    |    0    |    1    |
|          |         icmp2_fu_511         |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|    xor   |           E_fu_321           |    0    |    0    |    8    |
|          |           D_fu_339           |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_3_fu_454         |    0    |    0    |    2    |
|    or    |         tmp_6_fu_497         |    0    |    0    |    2    |
|          |         tmp_9_fu_540         |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_580          |    1    |    0    |    0    |
|          |          grp_fu_588          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| addmuladd|          grp_fu_570          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   read   | in_height_read_2_read_fu_112 |    0    |    0    |    0    |
|          |  in_width_read_2_read_fu_118 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          cast_fu_229         |    0    |    0    |    0    |
|          |         cast1_fu_233         |    0    |    0    |    0    |
|   zext   |        tmp_cast_fu_303       |    0    |    0    |    0    |
|          |      tmp_28_cast_fu_317      |    0    |    0    |    0    |
|          |      tmp_13_cast_fu_336      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |          tmp_fu_275          |    0    |    0    |    0    |
|          |         tmp_2_fu_279         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      p_shl2_cast_fu_283      |    0    |    0    |    0    |
|bitconcatenate|      p_shl3_cast_fu_290      |    0    |    0    |    0    |
|          |         p_shl_fu_384         |    0    |    0    |    0    |
|          |         p_shl1_fu_395        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      tmp_18_cast5_fu_327     |    0    |    0    |    0    |
|          |      tmp_18_cast_fu_345      |    0    |    0    |    0    |
|          |   tmp_26_cast4_cast_fu_363   |    0    |    0    |    0    |
|   sext   |       tmp1_cast_fu_366       |    0    |    0    |    0    |
|          |       p_shl_cast_fu_391      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_402      |    0    |    0    |    0    |
|          |       tmp2_cast_fu_411       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_5_fu_348         |    0    |    0    |    0    |
|          |         tmp_16_fu_374        |    0    |    0    |    0    |
|partselect|         tmp_19_fu_421        |    0    |    0    |    0    |
|          |         phitmp_fu_438        |    0    |    0    |    0    |
|          |        phitmp2_fu_480        |    0    |    0    |    0    |
|          |        phitmp3_fu_523        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_12_fu_431        |    0    |    0    |    0    |
| bitselect|         tmp_17_fu_473        |    0    |    0    |    0    |
|          |         tmp_20_fu_516        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|insertvalue|          mrv_fu_554          |    0    |    0    |    0    |
|          |         mrv_1_fu_559         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    4    |    76   |   436   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          B_reg_760         |    8   |
|          D_reg_692         |    8   |
|          E_reg_676         |    8   |
|          G_reg_755         |    8   |
|          R_reg_750         |    8   |
|          Y_reg_687         |    8   |
|        bound_reg_607       |   32   |
|  exitcond_flatten_reg_612  |    1   |
|        icmp_reg_717        |    1   |
|in_channels_ch1_addr_reg_666|   22   |
|in_channels_ch2_addr_reg_671|   22   |
|in_channels_ch3_addr_reg_661|   22   |
|  in_height_read_2_reg_596  |   16   |
|   in_width_read_2_reg_602  |   16   |
| indvar_flatten_next_reg_616|   32   |
|   indvar_flatten_reg_196   |   32   |
|out_channels_ch1_add_reg_745|   22   |
|out_channels_ch2_add_reg_765|   22   |
|out_channels_ch3_add_reg_770|   22   |
|       tmp_10_reg_699       |   18   |
|       tmp_11_reg_711       |   18   |
|       tmp_14_reg_706       |   17   |
|       tmp_15_reg_723       |   18   |
|       tmp_16_reg_729       |    2   |
|    tmp_18_cast5_reg_682    |   17   |
|       tmp_18_reg_734       |   19   |
|       tmp_19_reg_740       |    3   |
|     tmp_28_cast_reg_652    |   64   |
|        tmp_2_reg_637       |   15   |
|        tmp_8_reg_642       |   23   |
|     tmp_mid2_v_reg_627     |   16   |
|         tmp_reg_632        |   13   |
|          x_reg_207         |   16   |
|         y_2_reg_647        |   16   |
|       y_mid2_reg_621       |   16   |
|          y_reg_218         |   16   |
+----------------------------+--------+
|            Total           |   617  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_131 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_143 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_155 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_167 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_167 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_186 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_191 |  p0  |   2  |  22  |   44   ||    9    |
|     grp_fu_330    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_580    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_588    |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   344  ||  17.69  ||    90   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   76   |   436  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   90   |
|  Register |    -   |    -   |   617  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   17   |   693  |   526  |
+-----------+--------+--------+--------+--------+
