// Seed: 2633628067
module module_0;
  assign id_1 = id_1;
  timeunit 1ps;
  assign module_2.type_8 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wire  id_0,
    output tri0  id_1,
    output uwire id_2,
    input  uwire id_3,
    input  tri0  id_4,
    input  tri1  id_5,
    input  tri0  id_6
);
  wire id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wor id_4;
  assign id_1 = id_4;
  wire  id_5;
  wire  id_6 = 1;
  uwire id_7;
  assign id_4 = 1;
  module_0 modCall_1 ();
  assign id_7 = id_3 - 1;
endmodule
