{"files":[{"patch":"@@ -1412,0 +1412,20 @@\n+  void fminm_s(FloatRegister Rd, FloatRegister Rs1, FloatRegister Rs2) {\n+    assert_cond(UseZfa);\n+    fp_base<S_32_sp, 0b00101>(Rd, Rs1, Rs2, 0b010);\n+  }\n+\n+  void fmaxm_s(FloatRegister Rd, FloatRegister Rs1, FloatRegister Rs2) {\n+    assert_cond(UseZfa);\n+    fp_base<S_32_sp, 0b00101>(Rd, Rs1, Rs2, 0b011);\n+  }\n+\n+  void fminm_d(FloatRegister Rd, FloatRegister Rs1, FloatRegister Rs2) {\n+    assert_cond(UseZfa);\n+    fp_base<D_64_dp, 0b00101>(Rd, Rs1, Rs2, 0b010);\n+  }\n+\n+  void fmaxm_d(FloatRegister Rd, FloatRegister Rs1, FloatRegister Rs2) {\n+    assert_cond(UseZfa);\n+    fp_base<D_64_dp, 0b00101>(Rd, Rs1, Rs2, 0b011);\n+  }\n+\n","filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp","additions":20,"deletions":0,"binary":false,"changes":20,"status":"modified"},{"patch":"@@ -7289,0 +7289,1 @@\n+  predicate(!UseZfa);\n@@ -7303,0 +7304,14 @@\n+instruct maxF_reg_reg_zfa(fRegF dst, fRegF src1, fRegF src2) %{\n+  predicate(UseZfa);\n+  match(Set dst (MaxF src1 src2));\n+\n+  format %{ \"maxF $dst, $src1, $src2\" %}\n+\n+  ins_encode %{\n+    __ fmaxm_s(as_FloatRegister($dst$$reg),\n+               as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));\n+  %}\n+\n+  ins_pipe(pipe_class_default);\n+%}\n+\n@@ -7305,0 +7320,1 @@\n+  predicate(!UseZfa);\n@@ -7319,0 +7335,14 @@\n+instruct minF_reg_reg_zfa(fRegF dst, fRegF src1, fRegF src2) %{\n+  predicate(UseZfa);\n+  match(Set dst (MinF src1 src2));\n+\n+  format %{ \"minF $dst, $src1, $src2\" %}\n+\n+  ins_encode %{\n+    __ fminm_s(as_FloatRegister($dst$$reg),\n+               as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));\n+  %}\n+\n+  ins_pipe(pipe_class_default);\n+%}\n+\n@@ -7321,0 +7351,1 @@\n+  predicate(!UseZfa);\n@@ -7335,0 +7366,14 @@\n+instruct maxD_reg_reg_zfa(fRegD dst, fRegD src1, fRegD src2) %{\n+  predicate(UseZfa);\n+  match(Set dst (MaxD src1 src2));\n+\n+  format %{ \"maxD $dst, $src1, $src2\" %}\n+\n+  ins_encode %{\n+    __ fmaxm_d(as_FloatRegister($dst$$reg),\n+               as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));\n+  %}\n+\n+  ins_pipe(pipe_class_default);\n+%}\n+\n@@ -7337,0 +7382,1 @@\n+  predicate(!UseZfa);\n@@ -7351,0 +7397,14 @@\n+instruct minD_reg_reg_zfa(fRegD dst, fRegD src1, fRegD src2) %{\n+  predicate(UseZfa);\n+  match(Set dst (MinD src1 src2));\n+\n+  format %{ \"minD $dst, $src1, $src2\" %}\n+\n+  ins_encode %{\n+    __ fminm_d(as_FloatRegister($dst$$reg),\n+               as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));\n+  %}\n+\n+  ins_pipe(pipe_class_default);\n+%}\n+\n","filename":"src\/hotspot\/cpu\/riscv\/riscv.ad","additions":60,"deletions":0,"binary":false,"changes":60,"status":"modified"}]}