<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1337</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:12px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1337-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1337.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-57</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:343px;left:69px;white-space:nowrap" class="ft02">35.3&#160;</p>
<p style="position:absolute;top:343px;left:148px;white-space:nowrap" class="ft02">MSRS IN THE 45 NM AND 32 NM INTEL</p>
<p style="position:absolute;top:345px;left:510px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:343px;left:523px;white-space:nowrap" class="ft02">&#160;ATOM</p>
<p style="position:absolute;top:345px;left:583px;white-space:nowrap" class="ft01">™&#160;</p>
<p style="position:absolute;top:343px;left:601px;white-space:nowrap" class="ft02">PROCESSOR FAMILY</p>
<p style="position:absolute;top:379px;left:69px;white-space:nowrap" class="ft05"><a href="o_fe12b1e2a880e0ce-1337.html">Table 35-4</a>&#160;lists model-specific registers&#160;(MSRs) for&#160;45 nm&#160;and 32&#160;nm Intel Atom processors,&#160;architectural&#160;MSR&#160;<br/>addresses are&#160;also included in&#160;<a href="o_fe12b1e2a880e0ce-1337.html">Table&#160;35-4. These</a>&#160;processors&#160;have&#160;a&#160;CPUID signature with&#160;<br/>DisplayFamily_DisplayModel of 06_1CH, 06_26H, 06_27H, 06_35H and&#160;06_3<a href="o_fe12b1e2a880e0ce-1281.html">6H; see Table 35-1.</a>&#160;<br/>The&#160;column “Shared/Unique” applies&#160;to logical processors&#160;sharing&#160;the&#160;same&#160;core in&#160;processors&#160;based on the&#160;Intel&#160;<br/>Atom microarchitecture. “Unique”&#160;means&#160;each&#160;logical processor&#160;has a&#160;separate MSR, or a&#160;bit&#160;field&#160;in an MSR&#160;<br/>governs only a logical processor.&#160;“Shared” means&#160;the MSR&#160;or&#160;the&#160;bit field in&#160;an MSR&#160;address governs the&#160;operation&#160;<br/>of&#160;both logical processors in&#160;the same&#160;core.</p>
<p style="position:absolute;top:226px;left:75px;white-space:nowrap" class="ft03">C000_</p>
<p style="position:absolute;top:243px;left:75px;white-space:nowrap" class="ft03">0101H</p>
<p style="position:absolute;top:226px;left:186px;white-space:nowrap" class="ft03">IA32_GS_BASE</p>
<p style="position:absolute;top:226px;left:358px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:226px;left:450px;white-space:nowrap" class="ft07">Map of&#160;BASE Address&#160;of&#160;GS (R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:271px;left:75px;white-space:nowrap" class="ft03">C000_</p>
<p style="position:absolute;top:288px;left:75px;white-space:nowrap" class="ft03">0102H</p>
<p style="position:absolute;top:271px;left:186px;white-space:nowrap" class="ft03">IA32_KERNEL_GSBASE</p>
<p style="position:absolute;top:271px;left:358px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:271px;left:450px;white-space:nowrap" class="ft03">Swap&#160;Target&#160;of&#160;BASE&#160;Address&#160;of&#160;GS&#160;(R/W)&#160;Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:527px;left:219px;white-space:nowrap" class="ft04">Table&#160;35-4.&#160;&#160;MSRs&#160;in&#160;45&#160;nm&#160;and&#160;32&#160;nm&#160;Intel® Atom™&#160;Processor Family</p>
<p style="position:absolute;top:552px;left:99px;white-space:nowrap" class="ft03">Register&#160;</p>
<p style="position:absolute;top:568px;left:100px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:568px;left:222px;white-space:nowrap" class="ft03">Register Name</p>
<p style="position:absolute;top:552px;left:374px;white-space:nowrap" class="ft03">Shared/</p>
<p style="position:absolute;top:568px;left:376px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:568px;left:595px;white-space:nowrap" class="ft03">Bit Description</p>
<p style="position:absolute;top:592px;left:83px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:592px;left:141px;white-space:nowrap" class="ft03">Dec</p>
<p style="position:absolute;top:616px;left:89px;white-space:nowrap" class="ft03">0H</p>
<p style="position:absolute;top:616px;left:149px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:616px;left:186px;white-space:nowrap" class="ft03">IA32_P5_MC_ADDR</p>
<p style="position:absolute;top:616px;left:358px;white-space:nowrap" class="ft03">Shared</p>
<p style="position:absolute;top:616px;left:450px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-1608.html">&#160;Section&#160;35.22, “MSRs in&#160;Pentium Processors.”</a></p>
<p style="position:absolute;top:640px;left:89px;white-space:nowrap" class="ft03">1H</p>
<p style="position:absolute;top:640px;left:149px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:640px;left:186px;white-space:nowrap" class="ft03">IA32_P5_MC_TYPE</p>
<p style="position:absolute;top:640px;left:358px;white-space:nowrap" class="ft03">Shared</p>
<p style="position:absolute;top:640px;left:450px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-1608.html">&#160;Section&#160;35.22, “MSRs in&#160;Pentium Processors.”</a></p>
<p style="position:absolute;top:664px;left:89px;white-space:nowrap" class="ft03">6H</p>
<p style="position:absolute;top:664px;left:149px;white-space:nowrap" class="ft03">6</p>
<p style="position:absolute;top:664px;left:186px;white-space:nowrap" class="ft03">IA32_MONITOR_FILTER_</p>
<p style="position:absolute;top:681px;left:186px;white-space:nowrap" class="ft03">SIZE</p>
<p style="position:absolute;top:664px;left:358px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:664px;left:450px;white-space:nowrap" class="ft03">See&#160;<a href="o_fe12b1e2a880e0ce-304.html">Section&#160;8.10.5, “Monitor/Mwait&#160;Address Range Determination.”&#160;</a></p>
<p style="position:absolute;top:681px;left:450px;white-space:nowrap" class="ft03">and<a href="o_fe12b1e2a880e0ce-1283.html">Table&#160;35-2</a></p>
<p style="position:absolute;top:705px;left:85px;white-space:nowrap" class="ft03">10H</p>
<p style="position:absolute;top:705px;left:145px;white-space:nowrap" class="ft03">16</p>
<p style="position:absolute;top:705px;left:186px;white-space:nowrap" class="ft03">IA32_TIME_STAMP_</p>
<p style="position:absolute;top:721px;left:186px;white-space:nowrap" class="ft03">COUNTER</p>
<p style="position:absolute;top:705px;left:358px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:705px;left:450px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-614.html">&#160;Section&#160;17.15, “Time-Stamp Counter,” a</a>nd&#160;se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:745px;left:85px;white-space:nowrap" class="ft03">17H</p>
<p style="position:absolute;top:745px;left:145px;white-space:nowrap" class="ft03">23</p>
<p style="position:absolute;top:745px;left:186px;white-space:nowrap" class="ft03">IA32_PLATFORM_ID</p>
<p style="position:absolute;top:745px;left:358px;white-space:nowrap" class="ft03">Shared</p>
<p style="position:absolute;top:745px;left:450px;white-space:nowrap" class="ft03">Platform ID&#160;(R)&#160;</p>
<p style="position:absolute;top:762px;left:450px;white-space:nowrap" class="ft03">Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:786px;left:85px;white-space:nowrap" class="ft03">17H</p>
<p style="position:absolute;top:786px;left:145px;white-space:nowrap" class="ft03">23</p>
<p style="position:absolute;top:786px;left:186px;white-space:nowrap" class="ft03">MSR_PLATFORM_ID</p>
<p style="position:absolute;top:786px;left:358px;white-space:nowrap" class="ft03">Shared</p>
<p style="position:absolute;top:786px;left:450px;white-space:nowrap" class="ft03">Model Specific&#160;Platform&#160;ID&#160;(R)&#160;</p>
<p style="position:absolute;top:826px;left:186px;white-space:nowrap" class="ft03">7:0</p>
<p style="position:absolute;top:826px;left:450px;white-space:nowrap" class="ft03">Reserved.</p>
<p style="position:absolute;top:850px;left:186px;white-space:nowrap" class="ft03">12:8</p>
<p style="position:absolute;top:850px;left:450px;white-space:nowrap" class="ft08">Maximum&#160;Qualified&#160;Ratio (R)&#160;<br/>The maximum allowed bus ratio.</p>
<p style="position:absolute;top:895px;left:186px;white-space:nowrap" class="ft03">63:13</p>
<p style="position:absolute;top:895px;left:450px;white-space:nowrap" class="ft03">Reserved.</p>
<p style="position:absolute;top:919px;left:85px;white-space:nowrap" class="ft03">1BH</p>
<p style="position:absolute;top:919px;left:145px;white-space:nowrap" class="ft03">27</p>
<p style="position:absolute;top:919px;left:186px;white-space:nowrap" class="ft03">IA32_APIC_BASE</p>
<p style="position:absolute;top:919px;left:358px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:919px;left:450px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-370.html">&#160;Section&#160;10.4.4, “Local APIC Status and&#160;Location,”</a>&#160;and&#160;</p>
<p style="position:absolute;top:935px;left:450px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-1283.html">Table&#160;35-2.</a></p>
<p style="position:absolute;top:960px;left:84px;white-space:nowrap" class="ft03">2AH</p>
<p style="position:absolute;top:960px;left:145px;white-space:nowrap" class="ft03">42</p>
<p style="position:absolute;top:960px;left:186px;white-space:nowrap" class="ft03">MSR_EBL_CR_POWERON</p>
<p style="position:absolute;top:960px;left:358px;white-space:nowrap" class="ft03">Shared</p>
<p style="position:absolute;top:960px;left:450px;white-space:nowrap" class="ft03">Processor Hard&#160;Power-On&#160;Configuration (R/W)&#160;Enables&#160;and&#160;</p>
<p style="position:absolute;top:976px;left:450px;white-space:nowrap" class="ft08">disables processor features;&#160;<br/>(R)&#160;indicates current processor configuration.</p>
<p style="position:absolute;top:1021px;left:186px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:1021px;left:450px;white-space:nowrap" class="ft03">Reserved.</p>
<p style="position:absolute;top:137px;left:184px;white-space:nowrap" class="ft04">Table&#160;35-3.&#160;&#160;MSRs&#160;in&#160;Processors&#160;Based&#160;on&#160;Intel®&#160;Core™ Microarchitecture&#160;(Contd.)</p>
<p style="position:absolute;top:162px;left:99px;white-space:nowrap" class="ft03">Register&#160;</p>
<p style="position:absolute;top:178px;left:100px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:178px;left:222px;white-space:nowrap" class="ft03">Register Name</p>
<p style="position:absolute;top:162px;left:374px;white-space:nowrap" class="ft03">Shared/</p>
<p style="position:absolute;top:178px;left:376px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:178px;left:595px;white-space:nowrap" class="ft03">Bit Description</p>
<p style="position:absolute;top:202px;left:83px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:202px;left:141px;white-space:nowrap" class="ft03">Dec</p>
</div>
</body>
</html>
