------------------------------------------------------------
Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1100mV 100C Model Setup 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : -231.776
TNS   : -8797.990

Type  : Slow 1100mV 100C Model Setup 'FPGA_CLK2_50'
Slack : -6.304
TNS   : -72.056

Type  : Slow 1100mV 100C Model Setup 'FPGA_CLK1_50'
Slack : 14.804
TNS   : 0.000

Type  : Slow 1100mV 100C Model Setup 'u_sys_pll|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 1298.116
TNS   : 0.000

Type  : Slow 1100mV 100C Model Setup 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 1661.932
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'FPGA_CLK2_50'
Slack : 0.381
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.381
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 0.417
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'FPGA_CLK1_50'
Slack : 0.435
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'u_sys_pll|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.629
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'FPGA_CLK2_50'
Slack : 16.127
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'FPGA_CLK2_50'
Slack : 1.394
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]'
Slack : 0.617
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 2.073
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 2.359
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.744
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK2_50'
Slack : 9.164
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'u_sys_pll|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 650.001
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 832.687
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : -231.596
TNS   : -8785.809

Type  : Slow 1100mV -40C Model Setup 'FPGA_CLK2_50'
Slack : -5.916
TNS   : -66.094

Type  : Slow 1100mV -40C Model Setup 'FPGA_CLK1_50'
Slack : 14.454
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'u_sys_pll|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 1298.134
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 1661.949
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'FPGA_CLK2_50'
Slack : 0.361
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.366
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 0.440
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'FPGA_CLK1_50'
Slack : 0.454
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'u_sys_pll|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.711
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'FPGA_CLK2_50'
Slack : 16.298
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'FPGA_CLK2_50'
Slack : 1.294
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]'
Slack : 0.617
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 2.073
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 2.286
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.734
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK2_50'
Slack : 9.286
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'u_sys_pll|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 650.005
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 832.608
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : -227.875
TNS   : -8651.728

Type  : Fast 1100mV 100C Model Setup 'FPGA_CLK2_50'
Slack : -3.550
TNS   : -39.806

Type  : Fast 1100mV 100C Model Setup 'FPGA_CLK1_50'
Slack : 16.971
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'u_sys_pll|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 1300.199
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 1664.101
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'FPGA_CLK2_50'
Slack : 0.179
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 0.182
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.201
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'FPGA_CLK1_50'
Slack : 0.204
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'u_sys_pll|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.410
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'FPGA_CLK2_50'
Slack : 17.699
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'FPGA_CLK2_50'
Slack : 0.690
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]'
Slack : 0.617
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 2.073
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 2.641
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.724
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK2_50'
Slack : 9.106
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'u_sys_pll|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 650.505
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 832.968
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : -227.379
TNS   : -8632.922

Type  : Fast 1100mV -40C Model Setup 'FPGA_CLK2_50'
Slack : -2.718
TNS   : -30.925

Type  : Fast 1100mV -40C Model Setup 'FPGA_CLK1_50'
Slack : 17.226
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'u_sys_pll|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 1300.384
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 1664.475
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'FPGA_CLK2_50'
Slack : 0.110
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 0.169
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.178
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'FPGA_CLK1_50'
Slack : 0.186
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'u_sys_pll|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.389
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'FPGA_CLK2_50'
Slack : 18.100
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'FPGA_CLK2_50'
Slack : 0.587
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]'
Slack : 0.617
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 2.073
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 2.631
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.699
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK2_50'
Slack : 9.048
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'u_sys_pll|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 650.514
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 832.957
TNS   : 0.000

------------------------------------------------------------
