// Seed: 2172284973
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire [1 : -1] id_7;
  assign module_1.id_4 = 0;
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20;
  wire id_21;
endmodule
module module_1 (
    output tri0  id_0,
    output uwire id_1,
    input  wand  id_2,
    input  wor   id_3,
    input  uwire id_4,
    input  tri1  id_5,
    output tri0  id_6
);
  wire id_8 = id_5;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
