#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Dec  4 14:19:06 2020
# Process ID: 2152
# Current directory: c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex
# Command line: vivado.exe -notrace -source c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/.Xil/axi_fifo_mm_s_0/tmp_axi_fifo_mm_s_0.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_ex.tcl
# Log file: c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex/vivado.log
# Journal file: c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/axi_fifo_mm_s_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source c:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/.Xil/axi_fifo_mm_s_0/tmp_axi_fifo_mm_s_0.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_ex.tcl -notrace
update_compile_order -fileset sources_1
