
05_Encoder.elf:     file format elf32-tricore

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .bmhd_0       00000020  80000000  80000000  00000254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .bmhd_1       00000020  80020000  80020000  000038c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .startup      00000010  80000020  80000020  00000274  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .interface_const 00000000  80000040  80000040  00003b04  2**0
                  CONTENTS
  4 .traptab_tc0  00000100  80000100  80000100  000002a0  2**5
                  CONTENTS, ALLOC, LOAD, CODE
  5 .rodata       000002c8  80000200  80000200  000003a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .CPU2.zbss    00000000  50000000  50000000  00003b04  2**0
                  CONTENTS
  7 .CPU2.bss     00000000  50000000  50000000  00003b04  2**0
                  CONTENTS
  8 .CPU1.zbss    00000000  60000000  60000000  00003b04  2**0
                  CONTENTS
  9 .CPU1.bss     00000000  600010cc  600010cc  00003b04  2**0
                  CONTENTS
 10 .CPU0.zbss    00000000  70000000  70000000  00003b04  2**0
                  CONTENTS
 11 .CPU0.bss     00000000  70000000  70000000  00003b04  2**0
                  CONTENTS
 12 .zbss         00000000  60000000  801f6300  00000000  2**0
                  ALLOC
 13 .sbss         00000000  60000000  801f6300  00000000  2**0
                  ALLOC, SMALL_DATA
 14 .bss          000000c4  60000008  801f6304  00003b08  2**3
                  ALLOC
 15 .CPU2.zdata   00000000  50000000  50000000  00003b04  2**0
                  CONTENTS
 16 .CPU2.data    00000000  50000000  50000000  00003b04  2**0
                  CONTENTS
 17 .CPU1.zdata   00000000  60000000  60000000  00003b04  2**0
                  CONTENTS
 18 .CPU1.data    00000000  600010cc  600010cc  00003b04  2**0
                  CONTENTS
 19 .CPU0.zdata   00000000  70000000  70000000  00003b04  2**0
                  CONTENTS
 20 .CPU0.data    00000000  70000000  70000000  00003b04  2**0
                  CONTENTS
 21 .zdata        00000000  60000000  801f6304  00003b04  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 22 .sdata        00000000  60000000  801f6304  00003b04  2**0
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
 23 .data         00000004  60000000  801f6300  00003b00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 24 .lmu_zdata    00000000  90000000  90000000  00003b04  2**0
                  CONTENTS
 25 .lmu_sdata    00000000  90000000  90000000  00003b04  2**0
                  CONTENTS
 26 .lmu_data     00000000  90000000  90000000  00003b04  2**0
                  CONTENTS
 27 .CPU0.psram_text 00000000  70100000  70100000  00003b04  2**0
                  CONTENTS
 28 .CPU1.psram_text 00000000  60100000  60100000  00003b04  2**0
                  CONTENTS
 29 .CPU2.psram_text 00000000  50100000  50100000  00003b04  2**0
                  CONTENTS
 30 .text         00003224  800004c8  800004c8  00000668  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 31 .init         0000000c  800036ec  800036ec  0000388c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 32 .fini         00000008  800036f8  800036f8  00003898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 33 .eh_frame     00000000  80003700  80003700  00003b04  2**0
                  CONTENTS
 34 .gcc_except_table 00000000  80003700  80003700  00003b04  2**0
                  CONTENTS
 35 .ctors        00000010  80003700  80003700  000038a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 36 .dtors        00000010  80003710  80003710  000038b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 37 .traptab_tc2  00000100  801f6100  801f6100  00003900  2**5
                  CONTENTS, ALLOC, LOAD, CODE
 38 .traptab_tc1  00000100  801f6200  801f6200  00003a00  2**5
                  CONTENTS, ALLOC, LOAD, CODE
 39 .heap         00001000  600000cc  801f6304  00003b04  2**0
                  ALLOC
 40 .CPU2.ustack  00000800  5001ae00  5001ae00  00000254  2**0
                  ALLOC
 41 .CPU2.istack  00000400  5001b700  5001b700  00000254  2**0
                  ALLOC
 42 .CPU2.csa     00002000  5001bc00  5001bc00  00000254  2**0
                  ALLOC
 43 .CPU1.ustack  00000800  6001ae00  6001ae00  00000254  2**0
                  ALLOC
 44 .CPU1.istack  00000400  6001b700  6001b700  00000254  2**0
                  ALLOC
 45 .CPU1.csa     00002000  6001bc00  6001bc00  00000254  2**0
                  ALLOC
 46 .CPU0.ustack  00000800  70018e00  70018e00  00000254  2**0
                  ALLOC
 47 .CPU0.istack  00000400  70019700  70019700  00000254  2**0
                  ALLOC
 48 .CPU0.csa     00002000  70019c00  70019c00  00000254  2**0
                  ALLOC
 49 .inttab_tc0_000 00000000  801f4000  801f4000  00003b04  2**0
                  CONTENTS
 50 .inttab_tc0_001 00000000  801f4020  801f4020  00003b04  2**0
                  CONTENTS
 51 .inttab_tc0_002 00000000  801f4040  801f4040  00003b04  2**0
                  CONTENTS
 52 .inttab_tc0_003 00000000  801f4060  801f4060  00003b04  2**0
                  CONTENTS
 53 .inttab_tc0_004 00000000  801f4080  801f4080  00003b04  2**0
                  CONTENTS
 54 .inttab_tc0_005 00000000  801f40a0  801f40a0  00003b04  2**0
                  CONTENTS
 55 .inttab_tc0_006 00000000  801f40c0  801f40c0  00003b04  2**0
                  CONTENTS
 56 .inttab_tc0_007 00000000  801f40e0  801f40e0  00003b04  2**0
                  CONTENTS
 57 .inttab_tc0_008 00000000  801f4100  801f4100  00003b04  2**0
                  CONTENTS
 58 .inttab_tc0_009 00000000  801f4120  801f4120  00003b04  2**0
                  CONTENTS
 59 .inttab_tc0_00A 00000000  801f4140  801f4140  00003b04  2**0
                  CONTENTS
 60 .inttab_tc0_00B 00000000  801f4160  801f4160  00003b04  2**0
                  CONTENTS
 61 .inttab_tc0_00C 00000000  801f4180  801f4180  00003b04  2**0
                  CONTENTS
 62 .inttab_tc0_00D 00000000  801f41a0  801f41a0  00003b04  2**0
                  CONTENTS
 63 .inttab_tc0_00E 00000000  801f41c0  801f41c0  00003b04  2**0
                  CONTENTS
 64 .inttab_tc0_00F 00000000  801f41e0  801f41e0  00003b04  2**0
                  CONTENTS
 65 .inttab_tc0_010 00000000  801f4200  801f4200  00003b04  2**0
                  CONTENTS
 66 .inttab_tc0_011 00000000  801f4220  801f4220  00003b04  2**0
                  CONTENTS
 67 .inttab_tc0_012 00000000  801f4240  801f4240  00003b04  2**0
                  CONTENTS
 68 .inttab_tc0_013 00000000  801f4260  801f4260  00003b04  2**0
                  CONTENTS
 69 .inttab_tc0_014 00000000  801f4280  801f4280  00003b04  2**0
                  CONTENTS
 70 .inttab_tc0_015 00000000  801f42a0  801f42a0  00003b04  2**0
                  CONTENTS
 71 .inttab_tc0_016 00000000  801f42c0  801f42c0  00003b04  2**0
                  CONTENTS
 72 .inttab_tc0_017 00000000  801f42e0  801f42e0  00003b04  2**0
                  CONTENTS
 73 .inttab_tc0_018 00000000  801f4300  801f4300  00003b04  2**0
                  CONTENTS
 74 .inttab_tc0_019 00000000  801f4320  801f4320  00003b04  2**0
                  CONTENTS
 75 .inttab_tc0_01A 00000000  801f4340  801f4340  00003b04  2**0
                  CONTENTS
 76 .inttab_tc0_01B 00000000  801f4360  801f4360  00003b04  2**0
                  CONTENTS
 77 .inttab_tc0_01C 00000000  801f4380  801f4380  00003b04  2**0
                  CONTENTS
 78 .inttab_tc0_01D 00000000  801f43a0  801f43a0  00003b04  2**0
                  CONTENTS
 79 .inttab_tc0_01E 00000000  801f43c0  801f43c0  00003b04  2**0
                  CONTENTS
 80 .inttab_tc0_01F 00000000  801f43e0  801f43e0  00003b04  2**0
                  CONTENTS
 81 .inttab_tc0_020 00000000  801f4400  801f4400  00003b04  2**0
                  CONTENTS
 82 .inttab_tc0_021 00000000  801f4420  801f4420  00003b04  2**0
                  CONTENTS
 83 .inttab_tc0_022 00000000  801f4440  801f4440  00003b04  2**0
                  CONTENTS
 84 .inttab_tc0_023 00000000  801f4460  801f4460  00003b04  2**0
                  CONTENTS
 85 .inttab_tc0_024 00000000  801f4480  801f4480  00003b04  2**0
                  CONTENTS
 86 .inttab_tc0_025 00000000  801f44a0  801f44a0  00003b04  2**0
                  CONTENTS
 87 .inttab_tc0_026 00000000  801f44c0  801f44c0  00003b04  2**0
                  CONTENTS
 88 .inttab_tc0_027 00000000  801f44e0  801f44e0  00003b04  2**0
                  CONTENTS
 89 .inttab_tc0_028 00000000  801f4500  801f4500  00003b04  2**0
                  CONTENTS
 90 .inttab_tc0_029 00000000  801f4520  801f4520  00003b04  2**0
                  CONTENTS
 91 .inttab_tc0_02A 00000000  801f4540  801f4540  00003b04  2**0
                  CONTENTS
 92 .inttab_tc0_02B 00000000  801f4560  801f4560  00003b04  2**0
                  CONTENTS
 93 .inttab_tc0_02C 00000000  801f4580  801f4580  00003b04  2**0
                  CONTENTS
 94 .inttab_tc0_02D 00000000  801f45a0  801f45a0  00003b04  2**0
                  CONTENTS
 95 .inttab_tc0_02E 00000000  801f45c0  801f45c0  00003b04  2**0
                  CONTENTS
 96 .inttab_tc0_02F 00000000  801f45e0  801f45e0  00003b04  2**0
                  CONTENTS
 97 .inttab_tc0_030 00000000  801f4600  801f4600  00003b04  2**0
                  CONTENTS
 98 .inttab_tc0_031 00000000  801f4620  801f4620  00003b04  2**0
                  CONTENTS
 99 .inttab_tc0_032 00000000  801f4640  801f4640  00003b04  2**0
                  CONTENTS
100 .inttab_tc0_033 00000000  801f4660  801f4660  00003b04  2**0
                  CONTENTS
101 .inttab_tc0_034 00000000  801f4680  801f4680  00003b04  2**0
                  CONTENTS
102 .inttab_tc0_035 00000000  801f46a0  801f46a0  00003b04  2**0
                  CONTENTS
103 .inttab_tc0_036 00000000  801f46c0  801f46c0  00003b04  2**0
                  CONTENTS
104 .inttab_tc0_037 00000000  801f46e0  801f46e0  00003b04  2**0
                  CONTENTS
105 .inttab_tc0_038 00000000  801f4700  801f4700  00003b04  2**0
                  CONTENTS
106 .inttab_tc0_039 00000000  801f4720  801f4720  00003b04  2**0
                  CONTENTS
107 .inttab_tc0_03A 00000000  801f4740  801f4740  00003b04  2**0
                  CONTENTS
108 .inttab_tc0_03B 00000000  801f4760  801f4760  00003b04  2**0
                  CONTENTS
109 .inttab_tc0_03C 00000000  801f4780  801f4780  00003b04  2**0
                  CONTENTS
110 .inttab_tc0_03D 00000000  801f47a0  801f47a0  00003b04  2**0
                  CONTENTS
111 .inttab_tc0_03E 00000000  801f47c0  801f47c0  00003b04  2**0
                  CONTENTS
112 .inttab_tc0_03F 00000000  801f47e0  801f47e0  00003b04  2**0
                  CONTENTS
113 .inttab_tc0_040 00000000  801f4800  801f4800  00003b04  2**0
                  CONTENTS
114 .inttab_tc0_041 00000000  801f4820  801f4820  00003b04  2**0
                  CONTENTS
115 .inttab_tc0_042 00000000  801f4840  801f4840  00003b04  2**0
                  CONTENTS
116 .inttab_tc0_043 00000000  801f4860  801f4860  00003b04  2**0
                  CONTENTS
117 .inttab_tc0_044 00000000  801f4880  801f4880  00003b04  2**0
                  CONTENTS
118 .inttab_tc0_045 00000000  801f48a0  801f48a0  00003b04  2**0
                  CONTENTS
119 .inttab_tc0_046 00000000  801f48c0  801f48c0  00003b04  2**0
                  CONTENTS
120 .inttab_tc0_047 00000000  801f48e0  801f48e0  00003b04  2**0
                  CONTENTS
121 .inttab_tc0_048 00000000  801f4900  801f4900  00003b04  2**0
                  CONTENTS
122 .inttab_tc0_049 00000000  801f4920  801f4920  00003b04  2**0
                  CONTENTS
123 .inttab_tc0_04A 00000000  801f4940  801f4940  00003b04  2**0
                  CONTENTS
124 .inttab_tc0_04B 00000000  801f4960  801f4960  00003b04  2**0
                  CONTENTS
125 .inttab_tc0_04C 00000000  801f4980  801f4980  00003b04  2**0
                  CONTENTS
126 .inttab_tc0_04D 00000000  801f49a0  801f49a0  00003b04  2**0
                  CONTENTS
127 .inttab_tc0_04E 00000000  801f49c0  801f49c0  00003b04  2**0
                  CONTENTS
128 .inttab_tc0_04F 00000000  801f49e0  801f49e0  00003b04  2**0
                  CONTENTS
129 .inttab_tc0_050 00000000  801f4a00  801f4a00  00003b04  2**0
                  CONTENTS
130 .inttab_tc0_051 00000000  801f4a20  801f4a20  00003b04  2**0
                  CONTENTS
131 .inttab_tc0_052 00000000  801f4a40  801f4a40  00003b04  2**0
                  CONTENTS
132 .inttab_tc0_053 00000000  801f4a60  801f4a60  00003b04  2**0
                  CONTENTS
133 .inttab_tc0_054 00000000  801f4a80  801f4a80  00003b04  2**0
                  CONTENTS
134 .inttab_tc0_055 00000000  801f4aa0  801f4aa0  00003b04  2**0
                  CONTENTS
135 .inttab_tc0_056 00000000  801f4ac0  801f4ac0  00003b04  2**0
                  CONTENTS
136 .inttab_tc0_057 00000000  801f4ae0  801f4ae0  00003b04  2**0
                  CONTENTS
137 .inttab_tc0_058 00000000  801f4b00  801f4b00  00003b04  2**0
                  CONTENTS
138 .inttab_tc0_059 00000000  801f4b20  801f4b20  00003b04  2**0
                  CONTENTS
139 .inttab_tc0_05A 00000000  801f4b40  801f4b40  00003b04  2**0
                  CONTENTS
140 .inttab_tc0_05B 00000000  801f4b60  801f4b60  00003b04  2**0
                  CONTENTS
141 .inttab_tc0_05C 00000000  801f4b80  801f4b80  00003b04  2**0
                  CONTENTS
142 .inttab_tc0_05D 00000000  801f4ba0  801f4ba0  00003b04  2**0
                  CONTENTS
143 .inttab_tc0_05E 00000000  801f4bc0  801f4bc0  00003b04  2**0
                  CONTENTS
144 .inttab_tc0_05F 00000000  801f4be0  801f4be0  00003b04  2**0
                  CONTENTS
145 .inttab_tc0_060 00000000  801f4c00  801f4c00  00003b04  2**0
                  CONTENTS
146 .inttab_tc0_061 00000000  801f4c20  801f4c20  00003b04  2**0
                  CONTENTS
147 .inttab_tc0_062 00000000  801f4c40  801f4c40  00003b04  2**0
                  CONTENTS
148 .inttab_tc0_063 00000000  801f4c60  801f4c60  00003b04  2**0
                  CONTENTS
149 .inttab_tc0_064 0000000e  801f4c80  801f4c80  000038e0  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
150 .inttab_tc0_065 00000000  801f4ca0  801f4ca0  00003b04  2**0
                  CONTENTS
151 .inttab_tc0_066 00000000  801f4cc0  801f4cc0  00003b04  2**0
                  CONTENTS
152 .inttab_tc0_067 00000000  801f4ce0  801f4ce0  00003b04  2**0
                  CONTENTS
153 .inttab_tc0_068 00000000  801f4d00  801f4d00  00003b04  2**0
                  CONTENTS
154 .inttab_tc0_069 00000000  801f4d20  801f4d20  00003b04  2**0
                  CONTENTS
155 .inttab_tc0_06A 00000000  801f4d40  801f4d40  00003b04  2**0
                  CONTENTS
156 .inttab_tc0_06B 00000000  801f4d60  801f4d60  00003b04  2**0
                  CONTENTS
157 .inttab_tc0_06C 00000000  801f4d80  801f4d80  00003b04  2**0
                  CONTENTS
158 .inttab_tc0_06D 00000000  801f4da0  801f4da0  00003b04  2**0
                  CONTENTS
159 .inttab_tc0_06E 00000000  801f4dc0  801f4dc0  00003b04  2**0
                  CONTENTS
160 .inttab_tc0_06F 00000000  801f4de0  801f4de0  00003b04  2**0
                  CONTENTS
161 .inttab_tc0_070 00000000  801f4e00  801f4e00  00003b04  2**0
                  CONTENTS
162 .inttab_tc0_071 00000000  801f4e20  801f4e20  00003b04  2**0
                  CONTENTS
163 .inttab_tc0_072 00000000  801f4e40  801f4e40  00003b04  2**0
                  CONTENTS
164 .inttab_tc0_073 00000000  801f4e60  801f4e60  00003b04  2**0
                  CONTENTS
165 .inttab_tc0_074 00000000  801f4e80  801f4e80  00003b04  2**0
                  CONTENTS
166 .inttab_tc0_075 00000000  801f4ea0  801f4ea0  00003b04  2**0
                  CONTENTS
167 .inttab_tc0_076 00000000  801f4ec0  801f4ec0  00003b04  2**0
                  CONTENTS
168 .inttab_tc0_077 00000000  801f4ee0  801f4ee0  00003b04  2**0
                  CONTENTS
169 .inttab_tc0_078 00000000  801f4f00  801f4f00  00003b04  2**0
                  CONTENTS
170 .inttab_tc0_079 00000000  801f4f20  801f4f20  00003b04  2**0
                  CONTENTS
171 .inttab_tc0_07A 00000000  801f4f40  801f4f40  00003b04  2**0
                  CONTENTS
172 .inttab_tc0_07B 00000000  801f4f60  801f4f60  00003b04  2**0
                  CONTENTS
173 .inttab_tc0_07C 00000000  801f4f80  801f4f80  00003b04  2**0
                  CONTENTS
174 .inttab_tc0_07D 00000000  801f4fa0  801f4fa0  00003b04  2**0
                  CONTENTS
175 .inttab_tc0_07E 00000000  801f4fc0  801f4fc0  00003b04  2**0
                  CONTENTS
176 .inttab_tc0_07F 00000000  801f4fe0  801f4fe0  00003b04  2**0
                  CONTENTS
177 .inttab_tc0_080 00000000  801f5000  801f5000  00003b04  2**0
                  CONTENTS
178 .inttab_tc0_081 00000000  801f5020  801f5020  00003b04  2**0
                  CONTENTS
179 .inttab_tc0_082 00000000  801f5040  801f5040  00003b04  2**0
                  CONTENTS
180 .inttab_tc0_083 00000000  801f5060  801f5060  00003b04  2**0
                  CONTENTS
181 .inttab_tc0_084 00000000  801f5080  801f5080  00003b04  2**0
                  CONTENTS
182 .inttab_tc0_085 00000000  801f50a0  801f50a0  00003b04  2**0
                  CONTENTS
183 .inttab_tc0_086 00000000  801f50c0  801f50c0  00003b04  2**0
                  CONTENTS
184 .inttab_tc0_087 00000000  801f50e0  801f50e0  00003b04  2**0
                  CONTENTS
185 .inttab_tc0_088 00000000  801f5100  801f5100  00003b04  2**0
                  CONTENTS
186 .inttab_tc0_089 00000000  801f5120  801f5120  00003b04  2**0
                  CONTENTS
187 .inttab_tc0_08A 00000000  801f5140  801f5140  00003b04  2**0
                  CONTENTS
188 .inttab_tc0_08B 00000000  801f5160  801f5160  00003b04  2**0
                  CONTENTS
189 .inttab_tc0_08C 00000000  801f5180  801f5180  00003b04  2**0
                  CONTENTS
190 .inttab_tc0_08D 00000000  801f51a0  801f51a0  00003b04  2**0
                  CONTENTS
191 .inttab_tc0_08E 00000000  801f51c0  801f51c0  00003b04  2**0
                  CONTENTS
192 .inttab_tc0_08F 00000000  801f51e0  801f51e0  00003b04  2**0
                  CONTENTS
193 .inttab_tc0_090 00000000  801f5200  801f5200  00003b04  2**0
                  CONTENTS
194 .inttab_tc0_091 00000000  801f5220  801f5220  00003b04  2**0
                  CONTENTS
195 .inttab_tc0_092 00000000  801f5240  801f5240  00003b04  2**0
                  CONTENTS
196 .inttab_tc0_093 00000000  801f5260  801f5260  00003b04  2**0
                  CONTENTS
197 .inttab_tc0_094 00000000  801f5280  801f5280  00003b04  2**0
                  CONTENTS
198 .inttab_tc0_095 00000000  801f52a0  801f52a0  00003b04  2**0
                  CONTENTS
199 .inttab_tc0_096 00000000  801f52c0  801f52c0  00003b04  2**0
                  CONTENTS
200 .inttab_tc0_097 00000000  801f52e0  801f52e0  00003b04  2**0
                  CONTENTS
201 .inttab_tc0_098 00000000  801f5300  801f5300  00003b04  2**0
                  CONTENTS
202 .inttab_tc0_099 00000000  801f5320  801f5320  00003b04  2**0
                  CONTENTS
203 .inttab_tc0_09A 00000000  801f5340  801f5340  00003b04  2**0
                  CONTENTS
204 .inttab_tc0_09B 00000000  801f5360  801f5360  00003b04  2**0
                  CONTENTS
205 .inttab_tc0_09C 00000000  801f5380  801f5380  00003b04  2**0
                  CONTENTS
206 .inttab_tc0_09D 00000000  801f53a0  801f53a0  00003b04  2**0
                  CONTENTS
207 .inttab_tc0_09E 00000000  801f53c0  801f53c0  00003b04  2**0
                  CONTENTS
208 .inttab_tc0_09F 00000000  801f53e0  801f53e0  00003b04  2**0
                  CONTENTS
209 .inttab_tc0_0A0 00000000  801f5400  801f5400  00003b04  2**0
                  CONTENTS
210 .inttab_tc0_0A1 00000000  801f5420  801f5420  00003b04  2**0
                  CONTENTS
211 .inttab_tc0_0A2 00000000  801f5440  801f5440  00003b04  2**0
                  CONTENTS
212 .inttab_tc0_0A3 00000000  801f5460  801f5460  00003b04  2**0
                  CONTENTS
213 .inttab_tc0_0A4 00000000  801f5480  801f5480  00003b04  2**0
                  CONTENTS
214 .inttab_tc0_0A5 00000000  801f54a0  801f54a0  00003b04  2**0
                  CONTENTS
215 .inttab_tc0_0A6 00000000  801f54c0  801f54c0  00003b04  2**0
                  CONTENTS
216 .inttab_tc0_0A7 00000000  801f54e0  801f54e0  00003b04  2**0
                  CONTENTS
217 .inttab_tc0_0A8 00000000  801f5500  801f5500  00003b04  2**0
                  CONTENTS
218 .inttab_tc0_0A9 00000000  801f5520  801f5520  00003b04  2**0
                  CONTENTS
219 .inttab_tc0_0AA 00000000  801f5540  801f5540  00003b04  2**0
                  CONTENTS
220 .inttab_tc0_0AB 00000000  801f5560  801f5560  00003b04  2**0
                  CONTENTS
221 .inttab_tc0_0AC 00000000  801f5580  801f5580  00003b04  2**0
                  CONTENTS
222 .inttab_tc0_0AD 00000000  801f55a0  801f55a0  00003b04  2**0
                  CONTENTS
223 .inttab_tc0_0AE 00000000  801f55c0  801f55c0  00003b04  2**0
                  CONTENTS
224 .inttab_tc0_0AF 00000000  801f55e0  801f55e0  00003b04  2**0
                  CONTENTS
225 .inttab_tc0_0B0 00000000  801f5600  801f5600  00003b04  2**0
                  CONTENTS
226 .inttab_tc0_0B1 00000000  801f5620  801f5620  00003b04  2**0
                  CONTENTS
227 .inttab_tc0_0B2 00000000  801f5640  801f5640  00003b04  2**0
                  CONTENTS
228 .inttab_tc0_0B3 00000000  801f5660  801f5660  00003b04  2**0
                  CONTENTS
229 .inttab_tc0_0B4 00000000  801f5680  801f5680  00003b04  2**0
                  CONTENTS
230 .inttab_tc0_0B5 00000000  801f56a0  801f56a0  00003b04  2**0
                  CONTENTS
231 .inttab_tc0_0B6 00000000  801f56c0  801f56c0  00003b04  2**0
                  CONTENTS
232 .inttab_tc0_0B7 00000000  801f56e0  801f56e0  00003b04  2**0
                  CONTENTS
233 .inttab_tc0_0B8 00000000  801f5700  801f5700  00003b04  2**0
                  CONTENTS
234 .inttab_tc0_0B9 00000000  801f5720  801f5720  00003b04  2**0
                  CONTENTS
235 .inttab_tc0_0BA 00000000  801f5740  801f5740  00003b04  2**0
                  CONTENTS
236 .inttab_tc0_0BB 00000000  801f5760  801f5760  00003b04  2**0
                  CONTENTS
237 .inttab_tc0_0BC 00000000  801f5780  801f5780  00003b04  2**0
                  CONTENTS
238 .inttab_tc0_0BD 00000000  801f57a0  801f57a0  00003b04  2**0
                  CONTENTS
239 .inttab_tc0_0BE 00000000  801f57c0  801f57c0  00003b04  2**0
                  CONTENTS
240 .inttab_tc0_0BF 00000000  801f57e0  801f57e0  00003b04  2**0
                  CONTENTS
241 .inttab_tc0_0C0 00000000  801f5800  801f5800  00003b04  2**0
                  CONTENTS
242 .inttab_tc0_0C1 00000000  801f5820  801f5820  00003b04  2**0
                  CONTENTS
243 .inttab_tc0_0C2 00000000  801f5840  801f5840  00003b04  2**0
                  CONTENTS
244 .inttab_tc0_0C3 00000000  801f5860  801f5860  00003b04  2**0
                  CONTENTS
245 .inttab_tc0_0C4 00000000  801f5880  801f5880  00003b04  2**0
                  CONTENTS
246 .inttab_tc0_0C5 00000000  801f58a0  801f58a0  00003b04  2**0
                  CONTENTS
247 .inttab_tc0_0C6 00000000  801f58c0  801f58c0  00003b04  2**0
                  CONTENTS
248 .inttab_tc0_0C7 00000000  801f58e0  801f58e0  00003b04  2**0
                  CONTENTS
249 .inttab_tc0_0C8 00000000  801f5900  801f5900  00003b04  2**0
                  CONTENTS
250 .inttab_tc0_0C9 00000000  801f5920  801f5920  00003b04  2**0
                  CONTENTS
251 .inttab_tc0_0CA 00000000  801f5940  801f5940  00003b04  2**0
                  CONTENTS
252 .inttab_tc0_0CB 00000000  801f5960  801f5960  00003b04  2**0
                  CONTENTS
253 .inttab_tc0_0CC 00000000  801f5980  801f5980  00003b04  2**0
                  CONTENTS
254 .inttab_tc0_0CD 00000000  801f59a0  801f59a0  00003b04  2**0
                  CONTENTS
255 .inttab_tc0_0CE 00000000  801f59c0  801f59c0  00003b04  2**0
                  CONTENTS
256 .inttab_tc0_0CF 00000000  801f59e0  801f59e0  00003b04  2**0
                  CONTENTS
257 .inttab_tc0_0D0 00000000  801f5a00  801f5a00  00003b04  2**0
                  CONTENTS
258 .inttab_tc0_0D1 00000000  801f5a20  801f5a20  00003b04  2**0
                  CONTENTS
259 .inttab_tc0_0D2 00000000  801f5a40  801f5a40  00003b04  2**0
                  CONTENTS
260 .inttab_tc0_0D3 00000000  801f5a60  801f5a60  00003b04  2**0
                  CONTENTS
261 .inttab_tc0_0D4 00000000  801f5a80  801f5a80  00003b04  2**0
                  CONTENTS
262 .inttab_tc0_0D5 00000000  801f5aa0  801f5aa0  00003b04  2**0
                  CONTENTS
263 .inttab_tc0_0D6 00000000  801f5ac0  801f5ac0  00003b04  2**0
                  CONTENTS
264 .inttab_tc0_0D7 00000000  801f5ae0  801f5ae0  00003b04  2**0
                  CONTENTS
265 .inttab_tc0_0D8 00000000  801f5b00  801f5b00  00003b04  2**0
                  CONTENTS
266 .inttab_tc0_0D9 00000000  801f5b20  801f5b20  00003b04  2**0
                  CONTENTS
267 .inttab_tc0_0DA 00000000  801f5b40  801f5b40  00003b04  2**0
                  CONTENTS
268 .inttab_tc0_0DB 00000000  801f5b60  801f5b60  00003b04  2**0
                  CONTENTS
269 .inttab_tc0_0DC 00000000  801f5b80  801f5b80  00003b04  2**0
                  CONTENTS
270 .inttab_tc0_0DD 00000000  801f5ba0  801f5ba0  00003b04  2**0
                  CONTENTS
271 .inttab_tc0_0DE 00000000  801f5bc0  801f5bc0  00003b04  2**0
                  CONTENTS
272 .inttab_tc0_0DF 00000000  801f5be0  801f5be0  00003b04  2**0
                  CONTENTS
273 .inttab_tc0_0E0 00000000  801f5c00  801f5c00  00003b04  2**0
                  CONTENTS
274 .inttab_tc0_0E1 00000000  801f5c20  801f5c20  00003b04  2**0
                  CONTENTS
275 .inttab_tc0_0E2 00000000  801f5c40  801f5c40  00003b04  2**0
                  CONTENTS
276 .inttab_tc0_0E3 00000000  801f5c60  801f5c60  00003b04  2**0
                  CONTENTS
277 .inttab_tc0_0E4 00000000  801f5c80  801f5c80  00003b04  2**0
                  CONTENTS
278 .inttab_tc0_0E5 00000000  801f5ca0  801f5ca0  00003b04  2**0
                  CONTENTS
279 .inttab_tc0_0E6 00000000  801f5cc0  801f5cc0  00003b04  2**0
                  CONTENTS
280 .inttab_tc0_0E7 00000000  801f5ce0  801f5ce0  00003b04  2**0
                  CONTENTS
281 .inttab_tc0_0E8 00000000  801f5d00  801f5d00  00003b04  2**0
                  CONTENTS
282 .inttab_tc0_0E9 00000000  801f5d20  801f5d20  00003b04  2**0
                  CONTENTS
283 .inttab_tc0_0EA 00000000  801f5d40  801f5d40  00003b04  2**0
                  CONTENTS
284 .inttab_tc0_0EB 00000000  801f5d60  801f5d60  00003b04  2**0
                  CONTENTS
285 .inttab_tc0_0EC 00000000  801f5d80  801f5d80  00003b04  2**0
                  CONTENTS
286 .inttab_tc0_0ED 00000000  801f5da0  801f5da0  00003b04  2**0
                  CONTENTS
287 .inttab_tc0_0EE 00000000  801f5dc0  801f5dc0  00003b04  2**0
                  CONTENTS
288 .inttab_tc0_0EF 00000000  801f5de0  801f5de0  00003b04  2**0
                  CONTENTS
289 .inttab_tc0_0F0 00000000  801f5e00  801f5e00  00003b04  2**0
                  CONTENTS
290 .inttab_tc0_0F1 00000000  801f5e20  801f5e20  00003b04  2**0
                  CONTENTS
291 .inttab_tc0_0F2 00000000  801f5e40  801f5e40  00003b04  2**0
                  CONTENTS
292 .inttab_tc0_0F3 00000000  801f5e60  801f5e60  00003b04  2**0
                  CONTENTS
293 .inttab_tc0_0F4 00000000  801f5e80  801f5e80  00003b04  2**0
                  CONTENTS
294 .inttab_tc0_0F5 00000000  801f5ea0  801f5ea0  00003b04  2**0
                  CONTENTS
295 .inttab_tc0_0F6 00000000  801f5ec0  801f5ec0  00003b04  2**0
                  CONTENTS
296 .inttab_tc0_0F7 00000000  801f5ee0  801f5ee0  00003b04  2**0
                  CONTENTS
297 .inttab_tc0_0F8 00000000  801f5f00  801f5f00  00003b04  2**0
                  CONTENTS
298 .inttab_tc0_0F9 00000000  801f5f20  801f5f20  00003b04  2**0
                  CONTENTS
299 .inttab_tc0_0FA 00000000  801f5f40  801f5f40  00003b04  2**0
                  CONTENTS
300 .inttab_tc0_0FB 00000000  801f5f60  801f5f60  00003b04  2**0
                  CONTENTS
301 .inttab_tc0_0FC 00000000  801f5f80  801f5f80  00003b04  2**0
                  CONTENTS
302 .inttab_tc0_0FD 00000000  801f5fa0  801f5fa0  00003b04  2**0
                  CONTENTS
303 .inttab_tc0_0FE 00000000  801f5fc0  801f5fc0  00003b04  2**0
                  CONTENTS
304 .inttab_tc0_0FF 00000000  801f5fe0  801f5fe0  00003b04  2**0
                  CONTENTS
305 .comment      0000001b  00000000  00000000  00003b04  2**0
                  CONTENTS, READONLY
306 .debug_aranges 000008b8  00000000  00000000  00003b20  2**3
                  CONTENTS, READONLY, DEBUGGING
307 .debug_info   000789a3  00000000  00000000  000043d8  2**0
                  CONTENTS, READONLY, DEBUGGING
308 .debug_abbrev 00004e67  00000000  00000000  0007cd7b  2**0
                  CONTENTS, READONLY, DEBUGGING
309 .debug_line   0001243b  00000000  00000000  00081be2  2**0
                  CONTENTS, READONLY, DEBUGGING
310 .debug_frame  000011b8  00000000  00000000  00094020  2**2
                  CONTENTS, READONLY, DEBUGGING
311 .debug_str    000018de  00000000  00000000  000951d8  2**0
                  CONTENTS, READONLY, DEBUGGING
312 .debug_loc    00006785  00000000  00000000  00096ab6  2**0
                  CONTENTS, READONLY, DEBUGGING
313 .debug_ranges 00000c58  00000000  00000000  0009d240  2**3
                  CONTENTS, READONLY, DEBUGGING
314 .debug_macro  0006af09  00000000  00000000  0009de98  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .startup:

80000020 <_START>:
#elif defined(__DCC__)
#pragma section CODE ".start" X
#endif

void _START(void)
{
80000020:	40 ae       	mov.aa %a14,%sp
    __non_return_call(_Core0_start);
80000022:	91 00 00 28 	movh.a %a2,32768
80000026:	d9 22 20 b2 	lea %a2,[%a2]8928 <800022e0 <_Core0_start>>
8000002a:	dc 02       	ji %a2
}
8000002c:	00 90       	ret 

8000002e <_START_end>:
8000002e:	08 00       	ld.bu %d0,[%a15]0

Disassembly of section .traptab_tc0:

80000100 <IfxCpu_Trap_vectorTable0>:
#pragma ghs section
#pragma ghs section text=".traptab_cpu0"
#endif
void IfxCpu_Trap_vectorTable0(void)
{
    IfxCpu_Tsr_CallTSR(IfxCpu_Trap_memoryManagementError);
80000100:	0d 00 00 02 	svlcx 
80000104:	02 f4       	mov %d4,%d15
80000106:	91 00 00 28 	movh.a %a2,32768
8000010a:	d9 22 e2 a1 	lea %a2,[%a2]7842 <80001ea2 <IfxCpu_Trap_memoryManagementError>>
8000010e:	dc 02       	ji %a2
80000110:	00 80       	rfe 
	...
8000011e:	00 00       	nop 
    IfxCpu_Tsr_CallTSR(IfxCpu_Trap_internalProtectionError);
80000120:	0d 00 00 02 	svlcx 
80000124:	02 f4       	mov %d4,%d15
80000126:	91 00 00 28 	movh.a %a2,32768
8000012a:	d9 22 d0 b1 	lea %a2,[%a2]7888 <80001ed0 <IfxCpu_Trap_internalProtectionError>>
8000012e:	dc 02       	ji %a2
80000130:	00 80       	rfe 
	...
8000013e:	00 00       	nop 
    IfxCpu_Tsr_CallTSR(IfxCpu_Trap_instructionError);
80000140:	0d 00 00 02 	svlcx 
80000144:	02 f4       	mov %d4,%d15
80000146:	91 00 00 28 	movh.a %a2,32768
8000014a:	d9 22 fe b1 	lea %a2,[%a2]7934 <80001efe <IfxCpu_Trap_instructionError>>
8000014e:	dc 02       	ji %a2
80000150:	00 80       	rfe 
	...
8000015e:	00 00       	nop 
    IfxCpu_Tsr_CallCSATSR(IfxCpu_Trap_contextManagementError);
80000160:	02 f4       	mov %d4,%d15
80000162:	91 00 00 28 	movh.a %a2,32768
80000166:	d9 22 ec c1 	lea %a2,[%a2]7980 <80001f2c <IfxCpu_Trap_contextManagementError>>
8000016a:	dc 02       	ji %a2
8000016c:	00 80       	rfe 
	...
8000017e:	00 00       	nop 
    IfxCpu_Tsr_CallTSR(IfxCpu_Trap_busError);
80000180:	0d 00 00 02 	svlcx 
80000184:	02 f4       	mov %d4,%d15
80000186:	91 00 00 28 	movh.a %a2,32768
8000018a:	d9 22 da d1 	lea %a2,[%a2]8026 <80001f5a <IfxCpu_Trap_busError>>
8000018e:	dc 02       	ji %a2
80000190:	00 80       	rfe 
	...
8000019e:	00 00       	nop 
    IfxCpu_Tsr_CallTSR(IfxCpu_Trap_assertion);
800001a0:	0d 00 00 02 	svlcx 
800001a4:	02 f4       	mov %d4,%d15
800001a6:	91 00 00 28 	movh.a %a2,32768
800001aa:	d9 22 c8 e1 	lea %a2,[%a2]8072 <80001f88 <IfxCpu_Trap_assertion>>
800001ae:	dc 02       	ji %a2
800001b0:	00 80       	rfe 
	...
800001be:	00 00       	nop 
    IfxCpu_Tsr_CallTSR(IfxCpu_Trap_systemCall_Cpu0);
800001c0:	0d 00 00 02 	svlcx 
800001c4:	02 f4       	mov %d4,%d15
800001c6:	91 00 00 28 	movh.a %a2,32768
800001ca:	d9 22 fc e1 	lea %a2,[%a2]8124 <80001fbc <IfxCpu_Trap_systemCall_Cpu0>>
800001ce:	dc 02       	ji %a2
800001d0:	00 80       	rfe 
	...
800001de:	00 00       	nop 
    IfxCpu_Tsr_CallTSR(IfxCpu_Trap_nonMaskableInterrupt);
800001e0:	0d 00 00 02 	svlcx 
800001e4:	02 f4       	mov %d4,%d15
800001e6:	91 00 00 28 	movh.a %a2,32768
800001ea:	d9 22 00 12 	lea %a2,[%a2]8256 <80002040 <IfxCpu_Trap_nonMaskableInterrupt>>
800001ee:	dc 02       	ji %a2
800001f0:	00 80       	rfe 
}
800001f2:	00 90       	ret 

800001f4 <IfxCpu_Trap_vectorTable0_end>:
	...

Disassembly of section .text:

800004c8 <deregister_tm_clones>:
800004c8:	7b 00 00 26 	movh %d2,24576
800004cc:	1b 42 00 20 	addi %d2,%d2,4
800004d0:	91 00 00 46 	movh.a %a4,24576
800004d4:	60 22       	mov.a %a2,%d2
800004d6:	d9 44 04 00 	lea %a4,[%a4]4 <60000004 <__TMC_END__>>
800004da:	7d 42 0a 00 	jeq.a %a2,%a4,800004ee <deregister_tm_clones+0x26>
800004de:	91 00 00 20 	movh.a %a2,0
800004e2:	d9 22 00 00 	lea %a2,[%a2]0 <0 <__TRICORE_DERIVATE_MEMORY_MAP__-0x270>>
800004e6:	bd 02 04 00 	jz.a %a2,800004ee <deregister_tm_clones+0x26>
800004ea:	2d 02 00 00 	calli %a2
800004ee:	00 90       	ret 

800004f0 <register_tm_clones>:
800004f0:	7b 00 00 26 	movh %d2,24576
800004f4:	1b 42 00 20 	addi %d2,%d2,4
800004f8:	91 00 00 46 	movh.a %a4,24576
800004fc:	60 22       	mov.a %a2,%d2
800004fe:	d9 44 04 00 	lea %a4,[%a4]4 <60000004 <__TMC_END__>>
80000502:	01 42 20 20 	sub.a %a2,%a2,%a4
80000506:	80 22       	mov.d %d2,%a2
80000508:	8f e2 3f 30 	sha %d3,%d2,-2
8000050c:	8f 12 1e 20 	sh %d2,%d2,-31
80000510:	42 32       	add %d2,%d3
80000512:	8f f2 3f 40 	sha %d4,%d2,-1
80000516:	df 04 0a 00 	jeq %d4,0,8000052a <register_tm_clones+0x3a>
8000051a:	91 00 00 20 	movh.a %a2,0
8000051e:	d9 22 00 00 	lea %a2,[%a2]0 <0 <__TRICORE_DERIVATE_MEMORY_MAP__-0x270>>
80000522:	bd 02 04 00 	jz.a %a2,8000052a <register_tm_clones+0x3a>
80000526:	2d 02 00 00 	calli %a2
8000052a:	00 90       	ret 

8000052c <__do_global_dtors_aux>:
8000052c:	91 00 00 e6 	movh.a %a14,24576
80000530:	39 e2 08 00 	ld.bu %d2,[%a14]8 <60000008 <completed.1>>
80000534:	df 02 2d 80 	jne %d2,0,8000058e <__do_global_dtors_aux+0x62>
80000538:	91 00 00 38 	movh.a %a3,32768
8000053c:	91 00 00 28 	movh.a %a2,32768
80000540:	d9 33 60 c3 	lea %a3,[%a3]14112 <80003720 <__DTOR_END__>>
80000544:	d9 22 54 c3 	lea %a2,[%a2]14100 <80003714 <__DTOR_LIST__>>
80000548:	01 23 20 20 	sub.a %a2,%a3,%a2
8000054c:	80 22       	mov.d %d2,%a2
8000054e:	86 e2       	sha %d2,-2
80000550:	1b f2 ff 8f 	addi %d8,%d2,-1
80000554:	91 00 00 c6 	movh.a %a12,24576
80000558:	7b 00 00 28 	movh %d2,32768
8000055c:	1b 42 71 23 	addi %d2,%d2,14100
80000560:	60 2d       	mov.a %a13,%d2
80000562:	19 c2 0c 00 	ld.w %d2,[%a12]12 <6000000c <dtor_idx.0>>
80000566:	7f 82 0f 80 	jge.u %d2,%d8,80000584 <__do_global_dtors_aux+0x58>
8000056a:	d9 cc 0c 00 	lea %a12,[%a12]12 <6000000c <dtor_idx.0>>
8000056e:	c2 12       	add %d2,1
80000570:	74 c2       	st.w [%a12],%d2
80000572:	06 22       	sh %d2,2
80000574:	01 d2 00 26 	addsc.a %a2,%a13,%d2,0
80000578:	d4 22       	ld.a %a2,[%a2]
8000057a:	2d 02 00 00 	calli %a2
8000057e:	54 c2       	ld.w %d2,[%a12]
80000580:	3f 82 f7 ff 	jlt.u %d2,%d8,8000056e <__do_global_dtors_aux+0x42>
80000584:	6d ff a2 ff 	call 800004c8 <deregister_tm_clones>
80000588:	82 12       	mov %d2,1
8000058a:	e9 e2 08 00 	st.b [%a14]8 <60000008 <completed.1>>,%d2
8000058e:	00 90       	ret 

80000590 <frame_dummy>:
80000590:	6d ff b0 ff 	call 800004f0 <register_tm_clones>
80000594:	00 90       	ret 

80000596 <Task1ms>:
    }
}


void Task1ms(void)
{
80000596:	40 ae       	mov.aa %a14,%sp
    cnt1ms++;
80000598:	91 00 00 26 	movh.a %a2,24576
8000059c:	d9 23 2c 20 	lea %a3,[%a2]172 <600000ac <cnt1ms>>
800005a0:	54 32       	ld.w %d2,[%a3]
800005a2:	c2 12       	add %d2,1
800005a4:	59 22 2c 20 	st.w [%a2]172 <600000ac <cnt1ms>>,%d2
}
800005a8:	00 90       	ret 

800005aa <Task10ms>:
void Task10ms(void)
{
800005aa:	40 ae       	mov.aa %a14,%sp
    cnt10ms++;
800005ac:	91 00 00 26 	movh.a %a2,24576
800005b0:	d9 23 28 20 	lea %a3,[%a2]168 <600000a8 <cnt10ms>>
800005b4:	54 32       	ld.w %d2,[%a3]
800005b6:	c2 12       	add %d2,1
800005b8:	59 22 28 20 	st.w [%a2]168 <600000a8 <cnt10ms>>,%d2
}
800005bc:	00 90       	ret 

800005be <Task100ms>:
void Task100ms(void)
{
800005be:	40 ae       	mov.aa %a14,%sp
    cnt100ms++;
800005c0:	91 00 00 26 	movh.a %a2,24576
800005c4:	d9 23 24 20 	lea %a3,[%a2]164 <600000a4 <cnt100ms>>
800005c8:	54 32       	ld.w %d2,[%a3]
800005ca:	c2 12       	add %d2,1
800005cc:	59 22 24 20 	st.w [%a2]164 <600000a4 <cnt100ms>>,%d2
}
800005d0:	00 90       	ret 

800005d2 <AppScheduling>:
{
800005d2:	40 ae       	mov.aa %a14,%sp
    if (Scheduler1msFlag == 1)
800005d4:	91 00 00 26 	movh.a %a2,24576
800005d8:	19 22 18 00 	ld.w %d2,[%a2]24 <60000018 <Scheduler1msFlag>>
800005dc:	df 12 03 00 	jeq %d2,1,800005e2 <AppScheduling+0x10>
}
800005e0:	00 90       	ret 
        Scheduler1msFlag = 0;
800005e2:	82 02       	mov %d2,0
800005e4:	59 22 18 00 	st.w [%a2]24,%d2
        Task1ms();
800005e8:	6d ff d7 ff 	call 80000596 <Task1ms>
        if (Scheduler10msFlag == 1)
800005ec:	91 00 00 26 	movh.a %a2,24576
800005f0:	19 22 14 00 	ld.w %d2,[%a2]20 <60000014 <Scheduler10msFlag>>
800005f4:	df 12 0f 00 	jeq %d2,1,80000612 <AppScheduling+0x40>
        if (Scheduler100msFlag == 1)
800005f8:	91 00 00 26 	movh.a %a2,24576
800005fc:	19 22 10 00 	ld.w %d2,[%a2]16 <60000010 <Scheduler100msFlag>>
80000600:	df 12 f0 ff 	jne %d2,1,800005e0 <AppScheduling+0xe>
            Scheduler100msFlag = 0;
80000604:	82 02       	mov %d2,0
80000606:	59 22 10 00 	st.w [%a2]16 <60000010 <Scheduler100msFlag>>,%d2
            Task100ms();
8000060a:	6d ff da ff 	call 800005be <Task100ms>
}
8000060e:	1d ff e9 ff 	j 800005e0 <AppScheduling+0xe>
            Scheduler10msFlag = 0;
80000612:	82 02       	mov %d2,0
80000614:	59 22 14 00 	st.w [%a2]20,%d2
            Task10ms();
80000618:	6d ff c9 ff 	call 800005aa <Task10ms>
8000061c:	1d ff ee ff 	j 800005f8 <AppScheduling+0x26>

80000620 <init_STM>:
uint32 Scheduler1msFlag = 0;
uint32 Scheduler10msFlag = 0;
uint32 Scheduler100msFlag = 0;

void init_STM(void)
{
80000620:	40 ae       	mov.aa %a14,%sp
/******************************************************************************/

IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
{
    Ifx_CPU_ICR reg;
    reg.U = __mfcr(CPU_ICR);
80000622:	4d c0 e2 8f 	mfcr %d8,$icr
    return reg.B.IE != 0;
80000626:	37 08 e1 87 	extr.u %d8,%d8,15,1

IFX_INLINE boolean IfxCpu_disableInterrupts(void)
{
    boolean enabled;
    enabled = IfxCpu_areInterruptsEnabled();
    __disable();
8000062a:	0d 00 40 03 	disable 

/** Insert NOP instruction
 */
IFX_INLINE void Ifx__nop(void)
{
    __asm__ volatile ("nop" : : : "memory");
8000062e:	00 00       	nop 
    boolean ISR_State = IfxCpu_disableInterrupts();     // 진행 중인 인터럽트를 반환 및 인터럽트 중지

    IfxStm_enableOcdsSuspend(STM0);                     //OCDS: on chip debugging system [디버깅 시,cpu 중단하면 타이머도 같이 중단되도록 설정(시스템 상태분석 용이)]
80000630:	c5 f4 00 00 	lea %a4,f0000000 <_SMALL_DATA4_+0x5fff8000>
80000634:	6d 00 5f 06 	call 800012f2 <IfxStm_enableOcdsSuspend>
    IfxStm_initCompareConfig(&stmConfig);                // 비교기능 구조체 초기화 (초기값 정의)
80000638:	91 00 00 c6 	movh.a %a12,24576
8000063c:	d9 cc 30 20 	lea %a12,[%a12]176 <600000b0 <stmConfig>>
80000640:	40 c4       	mov.aa %a4,%a12
80000642:	6d 00 35 07 	call 800014ac <IfxStm_initCompareConfig>

    stmConfig.ticks           = 100000u;             // 주기 (비교 값) 설정 1밀리초 뒤 시작
80000646:	7b 20 00 20 	movh %d2,2
8000064a:	1b 02 6a 28 	addi %d2,%d2,-31072
8000064e:	59 c2 10 00 	st.w [%a12]16 <60000010 <Scheduler100msFlag>>,%d2
    stmConfig.triggerPriority = 100u;                   // STM 모듈에서 발생한 인터럽트 우선순위 설정 100번째 함수
80000652:	3b 40 06 20 	mov %d2,100
80000656:	f9 c2 14 00 	st.h [%a12]20 <60000014 <Scheduler10msFlag>>,%d2
    stmConfig.typeOfService   = IfxSrc_Tos_cpu0;        // STM에서 발생한 인터럽트를 cpu0에서 처리하도록 설정
8000065a:	82 02       	mov %d2,0
8000065c:	59 c2 18 00 	st.w [%a12]24 <60000018 <Scheduler1msFlag>>,%d2

    IfxStm_initCompare(STM0, &stmConfig);               // STM0의 비교기 초기화 및 설정 값 적용 (stmConfig로 바꿈)
80000660:	40 c5       	mov.aa %a5,%a12
80000662:	c5 f4 00 00 	lea %a4,f0000000 <_SMALL_DATA4_+0x5fff8000>
80000666:	6d 00 7a 06 	call 8000135a <IfxStm_initCompare>
}


IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled)
{
    if (enabled != FALSE)
8000066a:	df 08 04 00 	jeq %d8,0,80000672 <init_STM+0x52>
    {
        __enable();
8000066e:	0d 00 00 03 	enable 

    IfxCpu_restoreInterrupts(ISR_State);                // 진행 중이던 인터럽트 상태 복원
}
80000672:	00 90       	ret 

80000674 <ISR_STM>:


IFX_INTERRUPT(ISR_STM,0,100);                           // 인터럽트 등록 명령어 (실행할 함수, 벡터 테이블 번호, 우선순위)

void ISR_STM(void)
{
80000674:	40 ae       	mov.aa %a14,%sp
    __enable();
80000676:	0d 00 00 03 	enable 
    IfxCpu_enableInterrupts();
    IfxStm_clearCompareFlag(STM0, stmConfig.comparator);                // 비교 flag 초기화 (완료 표시 초기화)
8000067a:	91 00 00 c6 	movh.a %a12,24576
8000067e:	19 c4 30 20 	ld.w %d4,[%a12]176 <600000b0 <stmConfig>>
80000682:	c5 f4 00 00 	lea %a4,f0000000 <_SMALL_DATA4_+0x5fff8000>
80000686:	6d 00 08 06 	call 80001296 <IfxStm_clearCompareFlag>
    IfxStm_increaseCompare(STM0, stmConfig.comparator, 100000u);     // 비교 값 업데이트 (100000u >> 100000/100M = 0.001 = 1ms)
8000068a:	19 c2 30 20 	ld.w %d2,[%a12]176 <600000b0 <stmConfig>>
}


IFX_INLINE void IfxStm_increaseCompare(Ifx_STM *stm, IfxStm_Comparator comparator, uint32 ticks)
{
    stm->CMP[comparator].B.CMPVAL = stm->CMP[comparator].B.CMPVAL + ticks;
8000068e:	1b c2 00 20 	addi %d2,%d2,12
80000692:	06 22       	sh %d2,2
80000694:	60 22       	mov.a %a2,%d2
80000696:	11 02 00 2f 	addih.a %a2,%a2,61440
8000069a:	54 22       	ld.w %d2,[%a2]
8000069c:	7b 20 00 30 	movh %d3,2
800006a0:	1b 03 6a 38 	addi %d3,%d3,-31072
800006a4:	42 32       	add %d2,%d3
800006a6:	74 22       	st.w [%a2],%d2

    counter1ms++;
800006a8:	91 00 00 26 	movh.a %a2,24576
800006ac:	d9 23 1c 00 	lea %a3,[%a2]28 <6000001c <counter1ms>>
800006b0:	54 32       	ld.w %d2,[%a3]
800006b2:	c2 12       	add %d2,1
800006b4:	59 22 1c 00 	st.w [%a2]28 <6000001c <counter1ms>>,%d2

    if ((counter1ms % 1) == 0){Scheduler1msFlag = 1;}           //1밀리초에 한번 flag가 1로 올라감 1초에 실행되는 scheduler 실행
800006b8:	91 00 00 26 	movh.a %a2,24576
800006bc:	82 13       	mov %d3,1
800006be:	59 23 18 00 	st.w [%a2]24 <60000018 <Scheduler1msFlag>>,%d3
    if ((counter1ms % 10) == 0){Scheduler10msFlag = 1;}         //
800006c2:	7b d0 cc 4c 	movh %d4,52429
800006c6:	1b d4 cc 4c 	addi %d4,%d4,-13107
800006ca:	73 42 68 40 	mul.u %e4,%d2,%d4
800006ce:	8f d5 1f 30 	sh %d3,%d5,-3
800006d2:	53 a3 20 30 	mul %d3,%d3,10
800006d6:	5f 32 07 80 	jne %d2,%d3,800006e4 <ISR_STM+0x70>
800006da:	91 00 00 26 	movh.a %a2,24576
800006de:	82 13       	mov %d3,1
800006e0:	59 23 14 00 	st.w [%a2]20 <60000014 <Scheduler10msFlag>>,%d3
    if ((counter1ms % 100) == 0){Scheduler100msFlag = 1;}       //1000000u >> 10ms, 10ms&100 = 1s
800006e4:	7b c0 1e 45 	movh %d4,20972
800006e8:	1b f4 51 48 	addi %d4,%d4,-31457
800006ec:	73 42 68 40 	mul.u %e4,%d2,%d4
800006f0:	8f b5 1f 30 	sh %d3,%d5,-5
800006f4:	53 43 26 30 	mul %d3,%d3,100
800006f8:	5f 32 07 80 	jne %d2,%d3,80000706 <ISR_STM+0x92>
800006fc:	91 00 00 26 	movh.a %a2,24576
80000700:	82 12       	mov %d2,1
80000702:	59 22 10 00 	st.w [%a2]16 <60000010 <Scheduler100msFlag>>,%d2

}
80000706:	0d 00 40 02 	rslcx 
8000070a:	00 80       	rfe 

8000070c <IfxVadc_disableAccess>:
    IfxVadc_disableAccess(vadc, IfxVadc_Protection_externalMultiplexer);
}


void IfxVadc_disableAccess(Ifx_VADC *vadc, IfxVadc_Protection protectionSet)
{
8000070c:	40 ae       	mov.aa %a14,%sp
8000070e:	40 4c       	mov.aa %a12,%a4
80000710:	02 48       	mov %d8,%d4
    uint16 passwd = IfxScuWdt_getSafetyWatchdogPassword();
80000712:	6d 00 39 0b 	call 80001d84 <IfxScuWdt_getSafetyWatchdogPassword>
80000716:	02 29       	mov %d9,%d2
    IfxScuWdt_clearSafetyEndinit(passwd);
80000718:	02 24       	mov %d4,%d2
8000071a:	6d 00 df 09 	call 80001ad8 <IfxScuWdt_clearSafetyEndinit>

    if (protectionSet < IFXVADC_MAXIMUM_BITFIELDS_IN_ACCPROT0_REGISTER)
8000071e:	8b 08 a2 32 	ge.u %d3,%d8,32
80000722:	df 03 0d 80 	jne %d3,0,8000073c <IfxVadc_disableAccess+0x30>
    {
        vadc->ACCPROT0.U |= (0x00000001 << protectionSet);
80000726:	d9 c2 08 20 	lea %a2,[%a12]136
8000072a:	19 c2 08 20 	ld.w %d2,[%a12]136
8000072e:	d7 12 01 28 	insert %d2,%d2,1,%d8,1
80000732:	74 22       	st.w [%a2],%d2
    else
    {
        vadc->ACCPROT1.U |= (0x00000001 << (protectionSet & 0x1F));
    }

    IfxScuWdt_setSafetyEndinit(passwd);
80000734:	02 94       	mov %d4,%d9
80000736:	6d 00 57 0b 	call 80001de4 <IfxScuWdt_setSafetyEndinit>
}
8000073a:	00 90       	ret 
        vadc->ACCPROT1.U |= (0x00000001 << (protectionSet & 0x1F));
8000073c:	d9 c2 0c 20 	lea %a2,[%a12]140
80000740:	19 c3 0c 20 	ld.w %d3,[%a12]140
80000744:	8f f8 01 21 	and %d2,%d8,31
80000748:	d7 13 01 22 	insert %d2,%d3,1,%d2,1
8000074c:	74 22       	st.w [%a2],%d2
8000074e:	1d ff f3 ff 	j 80000734 <IfxVadc_disableAccess+0x28>

80000752 <IfxVadc_enableAccess>:
    }
}


void IfxVadc_enableAccess(Ifx_VADC *vadc, IfxVadc_Protection protectionSet)
{
80000752:	40 ae       	mov.aa %a14,%sp
80000754:	40 4c       	mov.aa %a12,%a4
80000756:	02 48       	mov %d8,%d4
    uint16 passwd = IfxScuWdt_getSafetyWatchdogPassword();
80000758:	6d 00 16 0b 	call 80001d84 <IfxScuWdt_getSafetyWatchdogPassword>
8000075c:	02 29       	mov %d9,%d2
    IfxScuWdt_clearSafetyEndinit(passwd);
8000075e:	02 24       	mov %d4,%d2
80000760:	6d 00 bc 09 	call 80001ad8 <IfxScuWdt_clearSafetyEndinit>

    if (protectionSet < IFXVADC_MAXIMUM_BITFIELDS_IN_ACCPROT0_REGISTER)
80000764:	8b 08 a2 32 	ge.u %d3,%d8,32
80000768:	df 03 0d 80 	jne %d3,0,80000782 <IfxVadc_enableAccess+0x30>
    {
        vadc->ACCPROT0.U &= ~(0x00000001 << protectionSet);
8000076c:	d9 c2 08 20 	lea %a2,[%a12]136
80000770:	19 c2 08 20 	ld.w %d2,[%a12]136
80000774:	d7 02 01 28 	insert %d2,%d2,0,%d8,1
80000778:	74 22       	st.w [%a2],%d2
    else
    {
        vadc->ACCPROT1.U &= ~(0x00000001 << (protectionSet & 0x1F));
    }

    IfxScuWdt_setSafetyEndinit(passwd);
8000077a:	02 94       	mov %d4,%d9
8000077c:	6d 00 34 0b 	call 80001de4 <IfxScuWdt_setSafetyEndinit>
}
80000780:	00 90       	ret 
        vadc->ACCPROT1.U &= ~(0x00000001 << (protectionSet & 0x1F));
80000782:	d9 c2 0c 20 	lea %a2,[%a12]140
80000786:	19 c3 0c 20 	ld.w %d3,[%a12]140
8000078a:	8f f8 01 21 	and %d2,%d8,31
8000078e:	d7 03 01 22 	insert %d2,%d3,0,%d2,1
80000792:	74 22       	st.w [%a2],%d2
80000794:	1d ff f3 ff 	j 8000077a <IfxVadc_enableAccess+0x28>

80000798 <IfxVadc_disablePostCalibration>:
{
80000798:	40 ae       	mov.aa %a14,%sp
8000079a:	40 4c       	mov.aa %a12,%a4
8000079c:	02 48       	mov %d8,%d4
8000079e:	8f f5 0f 91 	and %d9,%d5,255
    if (group < IFXVADC_NUM_ADC_CAL_GROUPS)
800007a2:	bf 84 03 80 	jlt.u %d4,8,800007a8 <IfxVadc_disablePostCalibration+0x10>
}
800007a6:	00 90       	ret 
        IfxVadc_enableAccess(vadc, IfxVadc_Protection_globalConfig);
800007a8:	3b f0 01 40 	mov %d4,31
800007ac:	6d ff d3 ff 	call 80000752 <IfxVadc_enableAccess>
        uint32 mask = 1 << (IFX_VADC_GLOBCFG_DPCAL0_OFF + group);
800007b0:	1b 08 01 80 	addi %d8,%d8,16
800007b4:	82 12       	mov %d2,1
800007b6:	0f 82 00 20 	sh %d2,%d2,%d8
        if (disable == TRUE)
800007ba:	df 19 10 00 	jeq %d9,1,800007da <IfxVadc_disablePostCalibration+0x42>
            vadc->GLOBCFG.U &= ~mask;
800007be:	d9 c2 00 20 	lea %a2,[%a12]128
800007c2:	19 c3 00 20 	ld.w %d3,[%a12]128
800007c6:	0f 23 e0 20 	andn %d2,%d3,%d2
800007ca:	74 22       	st.w [%a2],%d2
        IfxVadc_disableAccess(vadc, IfxVadc_Protection_globalConfig);
800007cc:	3b f0 01 40 	mov %d4,31
800007d0:	40 c4       	mov.aa %a4,%a12
800007d2:	6d ff 9d ff 	call 8000070c <IfxVadc_disableAccess>
}
800007d6:	1d ff e8 ff 	j 800007a6 <IfxVadc_disablePostCalibration+0xe>
            vadc->GLOBCFG.U |= mask;
800007da:	d9 c2 00 20 	lea %a2,[%a12]128
800007de:	19 c3 00 20 	ld.w %d3,[%a12]128
800007e2:	a6 32       	or %d2,%d3
800007e4:	74 22       	st.w [%a2],%d2
800007e6:	1d ff f3 ff 	j 800007cc <IfxVadc_disablePostCalibration+0x34>

800007ea <IfxVadc_getAdcAnalogFrequency>:
    IfxScuWdt_setCpuEndinit(passwd);
}


float32 IfxVadc_getAdcAnalogFrequency(Ifx_VADC *vadc)
{
800007ea:	40 ae       	mov.aa %a14,%sp
800007ec:	40 4c       	mov.aa %a12,%a4
    return IfxScuCcu_getSpbFrequency() / (1U + vadc->GLOBCFG.B.DIVA);
800007ee:	6d 00 67 07 	call 800016bc <IfxScuCcu_getSpbFrequency>
800007f2:	19 c3 00 20 	ld.w %d3,[%a12]128
800007f6:	8f f3 01 31 	and %d3,%d3,31
800007fa:	c2 13       	add %d3,1
800007fc:	4b 03 61 31 	utof %d3,%d3
}
80000800:	4b 32 51 20 	div.f %d2,%d2,%d3
80000804:	00 90       	ret 

80000806 <IfxVadc_getAdcDigitalFrequency>:


float32 IfxVadc_getAdcDigitalFrequency(Ifx_VADC *vadc)
{
80000806:	40 ae       	mov.aa %a14,%sp
80000808:	40 4c       	mov.aa %a12,%a4
    return IfxScuCcu_getSpbFrequency() / (1U + vadc->GLOBCFG.B.DIVD);
8000080a:	6d 00 59 07 	call 800016bc <IfxScuCcu_getSpbFrequency>
8000080e:	19 c3 00 20 	ld.w %d3,[%a12]128
80000812:	37 03 62 34 	extr.u %d3,%d3,8,2
80000816:	c2 13       	add %d3,1
80000818:	4b 03 61 31 	utof %d3,%d3
}
8000081c:	4b 32 51 20 	div.f %d2,%d2,%d3
80000820:	00 90       	ret 

80000822 <IfxVadc_getSrcAddress>:
    }
}


volatile Ifx_SRC_SRCR *IfxVadc_getSrcAddress(IfxVadc_GroupId group, IfxVadc_SrcNr index)
{
80000822:	40 ae       	mov.aa %a14,%sp
    Ifx_SRC_SRCR *base;

    if (IfxVadc_SrcNr_shared0 <= index)
80000824:	bf 45 07 80 	jlt.u %d5,4,80000832 <IfxVadc_getSrcAddress+0x10>
    {
        index -= 4;
80000828:	c2 c5       	add %d5,-4

        if ((group & 0x1) != 0)
8000082a:	6f 04 10 00 	jz.t %d4,0,8000084a <IfxVadc_getSrcAddress+0x28>
        {
            group = IfxVadc_GroupId_global1;    /* Shared interrupt common 1 is used */
8000082e:	3b 90 00 40 	mov %d4,9
    else
    {
        /* do nothing */
    }

    base = (Ifx_SRC_SRCR *)IfxVadc_cfg_srcAddresses[(group * 4) + index];
80000832:	8f 24 00 20 	sh %d2,%d4,2
80000836:	42 52       	add %d2,%d5
80000838:	06 22       	sh %d2,2
8000083a:	91 00 00 28 	movh.a %a2,32768
8000083e:	d9 22 04 90 	lea %a2,[%a2]580 <80000244 <IfxVadc_cfg_srcAddresses>>
80000842:	01 22 00 26 	addsc.a %a2,%a2,%d2,0

    return &(base[0]);
}
80000846:	d4 22       	ld.a %a2,[%a2]
80000848:	00 90       	ret 
            group = IfxVadc_GroupId_global0;    /* Shared interrupt common 0 is used */
8000084a:	3b 80 00 40 	mov %d4,8
8000084e:	1d ff f2 ff 	j 80000832 <IfxVadc_getSrcAddress+0x10>

80000852 <IfxVadc_initialiseAdcArbiterClock>:


void IfxVadc_initialiseAdcArbiterClock(Ifx_VADC *vadc, uint32 arbiterClockDivider)
{
80000852:	40 ae       	mov.aa %a14,%sp
80000854:	40 4c       	mov.aa %a12,%a4
    Ifx_VADC_GLOBCFG tempGLOBCFG;
    tempGLOBCFG.U       = vadc->GLOBCFG.U;
80000856:	19 42 00 20 	ld.w %d2,[%a4]128
8000085a:	02 28       	mov %d8,%d2
    tempGLOBCFG.B.DIVD  = arbiterClockDivider;
8000085c:	37 48 02 84 	insert %d8,%d8,%d4,8,2
    tempGLOBCFG.B.DIVWC = 1;
80000860:	b7 18 81 87 	insert %d8,%d8,1,15,1
    IfxVadc_enableAccess(vadc, IfxVadc_Protection_globalConfig);
80000864:	3b f0 01 40 	mov %d4,31
80000868:	6d ff 75 ff 	call 80000752 <IfxVadc_enableAccess>
    vadc->GLOBCFG.U     = tempGLOBCFG.U;
8000086c:	59 c8 00 20 	st.w [%a12]128,%d8
    IfxVadc_disableAccess(vadc, IfxVadc_Protection_globalConfig);
80000870:	3b f0 01 40 	mov %d4,31
80000874:	40 c4       	mov.aa %a4,%a12
80000876:	6d ff 4b ff 	call 8000070c <IfxVadc_disableAccess>
}
8000087a:	00 90       	ret 

8000087c <IfxVadc_initialiseAdcConverterClock>:


void IfxVadc_initialiseAdcConverterClock(Ifx_VADC *vadc, uint32 converterClockDivider)
{
8000087c:	40 ae       	mov.aa %a14,%sp
8000087e:	40 4c       	mov.aa %a12,%a4
    Ifx_VADC_GLOBCFG tempGLOBCFG;
    tempGLOBCFG.U       = vadc->GLOBCFG.U;
80000880:	19 42 00 20 	ld.w %d2,[%a4]128
80000884:	02 28       	mov %d8,%d2
    tempGLOBCFG.B.DIVA  = converterClockDivider;
80000886:	37 48 05 80 	insert %d8,%d8,%d4,0,5
    tempGLOBCFG.B.DIVWC = 1;
8000088a:	b7 18 81 87 	insert %d8,%d8,1,15,1
    IfxVadc_enableAccess(vadc, IfxVadc_Protection_globalConfig);
8000088e:	3b f0 01 40 	mov %d4,31
80000892:	6d ff 60 ff 	call 80000752 <IfxVadc_enableAccess>
    vadc->GLOBCFG.U     = tempGLOBCFG.U;
80000896:	59 c8 00 20 	st.w [%a12]128,%d8
    IfxVadc_disableAccess(vadc, IfxVadc_Protection_globalConfig);
8000089a:	3b f0 01 40 	mov %d4,31
8000089e:	40 c4       	mov.aa %a4,%a12
800008a0:	6d ff 36 ff 	call 8000070c <IfxVadc_disableAccess>
}
800008a4:	00 90       	ret 

800008a6 <IfxVadc_initializeFAdcD>:


uint32 IfxVadc_initializeFAdcD(Ifx_VADC *vadc, uint32 fAdcD)
{
800008a6:	40 ae       	mov.aa %a14,%sp
800008a8:	80 4a       	mov.d %d10,%a4
800008aa:	02 48       	mov %d8,%d4
    uint32 divD;
    uint32 result;
    uint32 fadc = IfxScuCcu_getSpbFrequency();
800008ac:	6d 00 08 07 	call 800016bc <IfxScuCcu_getSpbFrequency>
800008b0:	4b 02 71 21 	ftouz %d2,%d2

    divD   = (fadc / fAdcD - 1);
800008b4:	4b 82 11 82 	div.u %e8,%d2,%d8
800008b8:	1b f8 ff 3f 	addi %d3,%d8,-1
    __asm__ volatile ("min.u %0, %1, %2": "=d" (res) : "d" (a), "d" (b));
800008bc:	82 34       	mov %d4,3
800008be:	0b 43 90 41 	min.u %d4,%d3,%d4

    divD   = __minu(divD, 0x3u);

    result = fadc / (divD + 1);
800008c2:	1b 14 00 80 	addi %d8,%d4,1
800008c6:	4b 82 11 82 	div.u %e8,%d2,%d8
    IfxVadc_initialiseAdcArbiterClock(vadc, divD);
800008ca:	60 a4       	mov.a %a4,%d10
800008cc:	6d ff c3 ff 	call 80000852 <IfxVadc_initialiseAdcArbiterClock>
    return result;
}
800008d0:	02 82       	mov %d2,%d8
800008d2:	00 90       	ret 

800008d4 <IfxVadc_initializeFAdcI>:


uint32 IfxVadc_initializeFAdcI(Ifx_VADC *vadc, uint32 fAdcI)
{
800008d4:	40 ae       	mov.aa %a14,%sp
800008d6:	80 49       	mov.d %d9,%a4
800008d8:	02 48       	mov %d8,%d4
    uint32 divA;
    uint32 result;
    uint32 fadc = IfxScuCcu_getSpbFrequency();
800008da:	6d 00 f1 06 	call 800016bc <IfxScuCcu_getSpbFrequency>
800008de:	4b 02 71 31 	ftouz %d3,%d2

    /*    DivA = min(max(0, Fadc / FAdcI - 1), 0x3F); */
    divA   = (fadc << 2) / fAdcI;
800008e2:	8f 23 00 40 	sh %d4,%d3,2
800008e6:	4b 84 11 42 	div.u %e4,%d4,%d8

    divA   = (divA + 2) >> 2; /* Round to nearest integer */
800008ea:	1b 24 00 20 	addi %d2,%d4,2
800008ee:	06 e2       	sh %d2,-2
    divA   = __minu(divA - 1, 0x1Fu);
800008f0:	c2 f2       	add %d2,-1
800008f2:	3b f0 01 40 	mov %d4,31
800008f6:	0b 42 90 41 	min.u %d4,%d2,%d4
    result = fadc / (divA + 1);
800008fa:	1b 14 00 20 	addi %d2,%d4,1
800008fe:	4b 23 11 62 	div.u %e6,%d3,%d2
80000902:	02 68       	mov %d8,%d6

    if (result > IFXVADC_ANALOG_FREQUENCY_MAX)
80000904:	7b 10 13 50 	movh %d5,305
80000908:	1b 05 d0 52 	addi %d5,%d5,11520
8000090c:	7f 65 0b 80 	jge.u %d5,%d6,80000922 <IfxVadc_initializeFAdcI+0x4e>
80000910:	3b f0 01 40 	mov %d4,31
80000914:	0b 42 90 41 	min.u %d4,%d2,%d4
    {
        divA   = __minu(divA + 1, 0x1Fu);

        result = fadc / (divA + 1);
80000918:	1b 14 00 20 	addi %d2,%d4,1
8000091c:	4b 23 11 22 	div.u %e2,%d3,%d2
80000920:	02 28       	mov %d8,%d2
    else
    {
        /* do nothing */
    }

    if (!((result >= IFXVADC_ANALOG_FREQUENCY_MIN) && (result <= IFXVADC_ANALOG_FREQUENCY_MAX)))
80000922:	7b 80 ff 2f 	movh %d2,65528
80000926:	1b 02 ee 25 	addi %d2,%d2,24288
8000092a:	42 82       	add %d2,%d8
8000092c:	7b a0 12 30 	movh %d3,298
80000930:	1b 03 be 38 	addi %d3,%d3,-29728
80000934:	7f 23 05 80 	jge.u %d3,%d2,8000093e <IfxVadc_initializeFAdcI+0x6a>
    {
        result = 0;             /* Min / Max FAdcI frequency */
80000938:	82 08       	mov %d8,0
    {
        IfxVadc_initialiseAdcConverterClock(vadc, divA);
    }

    return result;
}
8000093a:	02 82       	mov %d2,%d8
8000093c:	00 90       	ret 
        IfxVadc_initialiseAdcConverterClock(vadc, divA);
8000093e:	60 94       	mov.a %a4,%d9
80000940:	6d ff 9e ff 	call 8000087c <IfxVadc_initialiseAdcConverterClock>
80000944:	1d ff fb ff 	j 8000093a <IfxVadc_initializeFAdcI+0x66>

80000948 <IfxVadc_selectPowerSupplyVoltage>:
    IfxScuWdt_setCpuEndinit(passwd);
}


void IfxVadc_selectPowerSupplyVoltage(Ifx_VADC *vadc, IfxVadc_LowSupplyVoltageSelect supplyVoltage)
{
80000948:	40 ae       	mov.aa %a14,%sp
8000094a:	40 4c       	mov.aa %a12,%a4
    Ifx_VADC_GLOBCFG tempGLOBCFG;
    tempGLOBCFG.U       = vadc->GLOBCFG.U;
8000094c:	19 42 00 20 	ld.w %d2,[%a4]128
80000950:	02 28       	mov %d8,%d2
    tempGLOBCFG.B.LOSUP = supplyVoltage;
80000952:	67 48 0e 80 	ins.t %d8,%d8,14,%d4,0
    tempGLOBCFG.B.DIVWC = 1;
80000956:	b7 18 81 87 	insert %d8,%d8,1,15,1
    IfxVadc_enableAccess(vadc, IfxVadc_Protection_globalConfig);
8000095a:	3b f0 01 40 	mov %d4,31
8000095e:	6d ff fa fe 	call 80000752 <IfxVadc_enableAccess>
    vadc->GLOBCFG.U     = tempGLOBCFG.U;
80000962:	59 c8 00 20 	st.w [%a12]128,%d8
    IfxVadc_disableAccess(vadc, IfxVadc_Protection_globalConfig);
80000966:	3b f0 01 40 	mov %d4,31
8000096a:	40 c4       	mov.aa %a4,%a12
8000096c:	6d ff d0 fe 	call 8000070c <IfxVadc_disableAccess>
}
80000970:	00 90       	ret 

80000972 <IfxVadc_setArbiterPriority>:


void IfxVadc_setArbiterPriority(Ifx_VADC_G *vadcG, boolean slotEnable, IfxVadc_RequestSlotPriority prio, IfxVadc_RequestSlotStartMode mode, IfxVadc_RequestSource slot)
{
80000972:	40 ae       	mov.aa %a14,%sp
80000974:	02 50       	mov %d0,%d5
    if (slotEnable != FALSE)
80000976:	df 04 2a 00 	jeq %d4,0,800009ca <IfxVadc_setArbiterPriority+0x58>
    {
        vadcG->ARBPR.U |= slotEnable << (IFX_VADC_G_ARBPR_ASEN0_OFF + slot); /* enable Slot */
8000097a:	d9 42 04 00 	lea %a2,[%a4]4
8000097e:	19 43 04 00 	ld.w %d3,[%a4]4
80000982:	1b 87 01 20 	addi %d2,%d7,24
80000986:	0f 24 00 20 	sh %d2,%d4,%d2
8000098a:	a6 32       	or %d2,%d3
8000098c:	74 22       	st.w [%a2],%d2
        vadcG->ARBPR.U &= ~(IFX_VADC_G_ARBPR_PRIO0_MSK << (slot * 4u));      /* clear Priority */
8000098e:	54 23       	ld.w %d3,[%a2]
80000990:	06 27       	sh %d7,2
80000992:	82 32       	mov %d2,3
80000994:	0f 72 00 20 	sh %d2,%d2,%d7
80000998:	0f 23 e0 20 	andn %d2,%d3,%d2
8000099c:	74 22       	st.w [%a2],%d2
        vadcG->ARBPR.U |= (prio << (slot * 4u));                             /* Set Priority */
8000099e:	54 23       	ld.w %d3,[%a2]
800009a0:	0f 70 00 20 	sh %d2,%d0,%d7
800009a4:	a6 32       	or %d2,%d3
800009a6:	74 22       	st.w [%a2],%d2

        if (mode != IfxVadc_RequestSlotStartMode_waitForStart)
800009a8:	df 06 08 00 	jeq %d6,0,800009b8 <IfxVadc_setArbiterPriority+0x46>
        {
            vadcG->ARBPR.U |= 0x1u << (IFX_VADC_G_ARBPR_CSM0_OFF + (slot * 4u)); /* Set cancel inject mode */
800009ac:	54 22       	ld.w %d2,[%a2]
800009ae:	c2 37       	add %d7,3
800009b0:	d7 12 01 27 	insert %d2,%d2,1,%d7,1
800009b4:	74 22       	st.w [%a2],%d2
800009b6:	00 90       	ret 
        }
        else
        {
            vadcG->ARBPR.U &= ~(0x1u << (IFX_VADC_G_ARBPR_CSM0_OFF + (slot * 4u)));  /* Set Wait for Start mode */
800009b8:	d9 42 04 00 	lea %a2,[%a4]4
800009bc:	19 42 04 00 	ld.w %d2,[%a4]4
800009c0:	c2 37       	add %d7,3
800009c2:	d7 02 01 27 	insert %d2,%d2,0,%d7,1
800009c6:	74 22       	st.w [%a2],%d2
800009c8:	00 90       	ret 
        }
    }
    else
    {
        vadcG->ARBPR.U &= ~(IFX_VADC_G_ARBPR_ASEN0_MSK << (IFX_VADC_G_ARBPR_ASEN0_OFF + slot));  /* disable Slot */
800009ca:	d9 42 04 00 	lea %a2,[%a4]4
800009ce:	19 43 04 00 	ld.w %d3,[%a4]4
800009d2:	1b 87 01 20 	addi %d2,%d7,24
800009d6:	d7 03 01 22 	insert %d2,%d3,0,%d2,1
800009da:	74 22       	st.w [%a2],%d2
    }
}
800009dc:	00 90       	ret 

800009de <IfxVadc_setScan>:


void IfxVadc_setScan(Ifx_VADC_G *group, uint32 channels, uint32 mask)
{
800009de:	40 ae       	mov.aa %a14,%sp
    /* select channels which should take part in the scan sequence */
    /* the mask allows to specify the channels which should be enabled/disabled */
    group->ASSEL.U = (group->ASSEL.U & ~mask) | (channels & mask);
800009e0:	d9 42 28 20 	lea %a2,[%a4]168
800009e4:	19 42 28 20 	ld.w %d2,[%a4]168
800009e8:	0f 42 c0 30 	xor %d3,%d2,%d4
800009ec:	26 53       	and %d3,%d5
800009ee:	c6 32       	xor %d2,%d3
800009f0:	74 22       	st.w [%a2],%d2
}
800009f2:	00 90       	ret 

800009f4 <IfxVadc_startupCalibration>:


void IfxVadc_startupCalibration(Ifx_VADC *vadc)
{
800009f4:	40 ae       	mov.aa %a14,%sp
800009f6:	40 4c       	mov.aa %a12,%a4
    boolean calibrationRunning;
    uint8   adcCalGroupNum;

    /* Start calibration */
    IfxVadc_enableAccess(vadc, IfxVadc_Protection_globalConfig);
800009f8:	3b f0 01 40 	mov %d4,31
800009fc:	6d ff ab fe 	call 80000752 <IfxVadc_enableAccess>
}


IFX_INLINE void IfxVadc_initiateStartupCalibration(Ifx_VADC *vadc)
{
    vadc->GLOBCFG.B.SUCAL = 1;
80000a00:	d9 c2 00 20 	lea %a2,[%a12]128
80000a04:	19 c2 00 20 	ld.w %d2,[%a12]128
80000a08:	b7 12 81 2f 	insert %d2,%d2,1,31,1
80000a0c:	74 22       	st.w [%a2],%d2
    /* Set SUCAL bit */
    IfxVadc_initiateStartupCalibration(vadc);
    IfxVadc_disableAccess(vadc, IfxVadc_Protection_globalConfig);
80000a0e:	3b f0 01 40 	mov %d4,31
80000a12:	40 c4       	mov.aa %a4,%a12
80000a14:	6d ff 7c fe 	call 8000070c <IfxVadc_disableAccess>
    /* Wait until Calibration is done */
    do
    {
        calibrationRunning = FALSE;

        for (adcCalGroupNum = 0; adcCalGroupNum < IFXVADC_NUM_ADC_CAL_GROUPS; adcCalGroupNum++)
80000a18:	82 02       	mov %d2,0
        calibrationRunning = FALSE;
80000a1a:	82 04       	mov %d4,0
        for (adcCalGroupNum = 0; adcCalGroupNum < IFXVADC_NUM_ADC_CAL_GROUPS; adcCalGroupNum++)
80000a1c:	1d 00 05 00 	j 80000a26 <IfxVadc_startupCalibration+0x32>
80000a20:	c2 12       	add %d2,1
80000a22:	8f f2 0f 21 	and %d2,%d2,255
80000a26:	ff 82 0d 80 	jge.u %d2,8,80000a40 <IfxVadc_startupCalibration+0x4c>
    status = vadc->G[adcCalGroupNum].ARBCFG.B.CAL;
80000a2a:	8f a2 00 30 	sh %d3,%d2,10
80000a2e:	01 c3 00 26 	addsc.a %a2,%a12,%d3,0
80000a32:	19 23 40 20 	ld.w %d3,[%a2]1152
        {
            if (IfxVadc_getAdcCalibrationActiveState(vadc, adcCalGroupNum) != 0)     /* Check ADC Calibration Flag CAL */
80000a36:	ef c3 f5 7f 	jz.t %d3,28,80000a20 <IfxVadc_startupCalibration+0x2c>
            {
                calibrationRunning = TRUE;
80000a3a:	82 14       	mov %d4,1
80000a3c:	1d ff f2 ff 	j 80000a20 <IfxVadc_startupCalibration+0x2c>
            else
            {
                /* do nothing */
            }
        }
    } while (calibrationRunning == TRUE); /* wait until calibration of all calibrated kernels are done */
80000a40:	df 04 ec ff 	jne %d4,0,80000a18 <IfxVadc_startupCalibration+0x24>
}
80000a44:	00 90       	ret 

80000a46 <IfxVadc_Adc_initChannel>:
    config->disablePostCalibration = ((IfxVadc_getGlobalConfigValue(vadc)).U >> (IFX_VADC_GLOBCFG_DPCAL0_OFF + group->groupId)) & 0x1;
}


IfxVadc_Status IfxVadc_Adc_initChannel(IfxVadc_Adc_Channel *channel, const IfxVadc_Adc_ChannelConfig *config)
{
80000a46:	40 ae       	mov.aa %a14,%sp
80000a48:	40 4f       	mov.aa %a15,%a4
80000a4a:	40 5c       	mov.aa %a12,%a5
    IfxVadc_Status    Status = IfxVadc_Status_noError;
    Ifx_VADC         *vadc   = IfxVadc_Adc_getVadcFromGroup(config->group);
80000a4c:	99 52 38 00 	ld.a %a2,[%a5]56
}


IFX_INLINE Ifx_VADC *IfxVadc_Adc_getVadcFromGroup(const IfxVadc_Adc_Group *group)
{
    return group->module.vadc;
80000a50:	54 28       	ld.w %d8,[%a2]
    return group->group;
80000a52:	99 2d 04 00 	ld.a %a13,[%a2]4
    Ifx_VADC_G       *vadcG  = IfxVadc_Adc_getGroupRegsFromGroup(config->group);

    channel->group = config->group;
80000a56:	b5 42 08 00 	st.a [%a4]8,%a2
    IfxVadc_GroupId   groupIndex   = channel->group->groupId;
80000a5a:	19 29 08 00 	ld.w %d9,[%a2]8
    IfxVadc_ChannelId channelIndex = config->channelId;
80000a5e:	19 5a 18 00 	ld.w %d10,[%a5]24

    /* Request Access to configuration registers */
    IfxVadc_enableAccess(vadc, (IfxVadc_Protection)(IfxVadc_Protection_channelControl0 + groupIndex));
80000a62:	02 94       	mov %d4,%d9
80000a64:	60 84       	mov.a %a4,%d8
80000a66:	6d ff 76 fe 	call 80000752 <IfxVadc_enableAccess>

    /* Configure Channel */
    {
        IfxVadc_setReferenceInput(vadcG, channelIndex, config->reference);
80000a6a:	19 c3 20 00 	ld.w %d3,[%a12]32
}


IFX_INLINE void IfxVadc_setReferenceInput(Ifx_VADC_G *vadcG, IfxVadc_ChannelId channelIndex, IfxVadc_ChannelReference reference)
{
    vadcG->CHCTR[channelIndex].B.REFSEL = reference;
80000a6e:	1b 0a 06 20 	addi %d2,%d10,96
80000a72:	06 22       	sh %d2,2
80000a74:	01 d2 00 26 	addsc.a %a2,%a13,%d2,0
80000a78:	54 22       	ld.w %d2,[%a2]
80000a7a:	67 32 0b 20 	ins.t %d2,%d2,11,%d3,0
80000a7e:	74 22       	st.w [%a2],%d2
        IfxVadc_storeGroupResult(vadcG, channelIndex, config->resultRegister);
80000a80:	19 c3 24 00 	ld.w %d3,[%a12]36
}


IFX_INLINE void IfxVadc_storeGroupResult(Ifx_VADC_G *vadcG, IfxVadc_ChannelId channelIndex, IfxVadc_ChannelResult resultRegister)
{
    vadcG->CHCTR[channelIndex].B.RESREG = resultRegister;
80000a84:	54 22       	ld.w %d2,[%a2]
80000a86:	37 32 04 28 	insert %d2,%d2,%d3,16,4
80000a8a:	74 22       	st.w [%a2],%d2
        IfxVadc_setLowerBoundary(vadcG, channelIndex, config->lowerBoundary);
80000a8c:	19 c3 28 00 	ld.w %d3,[%a12]40
    vadcG->CHCTR[channelIndex].B.BNDSELL = lowerBoundary;
80000a90:	54 22       	ld.w %d2,[%a2]
80000a92:	37 32 02 22 	insert %d2,%d2,%d3,4,2
80000a96:	74 22       	st.w [%a2],%d2
        IfxVadc_setUpperBoundary(vadcG, channelIndex, config->upperBoundary);
80000a98:	19 c3 2c 00 	ld.w %d3,[%a12]44
    vadcG->CHCTR[channelIndex].B.BNDSELU = upperBoundary;
80000a9c:	54 22       	ld.w %d2,[%a2]
80000a9e:	37 32 02 23 	insert %d2,%d2,%d3,6,2
80000aa2:	74 22       	st.w [%a2],%d2
        IfxVadc_setSyncRequest(vadcG, channelIndex, config->synchonize);
80000aa4:	39 c3 01 00 	ld.bu %d3,[%a12]1
    vadcG->CHCTR[channelIndex].B.SYNC = synchonize;
80000aa8:	54 22       	ld.w %d2,[%a2]
80000aaa:	67 32 0a 20 	ins.t %d2,%d2,10,%d3,0
80000aae:	74 22       	st.w [%a2],%d2
        IfxVadc_setChannelInputClass(vadcG, channelIndex, config->inputClass);
80000ab0:	19 c3 1c 00 	ld.w %d3,[%a12]28
    vadcG->CHCTR[channelIndex].B.ICLSEL = inputClass;
80000ab4:	54 22       	ld.w %d2,[%a2]
80000ab6:	37 32 02 20 	insert %d2,%d2,%d3,0,2
80000aba:	74 22       	st.w [%a2],%d2
        IfxVadc_setChannelLimitCheckMode(vadcG, channelIndex, config->limitCheck);
80000abc:	19 c3 34 00 	ld.w %d3,[%a12]52
    vadcG->CHCTR[channelIndex].B.CHEVMODE = limitCheck;
80000ac0:	54 22       	ld.w %d2,[%a2]
80000ac2:	37 32 02 24 	insert %d2,%d2,%d3,8,2
80000ac6:	74 22       	st.w [%a2],%d2
        IfxVadc_setResultPosition(vadcG, channelIndex, config->rightAlignedStorage);
80000ac8:	39 c3 03 00 	ld.bu %d3,[%a12]3
    vadcG->CHCTR[channelIndex].B.RESPOS = rightAlignedStorage;
80000acc:	54 22       	ld.w %d2,[%a2]
80000ace:	67 32 15 20 	ins.t %d2,%d2,21,%d3,0
80000ad2:	74 22       	st.w [%a2],%d2
        IfxVadc_setBackgroundResultTarget(vadcG, channelIndex, config->globalResultUsage);
80000ad4:	14 c3       	ld.bu %d3,[%a12]
    vadcG->CHCTR[channelIndex].B.RESTBS = globalResultUsage;
80000ad6:	54 22       	ld.w %d2,[%a2]
80000ad8:	67 32 14 20 	ins.t %d2,%d2,20,%d3,0
80000adc:	74 22       	st.w [%a2],%d2
        IfxVadc_setBoundaryMode(vadcG, channelIndex, config->boundaryMode);
80000ade:	19 c3 30 00 	ld.w %d3,[%a12]48
    vadcG->CHCTR[channelIndex].B.BNDSELX = boundaryMode;
80000ae2:	54 22       	ld.w %d2,[%a2]
80000ae4:	37 32 04 26 	insert %d2,%d2,%d3,12,4
80000ae8:	74 22       	st.w [%a2],%d2
    }

    IfxVadc_enableAccess(vadc, (IfxVadc_Protection)(IfxVadc_Protection_initGroup0 + groupIndex));
80000aea:	1b 09 01 b0 	addi %d11,%d9,16
80000aee:	02 b4       	mov %d4,%d11
80000af0:	60 84       	mov.a %a4,%d8
80000af2:	6d ff 30 fe 	call 80000752 <IfxVadc_enableAccess>

    if (config->backgroundChannel == FALSE)
80000af6:	39 c2 02 00 	ld.bu %d2,[%a12]2
80000afa:	df 02 4c 80 	jne %d2,0,80000b92 <IfxVadc_Adc_initChannel+0x14c>
    vadcG->CHASS.U |= (1 << channelIndex);
80000afe:	d9 d2 08 00 	lea %a2,[%a13]8
80000b02:	19 d2 08 00 	ld.w %d2,[%a13]8
80000b06:	d7 12 01 2a 	insert %d2,%d2,1,%d10,1
80000b0a:	74 22       	st.w [%a2],%d2
    else
    {
        IfxVadc_setBackgroundPriorityChannel(vadcG, channelIndex);
    }

    IfxVadc_disableAccess(vadc, (IfxVadc_Protection)(IfxVadc_Protection_initGroup0 + groupIndex));
80000b0c:	02 b4       	mov %d4,%d11
80000b0e:	60 84       	mov.a %a4,%d8
80000b10:	6d ff fe fd 	call 8000070c <IfxVadc_disableAccess>

    IfxVadc_setChannelEventNodePointer0(vadcG, config->channelSrcNr, channel->channel);
80000b14:	19 c4 14 00 	ld.w %d4,[%a12]20
80000b18:	48 02       	ld.w %d2,[%a15]0
    vadcG->CEVNP0.U &= ~(IFX_VADC_G_CEVNP0_CEV0NP_MSK << (channel * 4));
80000b1a:	d9 d2 20 40 	lea %a2,[%a13]288
80000b1e:	19 d5 20 40 	ld.w %d5,[%a13]288
80000b22:	06 22       	sh %d2,2
80000b24:	3b f0 00 30 	mov %d3,15
80000b28:	0f 23 00 30 	sh %d3,%d3,%d2
80000b2c:	0f 35 e0 30 	andn %d3,%d5,%d3
80000b30:	74 23       	st.w [%a2],%d3
    vadcG->CEVNP0.U |= (channelSrcNr << (channel * 4));
80000b32:	54 23       	ld.w %d3,[%a2]
80000b34:	0f 24 00 20 	sh %d2,%d4,%d2
80000b38:	a6 32       	or %d2,%d3
80000b3a:	74 22       	st.w [%a2],%d2

    if (config->channelPriority > 0)
80000b3c:	b9 c2 06 00 	ld.hu %d2,[%a12]6
80000b40:	df 02 32 80 	jne %d2,0,80000ba4 <IfxVadc_Adc_initChannel+0x15e>
    else
    {
        /* do nothing */
    }

    if (config->resultRegister < IfxVadc_ChannelResult_8)
80000b44:	19 c2 24 00 	ld.w %d2,[%a12]36
80000b48:	ff 82 51 80 	jge.u %d2,8,80000bea <IfxVadc_Adc_initChannel+0x1a4>
    {
        IfxVadc_setResultNodeEventPointer0(vadcG, config->resultSrcNr, config->resultRegister);
80000b4c:	19 c4 10 00 	ld.w %d4,[%a12]16
    vadcG->REVNP0.U &= ~(IFX_VADC_G_REVNP0_REV0NP_MSK << (resultRegister * 4));
80000b50:	d9 d2 30 40 	lea %a2,[%a13]304
80000b54:	19 d5 30 40 	ld.w %d5,[%a13]304
80000b58:	06 22       	sh %d2,2
80000b5a:	3b f0 00 30 	mov %d3,15
80000b5e:	0f 23 00 30 	sh %d3,%d3,%d2
80000b62:	0f 35 e0 30 	andn %d3,%d5,%d3
80000b66:	74 23       	st.w [%a2],%d3
    vadcG->REVNP0.U |= (resultSrcNr << (resultRegister * 4));
80000b68:	54 23       	ld.w %d3,[%a2]
80000b6a:	0f 24 00 20 	sh %d2,%d4,%d2
80000b6e:	a6 32       	or %d2,%d3
80000b70:	74 22       	st.w [%a2],%d2
    else
    {
        IfxVadc_setResultNodeEventPointer1(vadcG, config->resultSrcNr, config->resultRegister);
    }

    if (config->resultPriority > 0)
80000b72:	b9 c2 04 00 	ld.hu %d2,[%a12]4
80000b76:	df 02 50 80 	jne %d2,0,80000c16 <IfxVadc_Adc_initChannel+0x1d0>
    else
    {
        /* do nothing */
    }

    IfxVadc_disableAccess(vadc, (IfxVadc_Protection)(IfxVadc_Protection_channelControl0 + groupIndex));
80000b7a:	02 94       	mov %d4,%d9
80000b7c:	60 84       	mov.a %a4,%d8
80000b7e:	6d ff c7 fd 	call 8000070c <IfxVadc_disableAccess>
    /* Software initialization */
    channel->resultreg = config->resultRegister;
80000b82:	19 c2 24 00 	ld.w %d2,[%a12]36
80000b86:	68 12       	st.w [%a15]4,%d2
    channel->channel   = config->channelId;
80000b88:	19 c2 18 00 	ld.w %d2,[%a12]24
80000b8c:	68 02       	st.w [%a15]0,%d2

    return Status;
}
80000b8e:	82 02       	mov %d2,0
80000b90:	00 90       	ret 
    vadcG->CHASS.U &= ~(1 << channelIndex);
80000b92:	d9 d2 08 00 	lea %a2,[%a13]8
80000b96:	19 d2 08 00 	ld.w %d2,[%a13]8
80000b9a:	d7 02 01 2a 	insert %d2,%d2,0,%d10,1
80000b9e:	74 22       	st.w [%a2],%d2
}
80000ba0:	1d ff b6 ff 	j 80000b0c <IfxVadc_Adc_initChannel+0xc6>
        volatile Ifx_SRC_SRCR *src = IfxVadc_getSrcAddress(groupIndex, config->channelSrcNr);
80000ba4:	19 c5 14 00 	ld.w %d5,[%a12]20
80000ba8:	02 94       	mov %d4,%d9
80000baa:	6d ff 3c fe 	call 80000822 <IfxVadc_getSrcAddress>
        IfxVadc_clearChannelRequest(vadcG, config->channelId);
80000bae:	19 c4 18 00 	ld.w %d4,[%a12]24
    vadcG->CEFCLR.U = 1 << channelId;
80000bb2:	82 13       	mov %d3,1
80000bb4:	82 12       	mov %d2,1
80000bb6:	0f 42 00 20 	sh %d2,%d2,%d4
80000bba:	59 d2 10 40 	st.w [%a13]272,%d2
        IfxSrc_init(src, config->channelServProvider, config->channelPriority);
80000bbe:	19 c5 0c 00 	ld.w %d5,[%a12]12
}


IFX_INLINE void IfxSrc_init(volatile Ifx_SRC_SRCR *src, IfxSrc_Tos typOfService, Ifx_Priority priority)
{
    src->B.SRPN = priority;
80000bc2:	39 c4 06 00 	ld.bu %d4,[%a12]6
80000bc6:	54 22       	ld.w %d2,[%a2]
80000bc8:	37 42 08 20 	insert %d2,%d2,%d4,0,8
80000bcc:	74 22       	st.w [%a2],%d2
    src->B.TOS  = typOfService;
80000bce:	54 22       	ld.w %d2,[%a2]
80000bd0:	37 52 82 25 	insert %d2,%d2,%d5,11,2
80000bd4:	74 22       	st.w [%a2],%d2
    src->B.CLRR = 1;
80000bd6:	54 22       	ld.w %d2,[%a2]
80000bd8:	67 32 19 20 	ins.t %d2,%d2,25,%d3,0
80000bdc:	74 22       	st.w [%a2],%d2
    src->B.SRE = 1;
80000bde:	54 22       	ld.w %d2,[%a2]
80000be0:	67 32 0a 20 	ins.t %d2,%d2,10,%d3,0
80000be4:	74 22       	st.w [%a2],%d2
}
80000be6:	1d ff af ff 	j 80000b44 <IfxVadc_Adc_initChannel+0xfe>
        IfxVadc_setResultNodeEventPointer1(vadcG, config->resultSrcNr, config->resultRegister);
80000bea:	19 c4 10 00 	ld.w %d4,[%a12]16
    vadcG->REVNP1.U &= ~(IFX_VADC_G_REVNP1_REV8NP_MSK << ((resultRegister - IfxVadc_ChannelResult_8) * 4));
80000bee:	d9 d2 34 40 	lea %a2,[%a13]308
80000bf2:	19 d5 34 40 	ld.w %d5,[%a13]308
80000bf6:	c2 82       	add %d2,-8
80000bf8:	06 22       	sh %d2,2
80000bfa:	3b f0 00 30 	mov %d3,15
80000bfe:	0f 23 00 30 	sh %d3,%d3,%d2
80000c02:	0f 35 e0 30 	andn %d3,%d5,%d3
80000c06:	74 23       	st.w [%a2],%d3
    vadcG->REVNP1.U |= (resultSrcNr << ((resultRegister - IfxVadc_ChannelResult_8) * 4));
80000c08:	54 23       	ld.w %d3,[%a2]
80000c0a:	0f 24 00 20 	sh %d2,%d4,%d2
80000c0e:	a6 32       	or %d2,%d3
80000c10:	74 22       	st.w [%a2],%d2
}
80000c12:	1d ff b0 ff 	j 80000b72 <IfxVadc_Adc_initChannel+0x12c>
        volatile Ifx_SRC_SRCR *src = IfxVadc_getSrcAddress(groupIndex, config->resultSrcNr);
80000c16:	19 c5 10 00 	ld.w %d5,[%a12]16
80000c1a:	02 94       	mov %d4,%d9
80000c1c:	6d ff 03 fe 	call 80000822 <IfxVadc_getSrcAddress>
    vadcG->RCR[resultRegister].B.SRGEN = 1;
80000c20:	19 c2 24 00 	ld.w %d2,[%a12]36
80000c24:	1b 02 08 20 	addi %d2,%d2,128
80000c28:	06 22       	sh %d2,2
80000c2a:	01 d2 00 36 	addsc.a %a3,%a13,%d2,0
80000c2e:	54 32       	ld.w %d2,[%a3]
80000c30:	b7 12 81 2f 	insert %d2,%d2,1,31,1
80000c34:	74 32       	st.w [%a3],%d2
    vadcG->REFCLR.U = 0x0000FFFFu;
80000c36:	bb f0 ff 2f 	mov.u %d2,65535
80000c3a:	59 d2 14 40 	st.w [%a13]276,%d2
        IfxSrc_init(src, config->resultServProvider, config->resultPriority);
80000c3e:	19 c4 08 00 	ld.w %d4,[%a12]8
    src->B.SRPN = priority;
80000c42:	39 c3 04 00 	ld.bu %d3,[%a12]4
80000c46:	54 22       	ld.w %d2,[%a2]
80000c48:	37 32 08 20 	insert %d2,%d2,%d3,0,8
80000c4c:	74 22       	st.w [%a2],%d2
    src->B.TOS  = typOfService;
80000c4e:	54 22       	ld.w %d2,[%a2]
80000c50:	37 42 82 25 	insert %d2,%d2,%d4,11,2
80000c54:	74 22       	st.w [%a2],%d2
    src->B.CLRR = 1;
80000c56:	54 22       	ld.w %d2,[%a2]
80000c58:	b7 12 81 2c 	insert %d2,%d2,1,25,1
80000c5c:	74 22       	st.w [%a2],%d2
    src->B.SRE = 1;
80000c5e:	54 22       	ld.w %d2,[%a2]
80000c60:	b7 12 01 25 	insert %d2,%d2,1,10,1
80000c64:	74 22       	st.w [%a2],%d2
}
80000c66:	1d ff 8a ff 	j 80000b7a <IfxVadc_Adc_initChannel+0x134>

80000c6a <IfxVadc_Adc_initChannelConfig>:


void IfxVadc_Adc_initChannelConfig(IfxVadc_Adc_ChannelConfig *config, const IfxVadc_Adc_Group *group)
{
80000c6a:	40 ae       	mov.aa %a14,%sp
80000c6c:	40 4c       	mov.aa %a12,%a4
80000c6e:	80 58       	mov.d %d8,%a5
        .resultServProvider  = IfxSrc_Tos_cpu0,
        .channelPriority     = 0,
        .channelSrcNr        = IfxVadc_SrcNr_group0,
        .channelServProvider = IfxSrc_Tos_cpu0
    };
    *config       = IfxVadc_Adc_defaultChannelConfig;
80000c70:	3b c0 03 50 	mov %d5,60
80000c74:	82 04       	mov %d4,0
80000c76:	6d 00 49 11 	call 80002f08 <memset>
    config->group = group;
80000c7a:	59 c8 38 00 	st.w [%a12]56,%d8
}
80000c7e:	00 90       	ret 

80000c80 <IfxVadc_Adc_initGroup>:


IfxVadc_Status IfxVadc_Adc_initGroup(IfxVadc_Adc_Group *group, const IfxVadc_Adc_GroupConfig *config)
{
80000c80:	40 ae       	mov.aa %a14,%sp
80000c82:	40 5c       	mov.aa %a12,%a5
    IfxVadc_Status status = IfxVadc_Status_noError;
    Ifx_VADC      *vadc   = config->module->vadc;
80000c84:	d4 52       	ld.a %a2,[%a5]
80000c86:	d4 2d       	ld.a %a13,[%a2]
    Ifx_VADC_G    *vadcG  = &vadc->G[config->groupId];
80000c88:	19 58 04 00 	ld.w %d8,[%a5]4
80000c8c:	8f a8 00 20 	sh %d2,%d8,10
80000c90:	1b 02 48 20 	addi %d2,%d2,1152
80000c94:	80 d3       	mov.d %d3,%a13
80000c96:	0b 23 00 90 	add %d9,%d3,%d2

    /* check for write access */
    group->group   = vadcG;
80000c9a:	59 49 04 00 	st.w [%a4]4,%d9
    group->module  = *config->module;
80000c9e:	d4 52       	ld.a %a2,[%a5]
80000ca0:	54 22       	ld.w %d2,[%a2]
80000ca2:	74 42       	st.w [%a4],%d2
    IfxVadc_GroupId groupIndex      = config->groupId;
80000ca4:	19 5a 04 00 	ld.w %d10,[%a5]4
    group->groupId = groupIndex;
80000ca8:	59 4a 08 00 	st.w [%a4]8,%d10
    float32         analogFrequency = IfxVadc_getAdcAnalogFrequency(vadc);
80000cac:	40 d4       	mov.aa %a4,%a13
80000cae:	6d ff 9e fd 	call 800007ea <IfxVadc_getAdcAnalogFrequency>
80000cb2:	02 2c       	mov %d12,%d2

    uint8           inputClassNum;

    /* Request Access to configuration registers */
    IfxVadc_enableAccess(vadc, (IfxVadc_Protection)(IfxVadc_Protection_initGroup0 + groupIndex));
80000cb4:	1b 0a 01 b0 	addi %d11,%d10,16
80000cb8:	02 b4       	mov %d4,%d11
80000cba:	40 d4       	mov.aa %a4,%a13
80000cbc:	6d ff 4b fd 	call 80000752 <IfxVadc_enableAccess>

    if (config->arbiter.requestSlotQueueEnabled == TRUE)
80000cc0:	39 c4 38 10 	ld.bu %d4,[%a12]120
80000cc4:	df 14 7c 00 	jeq %d4,1,80000dbc <IfxVadc_Adc_initGroup+0x13c>
        IfxVadc_setArbiterPriority(vadcG, config->arbiter.requestSlotQueueEnabled, config->queueRequest.requestSlotPrio, config->queueRequest.requestSlotStartMode, IfxVadc_RequestSource_queue);
    }
    else
    {
        /* Disable the slot */
        IfxVadc_setArbiterPriority(vadcG, FALSE, IfxVadc_RequestSlotPriority_lowest, IfxVadc_RequestSlotStartMode_waitForStart, IfxVadc_RequestSource_queue);
80000cc8:	82 07       	mov %d7,0
80000cca:	82 06       	mov %d6,0
80000ccc:	82 05       	mov %d5,0
80000cce:	82 04       	mov %d4,0
80000cd0:	60 94       	mov.a %a4,%d9
80000cd2:	6d ff 50 fe 	call 80000972 <IfxVadc_setArbiterPriority>
    }

    if (config->arbiter.requestSlotScanEnabled == TRUE)
80000cd6:	39 c4 39 10 	ld.bu %d4,[%a12]121
80000cda:	df 14 7b 00 	jeq %d4,1,80000dd0 <IfxVadc_Adc_initGroup+0x150>
        IfxVadc_setArbiterPriority(vadcG, config->arbiter.requestSlotScanEnabled, config->scanRequest.requestSlotPrio, config->scanRequest.requestSlotStartMode, IfxVadc_RequestSource_scan);
    }
    else
    {
        /* Disable the slot */
        IfxVadc_setArbiterPriority(vadcG, FALSE, IfxVadc_RequestSlotPriority_lowest, IfxVadc_RequestSlotStartMode_waitForStart, IfxVadc_RequestSource_scan);
80000cde:	82 17       	mov %d7,1
80000ce0:	82 06       	mov %d6,0
80000ce2:	82 05       	mov %d5,0
80000ce4:	82 04       	mov %d4,0
80000ce6:	60 94       	mov.a %a4,%d9
80000ce8:	6d ff 45 fe 	call 80000972 <IfxVadc_setArbiterPriority>
    }

    if (config->arbiter.requestSlotBackgroundScanEnabled == TRUE)
80000cec:	39 c4 3a 10 	ld.bu %d4,[%a12]122
80000cf0:	df 14 7a 00 	jeq %d4,1,80000de4 <IfxVadc_Adc_initGroup+0x164>
        IfxVadc_setArbiterPriority(vadcG, config->arbiter.requestSlotBackgroundScanEnabled, config->backgroundScanRequest.requestSlotPrio, config->backgroundScanRequest.requestSlotStartMode, IfxVadc_RequestSource_background);
    }
    else
    {
        /* Disable the slot */
        IfxVadc_setArbiterPriority(vadcG, FALSE, IfxVadc_RequestSlotPriority_lowest, IfxVadc_RequestSlotStartMode_waitForStart, IfxVadc_RequestSource_background);
80000cf4:	82 27       	mov %d7,2
80000cf6:	82 06       	mov %d6,0
80000cf8:	82 05       	mov %d5,0
80000cfa:	82 04       	mov %d4,0
80000cfc:	60 94       	mov.a %a4,%d9
80000cfe:	6d ff 3a fe 	call 80000972 <IfxVadc_setArbiterPriority>
    }

    /* master slave configuration */
    if (config->master != groupIndex)
80000d02:	19 c2 08 00 	ld.w %d2,[%a12]8
80000d06:	5f a2 22 00 	jeq %d2,%d10,80000d4a <IfxVadc_Adc_initGroup+0xca>
    return IfxVadc_Adc_masterIndex[slave][master];
80000d0a:	8f 3a 00 30 	sh %d3,%d10,3
80000d0e:	91 00 00 28 	movh.a %a2,32768
80000d12:	d9 22 24 b0 	lea %a2,[%a2]740 <800002e4 <IfxVadc_Adc_masterIndex>>
80000d16:	80 24       	mov.d %d4,%a2
80000d18:	42 34       	add %d4,%d3
80000d1a:	60 42       	mov.a %a2,%d4
80000d1c:	01 22 00 26 	addsc.a %a2,%a2,%d2,0
80000d20:	14 22       	ld.bu %d2,[%a2]
    vadcG->SYNCTR.B.STSEL = (masterIndex % 4);
80000d22:	8f a8 00 30 	sh %d3,%d8,10
80000d26:	01 d3 00 26 	addsc.a %a2,%a13,%d3,0
80000d2a:	d9 23 40 30 	lea %a3,[%a2]1216
80000d2e:	19 23 40 30 	ld.w %d3,[%a2]1216
80000d32:	37 23 02 30 	insert %d3,%d3,%d2,0,2
80000d36:	74 33       	st.w [%a3],%d3
    vadcG->SYNCTR.U      |= (0x00000008U << (masterIndex % 4));
80000d38:	54 33       	ld.w %d3,[%a3]
80000d3a:	8f 32 00 21 	and %d2,%d2,3
80000d3e:	3b 80 00 40 	mov %d4,8
80000d42:	0f 24 00 20 	sh %d2,%d4,%d2
80000d46:	a6 32       	or %d2,%d3
80000d48:	74 32       	st.w [%a3],%d2
    vadcG->ARBCFG.B.ANONC = analogConverterMode;
80000d4a:	8f a8 00 20 	sh %d2,%d8,10
80000d4e:	01 d2 00 26 	addsc.a %a2,%a13,%d2,0
80000d52:	d9 23 40 20 	lea %a3,[%a2]1152
80000d56:	19 23 40 20 	ld.w %d3,[%a2]1152
80000d5a:	8f 33 c0 31 	andn %d3,%d3,3
80000d5e:	74 33       	st.w [%a3],%d3

    /* Setup arbiter */
    /* turn off the group during initialization, see UM for sync mode */
    IfxVadc_setAnalogConvertControl(vadcG, IfxVadc_AnalogConverterMode_off);

    IfxVadc_setArbitrationRoundLength(vadcG, config->arbiter.arbiterRoundLength);
80000d60:	19 c2 34 10 	ld.w %d2,[%a12]116
    vadcG->ARBCFG.B.ARBRND = arbiterRoundLength;
80000d64:	d9 23 40 20 	lea %a3,[%a2]1152
80000d68:	19 23 40 20 	ld.w %d3,[%a2]1152
80000d6c:	37 23 02 32 	insert %d3,%d3,%d2,4,2
80000d70:	74 33       	st.w [%a3],%d3

    /* Setup queue request if enabled */
    if (config->arbiter.requestSlotQueueEnabled == TRUE)
80000d72:	39 c2 38 10 	ld.bu %d2,[%a12]120
80000d76:	df 12 41 00 	jeq %d2,1,80000df8 <IfxVadc_Adc_initGroup+0x178>
    {
        /* do nothing */
    }

    /* Setup scan request if enabled */
    if (config->arbiter.requestSlotScanEnabled == TRUE)
80000d7a:	39 c2 39 10 	ld.bu %d2,[%a12]121
80000d7e:	df 12 b0 00 	jeq %d2,1,80000ede <IfxVadc_Adc_initGroup+0x25e>
    else
    {
        /* do nothing */
    }

    if (config->arbiter.requestSlotBackgroundScanEnabled == TRUE)
80000d82:	39 c2 3a 10 	ld.bu %d2,[%a12]122
80000d86:	df 12 1f 01 	jeq %d2,1,80000fc4 <IfxVadc_Adc_initGroup+0x344>
    {
        /* do nothing */
    }

    /* turn on group after initialisation, only in master mode */
    IfxVadc_AnalogConverterMode convertMode = (config->master == groupIndex) ? IfxVadc_AnalogConverterMode_normalOperation : IfxVadc_AnalogConverterMode_off;
80000d8a:	19 c2 08 00 	ld.w %d2,[%a12]8
80000d8e:	5f a2 76 01 	jeq %d2,%d10,8000107a <IfxVadc_Adc_initGroup+0x3fa>
80000d92:	82 04       	mov %d4,0
    vadcG->ARBCFG.B.ANONC = analogConverterMode;
80000d94:	8f a8 00 20 	sh %d2,%d8,10
80000d98:	01 d2 00 26 	addsc.a %a2,%a13,%d2,0
80000d9c:	d9 23 40 20 	lea %a3,[%a2]1152
80000da0:	19 23 40 20 	ld.w %d3,[%a2]1152
80000da4:	37 43 02 30 	insert %d3,%d3,%d4,0,2
80000da8:	74 33       	st.w [%a3],%d3
    IfxVadc_setAnalogConvertControl(vadcG, convertMode);

    /*  Post Calibration */
    IfxVadc_disablePostCalibration(vadc, groupIndex, config->disablePostCalibration);
80000daa:	39 c5 30 10 	ld.bu %d5,[%a12]112
80000dae:	02 a4       	mov %d4,%d10
80000db0:	40 d4       	mov.aa %a4,%a13
80000db2:	6d ff f3 fc 	call 80000798 <IfxVadc_disablePostCalibration>

    for (inputClassNum = 0; inputClassNum < IFXVADC_NUM_INPUTCLASSES; inputClassNum++)
80000db6:	82 03       	mov %d3,0
80000db8:	1d 00 77 01 	j 800010a6 <IfxVadc_Adc_initGroup+0x426>
        IfxVadc_setArbiterPriority(vadcG, config->arbiter.requestSlotQueueEnabled, config->queueRequest.requestSlotPrio, config->queueRequest.requestSlotStartMode, IfxVadc_RequestSource_queue);
80000dbc:	82 07       	mov %d7,0
80000dbe:	19 c6 10 10 	ld.w %d6,[%a12]80
80000dc2:	19 c5 0c 10 	ld.w %d5,[%a12]76
80000dc6:	60 94       	mov.a %a4,%d9
80000dc8:	6d ff d5 fd 	call 80000972 <IfxVadc_setArbiterPriority>
80000dcc:	1d ff 85 ff 	j 80000cd6 <IfxVadc_Adc_initGroup+0x56>
        IfxVadc_setArbiterPriority(vadcG, config->arbiter.requestSlotScanEnabled, config->scanRequest.requestSlotPrio, config->scanRequest.requestSlotStartMode, IfxVadc_RequestSource_scan);
80000dd0:	82 17       	mov %d7,1
80000dd2:	19 c6 34 00 	ld.w %d6,[%a12]52
80000dd6:	19 c5 30 00 	ld.w %d5,[%a12]48
80000dda:	60 94       	mov.a %a4,%d9
80000ddc:	6d ff cb fd 	call 80000972 <IfxVadc_setArbiterPriority>
80000de0:	1d ff 86 ff 	j 80000cec <IfxVadc_Adc_initGroup+0x6c>
        IfxVadc_setArbiterPriority(vadcG, config->arbiter.requestSlotBackgroundScanEnabled, config->backgroundScanRequest.requestSlotPrio, config->backgroundScanRequest.requestSlotStartMode, IfxVadc_RequestSource_background);
80000de4:	82 27       	mov %d7,2
80000de6:	19 c6 2c 10 	ld.w %d6,[%a12]108
80000dea:	19 c5 28 10 	ld.w %d5,[%a12]104
80000dee:	60 94       	mov.a %a4,%d9
80000df0:	6d ff c1 fd 	call 80000972 <IfxVadc_setArbiterPriority>
80000df4:	1d ff 87 ff 	j 80000d02 <IfxVadc_Adc_initGroup+0x82>
        if (queueSlot->triggerConfig.triggerMode != IfxVadc_TriggerMode_noExternalTrigger)
80000df8:	19 c2 08 10 	ld.w %d2,[%a12]72
80000dfc:	df 02 37 00 	jeq %d2,0,80000e6a <IfxVadc_Adc_initGroup+0x1ea>
    vadcG->QMR0.B.ENTR = 1;     /* enable external trigger */
80000e00:	8f a8 00 20 	sh %d2,%d8,10
80000e04:	01 d2 00 26 	addsc.a %a2,%a13,%d2,0
80000e08:	d9 23 44 40 	lea %a3,[%a2]1284
80000e0c:	19 22 44 40 	ld.w %d2,[%a2]1284
80000e10:	b7 12 01 21 	insert %d2,%d2,1,2,1
80000e14:	74 32       	st.w [%a3],%d2
            IfxVadc_setQueueSlotTriggerOperatingConfig(vadcG, queueSlot->triggerConfig.triggerMode, queueSlot->triggerConfig.triggerSource);
80000e16:	19 c5 08 10 	ld.w %d5,[%a12]72
80000e1a:	19 c4 00 10 	ld.w %d4,[%a12]64
    qctrl0.U        = vadcG->QCTRL0.U;
80000e1e:	d9 23 40 40 	lea %a3,[%a2]1280
80000e22:	19 22 40 40 	ld.w %d2,[%a2]1280
    qctrl0.B.XTWC   = 1;
80000e26:	b7 12 81 27 	insert %d2,%d2,1,15,1
    qctrl0.B.XTMODE = triggerMode;
80000e2a:	37 52 82 26 	insert %d2,%d2,%d5,13,2
    qctrl0.B.XTSEL  = triggerSource;
80000e2e:	37 42 04 24 	insert %d2,%d2,%d4,8,4
    vadcG->QCTRL0.U = qctrl0.U;
80000e32:	74 32       	st.w [%a3],%d2
            if (queueSlot->triggerConfig.triggerSource == IfxVadc_TriggerSource_15)
80000e34:	19 c2 00 10 	ld.w %d2,[%a12]64
80000e38:	8b f2 20 22 	ne %d2,%d2,15
80000e3c:	df 02 22 80 	jne %d2,0,80000e80 <IfxVadc_Adc_initGroup+0x200>
                IfxVadc_setQueueSlotGatingConfig(vadcG, queueSlot->triggerConfig.gatingSource, IfxVadc_GatingMode_always);
80000e40:	19 c3 3c 00 	ld.w %d3,[%a12]60
    qctrl0.U           = vadcG->QCTRL0.U;
80000e44:	8f a8 00 20 	sh %d2,%d8,10
80000e48:	01 d2 00 26 	addsc.a %a2,%a13,%d2,0
80000e4c:	54 32       	ld.w %d2,[%a3]
    qctrl0.B.GTWC      = 1;
80000e4e:	b7 12 81 2b 	insert %d2,%d2,1,23,1
    qctrl0.B.GTSEL     = gatingSource;
80000e52:	37 32 04 28 	insert %d2,%d2,%d3,16,4
    vadcG->QCTRL0.U    = qctrl0.U;
80000e56:	74 32       	st.w [%a3],%d2
    vadcG->QMR0.B.ENGT = gatingMode;
80000e58:	d9 23 44 40 	lea %a3,[%a2]1284
80000e5c:	19 22 44 40 	ld.w %d2,[%a2]1284
80000e60:	b7 12 02 20 	insert %d2,%d2,1,0,2
80000e64:	74 32       	st.w [%a3],%d2
}
80000e66:	1d 00 0d 00 	j 80000e80 <IfxVadc_Adc_initGroup+0x200>
    vadcG->QMR0.B.ENTR = 0; /* disable external trigger */
80000e6a:	8f a8 00 20 	sh %d2,%d8,10
80000e6e:	01 d2 00 26 	addsc.a %a2,%a13,%d2,0
80000e72:	d9 23 44 40 	lea %a3,[%a2]1284
80000e76:	19 22 44 40 	ld.w %d2,[%a2]1284
80000e7a:	8f 42 c0 21 	andn %d2,%d2,4
80000e7e:	74 32       	st.w [%a3],%d2
        if ((queueSlot->triggerConfig.triggerSource != IfxVadc_TriggerSource_15))
80000e80:	19 c2 00 10 	ld.w %d2,[%a12]64
80000e84:	8b f2 00 22 	eq %d2,%d2,15
80000e88:	df 02 1a 80 	jne %d2,0,80000ebc <IfxVadc_Adc_initGroup+0x23c>
            IfxVadc_setQueueSlotGatingConfig(vadcG, queueSlot->triggerConfig.gatingSource, queueSlot->triggerConfig.gatingMode);
80000e8c:	19 c5 3c 00 	ld.w %d5,[%a12]60
80000e90:	19 c4 04 10 	ld.w %d4,[%a12]68
    qctrl0.U           = vadcG->QCTRL0.U;
80000e94:	8f a8 00 20 	sh %d2,%d8,10
80000e98:	01 d2 00 26 	addsc.a %a2,%a13,%d2,0
80000e9c:	d9 23 40 40 	lea %a3,[%a2]1280
80000ea0:	19 22 40 40 	ld.w %d2,[%a2]1280
    qctrl0.B.GTWC      = 1;
80000ea4:	b7 12 81 2b 	insert %d2,%d2,1,23,1
    qctrl0.B.GTSEL     = gatingSource;
80000ea8:	37 52 04 28 	insert %d2,%d2,%d5,16,4
    vadcG->QCTRL0.U    = qctrl0.U;
80000eac:	74 32       	st.w [%a3],%d2
    vadcG->QMR0.B.ENGT = gatingMode;
80000eae:	d9 23 44 40 	lea %a3,[%a2]1284
80000eb2:	19 22 44 40 	ld.w %d2,[%a2]1284
80000eb6:	37 42 02 20 	insert %d2,%d2,%d4,0,2
80000eba:	74 32       	st.w [%a3],%d2
        IfxVadc_clearQueue(vadcG, (queueSlot->flushQueueAfterInit) ? 1 : 0);
80000ebc:	39 c3 38 00 	ld.bu %d3,[%a12]56
80000ec0:	8b 03 20 32 	ne %d3,%d3,0
    vadcG->QMR0.B.FLUSH = flushQueue;
80000ec4:	8f a8 00 20 	sh %d2,%d8,10
80000ec8:	01 d2 00 26 	addsc.a %a2,%a13,%d2,0
80000ecc:	d9 23 44 40 	lea %a3,[%a2]1284
80000ed0:	19 22 44 40 	ld.w %d2,[%a2]1284
80000ed4:	67 32 0a 20 	ins.t %d2,%d2,10,%d3,0
80000ed8:	74 32       	st.w [%a3],%d2
}
80000eda:	1d ff 50 ff 	j 80000d7a <IfxVadc_Adc_initGroup+0xfa>
        if (scanSlot->triggerConfig.triggerMode != IfxVadc_TriggerMode_noExternalTrigger)
80000ede:	19 c2 2c 00 	ld.w %d2,[%a12]44
80000ee2:	df 02 37 00 	jeq %d2,0,80000f50 <IfxVadc_Adc_initGroup+0x2d0>
    vadcG->ASMR.B.ENTR = 1; /* enable external trigger */
80000ee6:	8f a8 00 20 	sh %d2,%d8,10
80000eea:	01 d2 00 26 	addsc.a %a2,%a13,%d2,0
80000eee:	d9 23 64 40 	lea %a3,[%a2]1316
80000ef2:	19 22 64 40 	ld.w %d2,[%a2]1316
80000ef6:	b7 12 01 21 	insert %d2,%d2,1,2,1
80000efa:	74 32       	st.w [%a3],%d2
            IfxVadc_setScanSlotTriggerConfig(vadcG, scanSlot->triggerConfig.triggerMode, scanSlot->triggerConfig.triggerSource);
80000efc:	19 c5 2c 00 	ld.w %d5,[%a12]44
80000f00:	19 c4 24 00 	ld.w %d4,[%a12]36
    asctrl.U        = vadcG->ASCTRL.U;
80000f04:	d9 23 60 40 	lea %a3,[%a2]1312
80000f08:	19 22 60 40 	ld.w %d2,[%a2]1312
    asctrl.B.XTWC   = 1;
80000f0c:	b7 12 81 27 	insert %d2,%d2,1,15,1
    asctrl.B.XTMODE = triggerMode;
80000f10:	37 52 82 26 	insert %d2,%d2,%d5,13,2
    asctrl.B.XTSEL  = triggerSource;
80000f14:	37 42 04 24 	insert %d2,%d2,%d4,8,4
    vadcG->ASCTRL.U = asctrl.U;
80000f18:	74 32       	st.w [%a3],%d2
            if (scanSlot->triggerConfig.triggerSource == IfxVadc_TriggerSource_15)    /* if last input is used the trigger input selection is extend by Gating inputs */
80000f1a:	19 c2 24 00 	ld.w %d2,[%a12]36
80000f1e:	8b f2 20 22 	ne %d2,%d2,15
80000f22:	df 02 22 80 	jne %d2,0,80000f66 <IfxVadc_Adc_initGroup+0x2e6>
                IfxVadc_setScanSlotGatingConfig(vadcG, scanSlot->triggerConfig.gatingSource, IfxVadc_GatingMode_always);
80000f26:	19 c3 20 00 	ld.w %d3,[%a12]32
    asctrl.U           = vadcG->ASCTRL.U;
80000f2a:	8f a8 00 20 	sh %d2,%d8,10
80000f2e:	01 d2 00 26 	addsc.a %a2,%a13,%d2,0
80000f32:	54 32       	ld.w %d2,[%a3]
    asctrl.B.GTWC      = 1;
80000f34:	b7 12 81 2b 	insert %d2,%d2,1,23,1
    asctrl.B.GTSEL     = gatingSource;
80000f38:	37 32 04 28 	insert %d2,%d2,%d3,16,4
    vadcG->ASCTRL.U    = asctrl.U;
80000f3c:	74 32       	st.w [%a3],%d2
    vadcG->ASMR.B.ENGT = gatingMode;
80000f3e:	d9 23 64 40 	lea %a3,[%a2]1316
80000f42:	19 22 64 40 	ld.w %d2,[%a2]1316
80000f46:	b7 12 02 20 	insert %d2,%d2,1,0,2
80000f4a:	74 32       	st.w [%a3],%d2
}
80000f4c:	1d 00 0d 00 	j 80000f66 <IfxVadc_Adc_initGroup+0x2e6>
    vadcG->ASMR.B.ENTR = 0; /* disable external trigger */
80000f50:	8f a8 00 20 	sh %d2,%d8,10
80000f54:	01 d2 00 26 	addsc.a %a2,%a13,%d2,0
80000f58:	d9 23 64 40 	lea %a3,[%a2]1316
80000f5c:	19 22 64 40 	ld.w %d2,[%a2]1316
80000f60:	8f 42 c0 21 	andn %d2,%d2,4
80000f64:	74 32       	st.w [%a3],%d2
        if ((scanSlot->triggerConfig.triggerSource != IfxVadc_TriggerSource_15))
80000f66:	19 c2 24 00 	ld.w %d2,[%a12]36
80000f6a:	8b f2 00 22 	eq %d2,%d2,15
80000f6e:	df 02 1a 80 	jne %d2,0,80000fa2 <IfxVadc_Adc_initGroup+0x322>
            IfxVadc_setScanSlotGatingConfig(vadcG, scanSlot->triggerConfig.gatingSource, scanSlot->triggerConfig.gatingMode);
80000f72:	19 c5 20 00 	ld.w %d5,[%a12]32
80000f76:	19 c4 28 00 	ld.w %d4,[%a12]40
    asctrl.U           = vadcG->ASCTRL.U;
80000f7a:	8f a8 00 20 	sh %d2,%d8,10
80000f7e:	01 d2 00 26 	addsc.a %a2,%a13,%d2,0
80000f82:	d9 23 60 40 	lea %a3,[%a2]1312
80000f86:	19 22 60 40 	ld.w %d2,[%a2]1312
    asctrl.B.GTWC      = 1;
80000f8a:	b7 12 81 2b 	insert %d2,%d2,1,23,1
    asctrl.B.GTSEL     = gatingSource;
80000f8e:	37 52 04 28 	insert %d2,%d2,%d5,16,4
    vadcG->ASCTRL.U    = asctrl.U;
80000f92:	74 32       	st.w [%a3],%d2
    vadcG->ASMR.B.ENGT = gatingMode;
80000f94:	d9 23 64 40 	lea %a3,[%a2]1316
80000f98:	19 22 64 40 	ld.w %d2,[%a2]1316
80000f9c:	37 42 02 20 	insert %d2,%d2,%d4,0,2
80000fa0:	74 32       	st.w [%a3],%d2
        IfxVadc_setAutoScan(vadcG, scanSlot->autoscanEnabled ? 1 : 0);
80000fa2:	39 c3 1c 00 	ld.bu %d3,[%a12]28
80000fa6:	8b 03 20 32 	ne %d3,%d3,0
    vadcG->ASMR.B.SCAN = autoscanEnable;
80000faa:	8f a8 00 20 	sh %d2,%d8,10
80000fae:	01 d2 00 26 	addsc.a %a2,%a13,%d2,0
80000fb2:	d9 23 64 40 	lea %a3,[%a2]1316
80000fb6:	19 22 64 40 	ld.w %d2,[%a2]1316
80000fba:	67 32 04 20 	ins.t %d2,%d2,4,%d3,0
80000fbe:	74 32       	st.w [%a3],%d2
}
80000fc0:	1d ff e1 fe 	j 80000d82 <IfxVadc_Adc_initGroup+0x102>
        if (backgroundScanSlot->triggerConfig.triggerMode != IfxVadc_TriggerMode_noExternalTrigger)
80000fc4:	19 c2 24 10 	ld.w %d2,[%a12]100
80000fc8:	df 02 1e 00 	jeq %d2,0,80001004 <IfxVadc_Adc_initGroup+0x384>
    vadc->BRSMR.B.ENTR = 1; /* enable external trigger */
80000fcc:	d9 d2 04 80 	lea %a2,[%a13]516
80000fd0:	19 d2 04 80 	ld.w %d2,[%a13]516
80000fd4:	b7 12 01 21 	insert %d2,%d2,1,2,1
80000fd8:	74 22       	st.w [%a2],%d2
            IfxVadc_setBackgroundScanSlotTriggerConfig(vadc, backgroundScanSlot->triggerConfig.triggerMode, backgroundScanSlot->triggerConfig.triggerSource);
80000fda:	19 c5 24 10 	ld.w %d5,[%a12]100
80000fde:	19 c4 1c 10 	ld.w %d4,[%a12]92
    brsctrl.U        = vadc->BRSCTRL.U;
80000fe2:	d9 d2 00 80 	lea %a2,[%a13]512
80000fe6:	19 d2 00 80 	ld.w %d2,[%a13]512
    brsctrl.B.XTWC   = 1;
80000fea:	b7 12 81 27 	insert %d2,%d2,1,15,1
    brsctrl.B.XTMODE = triggerMode;
80000fee:	37 52 82 26 	insert %d2,%d2,%d5,13,2
    brsctrl.B.XTSEL  = triggerSource;
80000ff2:	37 42 04 24 	insert %d2,%d2,%d4,8,4
    vadc->BRSCTRL.U  = brsctrl.U;
80000ff6:	74 22       	st.w [%a2],%d2
            if (backgroundScanSlot->triggerConfig.triggerSource == IfxVadc_TriggerSource_15)    /* if last input is used the trigger input selection is extend by Gating inputs */
80000ff8:	19 c2 1c 10 	ld.w %d2,[%a12]92
80000ffc:	8b f2 20 22 	ne %d2,%d2,15
80001000:	df 02 29 00 	jeq %d2,0,80001052 <IfxVadc_Adc_initGroup+0x3d2>
        if ((backgroundScanSlot->triggerConfig.triggerSource != IfxVadc_TriggerSource_15))
80001004:	19 c2 1c 10 	ld.w %d2,[%a12]92
80001008:	8b f2 00 22 	eq %d2,%d2,15
8000100c:	df 02 16 80 	jne %d2,0,80001038 <IfxVadc_Adc_initGroup+0x3b8>
            IfxVadc_setBackgroundScanSlotGatingConfig(vadc, backgroundScanSlot->triggerConfig.gatingSource, backgroundScanSlot->triggerConfig.gatingMode);
80001010:	19 c5 18 10 	ld.w %d5,[%a12]88
80001014:	19 c4 20 10 	ld.w %d4,[%a12]96
    brsctrl.U          = vadc->BRSCTRL.U;
80001018:	d9 d2 00 80 	lea %a2,[%a13]512
8000101c:	19 d2 00 80 	ld.w %d2,[%a13]512
    brsctrl.B.GTWC     = 1;
80001020:	b7 12 81 2b 	insert %d2,%d2,1,23,1
    brsctrl.B.GTSEL    = gatingSource;
80001024:	37 52 04 28 	insert %d2,%d2,%d5,16,4
    vadc->BRSCTRL.U    = brsctrl.U;
80001028:	74 22       	st.w [%a2],%d2
    vadc->BRSMR.B.ENGT = gatingMode;
8000102a:	d9 d2 04 80 	lea %a2,[%a13]516
8000102e:	19 d2 04 80 	ld.w %d2,[%a13]516
80001032:	37 42 02 20 	insert %d2,%d2,%d4,0,2
80001036:	74 22       	st.w [%a2],%d2
        IfxVadc_setAutoBackgroundScan(vadc, backgroundScanSlot->autoBackgroundScanEnabled ? 1 : 0);
80001038:	39 c3 14 10 	ld.bu %d3,[%a12]84
8000103c:	8b 03 20 32 	ne %d3,%d3,0
    vadc->BRSMR.B.SCAN = autoBackgroundScanEnable;
80001040:	d9 d2 04 80 	lea %a2,[%a13]516
80001044:	19 d2 04 80 	ld.w %d2,[%a13]516
80001048:	67 32 04 20 	ins.t %d2,%d2,4,%d3,0
8000104c:	74 22       	st.w [%a2],%d2
}
8000104e:	1d ff 9e fe 	j 80000d8a <IfxVadc_Adc_initGroup+0x10a>
                IfxVadc_setBackgroundScanSlotGatingConfig(vadc, backgroundScanSlot->triggerConfig.gatingSource, IfxVadc_GatingMode_always);
80001052:	19 c3 18 10 	ld.w %d3,[%a12]88
    brsctrl.U          = vadc->BRSCTRL.U;
80001056:	d9 d2 00 80 	lea %a2,[%a13]512
8000105a:	19 d2 00 80 	ld.w %d2,[%a13]512
    brsctrl.B.GTWC     = 1;
8000105e:	b7 12 81 2b 	insert %d2,%d2,1,23,1
    brsctrl.B.GTSEL    = gatingSource;
80001062:	37 32 04 28 	insert %d2,%d2,%d3,16,4
    vadc->BRSCTRL.U    = brsctrl.U;
80001066:	74 22       	st.w [%a2],%d2
    vadc->BRSMR.B.ENGT = gatingMode;
80001068:	d9 d2 04 80 	lea %a2,[%a13]516
8000106c:	19 d2 04 80 	ld.w %d2,[%a13]516
80001070:	b7 12 02 20 	insert %d2,%d2,1,0,2
80001074:	74 22       	st.w [%a2],%d2
}
80001076:	1d ff c7 ff 	j 80001004 <IfxVadc_Adc_initGroup+0x384>
    IfxVadc_AnalogConverterMode convertMode = (config->master == groupIndex) ? IfxVadc_AnalogConverterMode_normalOperation : IfxVadc_AnalogConverterMode_off;
8000107a:	82 34       	mov %d4,3
8000107c:	1d ff 8c fe 	j 80000d94 <IfxVadc_Adc_initGroup+0x114>
80001080:	3b f0 0f 50 	mov %d5,255
80001084:	0b 54 90 51 	min.u %d5,%d4,%d5
    vadcG->ICLASS[inputClassNum].B.STCS = IfxVadc_calculateSampleTime(analogFrequency, sampleTime);
80001088:	8f 88 00 20 	sh %d2,%d8,8
8000108c:	42 62       	add %d2,%d6
8000108e:	1b 82 12 40 	addi %d4,%d2,296
80001092:	06 24       	sh %d4,2
80001094:	01 d4 00 26 	addsc.a %a2,%a13,%d4,0
80001098:	54 24       	ld.w %d4,[%a2]
8000109a:	37 54 05 40 	insert %d4,%d4,%d5,0,5
8000109e:	74 24       	st.w [%a2],%d4
    for (inputClassNum = 0; inputClassNum < IFXVADC_NUM_INPUTCLASSES; inputClassNum++)
800010a0:	c2 13       	add %d3,1
800010a2:	8f f3 0f 31 	and %d3,%d3,255
800010a6:	ff 23 29 80 	jge.u %d3,2,800010f8 <IfxVadc_Adc_initGroup+0x478>
    {
        /* configure Group input class registers */
        IfxVadc_setGroupResolution(vadcG, inputClassNum, config->inputClass[inputClassNum].resolution);
800010aa:	02 36       	mov %d6,%d3
800010ac:	1b 23 00 40 	addi %d4,%d3,2
800010b0:	06 34       	sh %d4,3
800010b2:	01 c4 00 26 	addsc.a %a2,%a12,%d4,0
800010b6:	54 25       	ld.w %d5,[%a2]
    vadcG->ICLASS[inputClassNum].B.CMS = resolution;
800010b8:	8f 88 00 20 	sh %d2,%d8,8
800010bc:	42 32       	add %d2,%d3
800010be:	1b 82 12 40 	addi %d4,%d2,296
800010c2:	06 24       	sh %d4,2
800010c4:	01 d4 00 26 	addsc.a %a2,%a13,%d4,0
800010c8:	54 24       	ld.w %d4,[%a2]
800010ca:	37 54 03 44 	insert %d4,%d4,%d5,8,3
800010ce:	74 24       	st.w [%a2],%d4
        /* Calculate Sample time ticks */
        IfxVadc_setGroupSampleTime(vadcG, inputClassNum, analogFrequency, config->inputClass[inputClassNum].sampleTime);
800010d0:	8f 33 00 40 	sh %d4,%d3,3
800010d4:	01 c4 00 26 	addsc.a %a2,%a12,%d4,0
800010d8:	19 24 0c 00 	ld.w %d4,[%a2]12
    ticks = (uint32)(sampleTime * analogFrequency) - 2;
800010dc:	4b c4 41 40 	mul.f %d4,%d4,%d12
800010e0:	4b 04 71 41 	ftouz %d4,%d4
800010e4:	c2 e4       	add %d4,-2
    if (ticks > 31)
800010e6:	8b 04 62 52 	lt.u %d5,%d4,32
800010ea:	df 05 cb ff 	jne %d5,0,80001080 <IfxVadc_Adc_initGroup+0x400>
        ticks = (ticks / 16) + 15;
800010ee:	06 c4       	sh %d4,-4
800010f0:	1b f4 00 40 	addi %d4,%d4,15
800010f4:	1d ff c6 ff 	j 80001080 <IfxVadc_Adc_initGroup+0x400>
    }

    IfxVadc_disableAccess(vadc, (IfxVadc_Protection)(IfxVadc_Protection_initGroup0 + groupIndex));
800010f8:	02 b4       	mov %d4,%d11
800010fa:	40 d4       	mov.aa %a4,%a13
800010fc:	6d ff 08 fb 	call 8000070c <IfxVadc_disableAccess>

    return status;
}
80001100:	82 02       	mov %d2,0
80001102:	00 90       	ret 

80001104 <IfxVadc_Adc_initGroupConfig>:


void IfxVadc_Adc_initGroupConfig(IfxVadc_Adc_GroupConfig *config, IfxVadc_Adc *vadc)
{
80001104:	40 ae       	mov.aa %a14,%sp
80001106:	40 4c       	mov.aa %a12,%a4
80001108:	80 58       	mov.d %d8,%a5
        .inputClass[0].sampleTime = 1.0e-6,                           /* Set sample time to 1us */
        .inputClass[1].resolution = IfxVadc_ChannelResolution_12bit,
        .inputClass[1].sampleTime = 1.0e-6,                           /* Set sample time to 1us */
    };

    *config                        = IfxVadc_Adc_defaultGroupConfig;
8000110a:	3b c0 07 50 	mov %d5,124
8000110e:	82 04       	mov %d4,0
80001110:	6d 00 fc 0e 	call 80002f08 <memset>
80001114:	7b 60 58 23 	movh %d2,13702
80001118:	1b d2 7b 23 	addi %d2,%d2,14269
8000111c:	59 c2 0c 00 	st.w [%a12]12,%d2
80001120:	59 c2 14 00 	st.w [%a12]20,%d2
80001124:	82 12       	mov %d2,1
80001126:	59 c2 30 00 	st.w [%a12]48,%d2
8000112a:	e9 c2 38 00 	st.b [%a12]56,%d2
8000112e:	59 c2 0c 10 	st.w [%a12]76,%d2
80001132:	59 c2 28 10 	st.w [%a12]104,%d2
    config->groupId                = IfxVadc_GroupId_0;
    config->module                 = vadc;
80001136:	74 c8       	st.w [%a12],%d8
    config->master                 = config->groupId;
    config->disablePostCalibration = FALSE;
}
80001138:	00 90       	ret 

8000113a <IfxVadc_Adc_initModule>:


IfxVadc_Status IfxVadc_Adc_initModule(IfxVadc_Adc *vadc, const IfxVadc_Adc_Config *config)
{
8000113a:	40 ae       	mov.aa %a14,%sp
8000113c:	40 5d       	mov.aa %a13,%a5
    IfxVadc_Status status  = IfxVadc_Status_noError;
    Ifx_VADC      *vadcSFR = config->vadc;
8000113e:	d4 5c       	ld.a %a12,[%a5]
    vadc->vadc = vadcSFR;
80001140:	f4 4c       	st.a [%a4],%a12
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
80001142:	6d 00 0f 06 	call 80001d60 <IfxScuWdt_getCpuWatchdogPassword>
80001146:	02 28       	mov %d8,%d2
    IfxScuWdt_clearCpuEndinit(passwd);
80001148:	02 24       	mov %d4,%d2
8000114a:	6d 00 a2 04 	call 80001a8e <IfxScuWdt_clearCpuEndinit>
    vadc->CLC.U = 0x00000000;
8000114e:	82 02       	mov %d2,0
80001150:	74 c2       	st.w [%a12],%d2
    IfxScuWdt_setCpuEndinit(passwd);
80001152:	02 84       	mov %d4,%d8
80001154:	6d 00 23 06 	call 80001d9a <IfxScuWdt_setCpuEndinit>
    float32        analogFrequency;
    uint8          inputClassNum, groupNum;

    /* Enable VADC kernel clock */
    IfxVadc_enableModule(vadcSFR);
    IfxVadc_selectPowerSupplyVoltage(vadcSFR, config->supplyVoltage);
80001158:	19 d4 24 00 	ld.w %d4,[%a13]36
8000115c:	40 c4       	mov.aa %a4,%a12
8000115e:	6d ff f5 fb 	call 80000948 <IfxVadc_selectPowerSupplyVoltage>

    /* Set Analog Frequency */
    if (IfxVadc_initializeFAdcI(vadcSFR, config->analogFrequency) == 0)
80001162:	19 d4 18 00 	ld.w %d4,[%a13]24
80001166:	4b 04 71 41 	ftouz %d4,%d4
8000116a:	40 c4       	mov.aa %a4,%a12
8000116c:	6d ff b4 fb 	call 800008d4 <IfxVadc_initializeFAdcI>
80001170:	df 02 04 80 	jne %d2,0,80001178 <IfxVadc_Adc_initModule+0x3e>
    {
        return IfxVadc_Status_notInitialised;
80001174:	82 12       	mov %d2,1
        // execute calibration
        IfxVadc_startupCalibration(vadcSFR);
    }

    return status;
}
80001176:	00 90       	ret 
    IfxVadc_initializeFAdcD(vadcSFR, config->digitalFrequency);
80001178:	19 d4 14 00 	ld.w %d4,[%a13]20
8000117c:	4b 04 71 41 	ftouz %d4,%d4
80001180:	40 c4       	mov.aa %a4,%a12
80001182:	6d ff 92 fb 	call 800008a6 <IfxVadc_initializeFAdcD>
    analogFrequency = IfxVadc_getAdcAnalogFrequency(vadcSFR);
80001186:	40 c4       	mov.aa %a4,%a12
80001188:	6d ff 31 fb 	call 800007ea <IfxVadc_getAdcAnalogFrequency>
    for (inputClassNum = 0; inputClassNum < IFXVADC_NUM_GLOBAL_INPUTCLASSES; inputClassNum++)
8000118c:	82 03       	mov %d3,0
8000118e:	1d 00 12 00 	j 800011b2 <IfxVadc_Adc_initModule+0x78>
80001192:	3b f0 0f 50 	mov %d5,255
80001196:	0b 54 90 51 	min.u %d5,%d4,%d5
    vadc->GLOBICLASS[inputClassNum].B.STCS = IfxVadc_calculateSampleTime(analogFrequency, sampleTime);
8000119a:	1b 86 02 40 	addi %d4,%d6,40
8000119e:	06 24       	sh %d4,2
800011a0:	01 c4 00 26 	addsc.a %a2,%a12,%d4,0
800011a4:	54 24       	ld.w %d4,[%a2]
800011a6:	37 54 05 40 	insert %d4,%d4,%d5,0,5
800011aa:	74 24       	st.w [%a2],%d4
800011ac:	c2 13       	add %d3,1
800011ae:	8f f3 0f 31 	and %d3,%d3,255
800011b2:	ff 23 26 80 	jge.u %d3,2,800011fe <IfxVadc_Adc_initModule+0xc4>
        IfxVadc_setGlobalResolution(vadcSFR, inputClassNum, config->globalInputClass[inputClassNum].resolution);
800011b6:	02 36       	mov %d6,%d3
800011b8:	1b 13 00 40 	addi %d4,%d3,1
800011bc:	06 34       	sh %d4,3
800011be:	01 d4 00 26 	addsc.a %a2,%a13,%d4,0
800011c2:	54 25       	ld.w %d5,[%a2]
    vadc->GLOBICLASS[inputClassNum].B.CMS = resolution;
800011c4:	1b 83 02 40 	addi %d4,%d3,40
800011c8:	06 24       	sh %d4,2
800011ca:	01 c4 00 26 	addsc.a %a2,%a12,%d4,0
800011ce:	54 24       	ld.w %d4,[%a2]
800011d0:	37 54 03 44 	insert %d4,%d4,%d5,8,3
800011d4:	74 24       	st.w [%a2],%d4
        IfxVadc_setGlobalSampleTime(vadcSFR, inputClassNum, analogFrequency, config->globalInputClass[inputClassNum].sampleTime);
800011d6:	8f 33 00 40 	sh %d4,%d3,3
800011da:	01 d4 00 26 	addsc.a %a2,%a13,%d4,0
800011de:	19 24 04 00 	ld.w %d4,[%a2]4
    ticks = (uint32)(sampleTime * analogFrequency) - 2;
800011e2:	4b 24 41 40 	mul.f %d4,%d4,%d2
800011e6:	4b 04 71 41 	ftouz %d4,%d4
800011ea:	c2 e4       	add %d4,-2
    if (ticks > 31)
800011ec:	8b 04 62 52 	lt.u %d5,%d4,32
800011f0:	df 05 d1 ff 	jne %d5,0,80001192 <IfxVadc_Adc_initModule+0x58>
        ticks = (ticks / 16) + 15;
800011f4:	06 c4       	sh %d4,-4
800011f6:	1b f4 00 40 	addi %d4,%d4,15
800011fa:	1d ff cc ff 	j 80001192 <IfxVadc_Adc_initModule+0x58>
    if (config->startupCalibration == TRUE)
800011fe:	39 d2 20 00 	ld.bu %d2,[%a13]32
80001202:	df 12 23 00 	jeq %d2,1,80001248 <IfxVadc_Adc_initModule+0x10e>
    return status;
80001206:	82 02       	mov %d2,0
80001208:	00 90       	ret 
            IfxVadc_enableAccess(vadcSFR, (IfxVadc_Protection)(IfxVadc_Protection_initGroup0 + groupNum));
8000120a:	1b 08 01 90 	addi %d9,%d8,16
8000120e:	02 94       	mov %d4,%d9
80001210:	40 c4       	mov.aa %a4,%a12
80001212:	6d ff a0 fa 	call 80000752 <IfxVadc_enableAccess>
    vadcG->ARBCFG.B.ANONC = analogConverterMode;
80001216:	8f a8 00 20 	sh %d2,%d8,10
8000121a:	01 c2 00 26 	addsc.a %a2,%a12,%d2,0
8000121e:	d9 23 40 20 	lea %a3,[%a2]1152
80001222:	19 22 40 20 	ld.w %d2,[%a2]1152
80001226:	b7 32 02 20 	insert %d2,%d2,3,0,2
8000122a:	74 32       	st.w [%a3],%d2
            IfxVadc_disableAccess(vadcSFR, (IfxVadc_Protection)(IfxVadc_Protection_initGroup0 + groupNum));
8000122c:	02 94       	mov %d4,%d9
8000122e:	40 c4       	mov.aa %a4,%a12
80001230:	6d ff 6e fa 	call 8000070c <IfxVadc_disableAccess>
        for (groupNum = 0; groupNum < IFXVADC_NUM_ADC_GROUPS; groupNum++)
80001234:	c2 18       	add %d8,1
80001236:	8f f8 0f 81 	and %d8,%d8,255
8000123a:	bf 88 e8 ff 	jlt.u %d8,8,8000120a <IfxVadc_Adc_initModule+0xd0>
        IfxVadc_startupCalibration(vadcSFR);
8000123e:	40 c4       	mov.aa %a4,%a12
80001240:	6d ff da fb 	call 800009f4 <IfxVadc_startupCalibration>
    return status;
80001244:	82 02       	mov %d2,0
80001246:	00 90       	ret 
        for (groupNum = 0; groupNum < IFXVADC_NUM_ADC_GROUPS; groupNum++)
80001248:	82 08       	mov %d8,0
8000124a:	1d ff f8 ff 	j 8000123a <IfxVadc_Adc_initModule+0x100>

8000124e <IfxVadc_Adc_initModuleConfig>:


void IfxVadc_Adc_initModuleConfig(IfxVadc_Adc_Config *config, Ifx_VADC *vadc)
{
8000124e:	40 ae       	mov.aa %a14,%sp
80001250:	40 4c       	mov.aa %a12,%a4
80001252:	40 54       	mov.aa %a4,%a5
    config->vadc                           = vadc;
80001254:	f4 c5       	st.a [%a12],%a5
    config->analogFrequency                = IFXVADC_DEFAULT_ANALOG_FREQ;
80001256:	7b 90 b9 24 	movh %d2,19353
8000125a:	1b 02 68 29 	addi %d2,%d2,-27008
8000125e:	59 c2 18 00 	st.w [%a12]24,%d2

    config->digitalFrequency               = IfxVadc_getAdcDigitalFrequency(vadc);
80001262:	6d ff d2 fa 	call 80000806 <IfxVadc_getAdcDigitalFrequency>
80001266:	59 c2 14 00 	st.w [%a12]20,%d2
    config->moduleFrequency                = IfxScuCcu_getSpbFrequency();
8000126a:	6d 00 29 02 	call 800016bc <IfxScuCcu_getSpbFrequency>
8000126e:	59 c2 1c 00 	st.w [%a12]28,%d2
    config->globalInputClass[0].resolution = IfxVadc_ChannelResolution_12bit;
80001272:	82 02       	mov %d2,0
80001274:	59 c2 08 00 	st.w [%a12]8,%d2
    config->globalInputClass[0].sampleTime = 1.0e-6;
80001278:	7b 60 58 33 	movh %d3,13702
8000127c:	1b d3 7b 33 	addi %d3,%d3,14269
80001280:	59 c3 04 00 	st.w [%a12]4,%d3
    config->globalInputClass[1].resolution = IfxVadc_ChannelResolution_12bit;
80001284:	59 c2 10 00 	st.w [%a12]16,%d2
    config->globalInputClass[1].sampleTime = 1.0e-6;
80001288:	59 c3 0c 00 	st.w [%a12]12,%d3
    config->startupCalibration             = FALSE;
8000128c:	e9 c2 20 00 	st.b [%a12]32,%d2
    config->supplyVoltage                  = IfxVadc_LowSupplyVoltageSelect_5V;
80001290:	59 c2 24 00 	st.w [%a12]36,%d2
}
80001294:	00 90       	ret 

80001296 <IfxStm_clearCompareFlag>:
/******************************************************************************/
/*-------------------------Function Implementations---------------------------*/
/******************************************************************************/

void IfxStm_clearCompareFlag(Ifx_STM *stm, IfxStm_Comparator comparator)
{
80001296:	40 ae       	mov.aa %a14,%sp
    if (comparator == IfxStm_Comparator_0)
80001298:	df 04 0a 80 	jne %d4,0,800012ac <IfxStm_clearCompareFlag+0x16>
    {
        stm->ISCR.B.CMP0IRR = 1U;
8000129c:	d9 42 00 10 	lea %a2,[%a4]64
800012a0:	19 42 00 10 	ld.w %d2,[%a4]64
800012a4:	b7 12 01 20 	insert %d2,%d2,1,0,1
800012a8:	74 22       	st.w [%a2],%d2
800012aa:	00 90       	ret 
    }
    else if (comparator == IfxStm_Comparator_1)
800012ac:	df 14 03 00 	jeq %d4,1,800012b2 <IfxStm_clearCompareFlag+0x1c>
    {
        stm->ISCR.B.CMP1IRR = 1U;
    }
}
800012b0:	00 90       	ret 
        stm->ISCR.B.CMP1IRR = 1U;
800012b2:	d9 42 00 10 	lea %a2,[%a4]64
800012b6:	19 42 00 10 	ld.w %d2,[%a4]64
800012ba:	b7 12 01 21 	insert %d2,%d2,1,2,1
800012be:	74 22       	st.w [%a2],%d2
}
800012c0:	1d ff f8 ff 	j 800012b0 <IfxStm_clearCompareFlag+0x1a>

800012c4 <IfxStm_enableComparatorInterrupt>:
    IfxScuWdt_setCpuEndinit(passwd);
}


void IfxStm_enableComparatorInterrupt(Ifx_STM *stm, IfxStm_Comparator comparator)
{
800012c4:	40 ae       	mov.aa %a14,%sp
    if (comparator == IfxStm_Comparator_0)
800012c6:	df 04 0a 80 	jne %d4,0,800012da <IfxStm_enableComparatorInterrupt+0x16>
    {
        stm->ICR.B.CMP0EN = 1U;
800012ca:	d9 42 3c 00 	lea %a2,[%a4]60
800012ce:	19 42 3c 00 	ld.w %d2,[%a4]60
800012d2:	b7 12 01 20 	insert %d2,%d2,1,0,1
800012d6:	74 22       	st.w [%a2],%d2
800012d8:	00 90       	ret 
    }
    else if (comparator == IfxStm_Comparator_1)
800012da:	df 14 03 00 	jeq %d4,1,800012e0 <IfxStm_enableComparatorInterrupt+0x1c>
    {
        stm->ICR.B.CMP1EN = 1U;
    }
}
800012de:	00 90       	ret 
        stm->ICR.B.CMP1EN = 1U;
800012e0:	d9 42 3c 00 	lea %a2,[%a4]60
800012e4:	19 42 3c 00 	ld.w %d2,[%a4]60
800012e8:	b7 12 01 22 	insert %d2,%d2,1,4,1
800012ec:	74 22       	st.w [%a2],%d2
}
800012ee:	1d ff f8 ff 	j 800012de <IfxStm_enableComparatorInterrupt+0x1a>

800012f2 <IfxStm_enableOcdsSuspend>:


void IfxStm_enableOcdsSuspend(Ifx_STM *stm)
{
800012f2:	40 ae       	mov.aa %a14,%sp
    Ifx_STM_OCS ocs = stm->OCS;
800012f4:	d9 42 28 30 	lea %a2,[%a4]232
800012f8:	19 42 28 30 	ld.w %d2,[%a4]232

    /* Only if OCDS is enabled write into the OCS register */
    if (MODULE_CBS.OSTATE.B.OEN == 1U)
800012fc:	85 f3 40 20 	ld.w %d3,f0000480 <_SMALL_DATA4_+0x5fff8480>
80001300:	6f 03 03 80 	jnz.t %d3,0,80001306 <IfxStm_enableOcdsSuspend+0x14>
        ocs.B.SUS_P      = 1;
        ocs.B.SUS        = 2;
        stm->OCS         = ocs;
        stm->OCS.B.SUS_P = 0;
    }
}
80001304:	00 90       	ret 
        ocs.B.SUS_P      = 1;
80001306:	b7 12 01 2e 	insert %d2,%d2,1,28,1
        ocs.B.SUS        = 2;
8000130a:	b7 22 04 2c 	insert %d2,%d2,2,24,4
        stm->OCS         = ocs;
8000130e:	74 22       	st.w [%a2],%d2
        stm->OCS.B.SUS_P = 0;
80001310:	54 22       	ld.w %d2,[%a2]
80001312:	b7 02 01 2e 	insert %d2,%d2,0,28,1
80001316:	74 22       	st.w [%a2],%d2
}
80001318:	1d ff f6 ff 	j 80001304 <IfxStm_enableOcdsSuspend+0x12>

8000131c <IfxStm_getIndex>:
    return module;
}


IfxStm_Index IfxStm_getIndex(Ifx_STM *stm)
{
8000131c:	40 ae       	mov.aa %a14,%sp
    uint32       index;
    IfxStm_Index result;

    result = IfxStm_Index_none;

    for (index = 0; index < IFXSTM_NUM_MODULES; index++)
8000131e:	82 02       	mov %d2,0
80001320:	1d 00 03 00 	j 80001326 <IfxStm_getIndex+0xa>
80001324:	c2 12       	add %d2,1
80001326:	ff 32 18 80 	jge.u %d2,3,80001356 <IfxStm_getIndex+0x3a>
    {
        if (IfxStm_cfg_indexMap[index].module == stm)
8000132a:	8f 32 00 30 	sh %d3,%d2,3
8000132e:	91 00 00 28 	movh.a %a2,32768
80001332:	d9 22 2c 80 	lea %a2,[%a2]556 <8000022c <IfxStm_cfg_indexMap>>
80001336:	01 23 00 26 	addsc.a %a2,%a2,%d3,0
8000133a:	54 23       	ld.w %d3,[%a2]
8000133c:	80 44       	mov.d %d4,%a4
8000133e:	5f 43 f3 ff 	jne %d3,%d4,80001324 <IfxStm_getIndex+0x8>
        {
            result = (IfxStm_Index)IfxStm_cfg_indexMap[index].index;
80001342:	06 32       	sh %d2,3
80001344:	91 00 00 28 	movh.a %a2,32768
80001348:	d9 22 2c 80 	lea %a2,[%a2]556 <8000022c <IfxStm_cfg_indexMap>>
8000134c:	01 22 00 26 	addsc.a %a2,%a2,%d2,0
80001350:	19 22 04 00 	ld.w %d2,[%a2]4
            break;
80001354:	00 90       	ret 
    result = IfxStm_Index_none;
80001356:	82 f2       	mov %d2,-1
        }
    }

    return result;
}
80001358:	00 90       	ret 

8000135a <IfxStm_initCompare>:
    return comparator == IfxStm_Comparator_0 ? &MODULE_SRC.STM.STM[index].SR0 : &MODULE_SRC.STM.STM[index].SR1;
}


boolean IfxStm_initCompare(Ifx_STM *stm, const IfxStm_CompareConfig *config)
{
8000135a:	40 ae       	mov.aa %a14,%sp
8000135c:	40 4d       	mov.aa %a13,%a4
8000135e:	40 5c       	mov.aa %a12,%a5
    sint32        index;
    boolean       result;
    Ifx_STM_CMCON comcon = stm->CMCON;
80001360:	19 42 38 00 	ld.w %d2,[%a4]56
    Ifx_STM_ICR   icr    = stm->ICR;
80001364:	19 43 3c 00 	ld.w %d3,[%a4]60

    if (config->comparator == 0)
80001368:	54 54       	ld.w %d4,[%a5]
8000136a:	df 04 82 80 	jne %d4,0,8000146e <IfxStm_initCompare+0x114>
    {
        comcon.B.MSIZE0  = config->compareSize;
8000136e:	19 54 0c 00 	ld.w %d4,[%a5]12
80001372:	37 42 05 20 	insert %d2,%d2,%d4,0,5
        comcon.B.MSTART0 = config->compareOffset;
80001376:	19 54 08 00 	ld.w %d4,[%a5]8
8000137a:	37 42 05 24 	insert %d2,%d2,%d4,8,5
        icr.B.CMP0OS     = config->comparatorInterrupt;
8000137e:	19 54 04 00 	ld.w %d4,[%a5]4
80001382:	67 43 02 30 	ins.t %d3,%d3,2,%d4,0
        result           = TRUE;
80001386:	82 18       	mov %d8,1
    {
        /*Invalid value */
        result = FALSE;
    }

    stm->ICR.U   = icr.U;
80001388:	59 d3 3c 00 	st.w [%a13]60,%d3
    stm->CMCON.U = comcon.U;
8000138c:	59 d2 38 00 	st.w [%a13]56,%d2

    /* configure interrupt */
    index = IfxStm_getIndex(stm);
80001390:	40 d4       	mov.aa %a4,%a13
80001392:	6d ff c5 ff 	call 8000131c <IfxStm_getIndex>

    if (config->triggerPriority > 0)
80001396:	b9 c3 14 00 	ld.hu %d3,[%a12]20
8000139a:	df 03 20 00 	jeq %d3,0,800013da <IfxStm_initCompare+0x80>
    {
        volatile Ifx_SRC_SRCR *srcr;

        if (config->comparatorInterrupt == IfxStm_ComparatorInterrupt_ir0)
8000139e:	19 c4 04 00 	ld.w %d4,[%a12]4
800013a2:	df 04 7a 80 	jne %d4,0,80001496 <IfxStm_initCompare+0x13c>
        {
            srcr = &(MODULE_SRC.STM.STM[index].SR0);
800013a6:	06 32       	sh %d2,3
800013a8:	7b 40 00 4f 	movh %d4,61444
800013ac:	1b 04 49 48 	addi %d4,%d4,-31600
800013b0:	60 42       	mov.a %a2,%d4
800013b2:	01 22 00 26 	addsc.a %a2,%a2,%d2,0
        else
        {
            srcr = &(MODULE_SRC.STM.STM[index].SR1);
        }

        IfxSrc_init(srcr, config->typeOfService, config->triggerPriority);
800013b6:	19 c4 18 00 	ld.w %d4,[%a12]24
    src->B.SRPN = priority;
800013ba:	54 22       	ld.w %d2,[%a2]
800013bc:	37 32 08 20 	insert %d2,%d2,%d3,0,8
800013c0:	74 22       	st.w [%a2],%d2
    src->B.TOS  = typOfService;
800013c2:	54 22       	ld.w %d2,[%a2]
800013c4:	37 42 82 25 	insert %d2,%d2,%d4,11,2
800013c8:	74 22       	st.w [%a2],%d2
    src->B.CLRR = 1;
800013ca:	54 22       	ld.w %d2,[%a2]
800013cc:	b7 12 81 2c 	insert %d2,%d2,1,25,1
800013d0:	74 22       	st.w [%a2],%d2
    src->B.SRE = 1;
800013d2:	54 22       	ld.w %d2,[%a2]
800013d4:	b7 12 01 25 	insert %d2,%d2,1,10,1
800013d8:	74 22       	st.w [%a2],%d2
        IfxSrc_enable(srcr);
    }

    /*Configure the comparator ticks to current value to avoid any wrong triggering*/
    stm->CMP[config->comparator].U = IfxStm_getOffsetTimer(stm, (uint8)config->compareOffset);
800013da:	39 c5 08 00 	ld.bu %d5,[%a12]8

IFX_INLINE uint64 IfxStm_get(Ifx_STM *stm)
{
    uint64 result;

    result  = stm->TIM0.U;
800013de:	19 d6 10 00 	ld.w %d6,[%a13]16
    result |= ((uint64)stm->CAP.U) << 32;
800013e2:	19 d2 2c 00 	ld.w %d2,[%a13]44
800013e6:	8f 06 40 41 	or %d4,%d6,0
800013ea:	02 23       	mov %d3,%d2
{
    uint64 now;

    now = IfxStm_get(stm);

    return (uint32)(now >> offset);
800013ec:	8b 05 82 22 	ge %d2,%d5,32
800013f0:	2b 34 50 42 	seln %d4,%d2,%d4,%d3
800013f4:	ab 03 a0 32 	seln %d3,%d2,%d3,0
800013f8:	8f f5 01 21 	and %d2,%d5,31
800013fc:	8b 02 02 51 	rsub %d5,%d2,32
80001400:	17 43 80 35 	dextr %d3,%d3,%d4,%d5
80001404:	2b 43 40 32 	sel %d3,%d2,%d3,%d4
80001408:	54 c2       	ld.w %d2,[%a12]
8000140a:	1b c2 00 20 	addi %d2,%d2,12
8000140e:	06 22       	sh %d2,2
80001410:	01 d2 00 26 	addsc.a %a2,%a13,%d2,0
80001414:	74 23       	st.w [%a2],%d3

    /* clear the interrupt flag of the selected comparator before enabling the interrupt */
    /* this is to avaoid the unneccesary interrupt for the compare match of reset values of the registers */
    IfxStm_clearCompareFlag(stm, config->comparator);
80001416:	54 c4       	ld.w %d4,[%a12]
80001418:	40 d4       	mov.aa %a4,%a13
8000141a:	6d ff 3e ff 	call 80001296 <IfxStm_clearCompareFlag>
    /* enable the interrupt for the selected comparator */
    IfxStm_enableComparatorInterrupt(stm, config->comparator);
8000141e:	54 c4       	ld.w %d4,[%a12]
80001420:	40 d4       	mov.aa %a4,%a13
80001422:	6d ff 51 ff 	call 800012c4 <IfxStm_enableComparatorInterrupt>

    /*Configure the comparator ticks */
    stm->CMP[config->comparator].U = IfxStm_getOffsetTimer(stm, (uint8)config->compareOffset) + config->ticks;
80001426:	39 c5 08 00 	ld.bu %d5,[%a12]8
    result  = stm->TIM0.U;
8000142a:	19 d6 10 00 	ld.w %d6,[%a13]16
    result |= ((uint64)stm->CAP.U) << 32;
8000142e:	19 d2 2c 00 	ld.w %d2,[%a13]44
80001432:	8f 06 40 41 	or %d4,%d6,0
80001436:	02 23       	mov %d3,%d2
    return (uint32)(now >> offset);
80001438:	8b 05 82 22 	ge %d2,%d5,32
8000143c:	2b 34 50 42 	seln %d4,%d2,%d4,%d3
80001440:	ab 03 a0 32 	seln %d3,%d2,%d3,0
80001444:	8f f5 01 21 	and %d2,%d5,31
80001448:	8b 02 02 51 	rsub %d5,%d2,32
8000144c:	17 43 80 35 	dextr %d3,%d3,%d4,%d5
80001450:	2b 43 40 32 	sel %d3,%d2,%d3,%d4
80001454:	02 34       	mov %d4,%d3
80001456:	19 c3 10 00 	ld.w %d3,[%a12]16
8000145a:	54 c2       	ld.w %d2,[%a12]
8000145c:	42 43       	add %d3,%d4
8000145e:	1b c2 00 20 	addi %d2,%d2,12
80001462:	06 22       	sh %d2,2
80001464:	01 d2 00 d6 	addsc.a %a13,%a13,%d2,0
80001468:	74 d3       	st.w [%a13],%d3

    return result;
}
8000146a:	02 82       	mov %d2,%d8
8000146c:	00 90       	ret 
    else if (config->comparator == 1)
8000146e:	df 14 05 00 	jeq %d4,1,80001478 <IfxStm_initCompare+0x11e>
        result = FALSE;
80001472:	82 08       	mov %d8,0
80001474:	1d ff 8a ff 	j 80001388 <IfxStm_initCompare+0x2e>
        comcon.B.MSIZE1  = config->compareSize;
80001478:	19 54 0c 00 	ld.w %d4,[%a5]12
8000147c:	37 42 05 28 	insert %d2,%d2,%d4,16,5
        comcon.B.MSTART1 = config->compareOffset;
80001480:	19 54 08 00 	ld.w %d4,[%a5]8
80001484:	37 42 05 2c 	insert %d2,%d2,%d4,24,5
        icr.B.CMP1OS     = config->comparatorInterrupt;
80001488:	19 54 04 00 	ld.w %d4,[%a5]4
8000148c:	67 43 06 30 	ins.t %d3,%d3,6,%d4,0
        result           = TRUE;
80001490:	82 18       	mov %d8,1
80001492:	1d ff 7b ff 	j 80001388 <IfxStm_initCompare+0x2e>
            srcr = &(MODULE_SRC.STM.STM[index].SR1);
80001496:	06 32       	sh %d2,3
80001498:	c2 42       	add %d2,4
8000149a:	7b 40 00 4f 	movh %d4,61444
8000149e:	1b 04 49 48 	addi %d4,%d4,-31600
800014a2:	60 42       	mov.a %a2,%d4
800014a4:	01 22 00 26 	addsc.a %a2,%a2,%d2,0
800014a8:	1d ff 87 ff 	j 800013b6 <IfxStm_initCompare+0x5c>

800014ac <IfxStm_initCompareConfig>:


void IfxStm_initCompareConfig(IfxStm_CompareConfig *config)
{
800014ac:	40 ae       	mov.aa %a14,%sp
    config->comparator          = IfxStm_Comparator_0;
800014ae:	82 02       	mov %d2,0
800014b0:	74 42       	st.w [%a4],%d2
    config->compareOffset       = IfxStm_ComparatorOffset_0;
800014b2:	59 42 08 00 	st.w [%a4]8,%d2
    config->compareSize         = IfxStm_ComparatorSize_32Bits;
800014b6:	3b f0 01 30 	mov %d3,31
800014ba:	59 43 0c 00 	st.w [%a4]12,%d3
    config->comparatorInterrupt = IfxStm_ComparatorInterrupt_ir0;     /*User must select the interrupt output */
800014be:	59 42 04 00 	st.w [%a4]4,%d2
    config->ticks               = 0xFFFFFFFF;
800014c2:	82 f3       	mov %d3,-1
800014c4:	59 43 10 00 	st.w [%a4]16,%d3
    config->triggerPriority     = 0;
800014c8:	f9 42 14 00 	st.h [%a4]20,%d2
    config->typeOfService       = IfxSrc_Tos_cpu0;
800014cc:	59 42 18 00 	st.w [%a4]24,%d2
}
800014d0:	00 90       	ret 

800014d2 <IfxScuCcu_isOscillatorStable>:
    *cfg = IfxScuCcu_defaultErayPllConfig;
}


IFX_STATIC boolean IfxScuCcu_isOscillatorStable(void)
{
800014d2:	40 ae       	mov.aa %a14,%sp
    sint32  TimeoutCtr = IFXSCUCCU_OSC_STABLECHK_TIME;
    boolean status     = 0;

    uint16  endinitPw  = IfxScuWdt_getCpuWatchdogPassword();
800014d4:	6d 00 46 04 	call 80001d60 <IfxScuWdt_getCpuWatchdogPassword>
800014d8:	02 28       	mov %d8,%d2

    /* Mode External Crystal / Ceramic Resonator Mode and External Input Clock.
     * The oscillator Power-Saving Mode is not entered
     */
    SCU_OSCCON.B.MODE = 0U;
800014da:	91 30 00 2f 	movh.a %a2,61443
800014de:	d9 22 10 06 	lea %a2,[%a2]24592 <f0036010 <_SMALL_DATA4_+0x6002e010>>
800014e2:	54 23       	ld.w %d3,[%a2]
800014e4:	8f 03 c6 31 	andn %d3,%d3,96
800014e8:	74 23       	st.w [%a2],%d3

    /* OSCVAL  defines the divider value that generates  the reference clock
     *  that is supervised by the oscillator watchdog.
     *  fOSC / (OSCVAL + 1) ~ 2.5Mhz  => OSCVAL = (fOSC / 2.5Mhz) - 1 */

    SCU_OSCCON.B.OSCVAL = ((uint32)IfxScuCcu_xtalFrequency / 2500000) - 1;
800014ea:	91 00 00 36 	movh.a %a3,24576
800014ee:	19 33 00 00 	ld.w %d3,[%a3]0 <60000000 <IfxScuCcu_xtalFrequency>>
800014f2:	7b 00 b6 26 	movh %d2,27488
800014f6:	1b b2 a6 2c 	addi %d2,%d2,-13717
800014fa:	73 23 68 20 	mul.u %e2,%d3,%d2
800014fe:	8f c3 1e 20 	sh %d2,%d3,-20
80001502:	c2 f2       	add %d2,-1
80001504:	54 23       	ld.w %d3,[%a2]
80001506:	37 23 05 38 	insert %d3,%d3,%d2,16,5
8000150a:	74 23       	st.w [%a2],%d3

    /* The Oscillator Watchdog of the PLL is cleared and restarted */
    SCU_OSCCON.B.OSCRES = 1U;
8000150c:	54 23       	ld.w %d3,[%a2]
8000150e:	b7 13 01 31 	insert %d3,%d3,1,2,1
80001512:	74 23       	st.w [%a2],%d3
    sint32  TimeoutCtr = IFXSCUCCU_OSC_STABLECHK_TIME;
80001514:	3b 00 28 30 	mov %d3,640

    /* wait until PLLLV and PLLHV flags are set */
    while ((SCU_OSCCON.B.PLLLV == 0) || (SCU_OSCCON.B.PLLHV == 0))
80001518:	1d 00 05 00 	j 80001522 <IfxScuCcu_isOscillatorStable+0x50>
    {
        TimeoutCtr--;
8000151c:	c2 f3       	add %d3,-1

        if (TimeoutCtr == 0)
8000151e:	df 03 25 00 	jeq %d3,0,80001568 <IfxScuCcu_isOscillatorStable+0x96>
    while ((SCU_OSCCON.B.PLLLV == 0) || (SCU_OSCCON.B.PLLHV == 0))
80001522:	91 30 00 2f 	movh.a %a2,61443
80001526:	d9 22 10 06 	lea %a2,[%a2]24592 <f0036010 <_SMALL_DATA4_+0x6002e010>>
8000152a:	54 25       	ld.w %d5,[%a2]
8000152c:	6f 15 f8 7f 	jz.t %d5,1,8000151c <IfxScuCcu_isOscillatorStable+0x4a>
80001530:	54 25       	ld.w %d5,[%a2]
80001532:	6f 85 f5 7f 	jz.t %d5,8,8000151c <IfxScuCcu_isOscillatorStable+0x4a>
    boolean status     = 0;
80001536:	82 09       	mov %d9,0
        }
    }

    {
        /* clear and then set SMU trap (oscillator watchdog and unlock detection) */
        IfxScuWdt_clearCpuEndinit(endinitPw);
80001538:	02 84       	mov %d4,%d8
8000153a:	6d 00 aa 02 	call 80001a8e <IfxScuWdt_clearCpuEndinit>
        SCU_TRAPCLR.B.SMUT = 1U;    /* TODO Can this be removed? */
8000153e:	91 30 00 2f 	movh.a %a2,61443
80001542:	d9 22 2c 46 	lea %a2,[%a2]24876 <f003612c <_SMALL_DATA4_+0x6002e12c>>
80001546:	54 23       	ld.w %d3,[%a2]
80001548:	b7 13 81 31 	insert %d3,%d3,1,3,1
8000154c:	74 23       	st.w [%a2],%d3
        SCU_TRAPDIS.B.SMUT = 1U;    /* TODO Can this be removed? */
8000154e:	91 30 00 2f 	movh.a %a2,61443
80001552:	d9 22 30 46 	lea %a2,[%a2]24880 <f0036130 <_SMALL_DATA4_+0x6002e130>>
80001556:	54 23       	ld.w %d3,[%a2]
80001558:	b7 13 81 31 	insert %d3,%d3,1,3,1
8000155c:	74 23       	st.w [%a2],%d3
        IfxScuWdt_setCpuEndinit(endinitPw);
8000155e:	02 84       	mov %d4,%d8
80001560:	6d 00 1d 04 	call 80001d9a <IfxScuWdt_setCpuEndinit>
    }

    return status;
}
80001564:	02 92       	mov %d2,%d9
80001566:	00 90       	ret 
            status = 1;
80001568:	82 19       	mov %d9,1
8000156a:	1d ff e7 ff 	j 80001538 <IfxScuCcu_isOscillatorStable+0x66>

8000156e <IfxScuCcu_getOscFrequency>:
{
8000156e:	40 ae       	mov.aa %a14,%sp
    if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
80001570:	91 30 00 2f 	movh.a %a2,61443
80001574:	d9 22 34 06 	lea %a2,[%a2]24628 <f0036034 <_SMALL_DATA4_+0x6002e034>>
80001578:	54 22       	ld.w %d2,[%a2]
8000157a:	37 02 62 2e 	extr.u %d2,%d2,28,2
8000157e:	df 02 10 00 	jeq %d2,0,8000159e <IfxScuCcu_getOscFrequency+0x30>
    else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
80001582:	54 22       	ld.w %d2,[%a2]
80001584:	37 02 62 2e 	extr.u %d2,%d2,28,2
80001588:	df 12 04 00 	jeq %d2,1,80001590 <IfxScuCcu_getOscFrequency+0x22>
        freq = 0.0f;
8000158c:	82 02       	mov %d2,0
}
8000158e:	00 90       	ret 
        freq = (float32)IfxScuCcu_xtalFrequency;
80001590:	91 00 00 26 	movh.a %a2,24576
80001594:	19 22 00 00 	ld.w %d2,[%a2]0 <60000000 <IfxScuCcu_xtalFrequency>>
80001598:	4b 02 61 21 	utof %d2,%d2
8000159c:	00 90       	ret 
        freq = IFXSCU_EVR_OSC_FREQUENCY;
8000159e:	7b f0 cb 24 	movh %d2,19647
800015a2:	1b 02 c2 2b 	addi %d2,%d2,-17376
800015a6:	00 90       	ret 

800015a8 <IfxScuCcu_getPllFrequency>:
{
800015a8:	40 ae       	mov.aa %a14,%sp
    oscFreq = IfxScuCcu_getOscFrequency();
800015aa:	6d ff e2 ff 	call 8000156e <IfxScuCcu_getOscFrequency>
800015ae:	02 24       	mov %d4,%d2
    if (scu->PLLSTAT.B.VCOBYST == 1)
800015b0:	91 30 00 2f 	movh.a %a2,61443
800015b4:	d9 22 00 06 	lea %a2,[%a2]24576 <f0036000 <_SMALL_DATA4_+0x6002e000>>
800015b8:	19 23 14 00 	ld.w %d3,[%a2]20 <f0030014 <_SMALL_DATA4_+0x60028014>>
800015bc:	6f 03 27 80 	jnz.t %d3,0,8000160a <IfxScuCcu_getPllFrequency+0x62>
    else if (scu->PLLSTAT.B.FINDIS == 1)
800015c0:	91 30 00 2f 	movh.a %a2,61443
800015c4:	d9 22 00 06 	lea %a2,[%a2]24576 <f0036000 <_SMALL_DATA4_+0x6002e000>>
800015c8:	19 22 14 00 	ld.w %d2,[%a2]20 <f0030014 <_SMALL_DATA4_+0x60028014>>
800015cc:	6f 32 2d 80 	jnz.t %d2,3,80001626 <IfxScuCcu_getPllFrequency+0x7e>
        freq = (oscFreq * (scu->PLLCON0.B.NDIV + 1)) / ((scu->PLLCON1.B.K2DIV + 1) * (scu->PLLCON0.B.PDIV + 1));
800015d0:	91 30 00 2f 	movh.a %a2,61443
800015d4:	d9 22 00 06 	lea %a2,[%a2]24576 <f0036000 <_SMALL_DATA4_+0x6002e000>>
800015d8:	19 22 18 00 	ld.w %d2,[%a2]24 <f0030018 <_SMALL_DATA4_+0x60028018>>
800015dc:	37 02 e7 24 	extr.u %d2,%d2,9,7
800015e0:	c2 12       	add %d2,1
800015e2:	4b 02 41 21 	itof %d2,%d2
800015e6:	4b 42 41 30 	mul.f %d3,%d2,%d4
800015ea:	19 24 1c 00 	ld.w %d4,[%a2]28 <f003001c <_SMALL_DATA4_+0x6002801c>>
800015ee:	8f f4 07 41 	and %d4,%d4,127
800015f2:	19 22 18 00 	ld.w %d2,[%a2]24 <f0030018 <_SMALL_DATA4_+0x60028018>>
800015f6:	37 02 64 2c 	extr.u %d2,%d2,24,4
800015fa:	c2 12       	add %d2,1
800015fc:	03 24 0a 22 	madd %d2,%d2,%d4,%d2
80001600:	4b 02 41 21 	itof %d2,%d2
80001604:	4b 23 51 20 	div.f %d2,%d3,%d2
}
80001608:	00 90       	ret 
        freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
8000160a:	91 30 00 2f 	movh.a %a2,61443
8000160e:	d9 22 00 06 	lea %a2,[%a2]24576 <f0036000 <_SMALL_DATA4_+0x6002e000>>
80001612:	19 22 1c 00 	ld.w %d2,[%a2]28 <f003001c <_SMALL_DATA4_+0x6002801c>>
80001616:	37 02 67 28 	extr.u %d2,%d2,16,7
8000161a:	c2 12       	add %d2,1
8000161c:	4b 02 41 21 	itof %d2,%d2
80001620:	4b 24 51 20 	div.f %d2,%d4,%d2
80001624:	00 90       	ret 
        freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
80001626:	91 30 00 2f 	movh.a %a2,61443
8000162a:	d9 22 00 06 	lea %a2,[%a2]24576 <f0036000 <_SMALL_DATA4_+0x6002e000>>
8000162e:	19 24 1c 00 	ld.w %d4,[%a2]28 <f003001c <_SMALL_DATA4_+0x6002801c>>
80001632:	8f f4 07 41 	and %d4,%d4,127
80001636:	c2 14       	add %d4,1
80001638:	6d 00 2b 0e 	call 8000328e <__floatsidf>
8000163c:	0b 23 10 68 	mov %e6,%d3,%d2
80001640:	82 04       	mov %d4,0
80001642:	7b 80 19 54 	movh %d5,16792
80001646:	1b 45 78 5d 	addi %d5,%d5,-10364
8000164a:	6d 00 7a 0d 	call 8000313e <__divdf3>
8000164e:	0b 23 10 48 	mov %e4,%d3,%d2
80001652:	6d 00 59 0e 	call 80003304 <__truncdfsf2>
80001656:	00 90       	ret 

80001658 <IfxScuCcu_getSourceFrequency>:
{
80001658:	40 ae       	mov.aa %a14,%sp
    switch (SCU_CCUCON0.B.CLKSEL)
8000165a:	91 30 00 2f 	movh.a %a2,61443
8000165e:	d9 22 30 06 	lea %a2,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x6002e030>>
80001662:	54 22       	ld.w %d2,[%a2]
80001664:	37 02 62 2e 	extr.u %d2,%d2,28,2
80001668:	df 02 07 00 	jeq %d2,0,80001676 <IfxScuCcu_getSourceFrequency+0x1e>
8000166c:	df 12 0a 80 	jne %d2,1,80001680 <IfxScuCcu_getSourceFrequency+0x28>
        sourcefreq = IfxScuCcu_getPllFrequency();
80001670:	6d ff 9c ff 	call 800015a8 <IfxScuCcu_getPllFrequency>
        break;
80001674:	00 90       	ret 
    switch (SCU_CCUCON0.B.CLKSEL)
80001676:	7b f0 cb 24 	movh %d2,19647
8000167a:	1b 02 c2 2b 	addi %d2,%d2,-17376
8000167e:	00 90       	ret 
        sourcefreq = 0;
80001680:	82 02       	mov %d2,0
}
80001682:	00 90       	ret 

80001684 <IfxScuCcu_wait>:
    }
}


IFX_STATIC void IfxScuCcu_wait(float32 timeSec)
{
80001684:	40 ae       	mov.aa %a14,%sp
80001686:	02 48       	mov %d8,%d4
}


IFX_INLINE float32 IfxScuCcu_getStmFrequency(void)
{
    return IfxScuCcu_getSourceFrequency() / SCU_CCUCON1.B.STMDIV;
80001688:	6d ff e8 ff 	call 80001658 <IfxScuCcu_getSourceFrequency>
8000168c:	91 30 00 2f 	movh.a %a2,61443
80001690:	d9 22 34 06 	lea %a2,[%a2]24628 <f0036034 <_SMALL_DATA4_+0x6002e034>>
80001694:	54 23       	ld.w %d3,[%a2]
80001696:	37 03 64 34 	extr.u %d3,%d3,8,4
8000169a:	4b 03 41 31 	itof %d3,%d3
8000169e:	4b 32 51 20 	div.f %d2,%d2,%d3
    uint32 stmCount      = (uint32)(IfxScuCcu_getStmFrequency() * timeSec);
800016a2:	4b 28 41 40 	mul.f %d4,%d8,%d2
800016a6:	4b 04 71 41 	ftouz %d4,%d4
    uint32 stmCountBegin = STM0_TIM0.U;
800016aa:	85 f3 10 00 	ld.w %d3,f0000010 <_SMALL_DATA4_+0x5fff8010>

    while ((uint32)(STM0_TIM0.U - stmCountBegin) < stmCount)
800016ae:	85 f2 10 00 	ld.w %d2,f0000010 <_SMALL_DATA4_+0x5fff8010>
800016b2:	a2 32       	sub %d2,%d3
800016b4:	3f 42 fd ff 	jlt.u %d2,%d4,800016ae <IfxScuCcu_wait+0x2a>
         * the subtraction result will be as expected, as long as both are unsigned 32 bits
         * eg: stmCountBegin= 0xFFFFFFFE (before overflow)
         *     stmCountNow = 0x00000002 (before overflow)
         *     diff= stmCountNow - stmCountBegin = 4 as expected.*/
    }
}
800016b8:	00 90       	ret 
	...

800016bc <IfxScuCcu_getSpbFrequency>:
{
800016bc:	40 ae       	mov.aa %a14,%sp
    sourceFrequency = IfxScuCcu_getSourceFrequency();
800016be:	6d ff cd ff 	call 80001658 <IfxScuCcu_getSourceFrequency>
    switch (SCU_CCUCON0.B.LPDIV)
800016c2:	91 30 00 2f 	movh.a %a2,61443
800016c6:	d9 22 30 06 	lea %a2,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x6002e030>>
800016ca:	54 23       	ld.w %d3,[%a2]
800016cc:	37 03 64 36 	extr.u %d3,%d3,12,4
800016d0:	ff 53 39 80 	jge.u %d3,5,80001742 <IfxScuCcu_getSpbFrequency+0x86>
800016d4:	91 00 00 28 	movh.a %a2,32768
800016d8:	d9 22 64 b1 	lea %a2,[%a2]5860 <800016e4 <IfxScuCcu_getSpbFrequency+0x28>>
800016dc:	01 23 02 26 	addsc.a %a2,%a2,%d3,2
800016e0:	dc 02       	ji %a2
800016e2:	00 00       	nop 
800016e4:	1d 00 0a 00 	j 800016f8 <IfxScuCcu_getSpbFrequency+0x3c>
800016e8:	1d 00 19 00 	j 8000171a <IfxScuCcu_getSpbFrequency+0x5e>
800016ec:	1d 00 1c 00 	j 80001724 <IfxScuCcu_getSpbFrequency+0x68>
800016f0:	1d 00 1f 00 	j 8000172e <IfxScuCcu_getSpbFrequency+0x72>
800016f4:	1d 00 22 00 	j 80001738 <IfxScuCcu_getSpbFrequency+0x7c>
        if (SCU_CCUCON0.B.SPBDIV == 0)
800016f8:	91 30 00 2f 	movh.a %a2,61443
800016fc:	d9 22 30 06 	lea %a2,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x6002e030>>
80001700:	54 23       	ld.w %d3,[%a2]
80001702:	37 03 64 38 	extr.u %d3,%d3,16,4
80001706:	df 03 20 00 	jeq %d3,0,80001746 <IfxScuCcu_getSpbFrequency+0x8a>
            spbFrequency = sourceFrequency / SCU_CCUCON0.B.SPBDIV;
8000170a:	54 23       	ld.w %d3,[%a2]
8000170c:	37 03 64 38 	extr.u %d3,%d3,16,4
80001710:	4b 03 41 31 	itof %d3,%d3
80001714:	4b 32 51 20 	div.f %d2,%d2,%d3
80001718:	00 90       	ret 
        spbFrequency = sourceFrequency / 30;
8000171a:	7b 00 1f 34 	movh %d3,16880
8000171e:	4b 32 51 20 	div.f %d2,%d2,%d3
        break;
80001722:	00 90       	ret 
        spbFrequency = sourceFrequency / 60;
80001724:	7b 00 27 34 	movh %d3,17008
80001728:	4b 32 51 20 	div.f %d2,%d2,%d3
        break;
8000172c:	00 90       	ret 
        spbFrequency = sourceFrequency / 120;
8000172e:	7b 00 2f 34 	movh %d3,17136
80001732:	4b 32 51 20 	div.f %d2,%d2,%d3
        break;
80001736:	00 90       	ret 
        spbFrequency = sourceFrequency / 240;
80001738:	7b 00 37 34 	movh %d3,17264
8000173c:	4b 32 51 20 	div.f %d2,%d2,%d3
        break;
80001740:	00 90       	ret 
    switch (SCU_CCUCON0.B.LPDIV)
80001742:	82 02       	mov %d2,0
80001744:	00 90       	ret 
            spbFrequency = 0.0f;
80001746:	82 02       	mov %d2,0
}
80001748:	00 90       	ret 

8000174a <IfxScuCcu_getSpbFrequency_end>:
	...

8000174c <IfxScuCcu_init>:
{
8000174c:	40 ae       	mov.aa %a14,%sp
8000174e:	40 4c       	mov.aa %a12,%a4
    IfxScuCcu_xtalFrequency = cfg->xtalFrequency;
80001750:	19 42 10 10 	ld.w %d2,[%a4]80
80001754:	91 00 00 26 	movh.a %a2,24576
80001758:	59 22 00 00 	st.w [%a2]0 <60000000 <IfxScuCcu_xtalFrequency>>,%d2
    endinit_pw              = IfxScuWdt_getCpuWatchdogPassword();
8000175c:	6d 00 02 03 	call 80001d60 <IfxScuWdt_getCpuWatchdogPassword>
80001760:	02 2a       	mov %d10,%d2
    endinitSfty_pw          = IfxScuWdt_getSafetyWatchdogPassword();
80001762:	6d 00 11 03 	call 80001d84 <IfxScuWdt_getSafetyWatchdogPassword>
80001766:	02 28       	mov %d8,%d2
        IfxScuWdt_clearCpuEndinit(endinit_pw);
80001768:	02 a4       	mov %d4,%d10
8000176a:	6d 00 92 01 	call 80001a8e <IfxScuWdt_clearCpuEndinit>
        smuTrapEnable      = SCU_TRAPDIS.B.SMUT;
8000176e:	91 30 00 2f 	movh.a %a2,61443
80001772:	d9 22 30 46 	lea %a2,[%a2]24880 <f0036130 <_SMALL_DATA4_+0x6002e130>>
80001776:	54 2d       	ld.w %d13,[%a2]
80001778:	37 0d e1 d1 	extr.u %d13,%d13,3,1
        SCU_TRAPDIS.B.SMUT = 1U;
8000177c:	54 22       	ld.w %d2,[%a2]
8000177e:	b7 12 81 21 	insert %d2,%d2,1,3,1
80001782:	74 22       	st.w [%a2],%d2
        IfxScuWdt_setCpuEndinit(endinit_pw);
80001784:	02 a4       	mov %d4,%d10
80001786:	6d 00 0a 03 	call 80001d9a <IfxScuWdt_setCpuEndinit>
        IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
8000178a:	02 84       	mov %d4,%d8
8000178c:	6d 00 a6 01 	call 80001ad8 <IfxScuWdt_clearSafetyEndinit>
        while (SCU_CCUCON0.B.LCK != 0U)
80001790:	91 30 00 2f 	movh.a %a2,61443
80001794:	d9 22 30 06 	lea %a2,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x6002e030>>
80001798:	54 23       	ld.w %d3,[%a2]
8000179a:	bf 03 fb 7f 	jlt %d3,0,80001790 <IfxScuCcu_init+0x44>
        SCU_CCUCON0.B.CLKSEL = 0; /*Select the EVR as fOSC for the clock distribution */
8000179e:	54 22       	ld.w %d2,[%a2]
800017a0:	b7 02 02 2e 	insert %d2,%d2,0,28,2
800017a4:	74 22       	st.w [%a2],%d2
        SCU_CCUCON0.B.UP     = 1; /*Update the ccucon0 register */
800017a6:	54 22       	ld.w %d2,[%a2]
800017a8:	b7 12 01 2f 	insert %d2,%d2,1,30,1
800017ac:	74 22       	st.w [%a2],%d2
        SCU_PLLCON0.B.SETFINDIS = 1;
800017ae:	91 30 00 2f 	movh.a %a2,61443
800017b2:	d9 22 18 06 	lea %a2,[%a2]24600 <f0036018 <_SMALL_DATA4_+0x6002e018>>
800017b6:	54 22       	ld.w %d2,[%a2]
800017b8:	b7 12 01 22 	insert %d2,%d2,1,4,1
800017bc:	74 22       	st.w [%a2],%d2
        while (SCU_CCUCON1.B.LCK != 0U)
800017be:	91 30 00 2f 	movh.a %a2,61443
800017c2:	d9 22 34 06 	lea %a2,[%a2]24628 <f0036034 <_SMALL_DATA4_+0x6002e034>>
800017c6:	54 23       	ld.w %d3,[%a2]
800017c8:	bf 03 fb 7f 	jlt %d3,0,800017be <IfxScuCcu_init+0x72>
        SCU_CCUCON1.B.INSEL = 1; /*Select oscillator OSC0 as clock to PLL */
800017cc:	54 22       	ld.w %d2,[%a2]
800017ce:	b7 12 02 2e 	insert %d2,%d2,1,28,2
800017d2:	74 22       	st.w [%a2],%d2
        SCU_CCUCON1.B.UP    = 1; /*Update the ccucon0 register */
800017d4:	54 22       	ld.w %d2,[%a2]
800017d6:	b7 12 01 2f 	insert %d2,%d2,1,30,1
800017da:	74 22       	st.w [%a2],%d2
        status             |= IfxScuCcu_isOscillatorStable();
800017dc:	6d ff 7b fe 	call 800014d2 <IfxScuCcu_isOscillatorStable>
800017e0:	02 2c       	mov %d12,%d2
        IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
800017e2:	02 84       	mov %d4,%d8
800017e4:	6d 00 00 03 	call 80001de4 <IfxScuWdt_setSafetyEndinit>
    if (status == 0)
800017e8:	df 0c 28 00 	jeq %d12,0,80001838 <IfxScuCcu_init+0xec>
        IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
800017ec:	02 84       	mov %d4,%d8
800017ee:	6d 00 75 01 	call 80001ad8 <IfxScuWdt_clearSafetyEndinit>
        SCU_PLLCON0.B.OSCDISCDIS = 0U;
800017f2:	91 30 00 2f 	movh.a %a2,61443
800017f6:	d9 22 18 06 	lea %a2,[%a2]24600 <f0036018 <_SMALL_DATA4_+0x6002e018>>
800017fa:	54 23       	ld.w %d3,[%a2]
800017fc:	8f 03 c4 31 	andn %d3,%d3,64
80001800:	74 23       	st.w [%a2],%d3
        IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
80001802:	02 84       	mov %d4,%d8
80001804:	6d 00 f0 02 	call 80001de4 <IfxScuWdt_setSafetyEndinit>
        IfxScuWdt_clearCpuEndinit(endinit_pw);
80001808:	02 a4       	mov %d4,%d10
8000180a:	6d 00 42 01 	call 80001a8e <IfxScuWdt_clearCpuEndinit>
        SCU_TRAPCLR.B.SMUT = 1U;
8000180e:	91 30 00 2f 	movh.a %a2,61443
80001812:	d9 22 2c 46 	lea %a2,[%a2]24876 <f003612c <_SMALL_DATA4_+0x6002e12c>>
80001816:	54 23       	ld.w %d3,[%a2]
80001818:	b7 13 81 31 	insert %d3,%d3,1,3,1
8000181c:	74 23       	st.w [%a2],%d3
        SCU_TRAPDIS.B.SMUT = smuTrapEnable;
8000181e:	91 30 00 2f 	movh.a %a2,61443
80001822:	d9 22 30 46 	lea %a2,[%a2]24880 <f0036130 <_SMALL_DATA4_+0x6002e130>>
80001826:	54 23       	ld.w %d3,[%a2]
80001828:	67 d3 03 30 	ins.t %d3,%d3,3,%d13,0
8000182c:	74 23       	st.w [%a2],%d3
        IfxScuWdt_setCpuEndinit(endinit_pw);
8000182e:	02 a4       	mov %d4,%d10
80001830:	6d 00 b5 02 	call 80001d9a <IfxScuWdt_setCpuEndinit>
}
80001834:	02 c2       	mov %d2,%d12
80001836:	00 90       	ret 
                IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
80001838:	02 84       	mov %d4,%d8
8000183a:	6d 00 4f 01 	call 80001ad8 <IfxScuWdt_clearSafetyEndinit>
                while (SCU_PLLSTAT.B.K2RDY == 0U)
8000183e:	91 30 00 2f 	movh.a %a2,61443
80001842:	d9 22 14 06 	lea %a2,[%a2]24596 <f0036014 <_SMALL_DATA4_+0x6002e014>>
80001846:	54 23       	ld.w %d3,[%a2]
80001848:	6f 53 fb 7f 	jz.t %d3,5,8000183e <IfxScuCcu_init+0xf2>
                SCU_PLLCON1.B.K2DIV = cfg->sysPll.pllInitialStep.k2Initial;
8000184c:	39 c3 0a 00 	ld.bu %d3,[%a12]10
80001850:	91 30 00 2f 	movh.a %a2,61443
80001854:	d9 22 1c 06 	lea %a2,[%a2]24604 <f003601c <_SMALL_DATA4_+0x6002e01c>>
80001858:	54 22       	ld.w %d2,[%a2]
8000185a:	37 32 07 20 	insert %d2,%d2,%d3,0,7
8000185e:	74 22       	st.w [%a2],%d2
                    SCU_PLLCON0.B.PDIV = cfg->sysPll.pllInitialStep.pDivider;
80001860:	39 c3 08 00 	ld.bu %d3,[%a12]8
80001864:	91 30 00 2f 	movh.a %a2,61443
80001868:	d9 22 18 06 	lea %a2,[%a2]24600 <f0036018 <_SMALL_DATA4_+0x6002e018>>
8000186c:	54 22       	ld.w %d2,[%a2]
8000186e:	37 32 04 2c 	insert %d2,%d2,%d3,24,4
80001872:	74 22       	st.w [%a2],%d2
                    SCU_PLLCON0.B.NDIV = cfg->sysPll.pllInitialStep.nDivider;
80001874:	39 c3 09 00 	ld.bu %d3,[%a12]9
80001878:	54 22       	ld.w %d2,[%a2]
8000187a:	37 32 87 24 	insert %d2,%d2,%d3,9,7
8000187e:	74 22       	st.w [%a2],%d2
                    SCU_PLLCON0.B.OSCDISCDIS = 1;
80001880:	54 22       	ld.w %d2,[%a2]
80001882:	b7 12 01 23 	insert %d2,%d2,1,6,1
80001886:	74 22       	st.w [%a2],%d2
                    SCU_PLLCON0.B.PLLPWD     = 0; // set PLL to power down
80001888:	54 22       	ld.w %d2,[%a2]
8000188a:	b7 02 01 28 	insert %d2,%d2,0,16,1
8000188e:	74 22       	st.w [%a2],%d2
                    SCU_PLLCON0.B.CLRFINDIS  = 1;
80001890:	54 22       	ld.w %d2,[%a2]
80001892:	b7 12 81 22 	insert %d2,%d2,1,5,1
80001896:	74 22       	st.w [%a2],%d2
                    SCU_PLLCON0.B.PLLPWD     = 1; // set PLL to normal
80001898:	54 22       	ld.w %d2,[%a2]
8000189a:	b7 12 01 28 	insert %d2,%d2,1,16,1
8000189e:	74 22       	st.w [%a2],%d2
                    SCU_PLLCON0.B.RESLD = 1;
800018a0:	54 22       	ld.w %d2,[%a2]
800018a2:	b7 12 01 29 	insert %d2,%d2,1,18,1
800018a6:	74 22       	st.w [%a2],%d2
                    IfxScuCcu_wait(0.000050F);  /*Wait for 50us */
800018a8:	7b 20 85 43 	movh %d4,14418
800018ac:	1b 74 71 4b 	addi %d4,%d4,-18665
800018b0:	6d ff ea fe 	call 80001684 <IfxScuCcu_wait>
                    while (SCU_PLLSTAT.B.VCOLOCK == 0U)
800018b4:	91 30 00 2f 	movh.a %a2,61443
800018b8:	d9 22 14 06 	lea %a2,[%a2]24596 <f0036014 <_SMALL_DATA4_+0x6002e014>>
800018bc:	54 23       	ld.w %d3,[%a2]
800018be:	6f 23 fb 7f 	jz.t %d3,2,800018b4 <IfxScuCcu_init+0x168>
                    SCU_PLLCON0.B.VCOBYP = 0; /*VCO bypass disabled */
800018c2:	91 30 00 2f 	movh.a %a2,61443
800018c6:	d9 22 18 06 	lea %a2,[%a2]24600 <f0036018 <_SMALL_DATA4_+0x6002e018>>
800018ca:	54 22       	ld.w %d2,[%a2]
800018cc:	8f 12 c0 21 	andn %d2,%d2,1
800018d0:	74 22       	st.w [%a2],%d2
                    while (SCU_CCUCON0.B.LCK != 0U)
800018d2:	91 30 00 2f 	movh.a %a2,61443
800018d6:	d9 22 30 06 	lea %a2,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x6002e030>>
800018da:	54 23       	ld.w %d3,[%a2]
800018dc:	bf 03 fb 7f 	jlt %d3,0,800018d2 <IfxScuCcu_init+0x186>
                    SCU_CCUCON0.B.CLKSEL = 0x01;
800018e0:	54 22       	ld.w %d2,[%a2]
800018e2:	b7 12 02 2e 	insert %d2,%d2,1,28,2
800018e6:	74 22       	st.w [%a2],%d2
                    while (SCU_CCUCON0.B.LCK != 0U)
800018e8:	91 30 00 2f 	movh.a %a2,61443
800018ec:	d9 22 30 06 	lea %a2,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x6002e030>>
800018f0:	54 23       	ld.w %d3,[%a2]
800018f2:	bf 03 fb 7f 	jlt %d3,0,800018e8 <IfxScuCcu_init+0x19c>
                    IfxScuCcu_wait(cfg->sysPll.pllInitialStep.waitTime); /*Wait for configured initial time */
800018f6:	19 c4 0c 00 	ld.w %d4,[%a12]12
800018fa:	6d ff c5 fe 	call 80001684 <IfxScuCcu_wait>
                        ccucon0.U        = SCU_CCUCON0.U & ~cfg->clockDistribution.ccucon0.mask;
800018fe:	91 30 00 2f 	movh.a %a2,61443
80001902:	d9 22 30 06 	lea %a2,[%a2]24624 <f0036030 <_SMALL_DATA4_+0x6002e030>>
80001906:	54 23       	ld.w %d3,[%a2]
80001908:	19 c4 14 00 	ld.w %d4,[%a12]20 <f0036030 <_SMALL_DATA4_+0x6002e030>>
8000190c:	0f 43 e0 30 	andn %d3,%d3,%d4
                        ccucon0.U       |= (cfg->clockDistribution.ccucon0.mask & cfg->clockDistribution.ccucon0.value);
80001910:	19 c2 10 00 	ld.w %d2,[%a12]16
80001914:	26 42       	and %d2,%d4
80001916:	a6 23       	or %d3,%d2
                        ccucon0.B.CLKSEL = 0x01;    /*  Select fpll as CCU input clock, even if this was not selected by configuration */
80001918:	b7 13 02 3e 	insert %d3,%d3,1,28,2
                        ccucon0.B.UP     = 1;
8000191c:	b7 13 01 3f 	insert %d3,%d3,1,30,1
                        SCU_CCUCON0      = ccucon0; /*Set update bit explicitly to make above configurations effective */
80001920:	74 23       	st.w [%a2],%d3
                    while (SCU_CCUCON1.B.LCK != 0U)
80001922:	91 30 00 2f 	movh.a %a2,61443
80001926:	d9 22 34 06 	lea %a2,[%a2]24628 <f0036034 <_SMALL_DATA4_+0x6002e034>>
8000192a:	54 23       	ld.w %d3,[%a2]
8000192c:	bf 03 fb 7f 	jlt %d3,0,80001922 <IfxScuCcu_init+0x1d6>
                        ccucon1.U       = SCU_CCUCON1.U & ~cfg->clockDistribution.ccucon1.mask;
80001930:	54 23       	ld.w %d3,[%a2]
80001932:	19 c4 1c 00 	ld.w %d4,[%a12]28
80001936:	0f 43 e0 30 	andn %d3,%d3,%d4
                        ccucon1.U      |= (cfg->clockDistribution.ccucon1.mask & cfg->clockDistribution.ccucon1.value);
8000193a:	19 c2 18 00 	ld.w %d2,[%a12]24
8000193e:	26 42       	and %d2,%d4
80001940:	a6 23       	or %d3,%d2
                        ccucon1.B.INSEL = 1;
80001942:	b7 13 02 3e 	insert %d3,%d3,1,28,2
                        ccucon1.B.UP    = 1;
80001946:	b7 13 01 3f 	insert %d3,%d3,1,30,1
                        SCU_CCUCON1     = ccucon1;
8000194a:	74 23       	st.w [%a2],%d3
                    while (SCU_CCUCON2.B.LCK != 0U)
8000194c:	91 30 00 2f 	movh.a %a2,61443
80001950:	d9 22 00 16 	lea %a2,[%a2]24640 <f0036040 <_SMALL_DATA4_+0x6002e040>>
80001954:	54 23       	ld.w %d3,[%a2]
80001956:	bf 03 fb 7f 	jlt %d3,0,8000194c <IfxScuCcu_init+0x200>
                        ccucon2.U    = SCU_CCUCON2.U & ~cfg->clockDistribution.ccucon2.mask;
8000195a:	54 23       	ld.w %d3,[%a2]
8000195c:	19 c4 24 00 	ld.w %d4,[%a12]36
80001960:	0f 43 e0 30 	andn %d3,%d3,%d4
                        ccucon2.U   |= (cfg->clockDistribution.ccucon2.mask & cfg->clockDistribution.ccucon2.value);
80001964:	19 c2 20 00 	ld.w %d2,[%a12]32
80001968:	26 42       	and %d2,%d4
8000196a:	a6 32       	or %d2,%d3
                        ccucon2.B.UP = 1;
8000196c:	b7 12 01 2f 	insert %d2,%d2,1,30,1
                        SCU_CCUCON2  = ccucon2;
80001970:	74 22       	st.w [%a2],%d2
                    while (SCU_CCUCON5.B.LCK != 0U)
80001972:	91 30 00 2f 	movh.a %a2,61443
80001976:	d9 22 0c 16 	lea %a2,[%a2]24652 <f003604c <_SMALL_DATA4_+0x6002e04c>>
8000197a:	54 23       	ld.w %d3,[%a2]
8000197c:	bf 03 fb 7f 	jlt %d3,0,80001972 <IfxScuCcu_init+0x226>
                        ccucon5.U    = SCU_CCUCON5.U & ~cfg->clockDistribution.ccucon5.mask;
80001980:	54 23       	ld.w %d3,[%a2]
80001982:	19 c4 2c 00 	ld.w %d4,[%a12]44
80001986:	0f 43 e0 30 	andn %d3,%d3,%d4
                        ccucon5.U   |= (cfg->clockDistribution.ccucon5.mask & cfg->clockDistribution.ccucon5.value);
8000198a:	19 c2 28 00 	ld.w %d2,[%a12]40
8000198e:	26 42       	and %d2,%d4
80001990:	a6 32       	or %d2,%d3
                        ccucon5.B.UP = 1;
80001992:	b7 12 01 2f 	insert %d2,%d2,1,30,1
                        SCU_CCUCON5  = ccucon5;
80001996:	74 22       	st.w [%a2],%d2
                        ccucon6.U   = SCU_CCUCON6.U & ~cfg->clockDistribution.ccucon6.mask;
80001998:	91 30 00 2f 	movh.a %a2,61443
8000199c:	d9 22 00 26 	lea %a2,[%a2]24704 <f0036080 <_SMALL_DATA4_+0x6002e080>>
800019a0:	54 23       	ld.w %d3,[%a2]
800019a2:	19 c4 34 00 	ld.w %d4,[%a12]52 <f0036080 <_SMALL_DATA4_+0x6002e080>>
800019a6:	0f 43 e0 30 	andn %d3,%d3,%d4
                        ccucon6.U  |= (cfg->clockDistribution.ccucon6.mask & cfg->clockDistribution.ccucon6.value);
800019aa:	19 c2 30 00 	ld.w %d2,[%a12]48
800019ae:	26 42       	and %d2,%d4
800019b0:	a6 32       	or %d2,%d3
                        SCU_CCUCON6 = ccucon6;
800019b2:	74 22       	st.w [%a2],%d2
                        ccucon7.U   = SCU_CCUCON7.U & ~cfg->clockDistribution.ccucon7.mask;
800019b4:	91 30 00 2f 	movh.a %a2,61443
800019b8:	d9 22 04 26 	lea %a2,[%a2]24708 <f0036084 <_SMALL_DATA4_+0x6002e084>>
800019bc:	54 23       	ld.w %d3,[%a2]
800019be:	19 c4 3c 00 	ld.w %d4,[%a12]60 <f0036084 <_SMALL_DATA4_+0x6002e084>>
800019c2:	0f 43 e0 30 	andn %d3,%d3,%d4
                        ccucon7.U  |= (cfg->clockDistribution.ccucon7.mask & cfg->clockDistribution.ccucon7.value);
800019c6:	19 c2 38 00 	ld.w %d2,[%a12]56
800019ca:	26 42       	and %d2,%d4
800019cc:	a6 32       	or %d2,%d3
                        SCU_CCUCON7 = ccucon7;
800019ce:	74 22       	st.w [%a2],%d2
                        ccucon8.U   = SCU_CCUCON8.U & ~cfg->clockDistribution.ccucon8.mask;
800019d0:	91 30 00 2f 	movh.a %a2,61443
800019d4:	d9 22 08 26 	lea %a2,[%a2]24712 <f0036088 <_SMALL_DATA4_+0x6002e088>>
800019d8:	54 23       	ld.w %d3,[%a2]
800019da:	19 c4 04 10 	ld.w %d4,[%a12]68 <f0036088 <_SMALL_DATA4_+0x6002e088>>
800019de:	0f 43 e0 30 	andn %d3,%d3,%d4
                        ccucon8.U  |= (cfg->clockDistribution.ccucon8.mask & cfg->clockDistribution.ccucon8.value);
800019e2:	19 c2 00 10 	ld.w %d2,[%a12]64
800019e6:	26 42       	and %d2,%d4
800019e8:	a6 32       	or %d2,%d3
                        SCU_CCUCON8 = ccucon8;
800019ea:	74 22       	st.w [%a2],%d2
                IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
800019ec:	02 84       	mov %d4,%d8
800019ee:	6d 00 fb 01 	call 80001de4 <IfxScuWdt_setSafetyEndinit>
            fcon.U = FLASH0_FCON.U & ~cfg->flashFconWaitStateConfig.mask;
800019f2:	91 00 80 df 	movh.a %a13,63488
800019f6:	d9 dd 14 02 	lea %a13,[%a13]8212 <f8002014 <_SMALL_DATA4_+0x67ffa014>>
800019fa:	54 d9       	ld.w %d9,[%a13]
800019fc:	19 c4 0c 10 	ld.w %d4,[%a12]76 <f8002014 <_SMALL_DATA4_+0x67ffa014>>
80001a00:	0f 49 e0 90 	andn %d9,%d9,%d4
            fcon.U |= (cfg->flashFconWaitStateConfig.mask & cfg->flashFconWaitStateConfig.value);
80001a04:	19 c2 08 10 	ld.w %d2,[%a12]72
80001a08:	26 42       	and %d2,%d4
80001a0a:	a6 29       	or %d9,%d2
                IfxScuWdt_clearCpuEndinit(endinit_pw);
80001a0c:	02 a4       	mov %d4,%d10
80001a0e:	6d 00 40 00 	call 80001a8e <IfxScuWdt_clearCpuEndinit>
                FLASH0_FCON = fcon;
80001a12:	74 d9       	st.w [%a13],%d9
                IfxScuWdt_setCpuEndinit(endinit_pw);
80001a14:	02 a4       	mov %d4,%d10
80001a16:	6d 00 c2 01 	call 80001d9a <IfxScuWdt_setCpuEndinit>
        for (pllStepsCount = 0; pllStepsCount < cfg->sysPll.numOfPllDividerSteps; pllStepsCount++)
80001a1a:	02 c9       	mov %d9,%d12
80001a1c:	1d 00 0d 00 	j 80001a36 <IfxScuCcu_init+0x2ea>
            IfxScuCcu_wait(cfg->sysPll.pllDividerStep[pllStepsCount].waitTime);
80001a20:	99 c2 04 00 	ld.a %a2,[%a12]4
80001a24:	01 2b 00 26 	addsc.a %a2,%a2,%d11,0
80001a28:	19 24 04 00 	ld.w %d4,[%a2]4
80001a2c:	6d ff 2c fe 	call 80001684 <IfxScuCcu_wait>
        for (pllStepsCount = 0; pllStepsCount < cfg->sysPll.numOfPllDividerSteps; pllStepsCount++)
80001a30:	c2 19       	add %d9,1
80001a32:	8f f9 0f 91 	and %d9,%d9,255
80001a36:	14 c3       	ld.bu %d3,[%a12]
80001a38:	7f 39 da fe 	jge.u %d9,%d3,800017ec <IfxScuCcu_init+0xa0>
                IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
80001a3c:	02 84       	mov %d4,%d8
80001a3e:	6d 00 4d 00 	call 80001ad8 <IfxScuWdt_clearSafetyEndinit>
                while (SCU_PLLSTAT.B.K2RDY == 0U)
80001a42:	91 30 00 2f 	movh.a %a2,61443
80001a46:	d9 22 14 06 	lea %a2,[%a2]24596 <f0036014 <_SMALL_DATA4_+0x6002e014>>
80001a4a:	54 23       	ld.w %d3,[%a2]
80001a4c:	6f 53 fb 7f 	jz.t %d3,5,80001a42 <IfxScuCcu_init+0x2f6>
                SCU_PLLCON1.B.K2DIV = cfg->sysPll.pllDividerStep[pllStepsCount].k2Step;
80001a50:	53 c9 20 b0 	mul %d11,%d9,12
80001a54:	99 c2 04 00 	ld.a %a2,[%a12]4
80001a58:	01 2b 00 26 	addsc.a %a2,%a2,%d11,0
80001a5c:	14 24       	ld.bu %d4,[%a2]
80001a5e:	91 30 00 2f 	movh.a %a2,61443
80001a62:	d9 22 1c 06 	lea %a2,[%a2]24604 <f003601c <_SMALL_DATA4_+0x6002e01c>>
80001a66:	54 23       	ld.w %d3,[%a2]
80001a68:	37 43 07 30 	insert %d3,%d3,%d4,0,7
80001a6c:	74 23       	st.w [%a2],%d3
                IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
80001a6e:	02 84       	mov %d4,%d8
80001a70:	6d 00 ba 01 	call 80001de4 <IfxScuWdt_setSafetyEndinit>
            if (cfg->sysPll.pllDividerStep[pllStepsCount].hookFunction != (IfxScuCcu_PllStepsFunctionHook)0)
80001a74:	99 c2 04 00 	ld.a %a2,[%a12]4
80001a78:	01 2b 00 26 	addsc.a %a2,%a2,%d11,0
80001a7c:	d9 22 08 00 	lea %a2,[%a2]8
80001a80:	d4 22       	ld.a %a2,[%a2]
80001a82:	bd 02 cf 7f 	jz.a %a2,80001a20 <IfxScuCcu_init+0x2d4>
                cfg->sysPll.pllDividerStep[pllStepsCount].hookFunction();
80001a86:	2d 02 00 00 	calli %a2
80001a8a:	1d ff cb ff 	j 80001a20 <IfxScuCcu_init+0x2d4>

80001a8e <IfxScuWdt_clearCpuEndinit>:
    {}
}


void IfxScuWdt_clearCpuEndinit(uint16 password)
{
80001a8e:	40 ae       	mov.aa %a14,%sp
    reg.U = __mfcr(CPU_CORE_ID);
80001a90:	4d c0 e1 2f 	mfcr %d2,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
80001a94:	8f 72 00 21 	and %d2,%d2,7
    IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[IfxCpu_getCoreIndex()], password);
80001a98:	7b 30 00 3f 	movh %d3,61443
80001a9c:	1b 03 10 36 	addi %d3,%d3,24832
80001aa0:	13 c2 20 23 	madd %d2,%d3,%d2,12
80001aa4:	60 22       	mov.a %a2,%d2
/*---------------------Inline Function Implementations------------------------*/
/******************************************************************************/

IFX_INLINE void IfxScuWdt_clearCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
80001aa6:	54 22       	ld.w %d2,[%a2]
80001aa8:	6f 12 0b 00 	jz.t %d2,1,80001abe <IfxScuWdt_clearCpuEndinit+0x30>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80001aac:	8f 24 00 30 	sh %d3,%d4,2
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
80001ab0:	8f 13 40 31 	or %d3,%d3,1
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80001ab4:	54 22       	ld.w %d2,[%a2]
80001ab6:	b7 02 10 20 	insert %d2,%d2,0,0,16
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80001aba:	a6 32       	or %d2,%d3
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80001abc:	74 22       	st.w [%a2],%d2
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80001abe:	8f 24 00 30 	sh %d3,%d4,2
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
80001ac2:	8f 23 40 31 	or %d3,%d3,2
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80001ac6:	54 22       	ld.w %d2,[%a2]
80001ac8:	b7 02 10 20 	insert %d2,%d2,0,0,16
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80001acc:	a6 32       	or %d2,%d3
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80001ace:	74 22       	st.w [%a2],%d2

    /* read back ENDINIT and wait until it has been cleared */
    while (watchdog->CON0.B.ENDINIT == 1)
80001ad0:	54 22       	ld.w %d2,[%a2]
80001ad2:	6f 02 ff ff 	jnz.t %d2,0,80001ad0 <IfxScuWdt_clearCpuEndinit+0x42>
}
80001ad6:	00 90       	ret 

80001ad8 <IfxScuWdt_clearSafetyEndinit>:


void IfxScuWdt_clearSafetyEndinit(uint16 password)
{
80001ad8:	40 ae       	mov.aa %a14,%sp
80001ada:	37 04 70 40 	extr.u %d4,%d4,0,16
}


IFX_INLINE void IfxScuWdt_clearSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
80001ade:	91 30 00 2f 	movh.a %a2,61443
80001ae2:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80001ae6:	54 22       	ld.w %d2,[%a2]
80001ae8:	6f 12 0b 00 	jz.t %d2,1,80001afe <IfxScuWdt_clearSafetyEndinit+0x26>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80001aec:	8f 24 00 30 	sh %d3,%d4,2
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
80001af0:	8f 13 40 31 	or %d3,%d3,1
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80001af4:	54 22       	ld.w %d2,[%a2]
80001af6:	b7 02 10 20 	insert %d2,%d2,0,0,16
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80001afa:	a6 32       	or %d2,%d3
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80001afc:	74 22       	st.w [%a2],%d2
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (0 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80001afe:	8f 24 00 30 	sh %d3,%d4,2
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
80001b02:	8f 23 40 31 	or %d3,%d3,2
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80001b06:	91 30 00 2f 	movh.a %a2,61443
80001b0a:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80001b0e:	54 22       	ld.w %d2,[%a2]
80001b10:	b7 02 10 20 	insert %d2,%d2,0,0,16
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80001b14:	a6 32       	or %d2,%d3
    SCU_WDTS_CON0.U = (0 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80001b16:	74 22       	st.w [%a2],%d2

    /* read back ENDINIT and wait until it has been cleared */
    while (SCU_WDTS_CON0.B.ENDINIT == 1)
80001b18:	91 30 00 2f 	movh.a %a2,61443
80001b1c:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80001b20:	54 22       	ld.w %d2,[%a2]
80001b22:	6f 02 fb ff 	jnz.t %d2,0,80001b18 <IfxScuWdt_clearSafetyEndinit+0x40>
    IfxScuWdt_clearSafetyEndinitInline(password);
}
80001b26:	00 90       	ret 

80001b28 <IfxScuWdt_disableCpuWatchdog>:


void IfxScuWdt_disableCpuWatchdog(uint16 password)
{
80001b28:	40 ae       	mov.aa %a14,%sp
    reg.U = __mfcr(CPU_CORE_ID);
80001b2a:	4d c0 e1 2f 	mfcr %d2,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
80001b2e:	8f 72 00 21 	and %d2,%d2,7
    /* Select CPU Watchdog based on Core Id */
    uint32          coreId = (uint32)IfxCpu_getCoreIndex();
    Ifx_SCU_WDTCPU *wdt    = &MODULE_SCU.WDTCPU[coreId];
80001b32:	7b 30 00 3f 	movh %d3,61443
80001b36:	1b 03 10 36 	addi %d3,%d3,24832
80001b3a:	13 c2 20 23 	madd %d2,%d3,%d2,12
80001b3e:	60 22       	mov.a %a2,%d2
    if (watchdog->CON0.B.LCK)
80001b40:	54 22       	ld.w %d2,[%a2]
80001b42:	6f 12 0b 00 	jz.t %d2,1,80001b58 <IfxScuWdt_disableCpuWatchdog+0x30>
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80001b46:	8f 24 00 30 	sh %d3,%d4,2
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
80001b4a:	8f 13 40 31 	or %d3,%d3,1
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80001b4e:	54 22       	ld.w %d2,[%a2]
80001b50:	b7 02 10 20 	insert %d2,%d2,0,0,16
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80001b54:	a6 32       	or %d2,%d3
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80001b56:	74 22       	st.w [%a2],%d2
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80001b58:	06 24       	sh %d4,2
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
80001b5a:	8f 24 40 31 	or %d3,%d4,2
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80001b5e:	54 22       	ld.w %d2,[%a2]
80001b60:	b7 02 10 20 	insert %d2,%d2,0,0,16
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80001b64:	a6 32       	or %d2,%d3
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80001b66:	74 22       	st.w [%a2],%d2
    while (watchdog->CON0.B.ENDINIT == 1)
80001b68:	54 22       	ld.w %d2,[%a2]
80001b6a:	6f 02 ff ff 	jnz.t %d2,0,80001b68 <IfxScuWdt_disableCpuWatchdog+0x40>

    IfxScuWdt_clearCpuEndinitInline(wdt, password);
    wdt->CON1.B.DR = 1;         //Set DR bit in Config_1 register
80001b6e:	d9 23 04 00 	lea %a3,[%a2]4
80001b72:	19 22 04 00 	ld.w %d2,[%a2]4
80001b76:	b7 12 81 21 	insert %d2,%d2,1,3,1
80001b7a:	74 32       	st.w [%a3],%d2
}


IFX_INLINE void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
80001b7c:	54 22       	ld.w %d2,[%a2]
80001b7e:	6f 12 09 00 	jz.t %d2,1,80001b90 <IfxScuWdt_disableCpuWatchdog+0x68>
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
80001b82:	8f 14 40 31 	or %d3,%d4,1
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80001b86:	54 22       	ld.w %d2,[%a2]
80001b88:	b7 02 10 20 	insert %d2,%d2,0,0,16
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80001b8c:	a6 32       	or %d2,%d3
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80001b8e:	74 22       	st.w [%a2],%d2
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
80001b90:	8f 34 40 41 	or %d4,%d4,3
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80001b94:	54 22       	ld.w %d2,[%a2]
80001b96:	b7 02 10 20 	insert %d2,%d2,0,0,16
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80001b9a:	a6 42       	or %d2,%d4
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80001b9c:	74 22       	st.w [%a2],%d2

    /* read back ENDINIT and wait until it has been set */
    while (watchdog->CON0.B.ENDINIT == 0)
80001b9e:	54 22       	ld.w %d2,[%a2]
80001ba0:	6f 02 ff 7f 	jz.t %d2,0,80001b9e <IfxScuWdt_disableCpuWatchdog+0x76>
    IfxScuWdt_setCpuEndinitInline(wdt, password);
}
80001ba4:	00 90       	ret 

80001ba6 <IfxScuWdt_disableSafetyWatchdog>:


void IfxScuWdt_disableSafetyWatchdog(uint16 password)
{
80001ba6:	40 ae       	mov.aa %a14,%sp
80001ba8:	37 04 70 40 	extr.u %d4,%d4,0,16
    if (SCU_WDTS_CON0.B.LCK)
80001bac:	91 30 00 2f 	movh.a %a2,61443
80001bb0:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80001bb4:	54 22       	ld.w %d2,[%a2]
80001bb6:	6f 12 0b 00 	jz.t %d2,1,80001bcc <IfxScuWdt_disableSafetyWatchdog+0x26>
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80001bba:	8f 24 00 30 	sh %d3,%d4,2
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
80001bbe:	8f 13 40 31 	or %d3,%d3,1
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80001bc2:	54 22       	ld.w %d2,[%a2]
80001bc4:	b7 02 10 20 	insert %d2,%d2,0,0,16
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80001bc8:	a6 32       	or %d2,%d3
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80001bca:	74 22       	st.w [%a2],%d2
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80001bcc:	06 24       	sh %d4,2
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
80001bce:	8f 24 40 31 	or %d3,%d4,2
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80001bd2:	91 30 00 2f 	movh.a %a2,61443
80001bd6:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80001bda:	54 22       	ld.w %d2,[%a2]
80001bdc:	b7 02 10 20 	insert %d2,%d2,0,0,16
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80001be0:	a6 32       	or %d2,%d3
    SCU_WDTS_CON0.U = (0 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80001be2:	74 22       	st.w [%a2],%d2
    while (SCU_WDTS_CON0.B.ENDINIT == 1)
80001be4:	91 30 00 2f 	movh.a %a2,61443
80001be8:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80001bec:	54 22       	ld.w %d2,[%a2]
80001bee:	6f 02 fb ff 	jnz.t %d2,0,80001be4 <IfxScuWdt_disableSafetyWatchdog+0x3e>
    IfxScuWdt_clearSafetyEndinitInline(password);
    SCU_WDTS_CON1.B.DR = 1;     //Set DR bit in Config_1 register
80001bf2:	91 30 00 2f 	movh.a %a2,61443
80001bf6:	d9 22 34 36 	lea %a2,[%a2]24820 <f00360f4 <_SMALL_DATA4_+0x6002e0f4>>
80001bfa:	54 22       	ld.w %d2,[%a2]
80001bfc:	b7 12 81 21 	insert %d2,%d2,1,3,1
80001c00:	74 22       	st.w [%a2],%d2
}


IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
80001c02:	91 30 00 2f 	movh.a %a2,61443
80001c06:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80001c0a:	54 22       	ld.w %d2,[%a2]
80001c0c:	6f 12 09 00 	jz.t %d2,1,80001c1e <IfxScuWdt_disableSafetyWatchdog+0x78>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
80001c10:	8f 14 40 31 	or %d3,%d4,1
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80001c14:	54 22       	ld.w %d2,[%a2]
80001c16:	b7 02 10 20 	insert %d2,%d2,0,0,16
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80001c1a:	a6 32       	or %d2,%d3
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80001c1c:	74 22       	st.w [%a2],%d2
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
80001c1e:	8f 34 40 41 	or %d4,%d4,3
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80001c22:	91 30 00 2f 	movh.a %a2,61443
80001c26:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80001c2a:	54 22       	ld.w %d2,[%a2]
80001c2c:	b7 02 10 20 	insert %d2,%d2,0,0,16
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80001c30:	a6 42       	or %d2,%d4
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80001c32:	74 22       	st.w [%a2],%d2

    /* read back ENDINIT and wait until it has been cleared */
    while (SCU_WDTS_CON0.B.ENDINIT == 0)
80001c34:	91 30 00 2f 	movh.a %a2,61443
80001c38:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80001c3c:	54 22       	ld.w %d2,[%a2]
80001c3e:	6f 02 fb 7f 	jz.t %d2,0,80001c34 <IfxScuWdt_disableSafetyWatchdog+0x8e>
    IfxScuWdt_setSafetyEndinitInline(password);
}
80001c42:	00 90       	ret 

80001c44 <IfxScuWdt_enableCpuWatchdog>:


void IfxScuWdt_enableCpuWatchdog(uint16 password)
{
80001c44:	40 ae       	mov.aa %a14,%sp
    reg.U = __mfcr(CPU_CORE_ID);
80001c46:	4d c0 e1 2f 	mfcr %d2,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
80001c4a:	8f 72 00 21 	and %d2,%d2,7
    /* Select CPU Watchdog based on Core Id */
    uint32          coreId = (uint32)IfxCpu_getCoreIndex();
    Ifx_SCU_WDTCPU *wdt    = &MODULE_SCU.WDTCPU[coreId];
80001c4e:	7b 30 00 3f 	movh %d3,61443
80001c52:	1b 03 10 36 	addi %d3,%d3,24832
80001c56:	13 c2 20 23 	madd %d2,%d3,%d2,12
80001c5a:	60 22       	mov.a %a2,%d2
    if (watchdog->CON0.B.LCK)
80001c5c:	54 22       	ld.w %d2,[%a2]
80001c5e:	6f 12 0b 00 	jz.t %d2,1,80001c74 <IfxScuWdt_enableCpuWatchdog+0x30>
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80001c62:	8f 24 00 30 	sh %d3,%d4,2
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
80001c66:	8f 13 40 31 	or %d3,%d3,1
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80001c6a:	54 22       	ld.w %d2,[%a2]
80001c6c:	b7 02 10 20 	insert %d2,%d2,0,0,16
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80001c70:	a6 32       	or %d2,%d3
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80001c72:	74 22       	st.w [%a2],%d2
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80001c74:	06 24       	sh %d4,2
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
80001c76:	8f 24 40 31 	or %d3,%d4,2
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80001c7a:	54 22       	ld.w %d2,[%a2]
80001c7c:	b7 02 10 20 	insert %d2,%d2,0,0,16
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80001c80:	a6 32       	or %d2,%d3
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80001c82:	74 22       	st.w [%a2],%d2
    while (watchdog->CON0.B.ENDINIT == 1)
80001c84:	54 22       	ld.w %d2,[%a2]
80001c86:	6f 02 ff ff 	jnz.t %d2,0,80001c84 <IfxScuWdt_enableCpuWatchdog+0x40>

    IfxScuWdt_clearCpuEndinitInline(wdt, password);
    wdt->CON1.B.DR = 0;         //Clear DR bit in Config_1 register
80001c8a:	d9 23 04 00 	lea %a3,[%a2]4
80001c8e:	19 22 04 00 	ld.w %d2,[%a2]4
80001c92:	8f 82 c0 21 	andn %d2,%d2,8
80001c96:	74 32       	st.w [%a3],%d2
    if (watchdog->CON0.B.LCK)
80001c98:	54 22       	ld.w %d2,[%a2]
80001c9a:	6f 12 09 00 	jz.t %d2,1,80001cac <IfxScuWdt_enableCpuWatchdog+0x68>
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
80001c9e:	8f 14 40 31 	or %d3,%d4,1
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80001ca2:	54 22       	ld.w %d2,[%a2]
80001ca4:	b7 02 10 20 	insert %d2,%d2,0,0,16
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80001ca8:	a6 32       	or %d2,%d3
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80001caa:	74 22       	st.w [%a2],%d2
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
80001cac:	8f 34 40 41 	or %d4,%d4,3
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80001cb0:	54 22       	ld.w %d2,[%a2]
80001cb2:	b7 02 10 20 	insert %d2,%d2,0,0,16
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80001cb6:	a6 42       	or %d2,%d4
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80001cb8:	74 22       	st.w [%a2],%d2
    while (watchdog->CON0.B.ENDINIT == 0)
80001cba:	54 22       	ld.w %d2,[%a2]
80001cbc:	6f 02 ff 7f 	jz.t %d2,0,80001cba <IfxScuWdt_enableCpuWatchdog+0x76>
    IfxScuWdt_setCpuEndinitInline(wdt, password);
}
80001cc0:	00 90       	ret 

80001cc2 <IfxScuWdt_enableSafetyWatchdog>:


void IfxScuWdt_enableSafetyWatchdog(uint16 password)
{
80001cc2:	40 ae       	mov.aa %a14,%sp
80001cc4:	37 04 70 40 	extr.u %d4,%d4,0,16
    if (SCU_WDTS_CON0.B.LCK)
80001cc8:	91 30 00 2f 	movh.a %a2,61443
80001ccc:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80001cd0:	54 22       	ld.w %d2,[%a2]
80001cd2:	6f 12 0b 00 	jz.t %d2,1,80001ce8 <IfxScuWdt_enableSafetyWatchdog+0x26>
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80001cd6:	8f 24 00 30 	sh %d3,%d4,2
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
80001cda:	8f 13 40 31 	or %d3,%d3,1
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80001cde:	54 22       	ld.w %d2,[%a2]
80001ce0:	b7 02 10 20 	insert %d2,%d2,0,0,16
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80001ce4:	a6 32       	or %d2,%d3
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80001ce6:	74 22       	st.w [%a2],%d2
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80001ce8:	06 24       	sh %d4,2
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
80001cea:	8f 24 40 31 	or %d3,%d4,2
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80001cee:	91 30 00 2f 	movh.a %a2,61443
80001cf2:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80001cf6:	54 22       	ld.w %d2,[%a2]
80001cf8:	b7 02 10 20 	insert %d2,%d2,0,0,16
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80001cfc:	a6 32       	or %d2,%d3
    SCU_WDTS_CON0.U = (0 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80001cfe:	74 22       	st.w [%a2],%d2
    while (SCU_WDTS_CON0.B.ENDINIT == 1)
80001d00:	91 30 00 2f 	movh.a %a2,61443
80001d04:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80001d08:	54 22       	ld.w %d2,[%a2]
80001d0a:	6f 02 fb ff 	jnz.t %d2,0,80001d00 <IfxScuWdt_enableSafetyWatchdog+0x3e>
    IfxScuWdt_clearSafetyEndinitInline(password);
    SCU_WDTS_CON1.B.DR = 0;     //Clear DR bit in Config_1 register
80001d0e:	91 30 00 2f 	movh.a %a2,61443
80001d12:	d9 22 34 36 	lea %a2,[%a2]24820 <f00360f4 <_SMALL_DATA4_+0x6002e0f4>>
80001d16:	54 22       	ld.w %d2,[%a2]
80001d18:	8f 82 c0 21 	andn %d2,%d2,8
80001d1c:	74 22       	st.w [%a2],%d2
    if (SCU_WDTS_CON0.B.LCK)
80001d1e:	91 30 00 2f 	movh.a %a2,61443
80001d22:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80001d26:	54 22       	ld.w %d2,[%a2]
80001d28:	6f 12 09 00 	jz.t %d2,1,80001d3a <IfxScuWdt_enableSafetyWatchdog+0x78>
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
80001d2c:	8f 14 40 31 	or %d3,%d4,1
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80001d30:	54 22       	ld.w %d2,[%a2]
80001d32:	b7 02 10 20 	insert %d2,%d2,0,0,16
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80001d36:	a6 32       	or %d2,%d3
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80001d38:	74 22       	st.w [%a2],%d2
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
80001d3a:	8f 34 40 41 	or %d4,%d4,3
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80001d3e:	91 30 00 2f 	movh.a %a2,61443
80001d42:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80001d46:	54 22       	ld.w %d2,[%a2]
80001d48:	b7 02 10 20 	insert %d2,%d2,0,0,16
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80001d4c:	a6 42       	or %d2,%d4
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80001d4e:	74 22       	st.w [%a2],%d2
    while (SCU_WDTS_CON0.B.ENDINIT == 0)
80001d50:	91 30 00 2f 	movh.a %a2,61443
80001d54:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80001d58:	54 22       	ld.w %d2,[%a2]
80001d5a:	6f 02 fb 7f 	jz.t %d2,0,80001d50 <IfxScuWdt_enableSafetyWatchdog+0x8e>
    IfxScuWdt_setSafetyEndinitInline(password);
}
80001d5e:	00 90       	ret 

80001d60 <IfxScuWdt_getCpuWatchdogPassword>:


uint16 IfxScuWdt_getCpuWatchdogPassword(void)
{
80001d60:	40 ae       	mov.aa %a14,%sp
    reg.U = __mfcr(CPU_CORE_ID);
80001d62:	4d c0 e1 2f 	mfcr %d2,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
80001d66:	8f 72 00 21 	and %d2,%d2,7
    return IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[IfxCpu_getCoreIndex()]);
80001d6a:	7b 30 00 3f 	movh %d3,61443
80001d6e:	1b 03 10 36 	addi %d3,%d3,24832
80001d72:	13 c2 20 23 	madd %d2,%d3,%d2,12
    password  = watchdog->CON0.B.PW;
80001d76:	60 22       	mov.a %a2,%d2
80001d78:	54 22       	ld.w %d2,[%a2]
80001d7a:	37 02 6e 21 	extr.u %d2,%d2,2,14
}
80001d7e:	8f f2 83 21 	xor %d2,%d2,63
80001d82:	00 90       	ret 

80001d84 <IfxScuWdt_getSafetyWatchdogPassword>:
    return (boolean)IfxScuWdt_getCpuWatchdogEndInitInline(&MODULE_SCU.WDTCPU[IfxCpu_getCoreIndex()]);
}


uint16 IfxScuWdt_getSafetyWatchdogPassword(void)
{
80001d84:	40 ae       	mov.aa %a14,%sp
    password  = watchdog->CON0.B.PW;
80001d86:	91 30 00 2f 	movh.a %a2,61443
80001d8a:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80001d8e:	54 22       	ld.w %d2,[%a2]
80001d90:	37 02 6e 21 	extr.u %d2,%d2,2,14
    return IfxScuWdt_getSafetyWatchdogPasswordInline();
}
80001d94:	8f f2 83 21 	xor %d2,%d2,63
80001d98:	00 90       	ret 

80001d9a <IfxScuWdt_setCpuEndinit>:
    IfxScuWdt_setSafetyEndinit(password);
}


void IfxScuWdt_setCpuEndinit(uint16 password)
{
80001d9a:	40 ae       	mov.aa %a14,%sp
    reg.U = __mfcr(CPU_CORE_ID);
80001d9c:	4d c0 e1 2f 	mfcr %d2,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
80001da0:	8f 72 00 21 	and %d2,%d2,7
    IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[IfxCpu_getCoreIndex()], password);
80001da4:	7b 30 00 3f 	movh %d3,61443
80001da8:	1b 03 10 36 	addi %d3,%d3,24832
80001dac:	13 c2 20 23 	madd %d2,%d3,%d2,12
80001db0:	60 22       	mov.a %a2,%d2
    if (watchdog->CON0.B.LCK)
80001db2:	54 22       	ld.w %d2,[%a2]
80001db4:	6f 12 0b 00 	jz.t %d2,1,80001dca <IfxScuWdt_setCpuEndinit+0x30>
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80001db8:	8f 24 00 30 	sh %d3,%d4,2
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
80001dbc:	8f 13 40 31 	or %d3,%d3,1
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80001dc0:	54 22       	ld.w %d2,[%a2]
80001dc2:	b7 02 10 20 	insert %d2,%d2,0,0,16
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80001dc6:	a6 32       	or %d2,%d3
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80001dc8:	74 22       	st.w [%a2],%d2
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80001dca:	8f 24 00 30 	sh %d3,%d4,2
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
80001dce:	8f 33 40 31 	or %d3,%d3,3
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80001dd2:	54 22       	ld.w %d2,[%a2]
80001dd4:	b7 02 10 20 	insert %d2,%d2,0,0,16
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80001dd8:	a6 32       	or %d2,%d3
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80001dda:	74 22       	st.w [%a2],%d2
    while (watchdog->CON0.B.ENDINIT == 0)
80001ddc:	54 22       	ld.w %d2,[%a2]
80001dde:	6f 02 ff 7f 	jz.t %d2,0,80001ddc <IfxScuWdt_setCpuEndinit+0x42>
}
80001de2:	00 90       	ret 

80001de4 <IfxScuWdt_setSafetyEndinit>:


void IfxScuWdt_setSafetyEndinit(uint16 password)
{
80001de4:	40 ae       	mov.aa %a14,%sp
80001de6:	37 04 70 40 	extr.u %d4,%d4,0,16
    if (SCU_WDTS_CON0.B.LCK)
80001dea:	91 30 00 2f 	movh.a %a2,61443
80001dee:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80001df2:	54 22       	ld.w %d2,[%a2]
80001df4:	6f 12 0b 00 	jz.t %d2,1,80001e0a <IfxScuWdt_setSafetyEndinit+0x26>
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80001df8:	8f 24 00 30 	sh %d3,%d4,2
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
80001dfc:	8f 13 40 31 	or %d3,%d3,1
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80001e00:	54 22       	ld.w %d2,[%a2]
80001e02:	b7 02 10 20 	insert %d2,%d2,0,0,16
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80001e06:	a6 32       	or %d2,%d3
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80001e08:	74 22       	st.w [%a2],%d2
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80001e0a:	8f 24 00 30 	sh %d3,%d4,2
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
80001e0e:	8f 33 40 31 	or %d3,%d3,3
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80001e12:	91 30 00 2f 	movh.a %a2,61443
80001e16:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80001e1a:	54 22       	ld.w %d2,[%a2]
80001e1c:	b7 02 10 20 	insert %d2,%d2,0,0,16
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80001e20:	a6 32       	or %d2,%d3
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80001e22:	74 22       	st.w [%a2],%d2
    while (SCU_WDTS_CON0.B.ENDINIT == 0)
80001e24:	91 30 00 2f 	movh.a %a2,61443
80001e28:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x6002e0f0>>
80001e2c:	54 22       	ld.w %d2,[%a2]
80001e2e:	6f 02 fb 7f 	jz.t %d2,0,80001e24 <IfxScuWdt_setSafetyEndinit+0x40>
    IfxScuWdt_setSafetyEndinitInline(password);
}
80001e32:	00 90       	ret 

80001e34 <IfxPort_setPinMode>:
    IfxScuWdt_setCpuEndinit(passwd);
}


void IfxPort_setPinMode(Ifx_P *port, uint8 pinIndex, IfxPort_Mode mode)
{
80001e34:	40 ae       	mov.aa %a14,%sp
80001e36:	40 4c       	mov.aa %a12,%a4
80001e38:	02 5a       	mov %d10,%d5
80001e3a:	8f f4 0f c1 	and %d12,%d4,255
    volatile Ifx_P_IOCR0 *iocr      = &(port->IOCR0);
80001e3e:	80 42       	mov.d %d2,%a4
80001e40:	1b 02 01 b0 	addi %d11,%d2,16
    uint8                 iocrIndex = (pinIndex / 4);
80001e44:	37 04 66 91 	extr.u %d9,%d4,2,6
    uint8                 shift     = (pinIndex & 0x3U) * 8;
80001e48:	8f 34 00 41 	and %d4,%d4,3
80001e4c:	8f 34 00 80 	sh %d8,%d4,3

    if (port == &MODULE_P40)
80001e50:	7b 40 00 2f 	movh %d2,61444
80001e54:	1b 02 00 2e 	addi %d2,%d2,-8192
80001e58:	80 43       	mov.d %d3,%a4
80001e5a:	5f 23 12 00 	jeq %d3,%d2,80001e7e <IfxPort_setPinMode+0x4a>
        IfxScuWdt_clearCpuEndinit(passwd);
        port->PDISC.U &= ~(1 << pinIndex);
        IfxScuWdt_setCpuEndinit(passwd);
    }

    __ldmst(&iocr[iocrIndex].U, (0xFFUL << shift), (mode << shift));
80001e5e:	8f 29 00 20 	sh %d2,%d9,2
80001e62:	60 b2       	mov.a %a2,%d11
80001e64:	01 22 00 26 	addsc.a %a2,%a2,%d2,0
80001e68:	3b f0 0f 40 	mov %d4,255
80001e6c:	0f 84 00 40 	sh %d4,%d4,%d8
80001e70:	0f 8a 00 20 	sh %d2,%d10,%d8
                     ::"a"(address), "d"(mask), "d"((long long)value));
80001e74:	82 03       	mov %d3,0
    __asm__ volatile("mov %H2,%1 \n\
80001e76:	02 43       	mov %d3,%d4
80001e78:	49 22 40 08 	ldmst [%a2]0,%e2
}
80001e7c:	00 90       	ret 
        uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
80001e7e:	6d ff 71 ff 	call 80001d60 <IfxScuWdt_getCpuWatchdogPassword>
80001e82:	02 2d       	mov %d13,%d2
        IfxScuWdt_clearCpuEndinit(passwd);
80001e84:	02 24       	mov %d4,%d2
80001e86:	6d ff 04 fe 	call 80001a8e <IfxScuWdt_clearCpuEndinit>
        port->PDISC.U &= ~(1 << pinIndex);
80001e8a:	d9 c2 20 10 	lea %a2,[%a12]96
80001e8e:	19 c2 20 10 	ld.w %d2,[%a12]96
80001e92:	d7 02 01 2c 	insert %d2,%d2,0,%d12,1
80001e96:	74 22       	st.w [%a2],%d2
        IfxScuWdt_setCpuEndinit(passwd);
80001e98:	02 d4       	mov %d4,%d13
80001e9a:	6d ff 80 ff 	call 80001d9a <IfxScuWdt_setCpuEndinit>
80001e9e:	1d ff e0 ff 	j 80001e5e <IfxPort_setPinMode+0x2a>

80001ea2 <IfxCpu_Trap_memoryManagementError>:
{
80001ea2:	40 ae       	mov.aa %a14,%sp
80001ea4:	20 08       	sub.a %sp,8
}

IFX_INLINE void* Ifx__getA11(void)
{
    uint32 *res;
    __asm__ volatile ("mov.aa %0, %%a11": "=a" (res) : :"a11");
80001ea6:	40 b2       	mov.aa %a2,%a11
    trapInfo.tId    = tin;
80001ea8:	8f f4 0f 41 	and %d4,%d4,255
    reg.U = __mfcr(CPU_CORE_ID);
80001eac:	4d c0 e1 2f 	mfcr %d2,$core_id
    trapInfo.tCpu   = IfxCpu_getCoreId();
80001eb0:	8f 72 00 21 	and %d2,%d2,7
80001eb4:	8f 02 01 50 	sh %d5,%d2,16
    return trapInfo;
80001eb8:	80 22       	mov.d %d2,%a2
80001eba:	0f 54 a0 30 	or %d3,%d4,%d5
80001ebe:	89 e2 78 f9 	st.d [%a14]-8,%e2
    IFX_CFG_CPU_TRAP_MME_HOOK(trapWatch);
80001ec2:	09 e2 78 f9 	ld.d %e2,[%a14]-8
    __asm__ volatile ("debug" : : : "memory");
80001ec6:	00 a0       	debug 
    __asm("rslcx"); /* Restore lower context before returning. lower context was stored in the trap vector */
80001ec8:	0d 00 40 02 	rslcx 
    __asm("rfe");
80001ecc:	00 80       	rfe 
}
80001ece:	00 90       	ret 

80001ed0 <IfxCpu_Trap_internalProtectionError>:
{
80001ed0:	40 ae       	mov.aa %a14,%sp
80001ed2:	20 08       	sub.a %sp,8
    __asm__ volatile ("mov.aa %0, %%a11": "=a" (res) : :"a11");
80001ed4:	40 b2       	mov.aa %a2,%a11
    trapInfo.tId    = tin;
80001ed6:	b7 14 18 44 	insert %d4,%d4,1,8,24
80001eda:	4d c0 e1 2f 	mfcr %d2,$core_id
    trapInfo.tCpu   = IfxCpu_getCoreId();
80001ede:	8f 72 00 21 	and %d2,%d2,7
80001ee2:	8f 02 01 50 	sh %d5,%d2,16
    return trapInfo;
80001ee6:	80 22       	mov.d %d2,%a2
80001ee8:	0f 54 a0 30 	or %d3,%d4,%d5
80001eec:	89 e2 78 f9 	st.d [%a14]-8,%e2
    IFX_CFG_CPU_TRAP_IPE_HOOK(trapWatch);
80001ef0:	09 e2 78 f9 	ld.d %e2,[%a14]-8
    __asm__ volatile ("debug" : : : "memory");
80001ef4:	00 a0       	debug 
    __asm("rslcx"); /* Restore lower context before returning. lower context was stored in the trap vector */
80001ef6:	0d 00 40 02 	rslcx 
    __asm("rfe");
80001efa:	00 80       	rfe 
}
80001efc:	00 90       	ret 

80001efe <IfxCpu_Trap_instructionError>:
{
80001efe:	40 ae       	mov.aa %a14,%sp
80001f00:	20 08       	sub.a %sp,8
    __asm__ volatile ("mov.aa %0, %%a11": "=a" (res) : :"a11");
80001f02:	40 b2       	mov.aa %a2,%a11
    trapInfo.tId    = tin;
80001f04:	b7 24 18 44 	insert %d4,%d4,2,8,24
80001f08:	4d c0 e1 2f 	mfcr %d2,$core_id
    trapInfo.tCpu   = IfxCpu_getCoreId();
80001f0c:	8f 72 00 21 	and %d2,%d2,7
80001f10:	8f 02 01 50 	sh %d5,%d2,16
    return trapInfo;
80001f14:	80 22       	mov.d %d2,%a2
80001f16:	0f 54 a0 30 	or %d3,%d4,%d5
80001f1a:	89 e2 78 f9 	st.d [%a14]-8,%e2
    IFX_CFG_CPU_TRAP_IE_HOOK(trapWatch);
80001f1e:	09 e2 78 f9 	ld.d %e2,[%a14]-8
    __asm__ volatile ("debug" : : : "memory");
80001f22:	00 a0       	debug 
    __asm("rslcx"); /* Restore lower context before returning. lower context was stored in the trap vector */
80001f24:	0d 00 40 02 	rslcx 
    __asm("rfe");
80001f28:	00 80       	rfe 
}
80001f2a:	00 90       	ret 

80001f2c <IfxCpu_Trap_contextManagementError>:
{
80001f2c:	40 ae       	mov.aa %a14,%sp
80001f2e:	20 08       	sub.a %sp,8
    __asm__ volatile ("mov.aa %0, %%a11": "=a" (res) : :"a11");
80001f30:	40 b2       	mov.aa %a2,%a11
    trapInfo.tId    = tin;
80001f32:	b7 34 18 44 	insert %d4,%d4,3,8,24
80001f36:	4d c0 e1 2f 	mfcr %d2,$core_id
    trapInfo.tCpu   = IfxCpu_getCoreId();
80001f3a:	8f 72 00 21 	and %d2,%d2,7
80001f3e:	8f 02 01 50 	sh %d5,%d2,16
    return trapInfo;
80001f42:	80 22       	mov.d %d2,%a2
80001f44:	0f 54 a0 30 	or %d3,%d4,%d5
80001f48:	89 e2 78 f9 	st.d [%a14]-8,%e2
    IFX_CFG_CPU_TRAP_CME_HOOK(trapWatch);
80001f4c:	09 e2 78 f9 	ld.d %e2,[%a14]-8
    __asm__ volatile ("debug" : : : "memory");
80001f50:	00 a0       	debug 
    __asm("rslcx"); /* Restore lower context before returning. lower context was stored in the trap vector */
80001f52:	0d 00 40 02 	rslcx 
    __asm("rfe");
80001f56:	00 80       	rfe 
}
80001f58:	00 90       	ret 

80001f5a <IfxCpu_Trap_busError>:
{
80001f5a:	40 ae       	mov.aa %a14,%sp
80001f5c:	20 08       	sub.a %sp,8
    __asm__ volatile ("mov.aa %0, %%a11": "=a" (res) : :"a11");
80001f5e:	40 b2       	mov.aa %a2,%a11
    trapInfo.tId    = tin;
80001f60:	b7 44 18 44 	insert %d4,%d4,4,8,24
80001f64:	4d c0 e1 2f 	mfcr %d2,$core_id
    trapInfo.tCpu   = IfxCpu_getCoreId();
80001f68:	8f 72 00 21 	and %d2,%d2,7
80001f6c:	8f 02 01 50 	sh %d5,%d2,16
    return trapInfo;
80001f70:	80 22       	mov.d %d2,%a2
80001f72:	0f 54 a0 30 	or %d3,%d4,%d5
80001f76:	89 e2 78 f9 	st.d [%a14]-8,%e2
    IFX_CFG_CPU_TRAP_BE_HOOK(trapWatch);
80001f7a:	09 e2 78 f9 	ld.d %e2,[%a14]-8
    __asm__ volatile ("debug" : : : "memory");
80001f7e:	00 a0       	debug 
    __asm("rslcx"); /* Restore lower context before returning. lower context was stored in the trap vector */
80001f80:	0d 00 40 02 	rslcx 
    __asm("rfe");
80001f84:	00 80       	rfe 
}
80001f86:	00 90       	ret 

80001f88 <IfxCpu_Trap_assertion>:
{
80001f88:	40 ae       	mov.aa %a14,%sp
80001f8a:	20 08       	sub.a %sp,8
    __asm__ volatile ("mov.aa %0, %%a11": "=a" (res) : :"a11");
80001f8c:	40 b2       	mov.aa %a2,%a11
    trapInfo.tId    = tin;
80001f8e:	8f f4 0f 41 	and %d4,%d4,255
80001f92:	3b 00 50 20 	mov %d2,1280
80001f96:	a6 24       	or %d4,%d2
80001f98:	4d c0 e1 2f 	mfcr %d2,$core_id
    trapInfo.tCpu   = IfxCpu_getCoreId();
80001f9c:	8f 72 00 21 	and %d2,%d2,7
80001fa0:	8f 02 01 50 	sh %d5,%d2,16
    return trapInfo;
80001fa4:	80 22       	mov.d %d2,%a2
80001fa6:	0f 54 a0 30 	or %d3,%d4,%d5
80001faa:	89 e2 78 f9 	st.d [%a14]-8,%e2
    IFX_CFG_CPU_TRAP_ASSERT_HOOK(trapWatch);
80001fae:	09 e2 78 f9 	ld.d %e2,[%a14]-8
    __asm__ volatile ("debug" : : : "memory");
80001fb2:	00 a0       	debug 
    __asm("rslcx"); /* Restore lower context before returning. lower context was stored in the trap vector */
80001fb4:	0d 00 40 02 	rslcx 
    __asm("rfe");
80001fb8:	00 80       	rfe 
}
80001fba:	00 90       	ret 

80001fbc <IfxCpu_Trap_systemCall_Cpu0>:
{
80001fbc:	40 ae       	mov.aa %a14,%sp
80001fbe:	20 08       	sub.a %sp,8
    __asm__ volatile ("mov.aa %0, %%a11": "=a" (res) : :"a11");
80001fc0:	40 b2       	mov.aa %a2,%a11
    trapInfo.tId    = tin;
80001fc2:	b7 64 18 44 	insert %d4,%d4,6,8,24
80001fc6:	4d c0 e1 2f 	mfcr %d2,$core_id
    trapInfo.tCpu   = IfxCpu_getCoreId();
80001fca:	8f 72 00 21 	and %d2,%d2,7
80001fce:	8f 02 01 50 	sh %d5,%d2,16
    return trapInfo;
80001fd2:	80 22       	mov.d %d2,%a2
80001fd4:	0f 54 a0 30 	or %d3,%d4,%d5
80001fd8:	89 e2 78 f9 	st.d [%a14]-8,%e2
    IFX_CFG_CPU_TRAP_SYSCALL_CPU0_HOOK(trapWatch);
80001fdc:	09 e2 78 f9 	ld.d %e2,[%a14]-8
    __asm("rslcx"); /* Restore lower context before returning. lower context was stored in the trap vector */
80001fe0:	0d 00 40 02 	rslcx 
    __asm("rfe");
80001fe4:	00 80       	rfe 
}
80001fe6:	00 90       	ret 

80001fe8 <IfxCpu_Trap_systemCall_Cpu1>:
{
80001fe8:	40 ae       	mov.aa %a14,%sp
80001fea:	20 08       	sub.a %sp,8
80001fec:	40 b2       	mov.aa %a2,%a11
    trapInfo.tId    = tin;
80001fee:	b7 64 18 44 	insert %d4,%d4,6,8,24
80001ff2:	4d c0 e1 2f 	mfcr %d2,$core_id
    trapInfo.tCpu   = IfxCpu_getCoreId();
80001ff6:	8f 72 00 21 	and %d2,%d2,7
80001ffa:	8f 02 01 50 	sh %d5,%d2,16
    return trapInfo;
80001ffe:	80 22       	mov.d %d2,%a2
80002000:	0f 54 a0 30 	or %d3,%d4,%d5
80002004:	89 e2 78 f9 	st.d [%a14]-8,%e2
    IFX_CFG_CPU_TRAP_SYSCALL_CPU1_HOOK(trapWatch);
80002008:	09 e2 78 f9 	ld.d %e2,[%a14]-8
    __asm("rslcx"); /* Restore lower context before returning. lower context was stored in the trap vector */
8000200c:	0d 00 40 02 	rslcx 
    __asm("rfe");
80002010:	00 80       	rfe 
}
80002012:	00 90       	ret 

80002014 <IfxCpu_Trap_systemCall_Cpu2>:
{
80002014:	40 ae       	mov.aa %a14,%sp
80002016:	20 08       	sub.a %sp,8
80002018:	40 b2       	mov.aa %a2,%a11
    trapInfo.tId    = tin;
8000201a:	b7 64 18 44 	insert %d4,%d4,6,8,24
8000201e:	4d c0 e1 2f 	mfcr %d2,$core_id
    trapInfo.tCpu   = IfxCpu_getCoreId();
80002022:	8f 72 00 21 	and %d2,%d2,7
80002026:	8f 02 01 50 	sh %d5,%d2,16
    return trapInfo;
8000202a:	80 22       	mov.d %d2,%a2
8000202c:	0f 54 a0 30 	or %d3,%d4,%d5
80002030:	89 e2 78 f9 	st.d [%a14]-8,%e2
    IFX_CFG_CPU_TRAP_SYSCALL_CPU2_HOOK(trapWatch);
80002034:	09 e2 78 f9 	ld.d %e2,[%a14]-8
    __asm("rslcx"); /* Restore lower context before returning. lower context was stored in the trap vector */
80002038:	0d 00 40 02 	rslcx 
    __asm("rfe");
8000203c:	00 80       	rfe 
}
8000203e:	00 90       	ret 

80002040 <IfxCpu_Trap_nonMaskableInterrupt>:
{
80002040:	40 ae       	mov.aa %a14,%sp
80002042:	20 08       	sub.a %sp,8
80002044:	40 b2       	mov.aa %a2,%a11
    trapInfo.tId    = tin;
80002046:	b7 74 18 44 	insert %d4,%d4,7,8,24
8000204a:	4d c0 e1 2f 	mfcr %d2,$core_id
    trapInfo.tCpu   = IfxCpu_getCoreId();
8000204e:	8f 72 00 21 	and %d2,%d2,7
80002052:	8f 02 01 50 	sh %d5,%d2,16
    return trapInfo;
80002056:	80 22       	mov.d %d2,%a2
80002058:	0f 54 a0 30 	or %d3,%d4,%d5
8000205c:	89 e2 78 f9 	st.d [%a14]-8,%e2
    IFX_CFG_CPU_TRAP_NMI_HOOK(trapWatch);    
80002060:	09 e2 78 f9 	ld.d %e2,[%a14]-8
    __asm("rslcx"); /* Restore lower context before returning. lower context was stored in the trap vector */
80002064:	0d 00 40 02 	rslcx 
    __asm("rfe");
80002068:	00 80       	rfe 
}
8000206a:	00 90       	ret 

8000206c <IfxCpu_getIndex>:
    return cpuMode;
}


IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu)
{
8000206c:	40 ae       	mov.aa %a14,%sp
    IfxCpu_ResourceCpu result;
    uint32             index;
    result = IfxCpu_ResourceCpu_none;

    for (index = 0; index < IFXCPU_NUM_MODULES; index++)
8000206e:	82 02       	mov %d2,0
80002070:	1d 00 03 00 	j 80002076 <IfxCpu_getIndex+0xa>
80002074:	c2 12       	add %d2,1
80002076:	ff 32 18 80 	jge.u %d2,3,800020a6 <IfxCpu_getIndex+0x3a>
    {
        if (IfxCpu_cfg_indexMap[index].module == cpu)
8000207a:	8f 32 00 30 	sh %d3,%d2,3
8000207e:	91 00 00 28 	movh.a %a2,32768
80002082:	d9 22 14 80 	lea %a2,[%a2]532 <80000214 <IfxCpu_cfg_indexMap>>
80002086:	01 23 00 26 	addsc.a %a2,%a2,%d3,0
8000208a:	54 23       	ld.w %d3,[%a2]
8000208c:	80 44       	mov.d %d4,%a4
8000208e:	5f 43 f3 ff 	jne %d3,%d4,80002074 <IfxCpu_getIndex+0x8>
        {
            result = (IfxCpu_ResourceCpu)IfxCpu_cfg_indexMap[index].index;
80002092:	06 32       	sh %d2,3
80002094:	91 00 00 28 	movh.a %a2,32768
80002098:	d9 22 14 80 	lea %a2,[%a2]532 <80000214 <IfxCpu_cfg_indexMap>>
8000209c:	01 22 00 26 	addsc.a %a2,%a2,%d2,0
800020a0:	19 22 04 00 	ld.w %d2,[%a2]4
            break;
800020a4:	00 90       	ret 
    result = IfxCpu_ResourceCpu_none;
800020a6:	82 32       	mov %d2,3
        }
    }

    return result;
}
800020a8:	00 90       	ret 

800020aa <IfxCpu_getCoreMode>:
{
800020aa:	40 ae       	mov.aa %a14,%sp
800020ac:	80 48       	mov.d %d8,%a4
    IfxCpu_ResourceCpu index = IfxCpu_getIndex(cpu);
800020ae:	6d ff df ff 	call 8000206c <IfxCpu_getIndex>


IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void)
{
    Ifx_CPU_CORE_ID reg;
    reg.U = __mfcr(CPU_CORE_ID);
800020b2:	4d c0 e1 3f 	mfcr %d3,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
800020b6:	8f 73 00 31 	and %d3,%d3,7
    if (IfxCpu_getCoreIndex() != index)
800020ba:	5f 32 22 00 	jeq %d2,%d3,800020fe <IfxCpu_getCoreMode+0x54>
        dbgsr = cpu->DBGSR;
800020be:	bb 00 d0 3f 	mov.u %d3,64768
800020c2:	60 82       	mov.a %a2,%d8
800020c4:	01 23 00 26 	addsc.a %a2,%a2,%d3,0
800020c8:	54 23       	ld.w %d3,[%a2]
    if (dbgsr.B.HALT == (uint32)IfxCpu_DBGST_HALT_halt)
800020ca:	37 03 e2 40 	extr.u %d4,%d3,1,2
800020ce:	df 14 1c 00 	jeq %d4,1,80002106 <IfxCpu_getCoreMode+0x5c>
        if (dbgsr.B.HALT == (uint32)IfxCpu_DBGST_HALT_run)
800020d2:	df 04 1c 80 	jne %d4,0,8000210a <IfxCpu_getCoreMode+0x60>
            pmcsr_val = &MODULE_SCU.PMCSR[index];
800020d6:	06 22       	sh %d2,2
800020d8:	7b 30 00 3f 	movh %d3,61443
800020dc:	1b 43 0d 36 	addi %d3,%d3,24788
800020e0:	60 32       	mov.a %a2,%d3
800020e2:	01 22 00 26 	addsc.a %a2,%a2,%d2,0
            if (pmcsr_val->B.PMST == (uint32)IfxCpu_PMCSR_PMST_normalMode)
800020e6:	54 22       	ld.w %d2,[%a2]
800020e8:	37 02 63 24 	extr.u %d2,%d2,8,3
800020ec:	df 12 11 00 	jeq %d2,1,8000210e <IfxCpu_getCoreMode+0x64>
                if (pmcsr_val->B.PMST == (uint32)IfxCpu_PMCSR_PMST_idleMode)
800020f0:	54 22       	ld.w %d2,[%a2]
800020f2:	37 02 63 24 	extr.u %d2,%d2,8,3
800020f6:	df 32 0e 00 	jeq %d2,3,80002112 <IfxCpu_getCoreMode+0x68>
    cpuMode = IfxCpu_CoreMode_unknown;
800020fa:	82 52       	mov %d2,5
800020fc:	00 90       	ret 
        dbgsr.U = __mfcr(CPU_DBGSR);
800020fe:	4d 00 d0 3f 	mfcr %d3,$dbgsr
80002102:	1d ff e4 ff 	j 800020ca <IfxCpu_getCoreMode+0x20>
        cpuMode = IfxCpu_CoreMode_halt;
80002106:	82 02       	mov %d2,0
80002108:	00 90       	ret 
            cpuMode = IfxCpu_CoreMode_unknown;
8000210a:	82 52       	mov %d2,5
8000210c:	00 90       	ret 
                cpuMode = IfxCpu_CoreMode_run;
8000210e:	82 12       	mov %d2,1
80002110:	00 90       	ret 
                    cpuMode = IfxCpu_CoreMode_idle;
80002112:	82 22       	mov %d2,2
}
80002114:	00 90       	ret 

80002116 <IfxCpu_setCoreMode>:
    *lock = 0;
}


boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode)
{
80002116:	40 ae       	mov.aa %a14,%sp
80002118:	80 4c       	mov.d %d12,%a4
8000211a:	02 48       	mov %d8,%d4
    uint8              reqslp;
    boolean            retValue;
    IfxCpu_ResourceCpu index = IfxCpu_getIndex(cpu);
8000211c:	6d ff a8 ff 	call 8000206c <IfxCpu_getIndex>
80002120:	02 2a       	mov %d10,%d2

    /*Modes such as HALT, SLEEP and STBY are not handled at CPU level */
    retValue = ((mode == IfxCpu_CoreMode_halt) || (mode == IfxCpu_CoreMode_sleep)
80002122:	8b 08 20 42 	ne %d4,%d8,0
80002126:	8b 38 20 32 	ne %d3,%d8,3
8000212a:	26 43       	and %d3,%d4
                || (mode == IfxCpu_CoreMode_stby)) ? FALSE : TRUE;
8000212c:	df 03 0a 00 	jeq %d3,0,80002140 <IfxCpu_setCoreMode+0x2a>
80002130:	df 48 05 00 	jeq %d8,4,8000213a <IfxCpu_setCoreMode+0x24>
80002134:	82 19       	mov %d9,1
80002136:	1d 00 06 00 	j 80002142 <IfxCpu_setCoreMode+0x2c>
8000213a:	82 09       	mov %d9,0
8000213c:	1d 00 03 00 	j 80002142 <IfxCpu_setCoreMode+0x2c>
80002140:	82 09       	mov %d9,0
    retValue = ((mode == IfxCpu_CoreMode_halt) || (mode == IfxCpu_CoreMode_sleep)
80002142:	8f f9 0f 91 	and %d9,%d9,255

    reqslp = (mode == IfxCpu_CoreMode_idle) ? IfxScu_PMCSR_REQSLP_Idle : IfxScu_PMCSR_REQSLP_Run;
80002146:	8b 28 00 82 	eq %d8,%d8,2

    if (retValue == TRUE)
8000214a:	df 09 04 80 	jne %d9,0,80002152 <IfxCpu_setCoreMode+0x3c>
            IfxScuWdt_setCpuEndinit(cpuWdtPw);
        }
    }

    return retValue;
}
8000214e:	02 92       	mov %d2,%d9
80002150:	00 90       	ret 
    reg.U = __mfcr(CPU_CORE_ID);
80002152:	4d c0 e1 2f 	mfcr %d2,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
80002156:	8f 72 00 21 	and %d2,%d2,7
        if (IfxCpu_getCoreIndex() != index)
8000215a:	5f 2a 24 00 	jeq %d10,%d2,800021a2 <IfxCpu_setCoreMode+0x8c>
            uint16 safetyWdtPw = IfxScuWdt_getSafetyWatchdogPassword();
8000215e:	6d ff 13 fe 	call 80001d84 <IfxScuWdt_getSafetyWatchdogPassword>
80002162:	02 2b       	mov %d11,%d2
            IfxScuWdt_clearSafetyEndinit(safetyWdtPw);
80002164:	02 24       	mov %d4,%d2
80002166:	6d ff b9 fc 	call 80001ad8 <IfxScuWdt_clearSafetyEndinit>
            MODULE_SCU.PMCSR[(uint32)IfxCpu_getIndex(cpu)].B.REQSLP = reqslp;
8000216a:	1b 5a 03 20 	addi %d2,%d10,53
8000216e:	06 22       	sh %d2,2
80002170:	7b 30 00 3f 	movh %d3,61443
80002174:	1b 03 00 36 	addi %d3,%d3,24576
80002178:	60 32       	mov.a %a2,%d3
8000217a:	01 22 00 26 	addsc.a %a2,%a2,%d2,0
8000217e:	54 23       	ld.w %d3,[%a2]
80002180:	37 83 02 30 	insert %d3,%d3,%d8,0,2
80002184:	74 23       	st.w [%a2],%d3
            IfxScuWdt_setSafetyEndinit(safetyWdtPw);
80002186:	02 b4       	mov %d4,%d11
80002188:	6d ff 2e fe 	call 80001de4 <IfxScuWdt_setSafetyEndinit>
            cpu->DBGSR.B.HALT = 2; /*reset the HALT bit, if it is already done it is no harm in writing again */
8000218c:	bb 00 d0 2f 	mov.u %d2,64768
80002190:	60 c2       	mov.a %a2,%d12
80002192:	01 22 00 26 	addsc.a %a2,%a2,%d2,0
80002196:	54 22       	ld.w %d2,[%a2]
80002198:	b7 22 82 20 	insert %d2,%d2,2,1,2
8000219c:	74 22       	st.w [%a2],%d2
8000219e:	1d ff d8 ff 	j 8000214e <IfxCpu_setCoreMode+0x38>
            uint16 cpuWdtPw = IfxScuWdt_getCpuWatchdogPassword();
800021a2:	6d ff df fd 	call 80001d60 <IfxScuWdt_getCpuWatchdogPassword>
800021a6:	02 2b       	mov %d11,%d2
            IfxScuWdt_clearCpuEndinit(cpuWdtPw);
800021a8:	02 24       	mov %d4,%d2
800021aa:	6d ff 72 fc 	call 80001a8e <IfxScuWdt_clearCpuEndinit>
            MODULE_SCU.PMCSR[(uint32)index].B.REQSLP = reqslp;
800021ae:	1b 5a 03 20 	addi %d2,%d10,53
800021b2:	06 22       	sh %d2,2
800021b4:	7b 30 00 3f 	movh %d3,61443
800021b8:	1b 03 00 36 	addi %d3,%d3,24576
800021bc:	60 32       	mov.a %a2,%d3
800021be:	01 22 00 26 	addsc.a %a2,%a2,%d2,0
800021c2:	54 23       	ld.w %d3,[%a2]
800021c4:	37 83 02 30 	insert %d3,%d3,%d8,0,2
800021c8:	74 23       	st.w [%a2],%d3
            IfxScuWdt_setCpuEndinit(cpuWdtPw);
800021ca:	02 b4       	mov %d4,%d11
800021cc:	6d ff e7 fd 	call 80001d9a <IfxScuWdt_setCpuEndinit>
800021d0:	1d ff bf ff 	j 8000214e <IfxCpu_setCoreMode+0x38>

800021d4 <IfxCpu_setProgramCounter>:


boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter)
{
800021d4:	40 ae       	mov.aa %a14,%sp
    reg.U = __mfcr(CPU_CORE_ID);
800021d6:	4d c0 e1 2f 	mfcr %d2,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
800021da:	8f 72 00 21 	and %d2,%d2,7
    if (cpu < IfxCpu_ResourceCpu_none)
800021de:	ff 32 17 80 	jge.u %d2,3,8000220c <IfxCpu_setProgramCounter+0x38>
        module = (Ifx_CPU *)IfxCpu_cfg_indexMap[cpu].module;
800021e2:	06 32       	sh %d2,3
800021e4:	91 00 00 28 	movh.a %a2,32768
800021e8:	d9 22 14 80 	lea %a2,[%a2]532 <80000214 <IfxCpu_cfg_indexMap>>
800021ec:	01 22 00 26 	addsc.a %a2,%a2,%d2,0
800021f0:	54 22       	ld.w %d2,[%a2]
    boolean retVal = TRUE;

    if (cpu == IfxCpu_getAddress(IfxCpu_getCoreIndex()))
800021f2:	80 43       	mov.d %d3,%a4
800021f4:	5f 23 0f 00 	jeq %d3,%d2,80002212 <IfxCpu_setProgramCounter+0x3e>
    {
        retVal = FALSE;
    }
    else
    {
        cpu->PC.B.PC = programCounter >> 1;
800021f8:	bb 80 e0 2f 	mov.u %d2,65032
800021fc:	01 42 00 46 	addsc.a %a4,%a4,%d2,0
80002200:	54 42       	ld.w %d2,[%a4]
80002202:	37 24 01 20 	insert %d2,%d4,%d2,0,1
80002206:	74 42       	st.w [%a4],%d2
    boolean retVal = TRUE;
80002208:	82 12       	mov %d2,1
8000220a:	00 90       	ret 
        module = NULL_PTR;
8000220c:	82 02       	mov %d2,0
8000220e:	1d ff f2 ff 	j 800021f2 <IfxCpu_setProgramCounter+0x1e>
        retVal = FALSE;
80002212:	82 02       	mov %d2,0
    }

    return retVal;
}
80002214:	00 90       	ret 

80002216 <IfxCpu_startCore>:
    return retVal;
}


boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter)
{
80002216:	40 ae       	mov.aa %a14,%sp
80002218:	80 49       	mov.d %d9,%a4
    boolean retVal = TRUE;

    /* Set the PC for Core 1 */
    retVal &= IfxCpu_setProgramCounter(cpu, programCounter);
8000221a:	6d ff dd ff 	call 800021d4 <IfxCpu_setProgramCounter>
8000221e:	8f 12 00 81 	and %d8,%d2,1
    /* Get the mode for Core 1 and set it to RUNNING */

    /* Core not running already */
    if (IfxCpu_getCoreMode(cpu) == IfxCpu_CoreMode_halt)
80002222:	60 94       	mov.a %a4,%d9
80002224:	6d ff 43 ff 	call 800020aa <IfxCpu_getCoreMode>
80002228:	df 02 04 00 	jeq %d2,0,80002230 <IfxCpu_startCore+0x1a>
    {
        retVal &= IfxCpu_setCoreMode(cpu, IfxCpu_CoreMode_run);
    }

    return retVal;
}
8000222c:	02 82       	mov %d2,%d8
8000222e:	00 90       	ret 
        retVal &= IfxCpu_setCoreMode(cpu, IfxCpu_CoreMode_run);
80002230:	82 14       	mov %d4,1
80002232:	60 94       	mov.a %a4,%d9
80002234:	6d ff 71 ff 	call 80002116 <IfxCpu_setCoreMode>
80002238:	26 28       	and %d8,%d2
8000223a:	1d ff f9 ff 	j 8000222c <IfxCpu_startCore+0x16>

8000223e <IfxCpu_waitEvent>:


boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec)
{
8000223e:	40 ae       	mov.aa %a14,%sp
80002240:	40 4c       	mov.aa %a12,%a4
80002242:	02 48       	mov %d8,%d4
    volatile uint32 *sync          = (volatile uint32 *)IFXCPU_GLB_ADDR_DSPR(__mfcr(CPU_CORE_ID), event);
80002244:	80 42       	mov.d %d2,%a4
80002246:	b7 02 1c 20 	insert %d2,%d2,0,0,28
8000224a:	7b 00 00 3d 	movh %d3,53248
8000224e:	5f 32 28 00 	jeq %d2,%d3,8000229e <IfxCpu_waitEvent+0x60>
}


IFX_INLINE float32 IfxScuCcu_getStmFrequency(void)
{
    return IfxScuCcu_getSourceFrequency() / SCU_CCUCON1.B.STMDIV;
80002252:	6d ff 03 fa 	call 80001658 <IfxScuCcu_getSourceFrequency>
80002256:	91 30 00 2f 	movh.a %a2,61443
8000225a:	d9 22 34 06 	lea %a2,[%a2]24628 <f0036034 <_SMALL_DATA4_+0x6002e034>>
8000225e:	54 23       	ld.w %d3,[%a2]
80002260:	37 03 64 34 	extr.u %d3,%d3,8,4
80002264:	4b 03 41 31 	itof %d3,%d3
80002268:	4b 32 51 20 	div.f %d2,%d2,%d3

    boolean          errorcnt      = 0U;
    /* Divide with 1000, gives the count value equivalent to milliseconds */
    uint32           stmCount      = (uint32)((IfxScuCcu_getStmFrequency() / 1000) * timeoutMilliSec);
8000226c:	7b a0 47 34 	movh %d3,17530
80002270:	4b 32 51 20 	div.f %d2,%d2,%d3
80002274:	4b 08 61 41 	utof %d4,%d8
80002278:	4b 24 41 40 	mul.f %d4,%d4,%d2
8000227c:	4b 04 71 31 	ftouz %d3,%d4
    uint32           stmCountBegin = STM0_TIM0.U;
80002280:	85 f4 10 00 	ld.w %d4,f0000010 <_SMALL_DATA4_+0x5fff8010>

    while ((*sync & IFXCPU_CFG_ALLCORE_DONE) != IFXCPU_CFG_ALLCORE_DONE)
80002284:	54 c2       	ld.w %d2,[%a12]
80002286:	8f 72 00 21 	and %d2,%d2,7
8000228a:	df 72 18 00 	jeq %d2,7,800022ba <IfxCpu_waitEvent+0x7c>
    __asm__ volatile ("nop" : : : "memory");
8000228e:	00 00       	nop 
    {
        __nop();

        if ((uint32)(STM0_TIM0.U - stmCountBegin) >= stmCount)
80002290:	85 f2 10 00 	ld.w %d2,f0000010 <_SMALL_DATA4_+0x5fff8010>
80002294:	a2 42       	sub %d2,%d4
80002296:	3f 32 f7 ff 	jlt.u %d2,%d3,80002284 <IfxCpu_waitEvent+0x46>
        {
            errorcnt = 1;
8000229a:	82 12       	mov %d2,1
         *     stmCountNow = 0x00000002 (before overflow)
         *     diff= stmCountNow - stmCountBegin = 4 as expected.*/
    }

    return errorcnt;
}
8000229c:	00 90       	ret 
    volatile uint32 *sync          = (volatile uint32 *)IFXCPU_GLB_ADDR_DSPR(__mfcr(CPU_CORE_ID), event);
8000229e:	80 42       	mov.d %d2,%a4
800022a0:	b7 02 0c 3a 	insert %d3,%d2,0,20,12
800022a4:	b7 f3 03 3e 	insert %d3,%d3,15,28,3
800022a8:	4d c0 e1 2f 	mfcr %d2,$core_id
800022ac:	8f c2 01 20 	sh %d2,%d2,28
800022b0:	0b 23 80 20 	sub %d2,%d3,%d2
800022b4:	60 2c       	mov.a %a12,%d2
800022b6:	1d ff ce ff 	j 80002252 <IfxCpu_waitEvent+0x14>
    boolean          errorcnt      = 0U;
800022ba:	82 02       	mov %d2,0
800022bc:	00 90       	ret 

800022be <IfxCpu_emitEvent>:


void IfxCpu_emitEvent(IfxCpu_syncEvent *event)
{
800022be:	40 ae       	mov.aa %a14,%sp
    Ifx__imaskldmst(event, 1, __mfcr(CPU_CORE_ID), 1);
800022c0:	4d c0 e1 2f 	mfcr %d2,$core_id
800022c4:	82 13       	mov %d3,1
800022c6:	57 30 21 22 	imask %e2,%d3,%d2,1
800022ca:	49 42 40 08 	ldmst [%a4]0,%e2
}
800022ce:	00 90       	ret 

800022d0 <Ifx_Cpp_Init>:
#pragma section
#elif defined(__DCC__)
#pragma section CONST
#endif
static void Ifx_Cpp_Init(void)
{
800022d0:	40 ae       	mov.aa %a14,%sp
    Ifx_C_Init();           /*Initialization of C runtime variables */
800022d2:	6d 00 1f 04 	call 80002b10 <Ifx_C_Init>
#elif defined (__HIGHTEC__)
extern void _init(void); /* cpp initialization */
    _init();
#elif defined (__GNUC__) && !defined(__HIGHTEC__)
    extern void _init(void); /* cpp initialization */
    _init();
800022d6:	6d 00 0b 0a 	call 800036ec <_init>
#endif
}
800022da:	00 90       	ret 

800022dc <hardware_init_hook>:
{}
800022dc:	00 90       	ret 

800022de <software_init_hook>:
{}
800022de:	00 90       	ret 

800022e0 <_Core0_start>:
    uint16 password;

    /* Read Password from CON0 register
     * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
     * to toggle them before returning password */
    password  = watchdog->CON0.B.PW;
800022e0:	91 30 00 2f 	movh.a %a2,61443
800022e4:	19 22 00 46 	ld.w %d2,[%a2]24832 <f0036100 <_SMALL_DATA4_+0x6002e100>>
    __setareg(sp, __USTACK(0));
800022e8:	91 20 00 37 	movh.a %a3,28674
800022ec:	37 02 6e 21 	extr.u %d2,%d2,2,14
800022f0:	d9 22 00 46 	lea %a2,[%a2]24832 <f0036100 <_SMALL_DATA4_+0x6002e100>>
800022f4:	8f f2 83 81 	xor %d8,%d2,63
800022f8:	80 32       	mov.d %d2,%a3
800022fa:	1b 02 60 29 	addi %d2,%d2,-27136
800022fe:	60 2a       	mov.a %sp,%d2
    __asm__ volatile ("dsync" : : : "memory");
80002300:	0d 00 80 04 	dsync 
    __mtcr(CPU_PSW, IFXCSTART0_PSW_DEFAULT);
80002304:	3b 00 98 20 	mov %d2,2432
80002308:	cd 42 e0 0f 	mtcr $psw,%d2
    pcxi  = __mfcr(CPU_PCXI);
8000230c:	4d 00 e0 2f 	mfcr %d2,$pcxi
    pcxi &= IFXCSTART0_PCX_O_S_DEFAULT; /*0xfff00000; */
80002310:	b7 02 14 20 	insert %d2,%d2,0,0,20
    __mtcr(CPU_PCXI, pcxi);
80002314:	cd 02 e0 0f 	mtcr $pcxi,%d2
    if (enable)
    {                           /* Step 3: Initiate invalidation of current cache contents if any */
        Ifx_CPU_PCON1 pcon1;
        pcon1.U       = 0;
        pcon1.B.PCINV = 1;
        __mtcr(CPU_PCON1, pcon1.U);
80002318:	82 12       	mov %d2,1
8000231a:	cd 42 20 09 	mtcr $pcon1,%d2
    reg.U = __mfcr(CPU_CORE_ID);
8000231e:	4d c0 e1 2f 	mfcr %d2,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
80002322:	8f 72 00 21 	and %d2,%d2,7
    }

    uint32 coreIndex   = IfxCpu_getCoreIndex();
    uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
80002326:	01 22 03 26 	addsc.a %a2,%a2,%d2,3
8000232a:	01 22 02 26 	addsc.a %a2,%a2,%d2,2
8000232e:	54 22       	ld.w %d2,[%a2]
    if (watchdog->CON0.B.LCK)
80002330:	54 23       	ld.w %d3,[%a2]
    password  = watchdog->CON0.B.PW;
80002332:	37 02 6e 21 	extr.u %d2,%d2,2,14
    /*PCACHE enable steps */
    {                           /* Step 1: Set PCBYP to 0 if cache is enabled */
        IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
80002336:	8f f2 83 21 	xor %d2,%d2,63
    if (watchdog->CON0.B.LCK)
8000233a:	6f 13 41 81 	jnz.t %d3,1,800025bc <_Core0_start+0x2dc>
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
8000233e:	8f 22 00 30 	sh %d3,%d2,2
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80002342:	54 22       	ld.w %d2,[%a2]
80002344:	b7 02 10 20 	insert %d2,%d2,0,0,16
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80002348:	a6 32       	or %d2,%d3
8000234a:	8f 22 40 21 	or %d2,%d2,2
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
8000234e:	74 22       	st.w [%a2],%d2
    while (watchdog->CON0.B.ENDINIT == 1)
80002350:	54 22       	ld.w %d2,[%a2]
80002352:	6f 02 ff ff 	jnz.t %d2,0,80002350 <_Core0_start+0x70>
        Ifx_CPU_PCON0 pcon0;
        pcon0.U       = 0;
        pcon0.B.PCBYP = enable ? 0 : 1; /*depending on the enable bypass bit is reset/set */
        __mtcr(CPU_PCON0, pcon0.U);
80002356:	82 02       	mov %d2,0
80002358:	cd c2 20 09 	mtcr $pcon0,%d2
}


IFX_INLINE void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
8000235c:	54 22       	ld.w %d2,[%a2]
8000235e:	6f 12 09 00 	jz.t %d2,1,80002370 <_Core0_start+0x90>
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80002362:	54 22       	ld.w %d2,[%a2]
80002364:	b7 02 10 20 	insert %d2,%d2,0,0,16
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80002368:	a6 32       	or %d2,%d3
8000236a:	8f 12 40 21 	or %d2,%d2,1
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
8000236e:	74 22       	st.w [%a2],%d2

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80002370:	54 22       	ld.w %d2,[%a2]
80002372:	b7 02 10 20 	insert %d2,%d2,0,0,16
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80002376:	a6 32       	or %d2,%d3
80002378:	8f 32 40 21 	or %d2,%d2,3
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
8000237c:	74 22       	st.w [%a2],%d2

    /* read back ENDINIT and wait until it has been set */
    while (watchdog->CON0.B.ENDINIT == 0)
8000237e:	54 22       	ld.w %d2,[%a2]
80002380:	6f 02 ff 7f 	jz.t %d2,0,8000237e <_Core0_start+0x9e>
    __asm__ volatile ("isync" : : : "memory");
80002384:	0d 00 c0 04 	isync 
    reg.U = __mfcr(CPU_CORE_ID);
80002388:	4d c0 e1 2f 	mfcr %d2,$core_id
    uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
8000238c:	7b 30 00 3f 	movh %d3,61443
80002390:	1b 03 10 36 	addi %d3,%d3,24832
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
80002394:	8f 72 00 21 	and %d2,%d2,7
    uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
80002398:	13 c2 20 23 	madd %d2,%d3,%d2,12
8000239c:	60 22       	mov.a %a2,%d2
    password  = watchdog->CON0.B.PW;
8000239e:	54 22       	ld.w %d2,[%a2]
    if (watchdog->CON0.B.LCK)
800023a0:	54 23       	ld.w %d3,[%a2]
    password  = watchdog->CON0.B.PW;
800023a2:	37 02 6e 21 	extr.u %d2,%d2,2,14
        IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
800023a6:	8f f2 83 21 	xor %d2,%d2,63
    if (watchdog->CON0.B.LCK)
800023aa:	6f 13 fd 80 	jnz.t %d3,1,800025a4 <_Core0_start+0x2c4>
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800023ae:	8f 22 00 30 	sh %d3,%d2,2
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
800023b2:	54 22       	ld.w %d2,[%a2]
800023b4:	b7 02 10 20 	insert %d2,%d2,0,0,16
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800023b8:	a6 32       	or %d2,%d3
800023ba:	8f 22 40 21 	or %d2,%d2,2
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
800023be:	74 22       	st.w [%a2],%d2
    while (watchdog->CON0.B.ENDINIT == 1)
800023c0:	54 22       	ld.w %d2,[%a2]
800023c2:	6f 02 ff ff 	jnz.t %d2,0,800023c0 <_Core0_start+0xe0>
        __mtcr(CPU_DCON0, dcon0.U);
800023c6:	82 22       	mov %d2,2
800023c8:	cd 02 04 09 	mtcr $dcon0,%d2
    if (watchdog->CON0.B.LCK)
800023cc:	54 22       	ld.w %d2,[%a2]
800023ce:	6f 12 09 00 	jz.t %d2,1,800023e0 <_Core0_start+0x100>
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
800023d2:	54 22       	ld.w %d2,[%a2]
800023d4:	b7 02 10 20 	insert %d2,%d2,0,0,16
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800023d8:	a6 32       	or %d2,%d3
800023da:	8f 12 40 21 	or %d2,%d2,1
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
800023de:	74 22       	st.w [%a2],%d2
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
800023e0:	54 22       	ld.w %d2,[%a2]
800023e2:	b7 02 10 20 	insert %d2,%d2,0,0,16
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800023e6:	a6 32       	or %d2,%d3
800023e8:	8f 32 40 21 	or %d2,%d2,3
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
800023ec:	74 22       	st.w [%a2],%d2
    while (watchdog->CON0.B.ENDINIT == 0)
800023ee:	54 22       	ld.w %d2,[%a2]
800023f0:	6f 02 ff 7f 	jz.t %d2,0,800023ee <_Core0_start+0x10e>
800023f4:	0d 00 c0 04 	isync 
    if (watchdog->CON0.B.LCK)
800023f8:	91 30 00 2f 	movh.a %a2,61443
800023fc:	19 22 00 46 	ld.w %d2,[%a2]24832 <f0036100 <_SMALL_DATA4_+0x6002e100>>
80002400:	d9 22 00 46 	lea %a2,[%a2]24832 <f0036100 <_SMALL_DATA4_+0x6002e100>>
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80002404:	8f 28 00 30 	sh %d3,%d8,2
    if (watchdog->CON0.B.LCK)
80002408:	6f 12 09 00 	jz.t %d2,1,8000241a <_Core0_start+0x13a>
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
8000240c:	54 22       	ld.w %d2,[%a2]
8000240e:	b7 02 10 20 	insert %d2,%d2,0,0,16
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80002412:	a6 32       	or %d2,%d3
80002414:	8f 12 40 21 	or %d2,%d2,1
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80002418:	74 22       	st.w [%a2],%d2
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
8000241a:	91 30 00 2f 	movh.a %a2,61443
8000241e:	19 22 00 46 	ld.w %d2,[%a2]24832 <f0036100 <_SMALL_DATA4_+0x6002e100>>
80002422:	d9 22 00 46 	lea %a2,[%a2]24832 <f0036100 <_SMALL_DATA4_+0x6002e100>>
80002426:	b7 02 10 20 	insert %d2,%d2,0,0,16
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
8000242a:	a6 32       	or %d2,%d3
8000242c:	8f 22 40 21 	or %d2,%d2,2
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80002430:	74 22       	st.w [%a2],%d2
    while (watchdog->CON0.B.ENDINIT == 1)
80002432:	54 22       	ld.w %d2,[%a2]
80002434:	6f 02 ff ff 	jnz.t %d2,0,80002432 <_Core0_start+0x152>
    __mtcr(CPU_BTV, (uint32)__TRAPTAB(0));
80002438:	91 00 00 38 	movh.a %a3,32768
8000243c:	80 32       	mov.d %d2,%a3
8000243e:	1b 02 10 20 	addi %d2,%d2,256
80002442:	cd 42 e2 0f 	mtcr $btv,%d2
    __mtcr(CPU_BIV, (uint32)__INTTAB(0));
80002446:	91 f0 01 38 	movh.a %a3,32799
8000244a:	80 32       	mov.d %d2,%a3
8000244c:	1b 02 00 24 	addi %d2,%d2,16384
80002450:	cd 02 e2 0f 	mtcr $biv,%d2
    __mtcr(CPU_ISP, (uint32)__ISTACK(0));
80002454:	91 20 00 37 	movh.a %a3,28674
80002458:	80 32       	mov.d %d2,%a3
8000245a:	1b 02 b0 29 	addi %d2,%d2,-25856
8000245e:	cd 82 e2 0f 	mtcr $isp,%d2
    if (watchdog->CON0.B.LCK)
80002462:	54 22       	ld.w %d2,[%a2]
80002464:	6f 12 09 00 	jz.t %d2,1,80002476 <_Core0_start+0x196>
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80002468:	54 22       	ld.w %d2,[%a2]
8000246a:	b7 02 10 20 	insert %d2,%d2,0,0,16
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
8000246e:	a6 32       	or %d2,%d3
80002470:	8f 12 40 21 	or %d2,%d2,1
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80002474:	74 22       	st.w [%a2],%d2
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80002476:	91 30 00 2f 	movh.a %a2,61443
8000247a:	19 22 00 46 	ld.w %d2,[%a2]24832 <f0036100 <_SMALL_DATA4_+0x6002e100>>
8000247e:	d9 22 00 46 	lea %a2,[%a2]24832 <f0036100 <_SMALL_DATA4_+0x6002e100>>
80002482:	b7 02 10 20 	insert %d2,%d2,0,0,16
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80002486:	a6 32       	or %d2,%d3
80002488:	8f 32 40 21 	or %d2,%d2,3
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
8000248c:	74 22       	st.w [%a2],%d2
    while (watchdog->CON0.B.ENDINIT == 0)
8000248e:	54 22       	ld.w %d2,[%a2]
80002490:	6f 02 ff 7f 	jz.t %d2,0,8000248e <_Core0_start+0x1ae>
    __setareg(a0, __SDATA1(0));
80002494:	91 10 00 26 	movh.a %a2,24577
80002498:	80 22       	mov.d %d2,%a2
8000249a:	1b 02 00 28 	addi %d2,%d2,-32768
8000249e:	60 20       	mov.a %a0,%d2
    __setareg(a1, __SDATA2(0));
800024a0:	91 10 00 28 	movh.a %a2,32769
800024a4:	80 22       	mov.d %d2,%a2
800024a6:	1b 02 00 28 	addi %d2,%d2,-32768
800024aa:	60 21       	mov.a %a1,%d2
    __setareg(a8, __SDATA3(0));
800024ac:	91 10 00 28 	movh.a %a2,32769
800024b0:	80 22       	mov.d %d2,%a2
800024b2:	1b 02 00 28 	addi %d2,%d2,-32768
800024b6:	60 28       	mov.a %a8,%d2
    __setareg(a9, __SDATA4(0));
800024b8:	91 10 00 29 	movh.a %a2,36865
800024bc:	80 22       	mov.d %d2,%a2
800024be:	1b 02 00 28 	addi %d2,%d2,-32768
800024c2:	60 29       	mov.a %a9,%d2
    uint32  numOfCsa    = (((uint32)csaEnd - (uint32)csaBegin) / 64U);
800024c4:	91 20 00 37 	movh.a %a3,28674
800024c8:	91 20 00 27 	movh.a %a2,28674
800024cc:	d9 33 c0 09 	lea %a3,[%a3]-25600 <70019c00 <__CSA0>>
800024d0:	d9 22 c0 0b 	lea %a2,[%a2]-17408 <7001bc00 <__CSA0_END>>
800024d4:	01 32 20 20 	sub.a %a2,%a2,%a3
800024d8:	80 22       	mov.d %d2,%a2
800024da:	8f a2 1f 70 	sh %d7,%d2,-6
    uint32 *prvCsa      = csaBegin;
800024de:	40 32       	mov.aa %a2,%a3
        if (k == (numOfCsa - 3U))
800024e0:	1b d7 ff 0f 	addi %d0,%d7,-3
    for (k = 0U; k < numOfCsa; k++)
800024e4:	82 03       	mov %d3,0
    uint32 *nxtCsa      = csaBegin;
800024e6:	80 32       	mov.d %d2,%a3
        nxt_cxi_val = ((uint32)nxtCsa & (0XFU << 28U)) >> 12U | ((uint32)nxtCsa & (0XFFFFU << 6U)) >> 6U;
800024e8:	7b f0 00 40 	movh %d4,15
    for (k = 0U; k < numOfCsa; k++)
800024ec:	df 07 27 00 	jeq %d7,0,8000253a <_Core0_start+0x25a>
        nxt_cxi_val = ((uint32)nxtCsa & (0XFU << 28U)) >> 12U | ((uint32)nxtCsa & (0XFFFFU << 6U)) >> 6U;
800024f0:	37 02 70 53 	extr.u %d5,%d2,6,16
800024f4:	8f 42 1f 60 	sh %d6,%d2,-12
800024f8:	26 46       	and %d6,%d4
800024fa:	a6 65       	or %d5,%d6
        if (k == 0U)
800024fc:	df 03 16 00 	jeq %d3,0,80002528 <_Core0_start+0x248>
            *prvCsa = nxt_cxi_val;  /* Store null pointer in last CSA (= very first time!) */
80002500:	74 25       	st.w [%a2],%d5
        if (k == (numOfCsa - 3U))
80002502:	5f 03 04 80 	jne %d3,%d0,8000250a <_Core0_start+0x22a>
            __mtcr(CPU_LCX, nxt_cxi_val);   /* Last but 2 context save area is pointed in LCX to know if there is CSA depletion */
80002506:	cd c5 e3 0f 	mtcr $lcx,%d5
    for (k = 0U; k < numOfCsa; k++)
8000250a:	c2 13       	add %d3,1
8000250c:	60 22       	mov.a %a2,%d2
        nxtCsa += 16U;           /* next CSA */
8000250e:	1b 02 04 50 	addi %d5,%d2,64
    for (k = 0U; k < numOfCsa; k++)
80002512:	5f 37 0f 00 	jeq %d7,%d3,80002530 <_Core0_start+0x250>
        nxtCsa += 16U;           /* next CSA */
80002516:	02 52       	mov %d2,%d5
        nxt_cxi_val = ((uint32)nxtCsa & (0XFU << 28U)) >> 12U | ((uint32)nxtCsa & (0XFFFFU << 6U)) >> 6U;
80002518:	37 02 70 53 	extr.u %d5,%d2,6,16
8000251c:	8f 42 1f 60 	sh %d6,%d2,-12
80002520:	26 46       	and %d6,%d4
80002522:	a6 65       	or %d5,%d6
        if (k == 0U)
80002524:	df 03 ee ff 	jne %d3,0,80002500 <_Core0_start+0x220>
            __mtcr(CPU_FCX, nxt_cxi_val);   /* store the new pcxi value to LCX */
80002528:	cd 85 e3 0f 	mtcr $fcx,%d5
8000252c:	1d ff eb ff 	j 80002502 <_Core0_start+0x222>
80002530:	1b f7 ff 2f 	addi %d2,%d7,-1
80002534:	06 62       	sh %d2,6
80002536:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
    *prvCsa = 0U;
8000253a:	82 02       	mov %d2,0
8000253c:	74 22       	st.w [%a2],%d2
        uint16 safetyWdtPassword = IfxScuWdt_getSafetyWatchdogPassword();
8000253e:	6d ff 23 fc 	call 80001d84 <IfxScuWdt_getSafetyWatchdogPassword>
        IfxScuWdt_disableCpuWatchdog(cpuWdtPassword);
80002542:	02 84       	mov %d4,%d8
        uint16 safetyWdtPassword = IfxScuWdt_getSafetyWatchdogPassword();
80002544:	02 29       	mov %d9,%d2
        IfxScuWdt_disableCpuWatchdog(cpuWdtPassword);
80002546:	6d ff f1 fa 	call 80001b28 <IfxScuWdt_disableCpuWatchdog>
        IfxScuWdt_disableSafetyWatchdog(safetyWdtPassword);
8000254a:	02 94       	mov %d4,%d9
8000254c:	6d ff 2d fb 	call 80001ba6 <IfxScuWdt_disableSafetyWatchdog>
       	hardware_init_hook();
80002550:	6d ff c6 fe 	call 800022dc <hardware_init_hook>
        Ifx_Cpp_Init();
80002554:	6d ff be fe 	call 800022d0 <Ifx_Cpp_Init>
       	software_init_hook();
80002558:	6d ff c3 fe 	call 800022de <software_init_hook>
        IfxScuWdt_enableCpuWatchdog(cpuWdtPassword);
8000255c:	02 84       	mov %d4,%d8
8000255e:	6d ff 73 fb 	call 80001c44 <IfxScuWdt_enableCpuWatchdog>
        IfxScuWdt_enableSafetyWatchdog(safetyWdtPassword);
80002562:	02 94       	mov %d4,%d9
80002564:	6d ff af fb 	call 80001cc2 <IfxScuWdt_enableSafetyWatchdog>
    IFXCPU_CSTART_CCU_INIT_HOOK();
80002568:	91 00 00 48 	movh.a %a4,32768
8000256c:	d9 44 24 c0 	lea %a4,[%a4]804 <80000324 <IfxScuCcu_defaultClockConfig>>
80002570:	6d ff ee f8 	call 8000174c <IfxScuCcu_init>
    (void)IfxCpu_startCore(&MODULE_CPU1, (uint32)&_Core1_start);       /*The status returned by function call is ignored */
80002574:	91 00 00 28 	movh.a %a2,32768
80002578:	80 22       	mov.d %d2,%a2
8000257a:	1b 42 5d 42 	addi %d4,%d2,9684
8000257e:	91 30 88 4f 	movh.a %a4,63619
80002582:	6d ff 4a fe 	call 80002216 <IfxCpu_startCore>
    (void)IfxCpu_startCore(&MODULE_CPU2, (uint32)&_Core2_start);       /*The status returned by function call is ignored */
80002586:	91 00 00 28 	movh.a %a2,32768
8000258a:	80 22       	mov.d %d2,%a2
8000258c:	1b 22 87 42 	addi %d4,%d2,10354
80002590:	91 50 88 4f 	movh.a %a4,63621
80002594:	6d ff 41 fe 	call 80002216 <IfxCpu_startCore>
    __non_return_call(core0_main);
80002598:	91 00 00 28 	movh.a %a2,32768
8000259c:	d9 22 e8 92 	lea %a2,[%a2]11880 <80002e68 <core0_main>>
800025a0:	dc 02       	ji %a2
}
800025a2:	00 90       	ret 
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
800025a4:	54 24       	ld.w %d4,[%a2]
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800025a6:	8f 22 00 30 	sh %d3,%d2,2
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
800025aa:	b7 04 10 40 	insert %d4,%d4,0,0,16
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800025ae:	0f 34 a0 20 	or %d2,%d4,%d3
800025b2:	8f 12 40 21 	or %d2,%d2,1
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
800025b6:	74 22       	st.w [%a2],%d2
800025b8:	1d ff fd fe 	j 800023b2 <_Core0_start+0xd2>
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
800025bc:	54 24       	ld.w %d4,[%a2]
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800025be:	8f 22 00 30 	sh %d3,%d2,2
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
800025c2:	b7 04 10 40 	insert %d4,%d4,0,0,16
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800025c6:	0f 34 a0 20 	or %d2,%d4,%d3
800025ca:	8f 12 40 21 	or %d2,%d2,1
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
800025ce:	74 22       	st.w [%a2],%d2
800025d0:	1d ff b9 fe 	j 80002342 <_Core0_start+0x62>

800025d4 <_Core1_start>:
    password  = watchdog->CON0.B.PW;
800025d4:	91 30 00 2f 	movh.a %a2,61443
800025d8:	19 22 0c 46 	ld.w %d2,[%a2]24844 <f003610c <_SMALL_DATA4_+0x6002e10c>>
800025dc:	d9 22 0c 46 	lea %a2,[%a2]24844 <f003610c <_SMALL_DATA4_+0x6002e10c>>
800025e0:	37 02 6e 21 	extr.u %d2,%d2,2,14
    uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[1]);

    IFX_CFG_CPU_CSTART_PRE_C_INIT_HOOK(1);  /*Test Stack, CSA and Cache */

    /* Load user stack pointer */
    __setareg(sp, __USTACK(1));
800025e4:	91 20 00 26 	movh.a %a2,24578
800025e8:	8f f2 83 41 	xor %d4,%d2,63
800025ec:	80 22       	mov.d %d2,%a2
800025ee:	1b 02 60 2b 	addi %d2,%d2,-18944
800025f2:	60 2a       	mov.a %sp,%d2
    __asm__ volatile ("dsync" : : : "memory");
800025f4:	0d 00 80 04 	dsync 
    __dsync();

    /* Set the PSW to its reset value in case of a warm start,clear PSW.IS */
    __mtcr(CPU_PSW, IFXCSTART1_PSW_DEFAULT);    /* 0x00000980 */
800025f8:	3b 00 98 20 	mov %d2,2432
800025fc:	cd 42 e0 0f 	mtcr $psw,%d2

    /* Set the PCXS and PCXO to its reset value in case of a warm start */
    pcxi  = __mfcr(CPU_PCXI);
80002600:	4d 00 e0 2f 	mfcr %d2,$pcxi
    pcxi &= IFXCSTART1_PCX_O_S_DEFAULT; /*0xfff00000; */
80002604:	b7 02 14 20 	insert %d2,%d2,0,0,20
    __mtcr(CPU_PCXI, pcxi);
80002608:	cd 02 e0 0f 	mtcr $pcxi,%d2
        __mtcr(CPU_PCON1, pcon1.U);
8000260c:	82 12       	mov %d2,1
8000260e:	cd 42 20 09 	mtcr $pcon1,%d2
    reg.U = __mfcr(CPU_CORE_ID);
80002612:	4d c0 e1 2f 	mfcr %d2,$core_id
    uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
80002616:	7b 30 00 3f 	movh %d3,61443
8000261a:	1b 03 10 36 	addi %d3,%d3,24832
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
8000261e:	8f 72 00 21 	and %d2,%d2,7
    uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
80002622:	13 c2 20 23 	madd %d2,%d3,%d2,12
80002626:	60 22       	mov.a %a2,%d2
80002628:	54 22       	ld.w %d2,[%a2]
    if (watchdog->CON0.B.LCK)
8000262a:	54 23       	ld.w %d3,[%a2]
    password  = watchdog->CON0.B.PW;
8000262c:	37 02 6e 21 	extr.u %d2,%d2,2,14
        IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
80002630:	8f f2 83 21 	xor %d2,%d2,63
    if (watchdog->CON0.B.LCK)
80002634:	6f 13 13 81 	jnz.t %d3,1,8000285a <_Core1_start+0x286>
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80002638:	8f 22 00 30 	sh %d3,%d2,2
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
8000263c:	54 22       	ld.w %d2,[%a2]
8000263e:	b7 02 10 20 	insert %d2,%d2,0,0,16
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80002642:	a6 32       	or %d2,%d3
80002644:	8f 22 40 21 	or %d2,%d2,2
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80002648:	74 22       	st.w [%a2],%d2
    while (watchdog->CON0.B.ENDINIT == 1)
8000264a:	54 22       	ld.w %d2,[%a2]
8000264c:	6f 02 ff ff 	jnz.t %d2,0,8000264a <_Core1_start+0x76>
        __mtcr(CPU_PCON0, pcon0.U);
80002650:	82 02       	mov %d2,0
80002652:	cd c2 20 09 	mtcr $pcon0,%d2
    if (watchdog->CON0.B.LCK)
80002656:	54 22       	ld.w %d2,[%a2]
80002658:	6f 12 09 00 	jz.t %d2,1,8000266a <_Core1_start+0x96>
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
8000265c:	54 22       	ld.w %d2,[%a2]
8000265e:	b7 02 10 20 	insert %d2,%d2,0,0,16
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80002662:	a6 32       	or %d2,%d3
80002664:	8f 12 40 21 	or %d2,%d2,1
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80002668:	74 22       	st.w [%a2],%d2
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
8000266a:	54 22       	ld.w %d2,[%a2]
8000266c:	b7 02 10 20 	insert %d2,%d2,0,0,16
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80002670:	a6 32       	or %d2,%d3
80002672:	8f 32 40 21 	or %d2,%d2,3
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80002676:	74 22       	st.w [%a2],%d2
    while (watchdog->CON0.B.ENDINIT == 0)
80002678:	54 22       	ld.w %d2,[%a2]
8000267a:	6f 02 ff 7f 	jz.t %d2,0,80002678 <_Core1_start+0xa4>
    __asm__ volatile ("isync" : : : "memory");
8000267e:	0d 00 c0 04 	isync 
    reg.U = __mfcr(CPU_CORE_ID);
80002682:	4d c0 e1 2f 	mfcr %d2,$core_id
    uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
80002686:	7b 30 00 3f 	movh %d3,61443
8000268a:	1b 03 10 36 	addi %d3,%d3,24832
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
8000268e:	8f 72 00 21 	and %d2,%d2,7
    uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
80002692:	13 c2 20 23 	madd %d2,%d3,%d2,12
80002696:	60 22       	mov.a %a2,%d2
    password  = watchdog->CON0.B.PW;
80002698:	54 22       	ld.w %d2,[%a2]
    if (watchdog->CON0.B.LCK)
8000269a:	54 23       	ld.w %d3,[%a2]
    password  = watchdog->CON0.B.PW;
8000269c:	37 02 6e 21 	extr.u %d2,%d2,2,14
        IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
800026a0:	8f f2 83 21 	xor %d2,%d2,63
    if (watchdog->CON0.B.LCK)
800026a4:	6f 13 cf 80 	jnz.t %d3,1,80002842 <_Core1_start+0x26e>
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800026a8:	8f 22 00 30 	sh %d3,%d2,2
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
800026ac:	54 22       	ld.w %d2,[%a2]
800026ae:	b7 02 10 20 	insert %d2,%d2,0,0,16
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800026b2:	a6 32       	or %d2,%d3
800026b4:	8f 22 40 21 	or %d2,%d2,2
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
800026b8:	74 22       	st.w [%a2],%d2
    while (watchdog->CON0.B.ENDINIT == 1)
800026ba:	54 22       	ld.w %d2,[%a2]
800026bc:	6f 02 ff ff 	jnz.t %d2,0,800026ba <_Core1_start+0xe6>
        __mtcr(CPU_DCON0, dcon0.U);
800026c0:	82 02       	mov %d2,0
800026c2:	cd 02 04 09 	mtcr $dcon0,%d2
    if (watchdog->CON0.B.LCK)
800026c6:	54 22       	ld.w %d2,[%a2]
800026c8:	6f 12 09 00 	jz.t %d2,1,800026da <_Core1_start+0x106>
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
800026cc:	54 22       	ld.w %d2,[%a2]
800026ce:	b7 02 10 20 	insert %d2,%d2,0,0,16
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800026d2:	a6 32       	or %d2,%d3
800026d4:	8f 12 40 21 	or %d2,%d2,1
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
800026d8:	74 22       	st.w [%a2],%d2
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
800026da:	54 22       	ld.w %d2,[%a2]
800026dc:	b7 02 10 20 	insert %d2,%d2,0,0,16
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800026e0:	a6 32       	or %d2,%d3
800026e2:	8f 32 40 21 	or %d2,%d2,3
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
800026e6:	74 22       	st.w [%a2],%d2
    while (watchdog->CON0.B.ENDINIT == 0)
800026e8:	54 22       	ld.w %d2,[%a2]
800026ea:	6f 02 ff 7f 	jz.t %d2,0,800026e8 <_Core1_start+0x114>
800026ee:	0d 00 c0 04 	isync 
    if (watchdog->CON0.B.LCK)
800026f2:	91 30 00 2f 	movh.a %a2,61443
800026f6:	19 22 0c 46 	ld.w %d2,[%a2]24844 <f003610c <_SMALL_DATA4_+0x6002e10c>>
800026fa:	d9 22 0c 46 	lea %a2,[%a2]24844 <f003610c <_SMALL_DATA4_+0x6002e10c>>
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800026fe:	06 24       	sh %d4,2
    if (watchdog->CON0.B.LCK)
80002700:	6f 12 09 00 	jz.t %d2,1,80002712 <_Core1_start+0x13e>
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80002704:	54 22       	ld.w %d2,[%a2]
80002706:	b7 02 10 20 	insert %d2,%d2,0,0,16
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
8000270a:	a6 42       	or %d2,%d4
8000270c:	8f 12 40 21 	or %d2,%d2,1
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80002710:	74 22       	st.w [%a2],%d2
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80002712:	91 30 00 2f 	movh.a %a2,61443
80002716:	19 22 0c 46 	ld.w %d2,[%a2]24844 <f003610c <_SMALL_DATA4_+0x6002e10c>>
8000271a:	d9 22 0c 46 	lea %a2,[%a2]24844 <f003610c <_SMALL_DATA4_+0x6002e10c>>
8000271e:	b7 02 10 20 	insert %d2,%d2,0,0,16
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80002722:	a6 42       	or %d2,%d4
80002724:	8f 22 40 21 	or %d2,%d2,2
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80002728:	74 22       	st.w [%a2],%d2
    while (watchdog->CON0.B.ENDINIT == 1)
8000272a:	54 22       	ld.w %d2,[%a2]
8000272c:	6f 02 ff ff 	jnz.t %d2,0,8000272a <_Core1_start+0x156>

    /* Clear the ENDINIT bit in the WDT_CON1 register, inline funtion */
    IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[1], wdtPassword);

    /* Load Base Address of Trap Vector Table. */
    __mtcr(CPU_BTV, (uint32)__TRAPTAB(1));
80002730:	91 f0 01 38 	movh.a %a3,32799
80002734:	80 32       	mov.d %d2,%a3
80002736:	1b 02 20 26 	addi %d2,%d2,25088
8000273a:	cd 42 e2 0f 	mtcr $btv,%d2

    /* Load Base Address of Interrupt Vector Table. we will do this later in the program */
    __mtcr(CPU_BIV, (uint32)__INTTAB(1));
8000273e:	91 f0 01 38 	movh.a %a3,32799
80002742:	80 32       	mov.d %d2,%a3
80002744:	1b 02 00 24 	addi %d2,%d2,16384
80002748:	cd 02 e2 0f 	mtcr $biv,%d2

    /* Load interupt stack pointer. */
    __mtcr(CPU_ISP, (uint32)__ISTACK(1));
8000274c:	91 20 00 36 	movh.a %a3,24578
80002750:	80 32       	mov.d %d2,%a3
80002752:	1b 02 b0 2b 	addi %d2,%d2,-17664
80002756:	cd 82 e2 0f 	mtcr $isp,%d2
    if (watchdog->CON0.B.LCK)
8000275a:	54 22       	ld.w %d2,[%a2]
8000275c:	6f 12 09 00 	jz.t %d2,1,8000276e <_Core1_start+0x19a>
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80002760:	54 22       	ld.w %d2,[%a2]
80002762:	b7 02 10 20 	insert %d2,%d2,0,0,16
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80002766:	a6 42       	or %d2,%d4
80002768:	8f 12 40 21 	or %d2,%d2,1
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
8000276c:	74 22       	st.w [%a2],%d2
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
8000276e:	91 30 00 2f 	movh.a %a2,61443
80002772:	19 22 0c 46 	ld.w %d2,[%a2]24844 <f003610c <_SMALL_DATA4_+0x6002e10c>>
80002776:	d9 22 0c 46 	lea %a2,[%a2]24844 <f003610c <_SMALL_DATA4_+0x6002e10c>>
8000277a:	b7 02 10 20 	insert %d2,%d2,0,0,16
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
8000277e:	a6 42       	or %d2,%d4
80002780:	8f 32 40 21 	or %d2,%d2,3
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80002784:	74 22       	st.w [%a2],%d2
    while (watchdog->CON0.B.ENDINIT == 0)
80002786:	54 22       	ld.w %d2,[%a2]
80002788:	6f 02 ff 7f 	jz.t %d2,0,80002786 <_Core1_start+0x1b2>

    IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[1], wdtPassword);

    /* initialize SDA base pointers */
    __setareg(a0, __SDATA1(1));
8000278c:	91 10 00 26 	movh.a %a2,24577
80002790:	80 22       	mov.d %d2,%a2
80002792:	1b 02 00 28 	addi %d2,%d2,-32768
80002796:	60 20       	mov.a %a0,%d2
    __setareg(a1, __SDATA2(1));
80002798:	91 10 00 28 	movh.a %a2,32769
8000279c:	80 22       	mov.d %d2,%a2
8000279e:	1b 02 00 28 	addi %d2,%d2,-32768
800027a2:	60 21       	mov.a %a1,%d2

    /* These to be un commented if A8 and A9 are required to be initialised */
    __setareg(a8, __SDATA3(1));
800027a4:	91 10 00 28 	movh.a %a2,32769
800027a8:	80 22       	mov.d %d2,%a2
800027aa:	1b 02 00 28 	addi %d2,%d2,-32768
800027ae:	60 28       	mov.a %a8,%d2
    __setareg(a9, __SDATA4(1));
800027b0:	91 10 00 29 	movh.a %a2,36865
800027b4:	80 22       	mov.d %d2,%a2
800027b6:	1b 02 00 28 	addi %d2,%d2,-32768
800027ba:	60 29       	mov.a %a9,%d2
    uint32  numOfCsa    = (((uint32)csaEnd - (uint32)csaBegin) / 64U);
800027bc:	91 20 00 36 	movh.a %a3,24578
800027c0:	91 20 00 26 	movh.a %a2,24578
800027c4:	d9 33 c0 0b 	lea %a3,[%a3]-17408 <6001bc00 <__CSA1>>
800027c8:	d9 22 c0 0d 	lea %a2,[%a2]-9216 <6001dc00 <__CSA1_END>>
800027cc:	01 32 20 20 	sub.a %a2,%a2,%a3
800027d0:	80 22       	mov.d %d2,%a2
800027d2:	8f a2 1f 60 	sh %d6,%d2,-6
    uint32 *prvCsa      = csaBegin;
800027d6:	40 32       	mov.aa %a2,%a3
        if (k == (numOfCsa - 3U))
800027d8:	1b d6 ff 0f 	addi %d0,%d6,-3
    for (k = 0U; k < numOfCsa; k++)
800027dc:	82 03       	mov %d3,0
    uint32 *nxtCsa      = csaBegin;
800027de:	80 32       	mov.d %d2,%a3
        nxt_cxi_val = ((uint32)nxtCsa & (0XFU << 28U)) >> 12U | ((uint32)nxtCsa & (0XFFFFU << 6U)) >> 6U;
800027e0:	7b f0 00 70 	movh %d7,15
    for (k = 0U; k < numOfCsa; k++)
800027e4:	df 06 27 00 	jeq %d6,0,80002832 <_Core1_start+0x25e>
        nxt_cxi_val = ((uint32)nxtCsa & (0XFU << 28U)) >> 12U | ((uint32)nxtCsa & (0XFFFFU << 6U)) >> 6U;
800027e8:	37 02 70 43 	extr.u %d4,%d2,6,16
800027ec:	8f 42 1f 50 	sh %d5,%d2,-12
800027f0:	26 75       	and %d5,%d7
800027f2:	a6 54       	or %d4,%d5
        if (k == 0U)
800027f4:	df 03 16 00 	jeq %d3,0,80002820 <_Core1_start+0x24c>
            *prvCsa = nxt_cxi_val;  /* Store null pointer in last CSA (= very first time!) */
800027f8:	74 24       	st.w [%a2],%d4
        if (k == (numOfCsa - 3U))
800027fa:	5f 03 04 80 	jne %d3,%d0,80002802 <_Core1_start+0x22e>
            __mtcr(CPU_LCX, nxt_cxi_val);   /* Last but 2 context save area is pointed in LCX to know if there is CSA depletion */
800027fe:	cd c4 e3 0f 	mtcr $lcx,%d4
    for (k = 0U; k < numOfCsa; k++)
80002802:	c2 13       	add %d3,1
80002804:	60 22       	mov.a %a2,%d2
        nxtCsa += 16U;           /* next CSA */
80002806:	1b 02 04 40 	addi %d4,%d2,64
    for (k = 0U; k < numOfCsa; k++)
8000280a:	5f 36 0f 00 	jeq %d6,%d3,80002828 <_Core1_start+0x254>
        nxtCsa += 16U;           /* next CSA */
8000280e:	02 42       	mov %d2,%d4
        nxt_cxi_val = ((uint32)nxtCsa & (0XFU << 28U)) >> 12U | ((uint32)nxtCsa & (0XFFFFU << 6U)) >> 6U;
80002810:	37 02 70 43 	extr.u %d4,%d2,6,16
80002814:	8f 42 1f 50 	sh %d5,%d2,-12
80002818:	26 75       	and %d5,%d7
8000281a:	a6 54       	or %d4,%d5
        if (k == 0U)
8000281c:	df 03 ee ff 	jne %d3,0,800027f8 <_Core1_start+0x224>
            __mtcr(CPU_FCX, nxt_cxi_val);   /* store the new pcxi value to LCX */
80002820:	cd 84 e3 0f 	mtcr $fcx,%d4
80002824:	1d ff eb ff 	j 800027fa <_Core1_start+0x226>
80002828:	1b f6 ff 2f 	addi %d2,%d6,-1
8000282c:	06 62       	sh %d2,6
8000282e:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
    *prvCsa = 0U;
80002832:	82 02       	mov %d2,0
80002834:	74 22       	st.w [%a2],%d2

    IfxCpu_initCSA((uint32 *)__CSA(1), (uint32 *)__CSA_END(1));

    /*Call main function of Cpu0 */
    __non_return_call(core1_main);
80002836:	91 00 00 28 	movh.a %a2,32768
8000283a:	d9 22 f0 a2 	lea %a2,[%a2]11952 <80002eb0 <core1_main>>
8000283e:	dc 02       	ji %a2
}
80002840:	00 90       	ret 
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80002842:	54 25       	ld.w %d5,[%a2]
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80002844:	8f 22 00 30 	sh %d3,%d2,2
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80002848:	b7 05 10 50 	insert %d5,%d5,0,0,16
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
8000284c:	0f 35 a0 20 	or %d2,%d5,%d3
80002850:	8f 12 40 21 	or %d2,%d2,1
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80002854:	74 22       	st.w [%a2],%d2
80002856:	1d ff 2b ff 	j 800026ac <_Core1_start+0xd8>
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
8000285a:	54 25       	ld.w %d5,[%a2]
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
8000285c:	8f 22 00 30 	sh %d3,%d2,2
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80002860:	b7 05 10 50 	insert %d5,%d5,0,0,16
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80002864:	0f 35 a0 20 	or %d2,%d5,%d3
80002868:	8f 12 40 21 	or %d2,%d2,1
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
8000286c:	74 22       	st.w [%a2],%d2
8000286e:	1d ff e7 fe 	j 8000263c <_Core1_start+0x68>

80002872 <_Core2_start>:
    password  = watchdog->CON0.B.PW;
80002872:	91 30 00 2f 	movh.a %a2,61443
80002876:	19 22 18 46 	ld.w %d2,[%a2]24856 <f0036118 <_SMALL_DATA4_+0x6002e118>>
8000287a:	d9 22 18 46 	lea %a2,[%a2]24856 <f0036118 <_SMALL_DATA4_+0x6002e118>>
8000287e:	37 02 6e 21 	extr.u %d2,%d2,2,14
    uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[2]);

    IFX_CFG_CPU_CSTART_PRE_C_INIT_HOOK(2);  /*Test Stack, CSA and Cache */

    /* Load user stack pointer */
    __setareg(sp, __USTACK(2));
80002882:	91 20 00 25 	movh.a %a2,20482
80002886:	8f f2 83 41 	xor %d4,%d2,63
8000288a:	80 22       	mov.d %d2,%a2
8000288c:	1b 02 60 2b 	addi %d2,%d2,-18944
80002890:	60 2a       	mov.a %sp,%d2
    __asm__ volatile ("dsync" : : : "memory");
80002892:	0d 00 80 04 	dsync 
    __dsync();

    /* Set the PSW to its reset value in case of a warm start,clear PSW.IS */
    __mtcr(CPU_PSW, IFXCSTART2_PSW_DEFAULT);    /* 0x00000980 */
80002896:	3b 00 98 20 	mov %d2,2432
8000289a:	cd 42 e0 0f 	mtcr $psw,%d2

    /* Set the PCXS and PCXO to its reset value in case of a warm start */
    pcxi  = __mfcr(CPU_PCXI);
8000289e:	4d 00 e0 2f 	mfcr %d2,$pcxi
    pcxi &= IFXCSTART2_PCX_O_S_DEFAULT; /*0xfff00000; */
800028a2:	b7 02 14 20 	insert %d2,%d2,0,0,20
    __mtcr(CPU_PCXI, pcxi);
800028a6:	cd 02 e0 0f 	mtcr $pcxi,%d2
        __mtcr(CPU_PCON1, pcon1.U);
800028aa:	82 12       	mov %d2,1
800028ac:	cd 42 20 09 	mtcr $pcon1,%d2
    reg.U = __mfcr(CPU_CORE_ID);
800028b0:	4d c0 e1 2f 	mfcr %d2,$core_id
    uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
800028b4:	7b 30 00 3f 	movh %d3,61443
800028b8:	1b 03 10 36 	addi %d3,%d3,24832
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
800028bc:	8f 72 00 21 	and %d2,%d2,7
    uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
800028c0:	13 c2 20 23 	madd %d2,%d3,%d2,12
800028c4:	60 22       	mov.a %a2,%d2
800028c6:	54 22       	ld.w %d2,[%a2]
    if (watchdog->CON0.B.LCK)
800028c8:	54 23       	ld.w %d3,[%a2]
    password  = watchdog->CON0.B.PW;
800028ca:	37 02 6e 21 	extr.u %d2,%d2,2,14
        IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
800028ce:	8f f2 83 21 	xor %d2,%d2,63
    if (watchdog->CON0.B.LCK)
800028d2:	6f 13 13 81 	jnz.t %d3,1,80002af8 <_Core2_start+0x286>
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800028d6:	8f 22 00 30 	sh %d3,%d2,2
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
800028da:	54 22       	ld.w %d2,[%a2]
800028dc:	b7 02 10 20 	insert %d2,%d2,0,0,16
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800028e0:	a6 32       	or %d2,%d3
800028e2:	8f 22 40 21 	or %d2,%d2,2
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
800028e6:	74 22       	st.w [%a2],%d2
    while (watchdog->CON0.B.ENDINIT == 1)
800028e8:	54 22       	ld.w %d2,[%a2]
800028ea:	6f 02 ff ff 	jnz.t %d2,0,800028e8 <_Core2_start+0x76>
        __mtcr(CPU_PCON0, pcon0.U);
800028ee:	82 02       	mov %d2,0
800028f0:	cd c2 20 09 	mtcr $pcon0,%d2
    if (watchdog->CON0.B.LCK)
800028f4:	54 22       	ld.w %d2,[%a2]
800028f6:	6f 12 09 00 	jz.t %d2,1,80002908 <_Core2_start+0x96>
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
800028fa:	54 22       	ld.w %d2,[%a2]
800028fc:	b7 02 10 20 	insert %d2,%d2,0,0,16
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80002900:	a6 32       	or %d2,%d3
80002902:	8f 12 40 21 	or %d2,%d2,1
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80002906:	74 22       	st.w [%a2],%d2
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80002908:	54 22       	ld.w %d2,[%a2]
8000290a:	b7 02 10 20 	insert %d2,%d2,0,0,16
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
8000290e:	a6 32       	or %d2,%d3
80002910:	8f 32 40 21 	or %d2,%d2,3
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80002914:	74 22       	st.w [%a2],%d2
    while (watchdog->CON0.B.ENDINIT == 0)
80002916:	54 22       	ld.w %d2,[%a2]
80002918:	6f 02 ff 7f 	jz.t %d2,0,80002916 <_Core2_start+0xa4>
    __asm__ volatile ("isync" : : : "memory");
8000291c:	0d 00 c0 04 	isync 
    reg.U = __mfcr(CPU_CORE_ID);
80002920:	4d c0 e1 2f 	mfcr %d2,$core_id
    uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
80002924:	7b 30 00 3f 	movh %d3,61443
80002928:	1b 03 10 36 	addi %d3,%d3,24832
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
8000292c:	8f 72 00 21 	and %d2,%d2,7
    uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
80002930:	13 c2 20 23 	madd %d2,%d3,%d2,12
80002934:	60 22       	mov.a %a2,%d2
    password  = watchdog->CON0.B.PW;
80002936:	54 22       	ld.w %d2,[%a2]
    if (watchdog->CON0.B.LCK)
80002938:	54 23       	ld.w %d3,[%a2]
    password  = watchdog->CON0.B.PW;
8000293a:	37 02 6e 21 	extr.u %d2,%d2,2,14
        IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
8000293e:	8f f2 83 21 	xor %d2,%d2,63
    if (watchdog->CON0.B.LCK)
80002942:	6f 13 cf 80 	jnz.t %d3,1,80002ae0 <_Core2_start+0x26e>
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80002946:	8f 22 00 30 	sh %d3,%d2,2
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
8000294a:	54 22       	ld.w %d2,[%a2]
8000294c:	b7 02 10 20 	insert %d2,%d2,0,0,16
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80002950:	a6 32       	or %d2,%d3
80002952:	8f 22 40 21 	or %d2,%d2,2
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80002956:	74 22       	st.w [%a2],%d2
    while (watchdog->CON0.B.ENDINIT == 1)
80002958:	54 22       	ld.w %d2,[%a2]
8000295a:	6f 02 ff ff 	jnz.t %d2,0,80002958 <_Core2_start+0xe6>
        __mtcr(CPU_DCON0, dcon0.U);
8000295e:	82 02       	mov %d2,0
80002960:	cd 02 04 09 	mtcr $dcon0,%d2
    if (watchdog->CON0.B.LCK)
80002964:	54 22       	ld.w %d2,[%a2]
80002966:	6f 12 09 00 	jz.t %d2,1,80002978 <_Core2_start+0x106>
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
8000296a:	54 22       	ld.w %d2,[%a2]
8000296c:	b7 02 10 20 	insert %d2,%d2,0,0,16
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80002970:	a6 32       	or %d2,%d3
80002972:	8f 12 40 21 	or %d2,%d2,1
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80002976:	74 22       	st.w [%a2],%d2
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80002978:	54 22       	ld.w %d2,[%a2]
8000297a:	b7 02 10 20 	insert %d2,%d2,0,0,16
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
8000297e:	a6 32       	or %d2,%d3
80002980:	8f 32 40 21 	or %d2,%d2,3
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80002984:	74 22       	st.w [%a2],%d2
    while (watchdog->CON0.B.ENDINIT == 0)
80002986:	54 22       	ld.w %d2,[%a2]
80002988:	6f 02 ff 7f 	jz.t %d2,0,80002986 <_Core2_start+0x114>
8000298c:	0d 00 c0 04 	isync 
    if (watchdog->CON0.B.LCK)
80002990:	91 30 00 2f 	movh.a %a2,61443
80002994:	19 22 18 46 	ld.w %d2,[%a2]24856 <f0036118 <_SMALL_DATA4_+0x6002e118>>
80002998:	d9 22 18 46 	lea %a2,[%a2]24856 <f0036118 <_SMALL_DATA4_+0x6002e118>>
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
8000299c:	06 24       	sh %d4,2
    if (watchdog->CON0.B.LCK)
8000299e:	6f 12 09 00 	jz.t %d2,1,800029b0 <_Core2_start+0x13e>
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
800029a2:	54 22       	ld.w %d2,[%a2]
800029a4:	b7 02 10 20 	insert %d2,%d2,0,0,16
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800029a8:	a6 42       	or %d2,%d4
800029aa:	8f 12 40 21 	or %d2,%d2,1
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
800029ae:	74 22       	st.w [%a2],%d2
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
800029b0:	91 30 00 2f 	movh.a %a2,61443
800029b4:	19 22 18 46 	ld.w %d2,[%a2]24856 <f0036118 <_SMALL_DATA4_+0x6002e118>>
800029b8:	d9 22 18 46 	lea %a2,[%a2]24856 <f0036118 <_SMALL_DATA4_+0x6002e118>>
800029bc:	b7 02 10 20 	insert %d2,%d2,0,0,16
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800029c0:	a6 42       	or %d2,%d4
800029c2:	8f 22 40 21 	or %d2,%d2,2
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
800029c6:	74 22       	st.w [%a2],%d2
    while (watchdog->CON0.B.ENDINIT == 1)
800029c8:	54 22       	ld.w %d2,[%a2]
800029ca:	6f 02 ff ff 	jnz.t %d2,0,800029c8 <_Core2_start+0x156>

    /* Clear the ENDINIT bit in the Password register, inline funtion */
    IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[2], wdtPassword);

    /* Load Base Address of Trap Vector Table. */
    __mtcr(CPU_BTV, (uint32)__TRAPTAB(2));
800029ce:	91 f0 01 38 	movh.a %a3,32799
800029d2:	80 32       	mov.d %d2,%a3
800029d4:	1b 02 10 26 	addi %d2,%d2,24832
800029d8:	cd 42 e2 0f 	mtcr $btv,%d2

    /* Load Base Address of Interrupt Vector Table. we will do this later in the program */
    __mtcr(CPU_BIV, (uint32)__INTTAB(2));
800029dc:	91 f0 01 38 	movh.a %a3,32799
800029e0:	80 32       	mov.d %d2,%a3
800029e2:	1b 02 00 24 	addi %d2,%d2,16384
800029e6:	cd 02 e2 0f 	mtcr $biv,%d2

    /* Load interupt stack pointer. */
    __mtcr(CPU_ISP, (uint32)__ISTACK(2));
800029ea:	91 20 00 35 	movh.a %a3,20482
800029ee:	80 32       	mov.d %d2,%a3
800029f0:	1b 02 b0 2b 	addi %d2,%d2,-17664
800029f4:	cd 82 e2 0f 	mtcr $isp,%d2
    if (watchdog->CON0.B.LCK)
800029f8:	54 22       	ld.w %d2,[%a2]
800029fa:	6f 12 09 00 	jz.t %d2,1,80002a0c <_Core2_start+0x19a>
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
800029fe:	54 22       	ld.w %d2,[%a2]
80002a00:	b7 02 10 20 	insert %d2,%d2,0,0,16
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80002a04:	a6 42       	or %d2,%d4
80002a06:	8f 12 40 21 	or %d2,%d2,1
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80002a0a:	74 22       	st.w [%a2],%d2
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80002a0c:	91 30 00 2f 	movh.a %a2,61443
80002a10:	19 22 18 46 	ld.w %d2,[%a2]24856 <f0036118 <_SMALL_DATA4_+0x6002e118>>
80002a14:	d9 22 18 46 	lea %a2,[%a2]24856 <f0036118 <_SMALL_DATA4_+0x6002e118>>
80002a18:	b7 02 10 20 	insert %d2,%d2,0,0,16
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80002a1c:	a6 42       	or %d2,%d4
80002a1e:	8f 32 40 21 	or %d2,%d2,3
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80002a22:	74 22       	st.w [%a2],%d2
    while (watchdog->CON0.B.ENDINIT == 0)
80002a24:	54 22       	ld.w %d2,[%a2]
80002a26:	6f 02 ff 7f 	jz.t %d2,0,80002a24 <_Core2_start+0x1b2>

    IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[2], wdtPassword);

    /* initialize SDA base pointers */
    __setareg(a0, __SDATA1(2));
80002a2a:	91 10 00 26 	movh.a %a2,24577
80002a2e:	80 22       	mov.d %d2,%a2
80002a30:	1b 02 00 28 	addi %d2,%d2,-32768
80002a34:	60 20       	mov.a %a0,%d2
    __setareg(a1, __SDATA2(2));
80002a36:	91 10 00 28 	movh.a %a2,32769
80002a3a:	80 22       	mov.d %d2,%a2
80002a3c:	1b 02 00 28 	addi %d2,%d2,-32768
80002a40:	60 21       	mov.a %a1,%d2

    /* These to be un commented if A8 and A9 are required to be initialized */
    __setareg(a8, __SDATA3(2));
80002a42:	91 10 00 28 	movh.a %a2,32769
80002a46:	80 22       	mov.d %d2,%a2
80002a48:	1b 02 00 28 	addi %d2,%d2,-32768
80002a4c:	60 28       	mov.a %a8,%d2
    __setareg(a9, __SDATA4(2));
80002a4e:	91 10 00 29 	movh.a %a2,36865
80002a52:	80 22       	mov.d %d2,%a2
80002a54:	1b 02 00 28 	addi %d2,%d2,-32768
80002a58:	60 29       	mov.a %a9,%d2
    uint32  numOfCsa    = (((uint32)csaEnd - (uint32)csaBegin) / 64U);
80002a5a:	91 20 00 35 	movh.a %a3,20482
80002a5e:	91 20 00 25 	movh.a %a2,20482
80002a62:	d9 33 c0 0b 	lea %a3,[%a3]-17408 <5001bc00 <__CSA2>>
80002a66:	d9 22 c0 0d 	lea %a2,[%a2]-9216 <5001dc00 <__CSA2_END>>
80002a6a:	01 32 20 20 	sub.a %a2,%a2,%a3
80002a6e:	80 22       	mov.d %d2,%a2
80002a70:	8f a2 1f 60 	sh %d6,%d2,-6
    uint32 *prvCsa      = csaBegin;
80002a74:	40 32       	mov.aa %a2,%a3
        if (k == (numOfCsa - 3U))
80002a76:	1b d6 ff 0f 	addi %d0,%d6,-3
    for (k = 0U; k < numOfCsa; k++)
80002a7a:	82 03       	mov %d3,0
    uint32 *nxtCsa      = csaBegin;
80002a7c:	80 32       	mov.d %d2,%a3
        nxt_cxi_val = ((uint32)nxtCsa & (0XFU << 28U)) >> 12U | ((uint32)nxtCsa & (0XFFFFU << 6U)) >> 6U;
80002a7e:	7b f0 00 70 	movh %d7,15
    for (k = 0U; k < numOfCsa; k++)
80002a82:	df 06 27 00 	jeq %d6,0,80002ad0 <_Core2_start+0x25e>
        nxt_cxi_val = ((uint32)nxtCsa & (0XFU << 28U)) >> 12U | ((uint32)nxtCsa & (0XFFFFU << 6U)) >> 6U;
80002a86:	37 02 70 43 	extr.u %d4,%d2,6,16
80002a8a:	8f 42 1f 50 	sh %d5,%d2,-12
80002a8e:	26 75       	and %d5,%d7
80002a90:	a6 54       	or %d4,%d5
        if (k == 0U)
80002a92:	df 03 16 00 	jeq %d3,0,80002abe <_Core2_start+0x24c>
            *prvCsa = nxt_cxi_val;  /* Store null pointer in last CSA (= very first time!) */
80002a96:	74 24       	st.w [%a2],%d4
        if (k == (numOfCsa - 3U))
80002a98:	5f 03 04 80 	jne %d3,%d0,80002aa0 <_Core2_start+0x22e>
            __mtcr(CPU_LCX, nxt_cxi_val);   /* Last but 2 context save area is pointed in LCX to know if there is CSA depletion */
80002a9c:	cd c4 e3 0f 	mtcr $lcx,%d4
    for (k = 0U; k < numOfCsa; k++)
80002aa0:	c2 13       	add %d3,1
80002aa2:	60 22       	mov.a %a2,%d2
        nxtCsa += 16U;           /* next CSA */
80002aa4:	1b 02 04 40 	addi %d4,%d2,64
    for (k = 0U; k < numOfCsa; k++)
80002aa8:	5f 36 0f 00 	jeq %d6,%d3,80002ac6 <_Core2_start+0x254>
        nxtCsa += 16U;           /* next CSA */
80002aac:	02 42       	mov %d2,%d4
        nxt_cxi_val = ((uint32)nxtCsa & (0XFU << 28U)) >> 12U | ((uint32)nxtCsa & (0XFFFFU << 6U)) >> 6U;
80002aae:	37 02 70 43 	extr.u %d4,%d2,6,16
80002ab2:	8f 42 1f 50 	sh %d5,%d2,-12
80002ab6:	26 75       	and %d5,%d7
80002ab8:	a6 54       	or %d4,%d5
        if (k == 0U)
80002aba:	df 03 ee ff 	jne %d3,0,80002a96 <_Core2_start+0x224>
            __mtcr(CPU_FCX, nxt_cxi_val);   /* store the new pcxi value to LCX */
80002abe:	cd 84 e3 0f 	mtcr $fcx,%d4
80002ac2:	1d ff eb ff 	j 80002a98 <_Core2_start+0x226>
80002ac6:	1b f6 ff 2f 	addi %d2,%d6,-1
80002aca:	06 62       	sh %d2,6
80002acc:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
    *prvCsa = 0U;
80002ad0:	82 02       	mov %d2,0
80002ad2:	74 22       	st.w [%a2],%d2
    /* Setup the context save area linked list. */

    IfxCpu_initCSA((uint32 *)__CSA(2), (uint32 *)__CSA_END(2));

    /*Call main function of Cpu0 */
    __non_return_call(core2_main);
80002ad4:	91 00 00 28 	movh.a %a2,32768
80002ad8:	d9 22 de b2 	lea %a2,[%a2]11998 <80002ede <core2_main>>
80002adc:	dc 02       	ji %a2
}
80002ade:	00 90       	ret 
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80002ae0:	54 25       	ld.w %d5,[%a2]
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80002ae2:	8f 22 00 30 	sh %d3,%d2,2
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80002ae6:	b7 05 10 50 	insert %d5,%d5,0,0,16
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80002aea:	0f 35 a0 20 	or %d2,%d5,%d3
80002aee:	8f 12 40 21 	or %d2,%d2,1
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80002af2:	74 22       	st.w [%a2],%d2
80002af4:	1d ff 2b ff 	j 8000294a <_Core2_start+0xd8>
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80002af8:	54 25       	ld.w %d5,[%a2]
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80002afa:	8f 22 00 30 	sh %d3,%d2,2
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80002afe:	b7 05 10 50 	insert %d5,%d5,0,0,16
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80002b02:	0f 35 a0 20 	or %d2,%d5,%d3
80002b06:	8f 12 40 21 	or %d2,%d2,1
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80002b0a:	74 22       	st.w [%a2],%d2
80002b0c:	1d ff e7 fe 	j 800028da <_Core2_start+0x68>

80002b10 <Ifx_C_Init>:
 *
 * Parameters: Nil
 * Return: Nil
 */
void Ifx_C_Init(void)
{
80002b10:	40 ae       	mov.aa %a14,%sp
80002b12:	20 08       	sub.a %sp,8
    IfxStart_CTablePtr pBlockDest, pBlockSrc;
    uint32             uiLength, uiCnt;
    uint32            *pTable;
    /* clear table */
    pTable = (uint32 *)&__clear_table;
80002b14:	91 00 00 28 	movh.a %a2,32768
80002b18:	d9 22 1c e0 	lea %a2,[%a2]924 <8000039c <__clear_table>>

    while (pTable)
80002b1c:	1d 00 32 00 	j 80002b80 <Ifx_C_Init+0x70>
            break;
        }

        uiCnt = uiLength / 8;

        while (uiCnt--)
80002b20:	91 00 00 28 	movh.a %a2,32768
80002b24:	d9 22 44 00 	lea %a2,[%a2]1028 <80000404 <__copy_table>>
80002b28:	1d 00 7c 00 	j 80002c20 <Ifx_C_Init+0x110>
            *pBlockDest.ullPtr++ = 0;
80002b2c:	99 e2 fc ff 	ld.a %a2,[%a14]-4
80002b30:	80 22       	mov.d %d2,%a2
80002b32:	1b 82 00 20 	addi %d2,%d2,8
80002b36:	59 e2 fc ff 	st.w [%a14]-4,%d2
80002b3a:	d2 02       	mov %e2,0
80002b3c:	89 22 40 09 	st.d [%a2],%e2
        while (uiCnt--)
80002b40:	02 52       	mov %d2,%d5
80002b42:	1b f2 ff 5f 	addi %d5,%d2,-1
80002b46:	df 02 f3 ff 	jne %d2,0,80002b2c <Ifx_C_Init+0x1c>
        if (uiLength & 0x4)
80002b4a:	6f 24 0a 00 	jz.t %d4,2,80002b5e <Ifx_C_Init+0x4e>
            *pBlockDest.uiPtr++ = 0;
80002b4e:	99 e2 fc ff 	ld.a %a2,[%a14]-4
80002b52:	80 22       	mov.d %d2,%a2
80002b54:	c2 42       	add %d2,4
80002b56:	59 e2 fc ff 	st.w [%a14]-4,%d2
80002b5a:	82 02       	mov %d2,0
80002b5c:	74 22       	st.w [%a2],%d2
        if (uiLength & 0x2)
80002b5e:	6f 14 0a 00 	jz.t %d4,1,80002b72 <Ifx_C_Init+0x62>
            *pBlockDest.usPtr++ = 0;
80002b62:	99 e2 fc ff 	ld.a %a2,[%a14]-4
80002b66:	80 22       	mov.d %d2,%a2
80002b68:	c2 22       	add %d2,2
80002b6a:	59 e2 fc ff 	st.w [%a14]-4,%d2
80002b6e:	82 02       	mov %d2,0
80002b70:	b4 22       	st.h [%a2],%d2
        if (uiLength & 0x1)
80002b72:	6f 04 06 00 	jz.t %d4,0,80002b7e <Ifx_C_Init+0x6e>
            *pBlockDest.ucPtr = 0;
80002b76:	99 e2 fc ff 	ld.a %a2,[%a14]-4
80002b7a:	82 02       	mov %d2,0
80002b7c:	34 22       	st.b [%a2],%d2
        while (uiCnt--)
80002b7e:	40 32       	mov.aa %a2,%a3
    while (pTable)
80002b80:	bd 02 d0 7f 	jz.a %a2,80002b20 <Ifx_C_Init+0x10>
        pBlockDest.uiPtr = (uint32 *)*pTable++;
80002b84:	d9 23 08 00 	lea %a3,[%a2]8
80002b88:	54 22       	ld.w %d2,[%a2]
80002b8a:	59 e2 fc ff 	st.w [%a14]-4,%d2
        uiLength         = *pTable++;
80002b8e:	19 24 04 00 	ld.w %d4,[%a2]4
        if (uiLength == 0xFFFFFFFF)
80002b92:	df f4 c7 7f 	jeq %d4,-1,80002b20 <Ifx_C_Init+0x10>
        uiCnt = uiLength / 8;
80002b96:	8f d4 1f 20 	sh %d2,%d4,-3
        while (uiCnt--)
80002b9a:	1d ff d4 ff 	j 80002b42 <Ifx_C_Init+0x32>
        {
            *pBlockDest.ullPtr++ = *pBlockSrc.ullPtr++;
80002b9e:	99 e2 f8 ff 	ld.a %a2,[%a14]-8
80002ba2:	80 22       	mov.d %d2,%a2
80002ba4:	1b 82 00 20 	addi %d2,%d2,8
80002ba8:	59 e2 f8 ff 	st.w [%a14]-8,%d2
80002bac:	99 e3 fc ff 	ld.a %a3,[%a14]-4
80002bb0:	80 32       	mov.d %d2,%a3
80002bb2:	1b 82 00 20 	addi %d2,%d2,8
80002bb6:	59 e2 fc ff 	st.w [%a14]-4,%d2
80002bba:	09 26 40 09 	ld.d %e6,[%a2]
80002bbe:	89 36 40 09 	st.d [%a3],%e6
        while (uiCnt--)
80002bc2:	02 42       	mov %d2,%d4
80002bc4:	1b f2 ff 4f 	addi %d4,%d2,-1
80002bc8:	df 02 eb ff 	jne %d2,0,80002b9e <Ifx_C_Init+0x8e>
        }

        if (uiLength & 0x4)
80002bcc:	6f 23 10 00 	jz.t %d3,2,80002bec <Ifx_C_Init+0xdc>
        {
            *pBlockDest.uiPtr++ = *pBlockSrc.uiPtr++;
80002bd0:	99 e2 f8 ff 	ld.a %a2,[%a14]-8
80002bd4:	80 22       	mov.d %d2,%a2
80002bd6:	c2 42       	add %d2,4
80002bd8:	59 e2 f8 ff 	st.w [%a14]-8,%d2
80002bdc:	99 e3 fc ff 	ld.a %a3,[%a14]-4
80002be0:	80 32       	mov.d %d2,%a3
80002be2:	c2 42       	add %d2,4
80002be4:	59 e2 fc ff 	st.w [%a14]-4,%d2
80002be8:	54 22       	ld.w %d2,[%a2]
80002bea:	74 32       	st.w [%a3],%d2
        }

        if (uiLength & 0x2)
80002bec:	6f 13 11 00 	jz.t %d3,1,80002c0e <Ifx_C_Init+0xfe>
        {
            *pBlockDest.usPtr++ = *pBlockSrc.usPtr++;
80002bf0:	99 e3 f8 ff 	ld.a %a3,[%a14]-8
80002bf4:	80 32       	mov.d %d2,%a3
80002bf6:	c2 22       	add %d2,2
80002bf8:	59 e2 f8 ff 	st.w [%a14]-8,%d2
80002bfc:	99 e2 fc ff 	ld.a %a2,[%a14]-4
80002c00:	80 22       	mov.d %d2,%a2
80002c02:	c2 22       	add %d2,2
80002c04:	59 e2 fc ff 	st.w [%a14]-4,%d2
80002c08:	b9 32 00 00 	ld.hu %d2,[%a3]0
80002c0c:	b4 22       	st.h [%a2],%d2
        }

        if (uiLength & 0x1)
80002c0e:	6f 03 08 00 	jz.t %d3,0,80002c1e <Ifx_C_Init+0x10e>
        {
            *pBlockDest.ucPtr = *pBlockSrc.ucPtr;
80002c12:	99 e3 f8 ff 	ld.a %a3,[%a14]-8
80002c16:	99 e2 fc ff 	ld.a %a2,[%a14]-4
80002c1a:	14 32       	ld.bu %d2,[%a3]
80002c1c:	34 22       	st.b [%a2],%d2
        while (uiCnt--)
80002c1e:	60 52       	mov.a %a2,%d5
    while (pTable)
80002c20:	bd 02 14 00 	jz.a %a2,80002c48 <Ifx_C_Init+0x138>
        pBlockSrc.uiPtr  = (uint32 *)*pTable++;
80002c24:	54 22       	ld.w %d2,[%a2]
80002c26:	59 e2 f8 ff 	st.w [%a14]-8,%d2
        pBlockDest.uiPtr = (uint32 *)*pTable++;
80002c2a:	19 22 04 00 	ld.w %d2,[%a2]4
80002c2e:	59 e2 fc ff 	st.w [%a14]-4,%d2
        uiLength         = *pTable++;
80002c32:	80 22       	mov.d %d2,%a2
80002c34:	1b c2 00 50 	addi %d5,%d2,12
80002c38:	19 23 08 00 	ld.w %d3,[%a2]8
        if (uiLength == 0xFFFFFFFF)
80002c3c:	df f3 06 00 	jeq %d3,-1,80002c48 <Ifx_C_Init+0x138>
        uiCnt = uiLength / 8;
80002c40:	8f d3 1f 20 	sh %d2,%d3,-3
        while (uiCnt--)
80002c44:	1d ff c0 ff 	j 80002bc4 <Ifx_C_Init+0xb4>
        }
    }
}
80002c48:	00 90       	ret 

80002c4a <init_GPIO>:
#include "GPIO.h"



void init_GPIO(void)
{
80002c4a:	40 ae       	mov.aa %a14,%sp
}


IFX_INLINE void IfxPort_setPinModeInput(Ifx_P *port, uint8 pinIndex, IfxPort_InputMode mode)
{
    IfxPort_setPinMode(port, pinIndex, (IfxPort_Mode)mode);
80002c4c:	3b 80 00 50 	mov %d5,8
80002c50:	82 34       	mov %d4,3
80002c52:	91 40 00 4f 	movh.a %a4,61444
80002c56:	d9 44 00 8a 	lea %a4,[%a4]-24064 <f003a200 <_SMALL_DATA4_+0x60032200>>
80002c5a:	6d ff ed f8 	call 80001e34 <IfxPort_setPinMode>
80002c5e:	3b 80 00 50 	mov %d5,8
80002c62:	82 44       	mov %d4,4
80002c64:	91 40 00 4f 	movh.a %a4,61444
80002c68:	d9 44 00 8a 	lea %a4,[%a4]-24064 <f003a200 <_SMALL_DATA4_+0x60032200>>
80002c6c:	6d ff e4 f8 	call 80001e34 <IfxPort_setPinMode>
    IfxPort_setPinModeInput(PORT_023, IfxPort_InputMode_pullDown);
    IfxPort_setPinModeInput(PORT_024, IfxPort_InputMode_pullDown);
}
80002c70:	00 90       	ret 

80002c72 <Encoder>:
 */
#include "GPIO.h"
#include "Encoder.h"

void Encoder(void)
{
80002c72:	40 ae       	mov.aa %a14,%sp
    return (__getbit(&port->IN.U, pinIndex) != 0) ? TRUE : FALSE;
80002c74:	91 40 00 2f 	movh.a %a2,61444
80002c78:	d9 22 00 8a 	lea %a2,[%a2]-24064 <f003a200 <_SMALL_DATA4_+0x60032200>>
80002c7c:	d9 23 24 00 	lea %a3,[%a2]36 <f0040024 <_SMALL_DATA4_+0x60038024>>
80002c80:	19 23 24 00 	ld.w %d3,[%a2]36 <f0040024 <_SMALL_DATA4_+0x60038024>>
80002c84:	37 03 e1 51 	extr.u %d5,%d3,3,1
80002c88:	54 38       	ld.w %d8,[%a3]
80002c8a:	37 08 61 42 	extr.u %d4,%d8,4,1
   uint8 A = IfxPort_getPinState(PORT_023);
   uint8 B = IfxPort_getPinState(PORT_024);

   uint8 state = 0;

   if       (A == 0 && B == 0) {state = 0;}
80002c8e:	87 83 23 82 	or.t %d8,%d3,3,%d8,4
80002c92:	df 08 14 00 	jeq %d8,0,80002cba <Encoder+0x48>
   else if  (A == 1 && B == 0) {state = 1;}
80002c96:	02 53       	mov %d3,%d5
80002c98:	8f 14 80 21 	xor %d2,%d4,1
80002c9c:	26 52       	and %d2,%d5
80002c9e:	df 02 0d 80 	jne %d2,0,80002cb8 <Encoder+0x46>
   else if  (A == 1 && B == 1) {state = 2;}
80002ca2:	26 43       	and %d3,%d4
80002ca4:	df 03 4d 80 	jne %d3,0,80002d3e <Encoder+0xcc>
   else if  (A == 0 && B == 1) {state = 3;}
80002ca8:	8f 15 80 21 	xor %d2,%d5,1
80002cac:	26 42       	and %d2,%d4
80002cae:	df 02 4b 80 	jne %d2,0,80002d44 <Encoder+0xd2>
   uint8 state = 0;
80002cb2:	82 08       	mov %d8,0
80002cb4:	1d 00 03 00 	j 80002cba <Encoder+0x48>
   else if  (A == 1 && B == 0) {state = 1;}
80002cb8:	82 18       	mov %d8,1

   if       (state-state_old==1 || state-state_old==-3) {encoderCNT++; encoderDir = 1;}
80002cba:	91 00 00 26 	movh.a %a2,24576
80002cbe:	39 22 30 00 	ld.bu %d2,[%a2]48 <60000030 <state_old>>
80002cc2:	0b 28 80 20 	sub %d2,%d8,%d2
80002cc6:	8b 12 00 32 	eq %d3,%d2,1
80002cca:	8b d2 ff 34 	or.eq %d3,%d2,-3
80002cce:	df 03 3e 00 	jeq %d3,0,80002d4a <Encoder+0xd8>
80002cd2:	91 00 00 26 	movh.a %a2,24576
80002cd6:	d9 23 2c 00 	lea %a3,[%a2]44 <6000002c <encoderCNT>>
80002cda:	54 32       	ld.w %d2,[%a3]
80002cdc:	c2 12       	add %d2,1
80002cde:	59 22 2c 00 	st.w [%a2]44 <6000002c <encoderCNT>>,%d2
80002ce2:	91 00 00 26 	movh.a %a2,24576
80002ce6:	82 12       	mov %d2,1
80002ce8:	59 22 28 00 	st.w [%a2]40 <60000028 <encoderDir>>,%d2
   else if  (state-state_old==-1 || state-state_old==3) {encoderCNT--; encoderDir = -1;}

   theta = encoderCNT*1/16*0.25*360;    //한바퀴 1/16
80002cec:	91 00 00 26 	movh.a %a2,24576
80002cf0:	19 22 2c 00 	ld.w %d2,[%a2]44 <6000002c <encoderCNT>>
80002cf4:	8b 02 40 42 	lt %d4,%d2,0
80002cf8:	ab f2 00 44 	cadd %d4,%d4,%d2,15
80002cfc:	86 c4       	sha %d4,-4
80002cfe:	6d 00 c8 02 	call 8000328e <__floatsidf>
80002d02:	82 06       	mov %d6,0
80002d04:	7b 00 fd 73 	movh %d7,16336
80002d08:	0b 23 10 48 	mov %e4,%d3,%d2
80002d0c:	6d 00 07 01 	call 80002f1a <__muldf3>
80002d10:	82 06       	mov %d6,0
80002d12:	7b 70 07 74 	movh %d7,16503
80002d16:	1b 07 00 78 	addi %d7,%d7,-32768
80002d1a:	0b 23 10 48 	mov %e4,%d3,%d2
80002d1e:	6d 00 fe 00 	call 80002f1a <__muldf3>
80002d22:	0b 23 10 48 	mov %e4,%d3,%d2
80002d26:	6d 00 ef 02 	call 80003304 <__truncdfsf2>
80002d2a:	91 00 00 26 	movh.a %a2,24576
80002d2e:	d9 22 24 00 	lea %a2,[%a2]36 <60000024 <theta>>
80002d32:	74 22       	st.w [%a2],%d2

   state_old = state;
80002d34:	91 00 00 26 	movh.a %a2,24576
80002d38:	e9 28 30 00 	st.b [%a2]48 <60000030 <state_old>>,%d8
}
80002d3c:	00 90       	ret 
   else if  (A == 1 && B == 1) {state = 2;}
80002d3e:	82 28       	mov %d8,2
80002d40:	1d ff bd ff 	j 80002cba <Encoder+0x48>
   else if  (A == 0 && B == 1) {state = 3;}
80002d44:	82 38       	mov %d8,3
80002d46:	1d ff ba ff 	j 80002cba <Encoder+0x48>
   else if  (state-state_old==-1 || state-state_old==3) {encoderCNT--; encoderDir = -1;}
80002d4a:	8b f2 1f 32 	eq %d3,%d2,-1
80002d4e:	8b 32 e0 34 	or.eq %d3,%d2,3
80002d52:	df 03 cd 7f 	jeq %d3,0,80002cec <Encoder+0x7a>
80002d56:	91 00 00 26 	movh.a %a2,24576
80002d5a:	d9 23 2c 00 	lea %a3,[%a2]44 <6000002c <encoderCNT>>
80002d5e:	54 32       	ld.w %d2,[%a3]
80002d60:	c2 f2       	add %d2,-1
80002d62:	59 22 2c 00 	st.w [%a2]44 <6000002c <encoderCNT>>,%d2
80002d66:	91 00 00 26 	movh.a %a2,24576
80002d6a:	82 f2       	mov %d2,-1
80002d6c:	59 22 28 00 	st.w [%a2]40 <60000028 <encoderDir>>,%d2
80002d70:	1d ff be ff 	j 80002cec <Encoder+0x7a>

80002d74 <init_ADC_Group>:
#include "ADC.h"
#include "STM.h"
#include "GPIO.h"

void init_ADC_Group(void)
{
80002d74:	40 ae       	mov.aa %a14,%sp
80002d76:	20 a8       	sub.a %sp,168
    IfxVadc_Adc_Config      adcConf;                        /* Define a configuration structure for the VADC module */
    IfxVadc_Adc_initModuleConfig(&adcConf, &MODULE_VADC);   /* adcConf 값을 디폴트 값(MODULE_VADC)오로 초기화 */
80002d78:	91 20 00 5f 	movh.a %a5,61442
80002d7c:	d9 e4 d8 ff 	lea %a4,[%a14]-40
80002d80:	6d ff 67 f2 	call 8000124e <IfxVadc_Adc_initModuleConfig>
    IfxVadc_Adc_initModule(&Vadc, &adcConf);                /* Vadc를 adcConf 값으로 초기화 */
80002d84:	91 00 00 c6 	movh.a %a12,24576
80002d88:	d9 cc 20 20 	lea %a12,[%a12]160 <600000a0 <Vadc>>
80002d8c:	d9 e5 d8 ff 	lea %a5,[%a14]-40 <600000a0 <Vadc>>
80002d90:	40 c4       	mov.aa %a4,%a12
80002d92:	6d ff d4 f1 	call 8000113a <IfxVadc_Adc_initModule>

    IfxVadc_Adc_GroupConfig     adcGroupConf;               /* Define a configuration structure for the VADC group */
    IfxVadc_Adc_initGroupConfig(&adcGroupConf, &Vadc);      /* adc 그룹 구조체 초기화 및 Vadc 값 반영 */
80002d96:	40 c5       	mov.aa %a5,%a12
80002d98:	d9 e4 dc df 	lea %a4,[%a14]-164
80002d9c:	6d ff b4 f1 	call 80001104 <IfxVadc_Adc_initGroupConfig>

    adcGroupConf.groupId = IfxVadc_GroupId_3;               /* Select the group 다른 아이디로는 그룹2, 그룹3으로 지정*/
80002da0:	82 32       	mov %d2,3
80002da2:	59 e2 e0 df 	st.w [%a14]-160,%d2
    adcGroupConf.master = adcGroupConf.groupId;             /* Select the master group */
80002da6:	59 e2 e4 df 	st.w [%a14]-156,%d2

    adcGroupConf.arbiter.requestSlotScanEnabled = TRUE;     /* Enabled scan source 별도의 설정없이 ADC변환*/
80002daa:	82 12       	mov %d2,1
80002dac:	e9 e2 d5 ff 	st.b [%a14]-43,%d2
    adcGroupConf.scanRequest.autoscanEnabled    = TRUE;     /* Enabled auto scan mode */
80002db0:	e9 e2 f8 df 	st.b [%a14]-136,%d2

    adcGroupConf.scanRequest.triggerConfig.gatingMode = IfxVadc_GatingMode_always;  /* 특정 트리거 조건 없이 항상 변환 수행/인터럽트일 때는 다른 모드 */
80002db4:	82 12       	mov %d2,1
80002db6:	59 e2 c4 ef 	st.w [%a14]-124,%d2

    IfxVadc_Adc_initGroup(&adcGroup3, &adcGroupConf);       /* adc 그룹 설정 값 반영 */
80002dba:	d9 e5 dc df 	lea %a5,[%a14]-164
80002dbe:	91 00 00 46 	movh.a %a4,24576
80002dc2:	d9 44 14 20 	lea %a4,[%a4]148 <60000094 <adcGroup3>>
80002dc6:	6d ff 5d ef 	call 80000c80 <IfxVadc_Adc_initGroup>
}
80002dca:	00 90       	ret 

80002dcc <init_ADC_G3_SingleCh>:

void init_ADC_G3_SingleCh(uint8 Channel)
{
80002dcc:	40 ae       	mov.aa %a14,%sp
80002dce:	20 40       	sub.a %sp,64
80002dd0:	8f f4 0f 81 	and %d8,%d4,255
    IfxVadc_Adc_ChannelConfig   adcChannelConfigInfo;
    uint32 ulTemp = ((uint32)1u << Channel);
80002dd4:	82 19       	mov %d9,1
80002dd6:	0f 89 00 90 	sh %d9,%d9,%d8

    IfxVadc_Adc_initChannelConfig(&adcChannelConfigInfo, &adcGroup3);           /* Fill it with default values */
80002dda:	91 00 00 c6 	movh.a %a12,24576
80002dde:	d9 cc 14 20 	lea %a12,[%a12]148 <60000094 <adcGroup3>>
80002de2:	40 c5       	mov.aa %a5,%a12
80002de4:	d9 e4 c4 ff 	lea %a4,[%a14]-60
80002de8:	6d ff 41 ef 	call 80000c6a <IfxVadc_Adc_initChannelConfig>

    adcChannelConfigInfo.channelId      = (IfxVadc_ChannelId) Channel;          /* Select the channel ID */
80002dec:	59 e8 dc ff 	st.w [%a14]-36,%d8
    adcChannelConfigInfo.resultRegister = (IfxVadc_ChannelResult) (Channel);    /* Use dedicated result register */
80002df0:	59 e8 e8 ff 	st.w [%a14]-24,%d8

    /* Initialize the channel */
    IfxVadc_Adc_initChannel(&adcG3Channel[Channel], &adcChannelConfigInfo);     /* 채널 초기화 */
80002df4:	d9 e5 c4 ff 	lea %a5,[%a14]-60
80002df8:	91 00 00 46 	movh.a %a4,24576
80002dfc:	d9 44 34 00 	lea %a4,[%a4]52 <60000034 <adcG3Channel>>
80002e00:	01 48 03 46 	addsc.a %a4,%a4,%d8,3
80002e04:	01 48 02 46 	addsc.a %a4,%a4,%d8,2
80002e08:	6d ff 1f ee 	call 80000a46 <IfxVadc_Adc_initChannel>
}


IFX_INLINE void IfxVadc_Adc_setScan(IfxVadc_Adc_Group *group, uint32 channels, uint32 mask)
{
    IfxVadc_setScan(group->group, channels, mask);
80002e0c:	02 95       	mov %d5,%d9
80002e0e:	02 94       	mov %d4,%d9
80002e10:	99 c4 04 00 	ld.a %a4,[%a12]4 <60000004 <__TMC_END__>>
80002e14:	6d ff e5 ed 	call 800009de <IfxVadc_setScan>

    /* Add the channel to the scan sequence */
    IfxVadc_Adc_setScan(&adcGroup3, ulTemp, ulTemp);                            /* the background scan sequence */
}
80002e18:	00 90       	ret 

80002e1a <init_ADC_G3_Channel>:

void init_ADC_G3_Channel(void)
{
80002e1a:	40 ae       	mov.aa %a14,%sp
    init_ADC_G3_SingleCh(ADC_G3_CH0);   /* 각 채널 초기화 */
80002e1c:	82 04       	mov %d4,0
80002e1e:	6d ff d7 ff 	call 80002dcc <init_ADC_G3_SingleCh>
    init_ADC_G3_SingleCh(ADC_G3_CH1);   //litekit A0(가변저항)
80002e22:	82 14       	mov %d4,1
80002e24:	6d ff d4 ff 	call 80002dcc <init_ADC_G3_SingleCh>
    init_ADC_G3_SingleCh(ADC_G3_CH2);
80002e28:	82 24       	mov %d4,2
80002e2a:	6d ff d1 ff 	call 80002dcc <init_ADC_G3_SingleCh>
    init_ADC_G3_SingleCh(ADC_G3_CH3);
80002e2e:	82 34       	mov %d4,3
80002e30:	6d ff ce ff 	call 80002dcc <init_ADC_G3_SingleCh>
    init_ADC_G3_SingleCh(ADC_G3_CH4);
80002e34:	82 44       	mov %d4,4
80002e36:	6d ff cb ff 	call 80002dcc <init_ADC_G3_SingleCh>
    init_ADC_G3_SingleCh(ADC_G3_CH5);
80002e3a:	82 54       	mov %d4,5
80002e3c:	6d ff c8 ff 	call 80002dcc <init_ADC_G3_SingleCh>
    init_ADC_G3_SingleCh(ADC_G3_CH6);
80002e40:	82 64       	mov %d4,6
80002e42:	6d ff c5 ff 	call 80002dcc <init_ADC_G3_SingleCh>
    init_ADC_G3_SingleCh(ADC_G3_CH7);   //가변저항
80002e46:	82 74       	mov %d4,7
80002e48:	6d ff c2 ff 	call 80002dcc <init_ADC_G3_SingleCh>
}


IFX_INLINE void IfxVadc_Adc_startScan(IfxVadc_Adc_Group *group)
{
    IfxVadc_startScan(group->group);
80002e4c:	91 00 00 26 	movh.a %a2,24576
80002e50:	d9 22 14 20 	lea %a2,[%a2]148 <60000094 <adcGroup3>>
80002e54:	b0 42       	add.a %a2,4
80002e56:	d4 22       	ld.a %a2,[%a2]
    group->ASMR.B.LDEV = 1;     /* set Load event. Channels stored in ASSEL will be copied into pending register and conversion will start */
80002e58:	d9 23 24 20 	lea %a3,[%a2]164
80002e5c:	19 22 24 20 	ld.w %d2,[%a2]164
80002e60:	b7 12 81 24 	insert %d2,%d2,1,9,1
80002e64:	74 32       	st.w [%a3],%d2

    IfxVadc_Adc_startScan(&adcGroup3);  //아날로그값이 실제값으로 변환
    }
80002e66:	00 90       	ret 

80002e68 <core0_main>:

IfxCpu_syncEvent g_cpuSyncEvent = 0;


void core0_main(void)
{
80002e68:	40 ae       	mov.aa %a14,%sp
    __enable();
80002e6a:	0d 00 00 03 	enable 
    IfxCpu_enableInterrupts();
    
    /* !!WATCHDOG0 AND SAFETY WATCHDOG ARE DISABLED HERE!!
     * Enable the watchdogs and service them periodically if it is required
     */
    IfxScuWdt_disableCpuWatchdog(IfxScuWdt_getCpuWatchdogPassword());
80002e6e:	6d ff 79 f7 	call 80001d60 <IfxScuWdt_getCpuWatchdogPassword>
80002e72:	02 24       	mov %d4,%d2
80002e74:	6d ff 5a f6 	call 80001b28 <IfxScuWdt_disableCpuWatchdog>
    IfxScuWdt_disableSafetyWatchdog(IfxScuWdt_getSafetyWatchdogPassword());
80002e78:	6d ff 86 f7 	call 80001d84 <IfxScuWdt_getSafetyWatchdogPassword>
80002e7c:	02 24       	mov %d4,%d2
80002e7e:	6d ff 94 f6 	call 80001ba6 <IfxScuWdt_disableSafetyWatchdog>
    
    /* Wait for CPU sync event */
    IfxCpu_emitEvent(&g_cpuSyncEvent);
80002e82:	91 00 00 c6 	movh.a %a12,24576
80002e86:	d9 cc 20 00 	lea %a12,[%a12]32 <60000020 <g_cpuSyncEvent>>
80002e8a:	40 c4       	mov.aa %a4,%a12
80002e8c:	6d ff 19 fa 	call 800022be <IfxCpu_emitEvent>
    IfxCpu_waitEvent(&g_cpuSyncEvent, 1);
80002e90:	82 14       	mov %d4,1
80002e92:	40 c4       	mov.aa %a4,%a12
80002e94:	6d ff d5 f9 	call 8000223e <IfxCpu_waitEvent>

    init_GPIO();
80002e98:	6d ff d9 fe 	call 80002c4a <init_GPIO>
    init_STM();
80002e9c:	6d ff c2 eb 	call 80000620 <init_STM>
    init_ADC_Group(); init_ADC_G3_Channel();
80002ea0:	6d ff 6a ff 	call 80002d74 <init_ADC_Group>
80002ea4:	6d ff bb ff 	call 80002e1a <init_ADC_G3_Channel>


    while(1)
    {
        AppScheduling();
80002ea8:	6d ff 95 eb 	call 800005d2 <AppScheduling>
    while(1)
80002eac:	1d ff fe ff 	j 80002ea8 <core0_main+0x40>

80002eb0 <core1_main>:
#include "Header_USER.h"

extern IfxCpu_syncEvent g_cpuSyncEvent;

void core1_main(void)
{
80002eb0:	40 ae       	mov.aa %a14,%sp
80002eb2:	0d 00 00 03 	enable 
    IfxCpu_enableInterrupts();
    
    /* !!WATCHDOG1 IS DISABLED HERE!!
     * Enable the watchdog and service it periodically if it is required
     */
    IfxScuWdt_disableCpuWatchdog(IfxScuWdt_getCpuWatchdogPassword());
80002eb6:	6d ff 55 f7 	call 80001d60 <IfxScuWdt_getCpuWatchdogPassword>
80002eba:	02 24       	mov %d4,%d2
80002ebc:	6d ff 36 f6 	call 80001b28 <IfxScuWdt_disableCpuWatchdog>
    
    /* Wait for CPU sync event */
    IfxCpu_emitEvent(&g_cpuSyncEvent);
80002ec0:	91 00 00 c6 	movh.a %a12,24576
80002ec4:	d9 cc 20 00 	lea %a12,[%a12]32 <60000020 <g_cpuSyncEvent>>
80002ec8:	40 c4       	mov.aa %a4,%a12
80002eca:	6d ff fa f9 	call 800022be <IfxCpu_emitEvent>
    IfxCpu_waitEvent(&g_cpuSyncEvent, 1);
80002ece:	82 14       	mov %d4,1
80002ed0:	40 c4       	mov.aa %a4,%a12
80002ed2:	6d ff b6 f9 	call 8000223e <IfxCpu_waitEvent>
    
    while(1)
    {
        Encoder();
80002ed6:	6d ff ce fe 	call 80002c72 <Encoder>
    while(1)
80002eda:	1d ff fe ff 	j 80002ed6 <core1_main+0x26>

80002ede <core2_main>:
#include "IfxScuWdt.h"

extern IfxCpu_syncEvent g_cpuSyncEvent;

void core2_main(void)
{
80002ede:	40 ae       	mov.aa %a14,%sp
80002ee0:	0d 00 00 03 	enable 
    IfxCpu_enableInterrupts();
    
    /* !!WATCHDOG2 IS DISABLED HERE!!
     * Enable the watchdog and service it periodically if it is required
     */
    IfxScuWdt_disableCpuWatchdog(IfxScuWdt_getCpuWatchdogPassword());
80002ee4:	6d ff 3e f7 	call 80001d60 <IfxScuWdt_getCpuWatchdogPassword>
80002ee8:	02 24       	mov %d4,%d2
80002eea:	6d ff 1f f6 	call 80001b28 <IfxScuWdt_disableCpuWatchdog>
    
    /* Wait for CPU sync event */
    IfxCpu_emitEvent(&g_cpuSyncEvent);
80002eee:	91 00 00 c6 	movh.a %a12,24576
80002ef2:	d9 cc 20 00 	lea %a12,[%a12]32 <60000020 <g_cpuSyncEvent>>
80002ef6:	40 c4       	mov.aa %a4,%a12
80002ef8:	6d ff e3 f9 	call 800022be <IfxCpu_emitEvent>
    IfxCpu_waitEvent(&g_cpuSyncEvent, 1);
80002efc:	82 14       	mov %d4,1
80002efe:	40 c4       	mov.aa %a4,%a12
80002f00:	6d ff 9f f9 	call 8000223e <IfxCpu_waitEvent>
    
    while(1)
80002f04:	1d 00 00 00 	j 80002f04 <core2_main+0x26>

80002f08 <memset>:
80002f08:	40 42       	mov.aa %a2,%a4
80002f0a:	df 05 07 00 	jeq %d5,0,80002f18 <memset+0x10>
80002f0e:	60 53       	mov.a %a3,%d5
80002f10:	b0 f3       	add.a %a3,-1
80002f12:	24 44       	st.b [%a4+],%d4
80002f14:	fd 30 ff 7f 	loop %a3,80002f12 <memset+0xa>
80002f18:	00 90       	ret 

80002f1a <__muldf3>:
80002f1a:	20 50       	sub.a %sp,80
80002f1c:	d9 a5 14 00 	lea %a5,[%sp]20
80002f20:	d9 a4 04 00 	lea %a4,[%sp]4
80002f24:	89 a4 44 09 	st.d [%sp]4,%e4
80002f28:	89 a6 4c 09 	st.d [%sp]12,%e6
80002f2c:	6d 00 e6 02 	call 800034f8 <__unpack_d>
80002f30:	d9 a5 28 00 	lea %a5,[%sp]40
80002f34:	d9 a4 0c 00 	lea %a4,[%sp]12
80002f38:	6d 00 e0 02 	call 800034f8 <__unpack_d>
80002f3c:	19 a2 14 00 	ld.w %d2,[%sp]20
80002f40:	ff 22 0f 80 	jge.u %d2,2,80002f5e <__muldf3+0x44>
80002f44:	19 a3 18 00 	ld.w %d3,[%sp]24
80002f48:	19 a2 2c 00 	ld.w %d2,[%sp]44
80002f4c:	d9 a4 14 00 	lea %a4,[%sp]20
80002f50:	0b 23 10 21 	ne %d2,%d3,%d2
80002f54:	59 a2 18 00 	st.w [%sp]24,%d2
80002f58:	6d 00 01 02 	call 8000335a <__pack_d>
80002f5c:	00 90       	ret 
80002f5e:	19 a3 28 00 	ld.w %d3,[%sp]40
80002f62:	bf 23 14 80 	jlt.u %d3,2,80002f8a <__muldf3+0x70>
80002f66:	df 42 0a 80 	jne %d2,4,80002f7a <__muldf3+0x60>
80002f6a:	91 00 00 48 	movh.a %a4,32768
80002f6e:	d9 44 00 80 	lea %a4,[%a4]512 <80000200 <__thenan_df>>
80002f72:	df 23 f3 7f 	jeq %d3,2,80002f58 <__muldf3+0x3e>
80002f76:	1d ff e7 ff 	j 80002f44 <__muldf3+0x2a>
80002f7a:	df 43 15 80 	jne %d3,4,80002fa4 <__muldf3+0x8a>
80002f7e:	91 00 00 48 	movh.a %a4,32768
80002f82:	d9 44 00 80 	lea %a4,[%a4]512 <80000200 <__thenan_df>>
80002f86:	df 22 e9 7f 	jeq %d2,2,80002f58 <__muldf3+0x3e>
80002f8a:	19 a2 2c 00 	ld.w %d2,[%sp]44
80002f8e:	19 a3 18 00 	ld.w %d3,[%sp]24
80002f92:	d9 a4 28 00 	lea %a4,[%sp]40
80002f96:	0b 23 10 21 	ne %d2,%d3,%d2
80002f9a:	59 a2 2c 00 	st.w [%sp]44,%d2
80002f9e:	6d 00 de 01 	call 8000335a <__pack_d>
80002fa2:	00 90       	ret 
80002fa4:	19 a5 2c 00 	ld.w %d5,[%sp]44
80002fa8:	19 a4 18 00 	ld.w %d4,[%sp]24
80002fac:	0b 45 10 a1 	ne %d10,%d5,%d4
80002fb0:	df 22 aa 00 	jeq %d2,2,80003104 <__muldf3+0x1ea>
80002fb4:	df 23 ae 00 	jeq %d3,2,80003110 <__muldf3+0x1f6>
80002fb8:	19 a6 34 00 	ld.w %d6,[%sp]52
80002fbc:	19 a4 20 00 	ld.w %d4,[%sp]32
80002fc0:	82 03       	mov %d3,0
80002fc2:	73 46 68 00 	mul.u %e0,%d6,%d4
80002fc6:	19 a2 38 00 	ld.w %d2,[%sp]56
80002fca:	82 0b       	mov %d11,0
80002fcc:	03 36 0a 11 	madd %d1,%d1,%d6,%d3
80002fd0:	02 48       	mov %d8,%d4
80002fd2:	19 a7 24 00 	ld.w %d7,[%sp]36
80002fd6:	03 4b 0a 11 	madd %d1,%d1,%d11,%d4
80002fda:	73 42 68 40 	mul.u %e4,%d2,%d4
80002fde:	82 0d       	mov %d13,0
80002fe0:	82 0c       	mov %d12,0
80002fe2:	03 32 0a 55 	madd %d5,%d5,%d2,%d3
80002fe6:	03 8d 0a 55 	madd %d5,%d5,%d13,%d8
80002fea:	73 27 68 80 	mul.u %e8,%d7,%d2
80002fee:	03 d7 0a 99 	madd %d9,%d9,%d7,%d13
80002ff2:	03 2c 0a 99 	madd %d9,%d9,%d12,%d2
80002ff6:	03 67 68 24 	madd.u %e2,%e4,%d7,%d6
80002ffa:	03 b7 0a 33 	madd %d3,%d3,%d7,%d11
80002ffe:	03 6c 0a 33 	madd %d3,%d3,%d12,%d6
80003002:	0b 35 00 61 	eq %d6,%d5,%d3
80003006:	0b 42 30 62 	and.lt.u %d6,%d2,%d4
8000300a:	0b 53 a0 62 	or.lt.u %d6,%d3,%d5
8000300e:	02 67       	mov %d7,%d6
80003010:	82 06       	mov %d6,0
80003012:	0b 06 40 60 	addx %d6,%d6,%d0
80003016:	0b 12 50 50 	addc %d5,%d2,%d1
8000301a:	0b 51 00 41 	eq %d4,%d1,%d5
8000301e:	0b 06 50 42 	and.ge.u %d4,%d6,%d0
80003022:	0b 51 a0 42 	or.lt.u %d4,%d1,%d5
80003026:	df 04 06 80 	jne %d4,0,80003032 <__muldf3+0x118>
8000302a:	8b 1b 80 b0 	addx %d11,%d11,1
8000302e:	8b 07 a0 70 	addc %d7,%d7,0
80003032:	82 04       	mov %d4,0
80003034:	0b 83 40 30 	addx %d3,%d3,%d8
80003038:	0b 94 50 20 	addc %d2,%d4,%d9
8000303c:	0b b3 40 30 	addx %d3,%d3,%d11
80003040:	0b 72 50 20 	addc %d2,%d2,%d7
80003044:	19 a4 1c 00 	ld.w %d4,[%sp]28
80003048:	19 a7 30 00 	ld.w %d7,[%sp]48
8000304c:	59 aa 00 10 	st.w [%sp]64,%d10
80003050:	0b 74 00 10 	add %d1,%d4,%d7
80003054:	7b 00 00 42 	movh %d4,8192
80003058:	1b 41 00 00 	addi %d0,%d1,4
8000305c:	0b 42 00 71 	eq %d7,%d2,%d4
80003060:	b7 07 01 70 	insert %d7,%d7,0,0,1
80003064:	59 a0 04 10 	st.w [%sp]68,%d0
80003068:	0b 42 a0 72 	or.lt.u %d7,%d2,%d4
8000306c:	df 07 2b 80 	jne %d7,0,800030c2 <__muldf3+0x1a8>
80003070:	1b 51 00 70 	addi %d7,%d1,5
80003074:	8f 13 00 01 	and %d0,%d3,1
80003078:	02 71       	mov %d1,%d7
8000307a:	df 00 07 00 	jeq %d0,0,80003088 <__muldf3+0x16e>
8000307e:	77 65 80 6f 	dextr %d6,%d5,%d6,31
80003082:	06 f5       	sh %d5,-1
80003084:	b7 f5 81 5f 	insert %d5,%d5,15,31,1
80003088:	77 32 80 3f 	dextr %d3,%d2,%d3,31
8000308c:	06 f2       	sh %d2,-1
8000308e:	0b 24 30 01 	lt.u %d0,%d4,%d2
80003092:	0b 24 70 02 	or.eq %d0,%d4,%d2
80003096:	c2 17       	add %d7,1
80003098:	df 00 ee ff 	jne %d0,0,80003074 <__muldf3+0x15a>
8000309c:	59 a1 04 10 	st.w [%sp]68,%d1
800030a0:	8f f3 0f 41 	and %d4,%d3,255
800030a4:	8b 04 28 42 	ne %d4,%d4,128
800030a8:	df 04 3a 00 	jeq %d4,0,8000311c <__muldf3+0x202>
800030ac:	59 a2 0c 10 	st.w [%sp]76,%d2
800030b0:	82 32       	mov %d2,3
800030b2:	59 a3 08 10 	st.w [%sp]72,%d3
800030b6:	d9 a4 3c 00 	lea %a4,[%sp]60
800030ba:	59 a2 3c 00 	st.w [%sp]60,%d2
800030be:	1d ff 4d ff 	j 80002f58 <__muldf3+0x3e>
800030c2:	7b 00 00 71 	movh %d7,4096
800030c6:	0b 27 30 41 	lt.u %d4,%d7,%d2
800030ca:	0b 27 70 42 	or.eq %d4,%d7,%d2
800030ce:	df 04 e9 ff 	jne %d4,0,800030a0 <__muldf3+0x186>
800030d2:	77 32 80 20 	dextr %d2,%d2,%d3,1
800030d6:	c2 f0       	add %d0,-1
800030d8:	06 13       	sh %d3,1
800030da:	ff 05 06 00 	jge %d5,0,800030e6 <__muldf3+0x1cc>
800030de:	8f 13 40 11 	or %d1,%d3,1
800030e2:	0b 21 10 28 	mov %e2,%d1,%d2
800030e6:	0b 72 00 41 	eq %d4,%d2,%d7
800030ea:	b7 04 01 40 	insert %d4,%d4,0,0,1
800030ee:	77 65 80 50 	dextr %d5,%d5,%d6,1
800030f2:	0b 72 a0 42 	or.lt.u %d4,%d2,%d7
800030f6:	06 16       	sh %d6,1
800030f8:	df 04 ed ff 	jne %d4,0,800030d2 <__muldf3+0x1b8>
800030fc:	59 a0 04 10 	st.w [%sp]68,%d0
80003100:	1d ff d0 ff 	j 800030a0 <__muldf3+0x186>
80003104:	59 aa 18 00 	st.w [%sp]24,%d10
80003108:	d9 a4 14 00 	lea %a4,[%sp]20
8000310c:	1d ff 26 ff 	j 80002f58 <__muldf3+0x3e>
80003110:	59 aa 2c 00 	st.w [%sp]44,%d10
80003114:	d9 a4 28 00 	lea %a4,[%sp]40
80003118:	1d ff 20 ff 	j 80002f58 <__muldf3+0x3e>
8000311c:	77 32 00 4c 	dextr %d4,%d2,%d3,24
80003120:	a6 65       	or %d5,%d6
80003122:	8b 05 20 52 	ne %d5,%d5,0
80003126:	0f 45 e0 40 	andn %d4,%d5,%d4
8000312a:	df 04 c1 7f 	jeq %d4,0,800030ac <__muldf3+0x192>
8000312e:	8b 03 88 30 	addx %d3,%d3,128
80003132:	8b 02 a0 20 	addc %d2,%d2,0
80003136:	8f f3 cf 31 	andn %d3,%d3,255
8000313a:	1d ff b9 ff 	j 800030ac <__muldf3+0x192>

8000313e <__divdf3>:
8000313e:	20 38       	sub.a %sp,56
80003140:	d9 a5 10 00 	lea %a5,[%sp]16
80003144:	40 a4       	mov.aa %a4,%sp
80003146:	89 a4 40 09 	st.d [%sp],%e4
8000314a:	89 a6 48 09 	st.d [%sp]8,%e6
8000314e:	6d 00 d5 01 	call 800034f8 <__unpack_d>
80003152:	d9 a5 24 00 	lea %a5,[%sp]36
80003156:	d9 a4 08 00 	lea %a4,[%sp]8
8000315a:	6d 00 cf 01 	call 800034f8 <__unpack_d>
8000315e:	19 a2 10 00 	ld.w %d2,[%sp]16
80003162:	ff 22 07 80 	jge.u %d2,2,80003170 <__divdf3+0x32>
80003166:	d9 a4 10 00 	lea %a4,[%sp]16
8000316a:	6d 00 f8 00 	call 8000335a <__pack_d>
8000316e:	00 90       	ret 
80003170:	19 a3 24 00 	ld.w %d3,[%sp]36
80003174:	d9 a4 24 00 	lea %a4,[%sp]36
80003178:	bf 23 f9 ff 	jlt.u %d3,2,8000316a <__divdf3+0x2c>
8000317c:	19 a5 14 00 	ld.w %d5,[%sp]20
80003180:	19 a4 28 00 	ld.w %d4,[%sp]40
80003184:	c6 54       	xor %d4,%d5
80003186:	59 a4 14 00 	st.w [%sp]20,%d4
8000318a:	1b e2 ff 4f 	addi %d4,%d2,-2
8000318e:	8f 24 c0 41 	andn %d4,%d4,2
80003192:	df 04 0a 80 	jne %d4,0,800031a6 <__divdf3+0x68>
80003196:	91 00 00 48 	movh.a %a4,32768
8000319a:	d9 44 00 80 	lea %a4,[%a4]512 <80000200 <__thenan_df>>
8000319e:	5f 32 e4 ff 	jne %d2,%d3,80003166 <__divdf3+0x28>
800031a2:	1d ff e4 ff 	j 8000316a <__divdf3+0x2c>
800031a6:	df 43 51 00 	jeq %d3,4,80003248 <__divdf3+0x10a>
800031aa:	df 23 5a 00 	jeq %d3,2,8000325e <__divdf3+0x120>
800031ae:	19 a3 18 00 	ld.w %d3,[%sp]24
800031b2:	19 a2 2c 00 	ld.w %d2,[%sp]44
800031b6:	09 a4 70 09 	ld.d %e4,[%sp]48
800031ba:	0b 23 80 00 	sub %d0,%d3,%d2
800031be:	09 a2 5c 09 	ld.d %e2,[%sp]28
800031c2:	0b 53 00 61 	eq %d6,%d3,%d5
800031c6:	02 67       	mov %d7,%d6
800031c8:	0b 42 50 72 	and.ge.u %d7,%d2,%d4
800031cc:	59 a0 18 00 	st.w [%sp]24,%d0
800031d0:	0b 35 a0 72 	or.lt.u %d7,%d5,%d3
800031d4:	df 07 0b 80 	jne %d7,0,800031ea <__divdf3+0xac>
800031d8:	1b f0 ff 6f 	addi %d6,%d0,-1
800031dc:	77 23 80 30 	dextr %d3,%d3,%d2,1
800031e0:	06 12       	sh %d2,1
800031e2:	59 a6 18 00 	st.w [%sp]24,%d6
800031e6:	0b 53 00 61 	eq %d6,%d3,%d5
800031ea:	3b d0 03 10 	mov %d1,61
800031ee:	d2 08       	mov %e8,0
800031f0:	82 00       	mov %d0,0
800031f2:	7b 00 00 71 	movh %d7,4096
800031f6:	1d 00 04 00 	j 800031fe <__divdf3+0xc0>
800031fa:	0b 53 00 61 	eq %d6,%d3,%d5
800031fe:	0b 42 30 62 	and.lt.u %d6,%d2,%d4
80003202:	0b 53 a0 62 	or.lt.u %d6,%d3,%d5
80003206:	df 06 0c 80 	jne %d6,0,8000321e <__divdf3+0xe0>
8000320a:	0f 08 a0 a0 	or %d10,%d8,%d0
8000320e:	0f 79 a0 60 	or %d6,%d9,%d7
80003212:	0b 42 c0 20 	subx %d2,%d2,%d4
80003216:	0b a6 10 88 	mov %e8,%d6,%d10
8000321a:	0b 53 d0 30 	subc %d3,%d3,%d5
8000321e:	c2 f1       	add %d1,-1
80003220:	77 07 80 0f 	dextr %d0,%d7,%d0,31
80003224:	77 23 80 30 	dextr %d3,%d3,%d2,1
80003228:	06 f7       	sh %d7,-1
8000322a:	06 12       	sh %d2,1
8000322c:	df 01 e7 ff 	jne %d1,0,800031fa <__divdf3+0xbc>
80003230:	8f f8 0f 41 	and %d4,%d8,255
80003234:	8b 04 28 42 	ne %d4,%d4,128
80003238:	df 04 1a 00 	jeq %d4,0,8000326c <__divdf3+0x12e>
8000323c:	59 a8 1c 00 	st.w [%sp]28,%d8
80003240:	59 a9 20 00 	st.w [%sp]32,%d9
80003244:	1d ff 91 ff 	j 80003166 <__divdf3+0x28>
80003248:	82 02       	mov %d2,0
8000324a:	a0 02       	mov.a %a2,0
8000324c:	a0 03       	mov.a %a3,0
8000324e:	89 a2 dc 09 	st.da [%sp]28,%a2
80003252:	59 a2 18 00 	st.w [%sp]24,%d2
80003256:	d9 a4 10 00 	lea %a4,[%sp]16
8000325a:	1d ff 88 ff 	j 8000316a <__divdf3+0x2c>
8000325e:	82 42       	mov %d2,4
80003260:	d9 a4 10 00 	lea %a4,[%sp]16
80003264:	59 a2 10 00 	st.w [%sp]16,%d2
80003268:	1d ff 81 ff 	j 8000316a <__divdf3+0x2c>
8000326c:	a6 32       	or %d2,%d3
8000326e:	77 89 00 4c 	dextr %d4,%d9,%d8,24
80003272:	8b 02 20 32 	ne %d3,%d2,0
80003276:	0f 43 e0 20 	andn %d2,%d3,%d4
8000327a:	df 02 e1 7f 	jeq %d2,0,8000323c <__divdf3+0xfe>
8000327e:	8b 08 88 80 	addx %d8,%d8,128
80003282:	8b 09 a0 90 	addc %d9,%d9,0
80003286:	8f f8 cf 81 	andn %d8,%d8,255
8000328a:	1d ff d9 ff 	j 8000323c <__divdf3+0xfe>

8000328e <__floatsidf>:
8000328e:	82 32       	mov %d2,3
80003290:	20 18       	sub.a %sp,24
80003292:	59 a2 04 00 	st.w [%sp]4,%d2
80003296:	8f 14 1e 20 	sh %d2,%d4,-31
8000329a:	59 a2 08 00 	st.w [%sp]8,%d2
8000329e:	df 04 0e 80 	jne %d4,0,800032ba <__floatsidf+0x2c>
800032a2:	82 22       	mov %d2,2
800032a4:	59 a2 04 00 	st.w [%sp]4,%d2
800032a8:	d9 a4 04 00 	lea %a4,[%sp]4
800032ac:	6d 00 57 00 	call 8000335a <__pack_d>
800032b0:	60 25       	mov.a %a5,%d2
800032b2:	60 34       	mov.a %a4,%d3
800032b4:	80 52       	mov.d %d2,%a5
800032b6:	80 43       	mov.d %d3,%a4
800032b8:	00 90       	ret 
800032ba:	ff 04 0a 00 	jge %d4,0,800032ce <__floatsidf+0x40>
800032be:	7b 00 00 28 	movh %d2,32768
800032c2:	a0 05       	mov.a %a5,0
800032c4:	91 00 1e 4c 	movh.a %a4,49632
800032c8:	5f 24 f6 7f 	jeq %d4,%d2,800032b4 <__floatsidf+0x26>
800032cc:	32 54       	rsub %d4
800032ce:	0f 04 b0 61 	clz %d6,%d4
800032d2:	1b d6 01 60 	addi %d6,%d6,29
800032d6:	8f f6 01 21 	and %d2,%d6,31
800032da:	82 05       	mov %d5,0
800032dc:	8b 06 82 72 	ge %d7,%d6,32
800032e0:	17 45 80 32 	dextr %d3,%d5,%d4,%d2
800032e4:	0f 24 00 20 	sh %d2,%d4,%d2
800032e8:	2b 23 50 37 	seln %d3,%d7,%d3,%d2
800032ec:	8b c6 03 61 	rsub %d6,%d6,60
800032f0:	ab 02 a0 27 	seln %d2,%d7,%d2,0
800032f4:	59 a3 14 00 	st.w [%sp]20,%d3
800032f8:	59 a6 0c 00 	st.w [%sp]12,%d6
800032fc:	59 a2 10 00 	st.w [%sp]16,%d2
80003300:	1d ff d4 ff 	j 800032a8 <__floatsidf+0x1a>

80003304 <__truncdfsf2>:
80003304:	20 20       	sub.a %sp,32
80003306:	d9 a5 0c 00 	lea %a5,[%sp]12
8000330a:	d9 a4 04 00 	lea %a4,[%sp]4
8000330e:	89 a4 44 09 	st.d [%sp]4,%e4
80003312:	6d 00 f3 00 	call 800034f8 <__unpack_d>
80003316:	19 a3 18 00 	ld.w %d3,[%sp]24
8000331a:	19 a2 1c 00 	ld.w %d2,[%sp]28
8000331e:	77 32 00 21 	dextr %d2,%d2,%d3,2
80003322:	b7 03 02 3f 	insert %d3,%d3,0,30,2
80003326:	02 27       	mov %d7,%d2
80003328:	df 03 04 00 	jeq %d3,0,80003330 <__truncdfsf2+0x2c>
8000332c:	8f 12 40 71 	or %d7,%d2,1
80003330:	19 a6 14 00 	ld.w %d6,[%sp]20
80003334:	19 a5 10 00 	ld.w %d5,[%sp]16
80003338:	19 a4 0c 00 	ld.w %d4,[%sp]12
8000333c:	6d 00 03 00 	call 80003342 <__make_fp>
80003340:	00 90       	ret 

80003342 <__make_fp>:
80003342:	20 10       	sub.a %sp,16
80003344:	40 a4       	mov.aa %a4,%sp
80003346:	74 a4       	st.w [%sp],%d4
80003348:	59 a5 04 00 	st.w [%sp]4,%d5
8000334c:	59 a6 08 00 	st.w [%sp]8,%d6
80003350:	59 a7 0c 00 	st.w [%sp]12,%d7
80003354:	6d 00 31 01 	call 800035b6 <__pack_f>
80003358:	00 90       	ret 

8000335a <__pack_d>:
8000335a:	54 44       	ld.w %d4,[%a4]
8000335c:	19 43 0c 00 	ld.w %d3,[%a4]12
80003360:	19 42 10 00 	ld.w %d2,[%a4]16
80003364:	19 41 04 00 	ld.w %d1,[%a4]4
80003368:	bf 24 56 80 	jlt.u %d4,2,80003414 <__pack_d+0xba>
8000336c:	7b 00 ff 57 	movh %d5,32752
80003370:	d2 06       	mov %e6,0
80003372:	df 44 0b 00 	jeq %d4,4,80003388 <__pack_d+0x2e>
80003376:	0f 23 a0 50 	or %d5,%d3,%d2
8000337a:	8b 05 00 02 	eq %d0,%d5,0
8000337e:	8b 24 e0 04 	or.eq %d0,%d4,2
80003382:	82 05       	mov %d5,0
80003384:	df 00 0c 00 	jeq %d0,0,8000339c <__pack_d+0x42>
80003388:	0b 10 00 28 	mov %e2,%d1
8000338c:	a6 75       	or %d5,%d7
8000338e:	8f f2 01 20 	sh %d2,%d2,31
80003392:	0f 25 a0 40 	or %d4,%d5,%d2
80003396:	02 43       	mov %d3,%d4
80003398:	02 62       	mov %d2,%d6
8000339a:	00 90       	ret 
8000339c:	19 44 08 00 	ld.w %d4,[%a4]8
800033a0:	3b 20 c0 0f 	mov %d0,-1022
800033a4:	3f 04 41 00 	jlt %d4,%d0,80003426 <__pack_d+0xcc>
800033a8:	3b 00 40 00 	mov %d0,1024
800033ac:	7b 00 ff 57 	movh %d5,32752
800033b0:	7f 04 ec 7f 	jge %d4,%d0,80003388 <__pack_d+0x2e>
800033b4:	8f f3 0f 51 	and %d5,%d3,255
800033b8:	8b 05 28 52 	ne %d5,%d5,128
800033bc:	df 05 1b 00 	jeq %d5,0,800033f2 <__pack_d+0x98>
800033c0:	8b f3 87 30 	addx %d3,%d3,127
800033c4:	8b 02 a0 20 	addc %d2,%d2,0
800033c8:	7b 00 00 52 	movh %d5,8192
800033cc:	0b 25 30 61 	lt.u %d6,%d5,%d2
800033d0:	0b 25 70 62 	or.eq %d6,%d5,%d2
800033d4:	df 06 19 80 	jne %d6,0,80003406 <__pack_d+0xac>
800033d8:	1b f4 3f 40 	addi %d4,%d4,1023
800033dc:	0b 40 00 48 	mov %e4,%d4
800033e0:	77 32 00 6c 	dextr %d6,%d2,%d3,24
800033e4:	06 82       	sh %d2,-8
800033e6:	b7 02 0c 7a 	insert %d7,%d2,0,20,12
800033ea:	8f 44 01 50 	sh %d5,%d4,20
800033ee:	1d ff cd ff 	j 80003388 <__pack_d+0x2e>
800033f2:	8f 03 10 51 	and %d5,%d3,256
800033f6:	df 05 e9 7f 	jeq %d5,0,800033c8 <__pack_d+0x6e>
800033fa:	8b 03 88 30 	addx %d3,%d3,128
800033fe:	8b 02 a0 20 	addc %d2,%d2,0
80003402:	1d ff e3 ff 	j 800033c8 <__pack_d+0x6e>
80003406:	77 32 80 3f 	dextr %d3,%d2,%d3,31
8000340a:	1b 04 40 40 	addi %d4,%d4,1024
8000340e:	06 f2       	sh %d2,-1
80003410:	1d ff e6 ff 	j 800033dc <__pack_d+0x82>
80003414:	77 32 00 6c 	dextr %d6,%d2,%d3,24
80003418:	06 82       	sh %d2,-8
8000341a:	b7 12 8d 79 	insert %d7,%d2,1,19,13
8000341e:	7b 00 ff 57 	movh %d5,32752
80003422:	1d ff b3 ff 	j 80003388 <__pack_d+0x2e>
80003426:	0b 40 80 40 	sub %d4,%d0,%d4
8000342a:	8b 94 83 02 	ge %d0,%d4,57
8000342e:	df 00 ad ff 	jne %d0,0,80003388 <__pack_d+0x2e>
80003432:	8b 04 82 52 	ge %d5,%d4,32
80003436:	2b 23 50 05 	seln %d0,%d5,%d3,%d2
8000343a:	ab 02 a0 75 	seln %d7,%d5,%d2,0
8000343e:	8f f4 01 51 	and %d5,%d4,31
80003442:	8b 05 02 61 	rsub %d6,%d5,32
80003446:	17 07 80 66 	dextr %d6,%d7,%d0,%d6
8000344a:	2b 06 40 65 	sel %d6,%d5,%d6,%d0
8000344e:	8b 04 82 82 	ge %d8,%d4,32
80003452:	32 55       	rsub %d5
80003454:	02 60       	mov %d0,%d6
80003456:	8f f4 01 41 	and %d4,%d4,31
8000345a:	82 f6       	mov %d6,-1
8000345c:	0f 57 00 70 	sh %d7,%d7,%d5
80003460:	17 66 80 54 	dextr %d5,%d6,%d6,%d4
80003464:	0f 46 00 40 	sh %d4,%d6,%d4
80003468:	2b 45 50 58 	seln %d5,%d8,%d5,%d4
8000346c:	ab 04 a0 48 	seln %d4,%d8,%d4,0
80003470:	0f 43 e0 30 	andn %d3,%d3,%d4
80003474:	0f 52 e0 20 	andn %d2,%d2,%d5
80003478:	a6 32       	or %d2,%d3
8000347a:	02 03       	mov %d3,%d0
8000347c:	8b 02 00 35 	or.ne %d3,%d2,0
80003480:	8f f3 0f 51 	and %d5,%d3,255
80003484:	82 12       	mov %d2,1
80003486:	8b 05 08 24 	and.eq %d2,%d5,128
8000348a:	02 74       	mov %d4,%d7
8000348c:	df 02 14 80 	jne %d2,0,800034b4 <__pack_d+0x15a>
80003490:	8b f3 87 30 	addx %d3,%d3,127
80003494:	8b 07 a0 20 	addc %d2,%d7,0
80003498:	77 32 00 6c 	dextr %d6,%d2,%d3,24
8000349c:	7b 00 00 31 	movh %d3,4096
800034a0:	8f 82 1f 70 	sh %d7,%d2,-8
800034a4:	0b 32 50 21 	ge.u %d2,%d2,%d3
800034a8:	b7 07 0c 7a 	insert %d7,%d7,0,20,12
800034ac:	8f 42 01 50 	sh %d5,%d2,20
800034b0:	1d ff 6c ff 	j 80003388 <__pack_d+0x2e>
800034b4:	8b 03 88 60 	addx %d6,%d3,128
800034b8:	8b 07 a0 20 	addc %d2,%d7,0
800034bc:	7b 00 00 a1 	movh %d10,4096
800034c0:	8f 82 1f 70 	sh %d7,%d2,-8
800034c4:	77 62 00 6c 	dextr %d6,%d2,%d6,24
800034c8:	0b a2 50 21 	ge.u %d2,%d2,%d10
800034cc:	53 12 40 80 	mul.u %e8,%d2,1
800034d0:	8f 03 10 01 	and %d0,%d3,256
800034d4:	b7 07 0c 7a 	insert %d7,%d7,0,20,12
800034d8:	8f 48 01 50 	sh %d5,%d8,20
800034dc:	df 00 56 ff 	jne %d0,0,80003388 <__pack_d+0x2e>
800034e0:	8f 84 1f 70 	sh %d7,%d4,-8
800034e4:	0b a4 50 21 	ge.u %d2,%d4,%d10
800034e8:	77 34 00 6c 	dextr %d6,%d4,%d3,24
800034ec:	b7 07 0c 7a 	insert %d7,%d7,0,20,12
800034f0:	8f 42 01 50 	sh %d5,%d2,20
800034f4:	1d ff 4a ff 	j 80003388 <__pack_d+0x2e>

800034f8 <__unpack_d>:
800034f8:	09 48 40 09 	ld.d %e8,[%a4]
800034fc:	3b f0 7f 00 	mov %d0,2047
80003500:	8f 19 1e 70 	sh %d7,%d9,-31
80003504:	37 09 6b 5a 	extr.u %d5,%d9,20,11
80003508:	b7 09 0c 6a 	insert %d6,%d9,0,20,12
8000350c:	59 57 04 00 	st.w [%a5]4,%d7
80003510:	df 05 26 80 	jne %d5,0,8000355c <__unpack_d+0x64>
80003514:	8b 08 20 22 	ne %d2,%d8,0
80003518:	8b 06 00 25 	or.ne %d2,%d6,0
8000351c:	df 02 33 00 	jeq %d2,0,80003582 <__unpack_d+0x8a>
80003520:	82 32       	mov %d2,3
80003522:	77 86 00 34 	dextr %d3,%d6,%d8,8
80003526:	8f 88 00 40 	sh %d4,%d8,8
8000352a:	74 52       	st.w [%a5],%d2
8000352c:	3b 10 c0 5f 	mov %d5,-1023
80003530:	7b 00 00 61 	movh %d6,4096
80003534:	77 43 80 30 	dextr %d3,%d3,%d4,1
80003538:	02 57       	mov %d7,%d5
8000353a:	0b 63 00 21 	eq %d2,%d3,%d6
8000353e:	b7 02 01 20 	insert %d2,%d2,0,0,1
80003542:	06 14       	sh %d4,1
80003544:	0b 63 a0 22 	or.lt.u %d2,%d3,%d6
80003548:	c2 f5       	add %d5,-1
8000354a:	df 02 f5 ff 	jne %d2,0,80003534 <__unpack_d+0x3c>
8000354e:	59 57 08 00 	st.w [%a5]8,%d7
80003552:	59 54 0c 00 	st.w [%a5]12,%d4
80003556:	59 53 10 00 	st.w [%a5]16,%d3
8000355a:	00 90       	ret 
8000355c:	5f 05 16 00 	jeq %d5,%d0,80003588 <__unpack_d+0x90>
80003560:	82 32       	mov %d2,3
80003562:	1b 15 c0 5f 	addi %d5,%d5,-1023
80003566:	8f 88 00 40 	sh %d4,%d8,8
8000356a:	74 52       	st.w [%a5],%d2
8000356c:	77 86 00 24 	dextr %d2,%d6,%d8,8
80003570:	59 55 08 00 	st.w [%a5]8,%d5
80003574:	b7 f2 01 2e 	insert %d2,%d2,15,28,1
80003578:	59 54 0c 00 	st.w [%a5]12,%d4
8000357c:	59 52 10 00 	st.w [%a5]16,%d2
80003580:	00 90       	ret 
80003582:	82 22       	mov %d2,2
80003584:	74 52       	st.w [%a5],%d2
80003586:	00 90       	ret 
80003588:	8b 08 20 52 	ne %d5,%d8,0
8000358c:	8b 06 00 55 	or.ne %d5,%d6,0
80003590:	df 05 05 80 	jne %d5,0,8000359a <__unpack_d+0xa2>
80003594:	82 42       	mov %d2,4
80003596:	74 52       	st.w [%a5],%d2
80003598:	00 90       	ret 
8000359a:	77 89 00 34 	dextr %d3,%d9,%d8,8
8000359e:	37 09 e1 49 	extr.u %d4,%d9,19,1
800035a2:	b7 03 85 3d 	insert %d3,%d3,0,27,5
800035a6:	8f 88 00 20 	sh %d2,%d8,8
800035aa:	74 54       	st.w [%a5],%d4
800035ac:	59 52 0c 00 	st.w [%a5]12,%d2
800035b0:	59 53 10 00 	st.w [%a5]16,%d3
800035b4:	00 90       	ret 

800035b6 <__pack_f>:
800035b6:	54 44       	ld.w %d4,[%a4]
800035b8:	19 43 0c 00 	ld.w %d3,[%a4]12
800035bc:	19 47 04 00 	ld.w %d7,[%a4]4
800035c0:	bf 24 3f 80 	jlt.u %d4,2,8000363e <__pack_f+0x88>
800035c4:	7b 00 f8 57 	movh %d5,32640
800035c8:	82 06       	mov %d6,0
800035ca:	df 44 09 00 	jeq %d4,4,800035dc <__pack_f+0x26>
800035ce:	8b 03 00 22 	eq %d2,%d3,0
800035d2:	8b 24 e0 24 	or.eq %d2,%d4,2
800035d6:	82 05       	mov %d5,0
800035d8:	df 02 08 00 	jeq %d2,0,800035e8 <__pack_f+0x32>
800035dc:	8f f7 01 70 	sh %d7,%d7,31
800035e0:	0f 56 a0 20 	or %d2,%d6,%d5
800035e4:	a6 72       	or %d2,%d7
800035e6:	00 90       	ret 
800035e8:	19 42 08 00 	ld.w %d2,[%a4]8
800035ec:	8b 22 98 42 	ge %d4,%d2,-126
800035f0:	df 04 33 00 	jeq %d4,0,80003656 <__pack_f+0xa0>
800035f4:	8b 02 88 42 	ge %d4,%d2,128
800035f8:	7b 00 f8 57 	movh %d5,32640
800035fc:	df 04 f0 ff 	jne %d4,0,800035dc <__pack_f+0x26>
80003600:	8f f3 07 51 	and %d5,%d3,127
80003604:	8f 03 08 41 	and %d4,%d3,128
80003608:	8b 05 24 52 	ne %d5,%d5,64
8000360c:	ab 03 04 44 	cadd %d4,%d4,%d3,64
80003610:	1b f3 03 30 	addi %d3,%d3,63
80003614:	2b 43 40 35 	sel %d3,%d5,%d3,%d4
80003618:	1b f2 07 50 	addi %d5,%d2,127
8000361c:	bf 03 0c 00 	jlt %d3,0,80003634 <__pack_f+0x7e>
80003620:	37 03 f7 63 	extr.u %d6,%d3,7,23
80003624:	8f 75 01 50 	sh %d5,%d5,23
80003628:	8f f7 01 70 	sh %d7,%d7,31
8000362c:	0f 56 a0 20 	or %d2,%d6,%d5
80003630:	a6 72       	or %d2,%d7
80003632:	00 90       	ret 
80003634:	06 f3       	sh %d3,-1
80003636:	1b 02 08 50 	addi %d5,%d2,128
8000363a:	1d ff f3 ff 	j 80003620 <__pack_f+0x6a>
8000363e:	37 03 f6 33 	extr.u %d3,%d3,7,22
80003642:	7b 00 f8 57 	movh %d5,32640
80003646:	b7 f3 01 6b 	insert %d6,%d3,15,22,1
8000364a:	8f f7 01 70 	sh %d7,%d7,31
8000364e:	0f 56 a0 20 	or %d2,%d6,%d5
80003652:	a6 72       	or %d2,%d7
80003654:	00 90       	ret 
80003656:	8b 22 18 21 	rsub %d2,%d2,-126
8000365a:	8b a2 81 42 	ge %d4,%d2,26
8000365e:	df 04 bf ff 	jne %d4,0,800035dc <__pack_f+0x26>
80003662:	82 f5       	mov %d5,-1
80003664:	8b 02 00 41 	rsub %d4,%d2,0
80003668:	0f 25 00 20 	sh %d2,%d5,%d2
8000366c:	0f 43 00 40 	sh %d4,%d3,%d4
80003670:	0f 23 e0 30 	andn %d3,%d3,%d2
80003674:	8b 03 00 45 	or.ne %d4,%d3,0
80003678:	8f f4 07 31 	and %d3,%d4,127
8000367c:	8b 03 04 32 	eq %d3,%d3,64
80003680:	df 03 0e 80 	jne %d3,0,8000369c <__pack_f+0xe6>
80003684:	1b f4 03 20 	addi %d2,%d4,63
80003688:	7b 00 00 34 	movh %d3,16384
8000368c:	37 02 f7 63 	extr.u %d6,%d2,7,23
80003690:	0b 32 50 21 	ge.u %d2,%d2,%d3
80003694:	8f 72 01 50 	sh %d5,%d2,23
80003698:	1d ff a2 ff 	j 800035dc <__pack_f+0x26>
8000369c:	1b 04 04 30 	addi %d3,%d4,64
800036a0:	7b 00 00 24 	movh %d2,16384
800036a4:	37 03 f7 63 	extr.u %d6,%d3,7,23
800036a8:	0b 23 50 31 	ge.u %d3,%d3,%d2
800036ac:	8f 73 01 50 	sh %d5,%d3,23
800036b0:	6f 74 96 ff 	jnz.t %d4,7,800035dc <__pack_f+0x26>
800036b4:	0b 24 50 21 	ge.u %d2,%d4,%d2
800036b8:	37 04 f7 63 	extr.u %d6,%d4,7,23
800036bc:	8f 72 01 50 	sh %d5,%d2,23
800036c0:	1d ff 8e ff 	j 800035dc <__pack_f+0x26>

800036c4 <__do_global_ctors_aux>:
800036c4:	91 00 00 28 	movh.a %a2,32768
800036c8:	d9 22 48 c3 	lea %a2,[%a2]14088 <80003708 <__CTOR_END__>>
800036cc:	19 22 fc ff 	ld.w %d2,[%a2]-4 <7ffffffc <__CSA0_END+0xffe43fc>>
800036d0:	d9 23 fc ff 	lea %a3,[%a2]-4 <7ffffffc <__CSA0_END+0xffe43fc>>
800036d4:	df f2 0a 00 	jeq %d2,-1,800036e8 <__do_global_ctors_aux+0x24>
800036d8:	40 3c       	mov.aa %a12,%a3
800036da:	60 22       	mov.a %a2,%d2
800036dc:	b0 cc       	add.a %a12,-4
800036de:	2d 02 00 00 	calli %a2
800036e2:	54 c2       	ld.w %d2,[%a12]
800036e4:	df f2 fb ff 	jne %d2,-1,800036da <__do_global_ctors_aux+0x16>
800036e8:	00 90       	ret 
	...

Disassembly of section .init:

800036ec <_init>:
800036ec:	6d ff 52 e7 	call 80000590 <frame_dummy>
800036f0:	6d ff ea ff 	call 800036c4 <__do_global_ctors_aux>
800036f4:	00 90       	ret 
	...

Disassembly of section .fini:

800036f8 <_fini>:
800036f8:	6d ff 1a e7 	call 8000052c <__do_global_dtors_aux>
800036fc:	00 90       	ret 
	...

Disassembly of section .traptab_tc2:

801f6100 <IfxCpu_Trap_vectorTable2>:
#pragma ghs section text=".traptab_cpu2"
#endif

void IfxCpu_Trap_vectorTable2(void)
{
    IfxCpu_Tsr_CallTSR(IfxCpu_Trap_memoryManagementError);
801f6100:	0d 00 00 02 	svlcx 
801f6104:	02 f4       	mov %d4,%d15
801f6106:	91 00 00 28 	movh.a %a2,32768
801f610a:	d9 22 e2 a1 	lea %a2,[%a2]7842 <80001ea2 <IfxCpu_Trap_memoryManagementError>>
801f610e:	dc 02       	ji %a2
801f6110:	00 80       	rfe 
	...
801f611e:	00 00       	nop 
    IfxCpu_Tsr_CallTSR(IfxCpu_Trap_internalProtectionError);
801f6120:	0d 00 00 02 	svlcx 
801f6124:	02 f4       	mov %d4,%d15
801f6126:	91 00 00 28 	movh.a %a2,32768
801f612a:	d9 22 d0 b1 	lea %a2,[%a2]7888 <80001ed0 <IfxCpu_Trap_internalProtectionError>>
801f612e:	dc 02       	ji %a2
801f6130:	00 80       	rfe 
	...
801f613e:	00 00       	nop 
    IfxCpu_Tsr_CallTSR(IfxCpu_Trap_instructionError);
801f6140:	0d 00 00 02 	svlcx 
801f6144:	02 f4       	mov %d4,%d15
801f6146:	91 00 00 28 	movh.a %a2,32768
801f614a:	d9 22 fe b1 	lea %a2,[%a2]7934 <80001efe <IfxCpu_Trap_instructionError>>
801f614e:	dc 02       	ji %a2
801f6150:	00 80       	rfe 
	...
801f615e:	00 00       	nop 
    IfxCpu_Tsr_CallCSATSR(IfxCpu_Trap_contextManagementError);
801f6160:	02 f4       	mov %d4,%d15
801f6162:	91 00 00 28 	movh.a %a2,32768
801f6166:	d9 22 ec c1 	lea %a2,[%a2]7980 <80001f2c <IfxCpu_Trap_contextManagementError>>
801f616a:	dc 02       	ji %a2
801f616c:	00 80       	rfe 
	...
801f617e:	00 00       	nop 
    IfxCpu_Tsr_CallTSR(IfxCpu_Trap_busError);
801f6180:	0d 00 00 02 	svlcx 
801f6184:	02 f4       	mov %d4,%d15
801f6186:	91 00 00 28 	movh.a %a2,32768
801f618a:	d9 22 da d1 	lea %a2,[%a2]8026 <80001f5a <IfxCpu_Trap_busError>>
801f618e:	dc 02       	ji %a2
801f6190:	00 80       	rfe 
	...
801f619e:	00 00       	nop 
    IfxCpu_Tsr_CallTSR(IfxCpu_Trap_assertion);
801f61a0:	0d 00 00 02 	svlcx 
801f61a4:	02 f4       	mov %d4,%d15
801f61a6:	91 00 00 28 	movh.a %a2,32768
801f61aa:	d9 22 c8 e1 	lea %a2,[%a2]8072 <80001f88 <IfxCpu_Trap_assertion>>
801f61ae:	dc 02       	ji %a2
801f61b0:	00 80       	rfe 
	...
801f61be:	00 00       	nop 
    IfxCpu_Tsr_CallTSR(IfxCpu_Trap_systemCall_Cpu2);
801f61c0:	0d 00 00 02 	svlcx 
801f61c4:	02 f4       	mov %d4,%d15
801f61c6:	91 00 00 28 	movh.a %a2,32768
801f61ca:	d9 22 14 02 	lea %a2,[%a2]8212 <80002014 <IfxCpu_Trap_systemCall_Cpu2>>
801f61ce:	dc 02       	ji %a2
801f61d0:	00 80       	rfe 
	...
801f61de:	00 00       	nop 
    IfxCpu_Tsr_CallTSR(IfxCpu_Trap_nonMaskableInterrupt);
801f61e0:	0d 00 00 02 	svlcx 
801f61e4:	02 f4       	mov %d4,%d15
801f61e6:	91 00 00 28 	movh.a %a2,32768
801f61ea:	d9 22 00 12 	lea %a2,[%a2]8256 <80002040 <IfxCpu_Trap_nonMaskableInterrupt>>
801f61ee:	dc 02       	ji %a2
801f61f0:	00 80       	rfe 
}
801f61f2:	00 90       	ret 

801f61f4 <IfxCpu_Trap_vectorTable2_end>:
	...

Disassembly of section .traptab_tc1:

801f6200 <IfxCpu_Trap_vectorTable1>:
    IfxCpu_Tsr_CallTSR(IfxCpu_Trap_memoryManagementError);
801f6200:	0d 00 00 02 	svlcx 
801f6204:	02 f4       	mov %d4,%d15
801f6206:	91 00 00 28 	movh.a %a2,32768
801f620a:	d9 22 e2 a1 	lea %a2,[%a2]7842 <80001ea2 <IfxCpu_Trap_memoryManagementError>>
801f620e:	dc 02       	ji %a2
801f6210:	00 80       	rfe 
	...
801f621e:	00 00       	nop 
    IfxCpu_Tsr_CallTSR(IfxCpu_Trap_internalProtectionError);
801f6220:	0d 00 00 02 	svlcx 
801f6224:	02 f4       	mov %d4,%d15
801f6226:	91 00 00 28 	movh.a %a2,32768
801f622a:	d9 22 d0 b1 	lea %a2,[%a2]7888 <80001ed0 <IfxCpu_Trap_internalProtectionError>>
801f622e:	dc 02       	ji %a2
801f6230:	00 80       	rfe 
	...
801f623e:	00 00       	nop 
    IfxCpu_Tsr_CallTSR(IfxCpu_Trap_instructionError);
801f6240:	0d 00 00 02 	svlcx 
801f6244:	02 f4       	mov %d4,%d15
801f6246:	91 00 00 28 	movh.a %a2,32768
801f624a:	d9 22 fe b1 	lea %a2,[%a2]7934 <80001efe <IfxCpu_Trap_instructionError>>
801f624e:	dc 02       	ji %a2
801f6250:	00 80       	rfe 
	...
801f625e:	00 00       	nop 
    IfxCpu_Tsr_CallCSATSR(IfxCpu_Trap_contextManagementError);
801f6260:	02 f4       	mov %d4,%d15
801f6262:	91 00 00 28 	movh.a %a2,32768
801f6266:	d9 22 ec c1 	lea %a2,[%a2]7980 <80001f2c <IfxCpu_Trap_contextManagementError>>
801f626a:	dc 02       	ji %a2
801f626c:	00 80       	rfe 
	...
801f627e:	00 00       	nop 
    IfxCpu_Tsr_CallTSR(IfxCpu_Trap_busError);
801f6280:	0d 00 00 02 	svlcx 
801f6284:	02 f4       	mov %d4,%d15
801f6286:	91 00 00 28 	movh.a %a2,32768
801f628a:	d9 22 da d1 	lea %a2,[%a2]8026 <80001f5a <IfxCpu_Trap_busError>>
801f628e:	dc 02       	ji %a2
801f6290:	00 80       	rfe 
	...
801f629e:	00 00       	nop 
    IfxCpu_Tsr_CallTSR(IfxCpu_Trap_assertion);
801f62a0:	0d 00 00 02 	svlcx 
801f62a4:	02 f4       	mov %d4,%d15
801f62a6:	91 00 00 28 	movh.a %a2,32768
801f62aa:	d9 22 c8 e1 	lea %a2,[%a2]8072 <80001f88 <IfxCpu_Trap_assertion>>
801f62ae:	dc 02       	ji %a2
801f62b0:	00 80       	rfe 
	...
801f62be:	00 00       	nop 
    IfxCpu_Tsr_CallTSR(IfxCpu_Trap_systemCall_Cpu1);
801f62c0:	0d 00 00 02 	svlcx 
801f62c4:	02 f4       	mov %d4,%d15
801f62c6:	91 00 00 28 	movh.a %a2,32768
801f62ca:	d9 22 e8 f1 	lea %a2,[%a2]8168 <80001fe8 <IfxCpu_Trap_systemCall_Cpu1>>
801f62ce:	dc 02       	ji %a2
801f62d0:	00 80       	rfe 
	...
801f62de:	00 00       	nop 
    IfxCpu_Tsr_CallTSR(IfxCpu_Trap_nonMaskableInterrupt);
801f62e0:	0d 00 00 02 	svlcx 
801f62e4:	02 f4       	mov %d4,%d15
801f62e6:	91 00 00 28 	movh.a %a2,32768
801f62ea:	d9 22 00 12 	lea %a2,[%a2]8256 <80002040 <IfxCpu_Trap_nonMaskableInterrupt>>
801f62ee:	dc 02       	ji %a2
801f62f0:	00 80       	rfe 
}
801f62f2:	00 90       	ret 

801f62f4 <IfxCpu_Trap_vectorTable1_end>:
	...

Disassembly of section .inttab_tc0_064:

801f4c80 <__intvec_tc0_100>:
801f4c80:	0d 00 00 02 	svlcx 
801f4c84:	91 00 00 e8 	movh.a %a14,32768
801f4c88:	d9 ee 74 90 	lea %a14,[%a14]1652 <80000674 <ISR_STM>>
801f4c8c:	dc 0e       	ji %a14
