llm:
  model: openai/o3-mini-2025-01-31
threshold: 80
context: 1
verilog_original: "// Generated by CIRCT firtool-1.62.0\nmodule SimpleRISCVCpu(\t\
  // src/main/scala/SimpleRISCVCpu.scala:7:7\n  input         clock,\t// src/main/scala/SimpleRISCVCpu.scala:7:7\n\
  \                reset,\t// src/main/scala/SimpleRISCVCpu.scala:7:7\n  output [31:0]\
  \ io_pcOut,\t// src/main/scala/SimpleRISCVCpu.scala:8:14\n                io_aluOut,\t\
  // src/main/scala/SimpleRISCVCpu.scala:8:14\n                io_instrOut,\t// src/main/scala/SimpleRISCVCpu.scala:8:14\n\
  \  output [6:0]  io_opcodeOut,\t// src/main/scala/SimpleRISCVCpu.scala:8:14\n  output\
  \ [4:0]  io_rdOut,\t// src/main/scala/SimpleRISCVCpu.scala:8:14\n  output [2:0]\
  \  io_funct3Out,\t// src/main/scala/SimpleRISCVCpu.scala:8:14\n  output [31:0] io_rs1DataOut,\t\
  // src/main/scala/SimpleRISCVCpu.scala:8:14\n                io_rs2DataOut,\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:8:14\n                io_immOut,\t// src/main/scala/SimpleRISCVCpu.scala:8:14\n\
  \  output        io_branchTaken\t// src/main/scala/SimpleRISCVCpu.scala:8:14\n);\n\
  \n  wire [3:0][31:0]  _GEN = '{32'h1000063, 32'h208233, 32'hA08113, 32'h400093};\t\
  // src/main/scala/SimpleRISCVCpu.scala:50:28\n  reg  [31:0]       pc;\t// src/main/scala/SimpleRISCVCpu.scala:25:19\n\
  \  wire [31:0]       io_instrOut_0 = _GEN[pc[3:2]];\t// src/main/scala/SimpleRISCVCpu.scala:25:19,\
  \ :41:{19,24}, :50:28\n  reg  [31:0]       regFile_0;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_1;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_2;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_4;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_6;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_7;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_8;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_9;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_10;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_11;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_12;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_13;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_14;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_15;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_16;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_17;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_18;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_19;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_20;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_21;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_22;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_23;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_24;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_25;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_26;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_27;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_28;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_29;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_30;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_31;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  wire [31:0][31:0] _GEN_0 =\n    {{regFile_31},\n     {regFile_30},\n     {regFile_29},\n\
  \     {regFile_28},\n     {regFile_27},\n     {regFile_26},\n     {regFile_25},\n\
  \     {regFile_24},\n     {regFile_23},\n     {regFile_22},\n     {regFile_21},\n\
  \     {regFile_20},\n     {regFile_19},\n     {regFile_18},\n     {regFile_17},\n\
  \     {regFile_16},\n     {regFile_15},\n     {regFile_14},\n     {regFile_13},\n\
  \     {regFile_12},\n     {regFile_11},\n     {regFile_10},\n     {regFile_9},\n\
  \     {regFile_8},\n     {regFile_7},\n     {regFile_6},\n     {regFile_5},\n  \
  \   {regFile_4},\n     {regFile_3},\n     {regFile_2},\n     {regFile_1},\n    \
  \ {regFile_0}};\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29\n  wire [31:0]\
  \       io_rs1DataOut_0 = _GEN_0[io_instrOut_0[19:15]];\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :53:28, :73:29\n  wire [31:0]       io_rs2DataOut_0 = _GEN_0[io_instrOut_0[24:20]];\t\
  // src/main/scala/SimpleRISCVCpu.scala:50:28, :54:28, :73:29\n  wire           \
  \   branchTaken = io_rs1DataOut_0 == io_rs2DataOut_0;\t// src/main/scala/SimpleRISCVCpu.scala:73:29\n\
  \  wire              _GEN_1 = io_instrOut_0[6:0] == 7'h33;\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :79:15\n  wire              _GEN_2 = io_instrOut_0[14:12] == 3'h0;\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n  wire [31:0]       _aluResult_T = io_rs1DataOut_0 + io_rs2DataOut_0;\t\
  // src/main/scala/SimpleRISCVCpu.scala:73:29, :81:43\n  wire [31:0]       _aluResult_T_3\
  \ = io_rs1DataOut_0 & io_rs2DataOut_0;\t// src/main/scala/SimpleRISCVCpu.scala:73:29,\
  \ :82:43\n  wire              _GEN_3 = io_instrOut_0[6:0] == 7'h13;\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :84:22\n  wire [31:0]       _GEN_4 = {{20{io_instrOut_0[31]}}, io_instrOut_0[31:20]};\t\
  // src/main/scala/SimpleRISCVCpu.scala:50:28, :59:{40,58}, :85:26\n  wire [31:0]\
  \       _aluResult_T_5 = io_rs1DataOut_0 + _GEN_4;\t// src/main/scala/SimpleRISCVCpu.scala:73:29,\
  \ :85:26\n  always @(posedge clock) begin\t// src/main/scala/SimpleRISCVCpu.scala:7:7\n\
  \    if (reset) begin\t// src/main/scala/SimpleRISCVCpu.scala:7:7\n      pc <= 32'h0;\t\
  // src/main/scala/SimpleRISCVCpu.scala:25:19, :65:32\n      regFile_0 <= 32'h0;\t\
  // src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_1 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_2 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_3 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_4 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_5 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_6 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_7 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_8 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_9 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_10 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_11 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_12 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_13 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_14 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_15 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_16 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_17 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_18 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_19 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_20 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_21 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_22 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_23 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_24 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_25 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_26 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_27 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_28 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_29 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_30 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_31 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    end\n    else begin\t// src/main/scala/SimpleRISCVCpu.scala:7:7\n\
  \      automatic logic _GEN_5 = (_GEN_1 | _GEN_3) & (|(io_instrOut_0[11:7]));\t\
  // src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :79:15, :84:22, :92:{33,61,68}\n\
  \      if (io_instrOut_0[6:0] == 7'h63 & branchTaken)\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :73:29, :101:{15,32}\n        pc <= pc + _GEN_4;\t// src/main/scala/SimpleRISCVCpu.scala:25:19,\
  \ :85:26, :102:22\n      else\t// src/main/scala/SimpleRISCVCpu.scala:101:32\n \
  \       pc <= pc + 32'h4;\t// src/main/scala/SimpleRISCVCpu.scala:25:19, :104:14\n\
  \      if (_GEN_5 & ~(|(io_instrOut_0[11:7]))) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,68,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_0 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_0 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_0 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
  \       end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_0 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_0 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n     \
  \ end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h1) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_1 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_1 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_1 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
  \       end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_1 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_1 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n     \
  \ end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h2) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_2 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_2 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_2 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
  \       end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_2 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_2 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n     \
  \ end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h3) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_3 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_3 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_3 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
  \       end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_3 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_3 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n     \
  \ end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h4) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_4 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_4 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_4 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
  \       end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_4 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_4 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n     \
  \ end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h5) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_5 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_5 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_5 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
  \       end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_5 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_5 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n     \
  \ end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h6) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_6 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_6 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_6 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
  \       end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_6 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_6 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n     \
  \ end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h7) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_7 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_7 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_7 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
  \       end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_7 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_7 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n     \
  \ end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h8) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_8 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_8 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_8 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
  \       end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_8 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_8 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n     \
  \ end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h9) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_9 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_9 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_9 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
  \       end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_9 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_9 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n     \
  \ end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'hA) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_10 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_10 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_10 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_10 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_10 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'hB) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_11 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_11 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_11 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_11 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_11 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'hC) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_12 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_12 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_12 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_12 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_12 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'hD) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_13 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_13 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_13 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_13 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_13 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'hE) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_14 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_14 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_14 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_14 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_14 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'hF) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_15 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_15 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_15 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_15 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_15 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h10) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_16 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_16 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_16 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_16 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_16 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h11) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_17 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_17 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_17 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_17 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_17 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h12) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_18 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_18 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_18 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_18 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_18 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h13) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :84:22, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_19 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_19 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_19 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_19 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_19 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h14) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_20 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_20 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_20 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_20 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_20 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h15) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_21 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_21 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_21 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_21 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_21 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h16) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_22 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_22 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_22 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_22 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_22 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h17) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_23 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_23 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_23 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_23 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_23 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h18) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_24 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_24 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_24 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_24 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_24 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h19) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_25 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_25 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_25 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_25 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_25 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h1A) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_26 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_26 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_26 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_26 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_26 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h1B) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_27 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_27 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_27 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_27 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_27 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h1C) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_28 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_28 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_28 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_28 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_28 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h1D) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_29 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_29 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_29 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_29 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_29 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h1E) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_30 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_30 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_30 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_30 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_30 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & (&(io_instrOut_0[11:7]))) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_31 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_31 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_31 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_31 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_31 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n    end\n  end // always @(posedge)\n  assign io_pcOut = pc;\t// src/main/scala/SimpleRISCVCpu.scala:7:7,\
  \ :25:19\n  assign io_aluOut =\n    _GEN_1\n      ? (_GEN_2 ? _aluResult_T : (&(io_instrOut_0[14:12]))\
  \ ? _aluResult_T_3 : 32'h0)\n      : _GEN_3 ? _aluResult_T_5 : 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:7:7,\
  \ :50:28, :52:28, :65:32, :78:30, :79:{15,33}, :80:20, :81:{32,43}, :82:{32,43},\
  \ :84:{22,40}, :85:{15,26}\n  assign io_instrOut = io_instrOut_0;\t// src/main/scala/SimpleRISCVCpu.scala:7:7,\
  \ :50:28\n  assign io_opcodeOut = io_instrOut_0[6:0];\t// src/main/scala/SimpleRISCVCpu.scala:7:7,\
  \ :50:28\n  assign io_rdOut = io_instrOut_0[11:7];\t// src/main/scala/SimpleRISCVCpu.scala:7:7,\
  \ :50:28, :51:28\n  assign io_funct3Out = io_instrOut_0[14:12];\t// src/main/scala/SimpleRISCVCpu.scala:7:7,\
  \ :50:28, :52:28\n  assign io_rs1DataOut = io_rs1DataOut_0;\t// src/main/scala/SimpleRISCVCpu.scala:7:7,\
  \ :73:29\n  assign io_rs2DataOut = io_rs2DataOut_0;\t// src/main/scala/SimpleRISCVCpu.scala:7:7,\
  \ :73:29\n  assign io_immOut = {{20{io_instrOut_0[31]}}, io_instrOut_0[31:20]};\t\
  // src/main/scala/SimpleRISCVCpu.scala:7:7, :50:28, :59:{19,24,40,58}\n  assign\
  \ io_branchTaken = branchTaken;\t// src/main/scala/SimpleRISCVCpu.scala:7:7, :73:29\n\
  endmodule\n"
verilog_fixed: "// Generated by CIRCT firtool-1.62.0\nmodule SimpleRISCVCpu(\t// src/main/scala/SimpleRISCVCpu.scala:7:7\n\
  \  input         clock,\t// src/main/scala/SimpleRISCVCpu.scala:7:7\n          \
  \      reset,\t// src/main/scala/SimpleRISCVCpu.scala:7:7\n  output [31:0] io_pcOut,\t\
  // src/main/scala/SimpleRISCVCpu.scala:8:14\n                io_aluOut,\t// src/main/scala/SimpleRISCVCpu.scala:8:14\n\
  \                io_instrOut,\t// src/main/scala/SimpleRISCVCpu.scala:8:14\n  output\
  \ [6:0]  io_opcodeOut,\t// src/main/scala/SimpleRISCVCpu.scala:8:14\n  output [4:0]\
  \  io_rdOut,\t// src/main/scala/SimpleRISCVCpu.scala:8:14\n  output [2:0]  io_funct3Out,\t\
  // src/main/scala/SimpleRISCVCpu.scala:8:14\n  output [31:0] io_rs1DataOut,\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:8:14\n                io_rs2DataOut,\t// src/main/scala/SimpleRISCVCpu.scala:8:14\n\
  \                io_immOut,\t// src/main/scala/SimpleRISCVCpu.scala:8:14\n  output\
  \        io_branchTaken\t// src/main/scala/SimpleRISCVCpu.scala:8:14\n);\n\n  wire\
  \ [3:0][31:0]  _GEN = '{32'h1000063, 32'h208233, 32'hA08113, 32'h400093};\t// src/main/scala/SimpleRISCVCpu.scala:50:28\n\
  \  reg  [31:0]       pc;\t// src/main/scala/SimpleRISCVCpu.scala:25:19\n  wire [31:0]\
  \       io_instrOut_0 = _GEN[pc[3:2]];\t// src/main/scala/SimpleRISCVCpu.scala:25:19,\
  \ :41:{19,24}, :50:28\n  reg  [31:0]       regFile_0;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_1;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_2;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_4;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_6;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_7;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_8;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_9;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_10;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_11;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_12;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_13;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_14;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_15;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_16;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_17;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_18;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_19;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_20;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_21;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_22;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_23;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_24;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_25;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_26;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_27;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_28;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_29;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_30;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  reg  [31:0]       regFile_31;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
  \  wire [31:0][31:0] _GEN_0 =\n    {{regFile_31},\n     {regFile_30},\n     {regFile_29},\n\
  \     {regFile_28},\n     {regFile_27},\n     {regFile_26},\n     {regFile_25},\n\
  \     {regFile_24},\n     {regFile_23},\n     {regFile_22},\n     {regFile_21},\n\
  \     {regFile_20},\n     {regFile_19},\n     {regFile_18},\n     {regFile_17},\n\
  \     {regFile_16},\n     {regFile_15},\n     {regFile_14},\n     {regFile_13},\n\
  \     {regFile_12},\n     {regFile_11},\n     {regFile_10},\n     {regFile_9},\n\
  \     {regFile_8},\n     {regFile_7},\n     {regFile_6},\n     {regFile_5},\n  \
  \   {regFile_4},\n     {regFile_3},\n     {regFile_2},\n     {regFile_1},\n    \
  \ {regFile_0}};\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29\n  wire [31:0]\
  \       io_rs1DataOut_0 = _GEN_0[io_instrOut_0[19:15]];\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :53:28, :73:29\n  wire [31:0]       io_rs2DataOut_0 = _GEN_0[io_instrOut_0[24:20]];\t\
  // src/main/scala/SimpleRISCVCpu.scala:50:28, :54:28, :73:29\n  wire           \
  \   branchTaken = io_rs1DataOut_0 == io_rs2DataOut_0;\t// src/main/scala/SimpleRISCVCpu.scala:73:29\n\
  \  wire              _GEN_1 = io_instrOut_0[6:0] == 7'h33;\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :79:15\n  wire              _GEN_2 = io_instrOut_0[14:12] == 3'h0;\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n  wire [31:0]       _aluResult_T = io_rs1DataOut_0 + io_rs2DataOut_0;\t\
  // src/main/scala/SimpleRISCVCpu.scala:73:29, :81:43\n  wire [31:0]       _aluResult_T_3\
  \ = io_rs1DataOut_0 & io_rs2DataOut_0;\t// src/main/scala/SimpleRISCVCpu.scala:73:29,\
  \ :82:43\n  wire              _GEN_3 = io_instrOut_0[6:0] == 7'h13;\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :84:22\n  wire [31:0]       _GEN_4 = {{20{io_instrOut_0[31]}}, io_instrOut_0[31:20]};\t\
  // src/main/scala/SimpleRISCVCpu.scala:50:28, :59:{40,58}, :85:26\n  wire [31:0]\
  \       _aluResult_T_5 = io_rs1DataOut_0 - _GEN_4;\t// src/main/scala/SimpleRISCVCpu.scala:73:29,\
  \ :85:26\n  always @(posedge clock) begin\t// src/main/scala/SimpleRISCVCpu.scala:7:7\n\
  \    if (reset) begin\t// src/main/scala/SimpleRISCVCpu.scala:7:7\n      pc <= 32'h0;\t\
  // src/main/scala/SimpleRISCVCpu.scala:25:19, :65:32\n      regFile_0 <= 32'h0;\t\
  // src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_1 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_2 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_3 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_4 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_5 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_6 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_7 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_8 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_9 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_10 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_11 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_12 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_13 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_14 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_15 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_16 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_17 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_18 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_19 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_20 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_21 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_22 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_23 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_24 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_25 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_26 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_27 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_28 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_29 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_30 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_31 <= 32'h0;\t//\
  \ src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    end\n    else begin\t// src/main/scala/SimpleRISCVCpu.scala:7:7\n\
  \      automatic logic _GEN_5 = (_GEN_1 | _GEN_3) & (|(io_instrOut_0[11:7]));\t\
  // src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :79:15, :84:22, :92:{33,61,68}\n\
  \      if (io_instrOut_0[6:0] == 7'h63 & branchTaken)\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :73:29, :101:{15,32}\n        pc <= pc + _GEN_4;\t// src/main/scala/SimpleRISCVCpu.scala:25:19,\
  \ :85:26, :102:22\n      else\t// src/main/scala/SimpleRISCVCpu.scala:101:32\n \
  \       pc <= pc + 32'h4;\t// src/main/scala/SimpleRISCVCpu.scala:25:19, :104:14\n\
  \      if (_GEN_5 & ~(|(io_instrOut_0[11:7]))) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,68,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_0 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_0 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_0 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
  \       end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_0 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_0 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n     \
  \ end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h1) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_1 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_1 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_1 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
  \       end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_1 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_1 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n     \
  \ end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h2) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_2 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_2 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_2 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
  \       end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_2 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_2 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n     \
  \ end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h3) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_3 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_3 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_3 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
  \       end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_3 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_3 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n     \
  \ end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h4) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_4 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_4 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_4 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
  \       end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_4 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_4 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n     \
  \ end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h5) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_5 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_5 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_5 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
  \       end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_5 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_5 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n     \
  \ end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h6) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_6 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_6 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_6 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
  \       end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_6 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_6 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n     \
  \ end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h7) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_7 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_7 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_7 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
  \       end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_7 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_7 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n     \
  \ end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h8) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_8 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_8 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_8 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
  \       end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_8 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_8 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n     \
  \ end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h9) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_9 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_9 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_9 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
  \       end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_9 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_9 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n     \
  \ end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'hA) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_10 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_10 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_10 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_10 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_10 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'hB) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_11 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_11 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_11 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_11 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_11 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'hC) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_12 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_12 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_12 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_12 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_12 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'hD) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_13 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_13 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_13 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_13 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_13 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'hE) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_14 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_14 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_14 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_14 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_14 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'hF) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_15 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_15 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_15 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_15 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_15 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h10) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_16 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_16 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_16 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_16 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_16 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h11) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_17 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_17 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_17 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_17 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_17 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h12) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_18 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_18 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_18 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_18 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_18 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h13) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :84:22, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_19 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_19 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_19 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_19 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_19 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h14) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_20 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_20 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_20 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_20 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_20 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h15) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_21 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_21 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_21 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_21 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_21 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h16) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_22 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_22 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_22 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_22 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_22 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h17) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_23 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_23 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_23 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_23 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_23 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h18) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_24 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_24 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_24 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_24 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_24 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h19) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_25 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_25 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_25 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_25 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_25 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h1A) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_26 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_26 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_26 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_26 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_26 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h1B) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_27 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_27 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_27 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_27 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_27 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h1C) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_28 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_28 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_28 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_28 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_28 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h1D) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_29 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_29 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_29 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_29 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_29 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h1E) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_30 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_30 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_30 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_30 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_30 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n      if (_GEN_5 & (&(io_instrOut_0[11:7]))) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
  \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n         \
  \   regFile_31 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43\n\
  \          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :52:28, :80:20\n            regFile_31 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
  \     regFile_31 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
  \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
  \          regFile_31 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
  \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n         \
  \ regFile_31 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    \
  \  end\n    end\n  end // always @(posedge)\n  assign io_pcOut = pc;\t// src/main/scala/SimpleRISCVCpu.scala:7:7,\
  \ :25:19\n  assign io_aluOut =\n    _GEN_1\n      ? (_GEN_2 ? _aluResult_T : (&(io_instrOut_0[14:12]))\
  \ ? _aluResult_T_3 : 32'h0)\n      : _GEN_3 ? _aluResult_T_5 : 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:7:7,\
  \ :50:28, :52:28, :65:32, :78:30, :79:{15,33}, :80:20, :81:{32,43}, :82:{32,43},\
  \ :84:{22,40}, :85:{15,26}\n  assign io_instrOut = io_instrOut_0;\t// src/main/scala/SimpleRISCVCpu.scala:7:7,\
  \ :50:28\n  assign io_opcodeOut = io_instrOut_0[6:0];\t// src/main/scala/SimpleRISCVCpu.scala:7:7,\
  \ :50:28\n  assign io_rdOut = io_instrOut_0[11:7];\t// src/main/scala/SimpleRISCVCpu.scala:7:7,\
  \ :50:28, :51:28\n  assign io_funct3Out = io_instrOut_0[14:12];\t// src/main/scala/SimpleRISCVCpu.scala:7:7,\
  \ :50:28, :52:28\n  assign io_rs1DataOut = io_rs1DataOut_0;\t// src/main/scala/SimpleRISCVCpu.scala:7:7,\
  \ :73:29\n  assign io_rs2DataOut = io_rs2DataOut_0;\t// src/main/scala/SimpleRISCVCpu.scala:7:7,\
  \ :73:29\n  assign io_immOut = {{20{io_instrOut_0[31]}}, io_instrOut_0[31:20]};\t\
  // src/main/scala/SimpleRISCVCpu.scala:7:7, :50:28, :59:{19,24,40,58}\n  assign\
  \ io_branchTaken = branchTaken;\t// src/main/scala/SimpleRISCVCpu.scala:7:7, :73:29\n\
  endmodule\n"
chisel_original: |
  // Import Chisel libraries
  import chisel3._
  import chisel3.util._

  // Define the CPU module with extra branch logic and outputs
  class SimpleRISCVCpu extends Module {
    val io = IO(new Bundle {
      val pcOut       = Output(UInt(32.W))
      val aluOut      = Output(SInt(32.W))
      // Extra outputs for increased connectivity:
      val instrOut    = Output(UInt(32.W))   // Fetched instruction
      val opcodeOut   = Output(UInt(7.W))    // Decoded opcode
      val rdOut       = Output(UInt(5.W))    // Destination register (rd)
      val funct3Out   = Output(UInt(3.W))    // Decoded funct3 field
      val rs1DataOut  = Output(SInt(32.W))   // Data from rs1 register
      val rs2DataOut  = Output(SInt(32.W))   // Data from rs2 register
      val immOut      = Output(SInt(32.W))   // Computed immediate value
      val branchTaken = Output(Bool())       // Branch condition: rs1 == rs2
    })

    // ------------------------------
    // Program Counter
    // ------------------------------
    val pc = RegInit(0.U(32.W))

    // ------------------------------
    // Instruction Memory (4 instructions)
    // ------------------------------
    val instrMem = VecInit(Seq(
      "h00400093".U(32.W), // addi x1, x0, 4   -> x1 = 4
      "h00A08113".U(32.W), // addi x2, x1, 10  -> x2 = x1 + 10
      "h00208233".U(32.W), // add  x4, x1, x2  -> x4 = x1 + x2
      "h01000063".U(32.W)  // branch instruction (opcode 1100011)
    ))

    // ------------------------------
    // Fetch Stage
    // ------------------------------
    // Use the lower 2 bits of (pc >> 2) as the index (works for 4 instructions)
    val index = (pc >> 2)(1, 0)
    val instruction = instrMem(index)

    // ------------------------------
    // Decode Stage
    // ------------------------------
    // Extract standard RISC-V fields:
    //   opcode: bits [6:0], rd: bits [11:7], funct3: bits [14:12],
    //   rs1: bits [19:15], rs2: bits [24:20], funct7: bits [31:25]
    val opcode  = instruction(6, 0)
    val rd      = instruction(11, 7)
    val funct3  = instruction(14, 12)
    val rs1     = instruction(19, 15)
    val rs2     = instruction(24, 20)
    val funct7  = instruction(31, 25)

    // Compute a simplified immediate value (for I-type and branch)
    // (Normally, branch immediates are extracted differently.)
    val immVal = Cat(Fill(20, instruction(31)), instruction(31, 20)).asSInt

    // ------------------------------
    // Register File
    // ------------------------------
    // 32 registers of 32-bit signed numbers
    val regFile = RegInit(VecInit(Seq.fill(32)(0.S(32.W))))
    val rs1Data = regFile(rs1)
    val rs2Data = regFile(rs2)

    // ------------------------------
    // Branch Comparator
    // ------------------------------
    // Compare rs1 and rs2; branchTaken is true if they are equal.
    val branchTaken = rs1Data === rs2Data

    // ------------------------------
    // Execute Stage: ALU Operation
    // ------------------------------
    val aluResult = WireDefault(0.S(32.W))
    when(opcode === "b0110011".U) { // R-type instruction
      switch(funct3) {
        is("b000".U) { aluResult := rs1Data + rs2Data } // ADD
        is("b111".U) { aluResult := rs1Data & rs2Data }   // AND
      }
    } .elsewhen(opcode === "b0010011".U) { // I-type (e.g., ADDI)
      aluResult := rs1Data + immVal
    }

    // ------------------------------
    // Write-Back Stage
    // ------------------------------
    // Write ALU result to register file (ensure x0 stays zero)
    when((opcode === "b0110011".U || opcode === "b0010011".U) && (rd =/= 0.U)) {
      regFile(rd) := aluResult
    }

    // ------------------------------
    // Update Program Counter with Branch Logic
    // ------------------------------
    // If the opcode indicates a branch (1100011) and the branch condition is met,
    // update PC with (pc + immVal) (converted from SInt to UInt). Otherwise, increment by 4.
    when(opcode === "b1100011".U && branchTaken) {
      pc := (pc.asSInt + immVal).asUInt
    } .otherwise {
      pc := pc + 4.U
    }

    // ------------------------------
    // Connect Internal Signals to Top-Level I/O
    // ------------------------------
    io.pcOut       := pc
    io.aluOut      := aluResult
    io.instrOut    := instruction
    io.opcodeOut   := opcode
    io.rdOut       := rd
    io.funct3Out   := funct3
    io.rs1DataOut  := rs1Data
    io.rs2DataOut  := rs2Data
    io.immOut      := immVal
    io.branchTaken := branchTaken
  }
name: simple_module
chisel_pass1:
  chisel_updated: |
    // Import Chisel libraries
    import chisel3._
    import chisel3.util._

    // Define the CPU module with extra branch logic and outputs
    class SimpleRISCVCpu extends Module {
      val io = IO(new Bundle {
        val pcOut       = Output(UInt(32.W))
        val aluOut      = Output(SInt(32.W))
        // Extra outputs for increased connectivity:
        val instrOut    = Output(UInt(32.W))   // Fetched instruction
        val opcodeOut   = Output(UInt(7.W))    // Decoded opcode
        val rdOut       = Output(UInt(5.W))    // Destination register (rd)
        val funct3Out   = Output(UInt(3.W))    // Decoded funct3 field
        val rs1DataOut  = Output(SInt(32.W))   // Data from rs1 register
        val rs2DataOut  = Output(SInt(32.W))   // Data from rs2 register
        val immOut      = Output(SInt(32.W))   // Computed immediate value
        val branchTaken = Output(Bool())       // Branch condition: rs1 == rs2
      })

      // ------------------------------
      // Program Counter
      // ------------------------------
      val pc = RegInit(0.U(32.W))

      // ------------------------------
      // Instruction Memory (4 instructions)
      // ------------------------------
      val instrMem = VecInit(Seq(
        "h00400093".U(32.W), // addi x1, x0, 4   -> x1 = 4
        "h00A08113".U(32.W), // addi x2, x1, 10  -> x2 = x1 + 10
        "h00208233".U(32.W), // add  x4, x1, x2  -> x4 = x1 + x2
        "h01000063".U(32.W)  // branch instruction (opcode 1100011)
      ))

      // ------------------------------
      // Fetch Stage
      // ------------------------------
      // Use the lower 2 bits of (pc >> 2) as the index (works for 4 instructions)
      val index = (pc >> 2)(1, 0)
      val instruction = instrMem(index)

      // ------------------------------
      // Decode Stage
      // ------------------------------
      // Extract standard RISC-V fields:
      //   opcode: bits [6:0], rd: bits [11:7], funct3: bits [14:12],
      //   rs1: bits [19:15], rs2: bits [24:20], funct7: bits [31:25]
      val opcode  = instruction(6, 0)
      val rd      = instruction(11, 7)
      val funct3  = instruction(14, 12)
      val rs1     = instruction(19, 15)
      val rs2     = instruction(24, 20)
      val funct7  = instruction(31, 25)

      // Compute a simplified immediate value (for I-type and branch)
      // (Normally, branch immediates are extracted differently.)
      val immVal = Cat(Fill(20, instruction(31)), instruction(31, 20)).asSInt

      // ------------------------------
      // Register File
      // ------------------------------
      // 32 registers of 32-bit signed numbers
      val regFile = RegInit(VecInit(Seq.fill(32)(0.S(32.W))))
      val rs1Data = regFile(rs1)
      val rs2Data = regFile(rs2)

      // ------------------------------
      // Branch Comparator
      // ------------------------------
      // Compare rs1 and rs2; branchTaken is true if they are equal.
      val branchTaken = rs1Data === rs2Data

      // ------------------------------
      // Execute Stage: ALU Operation
      // ------------------------------
      val aluResult = WireDefault(0.S(32.W))
      when(opcode === "b0110011".U) { // R-type instruction
        switch(funct3) {
          is("b000".U) { aluResult := rs1Data + rs2Data } // ADD
          is("b111".U) { aluResult := rs1Data & rs2Data }   // AND
        }
      } .elsewhen(opcode === "b0010011".U) { // I-type (e.g., ADDI)
        aluResult := rs1Data - immVal
      }

      // ------------------------------
      // Write-Back Stage
      // ------------------------------
      // Write ALU result to register file (ensure x0 stays zero)
      when((opcode === "b0110011".U || opcode === "b0010011".U) && (rd =/= 0.U)) {
        regFile(rd) := aluResult
      }

      // ------------------------------
      // Update Program Counter with Branch Logic
      // ------------------------------
      // If the opcode indicates a branch (1100011) and the branch condition is met,
      // update PC with (pc + immVal) (converted from SInt to UInt). Otherwise, increment by 4.
      when(opcode === "b1100011".U && branchTaken) {
        pc := (pc.asSInt + immVal).asUInt
      } .otherwise {
        pc := pc + 4.U
      }

      // ------------------------------
      // Connect Internal Signals to Top-Level I/O
      // ------------------------------
      io.pcOut       := pc
      io.aluOut      := aluResult
      io.instrOut    := instruction
      io.opcodeOut   := opcode
      io.rdOut       := rd
      io.funct3Out   := funct3
      io.rs1DataOut  := rs1Data
      io.rs2DataOut  := rs2Data
      io.immOut      := immVal
      io.branchTaken := branchTaken
    }
  generated_diff: |-
    @@ -80,7 +80,7 @@
       is("b000".U) { aluResult := rs1Data + rs2Data } // ADD
       is("b111".U) { aluResult := rs1Data & rs2Data }   // AND
    -  aluResult := rs1Data + immVal
    +  aluResult := rs1Data - immVal
  verilog_candidate: "// Generated by CIRCT firtool-1.62.0\nmodule SimpleRISCVCpu(\t\
    // src/main/scala/SimpleRISCVCpu.scala:7:7\n  input         clock,\t// src/main/scala/SimpleRISCVCpu.scala:7:7\n\
    \                reset,\t// src/main/scala/SimpleRISCVCpu.scala:7:7\n  output\
    \ [31:0] io_pcOut,\t// src/main/scala/SimpleRISCVCpu.scala:8:14\n            \
    \    io_aluOut,\t// src/main/scala/SimpleRISCVCpu.scala:8:14\n               \
    \ io_instrOut,\t// src/main/scala/SimpleRISCVCpu.scala:8:14\n  output [6:0]  io_opcodeOut,\t\
    // src/main/scala/SimpleRISCVCpu.scala:8:14\n  output [4:0]  io_rdOut,\t// src/main/scala/SimpleRISCVCpu.scala:8:14\n\
    \  output [2:0]  io_funct3Out,\t// src/main/scala/SimpleRISCVCpu.scala:8:14\n\
    \  output [31:0] io_rs1DataOut,\t// src/main/scala/SimpleRISCVCpu.scala:8:14\n\
    \                io_rs2DataOut,\t// src/main/scala/SimpleRISCVCpu.scala:8:14\n\
    \                io_immOut,\t// src/main/scala/SimpleRISCVCpu.scala:8:14\n  output\
    \        io_branchTaken\t// src/main/scala/SimpleRISCVCpu.scala:8:14\n);\n\n \
    \ wire [3:0][31:0]  _GEN = '{32'h1000063, 32'h208233, 32'hA08113, 32'h400093};\t\
    // src/main/scala/SimpleRISCVCpu.scala:50:28\n  reg  [31:0]       pc;\t// src/main/scala/SimpleRISCVCpu.scala:25:19\n\
    \  wire [31:0]       io_instrOut_0 = _GEN[pc[3:2]];\t// src/main/scala/SimpleRISCVCpu.scala:25:19,\
    \ :41:{19,24}, :50:28\n  reg  [31:0]       regFile_0;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_1;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_2;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_4;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_6;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_7;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_8;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_9;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_10;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_11;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_12;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_13;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_14;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_15;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_16;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_17;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_18;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_19;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_20;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_21;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_22;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_23;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_24;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_25;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_26;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_27;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_28;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_29;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_30;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  reg  [31:0]       regFile_31;\t// src/main/scala/SimpleRISCVCpu.scala:65:24\n\
    \  wire [31:0][31:0] _GEN_0 =\n    {{regFile_31},\n     {regFile_30},\n     {regFile_29},\n\
    \     {regFile_28},\n     {regFile_27},\n     {regFile_26},\n     {regFile_25},\n\
    \     {regFile_24},\n     {regFile_23},\n     {regFile_22},\n     {regFile_21},\n\
    \     {regFile_20},\n     {regFile_19},\n     {regFile_18},\n     {regFile_17},\n\
    \     {regFile_16},\n     {regFile_15},\n     {regFile_14},\n     {regFile_13},\n\
    \     {regFile_12},\n     {regFile_11},\n     {regFile_10},\n     {regFile_9},\n\
    \     {regFile_8},\n     {regFile_7},\n     {regFile_6},\n     {regFile_5},\n\
    \     {regFile_4},\n     {regFile_3},\n     {regFile_2},\n     {regFile_1},\n\
    \     {regFile_0}};\t// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29\n  wire\
    \ [31:0]       io_rs1DataOut_0 = _GEN_0[io_instrOut_0[19:15]];\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :53:28, :73:29\n  wire [31:0]       io_rs2DataOut_0 = _GEN_0[io_instrOut_0[24:20]];\t\
    // src/main/scala/SimpleRISCVCpu.scala:50:28, :54:28, :73:29\n  wire         \
    \     branchTaken = io_rs1DataOut_0 == io_rs2DataOut_0;\t// src/main/scala/SimpleRISCVCpu.scala:73:29\n\
    \  wire              _GEN_1 = io_instrOut_0[6:0] == 7'h33;\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :79:15\n  wire              _GEN_2 = io_instrOut_0[14:12] == 3'h0;\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n  wire [31:0]       _aluResult_T = io_rs1DataOut_0 + io_rs2DataOut_0;\t\
    // src/main/scala/SimpleRISCVCpu.scala:73:29, :81:43\n  wire [31:0]       _aluResult_T_3\
    \ = io_rs1DataOut_0 & io_rs2DataOut_0;\t// src/main/scala/SimpleRISCVCpu.scala:73:29,\
    \ :82:43\n  wire              _GEN_3 = io_instrOut_0[6:0] == 7'h13;\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :84:22\n  wire [31:0]       _GEN_4 = {{20{io_instrOut_0[31]}}, io_instrOut_0[31:20]};\t\
    // src/main/scala/SimpleRISCVCpu.scala:50:28, :59:{40,58}, :85:26\n  wire [31:0]\
    \       _aluResult_T_5 = io_rs1DataOut_0 - _GEN_4;\t// src/main/scala/SimpleRISCVCpu.scala:73:29,\
    \ :85:26\n  always @(posedge clock) begin\t// src/main/scala/SimpleRISCVCpu.scala:7:7\n\
    \    if (reset) begin\t// src/main/scala/SimpleRISCVCpu.scala:7:7\n      pc <=\
    \ 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:25:19, :65:32\n      regFile_0\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_1\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_2\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_3\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_4\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_5\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_6\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_7\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_8\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_9\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_10\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_11\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_12\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_13\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_14\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_15\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_16\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_17\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_18\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_19\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_20\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_21\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_22\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_23\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_24\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_25\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_26\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_27\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_28\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_29\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_30\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n      regFile_31\
    \ <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n    end\n    else\
    \ begin\t// src/main/scala/SimpleRISCVCpu.scala:7:7\n      automatic logic _GEN_5\
    \ = (_GEN_1 | _GEN_3) & (|(io_instrOut_0[11:7]));\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :79:15, :84:22, :92:{33,61,68}\n      if (io_instrOut_0[6:0] == 7'h63\
    \ & branchTaken)\t// src/main/scala/SimpleRISCVCpu.scala:50:28, :73:29, :101:{15,32}\n\
    \        pc <= pc + _GEN_4;\t// src/main/scala/SimpleRISCVCpu.scala:25:19, :85:26,\
    \ :102:22\n      else\t// src/main/scala/SimpleRISCVCpu.scala:101:32\n       \
    \ pc <= pc + 32'h4;\t// src/main/scala/SimpleRISCVCpu.scala:25:19, :104:14\n \
    \     if (_GEN_5 & ~(|(io_instrOut_0[11:7]))) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,68,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_0 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_0 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_0 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_0 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_0 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
    \     end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h1) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_1 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_1 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_1 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_1 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_1 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
    \     end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h2) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_2 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_2 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_2 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_2 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_2 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
    \     end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h3) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_3 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_3 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_3 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_3 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_3 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
    \     end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h4) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_4 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_4 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_4 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_4 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_4 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
    \     end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h5) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_5 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_5 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_5 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_5 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_5 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
    \     end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h6) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_6 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_6 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_6 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_6 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_6 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
    \     end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h7) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_7 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_7 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_7 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_7 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_7 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
    \     end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h8) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_8 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_8 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_8 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_8 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_8 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
    \     end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h9) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_9 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_9 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_9 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_9 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_9 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n \
    \     end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'hA) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_10 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_10 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_10 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_10 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_10 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \      end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'hB) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_11 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_11 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_11 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_11 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_11 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \      end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'hC) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_12 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_12 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_12 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_12 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_12 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \      end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'hD) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_13 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_13 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_13 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_13 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_13 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \      end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'hE) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_14 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_14 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_14 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_14 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_14 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \      end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'hF) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_15 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_15 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_15 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_15 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_15 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \      end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h10) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_16 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_16 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_16 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_16 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_16 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \      end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h11) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_17 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_17 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_17 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_17 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_17 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \      end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h12) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_18 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_18 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_18 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_18 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_18 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \      end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h13) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :84:22, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_19 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_19 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_19 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_19 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_19 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \      end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h14) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_20 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_20 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_20 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_20 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_20 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \      end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h15) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_21 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_21 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_21 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_21 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_21 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \      end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h16) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_22 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_22 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_22 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_22 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_22 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \      end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h17) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_23 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_23 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_23 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_23 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_23 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \      end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h18) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_24 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_24 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_24 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_24 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_24 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \      end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h19) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_25 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_25 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_25 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_25 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_25 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \      end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h1A) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_26 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_26 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_26 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_26 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_26 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \      end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h1B) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_27 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_27 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_27 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_27 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_27 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \      end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h1C) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_28 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_28 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_28 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_28 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_28 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \      end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h1D) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_29 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_29 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_29 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_29 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_29 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \      end\n      if (_GEN_5 & io_instrOut_0[11:7] == 5'h1E) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_30 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_30 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_30 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_30 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_30 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \      end\n      if (_GEN_5 & (&(io_instrOut_0[11:7]))) begin\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :51:28, :65:24, :92:{61,78}, :93:17\n        if (_GEN_1) begin\t// src/main/scala/SimpleRISCVCpu.scala:79:15\n\
    \          if (_GEN_2)\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n       \
    \     regFile_31 <= _aluResult_T;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :81:43\n          else if (&(io_instrOut_0[14:12]))\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
    \ :52:28, :80:20\n            regFile_31 <= _aluResult_T_3;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :82:43\n          else\t// src/main/scala/SimpleRISCVCpu.scala:80:20\n     \
    \       regFile_31 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \        end\n        else if (_GEN_3)\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n\
    \          regFile_31 <= _aluResult_T_5;\t// src/main/scala/SimpleRISCVCpu.scala:65:24,\
    \ :85:26\n        else\t// src/main/scala/SimpleRISCVCpu.scala:84:22\n       \
    \   regFile_31 <= 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}\n\
    \      end\n    end\n  end // always @(posedge)\n  assign io_pcOut = pc;\t// src/main/scala/SimpleRISCVCpu.scala:7:7,\
    \ :25:19\n  assign io_aluOut =\n    _GEN_1\n      ? (_GEN_2 ? _aluResult_T : (&(io_instrOut_0[14:12]))\
    \ ? _aluResult_T_3 : 32'h0)\n      : _GEN_3 ? _aluResult_T_5 : 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:7:7,\
    \ :50:28, :52:28, :65:32, :78:30, :79:{15,33}, :80:20, :81:{32,43}, :82:{32,43},\
    \ :84:{22,40}, :85:{15,26}\n  assign io_instrOut = io_instrOut_0;\t// src/main/scala/SimpleRISCVCpu.scala:7:7,\
    \ :50:28\n  assign io_opcodeOut = io_instrOut_0[6:0];\t// src/main/scala/SimpleRISCVCpu.scala:7:7,\
    \ :50:28\n  assign io_rdOut = io_instrOut_0[11:7];\t// src/main/scala/SimpleRISCVCpu.scala:7:7,\
    \ :50:28, :51:28\n  assign io_funct3Out = io_instrOut_0[14:12];\t// src/main/scala/SimpleRISCVCpu.scala:7:7,\
    \ :50:28, :52:28\n  assign io_rs1DataOut = io_rs1DataOut_0;\t// src/main/scala/SimpleRISCVCpu.scala:7:7,\
    \ :73:29\n  assign io_rs2DataOut = io_rs2DataOut_0;\t// src/main/scala/SimpleRISCVCpu.scala:7:7,\
    \ :73:29\n  assign io_immOut = {{20{io_instrOut_0[31]}}, io_instrOut_0[31:20]};\t\
    // src/main/scala/SimpleRISCVCpu.scala:7:7, :50:28, :59:{19,24,40,58}\n  assign\
    \ io_branchTaken = branchTaken;\t// src/main/scala/SimpleRISCVCpu.scala:7:7, :73:29\n\
    endmodule\n\n"
  was_valid: true
verilog_diff: "--- verilog_original.v\n+++ verilog_fixed.v\n@@ -91,7 +91,7 @@\n  \
  \ wire [31:0]       _aluResult_T_3 = io_rs1DataOut_0 & io_rs2DataOut_0;\t// src/main/scala/SimpleRISCVCpu.scala:73:29,\
  \ :82:43\n   wire              _GEN_3 = io_instrOut_0[6:0] == 7'h13;\t// src/main/scala/SimpleRISCVCpu.scala:50:28,\
  \ :84:22\n   wire [31:0]       _GEN_4 = {{20{io_instrOut_0[31]}}, io_instrOut_0[31:20]};\t\
  // src/main/scala/SimpleRISCVCpu.scala:50:28, :59:{40,58}, :85:26\n-  wire [31:0]\
  \       _aluResult_T_5 = io_rs1DataOut_0 + _GEN_4;\t// src/main/scala/SimpleRISCVCpu.scala:73:29,\
  \ :85:26\n+  wire [31:0]       _aluResult_T_5 = io_rs1DataOut_0 - _GEN_4;\t// src/main/scala/SimpleRISCVCpu.scala:73:29,\
  \ :85:26\n   always @(posedge clock) begin\t// src/main/scala/SimpleRISCVCpu.scala:7:7\n\
  \     if (reset) begin\t// src/main/scala/SimpleRISCVCpu.scala:7:7\n       pc <=\
  \ 32'h0;\t// src/main/scala/SimpleRISCVCpu.scala:25:19, :65:32"
chisel_fixed:
  original_chisel: ''
  refined_chisel: ''
  chisel_diff: ''
  equiv_passed: false
