// Seed: 3413993735
module module_0;
  wire id_1;
  id_2(
      .id_0(id_3[1])
  );
  wire id_4;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    input  wire  id_2,
    output logic id_3,
    output uwire id_4,
    input  tri0  id_5,
    input  tri1  id_6,
    input  wor   id_7
);
  tri0 id_9;
  wire id_10;
  module_0 modCall_1 ();
  always
    if (1) begin : LABEL_0
      id_3 <= id_9 == 1'b0;
      $display(id_6, 1);
    end
  integer id_11;
  id_12(
      id_2, (1)
  );
endmodule
