*****************************************************************

  Device    [CLKPOLMUX]

  Author    [clwang]

  Abstract  []

  Revision History:

********************************************************************************/
prim
device CLKPOLMUX
{
    parameter
    (
        config bit CFG  = 1'b0  // 1'b0 "CLK" ; 1'b1 "CLK_B"
    );
    port 
    (
        input  CLK, CLK_B,
        output Y
    );

}; // end of device CLKPOLMUX

propagation prop_clk of CLKPOLMUX
{

    if (CFG == 1'b1)
    {
        propagate ( CLK_B ~-> Y );
    }
    else
    {
        propagate ( CLK --> Y );
    }
};

/**Device***********************************************************************

  Device    [CLKPOLMUX]
  
  Author    []

  Abstract  [This specified the timing model under specific configuration]

  Revision History:

********************************************************************************/
timing  clkpolmux_tnl of CLKPOLMUX
{
    if (CFG == 1'b1)
    {
       operator V_INV V_INV
           port map
           (
               I => CLK_B,
               Z => Y
           );
    }
    else if (CFG == 1'b0)
    {
       operator V_BUF V_BUF
           port map
           (
               I => CLK,
               Z => Y
           );
    }
    else
    {
        Y <= 1'b0;
    }
};










