
*** Running vivado
    with args -log averager_50.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source averager_50.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source averager_50.tcl -notrace
Command: synth_design -top averager_50 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17776 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 840.500 ; gain = 177.746
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'averager_50' [C:/Users/joeba/OneDrive/Documents/524lab/4/project_1/project_1.srcs/sources_1/new/averager_50.vhd:11]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Users/joeba/OneDrive/Documents/524lab/4/project_1/project_1.runs/synth_1/.Xil/Vivado-19020-DESKTOP-M26T3EL/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'bram' of component 'blk_mem_gen_0' [C:/Users/joeba/OneDrive/Documents/524lab/4/project_1/project_1.srcs/sources_1/new/averager_50.vhd:36]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/joeba/OneDrive/Documents/524lab/4/project_1/project_1.runs/synth_1/.Xil/Vivado-19020-DESKTOP-M26T3EL/realtime/blk_mem_gen_0_stub.vhdl:17]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/joeba/OneDrive/Documents/524lab/4/project_1/project_1.srcs/sources_1/new/averager_50.vhd:127]
WARNING: [Synth 8-3848] Net dina in module/entity averager_50 does not have driver. [C:/Users/joeba/OneDrive/Documents/524lab/4/project_1/project_1.srcs/sources_1/new/averager_50.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'averager_50' (1#1) [C:/Users/joeba/OneDrive/Documents/524lab/4/project_1/project_1.srcs/sources_1/new/averager_50.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 906.449 ; gain = 243.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 906.449 ; gain = 243.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 906.449 ; gain = 243.695
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/joeba/OneDrive/Documents/524lab/4/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'bram'
Finished Parsing XDC File [c:/Users/joeba/OneDrive/Documents/524lab/4/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'bram'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1025.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1025.688 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1025.688 ; gain = 362.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1025.688 ; gain = 362.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1025.688 ; gain = 362.934
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'sum_clr_reg' into 'i_clr_reg' [C:/Users/joeba/OneDrive/Documents/524lab/4/project_1/project_1.srcs/sources_1/new/averager_50.vhd:60]
INFO: [Synth 8-4471] merging register 'a_clr_reg' into 'i_clr_reg' [C:/Users/joeba/OneDrive/Documents/524lab/4/project_1/project_1.srcs/sources_1/new/averager_50.vhd:49]
INFO: [Synth 8-4471] merging register 'i_ld_reg' into 'a_ld_reg' [C:/Users/joeba/OneDrive/Documents/524lab/4/project_1/project_1.srcs/sources_1/new/averager_50.vhd:84]
INFO: [Synth 8-4471] merging register 'avg_clr_reg' into 'i_clr_reg' [C:/Users/joeba/OneDrive/Documents/524lab/4/project_1/project_1.srcs/sources_1/new/averager_50.vhd:71]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'averager_50'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      id |                              001 |                               00
                      co |                              010 |                               01
                      av |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'averager_50'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1025.688 ; gain = 362.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module averager_50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'a_reg[8]' (FDRE) to 'a_reg[9]'
INFO: [Synth 8-3886] merging instance 'a_reg[9]' (FDRE) to 'a_reg[10]'
INFO: [Synth 8-3886] merging instance 'a_reg[10]' (FDRE) to 'a_reg[11]'
INFO: [Synth 8-3886] merging instance 'a_reg[11]' (FDRE) to 'a_reg[12]'
INFO: [Synth 8-3886] merging instance 'a_reg[12]' (FDRE) to 'a_reg[13]'
INFO: [Synth 8-3886] merging instance 'a_reg[13]' (FDRE) to 'a_reg[14]'
INFO: [Synth 8-3886] merging instance 'a_reg[14]' (FDRE) to 'a_reg[15]'
INFO: [Synth 8-3886] merging instance 'a_reg[15]' (FDRE) to 'a_reg[16]'
INFO: [Synth 8-3886] merging instance 'a_reg[16]' (FDRE) to 'a_reg[17]'
INFO: [Synth 8-3886] merging instance 'a_reg[17]' (FDRE) to 'a_reg[18]'
INFO: [Synth 8-3886] merging instance 'a_reg[18]' (FDRE) to 'a_reg[19]'
INFO: [Synth 8-3886] merging instance 'a_reg[19]' (FDRE) to 'a_reg[20]'
INFO: [Synth 8-3886] merging instance 'a_reg[20]' (FDRE) to 'a_reg[21]'
INFO: [Synth 8-3886] merging instance 'a_reg[21]' (FDRE) to 'a_reg[22]'
INFO: [Synth 8-3886] merging instance 'a_reg[22]' (FDRE) to 'a_reg[23]'
INFO: [Synth 8-3886] merging instance 'a_reg[23]' (FDRE) to 'a_reg[24]'
INFO: [Synth 8-3886] merging instance 'a_reg[24]' (FDRE) to 'a_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_reg[25]' (FDRE) to 'a_reg[26]'
INFO: [Synth 8-3886] merging instance 'a_reg[26]' (FDRE) to 'a_reg[27]'
INFO: [Synth 8-3886] merging instance 'a_reg[27]' (FDRE) to 'a_reg[28]'
INFO: [Synth 8-3886] merging instance 'a_reg[28]' (FDRE) to 'a_reg[29]'
INFO: [Synth 8-3886] merging instance 'a_reg[29]' (FDRE) to 'a_reg[30]'
INFO: [Synth 8-3886] merging instance 'a_reg[30]' (FDRE) to 'a_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1025.688 ; gain = 362.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1025.688 ; gain = 362.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1025.688 ; gain = 362.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1025.938 ; gain = 363.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1041.754 ; gain = 379.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1041.754 ; gain = 379.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1041.754 ; gain = 379.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1041.754 ; gain = 379.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1041.754 ; gain = 379.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1041.754 ; gain = 379.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |blk_mem_gen_0_bbox_0 |     1|
|2     |BUFG                 |     1|
|3     |CARRY4               |    94|
|4     |LUT1                 |    34|
|5     |LUT2                 |    56|
|6     |LUT3                 |   138|
|7     |LUT4                 |    50|
|8     |LUT5                 |    99|
|9     |LUT6                 |   256|
|10    |FDCE                 |     2|
|11    |FDPE                 |     1|
|12    |FDRE                 |    88|
|13    |IBUF                 |     2|
|14    |OBUF                 |     8|
+------+---------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   837|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1041.754 ; gain = 379.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1041.754 ; gain = 259.762
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1041.754 ; gain = 379.000
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 94 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1049.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 2 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1049.652 ; gain = 628.035
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1049.652 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/joeba/OneDrive/Documents/524lab/4/project_1/project_1.runs/synth_1/averager_50.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file averager_50_utilization_synth.rpt -pb averager_50_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 21 17:01:02 2021...
