Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b3269ff779454e2fa47116e7e23058e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Lab2_tb_behav xil_defaultlib.Lab2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "Z:/dcengr/Desktop/ELEN 122L/Lab 2/Lab2_RF.v" Line 1. Module Lab2_RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "Z:/dcengr/Desktop/ELEN 122L/Lab 2/L1_ALU.v" Line 1. Module L1_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "Z:/dcengr/Desktop/ELEN 122L/Lab 2/L1_simple_reg.v" Line 1. Module L1_simple_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "Z:/dcengr/Desktop/ELEN 122L/Lab 2/L1_simple_reg.v" Line 1. Module L1_simple_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "Z:/dcengr/Desktop/ELEN 122L/Lab 2/L1_simple_reg.v" Line 1. Module L1_simple_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "Z:/dcengr/Desktop/ELEN 122L/Lab 2/data_mux.v" Line 1. Module data_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "Z:/dcengr/Desktop/ELEN 122L/Lab 2/Lab 2.srcs/sim_1/new/imme_mux.v" Line 1. Module imme_mux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Lab2_RF
Compiling module xil_defaultlib.L1_ALU
Compiling module xil_defaultlib.L1_simple_reg
Compiling module xil_defaultlib.data_mux
Compiling module xil_defaultlib.imme_mux
Compiling module xil_defaultlib.Lab2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab2_tb_behav
