Source Block: hdl/library/axi_dmac/2d_transfer.v@61:71@HdlIdDef
  output [DMA_LENGTH_WIDTH-1:0] out_req_length,
  output reg out_req_sync_transfer_start,
  input out_eot
);

reg [31:BYTES_PER_BEAT_WIDTH_DEST] dest_address = 'h00;
reg [31:BYTES_PER_BEAT_WIDTH_SRC] src_address = 'h00;
reg [DMA_LENGTH_WIDTH-1:0] x_length = 'h00;
reg [DMA_LENGTH_WIDTH-1:0] y_length = 'h00;
reg [DMA_LENGTH_WIDTH-1:0] dest_stride = 'h0;
reg [DMA_LENGTH_WIDTH-1:0] src_stride = 'h00;

Diff Content:
- 66 reg [31:BYTES_PER_BEAT_WIDTH_DEST] dest_address = 'h00;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/2d_transfer.v@65:75

reg [31:BYTES_PER_BEAT_WIDTH_DEST] dest_address = 'h00;
reg [31:BYTES_PER_BEAT_WIDTH_SRC] src_address = 'h00;
reg [DMA_LENGTH_WIDTH-1:0] x_length = 'h00;
reg [DMA_LENGTH_WIDTH-1:0] y_length = 'h00;
reg [DMA_LENGTH_WIDTH-1:0] dest_stride = 'h0;
reg [DMA_LENGTH_WIDTH-1:0] src_stride = 'h00;

reg [1:0] req_id = 'h00;
reg [1:0] eot_id = 'h00;
reg [3:0] last_req = 'h00;

Clone Blocks 2:
hdl/library/axi_dmac/2d_transfer.v@66:76
reg [31:BYTES_PER_BEAT_WIDTH_DEST] dest_address = 'h00;
reg [31:BYTES_PER_BEAT_WIDTH_SRC] src_address = 'h00;
reg [DMA_LENGTH_WIDTH-1:0] x_length = 'h00;
reg [DMA_LENGTH_WIDTH-1:0] y_length = 'h00;
reg [DMA_LENGTH_WIDTH-1:0] dest_stride = 'h0;
reg [DMA_LENGTH_WIDTH-1:0] src_stride = 'h00;

reg [1:0] req_id = 'h00;
reg [1:0] eot_id = 'h00;
reg [3:0] last_req = 'h00;


Clone Blocks 3:
hdl/library/axi_dmac/2d_transfer.v@64:74
);

reg [31:BYTES_PER_BEAT_WIDTH_DEST] dest_address = 'h00;
reg [31:BYTES_PER_BEAT_WIDTH_SRC] src_address = 'h00;
reg [DMA_LENGTH_WIDTH-1:0] x_length = 'h00;
reg [DMA_LENGTH_WIDTH-1:0] y_length = 'h00;
reg [DMA_LENGTH_WIDTH-1:0] dest_stride = 'h0;
reg [DMA_LENGTH_WIDTH-1:0] src_stride = 'h00;

reg [1:0] req_id = 'h00;
reg [1:0] eot_id = 'h00;

Clone Blocks 4:
hdl/library/axi_dmac/2d_transfer.v@63:73
  input out_eot
);

reg [31:BYTES_PER_BEAT_WIDTH_DEST] dest_address = 'h00;
reg [31:BYTES_PER_BEAT_WIDTH_SRC] src_address = 'h00;
reg [DMA_LENGTH_WIDTH-1:0] x_length = 'h00;
reg [DMA_LENGTH_WIDTH-1:0] y_length = 'h00;
reg [DMA_LENGTH_WIDTH-1:0] dest_stride = 'h0;
reg [DMA_LENGTH_WIDTH-1:0] src_stride = 'h00;

reg [1:0] req_id = 'h00;

Clone Blocks 5:
hdl/library/axi_dmac/2d_transfer.v@62:72
  output reg out_req_sync_transfer_start,
  input out_eot
);

reg [31:BYTES_PER_BEAT_WIDTH_DEST] dest_address = 'h00;
reg [31:BYTES_PER_BEAT_WIDTH_SRC] src_address = 'h00;
reg [DMA_LENGTH_WIDTH-1:0] x_length = 'h00;
reg [DMA_LENGTH_WIDTH-1:0] y_length = 'h00;
reg [DMA_LENGTH_WIDTH-1:0] dest_stride = 'h0;
reg [DMA_LENGTH_WIDTH-1:0] src_stride = 'h00;


