<profile>

<section name = "Vivado HLS Report for 'matrix_vector'" level="0">
<item name = "Date">Wed Jun 21 11:10:40 2023
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">matrix_vector_proj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xqzu5ev-ffrb900-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 6.435 ns, 1.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">145, 145, 1.160 us, 1.160 us, 145, 145, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- data_loop">144, 144, 18, -, -, 8, no</column>
<column name=" + dot_product_loop">16, 16, 2, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 3, 0, 120, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 60, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln11_fu_173_p2">*, 3, 0, 20, 32, 32</column>
<column name="add_ln11_fu_163_p2">+, 0, 0, 15, 8, 8</column>
<column name="i_fu_120_p2">+, 0, 0, 12, 4, 1</column>
<column name="j_fu_148_p2">+, 0, 0, 12, 4, 1</column>
<column name="sum_fu_179_p2">+, 0, 0, 39, 32, 32</column>
<column name="icmp_ln10_fu_142_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="icmp_ln7_fu_114_p2">icmp, 0, 0, 11, 4, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="i_0_reg_79">9, 2, 4, 8</column>
<column name="j_0_reg_90">9, 2, 4, 8</column>
<column name="sum_0_reg_101">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="i_0_reg_79">4, 0, 4, 0</column>
<column name="i_reg_188">4, 0, 4, 0</column>
<column name="j_0_reg_90">4, 0, 4, 0</column>
<column name="j_reg_206">4, 0, 4, 0</column>
<column name="sum_0_reg_101">32, 0, 32, 0</column>
<column name="zext_ln10_reg_198">4, 0, 8, 4</column>
<column name="zext_ln11_reg_193">4, 0, 64, 60</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="M_address0">out, 6, ap_memory, M, array</column>
<column name="M_ce0">out, 1, ap_memory, M, array</column>
<column name="M_q0">in, 32, ap_memory, M, array</column>
<column name="V_In_address0">out, 3, ap_memory, V_In, array</column>
<column name="V_In_ce0">out, 1, ap_memory, V_In, array</column>
<column name="V_In_q0">in, 32, ap_memory, V_In, array</column>
<column name="V_Out_address0">out, 3, ap_memory, V_Out, array</column>
<column name="V_Out_ce0">out, 1, ap_memory, V_Out, array</column>
<column name="V_Out_we0">out, 1, ap_memory, V_Out, array</column>
<column name="V_Out_d0">out, 32, ap_memory, V_Out, array</column>
</table>
</item>
</section>
</profile>
