###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       174487   # Number of WRITE/WRITEP commands
num_reads_done                 =       718775   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       528778   # Number of read row buffer hits
num_read_cmds                  =       718775   # Number of READ/READP commands
num_writes_done                =       174510   # Number of read requests issued
num_write_row_hits             =       133011   # Number of write row buffer hits
num_act_cmds                   =       232466   # Number of ACT commands
num_pre_cmds                   =       232438   # Number of PRE commands
num_ondemand_pres              =       209068   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9463808   # Cyles of rank active rank.0
rank_active_cycles.1           =      9201112   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       536192   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       798888   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       845924   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10574   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3891   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1746   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          873   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1070   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1372   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1394   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1921   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3071   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21473   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            8   # Write cmd latency (cycles)
write_latency[20-39]           =          215   # Write cmd latency (cycles)
write_latency[40-59]           =          322   # Write cmd latency (cycles)
write_latency[60-79]           =          540   # Write cmd latency (cycles)
write_latency[80-99]           =         1199   # Write cmd latency (cycles)
write_latency[100-119]         =         2387   # Write cmd latency (cycles)
write_latency[120-139]         =         3955   # Write cmd latency (cycles)
write_latency[140-159]         =         5833   # Write cmd latency (cycles)
write_latency[160-179]         =         7263   # Write cmd latency (cycles)
write_latency[180-199]         =         7872   # Write cmd latency (cycles)
write_latency[200-]            =       144893   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       254384   # Read request latency (cycles)
read_latency[40-59]            =        84020   # Read request latency (cycles)
read_latency[60-79]            =       115224   # Read request latency (cycles)
read_latency[80-99]            =        48630   # Read request latency (cycles)
read_latency[100-119]          =        36785   # Read request latency (cycles)
read_latency[120-139]          =        29898   # Read request latency (cycles)
read_latency[140-159]          =        18302   # Read request latency (cycles)
read_latency[160-179]          =        14235   # Read request latency (cycles)
read_latency[180-199]          =        11278   # Read request latency (cycles)
read_latency[200-]             =       106015   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.71039e+08   # Write energy
read_energy                    =   2.8981e+09   # Read energy
act_energy                     =  6.36027e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.57372e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.83466e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90542e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74149e+09   # Active standby energy rank.1
average_read_latency           =       124.07   # Average read request latency (cycles)
average_interarrival           =      11.1943   # Average request interarrival latency (cycles)
total_energy                   =  1.73976e+10   # Total energy (pJ)
average_power                  =      1739.76   # Average power (mW)
average_bandwidth              =       7.6227   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       208317   # Number of WRITE/WRITEP commands
num_reads_done                 =       762034   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       563198   # Number of read row buffer hits
num_read_cmds                  =       762037   # Number of READ/READP commands
num_writes_done                =       208345   # Number of read requests issued
num_write_row_hits             =       158048   # Number of write row buffer hits
num_act_cmds                   =       250243   # Number of ACT commands
num_pre_cmds                   =       250213   # Number of PRE commands
num_ondemand_pres              =       225425   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9364135   # Cyles of rank active rank.0
rank_active_cycles.1           =      9292548   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       635865   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       707452   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       925064   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8649   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3969   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1567   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          906   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1077   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1405   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1410   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2014   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3039   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21297   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           26   # Write cmd latency (cycles)
write_latency[20-39]           =          329   # Write cmd latency (cycles)
write_latency[40-59]           =          424   # Write cmd latency (cycles)
write_latency[60-79]           =          679   # Write cmd latency (cycles)
write_latency[80-99]           =         1595   # Write cmd latency (cycles)
write_latency[100-119]         =         2841   # Write cmd latency (cycles)
write_latency[120-139]         =         4908   # Write cmd latency (cycles)
write_latency[140-159]         =         6972   # Write cmd latency (cycles)
write_latency[160-179]         =         8514   # Write cmd latency (cycles)
write_latency[180-199]         =         9332   # Write cmd latency (cycles)
write_latency[200-]            =       172697   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       254168   # Read request latency (cycles)
read_latency[40-59]            =        87034   # Read request latency (cycles)
read_latency[60-79]            =       120925   # Read request latency (cycles)
read_latency[80-99]            =        55361   # Read request latency (cycles)
read_latency[100-119]          =        40602   # Read request latency (cycles)
read_latency[120-139]          =        32975   # Read request latency (cycles)
read_latency[140-159]          =        20831   # Read request latency (cycles)
read_latency[160-179]          =        15432   # Read request latency (cycles)
read_latency[180-199]          =        12270   # Read request latency (cycles)
read_latency[200-]             =       122433   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.03992e+09   # Write energy
read_energy                    =  3.07253e+09   # Read energy
act_energy                     =  6.84665e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.05215e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.39577e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84322e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79855e+09   # Active standby energy rank.1
average_read_latency           =      133.393   # Average read request latency (cycles)
average_interarrival           =       10.305   # Average request interarrival latency (cycles)
total_energy                   =  1.77883e+10   # Total energy (pJ)
average_power                  =      1778.83   # Average power (mW)
average_bandwidth              =      8.28057   # Average bandwidth
