

================================================================
== Vitis HLS Report for 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s'
================================================================
* Date:           Sat Nov  1 16:29:52 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        kernel_cholesky_0
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  5.388 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      343|      499|  2.058 us|  2.994 us|  343|  499|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency  |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |- row_loop   |      342|      498|  114 ~ 166|          -|          -|      3|        no|
        | + col_loop  |        0|       52|    20 ~ 26|          -|          -|  0 ~ 2|        no|
        +-------------+---------+---------+-----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 132
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 23 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 5 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%return_code = alloca i32 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:423]   --->   Operation 133 'alloca' 'return_code' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:449]   --->   Operation 134 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%diag_internal = alloca i32 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:431]   --->   Operation 135 'alloca' 'diag_internal' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%diag_internal_1 = alloca i32 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:431]   --->   Operation 136 'alloca' 'diag_internal_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%L_internal_re = alloca i32 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:430]   --->   Operation 137 'alloca' 'L_internal_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%L_internal_re_1 = alloca i32 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:430]   --->   Operation 138 'alloca' 'L_internal_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%L_internal_re_2 = alloca i32 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:430]   --->   Operation 139 'alloca' 'L_internal_re_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%L_internal_im = alloca i32 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:430]   --->   Operation 140 'alloca' 'L_internal_im' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%L_internal_im_1 = alloca i32 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:430]   --->   Operation 141 'alloca' 'L_internal_im_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%L_internal_im_2 = alloca i32 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:430]   --->   Operation 142 'alloca' 'L_internal_im_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%product_sum_im_2_loc = alloca i64 1"   --->   Operation 143 'alloca' 'product_sum_im_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%product_sum_re_2_loc = alloca i64 1"   --->   Operation 144 'alloca' 'product_sum_re_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.58ns)   --->   "%store_ln449 = store i2 0, i2 %i" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:449]   --->   Operation 145 'store' 'store_ln449' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 146 [1/1] (1.58ns)   --->   "%store_ln423 = store i32 0, i32 %return_code" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:423]   --->   Operation 146 'store' 'store_ln423' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln449 = br void %for.body" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:449]   --->   Operation 147 'br' 'br_ln449' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.56>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:499]   --->   Operation 148 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (1.56ns)   --->   "%icmp_ln449 = icmp_eq  i2 %i_1, i2 3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:449]   --->   Operation 149 'icmp' 'icmp_ln449' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (1.56ns)   --->   "%i_2 = add i2 %i_1, i2 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:449]   --->   Operation 150 'add' 'i_2' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln449 = br i1 %icmp_ln449, void %for.body.split, void %for.end79" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:449]   --->   Operation 151 'br' 'br_ln449' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (1.56ns)   --->   "%i_sub1 = add i2 %i_1, i2 3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:452]   --->   Operation 152 'add' 'i_sub1' <Predicate = (!icmp_ln449)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%return_code_load = load i32 %return_code" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:521]   --->   Operation 153 'load' 'return_code_load' <Predicate = (icmp_ln449)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%ret_ln521 = ret i32 %return_code_load" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:521]   --->   Operation 154 'ret' 'ret_ln521' <Predicate = (icmp_ln449)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.86>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln453 = sext i2 %i_sub1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453]   --->   Operation 155 'sext' 'sext_ln453' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (1.34ns)   --->   "%mul_ln453 = mul i3 %sext_ln453, i3 %sext_ln453" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453]   --->   Operation 156 'mul' 'mul_ln453' <Predicate = true> <Delay = 1.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (1.56ns)   --->   "%sub_ln453 = sub i2 1, i2 %i_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453]   --->   Operation 157 'sub' 'sub_ln453' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln453_1 = sext i2 %sub_ln453" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453]   --->   Operation 158 'sext' 'sext_ln453_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (1.65ns)   --->   "%add_ln453 = add i3 %sext_ln453_1, i3 %mul_ln453" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453]   --->   Operation 159 'add' 'add_ln453' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln453_2 = sext i3 %add_ln453" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453]   --->   Operation 160 'sext' 'sext_ln453_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln453, i32 2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453]   --->   Operation 161 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (1.65ns)   --->   "%sub_ln453_1 = sub i4 0, i4 %sext_ln453_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453]   --->   Operation 162 'sub' 'sub_ln453_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%lshr_ln453_1_cast = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %sub_ln453_1, i32 1, i32 2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453]   --->   Operation 163 'partselect' 'lshr_ln453_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %add_ln453, i32 1, i32 2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453]   --->   Operation 164 'partselect' 'zext_ln' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.12>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln499 = zext i2 %i_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:499]   --->   Operation 165 'zext' 'zext_ln499' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln499 = trunc i2 %i_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:499]   --->   Operation 166 'trunc' 'trunc_ln499' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_1, i2 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:499]   --->   Operation 167 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln499, i2 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:499]   --->   Operation 168 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln499_1 = zext i2 %i_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:499]   --->   Operation 169 'zext' 'zext_ln499_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (1.65ns)   --->   "%sub_ln499 = sub i3 %tmp, i3 %zext_ln499_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:499]   --->   Operation 170 'sub' 'sub_ln499' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln499_2 = zext i4 %p_shl1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:499]   --->   Operation 171 'zext' 'zext_ln499_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%rhs_re = getelementptr i16 %A_re, i64 0, i64 %zext_ln499_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:499]   --->   Operation 172 'getelementptr' 'rhs_re' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%this_re_1 = getelementptr i16 %L_re, i64 0, i64 %zext_ln499_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:518]   --->   Operation 173 'getelementptr' 'this_re_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%this_im_1 = getelementptr i16 %L_im, i64 0, i64 %zext_ln499_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:518]   --->   Operation 174 'getelementptr' 'this_im_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%specpipeline_ln450 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:450]   --->   Operation 175 'specpipeline' 'specpipeline_ln450' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%speclooptripcount_ln430 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:430]   --->   Operation 176 'speclooptripcount' 'speclooptripcount_ln430' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%specloopname_ln449 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:449]   --->   Operation 177 'specloopname' 'specloopname_ln449' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (1.56ns)   --->   "%sub_ln453_2 = sub i2 0, i2 %lshr_ln453_1_cast" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453]   --->   Operation 178 'sub' 'sub_ln453_2' <Predicate = (tmp_13)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.99ns)   --->   "%select_ln453 = select i1 %tmp_13, i2 %sub_ln453_2, i2 %zext_ln" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453]   --->   Operation 179 'select' 'select_ln453' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln453_3 = sext i2 %select_ln453" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453]   --->   Operation 180 'sext' 'sext_ln453_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (1.56ns)   --->   "%add_ln453_2 = add i2 %i_1, i2 %select_ln453" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453]   --->   Operation 181 'add' 'add_ln453_2' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (1.56ns)   --->   "%add_ln453_1 = add i3 %zext_ln499, i3 %sext_ln453_3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453]   --->   Operation 182 'add' 'add_ln453_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln458 = sext i3 %add_ln453_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:458]   --->   Operation 183 'sext' 'sext_ln458' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (1.58ns)   --->   "%br_ln458 = br void %sum_loop" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:458]   --->   Operation 184 'br' 'br_ln458' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.01>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%square_sum_re_1 = phi i35 0, void %for.body.split, i35 %tmp2_re_20, void %arrayidx40.1.exit"   --->   Operation 185 'phi' 'square_sum_re_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%j = phi i2 0, void %for.body.split, i2 %j_1, void %arrayidx40.1.exit"   --->   Operation 186 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (1.56ns)   --->   "%icmp_ln458 = icmp_eq  i2 %j, i2 %i_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:458]   --->   Operation 187 'icmp' 'icmp_ln458' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (1.56ns)   --->   "%j_1 = add i2 %j, i2 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:458]   --->   Operation 188 'add' 'j_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln458 = br i1 %icmp_ln458, void %fpga_resource_hint.for.end.1, void %for.end56.loopexit_ifconv" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:458]   --->   Operation 189 'br' 'br_ln458' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln458 = trunc i2 %j" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:458]   --->   Operation 190 'trunc' 'trunc_ln458' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln468 = zext i2 %j" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:468]   --->   Operation 191 'zext' 'zext_ln468' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln458, i2 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:468]   --->   Operation 192 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln468 = sub i3 %p_shl, i3 %zext_ln468" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:468]   --->   Operation 193 'sub' 'sub_ln468' <Predicate = (!icmp_ln458)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 194 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%add_ln468 = add i3 %sub_ln468, i3 %zext_ln499" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:468]   --->   Operation 194 'add' 'add_ln468' <Predicate = (!icmp_ln458)> <Delay = 2.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln468_1 = zext i3 %add_ln468" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:468]   --->   Operation 195 'zext' 'zext_ln468_1' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%din_re = getelementptr i16 %A_re, i64 0, i64 %zext_ln468_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:468]   --->   Operation 196 'getelementptr' 'din_re' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%din_im = getelementptr i16 %A_im, i64 0, i64 %zext_ln468_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:468]   --->   Operation 197 'getelementptr' 'din_im' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%this_re = getelementptr i16 %L_re, i64 0, i64 %zext_ln468_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:493]   --->   Operation 198 'getelementptr' 'this_re' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (1.65ns)   --->   "%add_ln494 = add i3 %sub_ln499, i3 %zext_ln468" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:494]   --->   Operation 199 'add' 'add_ln494' <Predicate = (!icmp_ln458)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%this_im = getelementptr i16 %L_im, i64 0, i64 %zext_ln468_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:493]   --->   Operation 200 'getelementptr' 'this_im' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln460 = zext i2 %j" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:460]   --->   Operation 201 'zext' 'zext_ln460' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_5 : Operation 202 [2/2] (2.32ns)   --->   "%tmp_re_10 = load i4 %din_re" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:344->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:468]   --->   Operation 202 'load' 'tmp_re_10' <Predicate = (!icmp_ln458)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 203 [2/2] (2.32ns)   --->   "%din_im_load = load i4 %din_im" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:344->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:468]   --->   Operation 203 'load' 'din_im_load' <Predicate = (!icmp_ln458)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 204 [1/1] (1.65ns)   --->   "%add_ln488 = add i4 %zext_ln460, i4 %sext_ln458" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:488]   --->   Operation 204 'add' 'add_ln488' <Predicate = (!icmp_ln458)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i4 %add_ln488" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:488]   --->   Operation 205 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_5 : Operation 206 [2/2] (2.32ns)   --->   "%z_re_load = load i4 %rhs_re" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:58->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:499]   --->   Operation 206 'load' 'z_re_load' <Predicate = (icmp_ln458)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 207 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln84 = store i16 0, i4 %this_im_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:84->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:518]   --->   Operation 207 'store' 'store_ln84' <Predicate = (icmp_ln458)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 208 [1/1] (1.58ns)   --->   "%store_ln449 = store i2 %i_2, i2 %i" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:449]   --->   Operation 208 'store' 'store_ln449' <Predicate = (icmp_ln458)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 4.47>
ST_6 : Operation 209 [1/1] (1.56ns)   --->   "%j_sub1 = add i2 %j, i2 3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:462]   --->   Operation 209 'add' 'j_sub1' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (1.34ns)   --->   "%mul_ln463 = mul i2 %j_sub1, i2 %j_sub1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:463]   --->   Operation 210 'mul' 'mul_ln463' <Predicate = true> <Delay = 1.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln463)   --->   "%xor_ln463 = xor i1 %trunc_ln458, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:463]   --->   Operation 211 'xor' 'xor_ln463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln463)   --->   "%zext_ln463 = zext i1 %xor_ln463" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:463]   --->   Operation 212 'zext' 'zext_ln463' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln463 = add i2 %zext_ln463, i2 %mul_ln463" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:463]   --->   Operation 213 'add' 'add_ln463' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %add_ln463, i32 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:463]   --->   Operation 214 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/2] ( I:2.32ns O:2.32ns )   --->   "%tmp_re_10 = load i4 %din_re" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:344->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:468]   --->   Operation 215 'load' 'tmp_re_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 216 [1/2] ( I:2.32ns O:2.32ns )   --->   "%din_im_load = load i4 %din_im" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:344->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:468]   --->   Operation 216 'load' 'din_im_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 217 [1/1] (2.07ns)   --->   "%sub_ln345 = sub i16 0, i16 %din_im_load" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:468]   --->   Operation 217 'sub' 'sub_ln345' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (1.56ns)   --->   "%icmp_ln482 = icmp_eq  i2 %j, i2 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 218 'icmp' 'icmp_ln482' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%L_internal_re_load = load i16 %L_internal_re"   --->   Operation 219 'load' 'L_internal_re_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%L_internal_re_1_load = load i16 %L_internal_re_1"   --->   Operation 220 'load' 'L_internal_re_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%L_internal_re_2_load = load i16 %L_internal_re_2"   --->   Operation 221 'load' 'L_internal_re_2_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%L_internal_im_load = load i16 %L_internal_im"   --->   Operation 222 'load' 'L_internal_im_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%L_internal_im_1_load = load i16 %L_internal_im_1"   --->   Operation 223 'load' 'L_internal_im_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%L_internal_im_2_load = load i16 %L_internal_im_2"   --->   Operation 224 'load' 'L_internal_im_2_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%tmp2_re_17 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_re_10, i15 0" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:468]   --->   Operation 225 'bitconcatenate' 'tmp2_re_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%tmp2_im = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %sub_ln345, i15 0" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:468]   --->   Operation 226 'bitconcatenate' 'tmp2_im' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 227 [2/2] (3.63ns)   --->   "%call_ln59 = call void @choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_, i31 %tmp2_re_17, i31 %tmp2_im, i1 %trunc_ln458, i2 %add_ln453_2, i16 %L_internal_re_load, i16 %L_internal_re_1_load, i16 %L_internal_re_2_load, i16 %L_internal_im_load, i16 %L_internal_im_1_load, i16 %L_internal_im_2_load, i1 %tmp_57, i35 %product_sum_re_2_loc, i35 %product_sum_im_2_loc" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:468]   --->   Operation 227 'call' 'call_ln59' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 228 [1/2] (0.00ns)   --->   "%call_ln59 = call void @choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_, i31 %tmp2_re_17, i31 %tmp2_im, i1 %trunc_ln458, i2 %add_ln453_2, i16 %L_internal_re_load, i16 %L_internal_re_1_load, i16 %L_internal_re_2_load, i16 %L_internal_im_load, i16 %L_internal_im_1_load, i16 %L_internal_im_2_load, i1 %tmp_57, i35 %product_sum_re_2_loc, i35 %product_sum_im_2_loc" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:468]   --->   Operation 228 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 3.60>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%product_sum_re_2_loc_load = load i35 %product_sum_re_2_loc"   --->   Operation 229 'load' 'product_sum_re_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%product_sum_im_2_loc_load = load i35 %product_sum_im_2_loc"   --->   Operation 230 'load' 'product_sum_im_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %product_sum_re_2_loc_load, i32 34" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 231 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_18)   --->   "%trunc_ln59_1 = trunc i35 %product_sum_re_2_loc_load" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 232 'trunc' 'trunc_ln59_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_18)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %trunc_ln59_1, i2 0" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 233 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %product_sum_re_2_loc_load, i32 31" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 234 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i3 @_ssdm_op_PartSelect.i3.i35.i32, i35 %product_sum_re_2_loc_load, i32 32" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 235 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (1.65ns)   --->   "%icmp_ln59_4 = icmp_ne  i3 %tmp_7, i3 7" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 236 'icmp' 'icmp_ln59_4' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 237 [1/1] (1.65ns)   --->   "%icmp_ln59_5 = icmp_ne  i3 %tmp_7, i3 0" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 237 'icmp' 'icmp_ln59_5' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_8)   --->   "%or_ln59_3 = or i1 %tmp_59, i1 %icmp_ln59_5" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 238 'or' 'or_ln59_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_8)   --->   "%xor_ln59_6 = xor i1 %tmp_58, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 239 'xor' 'xor_ln59_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 240 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln59_8 = and i1 %or_ln59_3, i1 %xor_ln59_6" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 240 'and' 'and_ln59_8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_18)   --->   "%xor_ln59_7 = xor i1 %tmp_59, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 241 'xor' 'xor_ln59_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_18)   --->   "%or_ln59_4 = or i1 %icmp_ln59_4, i1 %xor_ln59_7" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 242 'or' 'or_ln59_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_18)   --->   "%and_ln59_9 = and i1 %or_ln59_4, i1 %tmp_58" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 243 'and' 'and_ln59_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_18)   --->   "%select_ln59_4 = select i1 %and_ln59_8, i34 8589934591, i34 8589934592" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 244 'select' 'select_ln59_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_18)   --->   "%or_ln59_5 = or i1 %and_ln59_8, i1 %and_ln59_9" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 245 'or' 'or_ln59_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 246 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp2_re_18 = select i1 %or_ln59_5, i34 %select_ln59_4, i34 %shl_ln" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 246 'select' 'tmp2_re_18' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %product_sum_im_2_loc_load, i32 34" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 247 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_5)   --->   "%trunc_ln59_2 = trunc i35 %product_sum_im_2_loc_load" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 248 'trunc' 'trunc_ln59_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_5)   --->   "%shl_ln59_2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %trunc_ln59_2, i2 0" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 249 'bitconcatenate' 'shl_ln59_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %product_sum_im_2_loc_load, i32 31" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 250 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i35.i32, i35 %product_sum_im_2_loc_load, i32 32" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 251 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (1.65ns)   --->   "%icmp_ln59_6 = icmp_ne  i3 %tmp_8, i3 7" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 252 'icmp' 'icmp_ln59_6' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 253 [1/1] (1.65ns)   --->   "%icmp_ln59_7 = icmp_ne  i3 %tmp_8, i3 0" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 253 'icmp' 'icmp_ln59_7' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_10)   --->   "%or_ln59_6 = or i1 %tmp_61, i1 %icmp_ln59_7" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 254 'or' 'or_ln59_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_10)   --->   "%xor_ln59_8 = xor i1 %tmp_60, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 255 'xor' 'xor_ln59_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 256 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln59_10 = and i1 %or_ln59_6, i1 %xor_ln59_8" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 256 'and' 'and_ln59_10' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_5)   --->   "%xor_ln59_9 = xor i1 %tmp_61, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 257 'xor' 'xor_ln59_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_5)   --->   "%or_ln59_7 = or i1 %icmp_ln59_6, i1 %xor_ln59_9" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 258 'or' 'or_ln59_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_5)   --->   "%and_ln59_11 = and i1 %or_ln59_7, i1 %tmp_60" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 259 'and' 'and_ln59_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_5)   --->   "%select_ln59_6 = select i1 %and_ln59_10, i34 8589934591, i34 8589934592" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 260 'select' 'select_ln59_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_5)   --->   "%or_ln59_8 = or i1 %and_ln59_10, i1 %and_ln59_11" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 261 'or' 'or_ln59_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 262 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp2_im_5 = select i1 %or_ln59_8, i34 %select_ln59_6, i34 %shl_ln59_2" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478]   --->   Operation 262 'select' 'tmp2_im_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.75>
ST_10 : Operation 263 [1/1] (0.00ns)   --->   "%diag_internal_load_1 = load i33 %diag_internal" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 263 'load' 'diag_internal_load_1' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "%diag_internal_1_load_1 = load i33 %diag_internal_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 264 'load' 'diag_internal_1_load_1' <Predicate = (icmp_ln482)> <Delay = 0.00>
ST_10 : Operation 265 [1/1] (0.80ns)   --->   "%B = select i1 %icmp_ln482, i33 %diag_internal_1_load_1, i33 %diag_internal_load_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 265 'select' 'B' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln284 = sext i34 %tmp2_re_18" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 266 'sext' 'sext_ln284' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln284_1 = sext i33 %B" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 267 'sext' 'sext_ln284_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 268 [3/3] (3.94ns)   --->   "%mul_ln284 = mul i67 %sext_ln284, i67 %sext_ln284_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 268 'mul' 'mul_ln284' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln285 = sext i34 %tmp2_im_5" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 269 'sext' 'sext_ln285' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 270 [3/3] (3.94ns)   --->   "%mul_ln285 = mul i67 %sext_ln285, i67 %sext_ln284_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 270 'mul' 'mul_ln285' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.94>
ST_11 : Operation 271 [2/3] (3.94ns)   --->   "%mul_ln284 = mul i67 %sext_ln284, i67 %sext_ln284_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 271 'mul' 'mul_ln284' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 272 [2/3] (3.94ns)   --->   "%mul_ln285 = mul i67 %sext_ln285, i67 %sext_ln284_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 272 'mul' 'mul_ln285' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.94>
ST_12 : Operation 273 [1/3] (3.94ns)   --->   "%mul_ln284 = mul i67 %sext_ln284, i67 %sext_ln284_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 273 'mul' 'mul_ln284' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 274 [1/1] (0.00ns)   --->   "%specfucore_ln286 = specfucore void @_ssdm_op_SpecFUCore, i67 %mul_ln284, i64 12, i64 3, i64 18446744073709551615" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:286->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 274 'specfucore' 'specfucore_ln286' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln284, i32 66" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 275 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln284 = trunc i67 %mul_ln284" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 276 'trunc' 'trunc_ln284' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i67.i32, i67 %mul_ln284, i32 51" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 277 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i17 @_ssdm_op_PartSelect.i17.i67.i32, i67 %mul_ln284, i32 50" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 278 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 279 [1/3] (3.94ns)   --->   "%mul_ln285 = mul i67 %sext_ln285, i67 %sext_ln284_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 279 'mul' 'mul_ln285' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "%specfucore_ln287 = specfucore void @_ssdm_op_SpecFUCore, i67 %mul_ln285, i64 12, i64 3, i64 18446744073709551615" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:287->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 280 'specfucore' 'specfucore_ln287' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln285, i32 66" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 281 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln285 = trunc i67 %mul_ln285" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 282 'trunc' 'trunc_ln285' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i67.i32, i67 %mul_ln285, i32 51" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 283 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i17 @_ssdm_op_PartSelect.i17.i67.i32, i67 %mul_ln285, i32 50" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 284 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 4.57>
ST_13 : Operation 285 [1/1] (1.94ns)   --->   "%icmp_ln284 = icmp_ne  i15 %trunc_ln284, i15 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 285 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 286 [1/1] (2.07ns)   --->   "%icmp_ln284_1 = icmp_eq  i16 %tmp_10, i16 65535" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 286 'icmp' 'icmp_ln284_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 287 [1/1] (2.10ns)   --->   "%icmp_ln284_2 = icmp_eq  i17 %tmp_11, i17 131071" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 287 'icmp' 'icmp_ln284_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 288 [1/1] (2.10ns)   --->   "%icmp_ln284_3 = icmp_eq  i17 %tmp_11, i17 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 288 'icmp' 'icmp_ln284_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node imag_temp)   --->   "%trunc_ln8 = partselect i34 @_ssdm_op_PartSelect.i34.i67.i32.i32, i67 %mul_ln285, i32 16, i32 49" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 289 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node imag_temp)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln285, i32 15" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 290 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 291 [1/1] (1.94ns)   --->   "%icmp_ln285 = icmp_ne  i15 %trunc_ln285, i15 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 291 'icmp' 'icmp_ln285' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node imag_temp)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln285, i32 16" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 292 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node imag_temp)   --->   "%or_ln285 = or i1 %tmp_71, i1 %icmp_ln285" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 293 'or' 'or_ln285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node imag_temp)   --->   "%and_ln285 = and i1 %or_ln285, i1 %tmp_69" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 294 'and' 'and_ln285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node imag_temp)   --->   "%zext_ln285 = zext i1 %and_ln285" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 295 'zext' 'zext_ln285' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 296 [1/1] (2.63ns) (out node of the LUT)   --->   "%imag_temp = add i34 %trunc_ln8, i34 %zext_ln285" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 296 'add' 'imag_temp' <Predicate = true> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %imag_temp, i32 33" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 297 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 298 [1/1] (2.07ns)   --->   "%icmp_ln285_1 = icmp_eq  i16 %tmp_12, i16 65535" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 298 'icmp' 'icmp_ln285_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 299 [1/1] (2.10ns)   --->   "%icmp_ln285_2 = icmp_eq  i17 %tmp_14, i17 131071" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 299 'icmp' 'icmp_ln285_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 300 [1/1] (2.10ns)   --->   "%icmp_ln285_3 = icmp_eq  i17 %tmp_14, i17 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 300 'icmp' 'icmp_ln285_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.60>
ST_14 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node real_temp)   --->   "%trunc_ln7 = partselect i34 @_ssdm_op_PartSelect.i34.i67.i32.i32, i67 %mul_ln284, i32 16, i32 49" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 301 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node real_temp)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln284, i32 15" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 302 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_1)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln284, i32 49" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 303 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node real_temp)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln284, i32 16" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 304 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node real_temp)   --->   "%or_ln284 = or i1 %tmp_65, i1 %icmp_ln284" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 305 'or' 'or_ln284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node real_temp)   --->   "%and_ln284 = and i1 %or_ln284, i1 %tmp_63" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 306 'and' 'and_ln284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node real_temp)   --->   "%zext_ln284 = zext i1 %and_ln284" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 307 'zext' 'zext_ln284' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 308 [1/1] (2.63ns) (out node of the LUT)   --->   "%real_temp = add i34 %trunc_ln7, i34 %zext_ln284" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 308 'add' 'real_temp' <Predicate = true> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %real_temp, i32 33" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 309 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_1)   --->   "%xor_ln284 = xor i1 %tmp_66, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 310 'xor' 'xor_ln284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 311 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_1 = and i1 %tmp_64, i1 %xor_ln284" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 311 'and' 'and_ln284_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_5)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln284, i32 50" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 312 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_4)   --->   "%select_ln284 = select i1 %and_ln284_1, i1 %icmp_ln284_2, i1 %icmp_ln284_3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 313 'select' 'select_ln284' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_5)   --->   "%xor_ln284_1 = xor i1 %tmp_67, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 314 'xor' 'xor_ln284_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_5)   --->   "%and_ln284_2 = and i1 %icmp_ln284_1, i1 %xor_ln284_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 315 'and' 'and_ln284_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_5)   --->   "%select_ln284_1 = select i1 %and_ln284_1, i1 %and_ln284_2, i1 %icmp_ln284_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 316 'select' 'select_ln284_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_4)   --->   "%xor_ln284_2 = xor i1 %select_ln284, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 317 'xor' 'xor_ln284_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_4)   --->   "%or_ln284_1 = or i1 %tmp_66, i1 %xor_ln284_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 318 'or' 'or_ln284_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_4)   --->   "%xor_ln284_3 = xor i1 %tmp_62, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 319 'xor' 'xor_ln284_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 320 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln284_4 = and i1 %or_ln284_1, i1 %xor_ln284_3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 320 'and' 'and_ln284_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 321 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln284_5 = and i1 %tmp_66, i1 %select_ln284_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 321 'and' 'and_ln284_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node and_ln285_1)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln285, i32 49" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 322 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node and_ln285_1)   --->   "%xor_ln285 = xor i1 %tmp_72, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 323 'xor' 'xor_ln285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 324 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln285_1 = and i1 %tmp_70, i1 %xor_ln285" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 324 'and' 'and_ln285_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node and_ln285_5)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln285, i32 50" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 325 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node and_ln285_4)   --->   "%select_ln285 = select i1 %and_ln285_1, i1 %icmp_ln285_2, i1 %icmp_ln285_3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 326 'select' 'select_ln285' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node and_ln285_5)   --->   "%xor_ln285_1 = xor i1 %tmp_73, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 327 'xor' 'xor_ln285_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node and_ln285_5)   --->   "%and_ln285_2 = and i1 %icmp_ln285_1, i1 %xor_ln285_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 328 'and' 'and_ln285_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node and_ln285_5)   --->   "%select_ln285_1 = select i1 %and_ln285_1, i1 %and_ln285_2, i1 %icmp_ln285_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 329 'select' 'select_ln285_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node or_ln285_2)   --->   "%and_ln285_3 = and i1 %and_ln285_1, i1 %icmp_ln285_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 330 'and' 'and_ln285_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node and_ln285_4)   --->   "%xor_ln285_2 = xor i1 %select_ln285, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 331 'xor' 'xor_ln285_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln285_4)   --->   "%or_ln285_1 = or i1 %tmp_72, i1 %xor_ln285_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 332 'or' 'or_ln285_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node and_ln285_4)   --->   "%xor_ln285_3 = xor i1 %tmp_68, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 333 'xor' 'xor_ln285_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 334 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln285_4 = and i1 %or_ln285_1, i1 %xor_ln285_3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 334 'and' 'and_ln285_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 335 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln285_5 = and i1 %tmp_72, i1 %select_ln285_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 335 'and' 'and_ln285_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node or_ln285_2)   --->   "%or_ln285_3 = or i1 %and_ln285_3, i1 %and_ln285_5" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 336 'or' 'or_ln285_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node or_ln285_2)   --->   "%xor_ln285_4 = xor i1 %or_ln285_3, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 337 'xor' 'xor_ln285_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node or_ln285_2)   --->   "%and_ln285_6 = and i1 %tmp_68, i1 %xor_ln285_4" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 338 'and' 'and_ln285_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 339 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln285_2 = or i1 %and_ln285_4, i1 %and_ln285_6" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 339 'or' 'or_ln285_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.06>
ST_15 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node or_ln284_2)   --->   "%and_ln284_3 = and i1 %and_ln284_1, i1 %icmp_ln284_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 340 'and' 'and_ln284_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node or_ln284_2)   --->   "%or_ln284_3 = or i1 %and_ln284_3, i1 %and_ln284_5" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 341 'or' 'or_ln284_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node or_ln284_2)   --->   "%xor_ln284_4 = xor i1 %or_ln284_3, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 342 'xor' 'xor_ln284_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node or_ln284_2)   --->   "%and_ln284_6 = and i1 %tmp_62, i1 %xor_ln284_4" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 343 'and' 'and_ln284_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 344 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln284_2 = or i1 %and_ln284_4, i1 %and_ln284_6" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 344 'or' 'or_ln284_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node imag_temp_2)   --->   "%select_ln285_2 = select i1 %and_ln285_4, i34 8589934591, i34 8589934592" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 345 'select' 'select_ln285_2' <Predicate = (or_ln285_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 346 [1/1] (0.91ns) (out node of the LUT)   --->   "%imag_temp_2 = select i1 %or_ln285_2, i34 %select_ln285_2, i34 %imag_temp" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 346 'select' 'imag_temp_2' <Predicate = true> <Delay = 0.91> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %imag_temp_2, i32 33" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 347 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_2)   --->   "%trunc_ln59_4 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %imag_temp_2, i32 17, i32 32" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 348 'partselect' 'trunc_ln59_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_2)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %imag_temp_2, i32 16" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 349 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln59_7 = trunc i34 %imag_temp_2" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 350 'trunc' 'trunc_ln59_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 351 [1/1] (2.07ns)   --->   "%icmp_ln59_9 = icmp_ne  i16 %trunc_ln59_7, i16 0" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 351 'icmp' 'icmp_ln59_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %imag_temp_2, i32 32" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 352 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_2)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %imag_temp_2, i32 17" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 353 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_2)   --->   "%or_ln59_13 = or i1 %tmp_82, i1 %icmp_ln59_9" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 354 'or' 'or_ln59_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_2)   --->   "%and_ln59_18 = and i1 %or_ln59_13, i1 %tmp_80" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 355 'and' 'and_ln59_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_2)   --->   "%zext_ln59_2 = zext i1 %and_ln59_18" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 356 'zext' 'zext_ln59_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 357 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln59_2 = add i16 %trunc_ln59_4, i16 %zext_ln59_2" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 357 'add' 'add_ln59_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln59_2, i32 15" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 358 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 5.06>
ST_16 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node real_temp_2)   --->   "%select_ln284_2 = select i1 %and_ln284_4, i34 8589934591, i34 8589934592" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 359 'select' 'select_ln284_2' <Predicate = (or_ln284_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 360 [1/1] (0.91ns) (out node of the LUT)   --->   "%real_temp_2 = select i1 %or_ln284_2, i34 %select_ln284_2, i34 %real_temp" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 360 'select' 'real_temp_2' <Predicate = true> <Delay = 0.91> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %real_temp_2, i32 33" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 361 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_1)   --->   "%trunc_ln59_3 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %real_temp_2, i32 17, i32 32" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 362 'partselect' 'trunc_ln59_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_1)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %real_temp_2, i32 16" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 363 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln59_6 = trunc i34 %real_temp_2" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 364 'trunc' 'trunc_ln59_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 365 [1/1] (2.07ns)   --->   "%icmp_ln59_8 = icmp_ne  i16 %trunc_ln59_6, i16 0" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 365 'icmp' 'icmp_ln59_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %real_temp_2, i32 32" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 366 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_1)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %real_temp_2, i32 17" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 367 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_1)   --->   "%or_ln59_9 = or i1 %tmp_77, i1 %icmp_ln59_8" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 368 'or' 'or_ln59_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_1)   --->   "%and_ln59_12 = and i1 %or_ln59_9, i1 %tmp_75" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 369 'and' 'and_ln59_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_1)   --->   "%zext_ln59_1 = zext i1 %and_ln59_12" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 370 'zext' 'zext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 371 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln59_1 = add i16 %trunc_ln59_3, i16 %zext_ln59_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 371 'add' 'add_ln59_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln59_1, i32 15" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 372 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_19)   --->   "%xor_ln59_15 = xor i1 %tmp_83, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 373 'xor' 'xor_ln59_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 374 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln59_19 = and i1 %tmp_81, i1 %xor_ln59_15" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 374 'and' 'and_ln59_19' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 375 [1/1] (0.97ns)   --->   "%xor_ln59_16 = xor i1 %tmp_79, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 375 'xor' 'xor_ln59_16' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_21)   --->   "%select_ln59_12 = select i1 %and_ln59_19, i1 %tmp_79, i1 %xor_ln59_16" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 376 'select' 'select_ln59_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_23)   --->   "%select_ln59_13 = select i1 %and_ln59_19, i1 %xor_ln59_16, i1 %tmp_79" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 377 'select' 'select_ln59_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_23)   --->   "%xor_ln59_17 = xor i1 %tmp_81, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 378 'xor' 'xor_ln59_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_23)   --->   "%or_ln59_14 = or i1 %tmp_83, i1 %xor_ln59_17" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 379 'or' 'or_ln59_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_21)   --->   "%xor_ln59_18 = xor i1 %select_ln59_12, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 380 'xor' 'xor_ln59_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_21)   --->   "%or_ln59_15 = or i1 %tmp_83, i1 %xor_ln59_18" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 381 'or' 'or_ln59_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 382 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln59_21 = and i1 %or_ln59_15, i1 %xor_ln59_16" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 382 'and' 'and_ln59_21' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_23)   --->   "%and_ln59_22 = and i1 %tmp_83, i1 %select_ln59_13" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 383 'and' 'and_ln59_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 384 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln59_23 = xor i1 %and_ln59_22, i1 %or_ln59_14" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 384 'xor' 'xor_ln59_23' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_6)   --->   "%and_ln59_23 = and i1 %xor_ln59_23, i1 %tmp_79" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 385 'and' 'and_ln59_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_6)   --->   "%select_ln59_14 = select i1 %and_ln59_21, i16 32767, i16 32768" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 386 'select' 'select_ln59_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_6)   --->   "%or_ln59_16 = or i1 %and_ln59_21, i1 %and_ln59_23" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 387 'or' 'or_ln59_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 388 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp2_im_6 = select i1 %or_ln59_16, i16 %select_ln59_14, i16 %add_ln59_2" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 388 'select' 'tmp2_im_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.05>
ST_17 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_13)   --->   "%xor_ln59_10 = xor i1 %tmp_78, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 389 'xor' 'xor_ln59_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 390 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln59_13 = and i1 %tmp_76, i1 %xor_ln59_10" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 390 'and' 'and_ln59_13' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 391 [1/1] (0.97ns)   --->   "%xor_ln59_11 = xor i1 %tmp_74, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 391 'xor' 'xor_ln59_11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_15)   --->   "%select_ln59_8 = select i1 %and_ln59_13, i1 %tmp_74, i1 %xor_ln59_11" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 392 'select' 'select_ln59_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_22)   --->   "%select_ln59_9 = select i1 %and_ln59_13, i1 %xor_ln59_11, i1 %tmp_74" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 393 'select' 'select_ln59_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_22)   --->   "%xor_ln59_12 = xor i1 %tmp_76, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 394 'xor' 'xor_ln59_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_22)   --->   "%or_ln59_10 = or i1 %tmp_78, i1 %xor_ln59_12" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 395 'or' 'or_ln59_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_15)   --->   "%xor_ln59_13 = xor i1 %select_ln59_8, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 396 'xor' 'xor_ln59_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_15)   --->   "%or_ln59_11 = or i1 %tmp_78, i1 %xor_ln59_13" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 397 'or' 'or_ln59_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 398 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln59_15 = and i1 %or_ln59_11, i1 %xor_ln59_11" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 398 'and' 'and_ln59_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_22)   --->   "%and_ln59_16 = and i1 %tmp_78, i1 %select_ln59_9" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 399 'and' 'and_ln59_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 400 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln59_22 = xor i1 %and_ln59_16, i1 %or_ln59_10" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 400 'xor' 'xor_ln59_22' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_19)   --->   "%and_ln59_17 = and i1 %xor_ln59_22, i1 %tmp_74" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 401 'and' 'and_ln59_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_19)   --->   "%select_ln59_10 = select i1 %and_ln59_15, i16 32767, i16 32768" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 402 'select' 'select_ln59_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_19)   --->   "%or_ln59_12 = or i1 %and_ln59_15, i1 %and_ln59_17" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 403 'or' 'or_ln59_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 404 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp2_re_19 = select i1 %or_ln59_12, i16 %select_ln59_10, i16 %add_ln59_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484]   --->   Operation 404 'select' 'tmp2_re_19' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln345 = sext i16 %tmp2_im_6" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:353->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 405 'sext' 'sext_ln345' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 406 [1/1] (2.07ns)   --->   "%sub_ln345_1 = sub i17 0, i17 %sext_ln345" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:353->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 406 'sub' 'sub_ln345_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node tmp_im_7)   --->   "%trunc_ln345 = trunc i17 %sub_ln345_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:353->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 407 'trunc' 'trunc_ln345' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln345_1, i32 16" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:353->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 408 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln345_1, i32 15" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:353->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 409 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node tmp_im_7)   --->   "%xor_ln345 = xor i1 %tmp_84, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:353->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 410 'xor' 'xor_ln345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node tmp_im_7)   --->   "%and_ln345 = and i1 %tmp_85, i1 %xor_ln345" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:353->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 411 'and' 'and_ln345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node tmp_im_7)   --->   "%xor_ln345_1 = xor i1 %tmp_84, i1 %tmp_85" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:353->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 412 'xor' 'xor_ln345_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node tmp_im_7)   --->   "%select_ln345 = select i1 %and_ln345, i16 32767, i16 32768" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:353->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 413 'select' 'select_ln345' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 414 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_im_7 = select i1 %xor_ln345_1, i16 %select_ln345, i16 %trunc_ln345" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:353->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 414 'select' 'tmp_im_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.34>
ST_18 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln99 = sext i16 %tmp2_re_19" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 415 'sext' 'sext_ln99' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 416 [2/2] (3.34ns)   --->   "%mul_ln99 = mul i32 %sext_ln99, i32 %sext_ln99" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 416 'mul' 'mul_ln99' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i16 %tmp_im_7" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 417 'sext' 'sext_ln100' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln100_1 = sext i16 %tmp2_im_6" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 418 'sext' 'sext_ln100_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 419 [2/2] (3.34ns)   --->   "%mul_ln100 = mul i32 %sext_ln100, i32 %sext_ln100_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 419 'mul' 'mul_ln100' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.16>
ST_19 : Operation 420 [1/2] (3.34ns)   --->   "%mul_ln99 = mul i32 %sext_ln99, i32 %sext_ln99" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 420 'mul' 'mul_ln99' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln99, i32 31" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 421 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i32 %mul_ln99" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 422 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 423 [1/1] (1.81ns)   --->   "%icmp_ln99 = icmp_ne  i14 %trunc_ln99, i14 0" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 423 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln99, i32 30" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 424 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 425 [1/2] (3.34ns)   --->   "%mul_ln100 = mul i32 %sext_ln100, i32 %sext_ln100_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 425 'mul' 'mul_ln100' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln100, i32 31" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 426 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i32 %mul_ln100" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 427 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 428 [1/1] (1.81ns)   --->   "%icmp_ln100 = icmp_ne  i14 %trunc_ln100, i14 0" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 428 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln100, i32 30" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 429 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 5.02>
ST_20 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node tmp1_1)   --->   "%tmp1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln99, i32 15, i32 30" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 430 'partselect' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node tmp1_1)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln99, i32 14" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 431 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node tmp1_1)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln99, i32 15" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 432 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node tmp1_1)   --->   "%or_ln99 = or i1 %tmp_89, i1 %icmp_ln99" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 433 'or' 'or_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node tmp1_1)   --->   "%and_ln99 = and i1 %or_ln99, i1 %tmp_87" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 434 'and' 'and_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node tmp1_1)   --->   "%zext_ln99 = zext i1 %and_ln99" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 435 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 436 [1/1] (2.07ns) (out node of the LUT)   --->   "%tmp1_1 = add i16 %tmp1, i16 %zext_ln99" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 436 'add' 'tmp1_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp1_1, i32 15" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 437 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node and_ln99_1)   --->   "%xor_ln99 = xor i1 %tmp_90, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 438 'xor' 'xor_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 439 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln99_1 = and i1 %tmp_88, i1 %xor_ln99" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 439 'and' 'and_ln99_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 440 [1/1] (0.97ns)   --->   "%xor_ln99_1 = xor i1 %tmp_86, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 440 'xor' 'xor_ln99_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node and_ln99_2)   --->   "%select_ln99 = select i1 %and_ln99_1, i1 %tmp_86, i1 %xor_ln99_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 441 'select' 'select_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_4)   --->   "%select_ln99_1 = select i1 %and_ln99_1, i1 %xor_ln99_1, i1 %tmp_86" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 442 'select' 'select_ln99_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_4)   --->   "%xor_ln99_2 = xor i1 %tmp_88, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 443 'xor' 'xor_ln99_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_4)   --->   "%or_ln99_1 = or i1 %tmp_90, i1 %xor_ln99_2" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 444 'or' 'or_ln99_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node and_ln99_2)   --->   "%xor_ln99_3 = xor i1 %select_ln99, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 445 'xor' 'xor_ln99_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node and_ln99_2)   --->   "%or_ln99_2 = or i1 %tmp_90, i1 %xor_ln99_3" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 446 'or' 'or_ln99_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 447 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln99_2 = and i1 %or_ln99_2, i1 %xor_ln99_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 447 'and' 'and_ln99_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_4)   --->   "%and_ln99_3 = and i1 %tmp_90, i1 %select_ln99_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 448 'and' 'and_ln99_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 449 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln99_4 = xor i1 %and_ln99_3, i1 %or_ln99_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 449 'xor' 'xor_ln99_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node tmp2_3)   --->   "%tmp2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln100, i32 15, i32 30" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 450 'partselect' 'tmp2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node tmp2_3)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln100, i32 14" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 451 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node tmp2_3)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln100, i32 15" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 452 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node tmp2_3)   --->   "%or_ln100 = or i1 %tmp_94, i1 %icmp_ln100" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 453 'or' 'or_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node tmp2_3)   --->   "%and_ln100 = and i1 %or_ln100, i1 %tmp_92" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 454 'and' 'and_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node tmp2_3)   --->   "%zext_ln100 = zext i1 %and_ln100" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 455 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 456 [1/1] (2.07ns) (out node of the LUT)   --->   "%tmp2_3 = add i16 %tmp2, i16 %zext_ln100" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 456 'add' 'tmp2_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp2_3, i32 15" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 457 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node and_ln100_1)   --->   "%xor_ln100 = xor i1 %tmp_95, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 458 'xor' 'xor_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 459 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln100_1 = and i1 %tmp_93, i1 %xor_ln100" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 459 'and' 'and_ln100_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 460 [1/1] (0.97ns)   --->   "%xor_ln100_1 = xor i1 %tmp_91, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 460 'xor' 'xor_ln100_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node and_ln100_2)   --->   "%select_ln100 = select i1 %and_ln100_1, i1 %tmp_91, i1 %xor_ln100_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 461 'select' 'select_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_4)   --->   "%select_ln100_1 = select i1 %and_ln100_1, i1 %xor_ln100_1, i1 %tmp_91" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 462 'select' 'select_ln100_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_4)   --->   "%xor_ln100_2 = xor i1 %tmp_93, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 463 'xor' 'xor_ln100_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_4)   --->   "%or_ln100_1 = or i1 %tmp_95, i1 %xor_ln100_2" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 464 'or' 'or_ln100_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node and_ln100_2)   --->   "%xor_ln100_3 = xor i1 %select_ln100, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 465 'xor' 'xor_ln100_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node and_ln100_2)   --->   "%or_ln100_2 = or i1 %tmp_95, i1 %xor_ln100_3" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 466 'or' 'or_ln100_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 467 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln100_2 = and i1 %or_ln100_2, i1 %xor_ln100_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 467 'and' 'and_ln100_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_4)   --->   "%and_ln100_3 = and i1 %tmp_95, i1 %select_ln100_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 468 'and' 'and_ln100_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 469 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln100_4 = xor i1 %and_ln100_3, i1 %or_ln100_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 469 'xor' 'xor_ln100_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node tmp2_4)   --->   "%and_ln100_4 = and i1 %xor_ln100_4, i1 %tmp_91" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 470 'and' 'and_ln100_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node tmp2_4)   --->   "%select_ln100_2 = select i1 %and_ln100_2, i16 32767, i16 32768" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 471 'select' 'select_ln100_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node tmp2_4)   --->   "%or_ln100_3 = or i1 %and_ln100_2, i1 %and_ln100_4" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 472 'or' 'or_ln100_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 473 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp2_4 = select i1 %or_ln100_3, i16 %select_ln100_2, i16 %tmp2_3" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 473 'select' 'tmp2_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.75>
ST_21 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node sub_ln103)   --->   "%and_ln99_4 = and i1 %xor_ln99_4, i1 %tmp_86" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 474 'and' 'and_ln99_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node sub_ln103)   --->   "%select_ln99_2 = select i1 %and_ln99_2, i16 32767, i16 32768" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 475 'select' 'select_ln99_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node sub_ln103)   --->   "%or_ln99_3 = or i1 %and_ln99_2, i1 %and_ln99_4" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 476 'or' 'or_ln99_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node sub_ln103)   --->   "%tmp1_2 = select i1 %or_ln99_3, i16 %select_ln99_2, i16 %tmp1_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 477 'select' 'tmp1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node sub_ln103)   --->   "%sext_ln103 = sext i16 %tmp1_2" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 478 'sext' 'sext_ln103' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node sub_ln103)   --->   "%sext_ln103_1 = sext i16 %tmp2_4" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 479 'sext' 'sext_ln103_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 480 [1/1] (2.07ns) (out node of the LUT)   --->   "%sub_ln103 = sub i17 %sext_ln103, i17 %sext_ln103_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 480 'sub' 'sub_ln103' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln103, i32 16" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 481 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln103, i32 15" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 482 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%xor_ln103 = xor i1 %tmp_96, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 483 'xor' 'xor_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%and_ln103 = and i1 %tmp_97, i1 %xor_ln103" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 484 'and' 'and_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%xor_ln103_1 = xor i1 %tmp_96, i1 %tmp_97" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 485 'xor' 'xor_ln103_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%sext_ln189 = sext i35 %square_sum_re_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:189->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 486 'sext' 'sext_ln189' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%select_ln103 = select i1 %and_ln103, i16 32767, i16 32768" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 487 'select' 'select_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%trunc_ln189 = trunc i17 %sub_ln103" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:189->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 488 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%select_ln103_1 = select i1 %xor_ln103_1, i16 %select_ln103, i16 %trunc_ln189" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 489 'select' 'select_ln103_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%shl_ln1 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %select_ln103_1, i15 0" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:189->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 490 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%sext_ln189_1 = sext i31 %shl_ln1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:189->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 491 'sext' 'sext_ln189_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 492 [1/1] (2.67ns) (out node of the LUT)   --->   "%add_ln189 = add i36 %sext_ln189_1, i36 %sext_ln189" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:189->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 492 'add' 'add_ln189' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln189, i32 35" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:189->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 493 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln189, i32 34" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:189->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 494 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 2.32>
ST_22 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln494 = zext i3 %add_ln494" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:494]   --->   Operation 495 'zext' 'zext_ln494' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 496 [1/1] (0.00ns)   --->   "%this_re_2 = getelementptr i16 %L_re, i64 0, i64 %zext_ln494" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:494]   --->   Operation 496 'getelementptr' 'this_re_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 497 [1/1] (0.00ns)   --->   "%this_im_2 = getelementptr i16 %L_im, i64 0, i64 %zext_ln494" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:494]   --->   Operation 497 'getelementptr' 'this_im_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 498 [1/1] (0.00ns)   --->   "%specpipeline_ln460 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:460]   --->   Operation 498 'specpipeline' 'specpipeline_ln460' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 499 [1/1] (0.00ns)   --->   "%speclooptripcount_ln459 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2, i64 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:459]   --->   Operation 499 'speclooptripcount' 'speclooptripcount_ln459' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 500 [1/1] (0.00ns)   --->   "%specloopname_ln458 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:458]   --->   Operation 500 'specloopname' 'specloopname_ln458' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 501 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 501 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 502 [1/1] (0.00ns)   --->   "%rend15 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 502 'specregionend' 'rend15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 503 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 503 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 504 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482]   --->   Operation 504 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_20)   --->   "%tmp2_re_15 = trunc i36 %add_ln189" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:189->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 505 'trunc' 'tmp2_re_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_20)   --->   "%xor_ln189 = xor i1 %tmp_98, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:189->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 506 'xor' 'xor_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_20)   --->   "%and_ln189 = and i1 %tmp_99, i1 %xor_ln189" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:189->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 507 'and' 'and_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_20)   --->   "%xor_ln189_1 = xor i1 %tmp_98, i1 %tmp_99" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:189->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 508 'xor' 'xor_ln189_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_20)   --->   "%select_ln189 = select i1 %and_ln189, i35 17179869183, i35 17179869184" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:189->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 509 'select' 'select_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 510 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp2_re_20 = select i1 %xor_ln189_1, i35 %select_ln189, i35 %tmp2_re_15" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:189->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486]   --->   Operation 510 'select' 'tmp2_re_20' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 511 [1/1] (1.56ns)   --->   "%switch_ln84 = switch i2 %trunc_ln83, void %arrayidx40.1.case.2, i2 1, void %arrayidx40.1.case.0, i2 2, void %sum_loop.split.arrayidx40.1.exit_crit_edge" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:84->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:488]   --->   Operation 511 'switch' 'switch_ln84' <Predicate = true> <Delay = 1.56>
ST_22 : Operation 512 [1/1] (0.00ns)   --->   "%store_ln430 = store i16 %tmp2_im_6, i16 %L_internal_im_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:430]   --->   Operation 512 'store' 'store_ln430' <Predicate = (trunc_ln83 == 2)> <Delay = 0.00>
ST_22 : Operation 513 [1/1] (0.00ns)   --->   "%store_ln430 = store i16 %tmp2_re_19, i16 %L_internal_re_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:430]   --->   Operation 513 'store' 'store_ln430' <Predicate = (trunc_ln83 == 2)> <Delay = 0.00>
ST_22 : Operation 514 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx40.1.exit" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:84->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:488]   --->   Operation 514 'br' 'br_ln84' <Predicate = (trunc_ln83 == 2)> <Delay = 0.00>
ST_22 : Operation 515 [1/1] (0.00ns)   --->   "%store_ln430 = store i16 %tmp2_im_6, i16 %L_internal_im" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:430]   --->   Operation 515 'store' 'store_ln430' <Predicate = (trunc_ln83 == 1)> <Delay = 0.00>
ST_22 : Operation 516 [1/1] (0.00ns)   --->   "%store_ln430 = store i16 %tmp2_re_19, i16 %L_internal_re" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:430]   --->   Operation 516 'store' 'store_ln430' <Predicate = (trunc_ln83 == 1)> <Delay = 0.00>
ST_22 : Operation 517 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx40.1.exit" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:84->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:488]   --->   Operation 517 'br' 'br_ln84' <Predicate = (trunc_ln83 == 1)> <Delay = 0.00>
ST_22 : Operation 518 [1/1] (0.00ns)   --->   "%store_ln430 = store i16 %tmp2_im_6, i16 %L_internal_im_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:430]   --->   Operation 518 'store' 'store_ln430' <Predicate = (trunc_ln83 != 1 & trunc_ln83 != 2)> <Delay = 0.00>
ST_22 : Operation 519 [1/1] (0.00ns)   --->   "%store_ln430 = store i16 %tmp2_re_19, i16 %L_internal_re_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:430]   --->   Operation 519 'store' 'store_ln430' <Predicate = (trunc_ln83 != 1 & trunc_ln83 != 2)> <Delay = 0.00>
ST_22 : Operation 520 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx40.1.exit" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:84->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:488]   --->   Operation 520 'br' 'br_ln84' <Predicate = (trunc_ln83 != 1 & trunc_ln83 != 2)> <Delay = 0.00>
ST_22 : Operation 521 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln84 = store i16 %tmp2_re_19, i4 %this_re" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:84->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:493]   --->   Operation 521 'store' 'store_ln84' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_22 : Operation 522 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln84 = store i16 %tmp_im_7, i4 %this_im" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:84->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:493]   --->   Operation 522 'store' 'store_ln84' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_22 : Operation 523 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln77 = store i16 0, i4 %this_re_2" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:77->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:494]   --->   Operation 523 'store' 'store_ln77' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_22 : Operation 524 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln77 = store i16 0, i4 %this_im_2" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:77->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:494]   --->   Operation 524 'store' 'store_ln77' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_22 : Operation 525 [1/1] (0.00ns)   --->   "%br_ln458 = br void %sum_loop" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:458]   --->   Operation 525 'br' 'br_ln458' <Predicate = true> <Delay = 0.00>

State 23 <SV = 5> <Delay = 2.32>
ST_23 : Operation 526 [1/2] ( I:2.32ns O:2.32ns )   --->   "%z_re_load = load i4 %rhs_re" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:58->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:499]   --->   Operation 526 'load' 'z_re_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 24 <SV = 6> <Delay = 5.34>
ST_24 : Operation 527 [1/1] (0.00ns)   --->   "%tmp2_re = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %z_re_load, i15 0" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:499]   --->   Operation 527 'bitconcatenate' 'tmp2_re' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln223 = sext i31 %tmp2_re" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:247->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 528 'sext' 'sext_ln223' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln223_1 = sext i35 %square_sum_re_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:247->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 529 'sext' 'sext_ln223_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 530 [1/1] (2.67ns)   --->   "%sub_ln223 = sub i36 %sext_ln223, i36 %sext_ln223_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:247->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 530 'sub' 'sub_ln223' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %sub_ln223, i32 35" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:247->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 531 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_21)   --->   "%tmp2_re_6 = trunc i36 %sub_ln223" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:247->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 532 'trunc' 'tmp2_re_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %sub_ln223, i32 34" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:247->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 533 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_21)   --->   "%xor_ln223 = xor i1 %tmp_15, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:247->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 534 'xor' 'xor_ln223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_21)   --->   "%and_ln223 = and i1 %tmp_16, i1 %xor_ln223" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:247->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 535 'and' 'and_ln223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_21)   --->   "%xor_ln223_1 = xor i1 %tmp_15, i1 %tmp_16" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:247->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 536 'xor' 'xor_ln223_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_21)   --->   "%select_ln223 = select i1 %and_ln223, i35 17179869183, i35 17179869184" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:247->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 537 'select' 'select_ln223' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 538 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp2_re_21 = select i1 %xor_ln223_1, i35 %select_ln223, i35 %tmp2_re_6" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:247->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 538 'select' 'tmp2_re_21' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %tmp2_re_21, i32 34" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 539 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i35 %tmp2_re_21" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 540 'trunc' 'trunc_ln59' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i2 @_ssdm_op_PartSelect.i2.i35.i32, i35 %tmp2_re_21, i32 33" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 541 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 542 [1/1] (1.56ns)   --->   "%icmp_ln59_1 = icmp_eq  i2 %tmp_9, i2 3" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 542 'icmp' 'icmp_ln59_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_s = partselect i3 @_ssdm_op_PartSelect.i3.i35.i32, i35 %tmp2_re_21, i32 32" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 543 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 544 [1/1] (1.65ns)   --->   "%icmp_ln59_2 = icmp_eq  i3 %tmp_s, i3 7" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 544 'icmp' 'icmp_ln59_2' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 545 [1/1] (1.65ns)   --->   "%icmp_ln59_3 = icmp_eq  i3 %tmp_s, i3 0" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 545 'icmp' 'icmp_ln59_3' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 7> <Delay = 4.89>
ST_25 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node add_ln59)   --->   "%trunc_ln2 = partselect i17 @_ssdm_op_PartSelect.i17.i35.i32.i32, i35 %tmp2_re_21, i32 15, i32 31" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 546 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node add_ln59)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %tmp2_re_21, i32 14" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 547 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 548 [1/1] (1.81ns)   --->   "%icmp_ln59 = icmp_ne  i14 %trunc_ln59, i14 0" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 548 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_1)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %tmp2_re_21, i32 31" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 549 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node add_ln59)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %tmp2_re_21, i32 15" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 550 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node add_ln59)   --->   "%or_ln59 = or i1 %tmp_21, i1 %icmp_ln59" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 551 'or' 'or_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node add_ln59)   --->   "%and_ln59 = and i1 %or_ln59, i1 %tmp_19" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 552 'and' 'and_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node add_ln59)   --->   "%zext_ln59 = zext i1 %and_ln59" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 553 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 554 [1/1] (2.10ns) (out node of the LUT)   --->   "%add_ln59 = add i17 %trunc_ln2, i17 %zext_ln59" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 554 'add' 'add_ln59' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln59, i32 16" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 555 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_1)   --->   "%xor_ln59 = xor i1 %tmp_22, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 556 'xor' 'xor_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 557 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln59_1 = and i1 %tmp_20, i1 %xor_ln59" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 557 'and' 'and_ln59_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 8> <Delay = 5.38>
ST_26 : Operation 558 [1/1] (0.00ns)   --->   "%return_code_load_1 = load i32 %return_code"   --->   Operation 558 'load' 'return_code_load_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_5)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %tmp2_re_21, i32 32" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 559 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_4)   --->   "%select_ln59 = select i1 %and_ln59_1, i1 %icmp_ln59_2, i1 %icmp_ln59_3" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 560 'select' 'select_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_5)   --->   "%xor_ln59_1 = xor i1 %tmp_23, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 561 'xor' 'xor_ln59_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_5)   --->   "%and_ln59_2 = and i1 %icmp_ln59_1, i1 %xor_ln59_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 562 'and' 'and_ln59_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_5)   --->   "%select_ln59_1 = select i1 %and_ln59_1, i1 %and_ln59_2, i1 %icmp_ln59_2" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 563 'select' 'select_ln59_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node or_ln59_2)   --->   "%and_ln59_3 = and i1 %and_ln59_1, i1 %icmp_ln59_2" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 564 'and' 'and_ln59_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_4)   --->   "%xor_ln59_2 = xor i1 %select_ln59, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 565 'xor' 'xor_ln59_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_4)   --->   "%or_ln59_1 = or i1 %tmp_22, i1 %xor_ln59_2" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 566 'or' 'or_ln59_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_4)   --->   "%xor_ln59_3 = xor i1 %tmp_18, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 567 'xor' 'xor_ln59_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 568 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln59_4 = and i1 %or_ln59_1, i1 %xor_ln59_3" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 568 'and' 'and_ln59_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 569 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln59_5 = and i1 %tmp_22, i1 %select_ln59_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 569 'and' 'and_ln59_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node or_ln59_2)   --->   "%or_ln59_17 = or i1 %and_ln59_3, i1 %and_ln59_5" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 570 'or' 'or_ln59_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node or_ln59_2)   --->   "%xor_ln59_4 = xor i1 %or_ln59_17, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 571 'xor' 'xor_ln59_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node or_ln59_2)   --->   "%and_ln59_6 = and i1 %tmp_18, i1 %xor_ln59_4" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 572 'and' 'and_ln59_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_22)   --->   "%select_ln59_2 = select i1 %and_ln59_4, i17 65535, i17 65536" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 573 'select' 'select_ln59_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 574 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln59_2 = or i1 %and_ln59_4, i1 %and_ln59_6" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 574 'or' 'or_ln59_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 575 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp2_re_22 = select i1 %or_ln59_2, i17 %select_ln59_2, i17 %add_ln59" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500]   --->   Operation 575 'select' 'tmp2_re_22' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %tmp2_re_22, i32 16" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:230->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 576 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 577 [1/1] (2.10ns)   --->   "%sub_ln89 = sub i17 0, i17 %tmp2_re_22" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 577 'sub' 'sub_ln89' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 578 [1/1] (0.69ns)   --->   "%return_code_1 = select i1 %tmp_24, i32 1, i32 %return_code_load_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:230->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 578 'select' 'return_code_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 579 [1/1] (0.00ns)   --->   "%tmp2_re_24 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i17.i17, i17 %tmp2_re_22, i17 0" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:511]   --->   Operation 579 'bitconcatenate' 'tmp2_re_24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 580 [1/1] (2.63ns)   --->   "%sub_ln89_5 = sub i34 0, i34 %tmp2_re_24" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 580 'sub' 'sub_ln89_5' <Predicate = true> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 581 [1/1] (1.58ns)   --->   "%store_ln423 = store i32 %return_code_1, i32 %return_code" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:423]   --->   Operation 581 'store' 'store_ln423' <Predicate = true> <Delay = 1.58>

State 27 <SV = 9> <Delay = 4.89>
ST_27 : Operation 582 [1/1] (2.10ns)   --->   "%icmp_ln89 = icmp_eq  i17 %tmp2_re_22, i17 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 582 'icmp' 'icmp_ln89' <Predicate = (!tmp_24)> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 583 [1/1] (0.78ns)   --->   "%select_ln89 = select i1 %tmp_24, i17 %sub_ln89, i17 %tmp2_re_22" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 583 'select' 'select_ln89' <Predicate = (!tmp_24)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 584 [1/1] (1.61ns)   --->   "%tmp_1 = ctlz i17 @llvm.ctlz.i17, i17 %select_ln89, i1 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 584 'ctlz' 'tmp_1' <Predicate = (!tmp_24)> <Delay = 1.61> <CoreInst = "ctlz">   --->   Core 133 'ctlz' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i17 %tmp_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 585 'trunc' 'trunc_ln89' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_27 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln89_1 = trunc i17 %tmp_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 586 'trunc' 'trunc_ln89_1' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_27 : Operation 587 [1/1] (1.82ns)   --->   "%add_ln89 = add i6 %trunc_ln89, i6 37" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 587 'add' 'add_ln89' <Predicate = (!tmp_24)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 588 [1/1] (2.63ns)   --->   "%icmp_ln89_19 = icmp_eq  i34 %tmp2_re_24, i34 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 588 'icmp' 'icmp_ln89_19' <Predicate = true> <Delay = 2.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 589 [1/1] (0.91ns)   --->   "%select_ln89_9 = select i1 %tmp_24, i34 %sub_ln89_5, i34 %tmp2_re_24" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 589 'select' 'select_ln89_9' <Predicate = true> <Delay = 0.91> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 590 [1/1] (2.15ns)   --->   "%tmp_4 = ctlz i34 @llvm.ctlz.i34, i34 %select_ln89_9, i1 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 590 'ctlz' 'tmp_4' <Predicate = true> <Delay = 2.15> <CoreInst = "ctlz">   --->   Core 133 'ctlz' <Latency = 0> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln89_11 = trunc i34 %tmp_4" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 591 'trunc' 'trunc_ln89_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 592 [1/1] (1.82ns)   --->   "%add_ln89_10 = add i6 %trunc_ln89_11, i6 20" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 592 'add' 'add_ln89_10' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 10> <Delay = 4.47>
ST_28 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i17 %select_ln89" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 593 'zext' 'zext_ln89' <Predicate = (!tmp_24 & !icmp_ln89)> <Delay = 0.00>
ST_28 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i6 %add_ln89" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 594 'zext' 'zext_ln89_1' <Predicate = (!tmp_24 & !icmp_ln89)> <Delay = 0.00>
ST_28 : Operation 595 [1/1] (4.01ns)   --->   "%shl_ln89 = shl i64 %zext_ln89, i64 %zext_ln89_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 595 'shl' 'shl_ln89' <Predicate = (!tmp_24 & !icmp_ln89)> <Delay = 4.01> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 596 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %shl_ln89, i32 1, i32 63" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 596 'partselect' 'lshr_ln' <Predicate = (!tmp_24 & !icmp_ln89)> <Delay = 0.00>
ST_28 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln89_8 = zext i34 %select_ln89_9" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 597 'zext' 'zext_ln89_8' <Predicate = (!icmp_ln89_19)> <Delay = 0.00>
ST_28 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln89_9 = zext i6 %add_ln89_10" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 598 'zext' 'zext_ln89_9' <Predicate = (!icmp_ln89_19)> <Delay = 0.00>
ST_28 : Operation 599 [1/1] (4.47ns)   --->   "%shl_ln89_2 = shl i64 %zext_ln89_8, i64 %zext_ln89_9" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 599 'shl' 'shl_ln89_2' <Predicate = (!icmp_ln89_19)> <Delay = 4.47> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 600 [1/1] (0.00ns)   --->   "%lshr_ln89_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %shl_ln89_2, i32 1, i32 63" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 600 'partselect' 'lshr_ln89_3' <Predicate = (!icmp_ln89_19)> <Delay = 0.00>

State 29 <SV = 11> <Delay = 4.94>
ST_29 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln89_3 = zext i63 %lshr_ln" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 601 'zext' 'zext_ln89_3' <Predicate = (!tmp_24 & !icmp_ln89)> <Delay = 0.00>
ST_29 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node add_ln89_1)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %shl_ln89, i32 54" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 602 'bitselect' 'tmp_27' <Predicate = (!tmp_24 & !icmp_ln89)> <Delay = 0.00>
ST_29 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node add_ln89_1)   --->   "%select_ln89_1 = select i1 %tmp_27, i11 1023, i11 1022" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 603 'select' 'select_ln89_1' <Predicate = (!tmp_24 & !icmp_ln89)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 604 [1/1] (1.78ns)   --->   "%sub_ln89_1 = sub i5 2, i5 %trunc_ln89_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 604 'sub' 'sub_ln89_1' <Predicate = (!tmp_24 & !icmp_ln89)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node add_ln89_1)   --->   "%sext_ln89 = sext i5 %sub_ln89_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 605 'sext' 'sext_ln89' <Predicate = (!tmp_24 & !icmp_ln89)> <Delay = 0.00>
ST_29 : Operation 606 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln89_1 = add i11 %sext_ln89, i11 %select_ln89_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 606 'add' 'add_ln89_1' <Predicate = (!tmp_24 & !icmp_ln89)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %tmp_24, i11 %add_ln89_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 607 'bitconcatenate' 'tmp_2' <Predicate = (!tmp_24 & !icmp_ln89)> <Delay = 0.00>
ST_29 : Operation 608 [1/1] (0.00ns)   --->   "%LD = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln89_3, i12 %tmp_2, i32 52, i32 63" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 608 'partset' 'LD' <Predicate = (!tmp_24 & !icmp_ln89)> <Delay = 0.00>
ST_29 : Operation 609 [1/1] (0.00ns)   --->   "%bitcast_ln748 = bitcast i64 %LD" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 609 'bitcast' 'bitcast_ln748' <Predicate = (!tmp_24 & !icmp_ln89)> <Delay = 0.00>
ST_29 : Operation 610 [1/1] (1.48ns)   --->   "%x_assign = select i1 %icmp_ln89, i64 0, i64 %bitcast_ln748" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 610 'select' 'x_assign' <Predicate = (!tmp_24)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln89_16 = zext i63 %lshr_ln89_3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 611 'zext' 'zext_ln89_16' <Predicate = (!icmp_ln89_19)> <Delay = 0.00>
ST_29 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node add_ln89_11)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %shl_ln89_2, i32 54" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 612 'bitselect' 'tmp_44' <Predicate = (!icmp_ln89_19)> <Delay = 0.00>
ST_29 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node add_ln89_11)   --->   "%select_ln89_18 = select i1 %tmp_44, i11 1023, i11 1022" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 613 'select' 'select_ln89_18' <Predicate = (!icmp_ln89_19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 614 [1/1] (1.82ns)   --->   "%sub_ln89_6 = sub i6 2, i6 %trunc_ln89_11" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 614 'sub' 'sub_ln89_6' <Predicate = (!icmp_ln89_19)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node add_ln89_11)   --->   "%sext_ln89_6 = sext i6 %sub_ln89_6" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 615 'sext' 'sext_ln89_6' <Predicate = (!icmp_ln89_19)> <Delay = 0.00>
ST_29 : Operation 616 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln89_11 = add i11 %sext_ln89_6, i11 %select_ln89_18" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 616 'add' 'add_ln89_11' <Predicate = (!icmp_ln89_19)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %tmp_24, i11 %add_ln89_11" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 617 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln89_19)> <Delay = 0.00>
ST_29 : Operation 618 [1/1] (0.00ns)   --->   "%LD_2 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln89_16, i12 %tmp_5, i32 52, i32 63" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 618 'partset' 'LD_2' <Predicate = (!icmp_ln89_19)> <Delay = 0.00>
ST_29 : Operation 619 [1/1] (0.00ns)   --->   "%bitcast_ln748_1 = bitcast i64 %LD_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 619 'bitcast' 'bitcast_ln748_1' <Predicate = (!icmp_ln89_19)> <Delay = 0.00>
ST_29 : Operation 620 [1/1] (1.48ns)   --->   "%x_assign_1 = select i1 %icmp_ln89_19, i64 0, i64 %bitcast_ln748_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 620 'select' 'x_assign_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 30 <SV = 12> <Delay = 5.17>
ST_30 : Operation 621 [57/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 621 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 622 [57/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 622 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 13> <Delay = 5.17>
ST_31 : Operation 623 [56/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 623 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 624 [56/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 624 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 14> <Delay = 5.17>
ST_32 : Operation 625 [55/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 625 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 626 [55/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 626 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 15> <Delay = 5.17>
ST_33 : Operation 627 [54/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 627 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 628 [54/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 628 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 16> <Delay = 5.17>
ST_34 : Operation 629 [53/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 629 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 630 [53/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 630 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 17> <Delay = 5.17>
ST_35 : Operation 631 [52/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 631 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 632 [52/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 632 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 18> <Delay = 5.17>
ST_36 : Operation 633 [51/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 633 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 634 [51/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 634 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 19> <Delay = 5.17>
ST_37 : Operation 635 [50/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 635 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 636 [50/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 636 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 20> <Delay = 5.17>
ST_38 : Operation 637 [49/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 637 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 638 [49/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 638 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 21> <Delay = 5.17>
ST_39 : Operation 639 [48/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 639 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 640 [48/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 640 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 22> <Delay = 5.17>
ST_40 : Operation 641 [47/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 641 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 642 [47/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 642 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 23> <Delay = 5.17>
ST_41 : Operation 643 [46/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 643 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 644 [46/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 644 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 24> <Delay = 5.17>
ST_42 : Operation 645 [45/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 645 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 646 [45/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 646 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 25> <Delay = 5.17>
ST_43 : Operation 647 [44/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 647 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 648 [44/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 648 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 26> <Delay = 5.17>
ST_44 : Operation 649 [43/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 649 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 650 [43/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 650 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 27> <Delay = 5.17>
ST_45 : Operation 651 [42/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 651 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 652 [42/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 652 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 28> <Delay = 5.17>
ST_46 : Operation 653 [41/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 653 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 654 [41/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 654 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 29> <Delay = 5.17>
ST_47 : Operation 655 [40/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 655 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 656 [40/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 656 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 30> <Delay = 5.17>
ST_48 : Operation 657 [39/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 657 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 658 [39/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 658 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 31> <Delay = 5.17>
ST_49 : Operation 659 [38/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 659 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 660 [38/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 660 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 32> <Delay = 5.17>
ST_50 : Operation 661 [37/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 661 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 662 [37/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 662 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 33> <Delay = 5.17>
ST_51 : Operation 663 [36/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 663 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 664 [36/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 664 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 34> <Delay = 5.17>
ST_52 : Operation 665 [35/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 665 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 666 [35/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 666 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 35> <Delay = 5.17>
ST_53 : Operation 667 [34/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 667 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 668 [34/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 668 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 36> <Delay = 5.17>
ST_54 : Operation 669 [33/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 669 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 670 [33/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 670 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 37> <Delay = 5.17>
ST_55 : Operation 671 [32/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 671 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 672 [32/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 672 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 38> <Delay = 5.17>
ST_56 : Operation 673 [31/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 673 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 674 [31/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 674 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 39> <Delay = 5.17>
ST_57 : Operation 675 [30/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 675 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 676 [30/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 676 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 40> <Delay = 5.17>
ST_58 : Operation 677 [29/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 677 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 678 [29/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 678 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 41> <Delay = 5.17>
ST_59 : Operation 679 [28/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 679 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 680 [28/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 680 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 42> <Delay = 5.17>
ST_60 : Operation 681 [27/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 681 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 682 [27/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 682 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 43> <Delay = 5.17>
ST_61 : Operation 683 [26/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 683 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 684 [26/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 684 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 44> <Delay = 5.17>
ST_62 : Operation 685 [25/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 685 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 686 [25/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 686 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 45> <Delay = 5.17>
ST_63 : Operation 687 [24/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 687 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 688 [24/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 688 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 46> <Delay = 5.17>
ST_64 : Operation 689 [23/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 689 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 690 [23/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 690 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 47> <Delay = 5.17>
ST_65 : Operation 691 [22/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 691 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 692 [22/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 692 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 48> <Delay = 5.17>
ST_66 : Operation 693 [21/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 693 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 694 [21/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 694 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 49> <Delay = 5.17>
ST_67 : Operation 695 [20/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 695 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 696 [20/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 696 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 50> <Delay = 5.17>
ST_68 : Operation 697 [19/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 697 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 698 [19/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 698 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 51> <Delay = 5.17>
ST_69 : Operation 699 [18/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 699 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 700 [18/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 700 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 52> <Delay = 5.17>
ST_70 : Operation 701 [17/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 701 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 702 [17/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 702 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 53> <Delay = 5.17>
ST_71 : Operation 703 [16/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 703 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 704 [16/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 704 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 54> <Delay = 5.17>
ST_72 : Operation 705 [15/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 705 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 706 [15/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 706 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 55> <Delay = 5.17>
ST_73 : Operation 707 [14/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 707 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 708 [14/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 708 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 56> <Delay = 5.17>
ST_74 : Operation 709 [13/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 709 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 710 [13/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 710 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 57> <Delay = 5.17>
ST_75 : Operation 711 [12/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 711 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 712 [12/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 712 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 58> <Delay = 5.17>
ST_76 : Operation 713 [11/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 713 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 714 [11/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 714 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 59> <Delay = 5.17>
ST_77 : Operation 715 [10/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 715 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 716 [10/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 716 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 60> <Delay = 5.17>
ST_78 : Operation 717 [9/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 717 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 718 [9/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 718 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 79 <SV = 61> <Delay = 5.17>
ST_79 : Operation 719 [8/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 719 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 720 [8/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 720 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 62> <Delay = 5.17>
ST_80 : Operation 721 [7/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 721 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 722 [7/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 722 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 63> <Delay = 5.17>
ST_81 : Operation 723 [6/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 723 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 724 [6/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 724 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 64> <Delay = 5.17>
ST_82 : Operation 725 [5/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 725 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 726 [5/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 726 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 65> <Delay = 5.17>
ST_83 : Operation 727 [4/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 727 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 728 [4/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 728 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 84 <SV = 66> <Delay = 5.17>
ST_84 : Operation 729 [3/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 729 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 730 [3/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 730 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 67> <Delay = 5.17>
ST_85 : Operation 731 [2/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 731 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 732 [2/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 732 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 68> <Delay = 5.17>
ST_86 : Operation 733 [1/57] (5.17ns)   --->   "%pf = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 733 'dsqrt' 'pf' <Predicate = (!tmp_24)> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 734 [1/57] (5.17ns)   --->   "%pf_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 734 'dsqrt' 'pf_1' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 69> <Delay = 4.64>
ST_87 : Operation 735 [1/1] (0.00ns)   --->   "%bitcast_ln716 = bitcast i64 %pf" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 735 'bitcast' 'bitcast_ln716' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_87 : Operation 736 [1/1] (0.00ns)   --->   "%trunc_ln89_2 = trunc i64 %bitcast_ln716" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 736 'trunc' 'trunc_ln89_2' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_87 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716, i32 63" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 737 'bitselect' 'tmp_28' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_87 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %bitcast_ln716, i32 52" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 738 'partselect' 'tmp_3' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_87 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln89_2 = zext i11 %tmp_3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 739 'zext' 'zext_ln89_2' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_87 : Operation 740 [1/1] (0.00ns)   --->   "%trunc_ln89_3 = trunc i64 %bitcast_ln716" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 740 'trunc' 'trunc_ln89_3' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_87 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln89_3_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln89_3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 741 'bitconcatenate' 'zext_ln89_3_cast' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_87 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln89_7 = zext i53 %zext_ln89_3_cast" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 742 'zext' 'zext_ln89_7' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_87 : Operation 743 [1/1] (3.23ns)   --->   "%sub_ln89_2 = sub i54 0, i54 %zext_ln89_7" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 743 'sub' 'sub_ln89_2' <Predicate = (!tmp_24)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 744 [1/1] (3.49ns)   --->   "%icmp_ln89_1 = icmp_eq  i63 %trunc_ln89_2, i63 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 744 'icmp' 'icmp_ln89_1' <Predicate = (!tmp_24)> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 745 [1/1] (1.54ns)   --->   "%sub_ln89_3 = sub i12 1075, i12 %zext_ln89_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 745 'sub' 'sub_ln89_3' <Predicate = (!tmp_24)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 746 [1/1] (0.00ns)   --->   "%trunc_ln89_4 = trunc i12 %sub_ln89_3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 746 'trunc' 'trunc_ln89_4' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_87 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sub_ln89_3, i32 4, i32 11" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 747 'partselect' 'tmp_29' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_87 : Operation 748 [1/1] (1.91ns)   --->   "%icmp_ln89_2 = icmp_sgt  i8 %tmp_29, i8 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 748 'icmp' 'icmp_ln89_2' <Predicate = (!tmp_24)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 749 [1/1] (1.54ns)   --->   "%add_ln89_5 = add i12 %sub_ln89_3, i12 4079" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 749 'add' 'add_ln89_5' <Predicate = (!tmp_24)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 750 [1/1] (1.54ns)   --->   "%icmp_ln89_8 = icmp_sgt  i12 %add_ln89_5, i12 53" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 750 'icmp' 'icmp_ln89_8' <Predicate = (!tmp_24)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 751 [1/1] (0.00ns)   --->   "%trunc_ln89_9 = trunc i12 %add_ln89_5" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 751 'trunc' 'trunc_ln89_9' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_87 : Operation 752 [1/1] (0.00ns)   --->   "%bitcast_ln716_1 = bitcast i64 %pf_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 752 'bitcast' 'bitcast_ln716_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln89_12 = trunc i64 %bitcast_ln716_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 753 'trunc' 'trunc_ln89_12' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716_1, i32 63" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 754 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 755 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %bitcast_ln716_1, i32 52" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 755 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln89_10 = zext i11 %tmp_6" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 756 'zext' 'zext_ln89_10' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 757 [1/1] (0.00ns)   --->   "%trunc_ln89_13 = trunc i64 %bitcast_ln716_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 757 'trunc' 'trunc_ln89_13' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln89_11_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln89_13" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 758 'bitconcatenate' 'zext_ln89_11_cast' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln89_17 = zext i53 %zext_ln89_11_cast" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 759 'zext' 'zext_ln89_17' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 760 [1/1] (3.23ns)   --->   "%sub_ln89_7 = sub i54 0, i54 %zext_ln89_17" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 760 'sub' 'sub_ln89_7' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 761 [1/1] (3.49ns)   --->   "%icmp_ln89_20 = icmp_eq  i63 %trunc_ln89_12, i63 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 761 'icmp' 'icmp_ln89_20' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 762 [1/1] (1.54ns)   --->   "%sub_ln89_8 = sub i12 1075, i12 %zext_ln89_10" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 762 'sub' 'sub_ln89_8' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 763 [1/1] (0.00ns)   --->   "%trunc_ln89_14 = trunc i12 %sub_ln89_8" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 763 'trunc' 'trunc_ln89_14' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 764 [1/1] (1.54ns)   --->   "%icmp_ln89_21 = icmp_sgt  i12 %sub_ln89_8, i12 32" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 764 'icmp' 'icmp_ln89_21' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 765 [1/1] (1.54ns)   --->   "%add_ln89_15 = add i12 %sub_ln89_8, i12 4062" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 765 'add' 'add_ln89_15' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 766 [1/1] (1.54ns)   --->   "%icmp_ln89_27 = icmp_sgt  i12 %add_ln89_15, i12 53" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 766 'icmp' 'icmp_ln89_27' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 767 [1/1] (0.00ns)   --->   "%trunc_ln89_18 = trunc i12 %add_ln89_15" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 767 'trunc' 'trunc_ln89_18' <Predicate = true> <Delay = 0.00>

State 88 <SV = 70> <Delay = 4.76>
ST_88 : Operation 768 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_2 = add i12 %zext_ln89_2, i12 3073" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 768 'add' 'add_ln89_2' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 769 [1/1] (0.94ns)   --->   "%select_ln89_2 = select i1 %tmp_28, i54 %sub_ln89_2, i54 %zext_ln89_7" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 769 'select' 'select_ln89_2' <Predicate = (!tmp_24)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 770 [1/1] (1.54ns)   --->   "%add_ln89_3 = add i12 %sub_ln89_3, i12 4081" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 770 'add' 'add_ln89_3' <Predicate = (!tmp_24)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 771 [1/1] (0.00ns)   --->   "%trunc_ln89_5 = trunc i12 %add_ln89_3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 771 'trunc' 'trunc_ln89_5' <Predicate = (!tmp_24 & icmp_ln89_2)> <Delay = 0.00>
ST_88 : Operation 772 [1/1] (1.63ns)   --->   "%sub_ln89_4 = sub i11 15, i11 %trunc_ln89_4" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 772 'sub' 'sub_ln89_4' <Predicate = (!tmp_24 & !icmp_ln89_2)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 773 [1/1] (0.69ns)   --->   "%select_ln89_3 = select i1 %icmp_ln89_2, i11 %trunc_ln89_5, i11 %sub_ln89_4" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 773 'select' 'select_ln89_3' <Predicate = (!tmp_24)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 774 [1/1] (1.54ns)   --->   "%icmp_ln89_3 = icmp_eq  i12 %sub_ln89_3, i12 15" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 774 'icmp' 'icmp_ln89_3' <Predicate = (!tmp_24)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 775 [1/1] (0.00ns)   --->   "%trunc_ln89_6 = trunc i54 %select_ln89_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 775 'trunc' 'trunc_ln89_6' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_88 : Operation 776 [1/1] (1.54ns)   --->   "%icmp_ln89_5 = icmp_sgt  i12 %add_ln89_3, i12 54" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 776 'icmp' 'icmp_ln89_5' <Predicate = (!tmp_24)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 777 [1/1] (1.54ns)   --->   "%add_ln89_4 = add i12 %sub_ln89_3, i12 4080" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 777 'add' 'add_ln89_4' <Predicate = (!tmp_24)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln89_2 = sext i12 %add_ln89_4" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 778 'sext' 'sext_ln89_2' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_88 : Operation 779 [1/1] (2.18ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln89_2, i32 %sext_ln89_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 779 'bitselect' 'tmp_30' <Predicate = (!tmp_24)> <Delay = 2.18> <CoreInst = "BitSelector">   --->   Core 141 'BitSelector' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 780 [1/1] (1.54ns)   --->   "%icmp_ln89_7 = icmp_sgt  i12 %sub_ln89_3, i12 16" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 780 'icmp' 'icmp_ln89_7' <Predicate = (!tmp_24)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 781 [1/1] (1.82ns)   --->   "%sub_ln89_10 = sub i6 53, i6 %trunc_ln89_9" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 781 'sub' 'sub_ln89_10' <Predicate = (!tmp_24 & !icmp_ln89_8)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln89_5)   --->   "%select_ln89_10 = select i1 %icmp_ln89_8, i6 0, i6 %sub_ln89_10" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 782 'select' 'select_ln89_10' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln89_5)   --->   "%zext_ln89_11 = zext i6 %select_ln89_10" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 783 'zext' 'zext_ln89_11' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_88 : Operation 784 [1/1] (2.94ns) (out node of the LUT)   --->   "%lshr_ln89_5 = lshr i54 18014398509481983, i54 %zext_ln89_11" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 784 'lshr' 'lshr_ln89_5' <Predicate = (!tmp_24)> <Delay = 2.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 785 [1/1] (0.98ns)   --->   "%select_ln89_15 = select i1 %icmp_ln89_2, i12 2, i12 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 785 'select' 'select_ln89_15' <Predicate = (!tmp_24)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 786 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln89_7 = add i12 %select_ln89_15, i12 %add_ln89_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 786 'add' 'add_ln89_7' <Predicate = (!tmp_24)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln89_7, i32 1, i32 11" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 787 'partselect' 'tmp_33' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_88 : Operation 788 [1/1] (1.54ns)   --->   "%add_ln89_8 = add i12 %sub_ln89_3, i12 2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 788 'add' 'add_ln89_8' <Predicate = (!tmp_24)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln89_3 = sext i12 %add_ln89_8" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 789 'sext' 'sext_ln89_3' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_88 : Operation 790 [1/1] (1.54ns)   --->   "%add_ln89_9 = add i12 %sub_ln89_3, i12 3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 790 'add' 'add_ln89_9' <Predicate = (!tmp_24)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 791 [1/1] (1.54ns)   --->   "%icmp_ln89_11 = icmp_slt  i12 %add_ln89_8, i12 54" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 791 'icmp' 'icmp_ln89_11' <Predicate = (!tmp_24)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln89_8, i32 11" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 792 'bitselect' 'tmp_37' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_88 : Operation 793 [1/1] (1.54ns)   --->   "%icmp_ln89_12 = icmp_ult  i12 %add_ln89_8, i12 54" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 793 'icmp' 'icmp_ln89_12' <Predicate = (!tmp_24)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 794 [1/1] (2.18ns)   --->   "%tobool134_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln89_2, i32 %sext_ln89_3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 794 'bitselect' 'tobool134_i_i' <Predicate = (!tmp_24)> <Delay = 2.18> <CoreInst = "BitSelector">   --->   Core 141 'BitSelector' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 795 [1/1] (0.97ns)   --->   "%lD_0_i_i = and i1 %icmp_ln89_12, i1 %tobool134_i_i" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 795 'and' 'lD_0_i_i' <Predicate = (!tmp_24)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 796 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_12 = add i12 %zext_ln89_10, i12 3073" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 796 'add' 'add_ln89_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 797 [1/1] (0.94ns)   --->   "%select_ln89_11 = select i1 %tmp_45, i54 %sub_ln89_7, i54 %zext_ln89_17" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 797 'select' 'select_ln89_11' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 798 [1/1] (1.54ns)   --->   "%add_ln89_13 = add i12 %sub_ln89_8, i12 4064" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 798 'add' 'add_ln89_13' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 799 [1/1] (0.00ns)   --->   "%trunc_ln89_15 = trunc i12 %add_ln89_13" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 799 'trunc' 'trunc_ln89_15' <Predicate = (icmp_ln89_21)> <Delay = 0.00>
ST_88 : Operation 800 [1/1] (1.63ns)   --->   "%sub_ln89_9 = sub i11 32, i11 %trunc_ln89_14" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 800 'sub' 'sub_ln89_9' <Predicate = (!icmp_ln89_21)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 801 [1/1] (0.69ns)   --->   "%select_ln89_12 = select i1 %icmp_ln89_21, i11 %trunc_ln89_15, i11 %sub_ln89_9" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 801 'select' 'select_ln89_12' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 802 [1/1] (1.54ns)   --->   "%icmp_ln89_22 = icmp_eq  i12 %sub_ln89_8, i12 32" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 802 'icmp' 'icmp_ln89_22' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 803 [1/1] (0.00ns)   --->   "%trunc_ln89_16 = trunc i54 %select_ln89_11" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 803 'trunc' 'trunc_ln89_16' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 804 [1/1] (1.54ns)   --->   "%icmp_ln89_24 = icmp_sgt  i12 %add_ln89_13, i12 54" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 804 'icmp' 'icmp_ln89_24' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 805 [1/1] (1.54ns)   --->   "%add_ln89_14 = add i12 %sub_ln89_8, i12 4063" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 805 'add' 'add_ln89_14' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln89_7 = sext i12 %add_ln89_14" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 806 'sext' 'sext_ln89_7' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 807 [1/1] (2.18ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln89_11, i32 %sext_ln89_7" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 807 'bitselect' 'tmp_46' <Predicate = true> <Delay = 2.18> <CoreInst = "BitSelector">   --->   Core 141 'BitSelector' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 808 [1/1] (1.54ns)   --->   "%icmp_ln89_26 = icmp_sgt  i12 %sub_ln89_8, i12 33" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 808 'icmp' 'icmp_ln89_26' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 809 [1/1] (1.82ns)   --->   "%sub_ln89_11 = sub i6 53, i6 %trunc_ln89_18" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 809 'sub' 'sub_ln89_11' <Predicate = (!icmp_ln89_27)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln89_6)   --->   "%select_ln89_20 = select i1 %icmp_ln89_27, i6 0, i6 %sub_ln89_11" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 810 'select' 'select_ln89_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln89_6)   --->   "%zext_ln89_18 = zext i6 %select_ln89_20" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 811 'zext' 'zext_ln89_18' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 812 [1/1] (2.94ns) (out node of the LUT)   --->   "%lshr_ln89_6 = lshr i54 18014398509481983, i54 %zext_ln89_18" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 812 'lshr' 'lshr_ln89_6' <Predicate = true> <Delay = 2.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 813 [1/1] (0.98ns)   --->   "%select_ln89_21 = select i1 %icmp_ln89_21, i12 2, i12 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 813 'select' 'select_ln89_21' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 814 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln89_17 = add i12 %select_ln89_21, i12 %add_ln89_12" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 814 'add' 'add_ln89_17' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 815 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln89_17, i32 1, i32 11" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 815 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 816 [1/1] (1.54ns)   --->   "%add_ln89_18 = add i12 %sub_ln89_8, i12 2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 816 'add' 'add_ln89_18' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln89_8 = sext i12 %add_ln89_18" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 817 'sext' 'sext_ln89_8' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 818 [1/1] (1.54ns)   --->   "%add_ln89_19 = add i12 %sub_ln89_8, i12 3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 818 'add' 'add_ln89_19' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 819 [1/1] (1.54ns)   --->   "%icmp_ln89_30 = icmp_slt  i12 %add_ln89_18, i12 54" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 819 'icmp' 'icmp_ln89_30' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 820 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln89_18, i32 11" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 820 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 821 [1/1] (1.54ns)   --->   "%icmp_ln89_31 = icmp_ult  i12 %add_ln89_18, i12 54" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 821 'icmp' 'icmp_ln89_31' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 822 [1/1] (2.18ns)   --->   "%tobool133_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln89_11, i32 %sext_ln89_8" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 822 'bitselect' 'tobool133_i_i' <Predicate = true> <Delay = 2.18> <CoreInst = "BitSelector">   --->   Core 141 'BitSelector' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 823 [1/1] (0.97ns)   --->   "%lD_0_i_i168 = and i1 %icmp_ln89_31, i1 %tobool133_i_i" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 823 'and' 'lD_0_i_i168' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 71> <Delay = 4.61>
ST_89 : Operation 824 [1/1] (1.63ns)   --->   "%icmp_ln89_4 = icmp_ult  i11 %select_ln89_3, i11 54" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 824 'icmp' 'icmp_ln89_4' <Predicate = (!tmp_24)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln89_5 = zext i11 %select_ln89_3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 825 'zext' 'zext_ln89_5' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_89 : Operation 826 [1/1] (4.61ns)   --->   "%ashr_ln89 = ashr i54 %select_ln89_2, i54 %zext_ln89_5" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 826 'ashr' 'ashr_ln89' <Predicate = (!tmp_24)> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln89_9)   --->   "%and_ln89_34 = and i54 %select_ln89_2, i54 %lshr_ln89_5" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 827 'and' 'and_ln89_34' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 828 [1/1] (3.26ns) (out node of the LUT)   --->   "%icmp_ln89_9 = icmp_ne  i54 %and_ln89_34, i54 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 828 'icmp' 'icmp_ln89_9' <Predicate = (!tmp_24)> <Delay = 3.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 829 [1/1] (1.63ns)   --->   "%icmp_ln89_10 = icmp_sgt  i11 %tmp_33, i11 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 829 'icmp' 'icmp_ln89_10' <Predicate = (!tmp_24)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln89_5 = sext i12 %add_ln89_9" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 830 'sext' 'sext_ln89_5' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_89 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln89_15 = zext i32 %sext_ln89_5" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 831 'zext' 'zext_ln89_15' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_89 : Operation 832 [1/1] (4.61ns)   --->   "%lshr_ln89 = lshr i54 %select_ln89_2, i54 %zext_ln89_15" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 832 'lshr' 'lshr_ln89' <Predicate = (!tmp_24)> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 833 [1/1] (4.42ns)   --->   "%lshr_ln89_1 = lshr i54 18014398509481983, i54 %zext_ln89_15" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 833 'lshr' 'lshr_ln89_1' <Predicate = (!tmp_24)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 834 [1/1] (3.26ns)   --->   "%icmp_ln89_18 = icmp_eq  i54 %select_ln89_2, i54 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 834 'icmp' 'icmp_ln89_18' <Predicate = (!tmp_24)> <Delay = 3.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln89_12 = zext i11 %select_ln89_12" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 835 'zext' 'zext_ln89_12' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 836 [1/1] (4.61ns)   --->   "%ashr_ln89_1 = ashr i54 %select_ln89_11, i54 %zext_ln89_12" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 836 'ashr' 'ashr_ln89_1' <Predicate = true> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln89_28)   --->   "%and_ln89_35 = and i54 %select_ln89_11, i54 %lshr_ln89_6" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 837 'and' 'and_ln89_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 838 [1/1] (3.26ns) (out node of the LUT)   --->   "%icmp_ln89_28 = icmp_ne  i54 %and_ln89_35, i54 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 838 'icmp' 'icmp_ln89_28' <Predicate = true> <Delay = 3.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 839 [1/1] (1.63ns)   --->   "%icmp_ln89_29 = icmp_sgt  i11 %tmp_49, i11 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 839 'icmp' 'icmp_ln89_29' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln89_9 = sext i12 %add_ln89_19" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 840 'sext' 'sext_ln89_9' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln89_19 = zext i32 %sext_ln89_9" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 841 'zext' 'zext_ln89_19' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 842 [1/1] (4.61ns)   --->   "%lshr_ln89_2 = lshr i54 %select_ln89_11, i54 %zext_ln89_19" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 842 'lshr' 'lshr_ln89_2' <Predicate = true> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 843 [1/1] (4.42ns)   --->   "%lshr_ln89_4 = lshr i54 18014398509481983, i54 %zext_ln89_19" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 843 'lshr' 'lshr_ln89_4' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 844 [1/1] (3.26ns)   --->   "%icmp_ln89_37 = icmp_eq  i54 %select_ln89_11, i54 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 844 'icmp' 'icmp_ln89_37' <Predicate = true> <Delay = 3.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 72> <Delay = 5.38>
ST_90 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_4)   --->   "%select_ln89_6 = select i1 %tmp_28, i17 131071, i17 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 845 'select' 'select_ln89_6' <Predicate = (!tmp_24 & !icmp_ln89_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_4)   --->   "%trunc_ln89_7 = trunc i54 %ashr_ln89" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 846 'trunc' 'trunc_ln89_7' <Predicate = (!tmp_24 & icmp_ln89_4)> <Delay = 0.00>
ST_90 : Operation 847 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln89_4 = select i1 %icmp_ln89_4, i17 %trunc_ln89_7, i17 %select_ln89_6" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 847 'select' 'select_ln89_4' <Predicate = (!tmp_24)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 848 [1/1] (1.63ns)   --->   "%icmp_ln89_6 = icmp_ult  i11 %select_ln89_3, i11 17" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 848 'icmp' 'icmp_ln89_6' <Predicate = (!tmp_24)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 849 [1/1] (0.00ns)   --->   "%select_ln89_3cast = zext i11 %select_ln89_3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 849 'zext' 'select_ln89_3cast' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_90 : Operation 850 [1/1] (4.01ns)   --->   "%shl_ln89_1 = shl i17 %trunc_ln89_6, i17 %select_ln89_3cast" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 850 'shl' 'shl_ln89_1' <Predicate = (!tmp_24)> <Delay = 4.01> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 851 [1/1] (0.78ns)   --->   "%select_ln89_5 = select i1 %icmp_ln89_6, i17 %shl_ln89_1, i17 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 851 'select' 'select_ln89_5' <Predicate = (!tmp_24)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%cond64_i_i = select i1 %icmp_ln89_5, i1 %tmp_28, i1 %tmp_30" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 852 'select' 'cond64_i_i' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%cond86_i_i = and i1 %icmp_ln89_7, i1 %icmp_ln89_9" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 853 'and' 'cond86_i_i' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %select_ln89_4, i32 16" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 854 'bitselect' 'tmp_31' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_90 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%trunc_ln89_10 = trunc i17 %select_ln89_4" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 855 'trunc' 'trunc_ln89_10' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_90 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%or_ln89 = or i1 %trunc_ln89_10, i1 %cond86_i_i" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 856 'or' 'or_ln89' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 857 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln89 = and i1 %or_ln89, i1 %cond64_i_i" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 857 'and' 'and_ln89' <Predicate = (!tmp_24)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node add_ln89_6)   --->   "%zext_ln89_6 = zext i1 %and_ln89" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 858 'zext' 'zext_ln89_6' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_90 : Operation 859 [1/1] (2.10ns) (out node of the LUT)   --->   "%add_ln89_6 = add i17 %select_ln89_4, i17 %zext_ln89_6" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 859 'add' 'add_ln89_6' <Predicate = (!tmp_24)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln89_6, i32 16" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 860 'bitselect' 'tmp_32' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_90 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i)   --->   "%xor_ln89 = xor i1 %tmp_32, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 861 'xor' 'xor_ln89' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_1)   --->   "%xor_ln89_2 = xor i1 %icmp_ln89_3, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 862 'xor' 'xor_ln89_2' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 863 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln89_1 = and i1 %icmp_ln89_2, i1 %xor_ln89_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 863 'and' 'and_ln89_1' <Predicate = (!tmp_24)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i)   --->   "%and_ln89_11 = and i1 %and_ln89_1, i1 %tmp_31" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 864 'and' 'and_ln89_11' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 865 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_1_i_i = and i1 %and_ln89_11, i1 %xor_ln89" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 865 'and' 'carry_1_i_i' <Predicate = (!tmp_24)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 866 [1/1] (0.97ns)   --->   "%xor_ln89_18 = xor i1 %tmp_37, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 866 'xor' 'xor_ln89_18' <Predicate = (!tmp_24)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 867 [1/1] (1.54ns)   --->   "%icmp_ln89_13 = icmp_slt  i12 %add_ln89_9, i12 54" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 867 'icmp' 'icmp_ln89_13' <Predicate = (!tmp_24)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 868 [1/1] (1.54ns)   --->   "%icmp_ln89_14 = icmp_ult  i12 %add_ln89_9, i12 54" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 868 'icmp' 'icmp_ln89_14' <Predicate = (!tmp_24)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 869 [1/1] (3.26ns)   --->   "%icmp_ln89_15 = icmp_eq  i54 %lshr_ln89, i54 %lshr_ln89_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 869 'icmp' 'icmp_ln89_15' <Predicate = (!tmp_24)> <Delay = 3.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones_1_i_i)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln89_9, i32 11" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 870 'bitselect' 'tmp_38' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_90 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones_1_i_i)   --->   "%xor_ln89_19 = xor i1 %tmp_38, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 871 'xor' 'xor_ln89_19' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 872 [1/1] (0.99ns) (out node of the LUT)   --->   "%Range2_all_ones_1_i_i = select i1 %icmp_ln89_14, i1 %icmp_ln89_15, i1 %xor_ln89_19" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 872 'select' 'Range2_all_ones_1_i_i' <Predicate = (!tmp_24)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 873 [1/1] (3.26ns)   --->   "%icmp_ln89_16 = icmp_eq  i54 %lshr_ln89, i54 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 873 'icmp' 'icmp_ln89_16' <Predicate = (!tmp_24)> <Delay = 3.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 874 [1/1] (1.54ns)   --->   "%icmp_ln89_17 = icmp_eq  i12 %add_ln89_9, i12 54" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 874 'icmp' 'icmp_ln89_17' <Predicate = (!tmp_24)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 875 [1/1] (1.63ns)   --->   "%icmp_ln89_23 = icmp_ult  i11 %select_ln89_12, i11 54" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 875 'icmp' 'icmp_ln89_23' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_13)   --->   "%select_ln89_19 = select i1 %tmp_45, i34 17179869183, i34 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 876 'select' 'select_ln89_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_13)   --->   "%trunc_ln89_17 = trunc i54 %ashr_ln89_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 877 'trunc' 'trunc_ln89_17' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 878 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln89_13 = select i1 %icmp_ln89_23, i34 %trunc_ln89_17, i34 %select_ln89_19" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 878 'select' 'select_ln89_13' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 879 [1/1] (1.63ns)   --->   "%icmp_ln89_25 = icmp_ult  i11 %select_ln89_12, i11 34" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 879 'icmp' 'icmp_ln89_25' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln89_13 = zext i11 %select_ln89_12" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 880 'zext' 'zext_ln89_13' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 881 [1/1] (4.47ns)   --->   "%shl_ln89_3 = shl i34 %trunc_ln89_16, i34 %zext_ln89_13" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 881 'shl' 'shl_ln89_3' <Predicate = true> <Delay = 4.47> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 882 [1/1] (0.91ns)   --->   "%select_ln89_14 = select i1 %icmp_ln89_25, i34 %shl_ln89_3, i34 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 882 'select' 'select_ln89_14' <Predicate = true> <Delay = 0.91> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_12)   --->   "%cond64_i_i144 = select i1 %icmp_ln89_24, i1 %tmp_45, i1 %tmp_46" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 883 'select' 'cond64_i_i144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_12)   --->   "%cond86_i_i153 = and i1 %icmp_ln89_26, i1 %icmp_ln89_28" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 884 'and' 'cond86_i_i153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_12)   --->   "%trunc_ln89_19 = trunc i34 %select_ln89_13" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 885 'trunc' 'trunc_ln89_19' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_12)   --->   "%or_ln89_5 = or i1 %trunc_ln89_19, i1 %cond86_i_i153" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 886 'or' 'or_ln89_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 887 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln89_12 = and i1 %or_ln89_5, i1 %cond64_i_i144" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 887 'and' 'and_ln89_12' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 888 [1/1] (1.54ns)   --->   "%icmp_ln89_32 = icmp_slt  i12 %add_ln89_19, i12 54" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 888 'icmp' 'icmp_ln89_32' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 889 [1/1] (1.54ns)   --->   "%icmp_ln89_33 = icmp_ult  i12 %add_ln89_19, i12 54" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 889 'icmp' 'icmp_ln89_33' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 890 [1/1] (3.26ns)   --->   "%icmp_ln89_34 = icmp_eq  i54 %lshr_ln89_2, i54 %lshr_ln89_4" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 890 'icmp' 'icmp_ln89_34' <Predicate = true> <Delay = 3.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones_1_i_i173)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln89_19, i32 11" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 891 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones_1_i_i173)   --->   "%xor_ln89_22 = xor i1 %tmp_52, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 892 'xor' 'xor_ln89_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 893 [1/1] (0.99ns) (out node of the LUT)   --->   "%Range2_all_ones_1_i_i173 = select i1 %icmp_ln89_33, i1 %icmp_ln89_34, i1 %xor_ln89_22" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 893 'select' 'Range2_all_ones_1_i_i173' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 894 [1/1] (3.26ns)   --->   "%icmp_ln89_35 = icmp_eq  i54 %lshr_ln89_2, i54 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 894 'icmp' 'icmp_ln89_35' <Predicate = true> <Delay = 3.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 895 [1/1] (1.54ns)   --->   "%icmp_ln89_36 = icmp_eq  i12 %add_ln89_19, i12 54" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 895 'icmp' 'icmp_ln89_36' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 73> <Delay = 4.60>
ST_91 : Operation 896 [1/1] (0.00ns)   --->   "%sel_tmp2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln89_3, i1 %and_ln89_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 896 'bitconcatenate' 'sel_tmp2' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_91 : Operation 897 [1/1] (1.58ns)   --->   "%ref_tmp4_0_i = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.3i17.i17.i2, i2 2, i17 %trunc_ln89_6, i2 1, i17 %add_ln89_6, i2 0, i17 %select_ln89_5, i17 0, i2 %sel_tmp2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 897 'sparsemux' 'ref_tmp4_0_i' <Predicate = (!tmp_24)> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ref_tmp4_0_i, i32 16" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 898 'bitselect' 'tmp_36' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_91 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node neg_src_0_i_i)   --->   "%and_ln89_2 = and i1 %tmp_28, i1 %tmp_36" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 899 'and' 'and_ln89_2' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 900 [1/1] (0.97ns)   --->   "%and_ln89_3 = and i1 %icmp_ln89_13, i1 %xor_ln89_18" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 900 'and' 'and_ln89_3' <Predicate = (!tmp_24)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 901 [1/1] (0.97ns)   --->   "%and_ln89_4 = and i1 %Range2_all_ones_1_i_i, i1 %lD_0_i_i" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 901 'and' 'and_ln89_4' <Predicate = (!tmp_24)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 902 [1/1] (0.97ns)   --->   "%xor_ln89_1 = xor i1 %lD_0_i_i, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 902 'xor' 'xor_ln89_1' <Predicate = (!tmp_24)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 903 [1/1] (0.97ns)   --->   "%and_ln89_5 = and i1 %icmp_ln89_16, i1 %xor_ln89_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 903 'and' 'and_ln89_5' <Predicate = (!tmp_24)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 904 [1/1] (0.97ns)   --->   "%or_ln89_1 = or i1 %icmp_ln89_18, i1 %xor_ln89_18" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 904 'or' 'or_ln89_1' <Predicate = (!tmp_24)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_22)   --->   "%xor_ln89_20 = xor i1 %icmp_ln89_13, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 905 'xor' 'xor_ln89_20' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_22)   --->   "%or_ln89_10 = or i1 %tmp_37, i1 %xor_ln89_20" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 906 'or' 'or_ln89_10' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 907 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln89_22 = and i1 %icmp_ln89_17, i1 %or_ln89_10" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 907 'and' 'and_ln89_22' <Predicate = (!tmp_24)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 908 [1/1] (0.00ns)   --->   "%sel_tmp = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %and_ln89_3, i1 %and_ln89_22" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 908 'bitconcatenate' 'sel_tmp' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_91 : Operation 909 [1/1] (1.58ns)   --->   "%Range1_all_ones_2_i_i = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 %and_ln89_4, i2 1, i1 %lD_0_i_i, i2 0, i1 %xor_ln89_18, i1 0, i2 %sel_tmp" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 909 'sparsemux' 'Range1_all_ones_2_i_i' <Predicate = (!tmp_24)> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 910 [1/1] (1.58ns)   --->   "%Range1_all_zeros_2_i_i = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 %and_ln89_5, i2 1, i1 %xor_ln89_1, i2 0, i1 %or_ln89_1, i1 0, i2 %sel_tmp" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 910 'sparsemux' 'Range1_all_zeros_2_i_i' <Predicate = (!tmp_24)> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_8)   --->   "%select_ln89_7 = select i1 %carry_1_i_i, i1 %Range1_all_ones_2_i_i, i1 %Range1_all_zeros_2_i_i" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 911 'select' 'select_ln89_7' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_0_i_i)   --->   "%or_ln89_2 = or i1 %tmp_37, i1 %xor_ln89_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 912 'or' 'or_ln89_2' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_0_i_i)   --->   "%and_ln89_6 = and i1 %Range2_all_ones_1_i_i, i1 %or_ln89_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 913 'and' 'and_ln89_6' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_0_i_i)   --->   "%cond193_i_i = select i1 %carry_1_i_i, i1 %and_ln89_6, i1 %Range1_all_ones_2_i_i" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 914 'select' 'cond193_i_i' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node neg_src_0_i_i)   --->   "%and_ln89_7 = and i1 %carry_1_i_i, i1 %Range1_all_ones_2_i_i" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 915 'and' 'and_ln89_7' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node neg_src_0_i_i)   --->   "%xor_ln89_4 = xor i1 %and_ln89_7, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 916 'xor' 'xor_ln89_4' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 917 [1/1] (0.97ns)   --->   "%not_icmp_ln89_11184 = xor i1 %icmp_ln89_11, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 917 'xor' 'not_icmp_ln89_11184' <Predicate = (!tmp_24)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 918 [1/1] (0.99ns) (out node of the LUT)   --->   "%deleted_ones_0_i_i = or i1 %cond193_i_i, i1 %not_icmp_ln89_11184" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 918 'or' 'deleted_ones_0_i_i' <Predicate = (!tmp_24)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node neg_src_0_i_i)   --->   "%and_ln89_23 = and i1 %icmp_ln89_11, i1 %tmp_28" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 919 'and' 'and_ln89_23' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node neg_src_0_i_i)   --->   "%sel_tmp1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %not_icmp_ln89_11184, i1 %and_ln89_23" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 920 'bitconcatenate' 'sel_tmp1' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_91 : Operation 921 [1/1] (1.58ns) (out node of the LUT)   --->   "%neg_src_0_i_i = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 %and_ln89_2, i2 1, i1 %xor_ln89_4, i2 0, i1 0, i1 0, i2 %sel_tmp1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 921 'sparsemux' 'neg_src_0_i_i' <Predicate = (!tmp_24)> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_8)   --->   "%xor_ln89_5 = xor i1 %select_ln89_7, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 922 'xor' 'xor_ln89_5' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_8)   --->   "%and_ln89_24 = and i1 %icmp_ln89_11, i1 %xor_ln89_5" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 923 'and' 'and_ln89_24' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_8)   --->   "%or_ln89_3 = or i1 %tmp_36, i1 %and_ln89_24" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 924 'or' 'or_ln89_3' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_8)   --->   "%xor_ln89_6 = xor i1 %tmp_28, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 925 'xor' 'xor_ln89_6' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 926 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln89_8 = and i1 %or_ln89_3, i1 %xor_ln89_6" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 926 'and' 'and_ln89_8' <Predicate = (!tmp_24)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node xor_ln89_7)   --->   "%and_ln89_9 = and i1 %tmp_36, i1 %deleted_ones_0_i_i" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 927 'and' 'and_ln89_9' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 928 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln89_7 = xor i1 %and_ln89_9, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 928 'xor' 'xor_ln89_7' <Predicate = (!tmp_24)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i166)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %select_ln89_13, i32 33" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 929 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node add_ln89_16)   --->   "%zext_ln89_14 = zext i1 %and_ln89_12" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 930 'zext' 'zext_ln89_14' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 931 [1/1] (2.63ns) (out node of the LUT)   --->   "%add_ln89_16 = add i34 %select_ln89_13, i34 %zext_ln89_14" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 931 'add' 'add_ln89_16' <Predicate = true> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i166)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln89_16, i32 33" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 932 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i166)   --->   "%xor_ln89_8 = xor i1 %tmp_48, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 933 'xor' 'xor_ln89_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_27)   --->   "%xor_ln89_11 = xor i1 %icmp_ln89_22, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 934 'xor' 'xor_ln89_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 935 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln89_27 = and i1 %icmp_ln89_21, i1 %xor_ln89_11" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 935 'and' 'and_ln89_27' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 936 [1/1] (0.00ns)   --->   "%sel_tmp4 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln89_22, i1 %and_ln89_27" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 936 'bitconcatenate' 'sel_tmp4' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 937 [1/1] (1.58ns)   --->   "%ref_tmp_0_i = sparsemux i34 @_ssdm_op_SparseMux.ap_auto.3i34.i34.i2, i2 2, i34 %trunc_ln89_16, i2 1, i34 %add_ln89_16, i2 0, i34 %select_ln89_14, i34 0, i2 %sel_tmp4" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 937 'sparsemux' 'ref_tmp_0_i' <Predicate = true> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i166)   --->   "%and_ln89_28 = and i1 %and_ln89_27, i1 %tmp_47" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 938 'and' 'and_ln89_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 939 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_1_i_i166 = and i1 %and_ln89_28, i1 %xor_ln89_8" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 939 'and' 'carry_1_i_i166' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 940 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %ref_tmp_0_i, i32 33" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 940 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 941 [1/1] (0.97ns)   --->   "%xor_ln89_21 = xor i1 %tmp_51, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 941 'xor' 'xor_ln89_21' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 942 [1/1] (0.97ns)   --->   "%and_ln89_14 = and i1 %icmp_ln89_32, i1 %xor_ln89_21" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 942 'and' 'and_ln89_14' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 943 [1/1] (0.97ns)   --->   "%and_ln89_15 = and i1 %Range2_all_ones_1_i_i173, i1 %lD_0_i_i168" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 943 'and' 'and_ln89_15' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 944 [1/1] (0.97ns)   --->   "%xor_ln89_9 = xor i1 %lD_0_i_i168, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 944 'xor' 'xor_ln89_9' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 945 [1/1] (0.97ns)   --->   "%and_ln89_16 = and i1 %icmp_ln89_35, i1 %xor_ln89_9" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 945 'and' 'and_ln89_16' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 946 [1/1] (0.97ns)   --->   "%or_ln89_6 = or i1 %icmp_ln89_37, i1 %xor_ln89_21" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 946 'or' 'or_ln89_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_29)   --->   "%xor_ln89_23 = xor i1 %icmp_ln89_32, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 947 'xor' 'xor_ln89_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_29)   --->   "%or_ln89_11 = or i1 %tmp_51, i1 %xor_ln89_23" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 948 'or' 'or_ln89_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 949 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln89_29 = and i1 %icmp_ln89_36, i1 %or_ln89_11" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 949 'and' 'and_ln89_29' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 950 [1/1] (0.00ns)   --->   "%sel_tmp5 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %and_ln89_14, i1 %and_ln89_29" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 950 'bitconcatenate' 'sel_tmp5' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 951 [1/1] (1.58ns)   --->   "%Range1_all_ones_2_i_i1 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 %and_ln89_15, i2 1, i1 %lD_0_i_i168, i2 0, i1 %xor_ln89_21, i1 0, i2 %sel_tmp5" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 951 'sparsemux' 'Range1_all_ones_2_i_i1' <Predicate = true> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 952 [1/1] (1.58ns)   --->   "%Range1_all_zeros_2_i_i1 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 %and_ln89_16, i2 1, i1 %xor_ln89_9, i2 0, i1 %or_ln89_6, i1 0, i2 %sel_tmp5" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 952 'sparsemux' 'Range1_all_zeros_2_i_i1' <Predicate = true> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_0_i_i185)   --->   "%or_ln89_7 = or i1 %tmp_51, i1 %xor_ln89_9" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 953 'or' 'or_ln89_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_0_i_i185)   --->   "%and_ln89_17 = and i1 %Range2_all_ones_1_i_i173, i1 %or_ln89_7" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 954 'and' 'and_ln89_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_0_i_i185)   --->   "%cond192_i_i = select i1 %carry_1_i_i166, i1 %and_ln89_17, i1 %Range1_all_ones_2_i_i1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 955 'select' 'cond192_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 956 [1/1] (0.97ns)   --->   "%not_icmp_ln89_33196 = xor i1 %icmp_ln89_30, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 956 'xor' 'not_icmp_ln89_33196' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 957 [1/1] (0.99ns) (out node of the LUT)   --->   "%deleted_ones_0_i_i185 = or i1 %cond192_i_i, i1 %not_icmp_ln89_33196" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 957 'or' 'deleted_ones_0_i_i185' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 74> <Delay = 4.64>
ST_92 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%and_ln89_10 = and i1 %neg_src_0_i_i, i1 %xor_ln89_7" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 958 'and' 'and_ln89_10' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%or_ln89_4 = or i1 %and_ln89_10, i1 %and_ln89_8" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 959 'or' 'or_ln89_4' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node storemerge_i240)   --->   "%select_ln89_8 = select i1 %and_ln89_8, i17 65535, i17 65536" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 960 'select' 'select_ln89_8' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%xor_ln89_10 = xor i1 %icmp_ln89_1, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 961 'xor' 'xor_ln89_10' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%and_ln89_25 = and i1 %or_ln89_4, i1 %xor_ln89_10" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 962 'and' 'and_ln89_25' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%and_ln89_26 = and i1 %and_ln89_25, i1 %icmp_ln89_10" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 963 'and' 'and_ln89_26' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 964 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln89_1, i1 %and_ln89_26" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 964 'bitconcatenate' 'sel_tmp3' <Predicate = (!tmp_24)> <Delay = 0.97>
ST_92 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node storemerge_i240)   --->   "%ref_tmp4_4_i = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.3i17.i17.i2, i2 2, i17 0, i2 1, i17 %select_ln89_8, i2 0, i17 %ref_tmp4_0_i, i17 0, i2 %sel_tmp3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 965 'sparsemux' 'ref_tmp4_4_i' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node storemerge_i240)   --->   "%new_L_diag_re = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i17.i17, i17 %ref_tmp4_4_i, i17 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 966 'bitconcatenate' 'new_L_diag_re' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_92 : Operation 967 [1/1] (1.58ns) (out node of the LUT)   --->   "%storemerge_i240 = select i1 %tmp_24, i34 0, i34 %new_L_diag_re" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:230->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501]   --->   Operation 967 'select' 'storemerge_i240' <Predicate = true> <Delay = 1.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 968 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %storemerge_i240, i32 33" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508]   --->   Operation 968 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_3)   --->   "%trunc_ln59_5 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %storemerge_i240, i32 17, i32 32" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508]   --->   Operation 969 'partselect' 'trunc_ln59_5' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_3)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %storemerge_i240, i32 16" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508]   --->   Operation 970 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %storemerge_i240, i32 32" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508]   --->   Operation 971 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_3)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %storemerge_i240, i32 17" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508]   --->   Operation 972 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_3)   --->   "%and_ln59_7 = and i1 %tmp_42, i1 %tmp_40" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508]   --->   Operation 973 'and' 'and_ln59_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_3)   --->   "%zext_ln59_3 = zext i1 %and_ln59_7" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508]   --->   Operation 974 'zext' 'zext_ln59_3' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 975 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln59_3 = add i16 %trunc_ln59_5, i16 %zext_ln59_3" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508]   --->   Operation 975 'add' 'add_ln59_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 976 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln59_3, i32 15" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508]   --->   Operation 976 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node neg_src_0_i_i1)   --->   "%and_ln89_13 = and i1 %tmp_45, i1 %tmp_50" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 977 'and' 'and_ln89_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_19)   --->   "%select_ln89_16 = select i1 %carry_1_i_i166, i1 %Range1_all_ones_2_i_i1, i1 %Range1_all_zeros_2_i_i1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 978 'select' 'select_ln89_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node neg_src_0_i_i1)   --->   "%and_ln89_18 = and i1 %carry_1_i_i166, i1 %Range1_all_ones_2_i_i1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 979 'and' 'and_ln89_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node neg_src_0_i_i1)   --->   "%xor_ln89_12 = xor i1 %and_ln89_18, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 980 'xor' 'xor_ln89_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node neg_src_0_i_i1)   --->   "%and_ln89_30 = and i1 %icmp_ln89_30, i1 %tmp_45" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 981 'and' 'and_ln89_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node neg_src_0_i_i1)   --->   "%sel_tmp6 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %not_icmp_ln89_33196, i1 %and_ln89_30" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 982 'bitconcatenate' 'sel_tmp6' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 983 [1/1] (1.58ns) (out node of the LUT)   --->   "%neg_src_0_i_i1 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 %and_ln89_13, i2 1, i1 %xor_ln89_12, i2 0, i1 0, i1 0, i2 %sel_tmp6" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 983 'sparsemux' 'neg_src_0_i_i1' <Predicate = true> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_19)   --->   "%xor_ln89_16 = xor i1 %select_ln89_16, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 984 'xor' 'xor_ln89_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_19)   --->   "%and_ln89_31 = and i1 %icmp_ln89_30, i1 %xor_ln89_16" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 985 'and' 'and_ln89_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_19)   --->   "%or_ln89_8 = or i1 %tmp_50, i1 %and_ln89_31" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 986 'or' 'or_ln89_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_19)   --->   "%xor_ln89_14 = xor i1 %tmp_45, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 987 'xor' 'xor_ln89_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 988 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln89_19 = and i1 %or_ln89_8, i1 %xor_ln89_14" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 988 'and' 'and_ln89_19' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node xor_ln89_15)   --->   "%and_ln89_20 = and i1 %tmp_50, i1 %deleted_ones_0_i_i185" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 989 'and' 'and_ln89_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 990 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln89_15 = xor i1 %and_ln89_20, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 990 'xor' 'xor_ln89_15' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%and_ln89_21 = and i1 %neg_src_0_i_i1, i1 %xor_ln89_15" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 991 'and' 'and_ln89_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%or_ln89_9 = or i1 %and_ln89_21, i1 %and_ln89_19" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 992 'or' 'or_ln89_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node sqrt_res)   --->   "%select_ln89_17 = select i1 %and_ln89_19, i34 8589934591, i34 8589934592" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 993 'select' 'select_ln89_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%xor_ln89_17 = xor i1 %icmp_ln89_20, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 994 'xor' 'xor_ln89_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%and_ln89_32 = and i1 %or_ln89_9, i1 %xor_ln89_17" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 995 'and' 'and_ln89_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%and_ln89_33 = and i1 %and_ln89_32, i1 %icmp_ln89_29" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 996 'and' 'and_ln89_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 997 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln89_20, i1 %and_ln89_33" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 997 'bitconcatenate' 'sel_tmp7' <Predicate = true> <Delay = 0.97>
ST_92 : Operation 998 [1/1] (1.58ns) (out node of the LUT)   --->   "%sqrt_res = sparsemux i34 @_ssdm_op_SparseMux.ap_auto.3i34.i34.i2, i2 2, i34 0, i2 1, i34 %select_ln89_17, i2 0, i34 %ref_tmp_0_i, i34 0, i2 %sel_tmp7" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 998 'sparsemux' 'sqrt_res' <Predicate = true> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 999 [1/1] (0.00ns)   --->   "%trunc_ln267 = trunc i34 %sqrt_res" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:267->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 999 'trunc' 'trunc_ln267' <Predicate = true> <Delay = 0.00>

State 93 <SV = 75> <Delay = 5.27>
ST_93 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_14)   --->   "%xor_ln59_5 = xor i1 %tmp_43, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508]   --->   Operation 1000 'xor' 'xor_ln59_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1001 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln59_14 = and i1 %tmp_41, i1 %xor_ln59_5" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508]   --->   Operation 1001 'and' 'and_ln59_14' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1002 [1/1] (0.97ns)   --->   "%xor_ln59_14 = xor i1 %tmp_39, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508]   --->   Operation 1002 'xor' 'xor_ln59_14' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_20)   --->   "%select_ln59_5 = select i1 %and_ln59_14, i1 %tmp_39, i1 %xor_ln59_14" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508]   --->   Operation 1003 'select' 'select_ln59_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_21)   --->   "%select_ln59_7 = select i1 %and_ln59_14, i1 %xor_ln59_14, i1 %tmp_39" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508]   --->   Operation 1004 'select' 'select_ln59_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_21)   --->   "%xor_ln59_19 = xor i1 %tmp_41, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508]   --->   Operation 1005 'xor' 'xor_ln59_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_21)   --->   "%or_ln59_18 = or i1 %tmp_43, i1 %xor_ln59_19" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508]   --->   Operation 1006 'or' 'or_ln59_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_20)   --->   "%xor_ln59_20 = xor i1 %select_ln59_5, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508]   --->   Operation 1007 'xor' 'xor_ln59_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_20)   --->   "%or_ln59_19 = or i1 %tmp_43, i1 %xor_ln59_20" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508]   --->   Operation 1008 'or' 'or_ln59_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1009 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln59_20 = and i1 %or_ln59_19, i1 %xor_ln59_14" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508]   --->   Operation 1009 'and' 'and_ln59_20' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_21)   --->   "%and_ln59_24 = and i1 %tmp_43, i1 %select_ln59_7" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508]   --->   Operation 1010 'and' 'and_ln59_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1011 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln59_21 = xor i1 %and_ln59_24, i1 %or_ln59_18" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508]   --->   Operation 1011 'xor' 'xor_ln59_21' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_23)   --->   "%and_ln59_25 = and i1 %xor_ln59_21, i1 %tmp_39" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508]   --->   Operation 1012 'and' 'and_ln59_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_23)   --->   "%select_ln59_11 = select i1 %and_ln59_20, i16 32767, i16 32768" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508]   --->   Operation 1013 'select' 'select_ln59_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_23)   --->   "%or_ln59_20 = or i1 %and_ln59_20, i1 %and_ln59_25" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508]   --->   Operation 1014 'or' 'or_ln59_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1015 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp2_re_23 = select i1 %or_ln59_20, i16 %select_ln59_11, i16 %add_ln59_3" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508]   --->   Operation 1015 'select' 'tmp2_re_23' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node sqrt_res_cast)   --->   "%trunc_ln4 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %sqrt_res, i32 16, i32 33" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:267->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1016 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node sqrt_res_cast)   --->   "%sext_ln267 = sext i18 %trunc_ln4" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:267->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1017 'sext' 'sext_ln267' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node sqrt_res_cast)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %sqrt_res, i32 15" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:267->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1018 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1019 [1/1] (1.94ns)   --->   "%icmp_ln267 = icmp_ne  i15 %trunc_ln267, i15 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:267->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1019 'icmp' 'icmp_ln267' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node sqrt_res_cast)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %sqrt_res, i32 16" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:267->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1020 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node sqrt_res_cast)   --->   "%or_ln267 = or i1 %tmp_54, i1 %icmp_ln267" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:267->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1021 'or' 'or_ln267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node sqrt_res_cast)   --->   "%and_ln267 = and i1 %or_ln267, i1 %tmp_53" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:267->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1022 'and' 'and_ln267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node sqrt_res_cast)   --->   "%zext_ln267 = zext i1 %and_ln267" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:267->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1023 'zext' 'zext_ln267' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1024 [1/1] (2.13ns) (out node of the LUT)   --->   "%sqrt_res_cast = add i19 %sext_ln267, i19 %zext_ln267" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:267->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1024 'add' 'sqrt_res_cast' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1025 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln84 = store i16 %tmp2_re_23, i4 %this_re_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:84->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:518]   --->   Operation 1025 'store' 'store_ln84' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 94 <SV = 76> <Delay = 4.39>
ST_94 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln269 = sext i19 %sqrt_res_cast" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1026 'sext' 'sext_ln269' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1027 [38/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1027 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 77> <Delay = 4.39>
ST_95 : Operation 1028 [37/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1028 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 78> <Delay = 4.39>
ST_96 : Operation 1029 [36/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1029 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 79> <Delay = 4.39>
ST_97 : Operation 1030 [35/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1030 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 80> <Delay = 4.39>
ST_98 : Operation 1031 [34/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1031 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 81> <Delay = 4.39>
ST_99 : Operation 1032 [33/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1032 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 82> <Delay = 4.39>
ST_100 : Operation 1033 [32/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1033 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 83> <Delay = 4.39>
ST_101 : Operation 1034 [31/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1034 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 84> <Delay = 4.39>
ST_102 : Operation 1035 [30/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1035 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 85> <Delay = 4.39>
ST_103 : Operation 1036 [29/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1036 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 86> <Delay = 4.39>
ST_104 : Operation 1037 [28/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1037 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 87> <Delay = 4.39>
ST_105 : Operation 1038 [27/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1038 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 88> <Delay = 4.39>
ST_106 : Operation 1039 [26/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1039 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 89> <Delay = 4.39>
ST_107 : Operation 1040 [25/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1040 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 90> <Delay = 4.39>
ST_108 : Operation 1041 [24/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1041 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 91> <Delay = 4.39>
ST_109 : Operation 1042 [23/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1042 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 92> <Delay = 4.39>
ST_110 : Operation 1043 [22/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1043 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 93> <Delay = 4.39>
ST_111 : Operation 1044 [21/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1044 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 94> <Delay = 4.39>
ST_112 : Operation 1045 [20/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1045 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 95> <Delay = 4.39>
ST_113 : Operation 1046 [19/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1046 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 96> <Delay = 4.39>
ST_114 : Operation 1047 [18/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1047 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 97> <Delay = 4.39>
ST_115 : Operation 1048 [17/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1048 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 98> <Delay = 4.39>
ST_116 : Operation 1049 [16/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1049 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 99> <Delay = 4.39>
ST_117 : Operation 1050 [15/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1050 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 100> <Delay = 4.39>
ST_118 : Operation 1051 [14/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1051 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 101> <Delay = 4.39>
ST_119 : Operation 1052 [13/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1052 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 102> <Delay = 4.39>
ST_120 : Operation 1053 [12/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1053 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 103> <Delay = 4.39>
ST_121 : Operation 1054 [11/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1054 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 104> <Delay = 4.39>
ST_122 : Operation 1055 [10/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1055 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 105> <Delay = 4.39>
ST_123 : Operation 1056 [9/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1056 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 106> <Delay = 4.39>
ST_124 : Operation 1057 [8/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1057 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 107> <Delay = 4.39>
ST_125 : Operation 1058 [7/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1058 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 108> <Delay = 4.39>
ST_126 : Operation 1059 [6/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1059 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 109> <Delay = 4.39>
ST_127 : Operation 1060 [5/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1060 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 110> <Delay = 4.39>
ST_128 : Operation 1061 [4/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1061 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 111> <Delay = 4.39>
ST_129 : Operation 1062 [3/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1062 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 112> <Delay = 4.39>
ST_130 : Operation 1063 [2/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1063 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 113> <Delay = 5.37>
ST_131 : Operation 1064 [1/38] (4.39ns)   --->   "%sdiv_ln269 = sdiv i34 4294967296, i34 %sext_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1064 'sdiv' 'sdiv_ln269' <Predicate = true> <Delay = 4.39> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 4.39> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1065 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %sdiv_ln269, i32 33" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1065 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node new_L_diag_recip)   --->   "%trunc_ln269 = trunc i34 %sdiv_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1066 'trunc' 'trunc_ln269' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1067 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %sdiv_ln269, i32 32" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1067 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node new_L_diag_recip)   --->   "%xor_ln269 = xor i1 %tmp_55, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1068 'xor' 'xor_ln269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node new_L_diag_recip)   --->   "%and_ln269 = and i1 %tmp_56, i1 %xor_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1069 'and' 'and_ln269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node new_L_diag_recip)   --->   "%select_ln269 = select i1 %and_ln269, i33 4294967295, i33 4294967296" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1070 'select' 'select_ln269' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node new_L_diag_recip)   --->   "%xor_ln269_1 = xor i1 %tmp_56, i1 %tmp_55" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1071 'xor' 'xor_ln269_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1072 [1/1] (0.97ns) (out node of the LUT)   --->   "%new_L_diag_recip = select i1 %xor_ln269_1, i33 %select_ln269, i33 %trunc_ln269" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512]   --->   Operation 1072 'select' 'new_L_diag_recip' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 132 <SV = 114> <Delay = 2.37>
ST_132 : Operation 1073 [1/1] (0.00ns)   --->   "%diag_internal_load = load i33 %diag_internal"   --->   Operation 1073 'load' 'diag_internal_load' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1074 [1/1] (0.00ns)   --->   "%diag_internal_1_load = load i33 %diag_internal_1"   --->   Operation 1074 'load' 'diag_internal_1_load' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1075 [1/1] (1.56ns)   --->   "%icmp_ln514 = icmp_eq  i2 %i_1, i2 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:514]   --->   Operation 1075 'icmp' 'icmp_ln514' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1076 [1/1] (0.80ns)   --->   "%diag_internal_4 = select i1 %icmp_ln514, i33 %new_L_diag_recip, i33 %diag_internal_1_load" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:514]   --->   Operation 1076 'select' 'diag_internal_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 1077 [1/1] (1.56ns)   --->   "%icmp_ln514_1 = icmp_eq  i2 %i_1, i2 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:514]   --->   Operation 1077 'icmp' 'icmp_ln514_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1078 [1/1] (0.80ns)   --->   "%diag_internal_3 = select i1 %icmp_ln514_1, i33 %new_L_diag_recip, i33 %diag_internal_load" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:514]   --->   Operation 1078 'select' 'diag_internal_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 1079 [1/1] (0.00ns)   --->   "%store_ln431 = store i33 %diag_internal_4, i33 %diag_internal_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:431]   --->   Operation 1079 'store' 'store_ln431' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1080 [1/1] (0.00ns)   --->   "%store_ln431 = store i33 %diag_internal_3, i33 %diag_internal" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:431]   --->   Operation 1080 'store' 'store_ln431' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1081 [1/1] (0.00ns)   --->   "%br_ln449 = br void %for.body" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:449]   --->   Operation 1081 'br' 'br_ln449' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.000ns, clock uncertainty: 0.600ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 2 bit ('i', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:449) [6]  (0.000 ns)
	'store' operation 0 bit ('store_ln449', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:449) of constant 0 on local variable 'i', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:449 [17]  (1.588 ns)

 <State 2>: 1.565ns
The critical path consists of the following:
	'load' operation 2 bit ('i', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:499) on local variable 'i', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:449 [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln449', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:449) [22]  (1.565 ns)

 <State 3>: 4.865ns
The critical path consists of the following:
	'sub' operation 2 bit ('sub_ln453', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453) [42]  (1.565 ns)
	'add' operation 3 bit ('add_ln453', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453) [44]  (1.650 ns)
	'sub' operation 4 bit ('sub_ln453_1', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453) [47]  (1.650 ns)

 <State 4>: 4.123ns
The critical path consists of the following:
	'sub' operation 2 bit ('sub_ln453_2', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453) [49]  (1.565 ns)
	'select' operation 2 bit ('select_ln453', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453) [51]  (0.993 ns)
	'add' operation 2 bit ('add_ln453_2', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:453) [53]  (1.565 ns)

 <State 5>: 5.015ns
The critical path consists of the following:
	'phi' operation 2 bit ('j') with incoming values : ('j', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:458) [59]  (0.000 ns)
	'sub' operation 3 bit ('sub_ln468', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:468) [75]  (0.000 ns)
	'add' operation 3 bit ('add_ln468', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:468) [76]  (2.693 ns)
	'getelementptr' operation 4 bit ('din.re', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:468) [78]  (0.000 ns)
	'load' operation 16 bit ('tmp.re', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:344->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:468) on array 'A_re' [96]  (2.322 ns)

 <State 6>: 4.470ns
The critical path consists of the following:
	'add' operation 2 bit ('j_sub1', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:462) [90]  (1.565 ns)
	'mul' operation 2 bit ('mul_ln463', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:463) [91]  (1.340 ns)
	'add' operation 2 bit ('add_ln463', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:463) [94]  (1.565 ns)

 <State 7>: 3.635ns
The critical path consists of the following:
	'load' operation 16 bit ('L_internal_re_load') on local variable 'L_internal.re', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:430 [66]  (0.000 ns)
	'call' operation 0 bit ('call_ln59', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:468) to 'choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_' [101]  (3.635 ns)

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 3.606ns
The critical path consists of the following:
	'load' operation 35 bit ('product_sum_re_2_loc_load') on local variable 'product_sum_re_2_loc' [102]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln59_5', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478) [110]  (1.650 ns)
	'or' operation 1 bit ('or_ln59_3', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478) [111]  (0.000 ns)
	'and' operation 1 bit ('and_ln59_8', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478) [113]  (0.978 ns)
	'select' operation 34 bit ('select_ln59_4', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478) [117]  (0.000 ns)
	'select' operation 34 bit ('tmp2.re', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:478) [119]  (0.978 ns)

 <State 10>: 4.754ns
The critical path consists of the following:
	'load' operation 33 bit ('diag_internal_load_1', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482) on local variable 'diag_internal', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:431 [64]  (0.000 ns)
	'select' operation 33 bit ('B', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482) [137]  (0.806 ns)
	'mul' operation 67 bit ('mul_ln284', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482) [141]  (3.948 ns)

 <State 11>: 3.948ns
The critical path consists of the following:
	'mul' operation 67 bit ('mul_ln284', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482) [141]  (3.948 ns)

 <State 12>: 3.948ns
The critical path consists of the following:
	'mul' operation 67 bit ('mul_ln284', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482) [141]  (3.948 ns)

 <State 13>: 4.578ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln285', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482) [188]  (1.944 ns)
	'or' operation 1 bit ('or_ln285', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482) [191]  (0.000 ns)
	'and' operation 1 bit ('and_ln285', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482) [192]  (0.000 ns)
	'add' operation 34 bit ('imag_temp', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482) [194]  (2.634 ns)

 <State 14>: 4.605ns
The critical path consists of the following:
	'add' operation 34 bit ('real_temp', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482) [153]  (2.634 ns)
	'xor' operation 1 bit ('xor_ln284', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482) [155]  (0.000 ns)
	'and' operation 1 bit ('and_ln284_1', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482) [156]  (0.978 ns)
	'select' operation 1 bit ('select_ln284', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482) [163]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln284_2', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482) [168]  (0.000 ns)
	'or' operation 1 bit ('or_ln284_1', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482) [169]  (0.000 ns)
	'and' operation 1 bit ('and_ln284_4', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482) [171]  (0.993 ns)

 <State 15>: 5.068ns
The critical path consists of the following:
	'select' operation 34 bit ('select_ln285_2', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482) [217]  (0.000 ns)
	'select' operation 34 bit ('imag_temp', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:285->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482) [219]  (0.914 ns)
	'icmp' operation 1 bit ('icmp_ln59_9', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484) [253]  (2.077 ns)
	'or' operation 1 bit ('or_ln59_13', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484) [256]  (0.000 ns)
	'and' operation 1 bit ('and_ln59_18', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484) [257]  (0.000 ns)
	'add' operation 16 bit ('add_ln59_2', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484) [259]  (2.077 ns)

 <State 16>: 5.068ns
The critical path consists of the following:
	'select' operation 34 bit ('select_ln284_2', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482) [176]  (0.000 ns)
	'select' operation 34 bit ('real_temp', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:284->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:482) [178]  (0.914 ns)
	'icmp' operation 1 bit ('icmp_ln59_8', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484) [225]  (2.077 ns)
	'or' operation 1 bit ('or_ln59_9', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484) [228]  (0.000 ns)
	'and' operation 1 bit ('and_ln59_12', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484) [229]  (0.000 ns)
	'add' operation 16 bit ('add_ln59_1', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484) [231]  (2.077 ns)

 <State 17>: 3.055ns
The critical path consists of the following:
	'sub' operation 17 bit ('sub_ln345_1', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:353->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486) [278]  (2.077 ns)
	'select' operation 16 bit ('tmp.im', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:353->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486) [286]  (0.978 ns)

 <State 18>: 3.349ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln99', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486) [288]  (3.349 ns)

 <State 19>: 5.161ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln99', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486) [288]  (3.349 ns)
	'icmp' operation 1 bit ('icmp_ln99', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486) [293]  (1.812 ns)

 <State 20>: 5.026ns
The critical path consists of the following:
	'add' operation 16 bit ('tmp2', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486) [330]  (2.077 ns)
	'xor' operation 1 bit ('xor_ln100', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486) [332]  (0.000 ns)
	'and' operation 1 bit ('and_ln100_1', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486) [333]  (0.978 ns)
	'select' operation 1 bit ('select_ln100_1', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486) [336]  (0.000 ns)
	'and' operation 1 bit ('and_ln100_3', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486) [342]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln100_4', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486) [343]  (0.993 ns)
	'and' operation 1 bit ('and_ln100_4', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486) [344]  (0.000 ns)
	'or' operation 1 bit ('or_ln100_3', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486) [346]  (0.000 ns)
	'select' operation 16 bit ('tmp2', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486) [347]  (0.978 ns)

 <State 21>: 4.751ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln99_4', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486) [313]  (0.000 ns)
	'or' operation 1 bit ('or_ln99_3', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486) [315]  (0.000 ns)
	'select' operation 16 bit ('tmp1', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486) [316]  (0.000 ns)
	'sub' operation 17 bit ('sub_ln103', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486) [350]  (2.077 ns)
	'select' operation 16 bit ('select_ln103_1', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486) [359]  (0.000 ns)
	'add' operation 36 bit ('add_ln189', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:189->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:486) [362]  (2.674 ns)

 <State 22>: 2.322ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln84', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:84->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:493) of variable 'tmp2.re', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:484 on array 'L_re' [387]  (2.322 ns)

 <State 23>: 2.322ns
The critical path consists of the following:
	'load' operation 16 bit ('z_re_load', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:58->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:499) on array 'A_re' [396]  (2.322 ns)

 <State 24>: 5.346ns
The critical path consists of the following:
	'sub' operation 36 bit ('sub_ln223', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:247->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500) [400]  (2.674 ns)
	'and' operation 1 bit ('and_ln223', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:247->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500) [405]  (0.000 ns)
	'select' operation 35 bit ('select_ln223', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:247->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500) [407]  (0.000 ns)
	'select' operation 35 bit ('tmp2.re', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:223->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:247->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500) [408]  (1.022 ns)
	'icmp' operation 1 bit ('icmp_ln59_2', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500) [427]  (1.650 ns)

 <State 25>: 4.897ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln59', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500) [413]  (1.812 ns)
	'or' operation 1 bit ('or_ln59', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500) [416]  (0.000 ns)
	'and' operation 1 bit ('and_ln59', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500) [417]  (0.000 ns)
	'add' operation 17 bit ('add_ln59', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500) [419]  (2.107 ns)
	'xor' operation 1 bit ('xor_ln59', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500) [421]  (0.000 ns)
	'and' operation 1 bit ('and_ln59_1', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500) [422]  (0.978 ns)

 <State 26>: 5.385ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln59_1', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500) [430]  (0.000 ns)
	'and' operation 1 bit ('and_ln59_2', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500) [431]  (0.000 ns)
	'select' operation 1 bit ('select_ln59_1', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500) [432]  (0.000 ns)
	'and' operation 1 bit ('and_ln59_5', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500) [438]  (0.993 ns)
	'or' operation 1 bit ('or_ln59_17', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500) [439]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln59_4', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500) [440]  (0.000 ns)
	'and' operation 1 bit ('and_ln59_6', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500) [441]  (0.000 ns)
	'or' operation 1 bit ('or_ln59_2', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500) [443]  (0.978 ns)
	'select' operation 17 bit ('tmp2.re', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:500) [444]  (0.781 ns)
	'sub' operation 34 bit ('sub_ln89_5', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [625]  (2.634 ns)

 <State 27>: 4.893ns
The critical path consists of the following:
	'select' operation 34 bit ('select_ln89_9', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [626]  (0.914 ns)
	'ctlz' operation 34 bit ('tmp_4', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [627]  (2.155 ns)
	'add' operation 6 bit ('add_ln89_10', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [630]  (1.825 ns)

 <State 28>: 4.474ns
The critical path consists of the following:
	'shl' operation 64 bit ('shl_ln89_2', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [632]  (4.474 ns)

 <State 29>: 4.945ns
The critical path consists of the following:
	'sub' operation 6 bit ('sub_ln89_6', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [637]  (1.825 ns)
	'add' operation 11 bit ('add_ln89_11', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [639]  (1.639 ns)
	'select' operation 64 bit ('x', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [643]  (1.481 ns)

 <State 30>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 31>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 32>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 33>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 34>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 35>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 36>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 37>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 38>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 39>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 40>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 41>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 42>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 43>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 44>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 45>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 46>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 47>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 48>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 49>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 50>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 51>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 52>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 53>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 54>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 55>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 56>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 57>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 58>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 59>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 60>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 61>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 62>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 63>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 64>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 65>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 66>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 67>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 68>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 69>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 70>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 71>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 72>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 73>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 74>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 75>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 76>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 77>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 78>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 79>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 80>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 81>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 82>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 83>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 84>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 85>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 86>: 5.173ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('pf', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtdouble.cpp:8->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [467]  (5.173 ns)

 <State 87>: 4.641ns
The critical path consists of the following:
	'sub' operation 12 bit ('sub_ln89_3', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [480]  (1.547 ns)
	'add' operation 12 bit ('add_ln89_5', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [506]  (1.547 ns)
	'icmp' operation 1 bit ('icmp_ln89_8', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [507]  (1.547 ns)

 <State 88>: 4.766ns
The critical path consists of the following:
	'select' operation 12 bit ('select_ln89_15', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [530]  (0.980 ns)
	'add' operation 12 bit ('add_ln89_7', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [531]  (3.786 ns)

 <State 89>: 4.612ns
The critical path consists of the following:
	'ashr' operation 54 bit ('ashr_ln89', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [493]  (4.612 ns)

 <State 90>: 5.388ns
The critical path consists of the following:
	'shl' operation 34 bit ('shl_ln89_3', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [675]  (4.474 ns)
	'select' operation 34 bit ('select_ln89_14', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [676]  (0.914 ns)

 <State 91>: 4.605ns
The critical path consists of the following:
	'add' operation 34 bit ('add_ln89_16', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [697]  (2.634 ns)
	'xor' operation 1 bit ('xor_ln89_8', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [699]  (0.000 ns)
	'and' operation 1 bit ('carry_1_i_i166', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [705]  (0.978 ns)
	'select' operation 1 bit ('cond192_i_i', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [748]  (0.000 ns)
	'or' operation 1 bit ('deleted_ones_0_i_i185', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:266->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [752]  (0.993 ns)

 <State 92>: 4.643ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln89_10', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [587]  (0.000 ns)
	'or' operation 1 bit ('or_ln89_4', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [588]  (0.000 ns)
	'and' operation 1 bit ('and_ln89_25', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [591]  (0.000 ns)
	'and' operation 1 bit ('and_ln89_26', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [592]  (0.000 ns)
	'sparsemux' operation 17 bit ('ref_tmp4_4_i', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/utils/x_matrix_utils.hpp:89->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:235->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [594]  (0.000 ns)
	'select' operation 34 bit ('storemerge_i240', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:230->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:501) [596]  (1.588 ns)
	'add' operation 16 bit ('add_ln59_3', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508) [605]  (2.077 ns)
	blocking operation 0.978 ns on control path)

 <State 93>: 5.271ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln59_5', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508) [607]  (0.000 ns)
	'and' operation 1 bit ('and_ln59_14', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508) [608]  (0.978 ns)
	'select' operation 1 bit ('select_ln59_5', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508) [610]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln59_20', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508) [614]  (0.000 ns)
	'or' operation 1 bit ('or_ln59_19', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508) [615]  (0.000 ns)
	'and' operation 1 bit ('and_ln59_20', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508) [616]  (0.993 ns)
	'select' operation 16 bit ('select_ln59_11', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508) [620]  (0.000 ns)
	'select' operation 16 bit ('tmp2.re', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508) [622]  (0.978 ns)
	'store' operation 0 bit ('store_ln84', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:84->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:518) of variable 'tmp2.re', D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:508 on array 'L_re' [795]  (2.322 ns)

 <State 94>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 95>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 96>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 97>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 98>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 99>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 100>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 101>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 102>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 103>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 104>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 105>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 106>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 107>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 108>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 109>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 110>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 111>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 112>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 113>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 114>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 115>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 116>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 117>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 118>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 119>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 120>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 121>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 122>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 123>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 124>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 125>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 126>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 127>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 128>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 129>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 130>: 4.395ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)

 <State 131>: 5.373ns
The critical path consists of the following:
	'sdiv' operation 34 bit ('sdiv_ln269', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [782]  (4.395 ns)
	'xor' operation 1 bit ('xor_ln269_1', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [789]  (0.000 ns)
	'select' operation 33 bit ('new_L_diag_recip', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:269->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:512) [790]  (0.978 ns)

 <State 132>: 2.371ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln514', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:514) [791]  (1.565 ns)
	'select' operation 33 bit ('diag_internal', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:514) [792]  (0.806 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
