set_global_assignment -entity "bicg" -library "bicg" -name IP_TOOL_NAME "Qsys"
set_global_assignment -entity "bicg" -library "bicg" -name IP_TOOL_VERSION "21.1"
set_global_assignment -entity "bicg" -library "bicg" -name IP_TOOL_ENV "Qsys"
set_global_assignment -library "bicg" -name SOPCINFO_FILE [file join $::quartus(qip_path) "../../../bicg.sopcinfo"]
set_global_assignment -entity "bicg" -library "bicg" -name SLD_INFO "QSYS_NAME bicg HAS_SOPCINFO 1 GENERATION_ID 1686672816"
set_global_assignment -library "bicg" -name SLD_FILE [file join $::quartus(qip_path) "bicg.debuginfo"]
set_global_assignment -entity "bicg" -library "bicg" -name IP_TARGETED_DEVICE_FAMILY "Cyclone V"
set_global_assignment -entity "bicg" -library "bicg" -name IP_GENERATED_DEVICE_FAMILY "{Cyclone V}"
set_global_assignment -entity "bicg" -library "bicg" -name IP_QSYS_MODE "STANDALONE"
set_global_assignment -name SYNTHESIS_ONLY_QIP ON
set_global_assignment -library "bicg" -name MISC_FILE [file join $::quartus(qip_path) "../../../../components/bicg/bicg.qsys"]
set_global_assignment -entity "bicg" -library "bicg" -name IP_COMPONENT_NAME "YmljZw=="
set_global_assignment -entity "bicg" -library "bicg" -name IP_COMPONENT_DISPLAY_NAME "YmljZw=="
set_global_assignment -entity "bicg" -library "bicg" -name IP_COMPONENT_REPORT_HIERARCHY "On"
set_global_assignment -entity "bicg" -library "bicg" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "bicg" -library "bicg" -name IP_COMPONENT_VERSION "MS4w"
set_global_assignment -entity "bicg" -library "bicg" -name IP_COMPONENT_PARAMETER "QVVUT19HRU5FUkFUSU9OX0lE::MTY4NjY3MjgxNg==::QXV0byBHRU5FUkFUSU9OX0lE"
set_global_assignment -entity "bicg" -library "bicg" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::Q3ljbG9uZSBW::QXV0byBERVZJQ0VfRkFNSUxZ"
set_global_assignment -entity "bicg" -library "bicg" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0U=::NUNTRU1BNFUyM0M3::QXV0byBERVZJQ0U="
set_global_assignment -entity "bicg" -library "bicg" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfU1BFRURHUkFERQ==::Nw==::QXV0byBERVZJQ0VfU1BFRURHUkFERQ=="
set_global_assignment -entity "bicg" -library "bicg" -name IP_COMPONENT_PARAMETER "QVVUT19BVk1NXzFfUldfQUREUkVTU19XSURUSA==::QWRkcmVzc1dpZHRoID0gLTE=::QXV0byBBRERSRVNTX1dJRFRI"
set_global_assignment -entity "bicg" -library "bicg" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19DTE9DS19SQVRF::LTE=::QXV0byBDTE9DS19SQVRF"
set_global_assignment -entity "bicg" -library "bicg" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19DTE9DS19ET01BSU4=::LTE=::QXV0byBDTE9DS19ET01BSU4="
set_global_assignment -entity "bicg" -library "bicg" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19SRVNFVF9ET01BSU4=::LTE=::QXV0byBSRVNFVF9ET01BSU4="
set_instance_assignment -entity "bicg_internal" -library "bicg" -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -to *_NO_SHIFT_REG*
set_global_assignment -entity "bicg_internal" -library "bicg" -name IP_COMPONENT_NAME "YmljZ19pbnRlcm5hbA=="
set_global_assignment -entity "bicg_internal" -library "bicg" -name IP_COMPONENT_DISPLAY_NAME "YmljZ19pbnRlcm5hbA=="
set_global_assignment -entity "bicg_internal" -library "bicg" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "bicg_internal" -library "bicg" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "bicg_internal" -library "bicg" -name IP_COMPONENT_VERSION "MS4w"

set_global_assignment -library "bicg" -name VERILOG_FILE [file join $::quartus(qip_path) "bicg.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/dspba_library_ver.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ecc_pkg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_data_fifo.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_fifo.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_altera_syncram_wrapped.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_scfifo_wrapped.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ecc_decoder.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ecc_encoder.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ll_fifo.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ll_ram_fifo.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_valid_fifo_counter.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_dspba_valid_fifo_counter.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_staging_reg.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_fifo.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_mid_speed_fifo.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_latency_one_ram_fifo.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_latency_zero_ram_fifo.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_fifo_zero_width.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_high_speed_fifo.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_low_latency_fifo.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_zero_latency_fifo.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_fanout_pipeline.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_std_synchronizer_nocut.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_tessellated_incr_decr_threshold.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_tessellated_incr_lookahead.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_reset_handler.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_lfsr.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_mlab_fifo.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_parameter_assert.svh"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_pop.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_push.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_token_fifo_counter.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_pipeline.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_dspba_buffer.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_enable_sink.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_memory_depth_quantization_pkg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_iord.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_iord_stall_latency.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_iord_stall_valid.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_shift_register_no_reset.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ffwdsrc.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ffwddst.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_top.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_permute_address.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_pipelined.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_enabled.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_basic_coalescer.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_simple.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_streaming.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_burst_host.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_bursting_load_stores.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_non_aligned_write.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_read_cache.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_atomic.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_prefetch_block.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_wide_wrapper.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_streaming_prefetch.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_aligned_burst_coalesced_lsu.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_toggle_detect.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_debug_mem.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_burst_coalesced_pipelined_write.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/lsu_burst_coalesced_pipelined_read.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_fifo_stall_valid_lookahead.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_global_load_store.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_burst_coalescer.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_coalescer_dynamic_timeout.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_data_aligner.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_read_cache.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_read_data_alignment.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_unaligned_controller.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_word_coalescer.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_write_data_alignment.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_lsu_write_kernel_downstream.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_iowr.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_iowr_stall_latency.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_iowr_stall_valid.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_loop_profiler.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/hld_sim_latency_tracker.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_loop_limiter.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_reset_wire.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_function_wrapper.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_function.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_bb_B2_sr_1.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_bb_B3_sr_1.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_bb_B4_sr_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_bb_B5_sr_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_bb_B0_runOnce.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_bb_B0_runOnce_stall_region.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_B0_runOnce_merge_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_B0_runOnce_branch.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_B0_runOnce_merge.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_bb_B1_start.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_bb_B1_start_stall_region.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_iord_bl_call_unnamed_bicg2_bicg0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter7_bicg0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_bicg0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter7_bicg0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pipeline_keep_going26_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i1_notexitcond27_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_B1_start_merge_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_bicg0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_bicg0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_bicg0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_6_bicg0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_ffwd_source_p1025i32_unnamed_7_bicg0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_B1_start_branch.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_B1_start_merge.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_bb_B2.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_bb_B2_stall_region.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_B2_merge_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_sfc_s_c0_in_for_body_s_c0_enter528_bicg1.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit54_bicg0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter528_bicg0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pipeline_keep_going22_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv12_pop8_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i1_notexitcond23_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i6_fpga_indvars_iv12_push8_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_sfc_s_c1_in_for_body_s_c1_enter_bicg7.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_bicg0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_sfc_logic_s_c1_in_for_body_s_c1_enter_bicg0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast798815_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i32_i_072_pop9_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i32_i_072_push9_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_mem_unnamed_8_bicg0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_readdata_reg_unnamed_8_bicg0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop11_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop11_4_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop12_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop12_5_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop10_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_B2_branch.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_B2_merge.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_bb_B3.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_bb_B3_stall_region.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_B3_merge_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast758617_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast819019_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_mem_memdep_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_mem_unnamed_12_bicg0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_readdata_reg_unnamed_12_bicg1.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_mem_unnamed_14_bicg0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_readdata_reg_unnamed_14_bicg2.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_mem_unnamed_15_bicg0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_readdata_reg_unnamed_15_bicg3.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_mem_unnamed_16_bicg0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_readdata_reg_unnamed_16_bicg4.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pipeline_keep_going_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pipeline_keep_going_4_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i1_exitcond1434_pop24_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i1_exitcond1434_pop24_66_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi1_pop16_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi1_pop16_22_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop17_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop17_37_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_34_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_19_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_17_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i1_notcmp2035_pop25_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i1_notcmp2035_pop25_68_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i2_cleanups_pop19_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i2_cleanups_pop19_0_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i2_initerations_pop18_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i2_initerations_pop18_5_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i32_j_070_pop15_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i32_j_070_pop15_10_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i32_mul32_pop22_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i32_mul32_pop22_11_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i32_tmp_q_071_pop14_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i32_tmp_q_071_pop14_48_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_53_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8030_pop20_64_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8433_pop23_29_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i1_exitcond1434_push24_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i1_exitcond1434_push24_67_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i1_lastiniteration_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i1_lastiniteration_9_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i1_memdep_phi1_push16_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i1_memdep_phi1_push16_40_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i1_memdep_phi3_push17_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i1_memdep_phi3_push17_46_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_35_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_20_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_pop1031_push21_18_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i1_notcmp2035_push25_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i1_notcmp2035_push25_69_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i1_notexitcond_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i1_notexitcond_57_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i2_cleanups_push19_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i2_cleanups_push19_60_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i2_initerations_push18_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i2_initerations_push18_7_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i32_j_070_push15_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i32_j_070_push15_52_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i32_mul32_push22_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i32_mul32_push22_12_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i32_tmp_q_071_push14_50_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push13_62_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8030_push20_65_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8433_push23_30_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_B3_branch.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_B3_merge.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_bb_B4.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_bb_B4_stall_region.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_mem_memdep_6_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i1_memdep_phi5_push11_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i1_memdep_phi5_push11_0_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i1_memdep_phi7_push12_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i1_memdep_phi7_push12_3_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_push10_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_i1_memdep_phi_push10_1_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_B4_branch.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_B4_merge.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_bb_B5.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_bb_B5_stall_region.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_iowr_bl_return_unnamed_bicg17_bicg0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_token_i1_throttle_push_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_B5_branch.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_B5_merge.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pipeline_keep_going22_2_sr.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pipeline_keep_going22_2_valid_fifo.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pipeline_keep_going26_1_sr.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pipeline_keep_going26_1_valid_fifo.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_i_llvm_fpga_pipeline_keep_going_4_sr.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_loop_limiter_0.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_loop_limiter_1.sv"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_avm_to_ic.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ic_host_endpoint.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_arb_intf.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ic_intf.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ic_agent_endpoint.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ic_agent_rrp.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ic_agent_wrp.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_arb2.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/acl_ic_to_avm.v"]
set_global_assignment -library "bicg" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "submodules/bicg_internal.v"]
