Protocol Used : MESI
>> Bus stats
Number of BusRd   : 5
Number of BusRdX  : 1
Number of Flushes : 2
>> Cache 0 stats
Reads         : 0
Read misses   : 0
Writes        : 1
Write misses  : 1
Writebacks    : 1
Invalidations : 0
Cache blocks present :
Set 0 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 1 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 2 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 3 => I:0x0	I:0x0	I:0x0	S:0x1204	
>> Cache 1 stats
Reads         : 0
Read misses   : 0
Writes        : 0
Write misses  : 0
Writebacks    : 0
Invalidations : 0
Cache blocks present :
Set 0 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 1 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 2 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 3 => I:0x0	I:0x0	I:0x0	I:0x0	
>> Cache 2 stats
Reads         : 0
Read misses   : 0
Writes        : 0
Write misses  : 0
Writebacks    : 0
Invalidations : 0
Cache blocks present :
Set 0 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 1 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 2 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 3 => I:0x0	I:0x0	I:0x0	I:0x0	
>> Cache 3 stats
Reads         : 5
Read misses   : 5
Writes        : 1
Write misses  : 0
Writebacks    : 1
Invalidations : 0
Cache blocks present :
Set 0 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 1 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 2 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 3 => E:0x1201	E:0x1202	E:0x1203	S:0x1204	
