Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Mon Jan 09 11:55:06 2017
| Host         : Yarib running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file poxi_design_wrapper_control_sets_placed.rpt
| Design       : poxi_design_wrapper
| Device       : xc7z010
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    74 |
| Unused register locations in slices containing registers |   128 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             140 |           44 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             130 |           46 |
| Yes          | No                    | No                     |             401 |           88 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             425 |           93 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                           Enable Signal                                                                          |                                                               Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~poxi_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  |                                                                                                                                             |                1 |              1 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                             |                1 |              2 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                3 |              4 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/slv_reg1[11]_i_1_n_0                                                                                              | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/reset                                                                      |                1 |              4 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/p_0_in[3]                                                                                                         | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/reset                                                                      |                1 |              4 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                3 |              4 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                    |                                                                                                                                             |                1 |              4 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                             |                1 |              4 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                             |                1 |              4 |
| ~poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter                                       | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/settle_time_counter[3]_i_1_n_0       |                2 |              4 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]     |                                                                                                                                             |                2 |              4 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | poxi_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                2 |              5 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                   | poxi_design_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/p_0_out[7]                                                                                      | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/reset                                                                      |                1 |              7 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/p_0_in[8]                                                                   | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/reset                                |                1 |              7 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/p_0_out[7]                                                | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/reset                                |                2 |              7 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                        | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/reset                                |                1 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                              | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/reset                                                                      |                2 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                              | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/reset                                                                      |                1 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                               | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/reset                                                                      |                1 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                              | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/reset                                                                      |                3 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                              | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/reset                                                                      |                1 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                              | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/reset                                                                      |                1 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                               | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/reset                                                                      |                1 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/p_0_in[7]                                                                   | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/reset                                |                1 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/baud_rate_counter[7]_i_1_n_0                                               |                3 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                         | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/reset                                |                1 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/p_0_out[15]                                               | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/reset                                |                2 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/p_0_out[23]                                               | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/reset                                |                2 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                        | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/reset                                |                1 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                        | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/reset                                |                1 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                        | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/reset                                |                1 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                        | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/reset                                |                1 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                         | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/reset                                |                2 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                        | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/reset                                |                1 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                              | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/reset                                                                      |                2 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                        | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/reset                                |                1 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                        | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/reset                                |                1 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                        | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/reset                                |                1 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/p_0_out[15]                                                                                     | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/reset                                                                      |                4 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/i_tx_buffer[31]_i_1_n_0                                   | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/reset                                |                1 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/p_0_out[23]                                                                                     | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/reset                                                                      |                2 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/p_0_out[31]                                                                                     | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/reset                                                                      |                2 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                         | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/reset                                |                2 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                               | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/reset                                                                      |                1 |              8 |
| ~poxi_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/baud_rate_counter[7]_i_1_n_0         |                2 |              8 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | poxi_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                4 |             11 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                                             |                4 |             12 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   |                                                                                                                                             |                4 |             12 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                             |                4 |             13 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                             |                2 |             14 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                             |                2 |             14 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/reset                                |                6 |             15 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/reset                                                                      |                8 |             17 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | poxi_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                5 |             18 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                             |                5 |             20 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/i_rx_buffer[31]_i_2_n_0                                                                         | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/i_rx_buffer[31]_i_1_n_0                                                    |                7 |             32 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                       | poxi_design_i/TFT_SPI_DISPLAY_240x320_0/U0/TFT_SPI_DISPLAY_240x320_v1_0_S00_AXI_inst/tft_espi_instance/reset                                |                9 |             32 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          |                                                                                                                                             |                9 |             32 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/data_rx[31]_i_1_n_0                                                                             | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/i_rx_buffer[31]_i_1_n_0                                                    |                7 |             32 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                             | poxi_design_i/POXI_0/U0/POXI_v1_0_S00_AXI_inst/poxi_spi_instance/reset                                                                      |               10 |             32 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                             |                9 |             34 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                             |               10 |             35 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                             |                9 |             43 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                             |                8 |             43 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                             |                9 |             43 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                             |               11 |             43 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                             |                8 |             47 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                             |                7 |             47 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | poxi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               15 |             58 |
|  poxi_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  |                                                                                                                                             |               44 |            140 |
+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 4      |                    11 |
| 5      |                     1 |
| 6      |                     1 |
| 7      |                     3 |
| 8      |                    31 |
| 11     |                     1 |
| 12     |                     2 |
| 13     |                     1 |
| 14     |                     2 |
| 15     |                     1 |
| 16+    |                    18 |
+--------+-----------------------+


