\hypertarget{union__hw__usb__token}{}\section{\+\_\+hw\+\_\+usb\+\_\+token Union Reference}
\label{union__hw__usb__token}\index{\+\_\+hw\+\_\+usb\+\_\+token@{\+\_\+hw\+\_\+usb\+\_\+token}}


H\+W\+\_\+\+U\+S\+B\+\_\+\+T\+O\+K\+EN -\/ Token register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+usb.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__usb__token_1_1__hw__usb__token__bitfields}{\+\_\+hw\+\_\+usb\+\_\+token\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__usb__token_a805e4fd1072114b08a222167e2c3b9cb}{}\label{union__hw__usb__token_a805e4fd1072114b08a222167e2c3b9cb}

\item 
struct \hyperlink{struct__hw__usb__token_1_1__hw__usb__token__bitfields}{\+\_\+hw\+\_\+usb\+\_\+token\+::\+\_\+hw\+\_\+usb\+\_\+token\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__usb__token_a080e430b9c9a62b3ca8d4760ba41f266}{}\label{union__hw__usb__token_a080e430b9c9a62b3ca8d4760ba41f266}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+U\+S\+B\+\_\+\+T\+O\+K\+EN -\/ Token register (RW) 

Reset value\+: 0x00U

Used to initiate U\+SB transactions when in host mode (H\+O\+S\+T\+M\+O\+D\+E\+EN=1). When the software needs to execute a U\+SB transaction to a peripheral, it writes the T\+O\+K\+EN type and endpoint to this register. After this register has been written, the U\+SB module begins the specified U\+SB transaction to the address contained in the address register. The processor core must always check that the T\+O\+K\+E\+N\+\_\+\+B\+U\+SY bit in the control register is not 1 before writing to the Token Register. This ensures that the token commands are not overwritten before they can be executed. The address register and endpoint control register 0 are also used when performing a token command and therefore must also be written before the Token Register. The address register is used to select the U\+SB peripheral address transmitted by the token command. The endpoint control register determines the handshake and retry policies used during the transfer. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+usb.\+h\end{DoxyCompactItemize}
