# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pwr-mon.srcs/sources_1/imports/new/serializer.vhd" \
"../../../../pwr-mon.srcs/sim_1/new/serializer_tb.vhd" \

# Do not sort compile order
nosort
