Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Nov  7 13:26:47 2021
| Host         : DESKTOP-I75IHQ5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Recv_top_control_sets_placed.rpt
| Design       : Recv_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            1 |
|      4 |            3 |
|      6 |            1 |
|      7 |            1 |
|      8 |            2 |
|     11 |            1 |
|     12 |            3 |
|     13 |            1 |
|     14 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              92 |           35 |
| Yes          | No                    | No                     |              11 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              87 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------------------------+-----------------------------------+------------------+----------------+
|    Clock Signal    |           Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+--------------------+-----------------------------------+-----------------------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG | u_seg_led/SCLK_reg_i_1_n_0        | u_reciever/rst_n                  |                1 |              1 |
|  sys_clk_IBUF_BUFG | u_seg_led/DIO_reg                 | u_reciever/rst_n                  |                1 |              1 |
|  sys_clk_IBUF_BUFG | u_seg_led/RCLK_reg                | u_reciever/rst_n                  |                1 |              1 |
|  sys_clk_IBUF_BUFG |                                   |                                   |                1 |              2 |
|  sys_clk_IBUF_BUFG | u_reciever/analog_cnt[3]_i_1_n_0  | u_reciever/rst_n                  |                2 |              4 |
|  sys_clk_IBUF_BUFG | u_reciever/digital_cnt[3]_i_1_n_0 | u_reciever/rst_n                  |                1 |              4 |
|  sys_clk_IBUF_BUFG | u_reciever/recv_state[3]_i_2_n_0  | u_reciever/rst_n                  |                2 |              4 |
|  sys_clk_IBUF_BUFG | u_seg_led/cnt_write[5]_i_1_n_0    | u_reciever/rst_n                  |                3 |              6 |
|  sys_clk_IBUF_BUFG |                                   | u_reciever/shutdown_sig_reg_reg_7 |                3 |              7 |
|  sys_clk_IBUF_BUFG | u_reciever/sel                    | u_reciever/clear                  |                3 |              8 |
|  sys_clk_IBUF_BUFG | u_reciever/total_cnt[7]_i_1_n_0   | u_reciever/rst_n                  |                2 |              8 |
|  sys_clk_IBUF_BUFG | u_seg_led/data_reg[14]_i_1_n_0    |                                   |                6 |             11 |
|  sys_clk_IBUF_BUFG | u_DA_out/E[0]                     | u_reciever/rst_n                  |                5 |             12 |
|  sys_clk_IBUF_BUFG | u_reciever/analog_data_reg        | u_reciever/rst_n                  |                2 |             12 |
|  sys_clk_IBUF_BUFG | u_reciever/E[0]                   | u_reciever/rst_n                  |                2 |             12 |
|  sys_clk_IBUF_BUFG |                                   | u_reciever/baud_cnt[12]_i_1_n_0   |                2 |             13 |
|  sys_clk_IBUF_BUFG | u_reciever/digital_data_reg       | u_reciever/rst_n                  |                3 |             14 |
|  sys_clk_IBUF_BUFG |                                   | u_seg_led/cnt[0]_i_1_n_0          |                4 |             16 |
|  sys_clk_IBUF_BUFG |                                   | u_reciever/rst_n                  |               26 |             56 |
+--------------------+-----------------------------------+-----------------------------------+------------------+----------------+


