============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.14-s108_1
  Generated on:           Jan 14 2025  12:26:18 pm
  Module:                 pulpino_top
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7300 ps) Late External Delay Assertion at pin tdo_o
          Group: TCK
     Startpoint: (R) core_region_i/adv_dbg_if_i_cluster_tap_i_tdo_pad_o_reg/CLK
          Clock: (R) TCK
       Endpoint: (F) tdo_o
          Clock: (F) TCK

                     Capture       Launch     
        Clock Edge:+   25000            0     
       Src Latency:+    5900         5900     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   30900         5900     
                                              
      Output Delay:-   10000                  
     Required Time:=   20900                  
      Launch Clock:-    5900                  
         Data Path:-    7700                  
             Slack:=    7300                  

Exceptions/Constraints:
  output_delay            10000            constraints.sdc_line_146 

#----------------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                         Flags     Arc    Edge            Cell             Fanout   Load  Trans Delay Arrival Instance 
#                                                                                                                       (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------------
  core_region_i/adv_dbg_if_i_cluster_tap_i_tdo_pad_o_reg/CLK -       -        R     (arrival)                       5       -  2000     -    5900    (-,-) 
  core_region_i/adv_dbg_if_i_cluster_tap_i_tdo_pad_o_reg/Q_N -       CLK->Q_N R     sky130_fd_sc_ls__sdfrbp_1       1    52.0   440   741    6641    (-,-) 
  core_region_i/drc_buf_sp121309/Y                           -       A->Y     F     sky130_fd_sc_ls__clkinv_16      1 20001.5  8880  6759   13400    (-,-) 
  tdo_o                                                      <<<     -        F     (port)                          -       -     -   200   13600    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------------

