

================================================================
== Vitis HLS Report for 'conv_combined'
================================================================
* Date:           Fri May  6 15:13:16 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_28_1_VITIS_LOOP_29_2                  |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_31_3                                 |        ?|        ?|     2 ~ ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_32_4                               |        1|        ?|         1|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_42_5_VITIS_LOOP_44_7_VITIS_LOOP_45_8  |        ?|        ?|         1|          1|          1|      ?|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 14 }
  Pipeline-1 : II = 1, D = 1, States = { 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 15 16 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 14 
15 --> 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 15 
20 --> 23 21 19 
21 --> 22 21 
22 --> 23 
23 --> 20 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop" [conv_combined/main.cpp:4]   --->   Operation 24 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%FW_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FW" [conv_combined/main.cpp:4]   --->   Operation 25 'read' 'FW_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%FH_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FH" [conv_combined/main.cpp:4]   --->   Operation 26 'read' 'FH_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%W_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %W" [conv_combined/main.cpp:4]   --->   Operation 27 'read' 'W_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%H_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %H" [conv_combined/main.cpp:4]   --->   Operation 28 'read' 'H_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12"   --->   Operation 29 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty_1, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty_1, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_1, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dwt, void @empty_1, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dwt"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty_1, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty_1, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %db"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %db, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %H"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_4, void @empty_6, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FH"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_4, void @empty, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FW"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%b_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b" [conv_combined/main.cpp:4]   --->   Operation 62 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23 = add i32 %H_read, i32 1" [conv_combined/main.cpp:23]   --->   Operation 63 'add' 'add_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 64 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%outH = sub i32 %add_ln23, i32 %FH_read" [conv_combined/main.cpp:23]   --->   Operation 64 'sub' 'outH' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 65 [1/1] (2.47ns)   --->   "%cmp5270 = icmp_sgt  i32 %outH, i32 0" [conv_combined/main.cpp:23]   --->   Operation 65 'icmp' 'cmp5270' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%r_V_1 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %x"   --->   Operation 66 'read' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%wt_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %wt"   --->   Operation 67 'read' 'wt_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %fwprop_read, void, void" [conv_combined/main.cpp:26]   --->   Operation 68 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %cmp5270, void %._crit_edge274, void %.lr.ph295" [conv_combined/main.cpp:42]   --->   Operation 69 'br' 'br_ln42' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i32 %FH_read" [conv_combined/main.cpp:42]   --->   Operation 70 'zext' 'zext_ln42' <Predicate = (!fwprop_read & cmp5270)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i32 %FW_read" [conv_combined/main.cpp:42]   --->   Operation 71 'zext' 'zext_ln42_1' <Predicate = (!fwprop_read & cmp5270)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (6.91ns)   --->   "%mul_ln42_1 = mul i64 %zext_ln42, i64 %zext_ln42_1" [conv_combined/main.cpp:42]   --->   Operation 72 'mul' 'mul_ln42_1' <Predicate = (!fwprop_read & cmp5270)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %cmp5270, void %._crit_edge274, void %.lr.ph273" [conv_combined/main.cpp:28]   --->   Operation 73 'br' 'br_ln28' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i16 %r_V_1" [conv_combined/main.cpp:28]   --->   Operation 74 'sext' 'sext_ln28' <Predicate = (fwprop_read & cmp5270)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i16 %wt_read" [conv_combined/main.cpp:28]   --->   Operation 75 'sext' 'sext_ln28_1' <Predicate = (fwprop_read & cmp5270)> <Delay = 0.00>
ST_2 : Operation 76 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln28 = mul i23 %sext_ln28_1, i23 %sext_ln28" [conv_combined/main.cpp:28]   --->   Operation 76 'mul' 'mul_ln28' <Predicate = (fwprop_read & cmp5270)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42 = add i32 %W_read, i32 1" [conv_combined/main.cpp:42]   --->   Operation 77 'add' 'add_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 78 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln42 = sub i32 %add_ln42, i32 %FW_read" [conv_combined/main.cpp:42]   --->   Operation 78 'sub' 'sub_ln42' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 79 [1/2] (6.91ns)   --->   "%mul_ln42_1 = mul i64 %zext_ln42, i64 %zext_ln42_1" [conv_combined/main.cpp:42]   --->   Operation 79 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%empty_19 = trunc i32 %outH" [conv_combined/main.cpp:23]   --->   Operation 80 'trunc' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i32 %sub_ln42" [conv_combined/main.cpp:42]   --->   Operation 81 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i64 %mul_ln42_1" [conv_combined/main.cpp:42]   --->   Operation 82 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [5/5] (6.97ns)   --->   "%mul_ln42_2 = mul i96 %zext_ln42_2, i96 %zext_ln42_3" [conv_combined/main.cpp:42]   --->   Operation 83 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 84 [4/5] (6.97ns)   --->   "%mul_ln42_2 = mul i96 %zext_ln42_2, i96 %zext_ln42_3" [conv_combined/main.cpp:42]   --->   Operation 84 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 85 [3/5] (6.97ns)   --->   "%mul_ln42_2 = mul i96 %zext_ln42_2, i96 %zext_ln42_3" [conv_combined/main.cpp:42]   --->   Operation 85 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 86 [2/5] (6.97ns)   --->   "%mul_ln42_2 = mul i96 %zext_ln42_2, i96 %zext_ln42_3" [conv_combined/main.cpp:42]   --->   Operation 86 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 87 [1/5] (6.97ns)   --->   "%mul_ln42_2 = mul i96 %zext_ln42_2, i96 %zext_ln42_3" [conv_combined/main.cpp:42]   --->   Operation 87 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.97>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln42_4 = zext i31 %empty_19" [conv_combined/main.cpp:42]   --->   Operation 88 'zext' 'zext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln42_5 = zext i96 %mul_ln42_2" [conv_combined/main.cpp:42]   --->   Operation 89 'zext' 'zext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [5/5] (6.97ns)   --->   "%mul_ln42_3 = mul i127 %zext_ln42_4, i127 %zext_ln42_5" [conv_combined/main.cpp:42]   --->   Operation 90 'mul' 'mul_ln42_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.97>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%r_V = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %dy"   --->   Operation 91 'read' 'r_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %r_V_1"   --->   Operation 92 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %r_V"   --->   Operation 93 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i23 %sext_ln1118, i23 %sext_ln1118_1"   --->   Operation 94 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %wt_read"   --->   Operation 95 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln42 = mul i23 %sext_ln1118_2, i23 %sext_ln1118_1" [conv_combined/main.cpp:42]   --->   Operation 96 'mul' 'mul_ln42' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 97 [4/5] (6.97ns)   --->   "%mul_ln42_3 = mul i127 %zext_ln42_4, i127 %zext_ln42_5" [conv_combined/main.cpp:42]   --->   Operation 97 'mul' 'mul_ln42_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.97>
ST_11 : Operation 98 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i23 %sext_ln1118, i23 %sext_ln1118_1"   --->   Operation 98 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 99 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln42 = mul i23 %sext_ln1118_2, i23 %sext_ln1118_1" [conv_combined/main.cpp:42]   --->   Operation 99 'mul' 'mul_ln42' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 100 [3/5] (6.97ns)   --->   "%mul_ln42_3 = mul i127 %zext_ln42_4, i127 %zext_ln42_5" [conv_combined/main.cpp:42]   --->   Operation 100 'mul' 'mul_ln42_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 101 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i23 %sext_ln1118, i23 %sext_ln1118_1"   --->   Operation 101 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 102 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln42 = mul i23 %sext_ln1118_2, i23 %sext_ln1118_1" [conv_combined/main.cpp:42]   --->   Operation 102 'mul' 'mul_ln42' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 103 [2/5] (6.97ns)   --->   "%mul_ln42_3 = mul i127 %zext_ln42_4, i127 %zext_ln42_5" [conv_combined/main.cpp:42]   --->   Operation 103 'mul' 'mul_ln42_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.97>
ST_13 : Operation 104 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i23 %sext_ln1118, i23 %sext_ln1118_1"   --->   Operation 104 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 105 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln42 = mul i23 %sext_ln1118_2, i23 %sext_ln1118_1" [conv_combined/main.cpp:42]   --->   Operation 105 'mul' 'mul_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 106 [1/5] (6.97ns)   --->   "%mul_ln42_3 = mul i127 %zext_ln42_4, i127 %zext_ln42_5" [conv_combined/main.cpp:42]   --->   Operation 106 'mul' 'mul_ln42_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (1.58ns)   --->   "%br_ln42 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i51" [conv_combined/main.cpp:42]   --->   Operation 107 'br' 'br_ln42' <Predicate = true> <Delay = 1.58>

State 14 <SV = 13> <Delay = 5.32>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%indvar_flatten38 = phi i127 0, void %.lr.ph295, i127 %add_ln42_1, void %._crit_edge290.loopexit" [conv_combined/main.cpp:42]   --->   Operation 108 'phi' 'indvar_flatten38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (5.32ns)   --->   "%add_ln42_1 = add i127 %indvar_flatten38, i127 1" [conv_combined/main.cpp:42]   --->   Operation 109 'add' 'add_ln42_1' <Predicate = true> <Delay = 5.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 110 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (3.46ns)   --->   "%icmp_ln42 = icmp_eq  i127 %indvar_flatten38, i127 %mul_ln42_3" [conv_combined/main.cpp:42]   --->   Operation 111 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 3.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %._crit_edge290.loopexit, void %._crit_edge274.loopexit" [conv_combined/main.cpp:42]   --->   Operation 112 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_42_5_VITIS_LOOP_44_7_VITIS_LOOP_45_8_str"   --->   Operation 113 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 114 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_43_6_VITIS_LOOP_44_7_VITIS_LOOP_45_8_str"   --->   Operation 115 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 116 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_44_7_VITIS_LOOP_45_8_str"   --->   Operation 117 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 118 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [conv_combined/main.cpp:45]   --->   Operation 119 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%lhs = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %dwt"   --->   Operation 120 'read' 'lhs' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %lhs, i7 0"   --->   Operation 121 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (2.28ns)   --->   "%ret_V = add i23 %lhs_1, i23 %mul_ln1118"   --->   Operation 122 'add' 'ret_V' <Predicate = (!icmp_ln42)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V, i32 7, i32 22"   --->   Operation 123 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln708 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %dwt, i16 %trunc_ln1"   --->   Operation 124 'write' 'write_ln708' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%lhs_2 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %dx"   --->   Operation 125 'read' 'lhs_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %lhs_2, i7 0"   --->   Operation 126 'bitconcatenate' 'lhs_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (2.28ns)   --->   "%ret_V_1 = add i23 %lhs_3, i23 %mul_ln42"   --->   Operation 127 'add' 'ret_V_1' <Predicate = (!icmp_ln42)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V_1, i32 7, i32 22"   --->   Operation 128 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln708 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %dx, i16 %trunc_ln708_1"   --->   Operation 129 'write' 'write_ln708' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i51"   --->   Operation 130 'br' 'br_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge274"   --->   Operation 131 'br' 'br_ln0' <Predicate = (!fwprop_read & cmp5270)> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [conv_combined/main.cpp:56]   --->   Operation 132 'ret' 'ret_ln56' <Predicate = true> <Delay = 0.00>

State 16 <SV = 2> <Delay = 4.37>
ST_16 : Operation 133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28 = add i32 %W_read, i32 1" [conv_combined/main.cpp:28]   --->   Operation 133 'add' 'add_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 134 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln28 = sub i32 %add_ln28, i32 %FW_read" [conv_combined/main.cpp:28]   --->   Operation 134 'sub' 'sub_ln28' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 135 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln28 = mul i23 %sext_ln28_1, i23 %sext_ln28" [conv_combined/main.cpp:28]   --->   Operation 135 'mul' 'mul_ln28' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 3> <Delay = 6.91>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i32 %outH"   --->   Operation 136 'trunc' 'trunc_ln1116' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 137 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln28 = mul i23 %sext_ln28_1, i23 %sext_ln28" [conv_combined/main.cpp:28]   --->   Operation 137 'mul' 'mul_ln28' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%cast = zext i31 %trunc_ln1116"   --->   Operation 138 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %sub_ln28" [conv_combined/main.cpp:28]   --->   Operation 139 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 140 [2/2] (6.91ns)   --->   "%bound = mul i63 %cast, i63 %cast1"   --->   Operation 140 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 4> <Delay = 6.91>
ST_18 : Operation 141 [1/1] (2.47ns)   --->   "%cmp9258 = icmp_sgt  i32 %FW_read, i32 0" [conv_combined/main.cpp:4]   --->   Operation 141 'icmp' 'cmp9258' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 142 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln28 = mul i23 %sext_ln28_1, i23 %sext_ln28" [conv_combined/main.cpp:28]   --->   Operation 142 'mul' 'mul_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 143 [1/2] (6.91ns)   --->   "%bound = mul i63 %cast, i63 %cast1"   --->   Operation 143 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 144 [1/1] (1.58ns)   --->   "%br_ln28 = br void" [conv_combined/main.cpp:28]   --->   Operation 144 'br' 'br_ln28' <Predicate = true> <Delay = 1.58>

State 19 <SV = 5> <Delay = 3.49>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i63 0, void %.lr.ph273, i63 %add_ln28_1, void %._crit_edge264.loopexit" [conv_combined/main.cpp:28]   --->   Operation 145 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (3.49ns)   --->   "%add_ln28_1 = add i63 %indvar_flatten, i63 1" [conv_combined/main.cpp:28]   --->   Operation 146 'add' 'add_ln28_1' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 147 [1/1] (2.78ns)   --->   "%icmp_ln28 = icmp_eq  i63 %indvar_flatten, i63 %bound" [conv_combined/main.cpp:28]   --->   Operation 147 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %._crit_edge269.loopexit, void %._crit_edge274.loopexit51" [conv_combined/main.cpp:28]   --->   Operation 148 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_28_1_VITIS_LOOP_29_2_str"   --->   Operation 149 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [conv_combined/main.cpp:29]   --->   Operation 150 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %y, i16 %b_read" [conv_combined/main.cpp:30]   --->   Operation 151 'write' 'write_ln30' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (1.58ns)   --->   "%br_ln31 = br void" [conv_combined/main.cpp:31]   --->   Operation 152 'br' 'br_ln31' <Predicate = (!icmp_ln28)> <Delay = 1.58>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge274"   --->   Operation 153 'br' 'br_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 20 <SV = 6> <Delay = 2.55>
ST_20 : Operation 154 [1/1] (0.00ns)   --->   "%empty = phi i16 %empty_18, void %._crit_edge, i16 %b_read, void %._crit_edge269.loopexit"   --->   Operation 154 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 155 [1/1] (0.00ns)   --->   "%fh = phi i32 %add_ln31, void %._crit_edge, i32 0, void %._crit_edge269.loopexit" [conv_combined/main.cpp:31]   --->   Operation 155 'phi' 'fh' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 156 [1/1] (2.55ns)   --->   "%add_ln31 = add i32 %fh, i32 1" [conv_combined/main.cpp:31]   --->   Operation 156 'add' 'add_ln31' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 157 [1/1] (2.47ns)   --->   "%icmp_ln31 = icmp_eq  i32 %fh, i32 %FH_read" [conv_combined/main.cpp:31]   --->   Operation 157 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.split, void %._crit_edge264.loopexit" [conv_combined/main.cpp:31]   --->   Operation 158 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [conv_combined/main.cpp:31]   --->   Operation 159 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (1.58ns)   --->   "%br_ln32 = br i1 %cmp9258, void %._crit_edge, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i98.preheader" [conv_combined/main.cpp:32]   --->   Operation 160 'br' 'br_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_20 : Operation 161 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i98"   --->   Operation 161 'br' 'br_ln0' <Predicate = (!icmp_ln31 & cmp9258)> <Delay = 1.58>
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 162 'br' 'br_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 21 <SV = 7> <Delay = 2.52>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%fw_1 = phi i31 %add_ln32, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i98.split, i31 0, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i98.preheader"   --->   Operation 163 'phi' 'fw_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "%lhs_4 = phi i16 %trunc_ln708_2, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i98.split, i16 %empty, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i98.preheader"   --->   Operation 164 'phi' 'lhs_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 165 [1/1] (2.52ns)   --->   "%add_ln32 = add i31 %fw_1, i31 1"   --->   Operation 165 'add' 'add_ln32' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "%fw_1_cast = zext i31 %fw_1"   --->   Operation 166 'zext' 'fw_1_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 167 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (2.47ns)   --->   "%icmp_ln32 = icmp_eq  i32 %fw_1_cast, i32 %FW_read" [conv_combined/main.cpp:32]   --->   Operation 168 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 169 [1/1] (0.00ns)   --->   "%empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 169 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i98.split, void %._crit_edge.loopexit" [conv_combined/main.cpp:32]   --->   Operation 170 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [conv_combined/main.cpp:32]   --->   Operation 171 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 172 [1/1] (0.00ns)   --->   "%lhs_5 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %lhs_4, i7 0"   --->   Operation 172 'bitconcatenate' 'lhs_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 173 [1/1] (2.28ns)   --->   "%ret_V_2 = add i23 %lhs_5, i23 %mul_ln28"   --->   Operation 173 'add' 'ret_V_2' <Predicate = (!icmp_ln32)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V_2, i32 7, i32 22"   --->   Operation 174 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i98"   --->   Operation 175 'br' 'br_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 22 <SV = 8> <Delay = 1.58>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%write_ln727 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %y, i16 %lhs_4"   --->   Operation 176 'write' 'write_ln727' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (1.58ns)   --->   "%br_ln31 = br void %._crit_edge" [conv_combined/main.cpp:31]   --->   Operation 177 'br' 'br_ln31' <Predicate = true> <Delay = 1.58>

State 23 <SV = 9> <Delay = 0.00>
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "%empty_18 = phi i16 %lhs_4, void %._crit_edge.loopexit, i16 %empty, void %.split"   --->   Operation 178 'phi' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 179 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ wt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dwt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ db]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ H]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FH]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FW]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fwprop]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fwprop_read       (read             ) [ 001111111111111111111111]
FW_read           (read             ) [ 001100000000000011111111]
FH_read           (read             ) [ 001000000000000011111111]
W_read            (read             ) [ 001100000000000010000000]
H_read            (read             ) [ 001000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000]
b_read            (read             ) [ 000000000000000011111111]
add_ln23          (add              ) [ 000000000000000000000000]
outH              (sub              ) [ 000110000000000011000000]
cmp5270           (icmp             ) [ 001111111111111111111111]
r_V_1             (read             ) [ 000111111110000000000000]
wt_read           (read             ) [ 000111111110000000000000]
br_ln26           (br               ) [ 000000000000000000000000]
br_ln42           (br               ) [ 000000000000000000000000]
zext_ln42         (zext             ) [ 000100000000000000000000]
zext_ln42_1       (zext             ) [ 000100000000000000000000]
br_ln28           (br               ) [ 000000000000000000000000]
sext_ln28         (sext             ) [ 000000000000000011100000]
sext_ln28_1       (sext             ) [ 000000000000000011100000]
add_ln42          (add              ) [ 000000000000000000000000]
sub_ln42          (sub              ) [ 000010000000000000000000]
mul_ln42_1        (mul              ) [ 000010000000000000000000]
empty_19          (trunc            ) [ 000001111100000000000000]
zext_ln42_2       (zext             ) [ 000001111000000000000000]
zext_ln42_3       (zext             ) [ 000001111000000000000000]
mul_ln42_2        (mul              ) [ 000000000100000000000000]
zext_ln42_4       (zext             ) [ 000000000011110000000000]
zext_ln42_5       (zext             ) [ 000000000011110000000000]
r_V               (read             ) [ 000000000000000000000000]
sext_ln1118       (sext             ) [ 000000000001110000000000]
sext_ln1118_1     (sext             ) [ 000000000001110000000000]
sext_ln1118_2     (sext             ) [ 000000000001110000000000]
mul_ln1118        (mul              ) [ 000000000000001000000000]
mul_ln42          (mul              ) [ 000000000000001000000000]
mul_ln42_3        (mul              ) [ 000000000000001000000000]
br_ln42           (br               ) [ 000000000000011000000000]
indvar_flatten38  (phi              ) [ 000000000000001000000000]
add_ln42_1        (add              ) [ 000000000000011000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000]
icmp_ln42         (icmp             ) [ 000000000000001000000000]
br_ln42           (br               ) [ 000000000000000000000000]
specloopname_ln0  (specloopname     ) [ 000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000]
specloopname_ln0  (specloopname     ) [ 000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000]
specloopname_ln0  (specloopname     ) [ 000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000]
specloopname_ln45 (specloopname     ) [ 000000000000000000000000]
lhs               (read             ) [ 000000000000000000000000]
lhs_1             (bitconcatenate   ) [ 000000000000000000000000]
ret_V             (add              ) [ 000000000000000000000000]
trunc_ln1         (partselect       ) [ 000000000000000000000000]
write_ln708       (write            ) [ 000000000000000000000000]
lhs_2             (read             ) [ 000000000000000000000000]
lhs_3             (bitconcatenate   ) [ 000000000000000000000000]
ret_V_1           (add              ) [ 000000000000000000000000]
trunc_ln708_1     (partselect       ) [ 000000000000000000000000]
write_ln708       (write            ) [ 000000000000000000000000]
br_ln0            (br               ) [ 000000000000011000000000]
br_ln0            (br               ) [ 000000000000000000000000]
ret_ln56          (ret              ) [ 000000000000000000000000]
add_ln28          (add              ) [ 000000000000000000000000]
sub_ln28          (sub              ) [ 000000000000000001000000]
trunc_ln1116      (trunc            ) [ 000000000000000000000000]
cast              (zext             ) [ 000000000000000000100000]
cast1             (zext             ) [ 000000000000000000100000]
cmp9258           (icmp             ) [ 000000000000000000011111]
mul_ln28          (mul              ) [ 000000000000000000011111]
bound             (mul              ) [ 000000000000000000011111]
br_ln28           (br               ) [ 000000000000000000111111]
indvar_flatten    (phi              ) [ 000000000000000000010000]
add_ln28_1        (add              ) [ 000000000000000000111111]
icmp_ln28         (icmp             ) [ 000000000000000000011111]
br_ln28           (br               ) [ 000000000000000000000000]
specloopname_ln0  (specloopname     ) [ 000000000000000000000000]
specloopname_ln29 (specloopname     ) [ 000000000000000000000000]
write_ln30        (write            ) [ 000000000000000000000000]
br_ln31           (br               ) [ 000000000000000000011111]
br_ln0            (br               ) [ 000000000000000000000000]
empty             (phi              ) [ 000000000000000000001111]
fh                (phi              ) [ 000000000000000000001000]
add_ln31          (add              ) [ 000000000000000000011111]
icmp_ln31         (icmp             ) [ 000000000000000000011111]
br_ln31           (br               ) [ 000000000000000000000000]
specloopname_ln31 (specloopname     ) [ 000000000000000000000000]
br_ln32           (br               ) [ 000000000000000000011111]
br_ln0            (br               ) [ 000000000000000000011111]
br_ln0            (br               ) [ 000000000000000000111111]
fw_1              (phi              ) [ 000000000000000000000100]
lhs_4             (phi              ) [ 000000000000000000011111]
add_ln32          (add              ) [ 000000000000000000011111]
fw_1_cast         (zext             ) [ 000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000]
icmp_ln32         (icmp             ) [ 000000000000000000011111]
empty_17          (speclooptripcount) [ 000000000000000000000000]
br_ln32           (br               ) [ 000000000000000000000000]
specloopname_ln32 (specloopname     ) [ 000000000000000000000000]
lhs_5             (bitconcatenate   ) [ 000000000000000000000000]
ret_V_2           (add              ) [ 000000000000000000000000]
trunc_ln708_2     (partselect       ) [ 000000000000000000011111]
br_ln0            (br               ) [ 000000000000000000011111]
write_ln727       (write            ) [ 000000000000000000000000]
br_ln31           (br               ) [ 000000000000000000011111]
empty_18          (phi              ) [ 000000000000000000011001]
br_ln0            (br               ) [ 000000000000000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dx">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dx"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="wt">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dwt">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dwt"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dy">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dy"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="db">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="db"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="H">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="W">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="FH">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FH"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="FW">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FW"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fwprop">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fwprop"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_42_5_VITIS_LOOP_44_7_VITIS_LOOP_45_8_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_43_6_VITIS_LOOP_44_7_VITIS_LOOP_45_8_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_44_7_VITIS_LOOP_45_8_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i16.i7"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_28_1_VITIS_LOOP_29_2_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="fwprop_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fwprop_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="FW_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FW_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="FH_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FH_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="W_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="H_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="H_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="b_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="r_V_1_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="wt_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wt_read/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="r_V_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_V/10 "/>
</bind>
</comp>

<comp id="174" class="1004" name="lhs_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs/14 "/>
</bind>
</comp>

<comp id="180" class="1004" name="write_ln708_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="0" index="2" bw="16" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln708/14 "/>
</bind>
</comp>

<comp id="187" class="1004" name="lhs_2_read_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_2/14 "/>
</bind>
</comp>

<comp id="193" class="1004" name="write_ln708_write_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="0" index="2" bw="16" slack="0"/>
<pin id="197" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln708/14 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="0" index="2" bw="16" slack="1"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/19 write_ln727/22 "/>
</bind>
</comp>

<comp id="207" class="1005" name="indvar_flatten38_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="127" slack="1"/>
<pin id="209" dir="1" index="1" bw="127" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten38 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="indvar_flatten38_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="127" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten38/14 "/>
</bind>
</comp>

<comp id="218" class="1005" name="indvar_flatten_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="63" slack="1"/>
<pin id="220" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="indvar_flatten_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="63" slack="0"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/19 "/>
</bind>
</comp>

<comp id="229" class="1005" name="empty_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="1"/>
<pin id="231" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="empty_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="16" slack="5"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/20 "/>
</bind>
</comp>

<comp id="239" class="1005" name="fh_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fh (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="fh_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="1" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fh/20 "/>
</bind>
</comp>

<comp id="250" class="1005" name="fw_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="31" slack="1"/>
<pin id="252" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="fw_1 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="fw_1_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="31" slack="0"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="1" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fw_1/21 "/>
</bind>
</comp>

<comp id="261" class="1005" name="lhs_4_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="1"/>
<pin id="263" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="lhs_4 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="lhs_4_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="16" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs_4/21 "/>
</bind>
</comp>

<comp id="273" class="1005" name="empty_18_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="1"/>
<pin id="275" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="empty_18 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="empty_18_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="2"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="16" slack="3"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_18/23 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="2"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/3 add_ln28/16 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="2"/>
<pin id="294" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln42/3 sub_ln28/16 "/>
</bind>
</comp>

<comp id="296" class="1005" name="reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln42 sub_ln28 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln23_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="outH_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="1"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="outH/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="cmp5270_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp5270/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln42_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln42_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_1/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sext_ln28_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="0"/>
<pin id="330" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sext_ln28_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_1/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="empty_19_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="2"/>
<pin id="338" dir="1" index="1" bw="31" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_19/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln42_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln42_3_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="1"/>
<pin id="345" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_3/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="64" slack="0"/>
<pin id="349" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_2/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln42_4_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="31" slack="5"/>
<pin id="354" dir="1" index="1" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_4/9 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln42_5_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="96" slack="1"/>
<pin id="357" dir="1" index="1" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_5/9 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="31" slack="0"/>
<pin id="360" dir="0" index="1" bw="96" slack="0"/>
<pin id="361" dir="1" index="2" bw="127" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_3/9 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sext_ln1118_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="8"/>
<pin id="366" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/10 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln1118_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="0"/>
<pin id="369" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/10 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sext_ln1118_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="8"/>
<pin id="373" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/10 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln42_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="127" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_1/14 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_ln42_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="127" slack="0"/>
<pin id="382" dir="0" index="1" bw="127" slack="1"/>
<pin id="383" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/14 "/>
</bind>
</comp>

<comp id="385" class="1004" name="lhs_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="23" slack="0"/>
<pin id="387" dir="0" index="1" bw="16" slack="0"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_1/14 "/>
</bind>
</comp>

<comp id="393" class="1004" name="ret_V_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="23" slack="0"/>
<pin id="395" dir="0" index="1" bw="23" slack="1"/>
<pin id="396" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/14 "/>
</bind>
</comp>

<comp id="398" class="1004" name="trunc_ln1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="23" slack="0"/>
<pin id="401" dir="0" index="2" bw="4" slack="0"/>
<pin id="402" dir="0" index="3" bw="6" slack="0"/>
<pin id="403" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/14 "/>
</bind>
</comp>

<comp id="409" class="1004" name="lhs_3_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="23" slack="0"/>
<pin id="411" dir="0" index="1" bw="16" slack="0"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_3/14 "/>
</bind>
</comp>

<comp id="417" class="1004" name="ret_V_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="23" slack="0"/>
<pin id="419" dir="0" index="1" bw="23" slack="1"/>
<pin id="420" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/14 "/>
</bind>
</comp>

<comp id="422" class="1004" name="trunc_ln708_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="0"/>
<pin id="424" dir="0" index="1" bw="23" slack="0"/>
<pin id="425" dir="0" index="2" bw="4" slack="0"/>
<pin id="426" dir="0" index="3" bw="6" slack="0"/>
<pin id="427" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/14 "/>
</bind>
</comp>

<comp id="433" class="1004" name="trunc_ln1116_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="2"/>
<pin id="435" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116/17 "/>
</bind>
</comp>

<comp id="436" class="1004" name="cast_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="31" slack="0"/>
<pin id="438" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/17 "/>
</bind>
</comp>

<comp id="440" class="1004" name="cast1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/17 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="31" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/17 "/>
</bind>
</comp>

<comp id="450" class="1004" name="cmp9258_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="4"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp9258/18 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln28_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="63" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/19 "/>
</bind>
</comp>

<comp id="461" class="1004" name="icmp_ln28_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="63" slack="0"/>
<pin id="463" dir="0" index="1" bw="63" slack="1"/>
<pin id="464" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/19 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln31_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/20 "/>
</bind>
</comp>

<comp id="472" class="1004" name="icmp_ln31_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="6"/>
<pin id="475" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/20 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln32_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="31" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/21 "/>
</bind>
</comp>

<comp id="483" class="1004" name="fw_1_cast_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="31" slack="0"/>
<pin id="485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="fw_1_cast/21 "/>
</bind>
</comp>

<comp id="487" class="1004" name="icmp_ln32_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="31" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="7"/>
<pin id="490" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/21 "/>
</bind>
</comp>

<comp id="492" class="1004" name="lhs_5_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="23" slack="0"/>
<pin id="494" dir="0" index="1" bw="16" slack="0"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_5/21 "/>
</bind>
</comp>

<comp id="500" class="1004" name="ret_V_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="23" slack="0"/>
<pin id="502" dir="0" index="1" bw="23" slack="3"/>
<pin id="503" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/21 "/>
</bind>
</comp>

<comp id="505" class="1004" name="trunc_ln708_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="0"/>
<pin id="507" dir="0" index="1" bw="23" slack="0"/>
<pin id="508" dir="0" index="2" bw="4" slack="0"/>
<pin id="509" dir="0" index="3" bw="6" slack="0"/>
<pin id="510" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/21 "/>
</bind>
</comp>

<comp id="515" class="1007" name="grp_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="0"/>
<pin id="517" dir="0" index="1" bw="16" slack="0"/>
<pin id="518" dir="1" index="2" bw="23" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/2 "/>
</bind>
</comp>

<comp id="521" class="1007" name="grp_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="16" slack="0"/>
<pin id="523" dir="0" index="1" bw="16" slack="0"/>
<pin id="524" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/10 "/>
</bind>
</comp>

<comp id="527" class="1007" name="grp_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="0"/>
<pin id="529" dir="0" index="1" bw="16" slack="0"/>
<pin id="530" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42/10 "/>
</bind>
</comp>

<comp id="533" class="1005" name="fwprop_read_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="1"/>
<pin id="535" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fwprop_read "/>
</bind>
</comp>

<comp id="537" class="1005" name="FW_read_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FW_read "/>
</bind>
</comp>

<comp id="545" class="1005" name="FH_read_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FH_read "/>
</bind>
</comp>

<comp id="552" class="1005" name="W_read_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="2"/>
<pin id="554" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="W_read "/>
</bind>
</comp>

<comp id="557" class="1005" name="H_read_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="H_read "/>
</bind>
</comp>

<comp id="562" class="1005" name="b_read_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="4"/>
<pin id="564" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="568" class="1005" name="outH_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="2"/>
<pin id="570" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="outH "/>
</bind>
</comp>

<comp id="574" class="1005" name="cmp5270_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="13"/>
<pin id="576" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp5270 "/>
</bind>
</comp>

<comp id="578" class="1005" name="r_V_1_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="16" slack="8"/>
<pin id="580" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="583" class="1005" name="wt_read_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="8"/>
<pin id="585" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="wt_read "/>
</bind>
</comp>

<comp id="588" class="1005" name="zext_ln42_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="1"/>
<pin id="590" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln42 "/>
</bind>
</comp>

<comp id="593" class="1005" name="zext_ln42_1_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="64" slack="1"/>
<pin id="595" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln42_1 "/>
</bind>
</comp>

<comp id="598" class="1005" name="sext_ln28_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="23" slack="1"/>
<pin id="600" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln28 "/>
</bind>
</comp>

<comp id="603" class="1005" name="sext_ln28_1_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="23" slack="1"/>
<pin id="605" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln28_1 "/>
</bind>
</comp>

<comp id="608" class="1005" name="mul_ln42_1_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="64" slack="1"/>
<pin id="610" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_1 "/>
</bind>
</comp>

<comp id="613" class="1005" name="empty_19_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="31" slack="5"/>
<pin id="615" dir="1" index="1" bw="31" slack="5"/>
</pin_list>
<bind>
<opset="empty_19 "/>
</bind>
</comp>

<comp id="618" class="1005" name="zext_ln42_2_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="96" slack="1"/>
<pin id="620" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln42_2 "/>
</bind>
</comp>

<comp id="623" class="1005" name="zext_ln42_3_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="96" slack="1"/>
<pin id="625" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln42_3 "/>
</bind>
</comp>

<comp id="628" class="1005" name="mul_ln42_2_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="96" slack="1"/>
<pin id="630" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_2 "/>
</bind>
</comp>

<comp id="633" class="1005" name="zext_ln42_4_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="127" slack="1"/>
<pin id="635" dir="1" index="1" bw="127" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln42_4 "/>
</bind>
</comp>

<comp id="638" class="1005" name="zext_ln42_5_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="127" slack="1"/>
<pin id="640" dir="1" index="1" bw="127" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln42_5 "/>
</bind>
</comp>

<comp id="643" class="1005" name="sext_ln1118_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="23" slack="1"/>
<pin id="645" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="648" class="1005" name="sext_ln1118_1_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="23" slack="1"/>
<pin id="650" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="654" class="1005" name="sext_ln1118_2_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="23" slack="1"/>
<pin id="656" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_2 "/>
</bind>
</comp>

<comp id="659" class="1005" name="mul_ln1118_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="23" slack="1"/>
<pin id="661" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="664" class="1005" name="mul_ln42_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="23" slack="1"/>
<pin id="666" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42 "/>
</bind>
</comp>

<comp id="669" class="1005" name="mul_ln42_3_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="127" slack="1"/>
<pin id="671" dir="1" index="1" bw="127" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_3 "/>
</bind>
</comp>

<comp id="674" class="1005" name="add_ln42_1_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="127" slack="0"/>
<pin id="676" dir="1" index="1" bw="127" slack="0"/>
</pin_list>
<bind>
<opset="add_ln42_1 "/>
</bind>
</comp>

<comp id="682" class="1005" name="cast_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="63" slack="1"/>
<pin id="684" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="687" class="1005" name="cast1_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="63" slack="1"/>
<pin id="689" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="692" class="1005" name="cmp9258_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="2"/>
<pin id="694" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp9258 "/>
</bind>
</comp>

<comp id="696" class="1005" name="mul_ln28_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="23" slack="3"/>
<pin id="698" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln28 "/>
</bind>
</comp>

<comp id="701" class="1005" name="bound_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="63" slack="1"/>
<pin id="703" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="706" class="1005" name="add_ln28_1_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="63" slack="0"/>
<pin id="708" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="add_ln28_1 "/>
</bind>
</comp>

<comp id="714" class="1005" name="add_ln31_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="719" class="1005" name="icmp_ln31_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="1"/>
<pin id="721" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="723" class="1005" name="add_ln32_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="31" slack="0"/>
<pin id="725" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="731" class="1005" name="trunc_ln708_2_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="16" slack="0"/>
<pin id="733" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="124"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="60" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="64" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="64" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="64" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="64" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="94" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="6" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="64" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="2" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="94" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="94" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="8" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="66" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="96" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="238"><net_src comp="232" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="242"><net_src comp="38" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="253"><net_src comp="106" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="264"><net_src comp="261" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="271"><net_src comp="229" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="272"><net_src comp="265" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="276"><net_src comp="273" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="283"><net_src comp="261" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="229" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="285"><net_src comp="277" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="290"><net_src comp="62" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="286" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="62" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="300" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="305" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="38" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="156" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="162" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="296" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="350"><net_src comp="339" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="343" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="362"><net_src comp="352" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="355" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="370"><net_src comp="168" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="378"><net_src comp="211" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="68" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="211" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="84" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="174" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="86" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="397"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="404"><net_src comp="88" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="393" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="90" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="92" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="408"><net_src comp="398" pin="4"/><net_sink comp="180" pin=2"/></net>

<net id="414"><net_src comp="84" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="187" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="86" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="421"><net_src comp="409" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="428"><net_src comp="88" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="417" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="90" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="92" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="432"><net_src comp="422" pin="4"/><net_sink comp="193" pin=2"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="296" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="436" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="440" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="38" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="222" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="98" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="222" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="243" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="62" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="243" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="254" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="108" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="254" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="483" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="497"><net_src comp="84" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="265" pin="4"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="86" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="504"><net_src comp="492" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="511"><net_src comp="88" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="500" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="90" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="514"><net_src comp="92" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="519"><net_src comp="332" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="328" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="364" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="367" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="371" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="367" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="120" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="126" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="543"><net_src comp="537" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="544"><net_src comp="537" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="548"><net_src comp="132" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="551"><net_src comp="545" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="555"><net_src comp="138" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="560"><net_src comp="144" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="565"><net_src comp="150" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="571"><net_src comp="305" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="577"><net_src comp="310" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="156" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="586"><net_src comp="162" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="591"><net_src comp="316" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="596"><net_src comp="319" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="601"><net_src comp="328" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="606"><net_src comp="332" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="611"><net_src comp="322" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="616"><net_src comp="336" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="621"><net_src comp="339" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="626"><net_src comp="343" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="631"><net_src comp="346" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="636"><net_src comp="352" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="641"><net_src comp="355" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="646"><net_src comp="364" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="651"><net_src comp="367" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="657"><net_src comp="371" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="662"><net_src comp="521" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="667"><net_src comp="527" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="672"><net_src comp="358" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="677"><net_src comp="374" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="685"><net_src comp="436" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="690"><net_src comp="440" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="695"><net_src comp="450" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="515" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="704"><net_src comp="444" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="709"><net_src comp="455" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="717"><net_src comp="466" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="722"><net_src comp="472" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="477" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="734"><net_src comp="505" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="265" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dx | {14 }
	Port: dwt | {14 }
	Port: y | {19 22 }
 - Input state : 
	Port: conv_combined : x | {2 }
	Port: conv_combined : dx | {14 }
	Port: conv_combined : wt | {2 }
	Port: conv_combined : dwt | {14 }
	Port: conv_combined : dy | {10 }
	Port: conv_combined : b | {2 }
	Port: conv_combined : H | {1 }
	Port: conv_combined : W | {1 }
	Port: conv_combined : FH | {1 }
	Port: conv_combined : FW | {1 }
	Port: conv_combined : fwprop | {1 }
  - Chain level:
	State 1
	State 2
		outH : 1
		cmp5270 : 2
		br_ln42 : 3
		mul_ln42_1 : 1
		br_ln28 : 3
		mul_ln28 : 1
	State 3
		sub_ln42 : 1
	State 4
		mul_ln42_2 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
		mul_ln42_3 : 1
	State 10
		mul_ln1118 : 1
		mul_ln42 : 1
	State 11
	State 12
	State 13
	State 14
		add_ln42_1 : 1
		icmp_ln42 : 1
		br_ln42 : 2
		ret_V : 1
		trunc_ln1 : 2
		write_ln708 : 3
		ret_V_1 : 1
		trunc_ln708_1 : 2
		write_ln708 : 3
	State 15
	State 16
		sub_ln28 : 1
	State 17
		cast : 1
		bound : 2
	State 18
	State 19
		add_ln28_1 : 1
		icmp_ln28 : 1
		br_ln28 : 2
	State 20
		add_ln31 : 1
		icmp_ln31 : 1
		br_ln31 : 2
	State 21
		add_ln32 : 1
		fw_1_cast : 1
		icmp_ln32 : 2
		br_ln32 : 3
		lhs_5 : 1
		ret_V_2 : 2
		trunc_ln708_2 : 3
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_322        |    0    |   165   |    50   |
|          |        grp_fu_346        |    2    |   441   |   256   |
|          |        grp_fu_358        |    3    |   441   |   256   |
|    mul   |        grp_fu_444        |    0    |   165   |    50   |
|          |        grp_fu_515        |    1    |    0    |    0    |
|          |        grp_fu_521        |    1    |    0    |    0    |
|          |        grp_fu_527        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_286        |    0    |    0    |    32   |
|          |      add_ln23_fu_300     |    0    |    0    |    32   |
|          |     add_ln42_1_fu_374    |    0    |    0    |   134   |
|          |       ret_V_fu_393       |    0    |    0    |    30   |
|    add   |      ret_V_1_fu_417      |    0    |    0    |    30   |
|          |     add_ln28_1_fu_455    |    0    |    0    |    70   |
|          |      add_ln31_fu_466     |    0    |    0    |    39   |
|          |      add_ln32_fu_477     |    0    |    0    |    38   |
|          |      ret_V_2_fu_500      |    0    |    0    |    30   |
|----------|--------------------------|---------|---------|---------|
|          |      cmp5270_fu_310      |    0    |    0    |    18   |
|          |     icmp_ln42_fu_380     |    0    |    0    |    49   |
|   icmp   |      cmp9258_fu_450      |    0    |    0    |    18   |
|          |     icmp_ln28_fu_461     |    0    |    0    |    28   |
|          |     icmp_ln31_fu_472     |    0    |    0    |    18   |
|          |     icmp_ln32_fu_487     |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|    sub   |        grp_fu_291        |    0    |    0    |    32   |
|          |        outH_fu_305       |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |  fwprop_read_read_fu_120 |    0    |    0    |    0    |
|          |    FW_read_read_fu_126   |    0    |    0    |    0    |
|          |    FH_read_read_fu_132   |    0    |    0    |    0    |
|          |    W_read_read_fu_138    |    0    |    0    |    0    |
|          |    H_read_read_fu_144    |    0    |    0    |    0    |
|   read   |    b_read_read_fu_150    |    0    |    0    |    0    |
|          |     r_V_1_read_fu_156    |    0    |    0    |    0    |
|          |    wt_read_read_fu_162   |    0    |    0    |    0    |
|          |      r_V_read_fu_168     |    0    |    0    |    0    |
|          |      lhs_read_fu_174     |    0    |    0    |    0    |
|          |     lhs_2_read_fu_187    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          | write_ln708_write_fu_180 |    0    |    0    |    0    |
|   write  | write_ln708_write_fu_193 |    0    |    0    |    0    |
|          |     grp_write_fu_200     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln42_fu_316     |    0    |    0    |    0    |
|          |    zext_ln42_1_fu_319    |    0    |    0    |    0    |
|          |    zext_ln42_2_fu_339    |    0    |    0    |    0    |
|          |    zext_ln42_3_fu_343    |    0    |    0    |    0    |
|   zext   |    zext_ln42_4_fu_352    |    0    |    0    |    0    |
|          |    zext_ln42_5_fu_355    |    0    |    0    |    0    |
|          |        cast_fu_436       |    0    |    0    |    0    |
|          |       cast1_fu_440       |    0    |    0    |    0    |
|          |     fw_1_cast_fu_483     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln28_fu_328     |    0    |    0    |    0    |
|          |    sext_ln28_1_fu_332    |    0    |    0    |    0    |
|   sext   |    sext_ln1118_fu_364    |    0    |    0    |    0    |
|          |   sext_ln1118_1_fu_367   |    0    |    0    |    0    |
|          |   sext_ln1118_2_fu_371   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |      empty_19_fu_336     |    0    |    0    |    0    |
|          |    trunc_ln1116_fu_433   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       lhs_1_fu_385       |    0    |    0    |    0    |
|bitconcatenate|       lhs_3_fu_409       |    0    |    0    |    0    |
|          |       lhs_5_fu_492       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     trunc_ln1_fu_398     |    0    |    0    |    0    |
|partselect|   trunc_ln708_1_fu_422   |    0    |    0    |    0    |
|          |   trunc_ln708_2_fu_505   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    8    |   1212  |   1260  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     FH_read_reg_545    |   32   |
|     FW_read_reg_537    |   32   |
|     H_read_reg_557     |   32   |
|     W_read_reg_552     |   32   |
|   add_ln28_1_reg_706   |   63   |
|    add_ln31_reg_714    |   32   |
|    add_ln32_reg_723    |   31   |
|   add_ln42_1_reg_674   |   127  |
|     b_read_reg_562     |   16   |
|      bound_reg_701     |   63   |
|      cast1_reg_687     |   63   |
|      cast_reg_682      |   63   |
|     cmp5270_reg_574    |    1   |
|     cmp9258_reg_692    |    1   |
|    empty_18_reg_273    |   16   |
|    empty_19_reg_613    |   31   |
|      empty_reg_229     |   16   |
|       fh_reg_239       |   32   |
|      fw_1_reg_250      |   31   |
|   fwprop_read_reg_533  |    1   |
|    icmp_ln31_reg_719   |    1   |
|indvar_flatten38_reg_207|   127  |
| indvar_flatten_reg_218 |   63   |
|      lhs_4_reg_261     |   16   |
|   mul_ln1118_reg_659   |   23   |
|    mul_ln28_reg_696    |   23   |
|   mul_ln42_1_reg_608   |   64   |
|   mul_ln42_2_reg_628   |   96   |
|   mul_ln42_3_reg_669   |   127  |
|    mul_ln42_reg_664    |   23   |
|      outH_reg_568      |   32   |
|      r_V_1_reg_578     |   16   |
|         reg_296        |   32   |
|  sext_ln1118_1_reg_648 |   23   |
|  sext_ln1118_2_reg_654 |   23   |
|   sext_ln1118_reg_643  |   23   |
|   sext_ln28_1_reg_603  |   23   |
|    sext_ln28_reg_598   |   23   |
|  trunc_ln708_2_reg_731 |   16   |
|     wt_read_reg_583    |   16   |
|   zext_ln42_1_reg_593  |   64   |
|   zext_ln42_2_reg_618  |   96   |
|   zext_ln42_3_reg_623  |   96   |
|   zext_ln42_4_reg_633  |   127  |
|   zext_ln42_5_reg_638  |   127  |
|    zext_ln42_reg_588   |   64   |
+------------------------+--------+
|          Total         |  2079  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_200 |  p2  |   2  |  16  |   32   ||    9    |
|    grp_fu_322    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_322    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_346    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_346    |  p1  |   2  |  64  |   128  ||    9    |
|    grp_fu_358    |  p0  |   2  |  31  |   62   ||    9    |
|    grp_fu_358    |  p1  |   2  |  96  |   192  ||    9    |
|    grp_fu_444    |  p0  |   2  |  31  |   62   ||    9    |
|    grp_fu_444    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_515    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_515    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_521    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_521    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_527    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_527    |  p1  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   924  ||  23.82  ||   135   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |  1212  |  1260  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   23   |    -   |   135  |
|  Register |    -   |    -   |  2079  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   23   |  3291  |  1395  |
+-----------+--------+--------+--------+--------+
