--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml MAIN.twx MAIN.ncd -o MAIN.twr MAIN.pcf

Design file:              MAIN.ncd
Physical constraint file: MAIN.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.788ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_5 (SLICE_X47Y60.A4), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.785ns (Levels of Logic = 6)
  Clock Path Skew:      -0.074ns (0.555 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO30 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X45Y56.B6      net (fanout=1)        0.698   XLXN_559<30>
    SLICE_X45Y56.B       Tilo                  0.043   U1/myMEMWB/reg_reg<67>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X45Y56.C6      net (fanout=1)        0.098   Data_in<30>
    SLICE_X45Y56.CMUX    Tilo                  0.244   U1/myMEMWB/reg_reg<67>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X47Y58.C6      net (fanout=13)       0.608   Disp_num<30>
    SLICE_X47Y58.C       Tilo                  0.043   U6/M2/buffer<18>
                                                       U6/SM1/HTS0/MSEG/XLXI_20
    SLICE_X47Y59.C6      net (fanout=2)        0.648   U6/SM1/HTS0/MSEG/XLXN_74
    SLICE_X47Y59.C       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/SM1/HTS0/MSEG/XLXI_49
    SLICE_X47Y60.B6      net (fanout=1)        0.276   U6/XLXN_390<5>
    SLICE_X47Y60.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/M2/mux11911
    SLICE_X47Y60.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<5>
    SLICE_X47Y60.CLK     Tas                   0.009   U6/M2/buffer<6>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      4.785ns (2.225ns logic, 2.560ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.693ns (Levels of Logic = 6)
  Clock Path Skew:      -0.074ns (0.555 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO31 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y56.B6      net (fanout=1)        0.529   XLXN_559<31>
    SLICE_X47Y56.B       Tilo                  0.043   U1/myMEMWB/reg_reg<68>
                                                       U4/Mmux_Cpu_data4bus251
    SLICE_X47Y56.C6      net (fanout=1)        0.098   Data_in<31>
    SLICE_X47Y56.CMUX    Tilo                  0.244   U1/myMEMWB/reg_reg<68>
                                                       U5/MUX1_DispData/Mmux_o_324
                                                       U5/MUX1_DispData/Mmux_o_2_f7_23
    SLICE_X47Y58.C4      net (fanout=13)       0.685   Disp_num<31>
    SLICE_X47Y58.C       Tilo                  0.043   U6/M2/buffer<18>
                                                       U6/SM1/HTS0/MSEG/XLXI_20
    SLICE_X47Y59.C6      net (fanout=2)        0.648   U6/SM1/HTS0/MSEG/XLXN_74
    SLICE_X47Y59.C       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/SM1/HTS0/MSEG/XLXI_49
    SLICE_X47Y60.B6      net (fanout=1)        0.276   U6/XLXN_390<5>
    SLICE_X47Y60.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/M2/mux11911
    SLICE_X47Y60.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<5>
    SLICE_X47Y60.CLK     Tas                   0.009   U6/M2/buffer<6>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      4.693ns (2.225ns logic, 2.468ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.520ns (Levels of Logic = 6)
  Clock Path Skew:      -0.074ns (0.555 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO28 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X45Y57.C5      net (fanout=1)        0.556   XLXN_559<28>
    SLICE_X45Y57.C       Tilo                  0.043   U1/myMEMWB/reg_reg<65>
                                                       U4/Mmux_Cpu_data4bus211
    SLICE_X47Y57.C6      net (fanout=1)        0.178   Data_in<28>
    SLICE_X47Y57.CMUX    Tilo                  0.244   U1/myIFID/reg_instr<28>
                                                       U5/MUX1_DispData/Mmux_o_320
                                                       U5/MUX1_DispData/Mmux_o_2_f7_19
    SLICE_X47Y58.C5      net (fanout=13)       0.405   Disp_num<28>
    SLICE_X47Y58.C       Tilo                  0.043   U6/M2/buffer<18>
                                                       U6/SM1/HTS0/MSEG/XLXI_20
    SLICE_X47Y59.C6      net (fanout=2)        0.648   U6/SM1/HTS0/MSEG/XLXN_74
    SLICE_X47Y59.C       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/SM1/HTS0/MSEG/XLXI_49
    SLICE_X47Y60.B6      net (fanout=1)        0.276   U6/XLXN_390<5>
    SLICE_X47Y60.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/M2/mux11911
    SLICE_X47Y60.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<5>
    SLICE_X47Y60.CLK     Tas                   0.009   U6/M2/buffer<6>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (2.225ns logic, 2.295ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_23 (SLICE_X48Y56.C5), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.711ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.106 - 0.162)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO20 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X44Y56.B6      net (fanout=1)        0.512   XLXN_559<20>
    SLICE_X44Y56.B       Tilo                  0.043   U1/myMEMWB/reg_reg<57>
                                                       U4/Mmux_Cpu_data4bus131
    SLICE_X44Y56.C6      net (fanout=1)        0.105   Data_in<20>
    SLICE_X44Y56.CMUX    Tilo                  0.239   U1/myMEMWB/reg_reg<57>
                                                       U5/MUX1_DispData/Mmux_o_312
                                                       U5/MUX1_DispData/Mmux_o_2_f7_11
    SLICE_X46Y56.A3      net (fanout=13)       0.866   Disp_num<20>
    SLICE_X46Y56.A       Tilo                  0.043   LED_out<11>
                                                       U6/SM1/HTS2/MSEG/XLXI_7
    SLICE_X46Y56.D6      net (fanout=2)        0.557   U6/SM1/HTS2/MSEG/XLXN_27
    SLICE_X46Y56.D       Tilo                  0.043   LED_out<11>
                                                       U6/SM1/HTS2/MSEG/XLXI_47
    SLICE_X48Y56.D5      net (fanout=1)        0.292   U6/XLXN_390<23>
    SLICE_X48Y56.D       Tilo                  0.043   U6/M2/buffer<23>
                                                       U6/M2/mux7911
    SLICE_X48Y56.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<23>
    SLICE_X48Y56.CLK     Tas                   0.009   U6/M2/buffer<23>
                                                       U6/M2/buffer_23_rstpot
                                                       U6/M2/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      4.711ns (2.220ns logic, 2.491ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.561ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.106 - 0.162)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO21 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X44Y56.A6      net (fanout=1)        0.507   XLXN_559<21>
    SLICE_X44Y56.A       Tilo                  0.043   U1/myMEMWB/reg_reg<57>
                                                       U4/Mmux_Cpu_data4bus141
    SLICE_X46Y55.C6      net (fanout=1)        0.358   Data_in<21>
    SLICE_X46Y55.CMUX    Tilo                  0.239   U1/myIFID/reg_instr<21>
                                                       U5/MUX1_DispData/Mmux_o_313
                                                       U5/MUX1_DispData/Mmux_o_2_f7_12
    SLICE_X47Y57.A6      net (fanout=12)       0.751   Disp_num<21>
    SLICE_X47Y57.A       Tilo                  0.043   U1/myIFID/reg_instr<28>
                                                       U6/SM1/HTS2/MSEG/XLXI_8
    SLICE_X46Y56.D5      net (fanout=1)        0.274   U6/SM1/HTS2/MSEG/XLXN_28
    SLICE_X46Y56.D       Tilo                  0.043   LED_out<11>
                                                       U6/SM1/HTS2/MSEG/XLXI_47
    SLICE_X48Y56.D5      net (fanout=1)        0.292   U6/XLXN_390<23>
    SLICE_X48Y56.D       Tilo                  0.043   U6/M2/buffer<23>
                                                       U6/M2/mux7911
    SLICE_X48Y56.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<23>
    SLICE_X48Y56.CLK     Tas                   0.009   U6/M2/buffer<23>
                                                       U6/M2/buffer_23_rstpot
                                                       U6/M2/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      4.561ns (2.220ns logic, 2.341ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.508ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.106 - 0.162)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO20 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X44Y56.B6      net (fanout=1)        0.512   XLXN_559<20>
    SLICE_X44Y56.B       Tilo                  0.043   U1/myMEMWB/reg_reg<57>
                                                       U4/Mmux_Cpu_data4bus131
    SLICE_X44Y56.C6      net (fanout=1)        0.105   Data_in<20>
    SLICE_X44Y56.CMUX    Tilo                  0.239   U1/myMEMWB/reg_reg<57>
                                                       U5/MUX1_DispData/Mmux_o_312
                                                       U5/MUX1_DispData/Mmux_o_2_f7_11
    SLICE_X47Y56.A3      net (fanout=13)       0.851   Disp_num<20>
    SLICE_X47Y56.A       Tilo                  0.043   U1/myMEMWB/reg_reg<68>
                                                       U6/SM1/HTS2/MSEG/XLXI_6
    SLICE_X46Y56.D3      net (fanout=2)        0.369   U6/SM1/HTS2/MSEG/XLXN_26
    SLICE_X46Y56.D       Tilo                  0.043   LED_out<11>
                                                       U6/SM1/HTS2/MSEG/XLXI_47
    SLICE_X48Y56.D5      net (fanout=1)        0.292   U6/XLXN_390<23>
    SLICE_X48Y56.D       Tilo                  0.043   U6/M2/buffer<23>
                                                       U6/M2/mux7911
    SLICE_X48Y56.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<23>
    SLICE_X48Y56.CLK     Tas                   0.009   U6/M2/buffer<23>
                                                       U6/M2/buffer_23_rstpot
                                                       U6/M2/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      4.508ns (2.220ns logic, 2.288ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_4 (SLICE_X47Y59.A4), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.666ns (Levels of Logic = 7)
  Clock Path Skew:      -0.073ns (0.556 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO30 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X45Y56.B6      net (fanout=1)        0.698   XLXN_559<30>
    SLICE_X45Y56.B       Tilo                  0.043   U1/myMEMWB/reg_reg<67>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X45Y56.C6      net (fanout=1)        0.098   Data_in<30>
    SLICE_X45Y56.CMUX    Tilo                  0.244   U1/myMEMWB/reg_reg<67>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X44Y57.A3      net (fanout=13)       0.679   Disp_num<30>
    SLICE_X44Y57.A       Tilo                  0.043   U1/myIFID/reg_instr<29>
                                                       U6/SM1/HTS0/MSEG/XLXI_6
    SLICE_X46Y58.D5      net (fanout=2)        0.343   U6/SM1/HTS0/MSEG/XLXN_26
    SLICE_X46Y58.D       Tilo                  0.043   LED_out<15>
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X46Y58.C5      net (fanout=1)        0.164   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X46Y58.C       Tilo                  0.043   LED_out<15>
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X47Y59.B6      net (fanout=1)        0.184   U6/XLXN_390<4>
    SLICE_X47Y59.B       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X47Y59.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X47Y59.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.666ns (2.268ns logic, 2.398ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.648ns (Levels of Logic = 7)
  Clock Path Skew:      -0.073ns (0.556 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO29 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y57.B6      net (fanout=1)        0.470   XLXN_559<29>
    SLICE_X46Y57.B       Tilo                  0.043   U1/myMEMWB/reg_reg<66>
                                                       U4/Mmux_Cpu_data4bus221
    SLICE_X44Y57.C6      net (fanout=1)        0.293   Data_in<29>
    SLICE_X44Y57.CMUX    Tilo                  0.239   U1/myIFID/reg_instr<29>
                                                       U5/MUX1_DispData/Mmux_o_321
                                                       U5/MUX1_DispData/Mmux_o_2_f7_20
    SLICE_X44Y58.B3      net (fanout=12)       0.752   Disp_num<29>
    SLICE_X44Y58.B       Tilo                  0.043   U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int103113
                                                       U6/SM1/HTS0/MSEG/XLXI_5
    SLICE_X46Y58.D6      net (fanout=2)        0.290   U6/SM1/HTS0/MSEG/XLXN_119
    SLICE_X46Y58.D       Tilo                  0.043   LED_out<15>
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X46Y58.C5      net (fanout=1)        0.164   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X46Y58.C       Tilo                  0.043   LED_out<15>
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X47Y59.B6      net (fanout=1)        0.184   U6/XLXN_390<4>
    SLICE_X47Y59.B       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X47Y59.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X47Y59.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.648ns (2.263ns logic, 2.385ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.467ns (Levels of Logic = 6)
  Clock Path Skew:      -0.073ns (0.556 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO30 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X45Y56.B6      net (fanout=1)        0.698   XLXN_559<30>
    SLICE_X45Y56.B       Tilo                  0.043   U1/myMEMWB/reg_reg<67>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X45Y56.C6      net (fanout=1)        0.098   Data_in<30>
    SLICE_X45Y56.CMUX    Tilo                  0.244   U1/myMEMWB/reg_reg<67>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X46Y58.D2      net (fanout=13)       0.866   Disp_num<30>
    SLICE_X46Y58.D       Tilo                  0.043   LED_out<15>
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X46Y58.C5      net (fanout=1)        0.164   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X46Y58.C       Tilo                  0.043   LED_out<15>
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X47Y59.B6      net (fanout=1)        0.184   U6/XLXN_390<4>
    SLICE_X47Y59.B       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X47Y59.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X47Y59.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.467ns (2.225ns logic, 2.242ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_3 (SLICE_X45Y60.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_3 (FF)
  Destination:          U6/M2/buffer_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_3 to U6/M2/buffer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y60.AQ      Tcko                  0.100   U6/M2/buffer<14>
                                                       U6/M2/buffer_3
    SLICE_X45Y60.A6      net (fanout=2)        0.098   U6/M2/buffer<3>
    SLICE_X45Y60.CLK     Tah         (-Th)     0.032   U6/M2/buffer<14>
                                                       U6/M2/buffer_3_rstpot
                                                       U6/M2/buffer_3
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.068ns logic, 0.098ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_31 (SLICE_X49Y56.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_31 (FF)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_31 to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y56.AQ      Tcko                  0.100   U6/M2/buffer<31>
                                                       U6/M2/buffer_31
    SLICE_X49Y56.A6      net (fanout=2)        0.098   U6/M2/buffer<31>
    SLICE_X49Y56.CLK     Tah         (-Th)     0.032   U6/M2/buffer<31>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.068ns logic, 0.098ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_61 (SLICE_X55Y48.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_61 (FF)
  Destination:          U6/M2/buffer_61 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_61 to U6/M2/buffer_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y48.AQ      Tcko                  0.100   U6/M2/buffer<62>
                                                       U6/M2/buffer_61
    SLICE_X55Y48.A6      net (fanout=2)        0.099   U6/M2/buffer<61>
    SLICE_X55Y48.CLK     Tah         (-Th)     0.032   U6/M2/buffer<62>
                                                       U6/M2/buffer_61_rstpot
                                                       U6/M2/buffer_61
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (0.068ns logic, 0.099ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y10.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y10.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y10.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.154|    4.894|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2178 connections

Design statistics:
   Minimum period:   9.788ns{1}   (Maximum frequency: 102.166MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 04 13:52:56 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 725 MB



