Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar  5 16:54:23 2025
| Host         : LAPTOP-RR96MLV1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Genesys2_VideoDemoR1_control_sets_placed.rpt
| Design       : Genesys2_VideoDemoR1
| Device       : xc7k325t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   461 |
|    Minimum number of control sets                        |   356 |
|    Addition due to synthesis replication                 |   105 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1239 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   461 |
| >= 0 to < 4        |    43 |
| >= 4 to < 6        |    98 |
| >= 6 to < 8        |   109 |
| >= 8 to < 10       |    61 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |     7 |
| >= 16              |   117 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3308 |         1066 |
| No           | No                    | Yes                    |             149 |           64 |
| No           | Yes                   | No                     |             881 |          424 |
| Yes          | No                    | No                     |            2702 |          834 |
| Yes          | No                    | Yes                    |             255 |           55 |
| Yes          | Yes                   | No                     |            1602 |          583 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                              Clock Signal                                              |                                                                                                                           Enable Signal                                                                                                                          |                                                                                     Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  PLL2_inst/inst/clk_out4                                                                               | UART_TX_control_inst/addraRead[13]_i_2_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  PLL2_inst/inst/clk_out1                                                                               | sync_pulse_det_gen_6/pulse                                                                                                                                                                                                                                       |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r[2]_i_1__2_n_0                                                                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                      |                1 |              1 |         1.00 |
|  PLL2_inst/inst/clk_out1                                                                               | sync_pulse_det_gen_7/pulse                                                                                                                                                                                                                                       |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  PLL2_inst/inst/clk_out4                                                                               | UART_TX_control_inst/modulo_Tx_1/UART_Tx_1/o1/PinTx0_out                                                                                                                                                                                                         |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  PLL2_inst/inst/clk_out1                                                                               | sync_pulse_det_gen_2/pulse                                                                                                                                                                                                                                       |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                         | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                      |                1 |              1 |         1.00 |
|  PLL2_inst/inst/clk_out1                                                                               | sync_pulse_det_gen_3/pulse                                                                                                                                                                                                                                       |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/accept_internal_r_reg_0[0]                                                                                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                      |                1 |              1 |         1.00 |
|  PLL2_inst/inst/clk_out1                                                                               | sync_pulse_det_gen_4/pulse                                                                                                                                                                                                                                       |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0                                                                                                     |                1 |              1 |         1.00 |
|  PLL2_inst/inst/clk_out1                                                                               | sync_pulse_det_gen_5/pulse                                                                                                                                                                                                                                       |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___9_n_0                                                                                                                                                                                      | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                      |                1 |              1 |         1.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg[0]                                                                                                                                                    | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                      |                1 |              1 |         1.00 |
|  PLL2_inst/inst/clk_out5                                                                               | pmodDA2_inst/CS_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  PLL2_inst/inst/clk_out2                                                                               | AccCuentas_inst/Pre001/o1/control_reg_n_0                                                                                                                                                                                                                        | AccCuentas_inst/Pre001/o1/counter[5]_i_1_n_0                                                                                                                                             |                1 |              1 |         1.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                      |                1 |              1 |         1.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___19_n_0                                                                                                                                                                                     | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                      |                1 |              1 |         1.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/q_entry_r[2]_i_1__6_n_0                                                                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                      |                1 |              1 |         1.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/q_entry_r[2]_i_1__4_n_0                                                                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                      |                1 |              1 |         1.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/q_entry_r[2]_i_1__5_n_0                                                                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                      |                1 |              1 |         1.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/genblk3[2].rnk_config_strobe_r_reg[2]                                        |                1 |              1 |         1.00 |
|  PLL2_inst/inst/clk_out5                                                                               | pmodDA2_inst/DIN_A_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         |                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[1]                                                                                                   |                1 |              2 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[1]                                                                                                   |                1 |              2 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                  |                1 |              2 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[1]                                                                                                  |                1 |              2 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[1]                                                                                                   |                1 |              2 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[1]                                                                                                   |                1 |              2 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[1]                                                                                                   |                1 |              2 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___9_n_0                                                                                                                                                                                      | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                      |                2 |              3 |         1.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/accept_internal_r_reg_0[0]                                                                                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                      |                2 |              3 |         1.50 |
|  PLL2_inst/inst/clk_out5                                                                               |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/q_entry_r[2]_i_1__6_n_0                                                                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                      |                2 |              3 |         1.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[1]                                                                                                   |                2 |              3 |         1.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___19_n_0                                                                                                                                                                                     | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                      |                2 |              3 |         1.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r[2]_i_1__2_n_0                                                                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                      |                3 |              3 |         1.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/q_entry_r[2]_i_1__4_n_0                                                                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                      |                2 |              3 |         1.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[0]                                                                                                   |                1 |              3 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg[0]                                                                                                                                                    | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                      |                1 |              3 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/q_entry_r[2]_i_1__5_n_0                                                                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                      |                3 |              3 |         1.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0                                                                                                     |                3 |              4 |         1.33 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/clear                                                                       |                1 |              4 |         4.00 |
|  PLL2_inst/inst/clk_out4                                                                               | UART_Rx_inst/countTick[3]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                2 |              4 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/E[0]                                                                                                                                                                                           | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  PLL2_inst/inst/clk_out4                                                                               | UART_TX_control_inst/modulo_Tx_1/UART_Tx_1/o1/FSM_sequential_controlTx_reg[1]_0[0]                                                                                                                                                                               |                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/clear                                                                       |                1 |              4 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                 | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1__1_n_0                            |                1 |              4 |         4.00 |
|  PLL2_inst/inst/clk_out4                                                                               | control_DM_inst/o2/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                2 |              4 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                          |                2 |              4 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/clear                                                                       |                1 |              4 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/ctl_lane_cnt_0                                                                                                            | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                1 |              4 |         4.00 |
|  PLL2_inst/inst/clk_out5                                                                               | pmodDA2_inst/count[3]_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_state0/clear                                                                       |                1 |              4 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_state0/clear                                                                       |                1 |              4 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                         | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                |                1 |              4 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_1_n_0                                                           |                2 |              4 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                      |                2 |              4 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0                                                                                                     |                2 |              4 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                1 |              4 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1__0_n_0                         |                1 |              4 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.byte_sel_cnt_reg[2]_0                                                       |                2 |              4 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                  |                4 |              4 |         1.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                2 |              4 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                2 |              4 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                2 |              4 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                2 |              4 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                2 |              4 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                                |                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                2 |              4 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                   | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                          |                1 |              4 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                             |                1 |              4 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                2 |              4 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[0]                                                                                                   |                2 |              4 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                     |                1 |              4 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                       |                1 |              4 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_5                                                              |                2 |              4 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[0]                                                                                                   |                2 |              4 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r[3]_i_1_n_0                                                                                    | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                  |                1 |              4 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[0]                                                                                                  |                1 |              4 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                    |                2 |              4 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_state0/clear                                                                       |                1 |              4 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                               | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_3[0]                                                                                                  |                2 |              4 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                              | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                1 |              4 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/clear                                                                       |                1 |              4 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[0]                                                                                                   |                2 |              4 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[3]_i_2_n_0                                                                                                        | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                          |                1 |              4 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                     |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/clear                                                                       |                1 |              4 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[0]                                                                                                   |                4 |              4 |         1.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                                      |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns_0                                                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0                                                                                                     |                2 |              4 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_1[0]                                                                                                  |                1 |              4 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                1 |              4 |         4.00 |
|  PLL2_inst/inst/clk_out4                                                                               | UART_TX_control_inst/dcodeNto8_1/E[0]                                                                                                                                                                                                                            |                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                2 |              5 |         2.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              5 |         2.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              5 |         2.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                  |                4 |              5 |         1.25 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[1]                                                                                                  |                4 |              5 |         1.25 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                     |                4 |              5 |         1.25 |
|  PLL2_inst/inst/clk_out4                                                                               | UART_TX_control_inst/modulo_Tx_1/UART_Tx_1/o1/trigger_reg_1[0]                                                                                                                                                                                                   |                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  PLL2_inst/inst/clk_out4                                                                               |                                                                                                                                                                                                                                                                  | tick_generator_inst/tick0_n_0                                                                                                                                                            |                1 |              5 |         5.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                         | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |         2.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                3 |              5 |         1.67 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |         2.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                 |                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][2][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |         5.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                         | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              5 |         5.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                 |                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                 |                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[1]                                                                                                  |                2 |              5 |         2.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r_reg[1]_0                                                                                              | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                    |                2 |              5 |         2.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                   | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                  |                3 |              5 |         1.67 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                    | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                      |                5 |              5 |         1.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |         2.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r0                                                                                                                | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                              |                1 |              5 |         5.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb38_out                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb                                                                                                              | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                4 |              6 |         1.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb47_out                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb35_out                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                              | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_0                                                                                                     |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                       | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_0                                                                                                     |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[0]                                                                                                  |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                  |                5 |              6 |         1.20 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                               | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_0                                                                                                     |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                          | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0                                                                                                     |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                       | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                  |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                           | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_0                                                                                                     |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_2_n_0                                                                                       | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0               |                4 |              6 |         1.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_2_n_0                                                                                        | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                                       | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0               |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                                                      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0              |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_2_n_0                                                                                       | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0               |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                                                      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0              |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_2_n_0                                                                                       | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0               |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_edge_pb[17]_i_1_n_0                                                                                       | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                                                      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0              |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                                                      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0              |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_edge_pb[23]_i_1_n_0                                                                                       | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_2_n_0                                                                                       | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0               |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                                                      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0              |                5 |              6 |         1.20 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                                                      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0              |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DPTI_inst/dpti2usr_fifo/E[0]                                                                                                                                                                                                                                     | rst                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[0]                                                                                                  |                1 |              6 |         6.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0                                                                                                     |                1 |              6 |         6.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[1]                                                                                                  |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0                                                                                                     |                1 |              6 |         6.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[1]                                                                                                  |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrlvl_final_r_reg_2                            |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                              |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                                        | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0                                                                                                      |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                         | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                      |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                                      |                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                                   | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                              | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                                         | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                      |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_55_out                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0                                                                                                      |                1 |              6 |         6.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                                 |                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                                       | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                 |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                                        | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0                                                                                                      |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                                           | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                2 |              6 |         3.00 |
|  PLL2_inst/inst/clk_out4                                                                               | UART_Rx_inst/FSM_onehot_ctrlRx[5]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[1]                                                                                                   |                4 |              6 |         1.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[1]                                                                                                   |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                 | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[1]                                                                                                   |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[1]                                                                                                   |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[0]                                                                                                   |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                                          | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                        |                1 |              6 |         6.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt[5]_i_1_n_0                                                                                                  |                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                                   |                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/E[0]                                                                                                                |                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                                                | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                              |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/prev_samp_r_reg[1][0]                                                                                                   |                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/E[0]                                                                                                                    |                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[1]                                                                                                   |                1 |              6 |         6.00 |
|  DPTI_inst/clkwiz_inst/inst/clk_out2                                                                   |                                                                                                                                                                                                                                                                  | DPTI_inst/dpti2usr_fifo/AR[0]                                                                                                                                                            |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[0]                                                                                                   |                4 |              6 |         1.50 |
|  display_clocks_inst/o_clk_5x                                                                          |                                                                                                                                                                                                                                                                  | Inst_dvid/shift_red[9]_i_1_n_0                                                                                                                                                           |                1 |              6 |         6.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                               | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[1]                                                                                                   |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_0                                                                                                        |                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_1                                                                                                        |                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_3                                                                                                        |                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_2                                                                                                        |                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_r[5]_i_1_n_0                                                                                                  |                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                                       |                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                                          | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                  |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                                           | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                  |                4 |              6 |         1.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt[5]_i_1_n_0                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0                                                                                                     |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                5 |              6 |         1.20 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                      |                1 |              6 |         6.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rstdiv0_sync_r1_reg_rep__27[0]                                  |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_0[0]                                                                                   | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[0]                                                                                                  |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_0[0]                                                                                   | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                  |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                                          |                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_2[0]                                                                                       |                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_1[0]                                                                                       |                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_4[0]                                                                                       |                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_3[0]                                                                                       |                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                                           | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                         |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_1                                                                                                                                       | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                       |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r0_0                                                           |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                                                      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0              |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_2_n_0                                                                                       | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0               |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                                                      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0              |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                                                      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0              |                5 |              6 |         1.20 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_2_n_0                                                                                       | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0               |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                                                      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0              |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_edge_pb[41]_i_1_n_0                                                                                       | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                                                      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0              |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                                                      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0              |                2 |              6 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_2_n_0                                                                                       | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0               |                1 |              6 |         6.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_edge_pb[47]_i_1_n_0                                                                                       | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                3 |              6 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_2_n_0                                                                                       | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0               |                1 |              6 |         6.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                                                      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0              |                1 |              6 |         6.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                                                      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0              |                2 |              6 |         3.00 |
|  PLL2_inst/inst/clk_out2                                                                               | AccCuentas_inst/Pre001/o1/control_reg_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                      |                2 |              7 |         3.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |         3.50 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/o1/ctrl_reg[2][0]                                                                                                                                                                                                                        |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  PLL2_inst/inst/clk_out4                                                                               | UART_TX_control_inst/modulo_Tx_1/UART_Tx_1/o1/CtrlStartTx_reg[0]                                                                                                                                                                                                 |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  PLL2_inst/inst/clk_out4                                                                               | UART_TX_control_inst/modulo_Tx_1/UART_Tx_1/o1/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__5_n_0                     | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  PLL2_inst/inst/clk_out4                                                                               | UART_TX_control_inst/modulo_Tx_1/control_Tx_1/o1/E[0]                                                                                                                                                                                                            | UART_TX_control_inst/modulo_Tx_1/control_Tx_1/CtrlStartTx0                                                                                                                               |                5 |              8 |         1.60 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                     | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[0]                                                                                                                   |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  PLL2_inst/inst/clk_out4                                                                               | control_DM_inst/CEB2                                                                                                                                                                                                                                             |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                2 |              8 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/controlDM[7]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                3 |              8 |         2.67 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__4_n_0                     | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              8 |         2.67 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/dead_time_APD[7]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r_reg0            |                4 |              8 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                  |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                                           |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                     | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |         2.67 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/cmp_err_pb_4to1.genblk1[0].compare_err_pb_reg0    |                5 |              8 |         1.60 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_sel_r_reg[0]                                                                                                                                               | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                1 |              8 |         8.00 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/estadoRx[7]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit                                                                                                           | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                2 |              8 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_8[0]                                                                                                                                                 | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                3 |              8 |         2.67 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_20[0]                                                                                                                                                | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                2 |              8 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_29[0]                                                                                                                                                | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                4 |              8 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rstdiv0_sync_r1_reg_rep__20[0]                                                 |                2 |              8 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                2 |              8 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | LB_0/wren                                                                                                                                                                                                                                                        |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__6_n_0                     | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_0[0]                                                                                   | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/qcntr_ns                                                                                                                          |                2 |              8 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                                        | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                  |                3 |              8 |         2.67 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                3 |              8 |         2.67 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/o1/ctrl_reg[0]                                                                                                                                                                                                                           |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/o1/ctrl_reg[0]                                                                                                                                                                                                                           | control_parametros_inst/o1/ctrl_reg[3]                                                                                                                                                   |                3 |              8 |         2.67 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/o1/trigger_reg_1[0]                                                                                                                                                                                                                      |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/o1/E[1]                                                                                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/o1/trigger_reg_0[0]                                                                                                                                                                                                                      |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/o1/ctrl_reg[1][0]                                                                                                                                                                                                                        |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/o1/E[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                     | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  PLL2_inst/inst/clk_out4                                                                               | UART_TX_control_inst/dcodeNto8_1/dataout[7]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                       | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                3 |              8 |         2.67 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                5 |              8 |         1.60 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                     | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                 | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0                                                                                                      |                3 |              9 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[0]                                                                                                  |                2 |              9 |         4.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                              |                3 |              9 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                                   |                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                     | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                      |                3 |              9 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |         4.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                      |                4 |              9 |         2.25 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/agg_samp_r_reg[0]_0[0]                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                              |                4 |             10 |         2.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/E[0]                                                                                                                    | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                              |                2 |             10 |         5.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__2_n_0               | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                4 |             10 |         2.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                      |                9 |             10 |         1.11 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__1_n_0               | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                4 |             10 |         2.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                3 |             10 |         3.33 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0                                                                                                     |                3 |             10 |         3.33 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                3 |             10 |         3.33 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0               | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                4 |             10 |         2.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_3                                                              |                6 |             10 |         1.67 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[254]_i_1_n_0                             |                4 |             10 |         2.50 |
|  PLL2_inst/inst/clk_out2                                                                               |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[0]                                                                                                  |                3 |             11 |         3.67 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                      |                6 |             11 |         1.83 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__25_2                                                                                                     |                3 |             12 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg_0[0]                                                                                                                        | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                  |                3 |             12 |         4.00 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/data_in_A_dac[11]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/data_in_B_dac[11]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                      |                4 |             12 |         3.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_4                                                              |                7 |             12 |         1.71 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                          |               12 |             12 |         1.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/prev_sr_diff_r1                                                                                                                     | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__25_2                                                                                                     |                3 |             12 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | mig_temp                                                                                                                                                                                                                                                         | rst                                                                                                                                                                                      |                2 |             12 |         6.00 |
| ~display_clocks_inst/o_clk_1x                                                                          | vga_gen_inst/v_cnt                                                                                                                                                                                                                                               |                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  PLL2_inst/inst/clk_out4                                                                               | UART_TX_control_inst/addraRead[13]_i_2_n_0                                                                                                                                                                                                                       | UART_TX_control_inst/addraRead[13]_i_1_n_0                                                                                                                                               |                4 |             13 |         3.25 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                   |                3 |             13 |         4.33 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_calib_start_int_reg_0                                                                                                                        | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                   |                4 |             14 |         3.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrlvl_final_r_reg_3                            |                7 |             14 |         2.00 |
|  PLL2_inst/inst/clk_out4                                                                               | control_DM_inst/addraWrite[13]_i_2_n_0                                                                                                                                                                                                                           | control_DM_inst/addraWrite[13]_i_1_n_0                                                                                                                                                   |                5 |             14 |         2.80 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                                            | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                  |                9 |             14 |         1.56 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                  |                5 |             15 |         3.00 |
|  PLL2_inst/inst/clk_out4                                                                               | UART_TX_control_inst/palabra_ctrl                                                                                                                                                                                                                                |                                                                                                                                                                                          |                4 |             15 |         3.75 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0 |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                4 |             15 |         3.75 |
|  PLL2_inst/inst/clk_out4                                                                               | UART_TX_control_inst/dcodeNto8_1/indexTx[15]_i_2_n_0                                                                                                                                                                                                             | UART_TX_control_inst/dcodeNto8_1/indexTx[15]_i_1_n_0                                                                                                                                     |                5 |             16 |         3.20 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                4 |             16 |         4.00 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/dataPoints[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                4 |             16 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  PLL2_inst/inst/clk_out4                                                                               | UART_TX_control_inst/modulo_Tx_1/control_Tx_1/o1/FSM_sequential_regControl_reg[1]                                                                                                                                                                                | UART_TX_control_inst/modulo_Tx_1/control_Tx_1/o1/FSM_sequential_regControl_reg[0]                                                                                                        |                3 |             16 |         5.33 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                 |                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                          |                2 |             16 |         8.00 |
| ~display_clocks_inst/o_clk_1x                                                                          |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                          |                7 |             16 |         2.29 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                  |               12 |             17 |         1.42 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[0]                                                                                                   |                7 |             18 |         2.57 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                      |                5 |             18 |         3.60 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                9 |             18 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                  |                5 |             20 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_ras_n_ns[0]                                                                        |               12 |             20 |         1.67 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___63_n_0                                                                                                             |               15 |             22 |         1.47 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0                                                                                                      |                9 |             22 |         2.44 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |               16 |             24 |         1.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                      |               15 |             25 |         1.67 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[17]                        |               13 |             25 |         1.92 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                      |                8 |             25 |         3.12 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_0                                                                                                     |               22 |             25 |         1.14 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[35]_i_1_n_0                                                                                                 | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[1]                                                                                                  |                8 |             25 |         3.12 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |               10 |             26 |         2.60 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dcount                                                                                                                                                                                                                                                           | rst                                                                                                                                                                                      |                5 |             26 |         5.20 |
|  display_clocks_inst/o_clk_1x                                                                          |                                                                                                                                                                                                                                                                  | LB_0/dly_blank                                                                                                                                                                           |               17 |             27 |         1.59 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                                 | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                7 |             28 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | app_addr                                                                                                                                                                                                                                                         | rst                                                                                                                                                                                      |                9 |             28 |         3.11 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | control_parametros_inst/E[0]                                                                                                                                                                                                                                     | control_parametros_inst/reset_DDR3_reg_0                                                                                                                                                 |                5 |             29 |         5.80 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/ireg_write[28]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                          |                6 |             29 |         4.83 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | wr_addr[28]_i_1_n_0                                                                                                                                                                                                                                              | rst                                                                                                                                                                                      |                4 |             29 |         7.25 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | rd_addr                                                                                                                                                                                                                                                          | rst                                                                                                                                                                                      |                4 |             29 |         7.25 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_cas_n_ns[0]                                                                        |               19 |             30 |         1.58 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                9 |             30 |         3.33 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                          |               14 |             31 |         2.21 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                          |               13 |             31 |         2.38 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                          |               12 |             31 |         2.58 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                          |               10 |             31 |         3.10 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                          |               14 |             31 |         2.21 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                          |               14 |             31 |         2.21 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                          |               13 |             31 |         2.38 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                          |               13 |             31 |         2.38 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/delay_5[31]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/freq_3[31]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  PLL2_inst/inst/clk_out4                                                                               | UART_TX_control_inst/dcodeNto8_1/dataInterna[31]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/width_6[31]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/width_2[31]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/width_det[31]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                      |               16 |             32 |         2.00 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/delay_6[31]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  PLL2_inst/inst/clk_out1                                                                               | sync_pulse_det_gen_2/o1/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/width_5[31]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/delay_1[31]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/width_3[31]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/width_4[31]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/width_pulse[31]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/freq_6[31]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/delay_det[31]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/freq_5[31]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/freq_4[31]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/freq_2[31]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/freq_1[31]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/delay_3[31]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/delay_4[31]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  PLL2_inst/inst/clk_out2                                                                               | AccCuentas_inst/ID220_0/__0/i__n_0                                                                                                                                                                                                                               |                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  PLL2_inst/inst/clk_out2                                                                               | control_DM_inst/EnAcc_reg_0                                                                                                                                                                                                                                      | AccCuentas_inst/rsclr                                                                                                                                                                    |                8 |             32 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DPTI_inst/dpti2usr_fifo/app_wdf_wren_reg[0]                                                                                                                                                                                                                      | rst                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  PLL2_inst/inst/clk_out1                                                                               | sync_pulse_det_gen_6/o1/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  PLL2_inst/inst/clk_out1                                                                               | sync_pulse_det_gen_5/o1/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  PLL2_inst/inst/clk_out1                                                                               | sync_pulse_det_gen_4/o1/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/width_1[31]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  PLL2_inst/inst/clk_out1                                                                               | sync_pulse_det_gen_3/o1/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  PLL2_inst/inst/clk_out1                                                                               | sync_pulse_det_gen_7/o1/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/freq_sync[31]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/delay_pulse[31]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  PLL2_inst/inst/clk_out4                                                                               | control_parametros_inst/delay_2[31]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  PLL2_inst/inst/clk_out4                                                                               | control_DM_inst/E[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | rddvcnt[0]_i_1_n_0                                                                                                                                                                                                                                               | rst                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | rdreqcnt[0]_i_1_n_0                                                                                                                                                                                                                                              | rst                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0                                                                                                     |               18 |             33 |         1.83 |
|  display_clocks_inst/o_clk_5x                                                                          |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                          |               14 |             34 |         2.43 |
|  PLL2_inst/inst/clk_out4                                                                               | UART_TX_control_inst/dcodeNto8_1/state_reg[4][0]                                                                                                                                                                                                                 |                                                                                                                                                                                          |               17 |             34 |         2.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0                                                                                                     |               21 |             35 |         1.67 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_r[17]_i_1_n_0                                                                                        | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                  |               10 |             35 |         3.50 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0                                                                                                     |               16 |             36 |         2.25 |
|  PLL2_inst/inst/clk_out4                                                                               | control_DM_inst/dina2                                                                                                                                                                                                                                            |                                                                                                                                                                                          |               19 |             40 |         2.11 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                      |               16 |             41 |         2.56 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                   |               14 |             43 |         3.07 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                   |               15 |             43 |         2.87 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                   |               12 |             43 |         3.58 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                   |               27 |             44 |         1.63 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0                                                                                                     |               27 |             45 |         1.67 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                          |                6 |             48 |         8.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                          |                7 |             56 |         8.00 |
|  display_clocks_inst/o_clk_1x                                                                          |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                          |               25 |             62 |         2.48 |
|  PLL2_inst/inst/clk_out2                                                                               | AccCuentas_inst/ID220_0/o1/E[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                          |               18 |             64 |         3.56 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                            |                                                                                                                                                                                          |               12 |             64 |         5.33 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/phy_rddata_en_r1_reg_0                                                                                                 |                                                                                                                                                                                          |               18 |             64 |         3.56 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb1156_out                                                                                                      | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0               |               18 |             64 |         3.56 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r1                                                                                                                         |                                                                                                                                                                                          |               14 |             64 |         4.57 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                          |               15 |             64 |         4.27 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  | rst                                                                                                                                                                                      |               24 |             68 |         2.83 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                          |               11 |             88 |         8.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                          |               11 |             88 |         8.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                          |               11 |             88 |         8.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                          |               11 |             88 |         8.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                          |               12 |             96 |         8.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                          |               12 |             96 |         8.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                          |               12 |             96 |         8.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                          |               12 |             96 |         8.00 |
|  PLL2_inst/inst/clk_out4                                                                               |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                          |               44 |            106 |         2.41 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DPTI_inst/dpti2usr_fifo/bl.fifo_36_inst_bl.fifo_36_bl_1[0]                                                                                                                                                                                                       |                                                                                                                                                                                          |               62 |            256 |         4.13 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                          |               66 |            256 |         3.88 |
|  PLL2_inst/inst/clk_out1                                                                               |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                          |               77 |            274 |         3.56 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg |                                                                                                                                                                                          |               37 |            296 |         8.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                          |               48 |            384 |         8.00 |
|  DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                          |              894 |           2840 |         3.18 |
+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


