Release 14.1 Xflow P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File:
/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/fpga.flw 
Using Option File(s): 
 /home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system.ngc"
...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system_microbl
aze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system_mb_plb_
wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system_ilmb_wr
apper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system_dlmb_wr
apper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system_dlmb_cn
tlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system_ilmb_cn
tlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system_lmb_bra
m_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system_rs232_u
art_1_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system_ddr2_sd
ram_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system_clock_g
enerator_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system_mdm_0_w
rapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system_proc_sy
s_reset_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system_readbgc
op_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system_readbgc
op_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system_microbl
aze_0_to_readbgcop_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system_readfgc
op_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system_readfgc
op_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system_microbl
aze_0_to_readfgcop_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system_microbl
aze_0_to_writecopimage_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system_writeco
pimage_0_wrapper.ngc"...
Applying constraints in
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system_ddr2_sd
ram_wrapper.ncf" to module "DDR2_SDRAM"...
Checking Constraint Associations...
Applying constraints in
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system_readbgc
op_0_to_microblaze_0_wrapper.ncf" to module "readbgcop_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system_microbl
aze_0_to_readbgcop_0_wrapper.ncf" to module "microblaze_0_to_readbgcop_0"...
Checking Constraint Associations...
Applying constraints in
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system_readfgc
op_0_to_microblaze_0_wrapper.ncf" to module "readfgcop_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system_microbl
aze_0_to_readfgcop_0_wrapper.ncf" to module "microblaze_0_to_readfgcop_0"...
Checking Constraint Associations...
Applying constraints in
"/home/cc/cs150/sp13/class/cs150-ar/finalproj/dram/implementation/system_microbl
aze_0_to_writecopimage_0_wrapper.ncf" to module
"microblaze_0_to_writecopimage_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:119 - Constraint <Net fpga_0_RS232_Uart_1_RX_pin LOC =
   AG15  |> [system.ucf(2)]: This constraint cannot be distributed from the
   design objects matching 'NET "fpga_0_RS232_Uart_1_RX_pin"' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_RS232_Uart_1_RX_pin LOC = AG15  |> [system.ucf(2)]' could not be
   found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD=LVCMOS33;>
   [system.ucf(2)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_RS232_Uart_1_RX_pin"' because those design
   objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net fpga_0_RS232_Uart_1_TX_pin LOC =
   AG20  |> [system.ucf(3)]: This constraint cannot be distributed from the
   design objects matching 'NET "fpga_0_RS232_Uart_1_TX_pin"' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_RS232_Uart_1_TX_pin LOC = AG20  |> [system.ucf(3)]' could not be
   found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD=LVCMOS33;>
   [system.ucf(3)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_RS232_Uart_1_TX_pin"' because those design
   objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net fpga_0_DDR2_SDRAM_DDR2_CE_pin<0>
   LOC=T28  |> [system.ucf(8)]: This constraint cannot be distributed from the
   design objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_CE_pin<0>"' because
   those design objects do not contain or drive any instances of the correct
   type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_DDR2_SDRAM_DDR2_CE_pin<0> LOC=T28  |> [system.ucf(8)]' could not
   be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD = SSTL18_II;>
   [system.ucf(8)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_CE_pin<0>"' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net fpga_0_DDR2_SDRAM_DDR2_CE_pin<1>
   LOC=U30  |> [system.ucf(9)]: This constraint cannot be distributed from the
   design objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_CE_pin<1>"' because
   those design objects do not contain or drive any instances of the correct
   type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_DDR2_SDRAM_DDR2_CE_pin<1> LOC=U30  |> [system.ucf(9)]' could not
   be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD = SSTL18_II;>
   [system.ucf(9)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_CE_pin<1>"' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net
   fpga_0_DDR2_SDRAM_DDR2_CS_n_pin<0> LOC=L29  |> [system.ucf(10)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fpga_0_DDR2_SDRAM_DDR2_CS_n_pin<0>"' because those design objects do not
   contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_DDR2_SDRAM_DDR2_CS_n_pin<0> LOC=L29  |> [system.ucf(10)]' could
   not be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD = SSTL18_II;>
   [system.ucf(10)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_CS_n_pin<0>"' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net
   fpga_0_DDR2_SDRAM_DDR2_CS_n_pin<1> LOC=J29  |> [system.ucf(11)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fpga_0_DDR2_SDRAM_DDR2_CS_n_pin<1>"' because those design objects do not
   contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_DDR2_SDRAM_DDR2_CS_n_pin<1> LOC=J29  |> [system.ucf(11)]' could
   not be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD = SSTL18_II;>
   [system.ucf(11)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_CS_n_pin<1>"' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net fpga_0_DDR2_SDRAM_DDR2_ODT_pin<0>
   LOC=F31  |> [system.ucf(12)]: This constraint cannot be distributed from the
   design objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_ODT_pin<0>"' because
   those design objects do not contain or drive any instances of the correct
   type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_DDR2_SDRAM_DDR2_ODT_pin<0> LOC=F31  |> [system.ucf(12)]' could
   not be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD = SSTL18_II;>
   [system.ucf(12)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_ODT_pin<0>"' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net fpga_0_DDR2_SDRAM_DDR2_ODT_pin<1>
   LOC=F30  |> [system.ucf(13)]: This constraint cannot be distributed from the
   design objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_ODT_pin<1>"' because
   those design objects do not contain or drive any instances of the correct
   type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_DDR2_SDRAM_DDR2_ODT_pin<1> LOC=F30  |> [system.ucf(13)]' could
   not be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD = SSTL18_II;>
   [system.ucf(13)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_ODT_pin<1>"' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin
   LOC=H30  |> [system.ucf(14)]: This constraint cannot be distributed from the
   design objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin"' because
   those design objects do not contain or drive any instances of the correct
   type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin LOC=H30  |> [system.ucf(14)]' could
   not be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD = SSTL18_II;>
   [system.ucf(14)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin"' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin
   LOC=E31  |> [system.ucf(15)]: This constraint cannot be distributed from the
   design objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin"' because
   those design objects do not contain or drive any instances of the correct
   type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin LOC=E31  |> [system.ucf(15)]' could
   not be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD = SSTL18_II;>
   [system.ucf(15)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin"' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net fpga_0_DDR2_SDRAM_DDR2_WE_n_pin
   LOC=K29  |> [system.ucf(16)]: This constraint cannot be distributed from the
   design objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_WE_n_pin"' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_DDR2_SDRAM_DDR2_WE_n_pin LOC=K29  |> [system.ucf(16)]' could not
   be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD = SSTL18_II;>
   [system.ucf(16)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_WE_n_pin"' because those design
   objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net
   fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin<0> LOC=G31  |> [system.ucf(17)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin<0>"' because those design objects do not
   contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin<0> LOC=G31  |> [system.ucf(17)]'
   could not be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD = SSTL18_II;>
   [system.ucf(17)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin<0>"' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net
   fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin<1> LOC=J30  |> [system.ucf(18)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin<1>"' because those design objects do not
   contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin<1> LOC=J30  |> [system.ucf(18)]'
   could not be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD = SSTL18_II;>
   [system.ucf(18)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin<1>"' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net
   fpga_0_DDR2_SDRAM_DDR2_Addr_pin<0> LOC=L30  |> [system.ucf(19)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fpga_0_DDR2_SDRAM_DDR2_Addr_pin<0>"' because those design objects do not
   contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_DDR2_SDRAM_DDR2_Addr_pin<0> LOC=L30  |> [system.ucf(19)]' could
   not be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD = SSTL18_II;>
   [system.ucf(19)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin<0>"' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net
   fpga_0_DDR2_SDRAM_DDR2_Addr_pin<1> LOC=M30  |> [system.ucf(20)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fpga_0_DDR2_SDRAM_DDR2_Addr_pin<1>"' because those design objects do not
   contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_DDR2_SDRAM_DDR2_Addr_pin<1> LOC=M30  |> [system.ucf(20)]' could
   not be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD = SSTL18_II;>
   [system.ucf(20)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin<1>"' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net
   fpga_0_DDR2_SDRAM_DDR2_Addr_pin<2> LOC=N29  |> [system.ucf(21)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fpga_0_DDR2_SDRAM_DDR2_Addr_pin<2>"' because those design objects do not
   contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_DDR2_SDRAM_DDR2_Addr_pin<2> LOC=N29  |> [system.ucf(21)]' could
   not be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD = SSTL18_II;>
   [system.ucf(21)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin<2>"' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net
   fpga_0_DDR2_SDRAM_DDR2_Addr_pin<3> LOC=P29  |> [system.ucf(22)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fpga_0_DDR2_SDRAM_DDR2_Addr_pin<3>"' because those design objects do not
   contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_DDR2_SDRAM_DDR2_Addr_pin<3> LOC=P29  |> [system.ucf(22)]' could
   not be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD = SSTL18_II;>
   [system.ucf(22)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin<3>"' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net
   fpga_0_DDR2_SDRAM_DDR2_Addr_pin<4> LOC=K31  |> [system.ucf(23)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fpga_0_DDR2_SDRAM_DDR2_Addr_pin<4>"' because those design objects do not
   contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_DDR2_SDRAM_DDR2_Addr_pin<4> LOC=K31  |> [system.ucf(23)]' could
   not be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD = SSTL18_II;>
   [system.ucf(23)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin<4>"' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net
   fpga_0_DDR2_SDRAM_DDR2_Addr_pin<5> LOC=L31  |> [system.ucf(24)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fpga_0_DDR2_SDRAM_DDR2_Addr_pin<5>"' because those design objects do not
   contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_DDR2_SDRAM_DDR2_Addr_pin<5> LOC=L31  |> [system.ucf(24)]' could
   not be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD = SSTL18_II;>
   [system.ucf(24)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin<5>"' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net
   fpga_0_DDR2_SDRAM_DDR2_Addr_pin<6> LOC=P31  |> [system.ucf(25)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fpga_0_DDR2_SDRAM_DDR2_Addr_pin<6>"' because those design objects do not
   contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_DDR2_SDRAM_DDR2_Addr_pin<6> LOC=P31  |> [system.ucf(25)]' could
   not be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD = SSTL18_II;>
   [system.ucf(25)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin<6>"' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net
   fpga_0_DDR2_SDRAM_DDR2_Addr_pin<7> LOC=P30  |> [system.ucf(26)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fpga_0_DDR2_SDRAM_DDR2_Addr_pin<7>"' because those design objects do not
   contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_DDR2_SDRAM_DDR2_Addr_pin<7> LOC=P30  |> [system.ucf(26)]' could
   not be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD = SSTL18_II;>
   [system.ucf(26)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin<7>"' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net
   fpga_0_DDR2_SDRAM_DDR2_Addr_pin<8> LOC=M31  |> [system.ucf(27)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fpga_0_DDR2_SDRAM_DDR2_Addr_pin<8>"' because those design objects do not
   contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_DDR2_SDRAM_DDR2_Addr_pin<8> LOC=M31  |> [system.ucf(27)]' could
   not be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD = SSTL18_II;>
   [system.ucf(27)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin<8>"' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net
   fpga_0_DDR2_SDRAM_DDR2_Addr_pin<9> LOC=R28  |> [system.ucf(28)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fpga_0_DDR2_SDRAM_DDR2_Addr_pin<9>"' because those design objects do not
   contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_DDR2_SDRAM_DDR2_Addr_pin<9> LOC=R28  |> [system.ucf(28)]' could
   not be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD = SSTL18_II;>
   [system.ucf(28)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin<9>"' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net
   fpga_0_DDR2_SDRAM_DDR2_Addr_pin<10> LOC=J31  |> [system.ucf(29)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fpga_0_DDR2_SDRAM_DDR2_Addr_pin<10>"' because those design objects do not
   contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_DDR2_SDRAM_DDR2_Addr_pin<10> LOC=J31  |> [system.ucf(29)]' could
   not be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD = SSTL18_II;>
   [system.ucf(29)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin<10>"' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net
   fpga_0_DDR2_SDRAM_DDR2_Addr_pin<11> LOC=R29  |> [system.ucf(30)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fpga_0_DDR2_SDRAM_DDR2_Addr_pin<11>"' because those design objects do not
   contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_DDR2_SDRAM_DDR2_Addr_pin<11> LOC=R29  |> [system.ucf(30)]' could
   not be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD = SSTL18_II;>
   [system.ucf(30)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin<11>"' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net
   fpga_0_DDR2_SDRAM_DDR2_Addr_pin<12> LOC=T31  |> [system.ucf(31)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fpga_0_DDR2_SDRAM_DDR2_Addr_pin<12>"' because those design objects do not
   contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_DDR2_SDRAM_DDR2_Addr_pin<12> LOC=T31  |> [system.ucf(31)]' could
   not be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD = SSTL18_II;>
   [system.ucf(31)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin<12>"' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <LOC = AH15  |> [system.ucf(122)]:
   This constraint cannot be distributed from the design objects matching 'NET
   "fpga_0_clk_1_sys_clk_pin"' because those design objects do not contain or
   drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<LOC = AH15  |> [system.ucf(122)]' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD=LVCMOS33;>
   [system.ucf(122)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_clk_1_sys_clk_pin"' because those design
   objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net fpga_0_rst_1_sys_rst_pin TIG;>
   [system.ucf(123)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_rst_1_sys_rst_pin"' because those design
   objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <Net fpga_0_rst_1_sys_rst_pin LOC = E9
    |> [system.ucf(124)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_rst_1_sys_rst_pin"' because those design
   objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_rst_1_sys_rst_pin LOC = E9  |> [system.ucf(124)]' could not be
   found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD=LVCMOS33  |>
   [system.ucf(124)]: This constraint cannot be distributed from the design
   objects matching 'NET "fpga_0_rst_1_sys_rst_pin"' because those design
   objects do not contain or drive any instances of the correct type.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.25 PHASE 2 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.625 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N100' has no driver
WARNING:NgdBuild:452 - logical net 'N101' has no driver
WARNING:NgdBuild:452 - logical net 'N102' has no driver
WARNING:NgdBuild:452 - logical net 'N103' has no driver
WARNING:NgdBuild:452 - logical net 'N104' has no driver
WARNING:NgdBuild:452 - logical net 'N105' has no driver
WARNING:NgdBuild:452 - logical net 'N106' has no driver
WARNING:NgdBuild:452 - logical net 'N107' has no driver
WARNING:NgdBuild:452 - logical net 'N108' has no driver
WARNING:NgdBuild:452 - logical net 'N109' has no driver
WARNING:NgdBuild:452 - logical net 'N110' has no driver
WARNING:NgdBuild:452 - logical net 'N111' has no driver
WARNING:NgdBuild:452 - logical net 'N112' has no driver
WARNING:NgdBuild:452 - logical net 'N113' has no driver
WARNING:NgdBuild:452 - logical net 'N114' has no driver
WARNING:NgdBuild:452 - logical net 'N115' has no driver
WARNING:NgdBuild:452 - logical net 'N116' has no driver
WARNING:NgdBuild:452 - logical net 'N117' has no driver
WARNING:NgdBuild:452 - logical net 'N118' has no driver
WARNING:NgdBuild:452 - logical net 'N119' has no driver
WARNING:NgdBuild:452 - logical net 'N120' has no driver
WARNING:NgdBuild:452 - logical net 'N121' has no driver
WARNING:NgdBuild:452 - logical net 'N122' has no driver
WARNING:NgdBuild:452 - logical net 'N123' has no driver
WARNING:NgdBuild:452 - logical net 'N124' has no driver
WARNING:NgdBuild:452 - logical net 'N125' has no driver
WARNING:NgdBuild:452 - logical net 'N126' has no driver
WARNING:NgdBuild:452 - logical net 'N127' has no driver
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N82' has no driver
WARNING:NgdBuild:452 - logical net 'N83' has no driver
WARNING:NgdBuild:452 - logical net 'N84' has no driver
WARNING:NgdBuild:452 - logical net 'N85' has no driver
WARNING:NgdBuild:452 - logical net 'N86' has no driver
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N99' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 204

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 2 min  8 sec
Total CPU time to NGDBUILD completion:  2 min  6 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
ERROR:MapLib:979 - LUT4 symbol
   "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/RX_Frame_Error1"
   (output signal=RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/rx_Frame_Error) has
   input signal "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2"
   which will be trimmed. See Section 5 of the Map Report File for details about
   why the input signal will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_and00001"
   (output
   signal=RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_and
   0000) has input signal
   "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2" which will be
   trimmed. See Section 5 of the Map Report File for details about why the input
   signal will become undriven.
ERROR:MapLib:979 - LUT3 symbol
   "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_
   0_and00001" (output
   signal=RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Det
   ected_0_and0000) has input signal
   "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/previous_rx" which
   will be trimmed. See Section 5 of the Map Report File for details about why
   the input signal will become undriven.
ERROR:MapLib:979 - LUT3 symbol
   "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_
   0_and00001" (output
   signal=RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Det
   ected_0_and0000) has input signal
   "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2" which will be
   trimmed. See Section 5 of the Map Report File for details about why the input
   signal will become undriven.
WARNING:MapLib:701 - Signal fpga_0_RS232_Uart_1_RX_pin connected to top level
   port fpga_0_RS232_Uart_1_RX_pin has been removed.
WARNING:MapLib:701 - Signal fpga_0_RS232_Uart_1_TX_pin connected to top level
   port fpga_0_RS232_Uart_1_TX_pin has been removed.
WARNING:MapLib:701 - Signal fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin connected to top
   level port fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin has been removed.
WARNING:MapLib:701 - Signal fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin connected to top
   level port fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin has been removed.
WARNING:MapLib:701 - Signal fpga_0_DDR2_SDRAM_DDR2_WE_n_pin connected to top
   level port fpga_0_DDR2_SDRAM_DDR2_WE_n_pin has been removed.
WARNING:MapLib:701 - Signal fpga_0_DDR2_SDRAM_DDR2_Addr_pin<0> connected to top
   level port fpga_0_DDR2_SDRAM_DDR2_Addr_pin<0> has been removed.
WARNING:MapLib:701 - Signal fpga_0_DDR2_SDRAM_DDR2_Addr_pin<1> connected to top
   level port fpga_0_DDR2_SDRAM_DDR2_Addr_pin<1> has been removed.
WARNING:MapLib:701 - Signal fpga_0_DDR2_SDRAM_DDR2_Addr_pin<2> connected to top
   level port fpga_0_DDR2_SDRAM_DDR2_Addr_pin<2> has been removed.
WARNING:MapLib:701 - Signal fpga_0_DDR2_SDRAM_DDR2_Addr_pin<3> connected to top
   level port fpga_0_DDR2_SDRAM_DDR2_Addr_pin<3> has been removed.
WARNING:MapLib:701 - Signal fpga_0_DDR2_SDRAM_DDR2_Addr_pin<4> connected to top
   level port fpga_0_DDR2_SDRAM_DDR2_Addr_pin<4> has been removed.
WARNING:MapLib:701 - Signal fpga_0_DDR2_SDRAM_DDR2_Addr_pin<5> connected to top
   level port fpga_0_DDR2_SDRAM_DDR2_Addr_pin<5> has been removed.
WARNING:MapLib:701 - Signal fpga_0_DDR2_SDRAM_DDR2_Addr_pin<6> connected to top
   level port fpga_0_DDR2_SDRAM_DDR2_Addr_pin<6> has been removed.
WARNING:MapLib:701 - Signal fpga_0_DDR2_SDRAM_DDR2_Addr_pin<7> connected to top
   level port fpga_0_DDR2_SDRAM_DDR2_Addr_pin<7> has been removed.
WARNING:MapLib:701 - Signal fpga_0_DDR2_SDRAM_DDR2_Addr_pin<8> connected to top
   level port fpga_0_DDR2_SDRAM_DDR2_Addr_pin<8> has been removed.
WARNING:MapLib:701 - Signal fpga_0_DDR2_SDRAM_DDR2_Addr_pin<9> connected to top
   level port fpga_0_DDR2_SDRAM_DDR2_Addr_pin<9> has been removed.
WARNING:MapLib:701 - Signal fpga_0_DDR2_SDRAM_DDR2_Addr_pin<10> connected to top
   level port fpga_0_DDR2_SDRAM_DDR2_Addr_pin<10> has been removed.
WARNING:MapLib:701 - Signal fpga_0_DDR2_SDRAM_DDR2_Addr_pin<11> connected to top
   level port fpga_0_DDR2_SDRAM_DDR2_Addr_pin<11> has been removed.
WARNING:MapLib:701 - Signal fpga_0_DDR2_SDRAM_DDR2_Addr_pin<12> connected to top
   level port fpga_0_DDR2_SDRAM_DDR2_Addr_pin<12> has been removed.
WARNING:MapLib:701 - Signal fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin<0> connected to
   top level port fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin<0> has been removed.
WARNING:MapLib:701 - Signal fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin<1> connected to
   top level port fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin<1> has been removed.
WARNING:MapLib:701 - Signal fpga_0_rst_1_sys_rst_pin connected to top level port
   fpga_0_rst_1_sys_rst_pin has been removed.
WARNING:MapLib:701 - Signal clock_generator_0_CLKOUT4_pin connected to top level
   port clock_generator_0_CLKOUT4_pin has been removed.
WARNING:MapLib:701 - Signal fpga_0_clk_1_sys_clk_pin connected to top level port
   fpga_0_clk_1_sys_clk_pin has been removed.
WARNING:MapLib:701 - Signal proc_sys_reset_0_Ext_Reset_In_pin connected to top
   level port proc_sys_reset_0_Ext_Reset_In_pin has been removed.
WARNING:MapLib:701 - Signal proc_sys_reset_0_Interconnect_aresetn_pin connected
   to top level port proc_sys_reset_0_Interconnect_aresetn_pin has been removed.
ERROR:MapLib:978 - LUT4 symbol
   "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/RX_Frame_Error1"
   (output signal=RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/rx_Frame_Error) has
   an equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_and00001"
   (output
   signal=RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_and
   0000) has an equation that uses input pin I0, which no longer has a connected
   signal. Please ensure that all the pins used in the equation for this LUT
   have signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT3 symbol
   "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_
   0_and00001" (output
   signal=RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Det
   ected_0_and0000) has an equation that uses input pin I0, which no longer has
   a connected signal. Please ensure that all the pins used in the equation for
   this LUT have signals that are not trimmed (see Section 5 of the Map Report
   File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT3 symbol
   "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_
   0_and00001" (output
   signal=RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Det
   ected_0_and0000) has an equation that uses input pin I2, which no longer has
   a connected signal. Please ensure that all the pins used in the equation for
   this LUT have signals that are not trimmed (see Section 5 of the Map Report
   File for details on which signals were trimmed).
WARNING:MapLib:41 - All members of TNM group "sys_clk_pin" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "microblaze_0_to_readbgcop_0_fsl"
   have been optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "microblaze_0_to_readfgcop_0_fsl"
   have been optimized out of the design.
WARNING:MapLib:48 - The timing specification
   "TS_ASYNC_FIFO_microblaze_0_to_readfgcop_0" has been discarded because its
   FROM group (microblaze_0_to_readfgcop_0_fsl) was optimized away.
WARNING:MapLib:48 - The timing specification
   "TS_ASYNC_FIFO_microblaze_0_to_readbgcop_0" has been discarded because its
   FROM group (microblaze_0_to_readbgcop_0_fsl) was optimized away.
WARNING:MapLib:50 - The period specification "TS_sys_clk_pin" has been discarded
   because the group "sys_clk_pin" has been optimized away.

Error found in mapping process, exiting...
Errors found during the mapping phase.  Please see map report file for more
details.  Output files will not be written.

Design Summary
--------------
Number of errors   :   8
Number of warnings :  31
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
