###############################################################
#  Generated by:      Cadence Innovus 23.12-s091_1
#  OS:                Linux x86_64(Host ID ecelinux-16.ece.cornell.edu)
#  Generated on:      Tue Nov 26 20:39:41 2024
#  Design:            dist_sort
#  Command:           report_ccopt_clock_trees -filename ./cts/clock_trees.rpt
###############################################################

Clock DAG stats:
================

--------------------------------------------------------
Cell type                 Count    Area      Capacitance
--------------------------------------------------------
Buffers                    10      37.325      11.655
Inverters                   0       0.000       0.000
Integrated Clock Gates      0       0.000       0.000
Discrete Clock Gates        0       0.000       0.000
Clock Logic                 0       0.000       0.000
All                        10      37.325      11.655
--------------------------------------------------------

Clock DAG miscellaneous counts:
===============================

------------------------------
Type                     Count
------------------------------
Roots                      1
Preserved Ports            0
Multiple Clock Inputs      0
------------------------------


Clock DAG sink counts:
======================

-------------------------
Sink type           Count
-------------------------
Regular              591
Enable Latch           0
Load Capacitance       0
Antenna Diode          0
Node Sink              0
Total                591
-------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk      424.116
Leaf      1499.904
Total     1924.020
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top           0.000
Trunk       334.368
Leaf        627.228
Total       961.596
-----------------------


Clock DAG capacitances:
=======================

-------------------------------------
Type     Gate       Wire      Total
-------------------------------------
Top        0.000     0.000      0.000
Trunk     11.655    10.160     21.815
Leaf     194.334    40.054    234.389
Total    205.989    50.214    256.204
-------------------------------------


Clock DAG sink capacitances:
============================

-------------------------------------------------
Total      Average    Std. Dev.    Min      Max
-------------------------------------------------
194.334     0.329       0.000      0.329    0.329
-------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min     Max     Distribution                                                          Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       100.0       4       18.3         3.4       15.4    23.2    {4 <= 60.0ps, 0 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}         -
Leaf        100.0       7       39.8         4.4       34.0    44.9    {7 <= 60.0ps, 0 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

----------------------------------------------------
Name                   Type      Inst     Inst Area 
                                 Count    (um^2)
----------------------------------------------------
BUFx24_ASAP7_75t_R     buffer      2        13.997
BUFx12f_ASAP7_75t_R    buffer      2         8.398
BUFx10_ASAP7_75t_R     buffer      1         3.266
BUFx6f_ASAP7_75t_R     buffer      5        11.664
----------------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

-------------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire    Gate     Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap     cap      
                               Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (fF)    (fF)     
                                                                 (Ohms)                                   
-------------------------------------------------------------------------------------------------------------------------
clk           0     10    0      0       3       100    180.504    31205.5     37.325    50.214  205.989  clk
-------------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
clk              0             0             0            0           0          0        591       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

---------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire    Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap     cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (fF)    (fF)
                                                                        (Ohms)                          
---------------------------------------------------------------------------------------------------------------
  0     10    0      0       3        2.5      100    84.4286  180.504   3120.546     37.325    50.214  205.989
---------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0        591       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-------------------------------------------------------------------------
Metric                               Minimum  Average   Maximum   Std.dev
-------------------------------------------------------------------------
Source-sink routed net length (um)    36.000    77.564   180.504   41.774
Source-sink manhattan distance (um)   37.584    77.308   179.136   41.574
Source-sink resistance (Ohm)         670.400  1385.135  3120.546  701.325
-------------------------------------------------------------------------

Transition distribution for half-corner delayCorner_slow:setup.late:
====================================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min     Max     Distribution                                                          Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       100.0       4       18.3         3.4       15.4    23.2    {4 <= 60.0ps, 0 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}         -
Leaf        100.0       7       39.8         4.4       34.0    44.9    {7 <= 60.0ps, 0 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: clk:
===========================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             : 10
# Inverters           :  0
  Total               : 10
Minimum depth         :  2
Maximum depth         :  2
Buffering area (um^2) : 37.325

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     0      591       0       0       0         0         0
-----------------------------------------------------------------
Total    0      591       0       0       0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ps):

---------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                 Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                              Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
---------------------------------------------------------------------------------------------------------------------------------------
delayCorner_fast:hold.early       38.2          35.3           21.9          20.9       ignored          -      ignored          -
delayCorner_fast:hold.late        44.9          41.4           23.2          22.1       ignored          -      ignored          -
delayCorner_slow:setup.early      38.2          35.3           21.9          20.9       ignored          -      ignored          -
delayCorner_slow:setup.late       44.9          41.4           23.2          22.1       explicit      100.0     explicit      100.0
---------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

