module pwm(clk, data_IN, load, pwm_out);
	input clk;
	input [9:0] data_in;
	input load;
	
	output pwm_out;
	
	reg [9:0] d;
	reg [9:0] count;
	reg pwm_out;
	
	always @ (posedge clk)
		if (load == 1'b1) d <= data_in;
endmodule