\hypertarget{group___c_m_s_i_s__core__register}{\section{Defines and Type Definitions}
\label{group___c_m_s_i_s__core__register}\index{Defines and Type Definitions@{Defines and Type Definitions}}
}


Type definitions and defines for Cortex-\/\-M processor based devices.  


\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s___c_o_r_e}{Status and Control Registers}
\begin{DoxyCompactList}\small\item\em Core Register type definitions. \end{DoxyCompactList}\item 
\hyperlink{group___c_m_s_i_s___n_v_i_c}{Nested Vectored Interrupt Controller (\-N\-V\-I\-C)}
\begin{DoxyCompactList}\small\item\em Type definitions for the N\-V\-I\-C Registers. \end{DoxyCompactList}\item 
\hyperlink{group___c_m_s_i_s___s_c_b}{System Control Block (\-S\-C\-B)}
\begin{DoxyCompactList}\small\item\em Type definitions for the System Control Block Registers. \end{DoxyCompactList}\item 
\hyperlink{group___c_m_s_i_s___sys_tick}{System Tick Timer (\-Sys\-Tick)}
\begin{DoxyCompactList}\small\item\em Type definitions for the System Timer Registers. \end{DoxyCompactList}\item 
\hyperlink{group___c_m_s_i_s___core_debug}{Core Debug Registers (\-Core\-Debug)}
\begin{DoxyCompactList}\small\item\em Cortex-\/\-M0 Core Debug Registers (D\-C\-B registers, S\-H\-C\-S\-R, and D\-F\-S\-R) are only accessible over D\-A\-P and not via processor. Therefore they are not covered by the Cortex-\/\-M0 header file. \end{DoxyCompactList}\item 
\hyperlink{group___c_m_s_i_s__core__base}{Core Definitions}
\begin{DoxyCompactList}\small\item\em Definitions for base addresses, unions, and structures. \end{DoxyCompactList}\item 
\hyperlink{group___c_m_s_i_s___m_p_u}{Memory Protection Unit (\-M\-P\-U)}
\begin{DoxyCompactList}\small\item\em Type definitions for the Memory Protection Unit (M\-P\-U) \end{DoxyCompactList}\item 
\hyperlink{group___c_m_s_i_s___s_cn_s_c_b}{System Controls not in S\-C\-B (\-S\-Cn\-S\-C\-B)}
\begin{DoxyCompactList}\small\item\em Type definitions for the System Control and I\-D Register not in the S\-C\-B. \end{DoxyCompactList}\item 
\hyperlink{group___c_m_s_i_s___i_t_m}{Instrumentation Trace Macrocell (\-I\-T\-M)}
\begin{DoxyCompactList}\small\item\em Type definitions for the Instrumentation Trace Macrocell (I\-T\-M) \end{DoxyCompactList}\item 
\hyperlink{group___c_m_s_i_s___d_w_t}{Data Watchpoint and Trace (\-D\-W\-T)}
\begin{DoxyCompactList}\small\item\em Type definitions for the Data Watchpoint and Trace (D\-W\-T) \end{DoxyCompactList}\item 
\hyperlink{group___c_m_s_i_s___t_p_i}{Trace Port Interface (\-T\-P\-I)}
\begin{DoxyCompactList}\small\item\em Type definitions for the Trace Port Interface (T\-P\-I) \end{DoxyCompactList}\item 
\hyperlink{group___c_m_s_i_s___f_p_u}{Floating Point Unit (\-F\-P\-U)}
\begin{DoxyCompactList}\small\item\em Type definitions for the Floating Point Unit (F\-P\-U) \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Type definitions and defines for Cortex-\/\-M processor based devices. 