0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/impl/timing/xsim/FourDigitLEDdriverText_tb_time_impl.v,1699368246,verilog,,C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_3/new/part3_tb.v,,FourDigitLEDdriverText;clean_button_module;clean_button_module_0;glbl,,,,,,,,
C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_3/new/part3_tb.v,1699365897,verilog,,,,FourDigitLEDdriverText_tb,,,,,,,,
