.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000100
000000001000000100
001000000000000000
000000000000000000
000000000000000000
000100000000000001
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000011110000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000001000000000000000000100000010
000000000000000000000000000111000000000010001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000001000000000000000000000000000000000000000
100000010000001101000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000001111000000000000
000000000000000000000000000000001110001111000000000001
010000000000000000000010000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000011100000010110100000000100
000000000000000000000000000000100000010110100000000000
000000000000000000000110101000000000010110100000000001
000000000000001001000000000111000000101001010000000000
000000000000001000000000000000011011110100010100000000
000000000000000101000000001101001100111000100000100000
110000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010000000001000000100100000000
100000000000000000000010100000001111000000000000000000

.logic_tile 5 11
000000000000000000000010100000000000000000000000000000
000000000000001101000110110000000000000000000000000000
101000000000000000000111101001000000100000010100000000
000000000000000000000100001001001100111001110000000000
010000000000000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000000000101000000001001000001101001010100000000
000000000000001101100000000011101001011001100000000000
000000000000000011100111000001101101111000100100000000
000000000000000000000100000000111010111000100000000000
000000000000000011100000001111000001111001110100000000
000000000000000000000000001001001010100000010000000000
000000000000000011100111001001101000111101010100000000
000000000000000000100000001111110000010100000000000000
110000000000000000000011100111001011101100010100000000
100000000000000000000000000000101001101100010000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000010000111000000000000001100000100000100000000
000000000000000000100000000000010000000000000000000000
101000000000000000000000000011101110000010100000000000
000000000000000000000000000001000000010111110000000000
000000000000000000000000000111101101011010010000000000
000000000000000000000000000000101011011010010000000001
000000000000000000000110000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001001100011100000000001000000100100000000
000000000000000001000100000000001101000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000000000000011100110000001011100000010100000000000
000000000000000111100000000011000000101011110000000000
000000000000000000000011110000001110000111010000000100
000000000000000000000110000001011110001011100000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101100000000000000000000000001101010000011110100000000
000000000000001001000000001101000000000010100000000000
110000000000000001100000000000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000000000001000000000001000011000100001010100000000
000000000000000001000000000101001011010010100000000000
000000000000000000000000000000000000001100110000000000
000000000000000000000010100101001111110011000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000001100000010000000001000000001000000000
000000000000000000000010000000001101000000000000001000
000000000000001000000000010000001110000011111000000000
000000000000000001000010000000001000000011110000000000
000000000000000000000110000000001110000011111000000000
000000000000000000000000000000011001000011110000000000
000000000000000000000000000101001110000011111000000000
000000000000000000000000000000110000000011110000000000
000000000000000000000000000000011111000011111000000000
000000000000000000000010100000001000000011110000000000
000000000000000001100110010000001101000011111000000000
000000000000000000000010100000011100000011110000000000
000000000000001101100111110000001111000011111000000000
000000000000000101000010100000001001000011110000000000
000000000000001000000010100000011111000011111000000000
000000000000000101000000000000011101000011110000000000

.logic_tile 2 12
000000000000000000000010100000011110000100000100000000
000000000000000000000100000000010000000000000000000000
101000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000000000000000000111000000000000000100000000
100000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010101000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000000000001000000010110100000000000
000000000000000000000010100000100000010110100000000000
110000000000000000000000000000000000000000100100000000
100000000000000000000010100000001101000000000001000000

.logic_tile 3 12
000000001100000000000000000000000000010110100000000000
000000000000000000000000001101000000101001010000000000
101000000000000000000000000011100000000000000100000000
000000000000000000000010100000100000000001000000000000
110000000000000000000110000000011110000100000100000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001101000000000000000000010110100000000000
000000000000000101000000000011000000101001010000000000
000000000000000000000000000111000000010110100000000000
000000000000000000000010100000000000010110100000000000
000000100000000101100011100011000000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000000000000000011000000000010110100000000000
100000000000000101000010101111000000101001010000000000

.logic_tile 4 12
000000000000000000000110010001100000000000000100000000
000000000000001101000111110000100000000001000000000000
101000000000001101000110000001100000000000000100000000
000000000000001001100100000000000000000001000000000000
010000000000000000000010100000000000000000100100000000
010000000000000000000110110000001000000000000000000000
000000000000000000000010100000011010000100000100000000
000000000000000000000100000000010000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
110000000000000000000000000101000000000000000100000000
100000000000000000000000000000100000000001000000000000

.logic_tile 5 12
000000000000000101000010100001000000001100111000000000
000000000000000000000011100000001001110011000000000000
000000000000000101000111100101101001001100111000000000
000000000000000000000000000000101001110011000000000000
000000000000000000000011100001001000001100111000000000
000000000000000000000000000000101011110011000000000000
000000000000000000000010100011001001001100111000000000
000000000000000101000010100000101011110011000000000000
000000000000000111000111100001101000001100111000000000
000000000000000000100111110000001101110011000000000000
000000000000000000000000000011001001001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000000000000000000011001000001100111010000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000011001000001100111000000100
000000000000000000000000000000101101110011000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000101000000001001011111000101110000000000
000000000000000000000000000011011001110101000000000000
000000000000100000000010100111011100001101100000000000
000000000001010000000010100001101111110001100000000000
000000000000000000000000001001011111000011100000000000
000000000000000000000000001001011100001001100000000000
000000000000000000000000000111011100010011100000000000
000000000000000000000000001111101000001001000000000000
000000000000000011100000010011101100000010100000000000
000000000000000000100010101011000000101011110000000000
000000001010001111000000001111011001000110100000000000
000000000000000001000000001001111110000100110000000000
000000000000000000000010100001011001000100100000000000
000000000000000000000010010000011001000100100000000000
000000000000001000000000011111011001011000110000000000
000000000000000001000010101001111110011011000000000000

.logic_tile 8 12
000000000000000000000010100000000001000000100100000000
000000000000000000000100000000001000000000000000000000
101000000000100000000000000000000000000000000000000000
000000000001011001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000010111101111001101100000000000
000000000000000000000010001001001011110001100000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000111101111010010100000000000
000000000000000111000000001001001011000110010000000000
000000000000001001100000001111101110010111110000000000
000000000000000001100000000011100000000010100000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000110000011
000000000000000000000100001101000000000010000010000001
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010100000000101100000000000000000000000000000000000
110001000000000000100000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000010100000000000000000001000000000
000000000000000000000000000000001010000000000000001000
101000000000000000000000000000001010110000001000000000
000000000000000000000000000000001001110000000000000000
110000000000000101000000000000001000001100111000000000
010010000000000000000000000000001110110011000000000000
000000000000000000000110011111001000010100001100000000
000000000000000000000010000011100000000001010000000000
000000000000001101000110110000001000001100111000000000
000000000000000101000010100000001100110011000000000000
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000101100110001101101000010100001100000000
000000000000000000000010100111100000000001010000000000
110000000000100101100000000101101000000101010100000000
100000000001000000000000000011101111010101000000000000

.logic_tile 12 12
000000000000000101000000000000011001110000100100000000
000000000000000000100010111001001000110000010000000000
101000000000001101000000010001000001100000010100000000
000000000000000101100011101101101000010110100000000000
110000000000000000000000010101011011110010110000000000
010000000000001101000010101001001001110011110000000000
000000000001010101100000000101101001100000010100000000
000000000000101101000000000011011000100001010000000000
000000000000000101000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000000001000000001001000000000000
000000000000000000000000000011101000001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000110000001
000000000000000000000000000000000000000001001001100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000001001100110000000001100000011111000000000
000000000000000001000000000000001000000011110000010000
000000000000000101000000000000011100000011111000000000
000000000000000000100000000000001000000011110000000000
000000000000000000000000000111011110000011111000000000
000000000000000000000000000000100000000011110000000000
000000000000001000000010100000011100000011111000000000
000000000000000001000100000000011001000011110000000000
000000000000001101100000000101111000000011111000000000
000000000000000101000000000000000000000011110000000000
000000000000001101100000000111101100000011111000000000
000000000000000101000010100000000000000011110000000000
000000000000000000000000010111111100000011111000000000
000000000000000000000010000000100000000011110000000000
000000000000000001100110010111111010000011111000000000
000000000000000101000010000000110000000011110000000000

.logic_tile 2 13
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
101000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
110000000000000000000000001000000000000000000100000000
100000000000000000000000000111000000000010000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000011000000000000000100000000
000000000000000101000000000000000000000001000000000000
000000000000000101000110100000000001000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000001010101100000001000000000000000000100000000
100000000000100000000010101011000000000010000000000000

.logic_tile 3 13
000000000000000101000110010011001110001100111110000000
000000000000000101000110010000111001110011000010001000
101010000001011101000010100001101001001100111100000000
000001000000101001000010100000101010110011000000100100
110000000000000000000010000001101001001100111100000000
000000000000000111000010100000101010110011000000000100
000000000000000001100110000101101000001100111100000000
000000000000000101100100000000101010110011000000100000
000000000000000000000010000101001000001100111100000000
000000000000000000000000000000101011110011000010000000
000000000000000000000000000001101001001100111100000100
000000000000000000000000000000001000110011000000000000
000000000000000000000000000001001000001100111100000000
000000000000000000000010010000001000110011000000000100
110000000000000000000010000111101000001100111100000100
100000000000000000000100000000101001110011000000000000

.logic_tile 4 13
000000000000000111100110000001100000001100111100000000
000000000000000000000000000000101100110011000000000010
101000000000000000000011100111001000001100111100000000
000000000000000000000100000000001000110011000000000010
010000000000000000000111100111001000001100111100000000
000000000000000000000000000000101011110011000000000010
000000000000001000000000010011101000001100111100000001
000000000000000001000010000000001001110011000000000000
000000000000001000000000000101101001001100111100000000
000000000000000001000000000000001100110011000000000010
000000000000000001100110000011101001001100111100000000
000000000000000001000000000000001100110011000000000010
000000000000000001100000010101101001001100111100000000
000000000000000000000010000000101100110011000000100000
110000000001010000000000000011101001001100111100000000
000000000000100000000000000000001101110011000000000001

.logic_tile 5 13
000000000100000111000000000001001001001100111010000000
000000000000000000100000000000001010110011000000010000
000000000000000001000000000101101000001100111000000000
000000000000001111100000000000001101110011000000000100
000000000010000000000000000101101001001100111000000000
000000000000000000000000000000001000110011000000100000
000000000000001111000000000101101000001100111000000000
000000000000001011000000000000001110110011000000000100
000000000000000000000010010011101001001100111000000100
000001000010000000000111000000101010110011000000000000
000000000000000000000010000101101001001100111000000000
000000000000000000000100000000001111110011000000000001
000000000000001000000000000001101001001100111000000000
000000000000000011000000000000001010110011000000000100
000000000000000000000000010011001001001100111000000000
000000000000000000000011000000101010110011000000000001

.ramb_tile 6 13
000000000000000000000011100001011110000000
000000010000000000000011100000100000010000
101000000000000111100000000001111100000001
000000000000001001100011100000100000000000
010000000000000000000000000101111110000000
010000000000000000000000000000000000000001
000000000000000011100011100011011100000000
000000000000001111100100000000100000010000
000000000000000001000000011001111110000000
000000000000000000100011000001000000000001
000000000000000000000010000111011100000010
000000000000000101000100000011100000000000
000000000000000001000111010111011110000000
000000000000000000000011100111100000000001
010000000000000000000000001101111100000000
110000000000000101000000001011100000100000

.logic_tile 7 13
000000000000000101000010101011111010000010101000000000
000000000000000000100000000001011100000001010000000000
101000000000000001100010100001100001000000001000000000
000000000000000101100010100000101001000000000000000000
110000000000000101000110000101000001000000001000000000
110000000000000101000110100000001010000000000000000000
000000000000000101000011100101000000000000001000000000
000000000000000000000011100000001011000000000000000000
000000000000001101100000000001000000000000001000000000
000000000000000001000000000000101011000000000000000000
000000000000001001000110110011101001101101111110000000
000000000000000101000010100001001000110111100001000000
000000000000000000000010001011001001101101111100000000
000000000000000000000000001111001101110111100001000001
110000000000000000000111000101101001101101111110000000
100000000000000000000000000001101101110111100001000000

.logic_tile 8 13
000000000000000000000000011001100000010110100000000010
000000000000000000000010001011001110011001100010000000
101010000000000001100000000111111000000111000000000000
000001000000000000000010101011111100000101010000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000111001000010111110000000000
000000000000000000000000000111010000000001010000000000
000000000000000011100110001011001101001100000000000000
000000000000000000000000001111011001110011110000000000
000000000000000101000000010000011110000100000100000000
000000000000000000000011100000000000000000000000000000
000000000000000011100000001000011111010011010000000000
000000000000000001100000001111011001100011100000000000
000000001110000101100111000111111001000000100000000000
000000000000000000000010110000111111000000100000000000

.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000100000000000000011000000000000000100000000
000000000001000000000000000000100000000001000001000000
000000000001010000000111000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000001111100110000001011101101001010100000000
000000000000000001100000000001011111100110100010000000
101010000000000000000000000101000001111111110000000100
000001000000001101000000000011101111101111010000000000
110000000000000111100011100000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000001110000000000011110111101010111000100100000000
000000000000000000000010000000001001111000100000000100
000000000000000101100000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000010001001111010000000000000000000
000000000000000000000000001011010000101000000000000000
000000000000000000000000000011111011101100000100000000
000000000000000000000000000101111111111100100000000001
110000000000000001100110010101111000000001010000000000
100000000000000000000010100000100000000001010000000000

.logic_tile 11 13
000000000000000101000110001011011010001011100000000000
000000000000000000000100000001011111101011110000000000
101000000000000000000111100101001010000000010000000000
000000000000001101000110101111011000000000000000000000
000000000000001001100010101001001011000001000000000000
000000000000001001100000001001101011000000000000000000
000000000000000000000010110011111111101011110100000000
000000000000000111000010001011011001111011110000000000
000000000000000001100110000011011011000001000000000000
000000000000000000000000001111001000000010100000000000
000000000000011000000110000101001011000000000000000000
000000000000000101000000000001101101000000100000000000
000000000000001000000110110111011010000010100100000000
000000000000000001000010000000000000000010100000000000
000000000000000000000010100101111000000000000000000000
000000000000000000000100000101111001000000100000000000

.logic_tile 12 13
000000000000000000000110000000000000000110000000000000
000000000000000000000100000111001011001001000000000000
101000000000101101100110011101001010000001010100100000
000000000001010101000010100011101001000011100000000000
000000000000000111000110101000000000000110000000100000
000000000000000000000000001001001111001001000000000000
000000000000000000000110001101011000111100000100000001
000000000000000000000000001001001001111110000000000000
000000000000000000000000001001000000101001010000000000
000000000100000000000000001101100000000000000000000000
000000000000000001100000001000001110010100000000000000
000000000000000000000000000001000000101000000000000000
000000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111000000101001010000000000
000000000000000000000000000001000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000011010000011111000000000
000000000000000000000000000000011100000011110000010000
101000000000000000000011110111001000000010100000000001
000000000000000000000011110000100000000010100000000000
110000000000000000000010100000000001001111000000000000
100000000000001111000100000000001100001111000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010001001000000000010000000000000
000000010000001000000000001000011000110001010100000110
000000010000000001000000000011011011110010100000000000
000010110000000000000000000000000000000000100100000000
000001010000001111000000000000001010000000000000000000
000000010000000000000110001000000000000000000100000000
000000010000000000000000001111000000000010000000000000
110000010000000000000010000001100000000000000100000000
100000010000000000000000000000100000000001000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000101100000010110100000000000
100000000000001001000000000000000000010110100000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000010000000000000000010000000000000000100100000000
000000010000000000000010100000001101000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110100000000000000000100100000000
000000010000000000000000000000001111000000000000000000
110000010000000000000000000000000000010110100000000000
100000010000000000000000000101000000101001010000000000

.logic_tile 3 14
000000000000000000000010000101101000001100111100100000
000000000000000001000110000000101001110011000000010100
101000000000000000000000010011101001001100111100000000
000000000000001111000011100000101111110011000000000100
110000000000001000000000000001001000001100111100000000
000000000000001111000011110000101000110011000000000100
000000100010001000000000000111101000001100111100000000
000001000000000111000010110000101011110011000000000100
000000010000000000000000000101001000001100111110000000
000000010000000000000010100000001101110011000000000000
000000010000000101000000010001101001001100111100000100
000000010100000000000011100000001100110011000000000100
000000010000000000000010100111101001001100111100000100
000000010000000000000000000000001001110011000000000000
110000010000000000000010100111001001001100111100000100
100000010000000101000010100000101010110011000001000000

.logic_tile 4 14
000000000000000001100110000111001000001100111100000000
000000000000000000000000000000001010110011000010010001
101010000000000111100000000101001000001100111100000000
000001000000000000000000000000001000110011000000000000
010000000000000001000000000111001000001100111100000000
000000000000000000000000000000101010110011000000000100
000000000000000000000000010101001000001100111100000000
000000100000000000000010000000001001110011000000000000
000000010000000000000000000001101001001100111100000000
000000010000000000000000000000001100110011000000000000
000000010000001001100000000101001001001100111100000000
000000010000000001000000000000001100110011000000000000
000000010000001000000000010101101000001100111100000000
000000010000000001000010000000101010110011000000000000
110000010001010000000110000111101001001100111100000000
000000010000100000000000000000101000110011000000000000

.logic_tile 5 14
000000000000001101100110100111001000001100111010000000
000000000010000111000011100000101000110011000000010000
101000000000001000000000000001001001001100110000000000
000000000000000101000000000000001010110011000000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000001101000000000010000001000000
000000000001010101100110110000000001000000100100000000
000000000000001101000010100000001011000000000001000000
000000010000000000000000000000000001000000100100000000
000000010000100000000000000000001000000000000001000000
000000010000000000000000000000000000000000100110000000
000000010000000000000000000000001001000000000000000000
000001010000000000000000000000000001000000100110000000
000000010000000000000011100000001010000000000000000000
110000010000000000000000000000000000000000000100000000
100000010000000000000000000001000000000010000010000000

.ramt_tile 6 14
000010000000000111100000000001111110000000
000000000000001111000000000000100000010000
101000000000001111000011100101111100000010
000000000000001111100100000000000000000000
110000000000000111000011110001011110000000
110000000000000000000111100000000000000001
000000000000000111100010000101011100000000
000000000000000000000000000000100000010000
000000110000000000000000010001111110000000
000000010100000000000011101011000000000001
000000010000001001000000001001011100000000
000000010000000101000000001111000000010000
000000010000000000000111101101011110000000
000000010000100000000000001101100000100000
010000010000001000000000011101011100000000
010000010000000101000011100011000000000000

.logic_tile 7 14
000000000000000111100010100011001000010010001100000000
000000000000000000100100000101101101001000010011110100
101000000000000000000000000011101000111010000000000000
000000100000001101000000000000101010111010000000100000
110000000000000001100111100101001001000001000000000000
110000001010001101000100000000011101000001000000000000
000001000000000000000000000011100000000000000000000000
000010100000000000000000000101100000101001010000000000
000001010000001000000110010001000000111111110000000001
000010110100000011000010000011001011101111010000000000
000000010000000000000010110011100000001111000000000000
000000010000000000000110001001101010011001100000100000
000000010000000000000111101011100001010110100000000000
000000010000000000000100000111101000100110010000000010
110000010000000101100000000011001010000000000000000000
100000010000000000000000000001010000101000000001000100

.logic_tile 8 14
000000000000000000000111100000000000000000100100000000
000000000000000000000100000000001110000000000000000000
101000000000000000000110001011101110010111110000000000
000000000000100000000000000111010000000001010010000100
000000000000000000000000000001001111000110110000000000
000000000000000000000000000000101100000110110010000001
000000000000000000000000000000011110000100000100000000
000000001100000000000000000000000000000000000000000000
000010010000001000000110101000011001000110110000000100
000000010000000101000000001011011100001001110000000000
000001010001010101000000011000000000000000000100000000
000000110000101101000011110011000000000010000000000000
000000010000001111000110000000000000000000100100000000
000000010000000001000000000000001100000000000000000000
000000011100001001000000000000000000000000000100000000
000000010000000111000000001011000000000010000000000000

.logic_tile 9 14
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000010000000
101000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000000000010000000000000000000001000000100100100000
110000000000100000000000000000001101000000000001000000
000000000000000000000000000000000001000000100100000000
000000000000000000000011110000001011000000000001000000
000000010000001000000000000000000001000000100100000000
000010010000000011000000000000001100000000000001100000
000000010000001000000010010000000001000000100100000000
000000010000001011000011010000001101000000000001000000
000000010000001000000010100111000000000000000100000000
000000010000001011000000000000000000000001000001100000
110000010000000000000010100000001100000100000100000000
100000010000000000000000000000000000000000000000100001

.logic_tile 10 14
000000000000000001100011110000000001000000001000000000
000000000000000000100111100000001000000000000000001000
101001000000001000000000010000000001000000001000000000
000000100000000001000010010000001111000000000000000000
110000000000000000000110000111001001010000010100000000
110010000000000000000100000000101011010000010000000000
000000001110000000000111100101101010111101110000000000
000000000000000000000100000001111001110100110000000000
000010110000000000000000001000000001010000100110000000
000000010000000000000000000001001011100000010010000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000110010000000001100000010100000000
000000011000000000000010001001001011010000100000000000
110000011110100000000000010000011000000110100000000000
100000010001010000000010001001011000001001010000000000

.logic_tile 11 14
000000000001001000000110000000000001001111000000000000
000000000000000111000100000000001001001111000000000000
101000000000001001000000010001111010111000100100000000
000000000000000001100010100000011100111000100000000001
010000000000000101000010011111011100101001010100000000
110000000000000000000010101101101101011001110000000100
000000000000001001100110000000000000001111000000000000
000000000000000101000000000000001011001111000000000000
000000010000000001100000010000001011110000000000000000
000000010000010000000010100000011010110000000000000000
000000010000000001100000000001100001100000010000000000
000000010000000000000000000000101010100000010000000000
000000110000000101100000010111101000111001110000000000
000001010000000000000010000101111000110001110001100001
110000010000000000000000011111000001000000000000000000
100000010000000000000010100101001000010000100000000000

.logic_tile 12 14
000000000000000000000110100000000001000000001000000000
000000000000000101000000000000001011000000000000001000
101000000000000000000000000000011010001100111000000000
000000000000000000000000000000011010110011000001000000
010010100000001000000111000001001000001100111010000000
110001001010000101000000000000100000110011000000000000
000000000001001000000110000000001001111100001000000000
000000000000000001000000000000001101111100000000000000
000000010000001000000000001101101000101001010100000100
000000010000000111000000001011000000010101010000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000011110000000110000000000
000000010000000000000000000000011000000000110000000000
110000010000000000000000010011000000010110100000000000
100000010000000000000010010000000000010110100000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000010000000001000000001000000000
000000000000000000000010010000001011000000000000001000
000000000000000000000000000101001100000011111000000000
000000000000000000000000000000010000000011110000000000
000000000000000001100000000111101000001100111000000000
000000000000000000000010100000000000110011000000000000
000000000000000000000110000000001000001100111000000000
000000000000000000000100000000001011110011000000000000
000000010000001000000000010000001000001100111000000001
000000010000000101000011100000001001110011000000000000
000000010000000000000000000011001000001100111000000000
000000010000000000000000000000000000110011000000000000
000000010000000000000000010111001000001100111000000000
000000011000000000000010100000100000110011000000000000
000000010000001000000110100111101000001100111000000000
000000010000000101000000000000100000110011000000000000

.logic_tile 2 15
000000000000000000000000000000001110000011110000000000
000000000000000000000000000000010000000011110000000000
101000000000010101100000010000011100110100010100000000
000000000000100000000010100011001011111000100010000000
110000000000000000000000010101100000010110100000000000
100000000000000000000010100000000000010110100000000000
000000000000000000000110100000001111110001010100000000
000000000000000001000000001111001000110010100010000001
000000010000000101100000001000000000010110100000000000
000000010000000000000000000011000000101001010000000000
000010010000000000000000001000011000111001000100000000
000001010000000001000000000101011100110110000001000001
000000010000000101100000001111101100101001010100000010
000000010010000000000010001101100000010101010010000000
110000110000000000000000001000000000010110100000000000
100001010000000000000010001111000000101001010000000000

.logic_tile 3 15
000000000000000000000000000011101001001100111110000000
000000000000000000000000000000101111110011000000010100
101000100000000000000000000000001001110011000100000000
000000000000000000000000000111001111001100110001000100
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000010110100000000001
000000000000000000000000000000000000010110100000000000
000000010000000000000010100000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000111000000010110100000000000
000000010000000001000010100000100000010110100000000000
110000010100000101000010100000000000010110100000000000
100000010000000000000010101011000000101001010000000000

.logic_tile 4 15
000000000000000000000000000111001001001100111100000000
000000000000000000000000000000001011110011000000010100
101000000000000000000000000101101000001100110100000000
000000000000000000000000000000101100110011000000000000
010000000000000000000000000000011100000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000111100000000000001111000000000000
000000000000000000000100000000001101001111000000000000
000000010000000001100010100000011110000011110000000000
000000010000000000000000000000010000000011110000000000
000000010000000000000010100111100000010110100000000000
000000010000000000000000000000000000010110100000000000
000000010000001000000000000000001110000011110000000000
000000010000000001000010100000010000000011110000000000
110000010000000101000000001000000000010110100000000000
000000010000000101000010100111000000101001010000000000

.logic_tile 5 15
000000000000000101000111010101101101111000100100100000
000000000000000111000111010000111001111000100000000000
101000000000001000000000011111100001100000010100100000
000000000000000011000011011101101101111001110000000000
010000000000000101100000000111111011101000110100000000
100000000000000000000000000000111000101000110000000010
000000000000000000000011111111000001101001010100100000
000000000000000000000011100011101011011001100000000000
000000010000000000000110000001011010101001010100000000
000000011000000000000100000101010000010101010000000000
000000110000001001100110000001001111111001000100000000
000000010000001001100100000000101011111001000000000010
000000010000000001100010001101101000111101010100000000
000000010000000000100000001101110000010100000000000010
110000010000000000000010010001011101111001000100000000
100000010000000000000010010000001011111001000000000010

.ramb_tile 6 15
000000000001000000000000000000001110000000
000000010000000000000000000000010000000000
101000000000001000000000000000011110000000
000000000000001001000000000000000000000000
110000000000000001000000000000001110000000
010001000010000000000010000000010000000000
000000000000000000000011100000001100000000
000000000000000000000100000000010000000000
000000010000000101000000000000011100000000
000000010000000000000011100101000000000000
000000010000000011100000000000011110000000
000001010000001001100000001101000000000000
000000010000000000000000001000001110000000
000000010000000000000011100011010000000000
110000010000000011100000000101111000000000
110000010000000000100000000011100000000000

.logic_tile 7 15
000011000001010101000000011111101100000010100000000000
000010100100001101100011101001010000101011110000000010
101000000000000000000000010000000001000000100100000000
000000000000000101000010000000001011000000000000000000
000000000000000001100111000001000001001111000000000000
000000001010000000000000000011001000000000000000000000
000000000000001000000000011000011111001011100000000000
000000000000000011000011100111011101000111010000000010
000000010000001000000010101111011010100000000100000000
000000010000001011000100001011101000000000010000100010
000001010000000000000110010101001011010011100000000000
000010010000000000000011000000011110010011100000000000
000000110000101000000000010000001110000100000100000000
000001010001000011000010000000000000000000000000000000
000000010010001000000010100001000000000000000100000000
000000010000000001000100000000100000000001000000000000

.logic_tile 8 15
000000000000000000000000000001111110000110100000000000
000000000000000000000010101001011110001000110000000001
101000000000000101100000001000011011000111010000000000
000000000000001001000010100101011011001011100010000000
000000000000000000000000000101100001000110000000000000
000000000000000000000000001111001000101111010000000100
000000000000001111100110010011100000000000000100000000
000010100000000101000011110000100000000001000000000000
000000010000000000000000010011111011010111000000000000
000000010000000000000010100000001111010111000000000000
000000010001010001100000010000001100000100000100000000
000000010000100000000010100000010000000000000000000000
000000010000000001100110001101100001000110000000000000
000000010000000000000011111001001010101111010000000000
000000010000000000000111010000000000000000000100000000
000000010000000000000110001111000000000010000000000000

.logic_tile 9 15
000000000000000000000000001000000000000000000100100000
000000000000000000000000001001000000000010000000000100
101000000000000000000000010000001010000100000100000000
000000000000000000000011100000000000000000000001100000
110000000000000101000000000000000001000000100100000000
110000000000000000100000000000001101000000000000000001
000000000000000000000011110000001100000100000100000000
000000000000000000000011110000010000000000000001000000
000000010000101000000000010111100000000000000100000000
000000010000000101000010100000000000000001000000100001
000000011110000000000000011000000000000000000100000000
000000010000000000000010101101000000000010000001000000
000000010000000000000110100000000000000000100100000000
000000010000100000000000000000001100000000000001000000
110000010000001000000000000101100000000000000100000000
100000010000000101000000000000100000000001000001000000

.logic_tile 10 15
000000000001000000000000000000000000000000000100000000
000000000000010000000011110101000000000010000000000000
101000000000100000000000000111111011000001110000000001
000000000001010000000000000000111010000001110000100000
010000000000000101000000000000001110000100000100000000
010000000000000001100000000000000000000000000000000000
000000000000000101000010100111011101111000110010000100
000000000000000111100000000101101101110000110000000000
000000010000000101000000000000011110000100000100000000
000000010000000000000010100000000000000000000000000000
000000010000000000000011100000000000000000000100000000
000000010000001001000000000011000000000010000000100000
000000010000000000000011100000000000000000100100000000
000000010000000101000000000000001101000000000000000000
110000010000000000000011100000011010000100000100000000
100000010000000101000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001010000100000110000000
010000000000001101000000000000000000000000000000000000
000001000000000000000000000001000000000000000100000000
000000100000001101000000000000100000000001000001000000
000000011110000000000000000000000000000000000000000000
000000010000000000000010110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000001000000100100000000
100000010000000000000000000000001010000000000001000000

.logic_tile 12 15
000000000000000000000010110111001010101000000000000000
000000000000000000000011110101010000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001101000010000101001110111101010100000000
010000000000000001000010101101010000010100000000000000
000000000000000000000000000000001010000010000000000000
000000000000000000000000000111001001000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110010000000000000000000000000000
000000011010000111000010000000000000000000000000000000
110000010000000000000000001111001010101000000100000000
100000010000000000000000001011110000111110100000000000

.logic_tile 13 15
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000100000110011000000010000
000000000000000101000000000011101000001100111000000000
000000000000000000100000000000000000110011000010000000
000000000000000000000000000111101000001100111000000000
000000000000000000000010110000100000110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000110100001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000000111101000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000101100110110000001000001100111000000000
000000000000000000000010100000001011110011000000000000

.logic_tile 2 16
000000000000000000000110100111100001100000010100000001
000000000000000000000000000101001001111001110010000000
101000000000000000000000011000000000010110100000000000
000000000000000000000010100111000000101001010000000000
110000000000000001100000001001000000101001010100000000
100000000000000000100010001011101010100110010010100000
000000000000000000000000000000001100000011110000000000
000000001100000000000000000000000000000011110000000000
000000000000000000000000000000000000010110100000000000
000000000000000001000010001011000000101001010000000000
000010100000000000000000000000000000010110100000000000
000001000000000001000010001101000000101001010000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000011000000101001010000000000
110000000000000000000000000011100000010110100000000000
100000000000000001000000000000100000010110100000000000

.logic_tile 3 16
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101000000000111000000111001110100000000
100000000000000000000000000101101001100000010000000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000101000000000000000000001111000000100000
000000000000000101000000000000001100001111000000000000
101000000000001000000000010000000000000000000100100000
000000000000001011000010010011000000000010000000000000
110000000000000000000010100101000000000000000100000000
110000000000101101000100000000000000000001000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000001000000001000000000000000000100000000
000000001000000101000000000001000000000010000000100000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000011100001000000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000000000000000000001000000000000000100000000
100000000000000000000000000000000000000001000000000000

.logic_tile 5 16
000000000000000101000010100000000001000000100110000000
000000000000000101000010100000001000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
110000000000000000000000000101000000000010000000000000
000000000000000101000010100000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000111100000000000000000100100000000
000000000000000000000000000000001001000000000000000000
110000000000000000000000000000011010000100000100000000
100000000000000000000000000000010000000000000000000000

.ramt_tile 6 16
000000000000000000000000010000011100000000
000000000000001001000011110000010000000000
101000000000000000000000000000001100000000
000000000000000000000000000000000000000000
110000000000000000000000000000011100000000
110000000000000000000000000000010000000000
000000000000000000000000000111111100000000
000000000000000000000000000000110000000000
000000000000001000000000000000001110000000
000000000000000011000000000001000000000000
000000000000001000000011100000011100000000
000000000000000011000111111111000000000000
000000000000001101000111100000001110000000
000000000000000011000110100111000000000000
110000000000000000000010001001011100000000
010000000000000101000000000111110000000000

.logic_tile 7 16
000000100000000101000000000001011001100010000000000000
000000000000000000100010111001011001000100010000000000
101000000000001101000010100000011100000100100000100000
000000000000001001000110111111011110001000010000000000
110000000000000001100000011101111000011000110000000000
110000000000000000100010010001101101011011000000000000
000000000000000000000000010101011001000110100000000000
000000000000000000000010011101001000000100110000000000
000000000000000000000000001101011000001100110000000000
000000000000000000000010000001101010100101100000000000
000001000000000000000000010101001101010011010000000000
000000000000000000000010000000011011010011010000000000
000000000000001000000010010000000001001111000100000000
000000000000000011000011000000001101001111000000000100
110000000000100000000000001011001010000000000000000000
100000000000010000000000001101100000000001010000000000

.logic_tile 8 16
000000000000000101000000001101011000010100000000000000
000000000000000000000010100001000000000001010000000000
000000000000000011100000001001011000000010000000000000
000000000000000101100010100101111010000111110000000001
000000000000000000000000011101101011010011100000000000
000000000000000111000011010111011001000010010000000000
000000000000000000000000001000011000011010010000000000
000000000000000101000000000001001010100101100000000000
000000000000000000000000001101011000010010100000000000
000000000000000000000000000111001001001001100000000000
000000001100000001000000001001111110001101100000000000
000010000000000000000000000011101000110010010000000000
000000000000000000000000000101011011001100110000000000
000000000000000000000000001001001001100101100000000000
000000000000000001100000000001011111000101110000000000
000000000000000000100000000101101000110101000000000000

.logic_tile 9 16
000000000000000000000000000000000001000000100100100000
000000000000000000000000000000001001000000000000000000
101000000000000000000000001000000000000000000100000000
000000000000000000000011110111000000000010000000000000
110000000000000000000000010000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101000000000000000100000000
000000000000000000000010100000100000000001000000100000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010101100000000000000000000000100100000000
000000001000000000000000000000001110000000000000100000
110000000000001101100000000000011110000100000100000000
100000000000000101000000000000000000000000000000100000

.logic_tile 10 16
000000000000000000000111000001101100100000000010000001
000000000000000000000000000000101101100000000000000001
101000000000001011100110000000000001000000100100000000
000000000000000001100000000000001000000000000000000000
110000000000000000000000001111011010101001010000000000
110000000000000000000000000101100000111101010000000000
000000000000001111000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001100000001100000010000000000000000100100000000
000000000000000001000010100000001100000000000000000000
000000000000001001100000000000000000000000000100000000
000000000000000101000000001001000000000010000000000000
000000000000001000000111110101101111111100010000000100
000000000000000101000111010000011111111100010000000000
110000000000000000000010100011111001100000000000000000
100000000000000000000000000111001100000000000000000000

.logic_tile 11 16
000000000000000000000000011000000000000000000100000000
000000000000000000000011111101000000000010000000000000
101000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000001100101
010000000000000000000000010000011010000100000100000000
010000000000000000000010010000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000001011000100000000000000000000000000000000
000000000000000000000010000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
000001001110100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110100001000000000000000000000000000000000000
110000000000000000000000000000000000000000100110000010
100000000000000000000000000000001011000000000000000011

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000011100111101000001100111000000000
000000000000000000000000000000000000110011000000010000
101010100000000000000010100011001000101000000110000000
000001000110000000000000000000100000101000000010000000
110000000000000000000000000000001100000011110000000000
100000000000000000000000000000010000000011110000000000
000000000000000000000000001011000000111001110100000000
000000000000000101000000000101101001010000100010000100
000000000000000000000111110000000000010110100000000000
000000000000000000000011100111000000101001010000000000
000000000001010000000000000000000000001111000000000000
000000000000100000000000000000001001001111000000000000
000000000000000111000000000011011000111001000100000100
000000000000000000100000000000111101111001000000000000
110000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 2 17
000000000000000011100111001000011100111001000100000000
000000000000000000000100001101001101110110000000000100
101000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000001001000000000000001010111000100110000000
100000000000000101000010001011001100110100010000000100
000000000000000000000010000000001100110001010100000001
000000000000000000000000001101011000110010100000000001
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000001100000000011001010110100010100000100
000000000000000000100010000000101111110100010000000000
000000000000001000000000010000001111111000100100000000
000000000000001001000010011011001101110100010000000100
110000000000000000000000000000000000000000000100000000
100000000000000000000000001001000000000010000000000000

.logic_tile 3 17
000000000000001000000000000000000000000000000000000000
000000000000000011000011100000000000000000000000000000
101000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010011001010100000001
000000000000000000000000001001011000100110100000000000
110000000100100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000001000000000001111100000111001110100000000
000000000000001011000000000101001011010000100000000010
101000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000011100111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000000011100000001001000001101001010100000000
000000000000000000100011101101001110100110010000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001011111001000100000000
000000000000000000000000000111001110110110000000000010
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000

.logic_tile 5 17
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
101000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 6 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000100000000000000000010000000001000000001000000000
000000000000000000000011100000001100000000000000001000
101000000000000101000000000111011100001100111100000000
000000000000001101100000000000000000110011000000100000
010000000000001101000000000000001000001100111100000000
010000000000001111100010110000001101110011000000100000
000000000000000111000111000000001000001100110100100001
000000000000000000000100001011000000110011000000100000
000000000000000000000110011000000000010110100100000000
000000000000000000000010000011000000101001010000100100
000000000000001000000000000101111010111001010000000000
000000000000000001000000000000101010111001010010000000
000000000000000001100000001111011000010100000000000000
000000001100000000000010001101101010100000010000100000
110000000110000000000000000101111000010100000000000000
100000000000000000000000001111101011010000100000000100

.logic_tile 8 17
000000000000001101000010101001001110000010101000000000
000000000000000001100000000001101000000001010000000000
101000000000001101000000000101100000000000001000000000
000000000000001011100010100000101010000000000000000000
010000000000000101000010100101100001000000001000000000
110000001000000101100110100000001001000000000000000000
000000000000000101000010100011100001000000001000000000
000000000000000101000000000000001111000000000000000000
000000100000000001000000000111000000000000001000000000
000001000000000000000000000000101111000000000000000000
000000000000001000000000000101101000101101111100000001
000000000000001001000000000001001011110111100000000000
000000000000000000000110010011001001101101111100000001
000000000000000011000110010101001110110111100000000000
110000000000000001100110000111101001101101111100000001
100000000000000000100110000001101000110111100000000000

.logic_tile 9 17
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
101000000000001000000000000000011000000100000100000000
000000000000001001000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000100000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 17
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000100100
101000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000101100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000100000000010110000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000000001001000000000010000001000000
000000000000000000000000000000011100000100000110000000
000000000000000000000000000000010000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 11 17
000000000000101000000011110000000000000000000000000000
000000000001011011000010000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111001000000000010100000000
000000000000000000000000000001111100000001110000000001
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001110000000000000010011101001000001110100000100
000000000000000000000010000001111101000000010000100000
000000000000000000000000000001001001010000100100000000
000000001010000000000000001001011101101000000000000000

.logic_tile 12 17
000000000000000000000110000101101000000010100100000000
000000000000000000000000000000010000000010100001000000
101000000000000000000111110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000001001111011000011100000000000
000000000000000001000000000101101011000001010000000000
000000000000001001100111101101111010101111010000000000
000000000000001011000100001001101010001011100000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000010000000000000001000011000101111000100000000
000000000000000000000000001001011111011111000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100111000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000000000000000101001100000011111000000000
000000000000000000000000000000101101000011110000000000
000000000000001000000110000111100000000000001000000000
000000000000001101000000000000000000000000000000000000
000000000000000101100010100111100000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000000000010100000001101000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000101000000000000001101000000000000000000

.logic_tile 2 18
000000000000000001100010110000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000000000111001001000000000000000000000000
000000000000000000000110101101000000010110100000000000
000000000000000111100000001111001000100110000000000000
000000000000000000000000001001111010011000100000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000010001011000000000000000000100
000000000000000000000011101001011101010110000000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000100000010110100000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 4 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 18
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 18
000000100001000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
101000000000001001100011100000011001001100111000000000
000000000000000011000100000000001000110011000000000000
110000000000000001100110000000001001001100111000000000
110000000000000000000000000000001100110011000000000000
000000000000000000000111100111101000001100110000000000
000000001100000000000000000000100000110011000000000000
000000000001000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000001011000000110000000001010000100000100000000
000000000000100001000000000000000000000000000000000000
000000000000000000000110111011111000010000000000000000
000000000000000000000010001101111011100001010000100000
110000000000000000000110000000001010000100000100000000
100000001100000000000000000000010000000000000000000000

.logic_tile 8 18
000000000000001000000000010111101001010010001110000001
000000000000001011000011110101001001001000010001010001
101000000000001111000000011001001000101010100000000000
000000000000000011000010000101000000111100000000000000
110000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000000011001000111101010000100000
000000000000000011000000000000110000111101010000000100
000000000000000000000000001000000000010000100000000000
000000000010000000000011110001001000100000010000000000
000000000000000000000000000001011001010011010000000000
000000000000000000000000000000001000010011010000000000
000000000000000000000110000000011001000000100000000000
000000000000000000000000000001001000000000010000000000
110000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 9 18
000000000000001000000110000101000001001100111100000001
000000000000000101000000000000001110110011000000000000
101000000000000000000110000111001001001100111100000001
000000000000000000000000000000001111110011000001000000
010000000000001000000000000011101000001100111100000000
000000000000000001000000000000101101110011000000000100
000000000000000000000000010001001000001100111100000001
000000000000000000000010000000001001110011000000000001
000000000000000000000000010111101000001100111110000000
000000000000000000000010000000001000110011000000000010
000000000000000001100110000001001001001100111110000000
000000000000000000000100000000001100110011000000000010
000000000000000001100000000101101000001100111110000000
000000000000000000000000000000101000110011000000000000
110000000000001001100000010001001001001100111110000100
000000000000000001100010010000001001110011000000000000

.logic_tile 10 18
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
101000100000100000000000000000000000000000000000000000
000001000011001111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000011100011100001011111100000100010
000000000000000000000100000000001111011111100001000100
000000000010000001000000001000001101101001110000000000
000000000000000000000010001101001000010110110000100000
000000000000000000000000000011100001101111010010000100
000000000110000101000000000000001111101111010011000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
110000000000000000000000010000001100000100000100000000
100000001100000000000010100000010000000000000000000000

.logic_tile 11 18
000000000001010000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000100000000101000010100000000001000000001000000000
000001001010001101100110110000001001000000000000000000
000010000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000001000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000100000000000000000000000001001001100110000000000
000001000000000000000000000000001000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001111001000010000000000000
000000000000000000000000001001101110000000000000000000
000001100001000101000000000000000000000000000000000000
000010100010000000100000000000000000000000000000000000

.logic_tile 12 18
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000101000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011000101000000010000110
000000000000000000000000000000100000101000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000010101011010000011111000000000
000000000000000000000011100000000000000011110010010000
000000000000000000000000000001000000000000001000000000
000000000000000111000000000000100000000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000000001000000000000001101000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000001000011010000001101000000000000000000
000000000000000000000010100000011011000011111000000000
000000000000000001000010100000011100000011110010000000
000000000000001001100000000000001101000011111010000000
000000000000000001000000000000001100000011110000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000110000111111000000011111010000000
000000000000000000000010100000100000000011110000000000

.logic_tile 2 19
000000000000000000000000000001111011001100111000000000
000000000000000000000000000000011111110011000000001000
000000000000000101000110010101011110000011111000000000
000000000000000000000011000000001100000011110000000000
000000000000000001100000010111001010000011111000000000
000000000000000001000011000000111101000011110000000000
000000000000001001000000010111000000000000001000000000
000000000000000001000011100000101101000000000000000000
000000000000000011100011100101111100000011111000000000
000000000000000111100111100000011100000011110000000000
000000000000001001100010010101111001000011111000000000
000000000000001101000011000000011100000011110000000000
000000000000000111100110010111101011000011111000000000
000000000000000000000110000000101101000011110000000000
000010000000000111000010110111011101000011111000000000
000000000000000000100010000000001001000011110000000000

.logic_tile 3 19
000000000000000001100000000111000000000000001000000000
000000000001000000000000000000000000000000000000001000
000000000000000000000000000000001010000011111000000000
000000000000000000000011110000001000000011110001000000
000000000001000011100000000000000000000000001000000000
000000000000100000000011110000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001000000010100000000000000000001000000000
000000100000000111000110110000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000001111000000000000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000010110000100000000000000000000000

.logic_tile 4 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000001000000011000010010000000000000000000000000000
000001000000100011100000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000000100000000000000000001111111101000100000000000000
000000000000000000000000000101101100010000000000000000
000000000000000001100000000111001011110011000000000000
000000000000001001000000000101101011000000000000000000
000001000000000000000011100111101010000001010000000000
000000000000000000000000000000010000000001010000000000
000001000000000000000000010000000000000000000000000000
000000100000000111000010000000000000000000000000000000

.logic_tile 5 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.ramb_tile 6 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 19
000001000000000000000000000111001000001100111100000000
000000000100000000000000000000001100110011000000010100
101001000000000001100000000011001000001100111100000000
000000100000000000000000000000001100110011000000000101
010000000000000000000000010101001000001100111100000001
000000000000000000000010000000101100110011000000000100
000000000000010000000000010011001000001100111100000001
000000000000000000000010000000001101110011000000100000
000000000001011001100110000111101000001100111100000100
000000000000001001000000000000001100110011000000000100
000000100000000000000110000011001001001100111100000000
000001001010000000000000000000001000110011000000000100
000000000000001000000000000101101000001100111100000000
000000000000000001000000000000101100110011000000000100
110000000000001000000000000011001001001100111100000000
000000001010000001000000000000001101110011000000000100

.logic_tile 10 19
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101010100000000001100000011101111110111110100000000001
000000001010000000000010010101011010111101110010000000
010000000000000000000000000000000000000000000000000000
010000000000001101000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
000000000000000000000000001000001011011100100000000000
000000000000000000000000000011001001101100010000000000
000010000000001000000000000000000001001111000100000000
000000000000000101000000000000001000001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.logic_tile 11 19
000000000000000000000010100001100000000000001000000000
000000000000000000000000000000000000000000000000001000
101000000000001101100000000011000001000000001000000000
000000000000000101000000000000001101000000000000000000
010000100000000000000011100101101000001100111000000000
110001000000000000000010100000101100110011000000000000
000000000000000000000000010111101000001100111000000000
000000000000000101000010000000001110110011000000000000
000000000000000000000000001101101001111011010100000000
000000000000001111000000000001001100100001000000000000
000000000000001000000110000001101110110100010100000000
000000000000000001000000000000011001110100010000000000
000000000000000000000110010111001011111001000100000000
000000000000001111000010000000111000111001000000000000
110000000000000001100000001001100001001111000100000000
100000000000000000000000000001001101110000110000000000

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000001011100110000111001100000011111000000000
000000000000001001100000000000010000000011110010010000
000000000000001000000000000101011010000011111000000000
000000000000001011000000000000000000000011110010000000
000000000000000001100000001111101001111111110000000000
000000000000000000000000001011001000111011110010000000
000000000000001111000010000011000000001001000000000000
000000000000000001000000000000001000001001000000000000
000000000000000000000111101111001000000011000000000000
000000000000001111000100001101111000000000000000000000
000000000000000000000000010111011001100000100000000000
000000000000000000000011000000101010100000100000000000
000000000000001000000111010000000000000000000000000000
000000000000000001000111100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000110010011000000000000001000000000
000000000000000000000010000000001100000000000000010000
000000000000001000000111010101000001000000001000000000
000000000000000011000010000000001010000000000000000000
000000000000000001100010000101011000000011111000000000
000000000000000001100000000000011001000011110000000000
000000000000000000000000010101011000000011111000000000
000000000000001001000011000000101001000011110000000000
000000000000001011100010000011000001000000001000000000
000000000000001001100010000000101100000000000000000000
000000000000001001100110000011000001000000001000000000
000010000000001001100100000000101100000000000000000000
000000000000000000000000000111111011000011111000000000
000000000000000000000000000000011001000011110000000000
000000000000000111100000000111100001000000001000000000
000000000000000001000000000000001101000000000000000000

.logic_tile 3 20
000010100000000111000111100000000000000000001000000000
000000000000000000000000000000001100000000000000010000
101001000000001000000000000000000000000000001000000000
000010100000001011000000000000001111000000000000000000
110000100000000000000000000011001000111100001010000000
100001000000000000000000000000000000111100000000000100
000000000000001000000110000011001000010100000000000000
000000000000001001000000000000100000010100000000000000
000010100000000001000000010001011101100010000000000000
000000000000001111000011001011011000000100010000000000
000000000000001001000010000101100000010110100000000000
000000000000000001000000000000100000010110100000000000
000000000001000000000000001011111011110000000000000000
000000000100100000000011111111001100000000000000000000
110000001110000000000010000000000000000000000100000000
100000000000000000000000001001000000000010000000000000

.logic_tile 4 20
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000001100000000101001110000011111000000000
000000000000000000000000000000000000000011110000000000
000000000000000001100111110101001100000011111000000000
000000000000000000000010000000110000000011110000000000
000000000000000101100000010111011100000011111000000000
000000000000000000000010000000111100000011110000000000
000000000000000001000010000111101110000011111000000000
000010000000000000100100000000000000000011110000000000
000000000000000000000110010000001011000011111000000000
000000000000000111000011010000011000000011110000000000
000000100000001001000110000101101110000011111000000000
000000000000011011100010100000110000000011110000000000
000000000000001000000000000000011101000011111000000000
000000000000000001000000000000001101000011110000000000

.logic_tile 5 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 8 20
000000000000000111100000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000000
100000000000000000000000000000001000000000000000000100

.logic_tile 9 20
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000001010110011000000010101
101000000001000000000000000101001000001100110100000000
000000000000100000000000000000001000110011000000000101
010010000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110010000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 10 20
000000000000000000000000001000000000000000000110000000
000000000000000000000000001001000000000010000001100110
101000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
010000000001000000000000000011100000110110110000000000
110000000000100000000000000011001111111111110001000000

.logic_tile 11 20
000000000001000111000000010000000000000000000000000000
000000000000100000000011100000000000000000000000000000
101000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
010000000000100001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000001110111100010000000000
000000000000000000000000000001011010111100100010000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
100000000000000000000000000000001001000000000000000100

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000001011001010111101010100000000
000000000000000000000000000111110000101000000010000000
010000000000001000000011100000000000000000000000000000
100010000000000011000100000000000000000000000000000000
000000000000000001000000000101100001100000010000000000
000000000000000000000000000000001101100000010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000001010101100110000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001011100000001111100000000110000000000000
100000000000000011100000000011001010100000010000000000

.logic_tile 2 21
000001000000001111000110110101100000000000001000000000
000000000000000011100011110000001100000000000000010000
101000000000001000000110010111000000000000001000000000
000000000000001011000010010000001110000000000000000000
010000000100000000000110010000001001111100001010000000
010000000000001111000110000000001010111100000000000000
000000000000000011100000000101001000110110100100000000
000000000000001111100010001111101000111010100000100000
000000100000001000000000011101000000101001010000000000
000000000000001001000010010001001101110110110000000100
000000000000000001000000001001000000000000000000000000
000000000000000000100000000011000000010110100000000000
000000000000001001100000001001101010101011110000000000
000001000000000111100010101001110000000011110000000000
110000000000000001100010000111111111100000000000000000
100000000000000000100000001001101011000100000000000000

.logic_tile 3 21
000000000000000000000000000111000000000000001000000000
000000000100000000000000000000000000000000000000001000
000000000000000000000000000101001110000011111000000000
000000000000000000000000000000010000000011110000000000
000000000000000001100111110101001100000011111000000000
000000000000000000000010000000100000000011110000000000
000000000000000001100110000000011110000011111000000000
000000000000000000000011110000001101000011110000000000
000010100000000111000110000000011101000011111000000000
000010000000000000000000000000001100000011110000000000
000000000000001111000000000101111110000011111000000000
000000000000000001000000000000010000000011110000000000
000010100000101000000010100111111010000011111000000000
000000000000000101000000000000110000000011110000000000
000000000000000011100011110101101010000011111000000000
000000000000000000100010000000110000000011110000000000

.logic_tile 4 21
000000000001000000000110100000011010000011111000000000
000000000000000000000000000000011100000011110000010000
000000000000000000000110110101000000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100000010101000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000001101100000000000000000000000001000000000
000000000000000101000010110000001001000000000000000000
000000000000001000000000000101100000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000100000000000000101100000000000001000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000110000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 5 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000011111110101011110000000100
000000000000000000000000000000100000101011110000000000
110000000000000000000000000011111010101001010110000000
100000000000000000000000001011010000101010100001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001011000011100000000000000000000000000000
000000001110000011100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000000111111010011001010100000000
000000000000000000000000000000011100011001010001100100
110000000000000111100000000000000000000000000000000000
100001000000001111000000000000000000000000000000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000000000111100011100000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001110000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000100
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001110000000000000000000001110000011110000000000
100000000000000000000000000000000000000011110000000001

.logic_tile 8 21
000000000000000001100000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
101000000000001000000110000000011100001100111100000000
000000000000000001000000000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000001000000000000000000000111001000001100111100000000
000000100000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000001001000000000000001100110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000000000000000000010000001001001100111100000000
000000000000000000000010000000001001110011000000000000

.logic_tile 9 21
000000000000000000000110110111100000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000001010101100110100101000000000000001000000000
000000001010000000000000000000000000000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000100000001000000000010000000000000000001000000000
000001000110000101000010100000001001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001010000000000000000000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000010100000011000000000000000000001000000001000000000
000000000110001011000000000000001001000000000000000000

.logic_tile 10 21
000000001110000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
101000000001100000000110000101011110001100111100000000
000000000000100000000000000000000000110011000000000000
010000000000000001100010010101001000001100111100000000
110000000000000000000010000000100000110011000000000000
000000000000001000000000000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000000000000000101101000001100110100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111100000010110100100000000
000000000000000000000000000000000000010110100000000000
000000000000000000000110001000011000011111110000000000
000000000000000000000000000111011010101111110001000000
000000000000000001100000001111000000100000010000000000
000000000000000000000000000101101011000000000000000000

.logic_tile 11 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000101000000000000000000000000000000000000000
000000000001011111000000000000000000000000000000000000
000010100000000000000000000011000000110110110010000000
000001000000000000000000000000001110110110110000000000
000000000000001011100000000111000000111001110000000000
000000000000001011100000000000001101111001110000000010
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000001000011011000100000100000000
000000000000000000100000000011001010001000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 12 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000010100000000000000000000100000000
000000000000000000000111101011000000000010000000000001
101000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000001000000
010000000000000101000000000000000000000000000100000001
010000000010000000000010110101000000000010000000000000
000000000000000101000000000000000000000000000100000001
000000000000001101100000001001000000000010000000000000
000000100000000000000000010000000001000000100100000000
000000000000000000000011000000001010000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000110000000
000000000000100000000000000000000000000001000000000000
110000000000000000000000010000000000000000000100000000
100000000000000000000011011101000000000010000000000010

.logic_tile 2 22
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000001000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000111000000000000100000000001000010100000
000000000000000000000000001000011011111001000100000000
000000000010000000000000001111001001110110000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
100000000010000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000001001100000010000011110000011111000000000
000000000000000001000010000000011000000011110000010000
101000000000000000000000010000001100000011111000000000
000000000000000000000011000000001000000011110000000000
110000000000000000000000000000001000111100001000000001
010000000010000000000000000000000000111100000000000000
000000000000001000000000001001100000000000000000000000
000000001000001011000000000101100000010110100000000000
000000000000000000000110010011001111110110100100000001
000000000000001111000011101001111100111010100000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000001000000000000011110000000000000000000000000000

.logic_tile 4 22
000000000000000001000010100101000000000000001000000000
000000000000000000100110110000000000000000000000010000
101000000000001000000011110101000000000000001000000000
000000000000000111000011100000000000000000000000000000
110000000000001101100000010000001000111100001000000000
100000000000000101000011110000000000111100000001000000
000000000000000000000111100000011000110001010110100000
000000001110001101000000000001001111110010100000000000
000000000000000000000000001001111010101000000110000000
000000000000000000000000000001100000111101010000100000
000000000000000000000000000001011000101000110110000000
000000000000000000000000000000101011101000110000100010
000010100000001000000000011000001111111000100110000000
000000000000000011000011000001001011110100010000000000
110000000000000000000000000001111000111101010100000000
100000000000000000000000001001010000010100000001100000

.logic_tile 5 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101001000000000000000000000000000000000000100100000000
000010100000000000000000000000001101000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000000000001000111110000000000000000000000000000
000000000000000000100111000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000010000011000000001001000000000000
000001000000000000000000000000001111001001000000000000
110000001110000000000000001000000000010000100000000000
100000000000000000000000000101001100100000010000000000

.ramt_tile 6 22
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000110000000000000000000000000000000
000000000010000000000000000000000000000000
000000100000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000000010000011000000100000100000000
000000000000000000000011010000010000000000000000000000
101000001110101111000011100000000000000000100100000000
000000000001010001100100000000001010000000000000000000
110000000000001111100000000111100000010110100000000000
110000000000001011000000000000100000010110100000000000
000001000000000000000000000000001000000100000100000000
000000100000000000000000000000010000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000001100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000001000000010000000000000000000100100000000
000000000000000001000000000000001010000000000000000000
110000000000000000000000010000000000010110100000000000
100000000000000000000010000111000000101001010000000000

.logic_tile 8 22
000000000000000000000000000101100000000000001000000000
000000000010000000000000000000101100000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000010000000001101000000000000000000
000001000000001101100110110111100000000000001000000000
000000100000000101000010100000000000000000000000000000
000000000000000101100000010011100001000000001000000000
000000000000000000000010000000101100000000000000000000
000000000000000000000000000111100001000010101010000000
000000000000000000000000000000101101000001010001000111
000000001000001000000110110111100000000000001000000000
000000001100000101000010100000100000000000000000000000

.logic_tile 9 22
000000000000001000000110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
101000000000000000000000000111001000001100111100000000
000000000100000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000011000000110000000001000001100111100000000
000000000110000001000000000000001001110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000000000001100000010101101000001100111100000000
000000000100000000000010000000100000110011000000000000

.logic_tile 10 22
000000000000000101000010100011011011101100010100000000
000000000000001101100100000000011111101100010001000000
101000100000000101000010100001111010111101010010100010
000001000100001101100110100000100000111101010011100111
010000000000001111000011100111100000100000010100000001
100000000000000011000000000001001010110110110000000000
000000000000001001100111001111100000111001110100000000
000000000000001011100010110101101001010000100000000000
000000000000000001000010001101011110101001010100000000
000000000000000000000000000001000000101010100001000000
000010100000010000000000000000011111101000110100000000
000000000010000000000000001011011001010100110001000000
000000000000000000000000000001011110110001010100000000
000000000000000000000000000000001011110001010001000000
110000001010010000000011101101100001101001010100000000
100000000000000001000100000001101110100110010000000001

.logic_tile 11 22
000000000000000101100000000001000000101001010000000100
000000000000000000000000001111000000111111110000000000
101000000000000011100000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
100000000000000000000000000000001000000000000000100000

.logic_tile 12 22
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110001000000000000011101010100000010000000000
000001000000001101000000001101011001100000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000010100111111101010000000000000000
000000001000000000000100000000101001010000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000000001000000000010101100000000000001000000000
000000000000000001000010000000100000000000000000000000
010000000000000000000110010101001000001100111100000000
000000001000000000000010000000100000110011000000000000
000000000000000001100010100101001000001100111100000000
000000000000000000000110110000100000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000010000000000000000000001000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000100000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000001
110000000000000000000110000111101000001100111100000001
000000000000000000000000000000100000110011000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000010100000010000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000110000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001101001111000000000000
101000000000000000000000010111111000101001010100100001
000000000000001111000011100101000000101010100010000100
110000000000000000000000000101000000000000000100000000
100000000000000001000010000000100000000001000000000001
000000000000000000000010000000011000000100000100000000
000000000000000000000000000000010000000000000000000100
000000000000000000000000001011100001101001010100000000
000000000000000000000010001001101000100110010010000010
000000000000000000000110100000001100000100000100000000
000000000000000000000000000000010000000000000000000100
000000000000000000000000000000000001001111000000000000
000000000110000000000000000000001001001111000000000000
110000000000000101100000000101100000000000000100000001
100000000000000000000000000000100000000001000000000000

.logic_tile 4 23
000000100001101000000000000011000000000000001000000000
000000000001010101000000000000100000000000000000001000
000000000000000000000000000000011010000011111000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000111110000001000001100111000000000
000000000000000000000110100000001110110011000000000000
000000000000000001100110110000001000001100111000000000
000000001000000000000010100000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000001000000000000000001000001100111000000000
000000000010000101000000000000001101110011000000000010
000010100000001000000000010000001001001100111000000000
000001000000000101000010100000001011110011000000000000

.logic_tile 5 23
000000000000001101000000000000000001001111000000000000
000000000000010111000011110000001001001111000000000000
101000000000101000000111110011011011101111110100000000
000000000000011111000011100000011001101111110000000010
010000000000000000000000010000000001001111000000000000
010000000000000000000011110000001000001111000000000000
000000000110001000000010100001000000010110100000000000
000000000000000111000010100000000000010110100000000000
000000000000001000000000000000001010000011110000000000
000000000000100111000011110000010000000011110000000000
000000000000000000000000001111111100100010000000000000
000000000000001001000000001111001000001000100000000000
000000000000000011100000000101100000010110100000000000
000000000000100000100000000000000000010110100000000000
110000000000100111000000011111001101111111100100000000
100000000000010000000011111101011001101001000000000001

.ramb_tile 6 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000001000000000010101111010001100111100000000
000000000000000111000011100000011001110011000001101000
101000000000000101000111110101001000001100111100000000
000000000000000000000011010000101011110011000010000100
110000000000001101000010100111001001001100111100000000
000000000000000011000010100000001101110011000001100100
000000001110001000000010110001101001001100111100000000
000000000000000111000010010000101001110011000001000100
000000000000000000000010100001101000001100111100000000
000000000000000000000000000000001000110011000001000000
000010100000000000000000000101001001001100111100000000
000001000000000000000010100000001111110011000001000000
000000000000001000000000000101001001001100111100000000
000000000000001011000000000000001111110011000001000100
110000001010000000000010010101101000001100111100000000
100000000000000000000011000000101101110011000010000000

.logic_tile 8 23
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101100000000000000010000
000000000000000000000000000001100000000000001000000000
000000000000000000000010100000101100000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000010100000101101000000000000000000
000000000000001101100110100101100001000000001000000000
000001000000000101000000000000101100000000000000000000
000010000000001000000000000111100000000000001000000000
000001000000000101000000000000000000000000000000000000
000000000000000000000000010101101000111100001000000000
000000000000000000000010100000100000111100000000000000
000000000000000101100011100111101000101011110000000000
000000000000000000000100000000100000101011110010000000

.logic_tile 9 23
000000000000000001100110000101001000001100111100000000
000000000010000000000000000000000000110011000000010000
101000001001010000000000000000001000001100111100000000
000000000000100000000000000000001000110011000000000000
000000000000001001100000000111001000001100111100000000
000000000000000001100000000000100000110011000000000000
000000000000001000000000010000001000001100111100000000
000000000000000001000010100000001001110011000000000000
000001001100000000000000000101101000001100111100000000
000000100000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100110100000000
000000000000000000000000000000000000110011000000000000
000000001100100000000000010111100000010110100100000000
000000000001010000000010000000100000010110100000100000
010000000000100001100000010101000001111001110000000000
000000000000010000000010000000001011111001110010100000

.logic_tile 10 23
000000000000000000000111100001000000001100111000000000
000000000000000101000110100000101001110011000000000000
000000001000100000000111100001101001001100111000000000
000000000000010101000110100000101011110011000000000000
000000000000000000000010110001101001001100111000000000
000000000000000000000011110000101111110011000000000000
000000000000000101000010110101001000001100111000000000
000000000000000000000011110000101011110011000000000000
000001000000000000000000000101001001001100111000000000
000010100000000000000000000000101000110011000000000000
000000000100000000000000000101101000001100111000000000
000000000000000000000000000000101011110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000101000110011000000000000
000000000000000000000010100101101000001100111000000000
000001000000000000000100000000001011110011000000000000

.logic_tile 11 23
000000000010001000000111100000001100111101010000100101
000000000000001011000110011011000000111110100011100111
101000000000000000000000000000000000000000000100000000
000000100000000000000000001011000000000010000000000000
010000000000000001100000000000000000000000100100000000
010000000000000000000010110000001000000000000000000000
000010100000000000000000000101000000010110100010000000
000001000000000000000000000000000000010110100000000000
000010100000000001100110010000000000000000000000000000
000001000000000000100110100000000000000000000000000000
000000000001000000000000000000000000000000000100000000
000000000000010000000000001001000000000010000010000000
000000000000000000000000010111000000010110100000000000
000001000000000000000010000000100000010110100010000000
110000001000000000000000000000000000111001110000000100
100000000000000000000000000011001011110110110000000010

.logic_tile 12 23
000000000000001000000010101001000001000000000000000000
000000000000000101000100000101101011001001000000000000
101000000000001000000010111011111001000000000000000000
000000000000000111000011001111011001100000000000000000
000000000000000000000000000000001100000100000110100001
000000000000000000000000000000010000000000000001100100
000000000001010101000110100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000110100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000001001110101001010000000001
000010000000000001000000001011000000111101010000000000
000000000000000101000010001000011000100000000000000000
000000000000000000000000000011011111010000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000

.logic_tile 13 23
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000001111000110000001
000000000000000000000000000000001001001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000001000001100111100000000
000001000000000000000000000000001100110011000000010001
101000000000000000000110000101001000001100111100100000
000000000000000000000000000000000000110011000000000100
010000000000000001100110010101001000001100111100000001
000000000000000000000010000000100000110011000000000100
000000000000000000000000000101001000001100110100000001
000000000000000000000000000000100000110011000000000100
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001000000000010110100100000001
000000000000000000000000001011000000101001010001000000
110000000000000000000000000011100001001100110100000000
000000000000000000000000000000101001110011000000100000

.logic_tile 2 24
000000000000000000000000001111100001100000010100000000
000000000000000000000000001001101101111001110000000000
101000000001000000000110110101100000010110100000000000
000000000000000000000011110000000000010110100000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000101000000000111011001110001010100000000
000000000000000000000000000000011001110001010000000000
000000000000000000000010101111100001101001010100000000
000000000000000000000110110011001001100110010000000000
000000000000000000000110010111011000101001010100000000
000000000000001101000110011011110000101010100000000000
000000000000000101000110010111000001101001010100000000
000000000000000000100110011011101001100110010000000000
110010000000001000000010101111111000101001010100000000
100000000000001001000110111011110000010101010000000000

.logic_tile 3 24
000000000000000111000111101101100000100000010100100000
000000000000000000100011111011101111111001110000000000
101000000000001000000000000000001000000100000100000001
000000000000001111000000000000010000000000000000000000
110000000000000111100000001000001111111001000100100000
100000000000000000100000000001011101110110000000000000
000000000000000000000000010111111100101000110100100000
000000000000000000000011110000111101101000110000100000
000000000000000000000010001001011110101000000110000000
000000000000000000000000001011100000111101010000100000
000000000000000000000000000011111110111000100100000000
000000000000000000000010000000101000111000100000100000
000000000000000000000110110000011111111001000100000000
000000000000000000000010100101011101110110000000100000
110000000000001101100110110000000000010110100000000000
100000000000000101000010101011000000101001010000000000

.logic_tile 4 24
000000000000000000000000000000001001001100111000100000
000000000000000000000000000000001110110011000000010000
000000000000000000000010100011101000001100111000100000
000000001110001101000100000000000000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110100000001000001100111000000000
000000000000000000000010100000001101110011000000000000
000000000000001000000110100001101000001100111000000000
000000001110000101000000000000000000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000100000000000000000100000110011000000000000
000010100000000101100000000101101000001100111000000000
000001000000000000000000000000100000110011000000000000

.logic_tile 5 24
000000000000001000000000010101111000111111110010000000
000000000000000111000011100011101011011111110000000000
101000000000001101000000011011001011101001010000100000
000000000000001111000011101101011000101101010000000100
000001000000000000000011100000000001000000100100000010
000000000000000000000100000000001000000000000010000100
000000000000001111100000010001100000010110100000000000
000000001100000111100011000000100000010110100000000000
000000000000000000000000000000000000001111000000000000
000000000000000001000000000000001001001111000000000000
000010100000000000000000000001000000010110100000000000
000001000000000000000000000000000000010110100000000000
000000000000000000000000000101111000101001010000000110
000000001000000000000000000011101011110110100000100100
010000000000000000000000001000000000010110100000000000
110000000001000000000000000101000000101001010000000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000001101001001100111100000000
000000000000000000000000000000001100110011000001010100
101000000110000101000010100011101001001100111100000000
000000000000010000100110110000101110110011000001000001
110000000000000000000000000001101000001100111110000000
000000000000000000000010110000101110110011000001000000
000000000000000000000111000111101001001100111110000000
000000000000000000000100000000101111110011000001000000
000000000000000101000000010101001001001100111110000000
000000000000000000000011010000101011110011000010000100
000000000000001000000000000011001000001100111100000000
000000000000000101000010100000101110110011000011000100
000000000000001101100000010111001001001100111100000000
000000000000000101000010100000101001110011000010100100
110000000000100101100110110111101000001100111100000001
100000000000010101000011000000001100110011000001000000

.logic_tile 8 24
000000000000000001000000010000000001000000100100000000
000000000000000000000011110000001111000000000000000000
101000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
010000000000000000000000000000001110000100000100000000
010000000001000000000010000000010000000000000000000000
000000000001000000000000001000000000000000000100000000
000000000000100000000000001111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000100000000010000000000001000000100100000000
000000001010010000000000000000001101000000000000000000
000000000000000001000000000000011110000100000100000000
000000000000000000000010000000000000000000000000000000
110000000000000000000010000000000000000000000100000000
100010000000000001000010001101000000000010000000000000

.logic_tile 9 24
000000000000000000000000011000011101101100010100000000
000000000000000000000010011101001000011100100000000100
101000000000001000000111010011111000101001010100000000
000000000000001111000111011101100000010101010000000000
010000001000001111000000000000011011111001000100000000
100000000000000111000011101111011000110110000000000100
000000000000000000000011100011111000111001000100000000
000000000000000111000010000000011010111001000000000000
000000000000001000000010010101000000111001110100000000
000000000000000101000010100101001100010000100000000000
000000000000001101100110110011011000110001010100000000
000000000110000101000010100000101101110001010000000000
000001000000000000000110100011111001111001000100000000
000000100000000000000000000000111000111001000000000000
110000000000100000000000000001011001110001010100000000
100000000000010000000000000000101010110001010000000000

.logic_tile 10 24
000000000000001000000010110101101001001100111000000000
000000000000000101000110100000001000110011000000010000
000010100000001000000000010111001000001100111000000000
000001000000000101000010100000001001110011000000000000
000000000000000101100110100101101001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000001101100000000001001001001100111000000000
000010000000001111000000000000101010110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000011100000000101101000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000010000000000000001101001001100111000000000
000000000000100000000000000000101010110011000000000000

.logic_tile 11 24
000000000000000000000000000111011010110000000100000000
000000000000000101000000000011101010110100000000000000
101000000000000000000010110101001101110000000100000000
000000000000000000000110001111011001110000010000000000
000000000000000001100111011000000000100000010000000000
000000000000000000000111100011001111010000100000000000
000000000000001000000111100001011010101001010010000000
000000000000000001000100001101010000101011110000000000
000000000000001000000111110011000000000000000000000000
000000000000000001000010101101100000101001010000000000
000000001010000000000000001111111000101001000100000000
000000000000001111000000001001011111010100000000000000
000000000000100000000110110111001101010000000100000100
000000000001010000000010001101111001101001010000000000
000000000000010001100110000111111111110000010100000100
000000000000000000000000001111011010100000010000000000

.logic_tile 12 24
000000000000001101000000011101111010101000010100000000
000000000000000101000010000011101100111000100000000000
101000000000000000000110101001011010000010000000000000
000000000000000000000000001001011110000000000000000000
000000000000000000000000000101111011110100010100000000
000000000000000101000000001001011100010100100000000100
000000000001011000000110000011001110111011110100000000
000000000000001011000010100011111010111001110000000010
000000000000001001100000011000000000010000100000000000
000000000000000001000011011111001111100000010000000000
000000000000001000000000000000000000000000000000000000
000000001010000001000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000001000000000000000110000101111100101001010110000000
000000000000000000000100000001100000111110100000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000001000000110000000000001000000001000000000
000000000000001011000100000000001111000000000000001000
000000000000001001100110010000011110001100111000000000
000000000000001001100110010000011001110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000001001000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000001100000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000100000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000010000000001001001100111000000000
000000000000000000000100000000001001110011000000000000

.logic_tile 2 25
000000100000000000000000000000000000000000000100000000
000001000000000101000000000001000000000010000000000000
101000000000000111000111000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
110000000000000000000010100101100000000000000100000000
010000001000000000000000000000100000000001000000000000
000000000000000101000010100000011010000100000100000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000010000011000000100000100000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
110000000001000000000000000000000001000000100100000000
100000000100100000000000000000001010000000000000000000

.logic_tile 3 25
000000000000000001100110000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000001001100000010000001110000011111000000000
000000000000000001000011010000011000000011110000000000
000000000000000000000000010000011010000011111000000000
000000000000000000000011000000011101000011110000000000
000010100000000000000010000000011110000011111000000000
000001000000000000000010000000001001000011110000000000
000000000000000001100000010000001011000011111000000000
000000000000000000100010000000011000000011110000000000
000000000110000001000000000000011011000011111000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000110100111111100000011111000000000
000000000000000000000000000000100000000011110000000000
000000000000000101100110010111111000000011111000000000
000000000000000000000010000000110000000011110000000000

.logic_tile 4 25
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000100000110011000000010000
101000000000000000000111100101101000101000000100100001
000000000000000000000100000000000000101000000000000000
110000000000000000000011100000000000001111000000000000
100001000000000000000100000000001100001111000000000000
000000000000001101100000001000000000000000000100000000
000000000000000111100000001001000000000010000000000000
000000000000000011100000000000011110000011110000000000
000000000000000001100000000000000000000011110000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000001000000000010000001110111001000110000000
000000000000000001000010000011001011110110000000100010
110000000000001000000000001000000000010110100000000000
100000000000001011000000000101000000101001010000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000011000000010110100000000000
110000000000000000000000000000100000010110100000000000
000000000111010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000001000000000000000000000001000010000000
000000000000000000000011000111100000000000000100000000
000000000000000000000000000000100000000001000000000010
110000000000000000000000000000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000001000000000000101101001001100111100000000
000000000000100111000000000000001111110011000001010100
101010000100001000000000000001101000110011000101000000
000001000000000111000011111101100000001100110000100110
110000000000000000000000010000000001001111000000000000
000000000000000000000011100000001000001111000000000000
000000000110000000000000000000000000001111000000100000
000000000000001101000000000000001110001111000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000111000000101001010000100000
000000000000000000000000000111000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000001000000110110000000000001111000000000000
000000000000000101000010100000001000001111000000000000
110000000100000101100110100000000000010110100000000000
100010100000000000000000001111000000101001010000000000

.logic_tile 8 25
000000000000000000000000000000011010000100000100000000
000000000000000000000011110000010000000000000000000000
101000000000001000000000000000000001001111000000000000
000000000000001001000000000000001111001111000000000000
010000000000000001000000000000000001000000100100000000
010000000000000000000000000000001010000000000000000000
000001000000000001100110010000011000000100000100000000
000000000000000000100111100000000000000000000000000000
000000000000000000000110100000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000001000000000011000000010110100000000000
000000000000000000000000000000100000010110100000000000
110000000000000000000000010000001110000100000100000000
100000000000000000000010100000000000000000000000000000

.logic_tile 9 25
000000000000000000000010100000000000000000000100000000
000000000000000111000000000101000000000010000001000000
101000000010000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000001000000
110000000000000101000000000001000000000000000100000000
010000000000000000000000000000100000000001000001000000
000000100000000000000011100000000000000000100100000000
000000000110000000000010100000001101000000000000000000
000000000000000000000110110000000001000000100110000000
000000000000000000000011000000001110000000000000000000
000000000000000000000000000001000000000000000110000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
110000000001000101100110100111100000000000000110000000
100000000001110000000000000000100000000001000000000000

.logic_tile 10 25
000000000000000101000010010011101001001100111000000000
000000000000000000000011000000001100110011000000010000
101000000000000011100000000011101001001100110000000000
000000000000000000100011100000001101110011000000000000
010000000000001000000010000000000000000000000000000000
100000000000000001000100000000000000000000000000000000
000000000000000000000000000001000000111001110100000000
000000000000000000000000001001101000100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100110001101000000111001110100000000
000000000000000001000000000001101010010000100000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001101110111101010100000000
100000000000000000000000001001100000101000000000000000

.logic_tile 11 25
000000000000001000000011101001101010000010100000000000
000000000000001001000000001101111111000001000000000000
101000000010000001000010101000000000101111010100000000
000000000000001001100010101101001110011111100000000001
010000000000000000000110010000000000000000000000000000
110000000000000101000010010000000000000000000000000000
000000000000000000000110010001011001101011010000000000
000010000000001001000110001001001110010111110000000000
000000000000000000000000001101101010000000000000000000
000000000000000000000000001101110000000001010000000000
000000000000000000000000001101100000000110000000000000
000000000000000000000000000001101010001111000000000000
000000000000001000000010000001101011000010000000000000
000000000000000001000000000000101001000010000000000000
110000000000001000000000000000000001000110000000000000
100000000000000001000000001001001010001001000000000000

.logic_tile 12 25
000000000000000011100000000101101110111100000000000000
000000000000000101100000000001010000111101010010000000
101000000000000000000000001000001010110100110000000001
000000000000010000000000000011001000111000110000100000
000000000000001001100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000001000000000000000000000000000000100100000
000000000000000101000000000101000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000111100000000000011100000011110110000000
000000000000000000000000000000010000000011110000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000010000
101000000000000001100000010001101000001100111000000000
000000000000000000000010000000100000110011000000000000
010000000000001000000000010001101000001100111000000000
100000000000000001000011010000000000110011000000000000
000000000000001111100000010101101001110100010100000000
000000000000001011000011011011001011100010110010000000
000000010000000001000110001101001100101000000100000000
000000010000000000000000000101000000111101010000000001
000000010000001000000000001000011010101000110100000000
000000010000000001000000000101001111010100110000000001
000000010000000001100000010101000001101001010100000000
000000010000000000000010000111101010100110010000000001
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000100000101000011100111000000001100111100000000
000000000000000000000010100000001010110011000000000000
101000000000000101000011100011001000001100111100000000
000000000000000101000010100000101000110011000000000000
110000000000000111000010110001101000001100111100000000
000000000000000101100011010000101001110011000000000000
000000000000010111000010100101001000001100111100000000
000000000000000001000000000000101001110011000000000000
000000010000000000000000000101101001001100111100000100
000000010000000000000010000000001011110011000000000000
000000010000000000000000000101101000001100111100000000
000000010000000000000000000000001011110011000000000000
000000010000000000000000000101001001001100111100000000
000000010000001001000000000000001000110011000000000000
110010010000000000000000000001101001001100111100000000
100000010000000000000000000000101000110011000000000000

.logic_tile 3 26
000000000000000001100000010101011110000011111000000000
000000000000000000000010000000000000000011110000010000
000000000000000001100110000000001110000011111000000000
000000000000000000000000000000001000000011110000000000
000000000000001000000000000000001110000011111000000000
000000000000000001000000000000001001000011110000000000
000000000000000000000000010000001110000011111000000000
000000000000000000000010000000011101000011110000000000
000000010000000000000110010000011101000011111000000000
000000010000000000000010100000001100000011110000000000
000000010000001101100000000000001101000011111000000000
000000010000000001000000000000011000000011110000000000
000000010000001101100110100101111110000011111000000000
000000010000000101000000000000110000000011110000000000
000000010000001000000110110000011111000011111000000000
000000010000000101000010100000011001000011110000000000

.logic_tile 4 26
000000000000001000000111100011100000000000000100000000
000000000000001111000000000000100000000001000000000000
101000000000001000000011100000000000000000100100000000
000010100000000111000100000000001001000000000000000000
110000000000000111100000000000000001000000100100000000
100000000000000000100000000000001011000000000000000000
000000000000000000000111100111000000000000000100000000
000000000100000000000000000000000000000001000000000000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001000000000000000000000
000000010000000000000111000001000000000000000100000000
000000010000000000000000000000000000000001000000000000
000000010000000011100000000000000000000000000100000000
000000010000000000100000000101000000000010000000000000
110000010000000000000000000000000001000000100100000000
100000010000000000000000000000001001000000000000000000

.logic_tile 5 26
000000000000000000000000010000000000000000000000000000
000000000001010000000011010000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000000101000000000010000000100000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.ramt_tile 6 26
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000001111000000100000
000000000000010000000000000000001100001111000000000000
000000010000000101100000000011100000010110100000000000
000000010000000000000011110000000000010110100000000000
000000010000000011100000000000001110000011110000000000
000000010000000000100000000000010000000011110000100000
000000010000000000000110100000000000000000000100000000
000000010000000000000000001011000000000010000000100000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 8 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000110000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000100000000000000000000000000000000000000000
100000010100000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
101000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000011110000100000100000000
000000010000000000000000000000000000000000000000000000
000000010000000111100000000111000000000000000100000000
000000010000000000000000000000000000000001000000000000
000000010000000111100111100011100000000000000100000000
000000010000000000100000000000000000000001000000000000
110000010000000000000000010000000000000000000000000000
100000010000000001000011010000000000000000000000000000

.logic_tile 10 26
000000000000001000000000010111111111111101010100000000
000000000000000101000011110011101000111110110000000000
101000000000001000000000011011011011111001010100000000
000000000000000101000010100111001111111111110000000000
010000000000000101100110001111111110010111100000000000
110000000000000000000100000011011010001011100000000000
000000000000001101100000010000011101001111010100000000
000000000000001001000011000111011100001111100000000000
000000010000001000000000010101101111011111000100000000
000000010000000011000010000000101110011111000000000000
000000010000010101100000011001101001000110100000000000
000000010000001111000010110111111111001111110000000000
000000010000001000000000000000011010111111000100000000
000000010000000011000000000000001101111111000000000000
110000010001000001100000001001000001101001010100000000
100000010000100001000010000101001111110110110000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000011011111101000010100000000000
000000010000000001000010100101101011000001000000000000
000000010000000000000000000101111001100011110100000000
000000010000000000000000000000101111100011110000000000
110000010000100000000110100000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
101000000100001000000000000111011100001100111100000000
000000000000000001000000000000000000110011000000000000
110000000000000000000000000111001000001100111100000000
110000000000000000000000000000100000110011000000000000
000000001010000001100000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000011100000000000110000000001001001100111100000000
000000010000000000000000000000001000110011000010000000
000000010000001000000110000101101000001100111100000000
000000010000000101000000000000000000110011000001000000
000000010000000001100111110111101000001100111100000000
000000010000000000000110000000100000110011000000000000
110000010000001000000000011000001000001100110100000000
000000010000000101000010001011000000110011000000000000

.logic_tile 13 26
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000001000000000010110100100000000
000000010000000000000000000011000000101001010000000000
000001010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000001000000110001000000000000000000100000000
000000000000001001000100001101000000000010000000100000
101000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000000001100000010000001010000100000100000000
100000000000000000100010010000010000000000000000000100
000000000000000001100110010000001010000100000100000000
000000000000000000100110010000000000000000000000000000
000000010000000000000000000000001000000100000100000000
000000010000000000000000000000010000000000000000000000
000000010000000000000000001000000000000000000100000000
000000011100000000000000001101000000000010000000000000
000000010000000001100000000000000000010110100000000000
000000010000000000000000000111000000101001010000000000
110000010000000000000000000000011010000100000100000000
100000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000111001000001100111100000000
000000000000001001000010010000101100110011000010010000
101000000000000000000010000001101001001100111110000000
000000000000000111000100000000001101110011000000000000
110000000000000000000000000001101000001100111100000000
000000000000000000000000000000101001110011000000000001
000000000000000000000000001001001000001100110100000000
000000000000000000000010001101000000110011000000000100
000000010000001000000000000000000000000000000000000000
000000010000000011000000000000000000000000000000000000
000010110000000000000010000000000000000000000000000000
000001010000000000000100000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000111011110000011111000000000
000000000000000000000000000000000000000011110000010000
101000000000000000000000001000001000000010100000100000
000000000000000000000000001111000000000001010000000000
110000000000000111000000010000000000000000000000000000
100000000000000000100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000100100000000
000001010000000000000000000000001010000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000101000000000000000100000000
000000010000000001000000000000100000000001000000000000
110000010000001000000000010000000000000000000000000000
100000010000000001000010000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000010111000000000000001000000000
000000000000000000000010000000000000000000000000001000
000000000000000000000000000000001110000011111000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000001110000011111000000000
000000000000000000000000000000011001000011110000000000
000000000000001001100000000000001110000011111000000000
000000000000000001000000000000011101000011110000000000
000000010000000001100110000101111110000011111000000000
000000010000000000000000000000000000000011110000000000
000000010000000000000110010101111110000011111000000000
000000010000000000000010000000000000000011110000000000
000000010000001101000010100000011111000011111000000000
000000010000000101000010100000011101000011110000000000
000000010000000101000010100000011111000011111000000000
000000010000000101000010100000011101000011110000000000

.logic_tile 5 27
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001111001111000000000000
101000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000011100000100000100000000
000000010000000000000000000000000000000000000000000100
000000010000001011100000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110010110000000000000111000011100000000000000100000000
100000010000000000000100000000000000000001000000100000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000101000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
101000000000000000000010100111000000000000000100000000
000000000000000000000010100000100000000001000000000000
110000000000000000000010100001100000000000000100000000
010000000000000101000000000000100000000001000000000000
000000000000000000000000010000000000000000100100000000
000000000000000101000010010000001000000000000000000000
000000010000000000000000000000000001000000100100000000
000000010000000000000011110000001001000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000000101000000000010000000000000
000000010000000000000111100000001010000100000100000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000001000000100100000000
100000010000000000000000000000001011000000000000000000

.logic_tile 11 27
000000000000000000000000000011011110010010100000000000
000000000000001101000000000101111000110011110000000000
101000000000000101000000000101001010001011110100000000
000000000000000000100000000000011101001011110000000100
000000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000001011011000111000000000000
000000000000000000100011100000001011000111000000000000
000000010000000000000010000101101100101001010000000000
000000010000000000000100000101110000111101010000000010
000000010000000000000000001101001010010110100000000000
000000010000000000000000000001100000111110100010000000
000000010000001000000000000111011010000010100100000000
000000010000000001000000000000010000000010100000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000

.logic_tile 12 27
000000000000000101000010100101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000010100000000000000000001000000000
000000000000010101000000000000001000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000010000000000010100000100000000000000000000000
000000000000001101000000000000000000000000001000000000
000000000000001001000010100000001001000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001000000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000100000000000000000000001000000001000000000
000000010000000000000000000000001001000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000001001001000110100000
000000000000000000000000001011001001000110000000100000
000000010000000000000000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000111000000010000000001000000001000000000
000000000000000000000010000000001001000000000000001000
000000000000000101000010100000001010000011111000000000
000000000000000101000110100000011100000011110000000000
000000000000000111000010100001001010000011111000000000
000000000000000000000010100000011001000011110000000000
000000000000001011100010100000011000000011111000000000
000000000000000001000000000000001101000011110000000000
000000000000000001100110000101111000000011111000000000
000000000000000000000000000000011010000011110000000000
000000000000000001100110010000011011000011111000000000
000000000000000000000010000000011100000011110000000000
000000000000000000000000000000011001000011111000000000
000000000000000000000000000000001101000011110000000000
000000000000000000000000000000011011000011111000000000
000000000000000000000000000000001101000011110000000000

.logic_tile 2 28
000000000000000111100000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101101000111110100100000000
000000000000000000000000000001010000010100000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000000000000000000000000011100001100111100000000
000000000000000000000000000000011100110011000000000000
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000010101001000001100111100000000
000000000000000001000010000000100000110011000000000000
000000000000000001100000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000010000001001001100111100000000
000000000000000000000011010000001100110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000100000110011000000000000
110000000000000000000110010111101000001100111100000000
100000000000000000000011010000100000110011000000000000

.logic_tile 4 28
000000000000000000000000010101001110000011111000000000
000000000000000000000010000000000000000011110000010000
000000000000001001100000000000001110000011111000000000
000000000000000001000000000000001100000011110000000000
000000000000001000000110000000001110000011111000000000
000000000000000001000000000000011001000011110000000000
000000000000000000000000010101001110000011111000000000
000000000000000000000010000000110000000011110000000000
000000000000000001100000010000011111000011111000000000
000000000000000000000011000000001000000011110000000000
000000000000000000000110000000011111000011111000000000
000000000000000000000000000000001000000011110000000000
000000000000000101000010100101111110000011111000000000
000000000000000101000010100000110000000011110000000000
000000000000000101000000000000001101000011111000000000
000000000000000101000010100000011101000011110000000000

.logic_tile 5 28
000000000000000000000000000000000001000000001000000000
000000000000000000000011100000001111000000000000001000
101000000000001111100000001101011111101101111100000000
000000000000000011000000000101011000110111100000000000
010000000000000001100110011101001001101101111100000000
010000000000000000000010000001101010110111100000000000
000000001000001111100110001101001001101101111100000000
000000000000000011000000000101101000110111100000000000
000000000000000000000000001111101001101101111100000000
000000000000000000000000000001001010110111100000000000
000000000000000000000000011111101001101101111100000000
000000000000000000000010000101001000110111100000000000
000000000000000000000000001001101001101101111100000000
000000000000000000000000000001001101110111100000000000
110000000000001001100010101101101001101101111100000000
100000000000000001000100000101101000110111100000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000001001111000000000000
000000000000000000000000000000001110001111000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011110101011110100000000
000000000000000000000000000101000000010111110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 8 28
000000000000000001100110000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000001000000110010000001110000011111000000000
000010000000000001000010000000001000000011110000000000
000000000000000101100000010101001110000011111000000000
000000000000000000000010000000110000000011110000000000
000000000000010000000000000000001110000011111000000000
000000000000000000000000000000011001000011110000000000
000000000000000000000000000000011111000011111000000000
000000000000000000000000000000001000000011110000000000
000000000000000001100000000000011111000011111000000000
000000000000000000000000000000001100000011110000000000
000000000000000101100110110000011111000011111000000000
000000000000000000000010100000011001000011110000000000
000000000000001101100110110000011111000011111000000000
000000001010000101000010100000011001000011110000000000

.logic_tile 9 28
000000000000000001100000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
101000000000001001100111001001101100101101111100000000
000000000000000001000011101001101000110111100000000000
110000000000000000000110001101101000101101111100000000
110000000000000000000000001101101101110111100000000000
000000000110000000000111001101001001101101111100000000
000000000000000000000011101001101011110111100000000000
000000000000001000000000011101101001101101111100000000
000000000000000111000010001101101000110111100000000000
000000000000000000000000011001101001101101111100000000
000000000000000000000010001001101000110111100000000000
000000000000000000000111001101101001101101111100000000
000000000000000000000000001101101101110111100000000000
110000000000000000000110001111101001101101111100000000
100000000000000000000000001001101011110111100000000000

.logic_tile 10 28
000000000000001101000010101101100001010110100000000000
000000000000000001100010110101001000100110010000000000
000000000000000000000000001011101110010100000000000000
000000000000001101000010101101010000000000000010000000
000000000000000101000000001000001011101100010000000000
000000000000000101000010101101001000011100100000000000
000000000010000101000010110001101000100000000000000000
000000000000000101000010000001011110000000000000000000
000000000000000000000000001001011100000000100000000000
000000000000000000000000001111001001100000110000000000
000000000000001001100000000101011000101001010000000000
000000000000000001000000001001000000010101010000000000
000000000000001000000110110001001110000001000000000000
000000000000000101000010000001011001000111000000000000
000000000000000000000110000001111000101001010000000000
000000000000000000000000001101100000101010100000000000

.logic_tile 11 28
000000000000000000000111011111000000101001010000000000
000000000000000000000110001111100000000000000000000000
101000000000000000000010100011100000111001110000000000
000000000000001101000110100111101001111111110010000100
000000000000000000000110100111000001100000010000000000
000000000000000000000000000000001001100000010000000000
000000000000001101000000000101001000001100000100000000
000000000000000001100010111011111001001110000000000000
000000000000000000000110001111001000000000000000000000
000000000000000000000000000111010000000010100000000000
000000000001010001100000010101001111110000110110000000
000000000000100000000010001001111010111000110000000000
000000000000001000000110011011100000000110000000000000
000000000000000001000011001001001111000000000000000000
000000000000000001100110001001111011010000000000000000
000000000000000000000000001001001011000000000000000000

.logic_tile 12 28
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000010000
101000000000000101100000000111001101111101110110000000
000000000000000000000000000000011000111101111000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000011010000100000100000000
100000000000000000000000000000000000000000000000100000

.logic_tile 13 28
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000101001100000011111000000000
000000000000000000000000000000000000000011110000010000
101000000000000111000000010111001010000011111000000000
000000000000000000100010000000010000000011110000000000
110000000000001000000010100000011110000011111000000000
100000000000000001000100000000011101000011110000000000
000000000000001001000110000111011110000011111000000000
000000000000001011000000000000100000000011110000000000
000000000000000101000000010001101001100001010000000000
000000000000000000000010000000001001100001010000000010
000000000000000000000000000011100000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000000001100110000000011011110000000000000000
000000000000000000000000000000001011110000000000000000
110000000000000001100000000101100000000000000100000000
100000000000000000000010100000000000000001000000000000

.logic_tile 2 29
000000000000001000000111001000000000000000000100100000
000000000000001011000100000001000000000010000000000000
101000000000000000000000010000000001000000100100100000
000000000000000111000011000000001010000000000000000000
010000000000000000000010010000001010000100000100000000
110000000000000111000011010000000000000000000000000010
000000000000001101000000000000000000000000000100000000
000000000000000011000000001001000000000010000000000010
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000010
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000010
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000100000
110000000000000000000000000001000000000000000100000000
100000000000000000000000000000000000000001000000000010

.logic_tile 3 29
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
101000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000001100110000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000001000000000010101101000001100111100000000
000000000000000001000010000000000000110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
110000000000000000000000000101101000001100111100000000
100000000000000000000000000000100000110011000000000000

.logic_tile 4 29
000000000000000111000000010101001010000011111000000000
000000000000000000000011100000010000000011110000010000
101000000000000000000000000111001010000011111000000000
000000000000000000000000000000010000000011110000000000
010000000000001001000010100000011010000011111000000000
010000000000000001100110110000001101000011110000000000
000000000000000101000000000000011010000011111000000000
000000000000001101100000000000001101000011110000000000
000000000000000001000110010000001000111100001000000000
000000000000000000100010000000001111111100000000000001
000010100000000000000000000101001000101011110000000000
000000000000000000000000000001000000111111110011100010
000000000000000001100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110000000011110101011110100000000
100000000000000000000000000011010000010111110000000010

.logic_tile 5 29
000000000000000000000110000111001001101101111100000000
000000000000000000000000001111001001110111100000010000
101000000000001000000000010001101000101101111100000000
000000000000000001000011011011101100110111100000000000
010000000000000000000111000101101000101101111100000000
110000000000000000000100001111101101110111100000000000
000000000000000000000000010001101000101101111100000000
000000000000010000000011011011101001110111100000000000
000000000000000001100011010101101001101101111100000000
000000001100000000000010001111101000110111100000000000
000000000000000001100000010001101001101101111100000000
000000000000000000000010001011101100110111100000000000
000000000000001000000011000101101001101101111100000000
000000000000000001000000001111101101110111100000000000
110000000000000000000000000000001000111100001000000000
100000000000000000000000000000000000111100000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000001000000000010000001110000011111000000000
000000000000000001000010000000001000000011110000010000
000000000000001000000000000101001100000011111000000000
000000000000000001000000000000010000000011110000000000
000000000000000001100000000000001110000011111000000000
000000000000000000000000000000011001000011110000000000
000000000000000000000110010000001110000011111000000000
000000000000000000000010000000011101000011110000000000
000000000000000000000110000000011111000011111000000000
000000000000000000000010010000001000000011110000000000
000000000000000001100000000000011111000011111000000000
000000000000000000000000000000001100000011110000000000
000000000000001101000110110101111110000011111000000000
000000000000000101000010100000110000000011110000000000
000000000000001101100000010101101110000011111000000000
000000000000000101000010100000100000000011110000000000

.logic_tile 9 29
000000000000001000000111001001001000101101111100000000
000000000000000001000100000111101000110111100000010000
101000000000001000000000001111001000101101111100000000
000000000000000011000000001111001001110111100000000100
110000000000000000000000011101001001101101111100000000
110000000000000000000010000111101000110111100000000000
000000000000001001100000001001101000101101111100000000
000000000000000001000000001111001101110111100000000000
000000000000000000000110001101101001101101111100000000
000000000000000000000000000111001000110111100000000000
000000000000000000000000011101101000101101111100000000
000000000110000000000010001111001001110111100000000000
000000000000000001100010101001001001101101111100000000
000000000000000000000100000111101101110111100000000000
110000000000000001000000000000001000111100001000000000
100000000000000000000010000000000000111100000000000000

.logic_tile 10 29
000000000000000000000110010000000001000000001000000000
000000000000000000000111110000001100000000000000001000
101000000000000000000000000000011100001000011100000000
000000000000000000000000001001001100000100100000000000
010000000000001000000110000111001000010000010100000000
010000000000001001000100000000101011010000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001000001000010100000100000000
000000000000000000000010000011010000101000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000001011001010111001010000000000
100000000000000000000000000011111010110111110010000000

.logic_tile 11 29
000000000000000000000000000000000000000000001000000000
000000000000000000000010110000001001000000000000001000
101000000000000000000010100000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000001001100110000000001001001100111100000000
000000000000000001000000000000001100110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
110000000000000111000000011000001000001100110100000000
110000000000000000000010001011000000110011000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
110000000000000000000011100000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000110000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000000000000000000110000000001000001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000010101001000001100111100000000
000000000000000001000010000000100000110011000000000000
000000000000001001100000010000001000001100111100000000
000000000000000001000010000000001001110011000000000000
000000000000000001100000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101101000001100110100000000
000000000000000000000000000000100000110011000000000000
110000000000000000000000000000000001001111000100000000
100000000000000000000000000000001001001111000000100000

.logic_tile 4 30
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
101000000000000000000000011101011011101101111100100000
000000000000000000000010100111011011110111100000000000
110000000000000001100010001101101000101101111100000000
110000000000000000000000000011101101110111100000000000
000000000000001000000110001101001000101101111100000000
000000000000000001000110000111101101110111100000000000
000000000000000000000110011101101000101101111100000000
000000000000000000000010000011001011110111100000000000
000000000000000001100000001011101001101101110100000000
000000000000000001000000000011001011111011010000000000
000000000000000000000011101000000000010110100000000000
000000000000000000000000001001000000101001010000000000
110000000000000000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000001000000000010000001110000011111000000000
000000000000000001000011010000011000000011110000010000
000000000000000000000000000101001110000011111000000000
000000000000000000000000000000010000000011110000000000
000000000000000001100000000000001000111100001000000000
000000000000000000000000000000001101111100000000000100
000000000000000000000000000001001001111011110010000000
000000000000000000000000000000101100111011110001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000000000000000010100111011010101101111100000000
000000000000000000000000001011011111110111100000000000
010010000000000000000110110101001000101101111100000000
110001000000000000000010000011101101110111100000000000
000000000000000000000010100111001000111100110100000000
000000000000000000000000001111101101110011110000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100110000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000011011010001000000000100000
000000000000001111000000001101111001000000000000000000
000000001110000000000000000000000000010110100100000000
000000000000000000000010101011000000101001010000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000011011010001100110100000000
010000000000000000000000000000110000110011000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000010000000000100
000010010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
000000000000000100
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000011110000000010
000101010000000000
000000000000000000
000000000000000001
000000000000000110
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010001110000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011110000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 5 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_sr
.sym 6 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 7 clk$SB_IO_IN_$glb_clk
.sym 8 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 9 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 10 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 11 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 12 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 2397 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2398 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2399 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2400 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2401 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2402 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2403 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2423 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 2604 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2605 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2606 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2607 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2608 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2609 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2610 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2611 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2667 u_accel.delta_x[3]
.sym 2711 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 2813 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_I1
.sym 2814 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 2815 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 2816 u_accel.delta_x[17]
.sym 2817 u_accel.abs_delta_x[3]
.sym 2818 u_accel.delta_x[12]
.sym 2819 u_accel.delta_x[16]
.sym 2820 u_accel.delta_x[15]
.sym 3026 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 3027 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 3028 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 3029 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 3030 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 3031 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 3032 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 3091 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 3097 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 3111 u_accel.late_sum_x[9]
.sym 3140 u_accel.abs_delta_x[3]
.sym 3250 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 3251 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 3252 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 3253 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 3254 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 3255 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 3256 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 3257 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 3308 u_accel.abs_delta_x[6]
.sym 3314 u_accel.u_motion_computer.diff_x[1]
.sym 3353 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 3456 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 3457 u_accel.abs_delta_x[17]
.sym 3458 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 3459 u_accel.abs_delta_x[12]
.sym 3460 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 3461 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 3462 u_accel.abs_delta_x[15]
.sym 3667 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 3716 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 3727 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 3728 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 3757 u_accel.abs_delta_x[17]
.sym 3762 u_accel.abs_delta_x[12]
.sym 3768 u_accel.abs_delta_x[15]
.sym 3873 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 3877 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 3878 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 3880 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 3923 u_accel.abs_delta_y[2]
.sym 3933 u_accel.abs_delta_y[4]
.sym 3969 u_accel.abs_delta_x[3]
.sym 3970 u_accel.abs_delta_x[12]
.sym 3978 u_accel.abs_delta_x[17]
.sym 4085 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4086 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 4087 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[2]
.sym 4088 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[3]
.sym 4089 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 4090 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 4155 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4159 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4171 u_accel.abs_delta_y[3]
.sym 4191 u_accel.abs_delta_x[1]
.sym 4195 u_accel.abs_delta_y[7]
.sym 4201 u_accel.abs_delta_y[3]
.sym 4203 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 4206 u_accel.abs_delta_y[3]
.sym 4313 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 4315 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 4319 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 4380 u_accel.abs_delta_y[15]
.sym 4391 u_accel.abs_delta_y[10]
.sym 4399 u_accel.abs_delta_x[16]
.sym 4428 u_accel.window_complete
.sym 4429 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 4434 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 4539 u_accel.late_count[9]
.sym 4540 u_accel.late_count[1]
.sym 4541 u_accel.early_count[5]
.sym 4542 u_accel.late_count[3]
.sym 4543 u_accel.late_count[5]
.sym 4545 u_accel.late_count[4]
.sym 4546 u_accel.late_count[2]
.sym 4648 u_accel.abs_delta_y[17]
.sym 4651 u_accel.abs_delta_y[12]
.sym 4653 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 4768 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 4769 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 4770 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 4771 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 4772 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 4773 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 4838 u_accel.late_count[4]
.sym 4845 u_accel.late_count[1]
.sym 4851 u_accel.late_count[5]
.sym 4879 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 4886 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 4888 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 4991 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 4992 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 4993 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 4994 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 4997 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 4998 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 5098 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 5198 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 5199 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 5200 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 5201 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 5202 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 5203 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 5204 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 5272 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 5293 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 5295 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 5405 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 5406 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 5407 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 5408 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 5409 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 5410 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 5411 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 5463 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 5505 u_accel.total_events[7]
.sym 5614 u_accel.total_events[7]
.sym 5615 u_accel.total_events[0]
.sym 5616 u_accel.total_events[2]
.sym 5617 u_accel.total_events[1]
.sym 5618 u_accel.total_events[3]
.sym 5619 u_accel.total_events[6]
.sym 5620 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5621 u_accel.total_events[5]
.sym 5662 u_accel.window_complete
.sym 5715 $PACKER_VCC_NET
.sym 5827 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5828 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5829 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5830 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5831 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5832 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5833 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5937 u_accel.total_events[2]
.sym 6053 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6054 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6055 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6056 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 6057 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 6058 u_accel.total_events[11]
.sym 6059 u_accel.u_motion_computer.valid_SB_LUT4_I1_I2[1]
.sym 6060 u_accel.total_events[4]
.sym 6170 u_accel.u_motion_computer.sum_count[9]
.sym 6283 u_accel.total_events[9]
.sym 7607 u_accel.abs_delta_x[3]
.sym 8331 u_accel.delta_x[6]
.sym 8332 u_accel.delta_x[1]
.sym 8333 u_accel.delta_x[2]
.sym 8335 u_accel.delta_x[4]
.sym 8337 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8338 u_accel.delta_x[3]
.sym 8373 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8374 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8376 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8378 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8383 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8390 u_accel.delta_x[5]
.sym 8393 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8394 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8395 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8396 u_accel.delta_x[6]
.sym 8397 u_accel.delta_x[1]
.sym 8398 u_accel.delta_x[2]
.sym 8399 u_accel.delta_x[3]
.sym 8400 u_accel.delta_x[4]
.sym 8403 u_accel.delta_x[7]
.sym 8404 $nextpnr_ICESTORM_LC_34$O
.sym 8407 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8410 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8413 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8414 u_accel.delta_x[1]
.sym 8416 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8419 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8420 u_accel.delta_x[2]
.sym 8422 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8424 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8426 u_accel.delta_x[3]
.sym 8428 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8431 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8432 u_accel.delta_x[4]
.sym 8434 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8437 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8438 u_accel.delta_x[5]
.sym 8440 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8443 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8444 u_accel.delta_x[6]
.sym 8446 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8449 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8450 u_accel.delta_x[7]
.sym 8478 u_accel.delta_x[13]
.sym 8479 u_accel.delta_x[8]
.sym 8480 u_accel.delta_x[5]
.sym 8481 u_accel.delta_x[0]
.sym 8482 u_accel.delta_x[9]
.sym 8483 u_accel.delta_x[14]
.sym 8485 u_accel.delta_x[7]
.sym 8509 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 8513 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 8514 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8519 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8520 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8522 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8524 u_accel.delta_x[12]
.sym 8531 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8534 u_accel.delta_x[15]
.sym 8535 u_accel.delta_x[13]
.sym 8536 u_accel.delta_x[8]
.sym 8539 u_accel.delta_x[9]
.sym 8540 u_accel.delta_x[14]
.sym 8541 u_accel.delta_x[11]
.sym 8545 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8547 u_accel.delta_x[10]
.sym 8548 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8549 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8550 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8551 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8554 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8555 u_accel.delta_x[8]
.sym 8557 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8560 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8561 u_accel.delta_x[9]
.sym 8563 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8565 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8567 u_accel.delta_x[10]
.sym 8569 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8572 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8573 u_accel.delta_x[11]
.sym 8575 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8577 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8579 u_accel.delta_x[12]
.sym 8581 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8583 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8585 u_accel.delta_x[13]
.sym 8587 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8589 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8591 u_accel.delta_x[14]
.sym 8593 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 8595 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8597 u_accel.delta_x[15]
.sym 8627 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8629 u_accel.delta_x[10]
.sym 8631 u_accel.delta_x[11]
.sym 8632 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 8661 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 8672 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 8673 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 8674 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 8677 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 8680 u_accel.delta_x[16]
.sym 8682 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_I1
.sym 8686 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 8693 u_accel.delta_x[17]
.sym 8697 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 8698 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3
.sym 8701 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_I1
.sym 8702 u_accel.delta_x[16]
.sym 8706 u_accel.delta_x[17]
.sym 8708 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3
.sym 8713 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 8717 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 8723 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 8725 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 8726 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 8731 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 8735 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 8742 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 8745 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 8746 clk$SB_IO_IN_$glb_clk
.sym 8747 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 8772 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8773 u_accel.abs_delta_x[2]
.sym 8774 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8775 u_accel.abs_delta_x[5]
.sym 8776 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8777 u_accel.abs_delta_x[6]
.sym 8778 u_accel.abs_delta_x[7]
.sym 8779 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8784 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 8796 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 8804 u_accel.abs_delta_x[11]
.sym 8806 u_accel.u_motion_computer.abs_diff_x[0]
.sym 8815 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8822 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 8823 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8828 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 8829 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8831 u_accel.u_motion_computer.diff_x[1]
.sym 8839 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8841 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8844 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8845 $nextpnr_ICESTORM_LC_3$O
.sym 8848 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 8851 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 8853 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 8855 u_accel.u_motion_computer.diff_x[1]
.sym 8857 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 8859 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8861 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 8863 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 8866 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8867 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 8869 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 8872 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8873 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 8875 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 8877 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8879 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 8881 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 8883 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8885 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 8887 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 8889 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8891 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 8919 u_accel.abs_delta_x[14]
.sym 8920 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8921 u_accel.abs_delta_x[11]
.sym 8922 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8923 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8924 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8925 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8926 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8932 u_accel.abs_delta_x[7]
.sym 8933 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 8955 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 8965 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8970 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8979 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8980 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8985 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8989 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8990 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8991 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8992 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 8994 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8996 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 8998 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 9000 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 9002 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 9004 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 9006 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 9008 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 9010 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 9012 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 9014 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 9016 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 9018 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 9020 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 9022 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 9024 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 9026 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 9028 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 9031 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 9032 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 9034 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 9037 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 9038 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 9066 u_accel.abs_delta_x[13]
.sym 9068 u_accel.abs_delta_x[16]
.sym 9069 u_accel.abs_delta_x[4]
.sym 9071 u_accel.abs_delta_x[10]
.sym 9072 u_accel.abs_delta_x[8]
.sym 9073 u_accel.abs_delta_x[0]
.sym 9082 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 9093 u_accel.abs_delta_x[2]
.sym 9095 u_accel.abs_delta_x[8]
.sym 9097 u_accel.abs_delta_x[5]
.sym 9098 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 9099 u_accel.abs_delta_x[13]
.sym 9102 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 9110 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 9114 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 9119 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 9125 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 9126 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9132 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 9135 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 9139 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 9141 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 9143 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 9147 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 9149 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 9155 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9158 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 9159 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 9160 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 9164 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 9172 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 9177 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9178 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 9179 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 9186 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 9187 clk$SB_IO_IN_$glb_clk
.sym 9188 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 9214 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 9215 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 9217 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 9218 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9229 u_accel.abs_delta_x[17]
.sym 9233 u_accel.abs_delta_x[12]
.sym 9236 u_accel.abs_delta_x[16]
.sym 9237 u_accel.abs_delta_x[16]
.sym 9242 u_accel.abs_delta_x[11]
.sym 9243 u_accel.abs_delta_x[10]
.sym 9244 u_accel.abs_delta_x[14]
.sym 9265 $PACKER_VCC_NET
.sym 9270 u_accel.abs_delta_x[3]
.sym 9273 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9275 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9276 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9277 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9279 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9280 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9282 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9283 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9286 $nextpnr_ICESTORM_LC_6$O
.sym 9288 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9292 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9294 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9298 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9300 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9304 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9306 $PACKER_VCC_NET
.sym 9307 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9308 u_accel.abs_delta_x[3]
.sym 9310 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9312 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9316 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9318 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9322 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9325 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9328 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9331 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9360 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[2]
.sym 9361 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9362 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9364 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9365 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9366 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9367 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9377 $PACKER_VCC_NET
.sym 9385 u_accel.abs_delta_x[11]
.sym 9388 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 9391 u_accel.abs_delta_y[6]
.sym 9392 u_accel.abs_delta_y[1]
.sym 9396 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9403 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9405 u_accel.abs_delta_x[15]
.sym 9409 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9413 u_accel.abs_delta_x[8]
.sym 9415 u_accel.abs_delta_x[12]
.sym 9417 u_accel.abs_delta_x[13]
.sym 9419 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9420 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9421 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9422 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9431 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9432 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9433 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9435 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9437 u_accel.abs_delta_x[8]
.sym 9439 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9441 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9445 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9448 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9451 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9454 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9457 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9460 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9461 u_accel.abs_delta_x[12]
.sym 9463 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9466 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9467 u_accel.abs_delta_x[13]
.sym 9469 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9471 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9475 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9477 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9479 u_accel.abs_delta_x[15]
.sym 9509 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9510 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9513 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9519 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9521 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9524 $PACKER_VCC_NET
.sym 9529 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9531 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 9532 $PACKER_VCC_NET
.sym 9535 u_accel.abs_delta_y[4]
.sym 9537 u_accel.abs_delta_y[2]
.sym 9539 u_accel.abs_delta_y[8]
.sym 9541 gesture_confidence[2]
.sym 9543 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9548 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[2]
.sym 9549 u_accel.abs_delta_x[15]
.sym 9551 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[3]
.sym 9552 u_accel.abs_delta_x[3]
.sym 9557 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 9560 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 9561 u_accel.abs_delta_x[17]
.sym 9563 u_accel.abs_delta_x[10]
.sym 9564 u_accel.abs_delta_y[15]
.sym 9567 u_accel.abs_delta_x[16]
.sym 9570 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 9572 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9574 u_accel.abs_delta_y[10]
.sym 9575 u_accel.abs_delta_y[3]
.sym 9576 u_accel.abs_delta_y[3]
.sym 9580 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 9582 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9584 u_accel.abs_delta_x[16]
.sym 9586 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 9588 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 9590 u_accel.abs_delta_x[17]
.sym 9593 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 9594 u_accel.abs_delta_y[3]
.sym 9595 u_accel.abs_delta_x[3]
.sym 9596 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 9600 u_accel.abs_delta_y[15]
.sym 9601 u_accel.abs_delta_x[15]
.sym 9605 u_accel.abs_delta_x[10]
.sym 9606 u_accel.abs_delta_y[10]
.sym 9607 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[2]
.sym 9608 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[3]
.sym 9612 u_accel.abs_delta_y[3]
.sym 9613 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 9614 u_accel.abs_delta_x[3]
.sym 9656 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 9657 gesture_confidence[2]
.sym 9658 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_E
.sym 9659 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 9660 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[0]
.sym 9661 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_I1[2]
.sym 9666 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9670 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 9672 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[2]
.sym 9679 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_E
.sym 9681 u_accel.late_count[2]
.sym 9685 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_E
.sym 9686 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 9687 u_accel.early_count[5]
.sym 9688 u_accel.class_gesture[1]
.sym 9689 u_accel.late_count[3]
.sym 9703 u_accel.abs_delta_x[12]
.sym 9706 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 9708 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 9713 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 9716 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 9718 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 9723 u_accel.window_complete
.sym 9724 u_accel.abs_delta_y[12]
.sym 9734 u_accel.window_complete
.sym 9735 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 9737 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 9747 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 9748 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 9770 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 9771 u_accel.abs_delta_y[12]
.sym 9772 u_accel.abs_delta_x[12]
.sym 9774 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 9775 clk$SB_IO_IN_$glb_clk
.sym 9776 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 9804 u_accel.class_gesture[1]
.sym 9805 u_accel.class_gesture[0]
.sym 9817 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 9818 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 9822 u_accel.u_gesture_classifier.pass_SB_LUT4_I1_O
.sym 9824 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 9833 u_accel.late_count[9]
.sym 9844 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 9845 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 9851 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 9852 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 9854 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 9855 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 9860 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9872 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 9875 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9883 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 9887 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 9893 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 9901 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 9912 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 9917 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 9921 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 9922 clk$SB_IO_IN_$glb_clk
.sym 9923 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 9953 u_accel.delta_y[0]
.sym 9960 u_accel.abs_delta_y[17]
.sym 9961 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 9962 u_accel.u_gesture_classifier.pass_SB_LUT4_I1_O
.sym 9963 u_accel.abs_delta_y[3]
.sym 9968 u_accel.abs_delta_y[16]
.sym 9973 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 9977 u_accel.abs_delta_y[16]
.sym 9978 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 9981 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 9983 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 9993 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 9995 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 9999 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 10000 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 10002 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 10003 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 10004 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 10020 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 10021 $nextpnr_ICESTORM_LC_33$O
.sym 10023 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 10027 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 10029 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 10033 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 10035 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 10037 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 10039 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 10041 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 10043 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 10045 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 10048 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 10049 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 10051 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 10053 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 10055 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 10057 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 10060 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 10061 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 10063 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 10065 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 10067 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 10068 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 10069 clk$SB_IO_IN_$glb_clk
.sym 10070 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 10095 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 10096 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10098 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 10099 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 10100 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 10101 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 10102 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 10110 u_accel.u_motion_computer.abs_diff_y[0]
.sym 10111 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 10113 u_accel.window_complete
.sym 10123 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 10127 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 10128 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 10130 u_accel.late_count[5]
.sym 10131 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 10143 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 10145 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 10146 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 10147 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 10152 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 10158 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 10168 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 10171 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 10172 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 10174 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 10176 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 10178 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 10180 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 10182 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 10184 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 10188 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 10190 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 10205 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 10212 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 10213 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 10215 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 10216 clk$SB_IO_IN_$glb_clk
.sym 10217 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 10242 u_accel.early_count[6]
.sym 10243 u_accel.early_count[1]
.sym 10244 u_accel.early_count[2]
.sym 10245 u_accel.early_count[3]
.sym 10246 u_accel.late_count[6]
.sym 10247 u_accel.late_count[7]
.sym 10248 u_accel.early_count[7]
.sym 10249 u_accel.early_count[4]
.sym 10254 u_accel.abs_delta_y[12]
.sym 10257 u_accel.window_complete
.sym 10273 u_accel.late_count[3]
.sym 10275 u_accel.early_count[5]
.sym 10277 u_accel.late_count[2]
.sym 10283 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 10286 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 10287 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 10288 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 10289 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 10290 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 10291 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 10314 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 10315 $nextpnr_ICESTORM_LC_12$O
.sym 10318 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 10321 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10324 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 10325 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 10327 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10330 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 10331 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10333 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10336 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 10337 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10339 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10342 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 10343 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10345 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10347 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 10349 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10351 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10353 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 10355 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10357 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10360 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 10361 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10389 u_accel.u_motion_computer.sum_count[0]
.sym 10390 u_accel.u_motion_computer.sum_count[1]
.sym 10391 u_accel.u_motion_computer.sum_count[2]
.sym 10392 u_accel.u_motion_computer.sum_count[3]
.sym 10393 u_accel.u_motion_computer.sum_count[4]
.sym 10394 u_accel.u_motion_computer.sum_count[5]
.sym 10395 u_accel.u_motion_computer.sum_count[6]
.sym 10396 u_accel.u_motion_computer.sum_count[7]
.sym 10407 $PACKER_VCC_NET
.sym 10416 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 10421 u_accel.late_count[9]
.sym 10424 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 10425 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10435 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 10436 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 10438 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 10440 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 10442 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 10443 u_accel.window_complete
.sym 10444 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 10447 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 10449 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 10450 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 10455 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 10456 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 10462 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10465 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 10466 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10468 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 10470 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 10472 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10474 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 10476 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 10478 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 10481 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 10482 u_accel.window_complete
.sym 10483 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 10484 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 10487 u_accel.window_complete
.sym 10488 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 10490 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 10493 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 10495 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 10496 u_accel.window_complete
.sym 10499 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 10500 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 10501 u_accel.window_complete
.sym 10509 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 10510 clk$SB_IO_IN_$glb_clk
.sym 10511 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 10536 u_accel.u_motion_computer.sum_count[8]
.sym 10537 u_accel.u_motion_computer.sum_count[9]
.sym 10538 u_accel.u_motion_computer.sum_count[10]
.sym 10539 u_accel.u_motion_computer.sum_count[11]
.sym 10556 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 10561 u_accel.late_count[8]
.sym 10563 u_accel.early_count[8]
.sym 10564 u_accel.u_motion_computer.sum_count[4]
.sym 10565 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 10567 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 10568 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 10569 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 10570 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 10571 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 10577 u_accel.u_motion_computer.sum_count[0]
.sym 10580 u_accel.u_motion_computer.sum_count[3]
.sym 10586 u_accel.u_motion_computer.sum_count[1]
.sym 10587 u_accel.u_motion_computer.sum_count[2]
.sym 10590 u_accel.u_motion_computer.sum_count[5]
.sym 10591 u_accel.u_motion_computer.sum_count[6]
.sym 10592 u_accel.u_motion_computer.sum_count[7]
.sym 10602 u_accel.total_events[0]
.sym 10610 u_accel.u_motion_computer.sum_count[7]
.sym 10617 u_accel.u_motion_computer.sum_count[0]
.sym 10625 u_accel.u_motion_computer.sum_count[2]
.sym 10631 u_accel.u_motion_computer.sum_count[1]
.sym 10637 u_accel.u_motion_computer.sum_count[3]
.sym 10640 u_accel.u_motion_computer.sum_count[6]
.sym 10646 u_accel.total_events[0]
.sym 10655 u_accel.u_motion_computer.sum_count[5]
.sym 10656 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 10657 clk$SB_IO_IN_$glb_clk
.sym 10658 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 10688 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 10704 u_accel.u_motion_computer.sum_count[9]
.sym 10707 u_accel.early_count[0]
.sym 10709 u_accel.u_motion_computer.sum_count[11]
.sym 10711 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 10715 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 10725 $PACKER_VCC_NET
.sym 10726 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10728 u_accel.total_events[3]
.sym 10729 u_accel.total_events[6]
.sym 10730 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10731 u_accel.total_events[4]
.sym 10733 $PACKER_VCC_NET
.sym 10734 u_accel.total_events[2]
.sym 10735 u_accel.total_events[1]
.sym 10736 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10737 u_accel.total_events[7]
.sym 10739 u_accel.total_events[5]
.sym 10741 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10743 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10745 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10746 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10747 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10756 $nextpnr_ICESTORM_LC_35$O
.sym 10759 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10762 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10765 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10766 u_accel.total_events[1]
.sym 10768 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10770 $PACKER_VCC_NET
.sym 10771 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10772 u_accel.total_events[2]
.sym 10774 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10777 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10778 u_accel.total_events[3]
.sym 10780 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10782 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10783 $PACKER_VCC_NET
.sym 10784 u_accel.total_events[4]
.sym 10786 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10789 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10790 u_accel.total_events[5]
.sym 10792 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10795 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10796 u_accel.total_events[6]
.sym 10798 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10801 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10802 u_accel.total_events[7]
.sym 10830 u_accel.late_count[8]
.sym 10831 u_accel.early_count[8]
.sym 10832 u_accel.late_count[0]
.sym 10833 u_accel.late_count[10]
.sym 10834 u_accel.early_count[10]
.sym 10835 u_accel.late_count[11]
.sym 10836 u_accel.early_count[0]
.sym 10837 u_accel.early_count[9]
.sym 10848 u_accel.window_complete
.sym 10861 u_accel.u_motion_computer.sum_count[8]
.sym 10866 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10876 u_accel.motion_valid
.sym 10877 u_accel.u_motion_computer.valid_SB_LUT4_I1_I2[1]
.sym 10879 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10882 u_accel.total_events[9]
.sym 10883 u_accel.total_events[2]
.sym 10884 u_accel.u_motion_computer.sum_count[4]
.sym 10886 u_accel.total_events[4]
.sym 10888 u_accel.total_events[8]
.sym 10889 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10893 u_accel.u_motion_computer.sum_count[11]
.sym 10896 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10898 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 10900 u_accel.total_events[11]
.sym 10901 u_accel.total_events[10]
.sym 10903 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10905 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10907 u_accel.total_events[8]
.sym 10909 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10911 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10913 u_accel.total_events[9]
.sym 10915 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI
.sym 10918 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10919 u_accel.total_events[10]
.sym 10921 u_accel.u_motion_computer.valid_SB_LUT4_I1_I2[2]
.sym 10923 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 10925 u_accel.total_events[11]
.sym 10929 u_accel.motion_valid
.sym 10930 u_accel.u_motion_computer.valid_SB_LUT4_I1_I2[1]
.sym 10931 u_accel.u_motion_computer.valid_SB_LUT4_I1_I2[2]
.sym 10935 u_accel.u_motion_computer.sum_count[11]
.sym 10942 u_accel.total_events[4]
.sym 10943 u_accel.total_events[2]
.sym 10947 u_accel.u_motion_computer.sum_count[4]
.sym 10950 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 10951 clk$SB_IO_IN_$glb_clk
.sym 10952 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 10978 u_accel.total_events[8]
.sym 10983 u_accel.total_events[10]
.sym 10996 u_accel.motion_valid
.sym 10998 led_gesture_valid_SB_LUT4_I3_O
.sym 11028 u_accel.u_motion_computer.sum_count[9]
.sym 11069 u_accel.u_motion_computer.sum_count[9]
.sym 11097 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 11098 clk$SB_IO_IN_$glb_clk
.sym 11099 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 12388 u_accel.abs_delta_x[7]
.sym 12401 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 12409 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 12501 u_accel.u_motion_computer.abs_diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 12504 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 12505 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 12506 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 12623 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 12624 u_accel.late_sum_x[6]
.sym 12625 u_accel.late_sum_x[4]
.sym 12626 u_accel.early_sum_x[6]
.sym 12627 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 12628 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 12629 u_accel.late_sum_x[1]
.sym 12630 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 12648 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 12651 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 12653 u_accel.u_motion_computer.diff_x[1]
.sym 12657 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 12667 u_accel.delta_x[0]
.sym 12683 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 12684 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 12689 u_accel.u_motion_computer.diff_x[1]
.sym 12690 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 12694 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 12700 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 12704 u_accel.u_motion_computer.diff_x[1]
.sym 12710 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 12721 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 12734 u_accel.delta_x[0]
.sym 12741 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 12743 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 12744 clk$SB_IO_IN_$glb_clk
.sym 12745 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 12746 u_accel.u_motion_computer.abs_diff_x[0]
.sym 12747 u_accel.u_motion_computer.diff_x[1]
.sym 12748 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 12749 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 12750 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 12751 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 12752 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 12753 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 12766 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 12775 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 12777 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 12781 u_accel.u_motion_computer.diff_x[1]
.sym 12803 u_accel.u_motion_computer.abs_diff_x[0]
.sym 12804 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 12808 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 12810 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 12811 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 12816 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 12817 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 12821 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 12828 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 12832 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 12841 u_accel.u_motion_computer.abs_diff_x[0]
.sym 12845 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 12852 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 12862 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 12866 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 12867 clk$SB_IO_IN_$glb_clk
.sym 12868 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 12869 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 12870 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 12871 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 12872 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 12873 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 12874 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 12875 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 12876 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 12888 u_accel.u_motion_computer.abs_diff_x[0]
.sym 12893 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 12896 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 12899 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 12902 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 12903 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 12904 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 12918 u_accel.u_motion_computer.abs_diff_x[0]
.sym 12922 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 12928 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 12937 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 12956 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 12969 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 12981 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 12985 u_accel.u_motion_computer.abs_diff_x[0]
.sym 12989 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 12990 clk$SB_IO_IN_$glb_clk
.sym 12991 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 12992 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 12993 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 12995 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 12998 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 12999 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 13005 u_accel.late_sum_x[15]
.sym 13009 u_accel.late_sum_x[14]
.sym 13011 u_accel.late_sum_x[12]
.sym 13016 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 13017 u_accel.u_motion_computer.abs_diff_x[0]
.sym 13018 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 13019 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 13021 u_accel.abs_delta_x[14]
.sym 13022 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 13024 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 13025 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 13026 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 13027 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13038 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 13039 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 13043 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 13045 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 13048 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 13050 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13053 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 13058 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13059 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 13063 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 13069 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 13072 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13074 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 13075 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 13079 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 13084 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 13086 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 13087 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13090 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 13096 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 13098 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13099 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 13102 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 13103 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 13105 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13108 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 13112 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 13113 clk$SB_IO_IN_$glb_clk
.sym 13114 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 13117 u_accel.abs_delta_x[9]
.sym 13131 u_accel.abs_delta_x[2]
.sym 13134 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 13135 u_accel.abs_delta_x[5]
.sym 13141 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 13142 u_accel.abs_delta_x[5]
.sym 13145 u_accel.u_motion_computer.diff_x[1]
.sym 13146 u_accel.abs_delta_x[6]
.sym 13150 u_accel.abs_delta_x[4]
.sym 13159 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 13162 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 13165 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13166 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 13172 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 13174 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 13176 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 13178 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 13184 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 13189 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13190 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 13191 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 13195 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 13201 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 13202 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 13203 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13210 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 13213 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 13219 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 13225 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 13232 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 13235 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 13236 clk$SB_IO_IN_$glb_clk
.sym 13237 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 13244 u_accel.abs_delta_x[1]
.sym 13250 u_accel.abs_delta_x[14]
.sym 13256 u_accel.abs_delta_x[11]
.sym 13262 u_accel.abs_delta_x[9]
.sym 13263 u_accel.abs_delta_x[6]
.sym 13266 u_accel.abs_delta_y[5]
.sym 13280 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 13282 u_accel.u_motion_computer.abs_diff_x[0]
.sym 13287 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 13288 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 13289 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 13294 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 13295 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 13297 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13300 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 13301 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 13303 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 13305 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 13312 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 13314 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13315 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 13324 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13326 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 13327 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 13330 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 13332 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 13333 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13343 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13344 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 13345 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 13348 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13350 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 13351 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 13354 u_accel.u_motion_computer.abs_diff_x[0]
.sym 13358 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 13359 clk$SB_IO_IN_$glb_clk
.sym 13360 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 13386 u_accel.abs_delta_y[10]
.sym 13387 u_accel.abs_delta_y[11]
.sym 13388 u_accel.abs_delta_x[4]
.sym 13392 u_accel.abs_delta_y[13]
.sym 13395 u_accel.abs_delta_y[12]
.sym 13396 u_accel.abs_delta_y[13]
.sym 13402 u_accel.abs_delta_x[13]
.sym 13403 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 13404 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 13405 u_accel.abs_delta_x[4]
.sym 13408 u_accel.abs_delta_x[8]
.sym 13409 u_accel.abs_delta_x[2]
.sym 13411 u_accel.abs_delta_y[8]
.sym 13416 u_accel.abs_delta_y[13]
.sym 13417 u_accel.abs_delta_x[0]
.sym 13420 u_accel.abs_delta_y[2]
.sym 13428 u_accel.abs_delta_y[4]
.sym 13441 u_accel.abs_delta_y[13]
.sym 13442 u_accel.abs_delta_x[13]
.sym 13447 u_accel.abs_delta_x[8]
.sym 13448 u_accel.abs_delta_y[4]
.sym 13449 u_accel.abs_delta_y[8]
.sym 13450 u_accel.abs_delta_x[4]
.sym 13459 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 13460 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 13461 u_accel.abs_delta_y[2]
.sym 13462 u_accel.abs_delta_x[2]
.sym 13466 u_accel.abs_delta_x[0]
.sym 13485 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13507 u_accel.abs_delta_y[8]
.sym 13508 u_accel.abs_delta_y[14]
.sym 13513 u_accel.abs_delta_x[14]
.sym 13515 u_accel.abs_delta_y[5]
.sym 13516 u_accel.abs_delta_y[14]
.sym 13530 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13531 u_accel.abs_delta_x[5]
.sym 13532 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13533 u_accel.abs_delta_x[6]
.sym 13534 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13535 u_accel.abs_delta_x[2]
.sym 13537 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13538 u_accel.abs_delta_y[5]
.sym 13539 $PACKER_VCC_NET
.sym 13541 u_accel.abs_delta_y[4]
.sym 13542 u_accel.abs_delta_y[1]
.sym 13543 u_accel.abs_delta_y[2]
.sym 13544 u_accel.abs_delta_y[3]
.sym 13545 u_accel.abs_delta_x[7]
.sym 13546 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13547 u_accel.abs_delta_y[6]
.sym 13548 u_accel.abs_delta_x[4]
.sym 13550 u_accel.abs_delta_y[7]
.sym 13551 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13552 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13554 u_accel.abs_delta_x[1]
.sym 13555 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13556 u_accel.abs_delta_y[0]
.sym 13557 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO
.sym 13559 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13560 u_accel.abs_delta_y[0]
.sym 13561 $PACKER_VCC_NET
.sym 13563 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 13565 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13566 u_accel.abs_delta_y[1]
.sym 13567 u_accel.abs_delta_x[1]
.sym 13569 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 13571 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13572 u_accel.abs_delta_y[2]
.sym 13573 u_accel.abs_delta_x[2]
.sym 13575 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 13577 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13578 u_accel.abs_delta_y[3]
.sym 13581 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 13583 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13584 u_accel.abs_delta_y[4]
.sym 13585 u_accel.abs_delta_x[4]
.sym 13587 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 13589 u_accel.abs_delta_y[5]
.sym 13590 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13591 u_accel.abs_delta_x[5]
.sym 13593 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 13595 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13596 u_accel.abs_delta_y[6]
.sym 13597 u_accel.abs_delta_x[6]
.sym 13599 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 13601 u_accel.abs_delta_y[7]
.sym 13602 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13603 u_accel.abs_delta_x[7]
.sym 13609 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO
.sym 13610 u_accel.u_output_register.gesture_confidence_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 13611 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 13612 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13613 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_I1[0]
.sym 13614 u_accel.abs_delta_y[0]
.sym 13634 u_accel.abs_delta_x[6]
.sym 13636 u_accel.abs_delta_y[9]
.sym 13638 u_accel.abs_delta_x[4]
.sym 13642 u_accel.abs_delta_x[5]
.sym 13643 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 13650 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13651 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13652 u_accel.abs_delta_x[11]
.sym 13654 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13655 u_accel.abs_delta_x[10]
.sym 13656 u_accel.abs_delta_y[10]
.sym 13657 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13659 u_accel.abs_delta_y[11]
.sym 13660 u_accel.abs_delta_y[9]
.sym 13662 u_accel.abs_delta_x[14]
.sym 13664 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13665 u_accel.abs_delta_y[8]
.sym 13666 u_accel.abs_delta_y[13]
.sym 13667 u_accel.abs_delta_y[12]
.sym 13668 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13669 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13671 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13676 u_accel.abs_delta_y[14]
.sym 13677 u_accel.abs_delta_y[15]
.sym 13680 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 13682 u_accel.abs_delta_y[8]
.sym 13683 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13686 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 13688 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13689 u_accel.abs_delta_y[9]
.sym 13692 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 13694 u_accel.abs_delta_y[10]
.sym 13695 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13696 u_accel.abs_delta_x[10]
.sym 13698 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 13700 u_accel.abs_delta_y[11]
.sym 13701 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13702 u_accel.abs_delta_x[11]
.sym 13704 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 13706 u_accel.abs_delta_y[12]
.sym 13707 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13710 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 13712 u_accel.abs_delta_y[13]
.sym 13713 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13716 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 13718 u_accel.abs_delta_y[14]
.sym 13719 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13720 u_accel.abs_delta_x[14]
.sym 13722 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 13724 u_accel.abs_delta_y[15]
.sym 13725 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13731 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13732 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13733 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13734 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13735 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13736 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13737 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13753 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO
.sym 13754 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO
.sym 13757 u_accel.abs_delta_y[5]
.sym 13765 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 13766 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 13771 u_accel.abs_delta_x[11]
.sym 13772 u_accel.abs_delta_y[6]
.sym 13773 u_accel.u_gesture_classifier.pass_SB_LUT4_I1_O
.sym 13774 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 13775 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 13777 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_I1[0]
.sym 13778 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_I1[2]
.sym 13779 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 13781 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 13782 u_accel.u_output_register.gesture_confidence_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 13783 u_accel.abs_delta_y[16]
.sym 13784 $PACKER_VCC_NET
.sym 13785 u_accel.abs_delta_y[5]
.sym 13787 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13789 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[2]
.sym 13792 u_accel.abs_delta_y[11]
.sym 13795 u_accel.abs_delta_y[17]
.sym 13796 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 13797 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 13800 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 13802 u_accel.abs_delta_x[5]
.sym 13803 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 13805 u_accel.abs_delta_y[16]
.sym 13806 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13809 $nextpnr_ICESTORM_LC_10$I3
.sym 13811 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 13812 u_accel.abs_delta_y[17]
.sym 13815 $nextpnr_ICESTORM_LC_10$COUT
.sym 13818 $PACKER_VCC_NET
.sym 13819 $nextpnr_ICESTORM_LC_10$I3
.sym 13822 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 13823 u_accel.u_output_register.gesture_confidence_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 13824 u_accel.abs_delta_y[6]
.sym 13825 $nextpnr_ICESTORM_LC_10$COUT
.sym 13828 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 13829 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 13830 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[2]
.sym 13834 u_accel.abs_delta_y[11]
.sym 13835 u_accel.abs_delta_x[11]
.sym 13840 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_I1[0]
.sym 13841 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_I1[2]
.sym 13843 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 13846 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 13847 u_accel.abs_delta_x[5]
.sym 13848 u_accel.abs_delta_y[5]
.sym 13849 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 13850 u_accel.u_gesture_classifier.pass_SB_LUT4_I1_O
.sym 13851 clk$SB_IO_IN_$glb_clk
.sym 13852 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 13853 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13854 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 13855 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 13856 u_accel.u_output_register.gesture_confidence_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 13857 gesture_confidence[0]
.sym 13865 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 13866 u_accel.abs_delta_y[6]
.sym 13871 u_accel.abs_delta_y[16]
.sym 13876 u_accel.abs_delta_y[1]
.sym 13878 u_accel.abs_delta_y[11]
.sym 13882 u_accel.abs_delta_y[10]
.sym 13884 u_accel.abs_delta_y[15]
.sym 13886 u_accel.abs_delta_y[12]
.sym 13888 u_accel.abs_delta_y[13]
.sym 13900 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[0]
.sym 13905 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_E
.sym 13906 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 13925 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 13946 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[0]
.sym 13951 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 13953 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[0]
.sym 13954 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 13973 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_E
.sym 13974 clk$SB_IO_IN_$glb_clk
.sym 13975 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 13976 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13977 u_accel.abs_delta_y[5]
.sym 13978 u_accel.delta_y[6]
.sym 13979 u_accel.delta_y[7]
.sym 13980 u_accel.abs_delta_y[7]
.sym 13981 u_accel.delta_y[4]
.sym 13982 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13983 u_accel.delta_y[5]
.sym 13988 u_accel.abs_delta_y[4]
.sym 13989 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 13991 gesture_confidence[2]
.sym 13992 u_accel.abs_delta_y[2]
.sym 13994 u_accel.abs_delta_y[8]
.sym 13996 u_accel.class_gesture[1]
.sym 13997 $PACKER_VCC_NET
.sym 13998 u_accel.class_gesture[0]
.sym 14000 u_accel.abs_delta_y[14]
.sym 14003 u_accel.delta_y[4]
.sym 14010 u_accel.abs_delta_y[15]
.sym 14011 u_accel.abs_delta_y[5]
.sym 14031 u_accel.u_motion_computer.abs_diff_y[0]
.sym 14080 u_accel.u_motion_computer.abs_diff_y[0]
.sym 14096 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 14097 clk$SB_IO_IN_$glb_clk
.sym 14098 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 14099 u_accel.abs_delta_y[11]
.sym 14100 u_accel.delta_y[2]
.sym 14101 u_accel.abs_delta_y[10]
.sym 14102 u_accel.abs_delta_y[15]
.sym 14103 u_accel.abs_delta_y[12]
.sym 14104 u_accel.abs_delta_y[13]
.sym 14105 u_accel.abs_delta_y[14]
.sym 14106 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 14114 u_accel.class_gesture[1]
.sym 14116 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 14119 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_E
.sym 14125 u_accel.delta_y[7]
.sym 14128 u_accel.late_count[4]
.sym 14134 u_accel.late_count[1]
.sym 14146 u_accel.window_complete
.sym 14147 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 14153 u_accel.delta_y[0]
.sym 14158 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 14159 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 14160 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 14162 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 14163 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 14165 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 14166 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 14167 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 14168 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 14170 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 14171 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 14173 u_accel.window_complete
.sym 14174 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 14175 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 14180 u_accel.delta_y[0]
.sym 14192 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 14193 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 14194 u_accel.window_complete
.sym 14197 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 14198 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 14199 u_accel.window_complete
.sym 14203 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 14204 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 14206 u_accel.window_complete
.sym 14209 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 14210 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 14211 u_accel.window_complete
.sym 14215 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 14216 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 14218 u_accel.window_complete
.sym 14219 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 14220 clk$SB_IO_IN_$glb_clk
.sym 14221 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 14223 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14224 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14225 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14226 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14227 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14228 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14229 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14237 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 14240 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 14245 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 14249 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 14253 u_accel.early_count[11]
.sym 14263 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 14268 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 14270 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 14274 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 14275 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 14276 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 14277 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 14278 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 14281 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 14296 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 14303 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 14309 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 14317 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 14323 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 14328 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 14332 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 14340 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 14342 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 14343 clk$SB_IO_IN_$glb_clk
.sym 14344 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 14345 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14346 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14347 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14348 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14349 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14350 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14351 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14352 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14354 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 14363 u_accel.abs_delta_y[16]
.sym 14387 u_accel.early_count[1]
.sym 14388 u_accel.early_count[2]
.sym 14389 u_accel.late_count[3]
.sym 14390 u_accel.late_count[6]
.sym 14391 u_accel.late_count[7]
.sym 14392 u_accel.early_count[7]
.sym 14393 u_accel.late_count[2]
.sym 14394 u_accel.early_count[6]
.sym 14395 u_accel.early_count[0]
.sym 14396 u_accel.late_count[5]
.sym 14397 u_accel.early_count[3]
.sym 14398 u_accel.late_count[4]
.sym 14399 u_accel.early_count[5]
.sym 14401 u_accel.early_count[4]
.sym 14404 u_accel.late_count[1]
.sym 14410 u_accel.late_count[0]
.sym 14418 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 14420 u_accel.late_count[0]
.sym 14421 u_accel.early_count[0]
.sym 14424 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 14426 u_accel.late_count[1]
.sym 14427 u_accel.early_count[1]
.sym 14428 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 14430 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 14432 u_accel.late_count[2]
.sym 14433 u_accel.early_count[2]
.sym 14434 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 14436 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 14438 u_accel.early_count[3]
.sym 14439 u_accel.late_count[3]
.sym 14440 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 14442 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 14444 u_accel.late_count[4]
.sym 14445 u_accel.early_count[4]
.sym 14446 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 14448 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 14450 u_accel.early_count[5]
.sym 14451 u_accel.late_count[5]
.sym 14452 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 14454 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 14456 u_accel.early_count[6]
.sym 14457 u_accel.late_count[6]
.sym 14458 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 14460 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 14462 u_accel.early_count[7]
.sym 14463 u_accel.late_count[7]
.sym 14464 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 14465 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 14466 clk$SB_IO_IN_$glb_clk
.sym 14467 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 14468 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 14469 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 14472 u_accel.delta_y[16]
.sym 14474 u_accel.delta_y[17]
.sym 14481 u_accel.early_count[0]
.sym 14494 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 14496 u_accel.late_count[0]
.sym 14498 u_accel.late_count[10]
.sym 14500 u_accel.early_count[10]
.sym 14502 u_accel.late_count[11]
.sym 14504 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 14509 u_accel.late_count[11]
.sym 14511 u_accel.early_count[10]
.sym 14513 u_accel.late_count[9]
.sym 14516 u_accel.late_count[10]
.sym 14523 u_accel.early_count[11]
.sym 14525 u_accel.late_count[8]
.sym 14532 u_accel.early_count[9]
.sym 14535 u_accel.early_count[8]
.sym 14541 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 14543 u_accel.early_count[8]
.sym 14544 u_accel.late_count[8]
.sym 14545 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 14547 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 14549 u_accel.late_count[9]
.sym 14550 u_accel.early_count[9]
.sym 14551 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 14553 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 14555 u_accel.late_count[10]
.sym 14556 u_accel.early_count[10]
.sym 14557 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 14560 u_accel.early_count[11]
.sym 14561 u_accel.late_count[11]
.sym 14563 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 14588 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 14589 clk$SB_IO_IN_$glb_clk
.sym 14590 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 14592 heartbeat_cnt[1]
.sym 14593 heartbeat_cnt[2]
.sym 14594 heartbeat_cnt[3]
.sym 14595 heartbeat_cnt[4]
.sym 14596 heartbeat_cnt[5]
.sym 14597 heartbeat_cnt[6]
.sym 14598 heartbeat_cnt[7]
.sym 14603 u_accel.u_motion_computer.sum_count[8]
.sym 14616 u_accel.u_motion_computer.sum_count[10]
.sym 14618 u_accel.early_count[9]
.sym 14633 u_accel.window_complete
.sym 14634 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 14645 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 14695 u_accel.window_complete
.sym 14696 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 14698 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 14711 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 14712 clk$SB_IO_IN_$glb_clk
.sym 14713 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 14714 heartbeat_cnt[8]
.sym 14715 heartbeat_cnt[9]
.sym 14716 heartbeat_cnt[10]
.sym 14717 heartbeat_cnt[11]
.sym 14718 heartbeat_cnt[12]
.sym 14719 heartbeat_cnt[13]
.sym 14720 heartbeat_cnt[14]
.sym 14721 heartbeat_cnt[15]
.sym 14740 heartbeat_cnt[0]
.sym 14755 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 14758 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 14759 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 14761 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 14763 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 14765 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 14766 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 14767 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 14768 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 14788 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 14796 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 14803 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 14806 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 14814 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 14818 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 14824 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 14831 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 14834 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 14835 clk$SB_IO_IN_$glb_clk
.sym 14836 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 14837 heartbeat_cnt[16]
.sym 14838 heartbeat_cnt[17]
.sym 14839 heartbeat_cnt[18]
.sym 14840 heartbeat_cnt[19]
.sym 14841 heartbeat_cnt[20]
.sym 14842 heartbeat_cnt[21]
.sym 14843 heartbeat_cnt[22]
.sym 14844 heartbeat_cnt[0]
.sym 14886 u_accel.u_motion_computer.sum_count[10]
.sym 14889 u_accel.u_motion_computer.sum_count[8]
.sym 14918 u_accel.u_motion_computer.sum_count[8]
.sym 14948 u_accel.u_motion_computer.sum_count[10]
.sym 14957 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 14958 clk$SB_IO_IN_$glb_clk
.sym 14959 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 16111 u_accel.window_complete
.sym 16331 u_accel.early_sum_x[0]
.sym 16335 u_accel.early_sum_x[4]
.sym 16338 u_accel.early_sum_x[3]
.sym 16357 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 16365 u_accel.u_motion_computer.abs_diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 16383 u_accel.window_complete
.sym 16384 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 16392 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 16395 u_accel.early_sum_x[3]
.sym 16396 u_accel.early_sum_x[0]
.sym 16400 u_accel.early_sum_x[4]
.sym 16413 u_accel.early_sum_x[0]
.sym 16430 u_accel.early_sum_x[3]
.sym 16435 u_accel.early_sum_x[4]
.sym 16441 u_accel.window_complete
.sym 16443 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 16444 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 16451 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 16452 clk$SB_IO_IN_$glb_clk
.sym 16453 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 16454 u_accel.early_sum_x[1]
.sym 16455 u_accel.early_sum_x[5]
.sym 16456 u_accel.late_sum_x[0]
.sym 16457 u_accel.late_sum_x[7]
.sym 16458 u_accel.late_sum_x[5]
.sym 16459 u_accel.late_sum_x[2]
.sym 16460 u_accel.early_sum_x[2]
.sym 16461 u_accel.late_sum_x[3]
.sym 16478 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 16501 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 16506 u_accel.early_sum_x[6]
.sym 16511 u_accel.early_sum_x[1]
.sym 16512 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 16517 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 16520 u_accel.early_sum_x[5]
.sym 16522 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 16523 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 16525 u_accel.early_sum_x[2]
.sym 16528 u_accel.early_sum_x[6]
.sym 16535 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 16543 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 16547 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 16552 u_accel.early_sum_x[1]
.sym 16559 u_accel.early_sum_x[5]
.sym 16565 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 16570 u_accel.early_sum_x[2]
.sym 16574 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 16575 clk$SB_IO_IN_$glb_clk
.sym 16576 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 16577 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 16578 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 16579 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 16580 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 16581 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 16582 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 16583 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 16584 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 16590 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 16593 u_accel.compressed_x[3]
.sym 16595 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 16598 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 16618 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 16619 u_accel.late_sum_x[6]
.sym 16620 u_accel.late_sum_x[0]
.sym 16621 u_accel.late_sum_x[7]
.sym 16622 u_accel.late_sum_x[5]
.sym 16623 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 16624 u_accel.late_sum_x[1]
.sym 16625 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 16626 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 16628 u_accel.late_sum_x[4]
.sym 16629 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 16630 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 16631 u_accel.late_sum_x[2]
.sym 16633 u_accel.late_sum_x[3]
.sym 16637 u_accel.u_motion_computer.abs_diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 16644 $PACKER_VCC_NET
.sym 16649 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 16650 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 16652 u_accel.u_motion_computer.abs_diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 16653 u_accel.late_sum_x[0]
.sym 16654 $PACKER_VCC_NET
.sym 16656 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 16658 u_accel.late_sum_x[1]
.sym 16659 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 16660 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 16662 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 16664 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 16665 u_accel.late_sum_x[2]
.sym 16666 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 16668 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 16670 u_accel.late_sum_x[3]
.sym 16671 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 16672 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 16674 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 16676 u_accel.late_sum_x[4]
.sym 16677 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 16678 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 16680 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 16682 u_accel.late_sum_x[5]
.sym 16683 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 16684 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 16686 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 16688 u_accel.late_sum_x[6]
.sym 16689 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 16690 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 16692 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 16694 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 16695 u_accel.late_sum_x[7]
.sym 16696 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 16697 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 16698 clk$SB_IO_IN_$glb_clk
.sym 16699 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 16700 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 16701 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 16702 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 16703 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 16704 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 16705 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 16706 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 16707 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 16712 u_accel.u_motion_computer.abs_diff_x[0]
.sym 16722 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 16725 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 16727 u_accel.late_sum_x[8]
.sym 16728 u_accel.early_sum_x[17]
.sym 16730 $PACKER_VCC_NET
.sym 16733 u_accel.late_sum_x[10]
.sym 16735 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 16736 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 16741 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 16743 u_accel.late_sum_x[8]
.sym 16744 u_accel.late_sum_x[10]
.sym 16745 u_accel.late_sum_x[13]
.sym 16747 u_accel.late_sum_x[14]
.sym 16749 u_accel.late_sum_x[12]
.sym 16751 u_accel.late_sum_x[11]
.sym 16753 u_accel.late_sum_x[15]
.sym 16755 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 16759 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 16762 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 16763 u_accel.late_sum_x[9]
.sym 16768 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 16769 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 16771 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 16772 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 16773 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 16775 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 16776 u_accel.late_sum_x[8]
.sym 16777 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 16779 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 16781 u_accel.late_sum_x[9]
.sym 16782 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 16783 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 16785 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 16787 u_accel.late_sum_x[10]
.sym 16788 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 16789 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 16791 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 16793 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 16794 u_accel.late_sum_x[11]
.sym 16795 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 16797 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 16799 u_accel.late_sum_x[12]
.sym 16800 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 16801 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 16803 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 16805 u_accel.late_sum_x[13]
.sym 16806 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 16807 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 16809 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 16811 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 16812 u_accel.late_sum_x[14]
.sym 16813 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 16815 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 16817 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 16818 u_accel.late_sum_x[15]
.sym 16819 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 16820 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 16821 clk$SB_IO_IN_$glb_clk
.sym 16822 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 16823 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 16824 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 16825 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 16826 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 16827 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 16828 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 16829 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 16830 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 16835 u_accel.compressed_x[3]
.sym 16839 u_accel.late_sum_x[11]
.sym 16840 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 16841 u_accel.late_sum_x[13]
.sym 16847 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 16856 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 16857 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 16859 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 16883 u_accel.early_sum_x[16]
.sym 16887 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 16888 u_accel.early_sum_x[17]
.sym 16890 u_accel.early_sum_x[8]
.sym 16893 u_accel.early_sum_x[7]
.sym 16894 u_accel.late_sum_x[17]
.sym 16895 u_accel.late_sum_x[16]
.sym 16896 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 16898 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 16899 u_accel.late_sum_x[16]
.sym 16900 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 16903 u_accel.early_sum_x[17]
.sym 16905 u_accel.late_sum_x[17]
.sym 16906 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 16916 u_accel.early_sum_x[7]
.sym 16934 u_accel.early_sum_x[8]
.sym 16939 u_accel.early_sum_x[16]
.sym 16943 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 16944 clk$SB_IO_IN_$glb_clk
.sym 16945 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 16946 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 16947 u_accel.late_sum_x[8]
.sym 16948 u_accel.early_sum_x[8]
.sym 16949 u_accel.early_sum_x[16]
.sym 16950 u_accel.late_sum_x[10]
.sym 16951 u_accel.early_sum_x[7]
.sym 16952 u_accel.late_sum_x[17]
.sym 16953 u_accel.late_sum_x[16]
.sym 16960 u_accel.compressed_x[3]
.sym 16966 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 16971 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 16980 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 16989 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 16996 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17013 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 17032 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17033 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 17034 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 17066 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 17067 clk$SB_IO_IN_$glb_clk
.sym 17068 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 17069 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 17072 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 17074 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 17084 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 17089 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 17094 u_accel.abs_delta_x[9]
.sym 17097 u_accel.abs_delta_x[1]
.sym 17098 u_accel.window_complete
.sym 17100 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 17110 u_accel.u_motion_computer.abs_diff_x[0]
.sym 17112 u_accel.u_motion_computer.diff_x[1]
.sym 17120 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17179 u_accel.u_motion_computer.diff_x[1]
.sym 17181 u_accel.u_motion_computer.abs_diff_x[0]
.sym 17182 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17189 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 17190 clk$SB_IO_IN_$glb_clk
.sym 17191 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 17206 event_x[8]
.sym 17224 $PACKER_VCC_NET
.sym 17319 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_I1_SB_LUT4_O_I2[3]
.sym 17320 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 17321 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 17340 u_accel.abs_delta_x[17]
.sym 17342 u_accel.abs_delta_y[6]
.sym 17350 u_accel.abs_delta_y[17]
.sym 17357 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17362 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17365 u_accel.abs_delta_x[9]
.sym 17366 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17372 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17374 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17375 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17380 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17386 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17388 $nextpnr_ICESTORM_LC_23$O
.sym 17390 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17394 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CI
.sym 17397 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17398 u_accel.abs_delta_x[9]
.sym 17400 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CI
.sym 17403 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17406 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CI
.sym 17409 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17412 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CI
.sym 17415 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17418 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CI
.sym 17421 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17424 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CI
.sym 17426 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17430 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CI
.sym 17432 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17439 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17440 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17441 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17442 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17443 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17444 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17445 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17454 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17458 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17469 u_accel.abs_delta_y[9]
.sym 17470 u_accel.abs_delta_y[16]
.sym 17471 u_accel.abs_delta_y[4]
.sym 17473 u_accel.abs_delta_y[2]
.sym 17474 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CI
.sym 17480 u_accel.abs_delta_x[14]
.sym 17482 u_accel.u_motion_computer.abs_diff_y[0]
.sym 17483 u_accel.abs_delta_y[14]
.sym 17491 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_I1_SB_LUT4_O_I2[3]
.sym 17494 u_accel.abs_delta_y[0]
.sym 17495 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17496 $PACKER_VCC_NET
.sym 17497 u_accel.abs_delta_x[6]
.sym 17499 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 17500 u_accel.abs_delta_x[17]
.sym 17502 u_accel.abs_delta_y[6]
.sym 17505 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 17510 u_accel.abs_delta_y[17]
.sym 17511 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_1_CI
.sym 17514 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17517 $nextpnr_ICESTORM_LC_24$I3
.sym 17520 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 17523 $nextpnr_ICESTORM_LC_24$COUT
.sym 17525 $PACKER_VCC_NET
.sym 17527 $nextpnr_ICESTORM_LC_24$I3
.sym 17531 u_accel.abs_delta_x[6]
.sym 17533 $nextpnr_ICESTORM_LC_24$COUT
.sym 17536 u_accel.abs_delta_x[6]
.sym 17537 u_accel.abs_delta_x[14]
.sym 17538 u_accel.abs_delta_y[14]
.sym 17539 u_accel.abs_delta_y[6]
.sym 17543 u_accel.abs_delta_y[0]
.sym 17548 u_accel.abs_delta_y[17]
.sym 17549 u_accel.abs_delta_x[17]
.sym 17550 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 17551 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_I1_SB_LUT4_O_I2[3]
.sym 17554 u_accel.u_motion_computer.abs_diff_y[0]
.sym 17558 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 17559 clk$SB_IO_IN_$glb_clk
.sym 17560 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 17561 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17576 u_accel.u_motion_computer.abs_diff_y[0]
.sym 17586 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17587 u_accel.abs_delta_y[3]
.sym 17588 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 17591 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17593 u_accel.abs_delta_y[7]
.sym 17594 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 17596 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 17611 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17612 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17613 u_accel.abs_delta_y[15]
.sym 17615 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17616 u_accel.abs_delta_y[14]
.sym 17617 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17619 u_accel.abs_delta_y[10]
.sym 17621 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17622 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17623 u_accel.abs_delta_y[12]
.sym 17626 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17629 u_accel.abs_delta_y[9]
.sym 17631 u_accel.abs_delta_y[11]
.sym 17632 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17633 u_accel.abs_delta_y[13]
.sym 17634 $nextpnr_ICESTORM_LC_20$O
.sym 17636 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17640 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 17642 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17644 u_accel.abs_delta_y[9]
.sym 17646 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 17648 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17650 u_accel.abs_delta_y[10]
.sym 17652 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 17655 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17656 u_accel.abs_delta_y[11]
.sym 17658 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 17661 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17662 u_accel.abs_delta_y[12]
.sym 17664 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 17666 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17668 u_accel.abs_delta_y[13]
.sym 17670 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 17672 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17674 u_accel.abs_delta_y[14]
.sym 17676 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 17678 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17680 u_accel.abs_delta_y[15]
.sym 17686 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 17687 u_accel.abs_delta_y[9]
.sym 17688 u_accel.abs_delta_y[4]
.sym 17689 u_accel.abs_delta_y[2]
.sym 17690 u_accel.abs_delta_y[8]
.sym 17691 u_accel.abs_delta_y[3]
.sym 17698 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 17699 u_accel.abs_delta_y[15]
.sym 17702 u_accel.u_motion_computer.diff_y[1]
.sym 17704 u_accel.abs_delta_y[14]
.sym 17708 gesture_confidence[0]
.sym 17709 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 17711 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 17715 u_accel.abs_delta_y[5]
.sym 17718 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 17720 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 17725 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17726 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 17727 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 17731 u_accel.abs_delta_x[4]
.sym 17737 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO
.sym 17741 u_accel.abs_delta_y[17]
.sym 17743 u_accel.u_gesture_classifier.pass_SB_LUT4_I1_O
.sym 17744 u_accel.u_output_register.gesture_confidence_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 17745 u_accel.abs_delta_y[4]
.sym 17751 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 17755 u_accel.abs_delta_y[16]
.sym 17757 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 17760 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17761 u_accel.abs_delta_y[16]
.sym 17763 $nextpnr_ICESTORM_LC_21$I3
.sym 17766 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 17767 u_accel.abs_delta_y[17]
.sym 17773 $nextpnr_ICESTORM_LC_21$I3
.sym 17776 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO
.sym 17777 u_accel.abs_delta_x[4]
.sym 17782 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 17783 u_accel.u_output_register.gesture_confidence_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 17784 u_accel.abs_delta_y[4]
.sym 17785 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 17804 u_accel.u_gesture_classifier.pass_SB_LUT4_I1_O
.sym 17805 clk$SB_IO_IN_$glb_clk
.sym 17806 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 17808 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 17809 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 17810 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 17811 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 17812 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 17813 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 17814 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 17820 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17822 u_accel.abs_delta_y[9]
.sym 17823 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 17824 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 17828 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 17833 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17834 u_accel.abs_delta_y[17]
.sym 17837 u_accel.delta_y[5]
.sym 17838 u_accel.delta_y[2]
.sym 17852 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17854 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 17856 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17858 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 17863 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17866 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 17871 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 17877 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 17883 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 17887 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17888 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 17890 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17894 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 17902 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 17905 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 17906 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 17907 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17914 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 17919 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 17924 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17927 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 17928 clk$SB_IO_IN_$glb_clk
.sym 17929 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 17930 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 17931 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 17932 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 17933 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 17934 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 17935 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 17936 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 17937 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 17944 u_accel.u_motion_computer.diff_y[1]
.sym 17946 u_accel.abs_delta_y[5]
.sym 17948 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17952 u_accel.abs_delta_y[7]
.sym 17954 u_accel.abs_delta_y[16]
.sym 17955 u_accel.delta_y[6]
.sym 17959 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 17972 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17973 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 17974 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 17975 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 17980 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 17985 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 17990 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 17993 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17997 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 17998 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 17999 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 18000 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 18001 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 18002 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 18004 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 18005 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 18006 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 18013 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 18016 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 18018 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 18019 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 18023 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 18024 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 18025 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 18028 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 18029 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 18031 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 18035 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 18036 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 18037 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 18040 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 18042 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 18043 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 18046 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 18050 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 18051 clk$SB_IO_IN_$glb_clk
.sym 18052 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 18053 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 18054 u_accel.abs_delta_y[17]
.sym 18055 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 18056 u_accel.delta_y[1]
.sym 18057 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18058 u_accel.delta_y[3]
.sym 18059 u_accel.abs_delta_y[16]
.sym 18060 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18066 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 18068 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 18069 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 18085 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 18095 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18097 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18098 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18099 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18100 u_accel.delta_y[7]
.sym 18104 u_accel.delta_y[4]
.sym 18108 u_accel.delta_y[2]
.sym 18109 u_accel.delta_y[5]
.sym 18111 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18112 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18115 u_accel.delta_y[6]
.sym 18121 u_accel.delta_y[1]
.sym 18123 u_accel.delta_y[3]
.sym 18124 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18125 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18126 $nextpnr_ICESTORM_LC_2$O
.sym 18128 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18132 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18135 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18136 u_accel.delta_y[1]
.sym 18138 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18141 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18142 u_accel.delta_y[2]
.sym 18144 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18147 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18148 u_accel.delta_y[3]
.sym 18150 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18153 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18154 u_accel.delta_y[4]
.sym 18156 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18159 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18160 u_accel.delta_y[5]
.sym 18162 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18164 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18166 u_accel.delta_y[6]
.sym 18168 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18170 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18172 u_accel.delta_y[7]
.sym 18176 u_accel.delta_y[10]
.sym 18177 u_accel.delta_y[9]
.sym 18178 u_accel.delta_y[13]
.sym 18179 u_accel.delta_y[11]
.sym 18180 u_accel.delta_y[8]
.sym 18181 u_accel.delta_y[12]
.sym 18182 u_accel.delta_y[14]
.sym 18183 u_accel.delta_y[15]
.sym 18189 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 18190 u_accel.u_motion_computer.diff_y[1]
.sym 18194 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 18199 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 18200 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 18206 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 18208 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 18212 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18218 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18219 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18222 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18224 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18225 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18231 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18235 u_accel.delta_y[13]
.sym 18236 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18237 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18238 u_accel.delta_y[12]
.sym 18241 u_accel.delta_y[10]
.sym 18242 u_accel.delta_y[9]
.sym 18244 u_accel.delta_y[11]
.sym 18245 u_accel.delta_y[8]
.sym 18247 u_accel.delta_y[14]
.sym 18248 u_accel.delta_y[15]
.sym 18249 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18251 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18253 u_accel.delta_y[8]
.sym 18255 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18258 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18259 u_accel.delta_y[9]
.sym 18261 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18264 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18265 u_accel.delta_y[10]
.sym 18267 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18270 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18271 u_accel.delta_y[11]
.sym 18273 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18276 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18277 u_accel.delta_y[12]
.sym 18279 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18282 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18283 u_accel.delta_y[13]
.sym 18285 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18287 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18289 u_accel.delta_y[14]
.sym 18291 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 18294 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18295 u_accel.delta_y[15]
.sym 18300 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18301 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18302 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18303 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18304 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18305 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18306 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18312 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 18315 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 18317 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 18318 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 18334 led_gesture_valid_SB_LUT4_I3_O
.sym 18335 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 18349 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 18350 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 18364 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 18368 u_accel.delta_y[16]
.sym 18370 u_accel.delta_y[17]
.sym 18372 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 18374 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 18376 u_accel.delta_y[16]
.sym 18379 u_accel.delta_y[17]
.sym 18382 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 18399 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 18410 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 18419 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 18420 clk$SB_IO_IN_$glb_clk
.sym 18421 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 18422 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18423 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18424 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18425 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18426 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18427 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18428 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18429 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18435 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 18436 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 18442 u_accel.early_count[11]
.sym 18449 gesture_led_cnt[15]
.sym 18451 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 18474 heartbeat_cnt[3]
.sym 18475 heartbeat_cnt[4]
.sym 18477 heartbeat_cnt[6]
.sym 18480 heartbeat_cnt[1]
.sym 18484 heartbeat_cnt[5]
.sym 18485 heartbeat_cnt[0]
.sym 18489 heartbeat_cnt[2]
.sym 18493 heartbeat_cnt[0]
.sym 18494 heartbeat_cnt[7]
.sym 18495 $nextpnr_ICESTORM_LC_36$O
.sym 18497 heartbeat_cnt[0]
.sym 18501 heartbeat_cnt_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 18504 heartbeat_cnt[1]
.sym 18505 heartbeat_cnt[0]
.sym 18507 heartbeat_cnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 18509 heartbeat_cnt[2]
.sym 18511 heartbeat_cnt_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 18513 heartbeat_cnt_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 18515 heartbeat_cnt[3]
.sym 18517 heartbeat_cnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 18519 heartbeat_cnt_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 18521 heartbeat_cnt[4]
.sym 18523 heartbeat_cnt_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 18525 heartbeat_cnt_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 18528 heartbeat_cnt[5]
.sym 18529 heartbeat_cnt_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 18531 heartbeat_cnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 18533 heartbeat_cnt[6]
.sym 18535 heartbeat_cnt_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 18537 heartbeat_cnt_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 18539 heartbeat_cnt[7]
.sym 18541 heartbeat_cnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 18543 clk$SB_IO_IN_$glb_clk
.sym 18544 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 18545 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18546 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18547 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18548 led_gesture_valid_SB_CARRY_CO_I1
.sym 18549 led_gesture_valid$SB_IO_OUT
.sym 18550 led_gesture_valid_SB_LUT4_I3_O
.sym 18552 gesture_led_cnt[0]
.sym 18581 heartbeat_cnt_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 18586 heartbeat_cnt[8]
.sym 18595 heartbeat_cnt[9]
.sym 18599 heartbeat_cnt[13]
.sym 18601 heartbeat_cnt[15]
.sym 18604 heartbeat_cnt[10]
.sym 18606 heartbeat_cnt[12]
.sym 18608 heartbeat_cnt[14]
.sym 18613 heartbeat_cnt[11]
.sym 18618 heartbeat_cnt_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 18621 heartbeat_cnt[8]
.sym 18622 heartbeat_cnt_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 18624 heartbeat_cnt_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 18626 heartbeat_cnt[9]
.sym 18628 heartbeat_cnt_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 18630 heartbeat_cnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 18633 heartbeat_cnt[10]
.sym 18634 heartbeat_cnt_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 18636 heartbeat_cnt_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 18638 heartbeat_cnt[11]
.sym 18640 heartbeat_cnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 18642 heartbeat_cnt_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 18645 heartbeat_cnt[12]
.sym 18646 heartbeat_cnt_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 18648 heartbeat_cnt_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 18650 heartbeat_cnt[13]
.sym 18652 heartbeat_cnt_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 18654 heartbeat_cnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 18657 heartbeat_cnt[14]
.sym 18658 heartbeat_cnt_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 18660 heartbeat_cnt_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 18662 heartbeat_cnt[15]
.sym 18664 heartbeat_cnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 18666 clk$SB_IO_IN_$glb_clk
.sym 18667 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 18669 gesture_led_cnt[15]
.sym 18670 gesture_led_cnt[16]
.sym 18671 gesture_led_cnt[17]
.sym 18672 gesture_led_cnt[18]
.sym 18673 gesture_led_cnt[19]
.sym 18674 led_heartbeat$SB_IO_OUT
.sym 18704 heartbeat_cnt_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 18712 heartbeat_cnt[19]
.sym 18716 heartbeat_cnt[0]
.sym 18717 heartbeat_cnt[16]
.sym 18719 heartbeat_cnt[18]
.sym 18721 heartbeat_cnt[20]
.sym 18722 heartbeat_cnt[21]
.sym 18723 heartbeat_cnt[22]
.sym 18726 heartbeat_cnt[17]
.sym 18741 heartbeat_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 18743 heartbeat_cnt[16]
.sym 18745 heartbeat_cnt_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 18747 heartbeat_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 18750 heartbeat_cnt[17]
.sym 18751 heartbeat_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 18753 heartbeat_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 18755 heartbeat_cnt[18]
.sym 18757 heartbeat_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 18759 heartbeat_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 18762 heartbeat_cnt[19]
.sym 18763 heartbeat_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 18765 heartbeat_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 18767 heartbeat_cnt[20]
.sym 18769 heartbeat_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 18771 heartbeat_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 18773 heartbeat_cnt[21]
.sym 18775 heartbeat_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 18779 heartbeat_cnt[22]
.sym 18781 heartbeat_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 18786 heartbeat_cnt[0]
.sym 18789 clk$SB_IO_IN_$glb_clk
.sym 18790 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 18818 led_gesture_valid_SB_LUT4_I3_O
.sym 20163 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 20165 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 20166 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 20167 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 20168 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 20169 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 20186 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 20188 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 20190 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 20192 u_accel.compressed_x[0]
.sym 20193 u_accel.compressed_x[2]
.sym 20194 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 20196 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 20214 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20224 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 20228 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 20233 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 20238 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 20263 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 20280 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 20282 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20283 clk$SB_IO_IN_$glb_clk
.sym 20284 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 20285 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 20286 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 20287 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 20288 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 20289 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 20290 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 20291 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 20292 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 20299 u_accel.window_complete
.sym 20309 u_accel.compressed_x[3]
.sym 20317 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 20318 u_accel.compressed_x[3]
.sym 20320 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 20326 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 20328 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20329 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 20330 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 20331 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 20333 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 20336 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 20337 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 20341 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 20360 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 20366 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 20373 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 20380 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 20384 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 20389 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 20396 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 20402 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 20405 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20406 clk$SB_IO_IN_$glb_clk
.sym 20407 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 20408 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 20409 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 20410 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 20411 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 20412 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 20413 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 20414 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 20415 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 20424 u_accel.compressed_x[1]
.sym 20433 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 20435 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 20437 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 20438 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20439 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 20442 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 20443 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 20450 u_accel.compressed_x[1]
.sym 20452 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 20456 u_accel.compressed_x[0]
.sym 20460 u_accel.compressed_x[2]
.sym 20461 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 20463 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 20465 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 20469 u_accel.compressed_x[3]
.sym 20470 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 20472 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 20474 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 20475 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 20481 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 20483 u_accel.compressed_x[0]
.sym 20484 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 20487 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 20489 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 20490 u_accel.compressed_x[1]
.sym 20491 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 20493 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 20495 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 20496 u_accel.compressed_x[2]
.sym 20497 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 20499 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 20501 u_accel.compressed_x[3]
.sym 20502 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 20503 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 20505 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 20507 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 20508 u_accel.compressed_x[3]
.sym 20509 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 20511 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 20513 u_accel.compressed_x[3]
.sym 20514 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 20515 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 20517 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 20519 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 20520 u_accel.compressed_x[3]
.sym 20521 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 20523 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 20525 u_accel.compressed_x[3]
.sym 20526 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 20527 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 20528 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 20529 clk$SB_IO_IN_$glb_clk
.sym 20530 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 20531 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 20532 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 20533 u_accel.late_sum_x[15]
.sym 20534 u_accel.late_sum_x[14]
.sym 20535 u_accel.late_sum_x[12]
.sym 20536 u_accel.late_sum_x[11]
.sym 20537 u_accel.late_sum_x[13]
.sym 20538 u_accel.late_sum_x[9]
.sym 20545 event_y[8]
.sym 20546 u_accel.compressed_x[2]
.sym 20550 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 20552 u_accel.compressed_x[0]
.sym 20554 u_accel.compressed_x[1]
.sym 20557 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 20559 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 20563 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 20566 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 20567 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 20573 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 20575 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 20577 u_accel.compressed_x[3]
.sym 20581 u_accel.compressed_x[3]
.sym 20586 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 20592 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 20593 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 20596 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 20598 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 20603 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 20604 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 20606 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 20607 u_accel.compressed_x[3]
.sym 20608 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 20610 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 20612 u_accel.compressed_x[3]
.sym 20613 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 20614 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 20616 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 20618 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 20619 u_accel.compressed_x[3]
.sym 20620 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 20622 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 20624 u_accel.compressed_x[3]
.sym 20625 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 20626 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 20628 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 20630 u_accel.compressed_x[3]
.sym 20631 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 20632 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 20634 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 20636 u_accel.compressed_x[3]
.sym 20637 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 20638 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 20640 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 20642 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 20643 u_accel.compressed_x[3]
.sym 20644 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 20646 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 20648 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 20649 u_accel.compressed_x[3]
.sym 20650 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 20651 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 20652 clk$SB_IO_IN_$glb_clk
.sym 20653 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 20654 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 20655 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 20656 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 20657 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 20658 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 20659 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 20660 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 20661 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 20666 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 20668 u_accel.u_input_fifo.wr_ptr[3]
.sym 20669 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 20670 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 20671 u_accel.late_sum_x[9]
.sym 20673 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 20674 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 20678 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 20684 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 20688 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 20690 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 20710 u_accel.compressed_x[3]
.sym 20712 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 20714 u_accel.early_sum_x[15]
.sym 20718 u_accel.early_sum_x[12]
.sym 20719 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 20721 u_accel.early_sum_x[9]
.sym 20723 u_accel.early_sum_x[11]
.sym 20724 u_accel.early_sum_x[13]
.sym 20725 u_accel.early_sum_x[14]
.sym 20727 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 20729 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 20730 u_accel.compressed_x[3]
.sym 20731 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 20735 u_accel.compressed_x[3]
.sym 20736 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 20737 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 20743 u_accel.early_sum_x[12]
.sym 20748 u_accel.early_sum_x[15]
.sym 20755 u_accel.early_sum_x[14]
.sym 20759 u_accel.early_sum_x[13]
.sym 20767 u_accel.early_sum_x[9]
.sym 20770 u_accel.early_sum_x[11]
.sym 20774 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 20775 clk$SB_IO_IN_$glb_clk
.sym 20776 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 20777 u_accel.early_sum_x[17]
.sym 20779 u_accel.early_sum_x[9]
.sym 20780 u_accel.early_sum_x[15]
.sym 20781 u_accel.early_sum_x[11]
.sym 20782 u_accel.early_sum_x[13]
.sym 20783 u_accel.early_sum_x[14]
.sym 20784 u_accel.early_sum_x[12]
.sym 20794 u_accel.window_complete
.sym 20805 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 20809 $PACKER_VCC_NET
.sym 20818 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 20819 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 20822 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 20824 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 20826 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 20829 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 20834 u_accel.early_sum_x[10]
.sym 20835 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 20845 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20853 u_accel.early_sum_x[10]
.sym 20857 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 20864 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 20870 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 20875 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 20884 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 20888 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 20894 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 20897 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20898 clk$SB_IO_IN_$glb_clk
.sym 20899 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 20900 u_accel.early_sum_x[10]
.sym 20919 u_accel.early_sum_x[17]
.sym 20920 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 20921 $PACKER_VCC_NET
.sym 20931 u_accel.abs_delta_x[7]
.sym 20934 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20941 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 20950 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 20952 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 20954 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 20955 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 20965 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 20969 u_accel.window_complete
.sym 20974 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 20975 u_accel.window_complete
.sym 20976 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 20992 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 20993 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 20994 u_accel.window_complete
.sym 21004 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 21006 u_accel.window_complete
.sym 21007 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 21020 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 21021 clk$SB_IO_IN_$glb_clk
.sym 21022 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 21173 u_accel.abs_delta_x[16]
.sym 21195 u_accel.abs_delta_x[9]
.sym 21196 u_accel.abs_delta_y[7]
.sym 21197 u_accel.abs_delta_x[16]
.sym 21200 u_accel.abs_delta_x[1]
.sym 21201 u_accel.abs_delta_x[7]
.sym 21207 u_accel.abs_delta_y[1]
.sym 21208 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 21214 u_accel.abs_delta_y[9]
.sym 21215 u_accel.abs_delta_y[16]
.sym 21217 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 21244 u_accel.abs_delta_x[1]
.sym 21245 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 21246 u_accel.abs_delta_y[1]
.sym 21247 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 21250 u_accel.abs_delta_x[9]
.sym 21251 u_accel.abs_delta_y[9]
.sym 21252 u_accel.abs_delta_x[7]
.sym 21253 u_accel.abs_delta_y[7]
.sym 21257 u_accel.abs_delta_y[16]
.sym 21259 u_accel.abs_delta_x[16]
.sym 21272 u_accel.class_pass
.sym 21282 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 21287 u_accel.window_complete
.sym 21292 u_accel.abs_delta_y[7]
.sym 21293 u_accel.abs_delta_y[1]
.sym 21301 $PACKER_VCC_NET
.sym 21303 u_accel.abs_delta_y[2]
.sym 21315 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21319 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21320 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21321 u_accel.abs_delta_y[5]
.sym 21323 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21324 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21327 $PACKER_VCC_NET
.sym 21329 u_accel.abs_delta_y[2]
.sym 21330 u_accel.abs_delta_y[7]
.sym 21332 u_accel.abs_delta_y[3]
.sym 21333 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21334 u_accel.abs_delta_y[4]
.sym 21335 u_accel.abs_delta_y[1]
.sym 21336 u_accel.abs_delta_y[6]
.sym 21337 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21338 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21342 $nextpnr_ICESTORM_LC_7$O
.sym 21345 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21348 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21350 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21352 u_accel.abs_delta_y[1]
.sym 21354 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21356 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21358 u_accel.abs_delta_y[2]
.sym 21360 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21362 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21363 $PACKER_VCC_NET
.sym 21364 u_accel.abs_delta_y[3]
.sym 21366 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21368 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21370 u_accel.abs_delta_y[4]
.sym 21372 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21375 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21376 u_accel.abs_delta_y[5]
.sym 21378 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21380 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21382 u_accel.abs_delta_y[6]
.sym 21384 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21387 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21388 u_accel.abs_delta_y[7]
.sym 21393 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R
.sym 21394 u_accel.abs_delta_y[6]
.sym 21398 u_accel.abs_delta_y[1]
.sym 21407 u_accel.abs_delta_y[5]
.sym 21410 $PACKER_VCC_NET
.sym 21412 gesture_confidence[0]
.sym 21421 u_accel.abs_delta_y[1]
.sym 21424 u_accel.abs_delta_x[7]
.sym 21425 u_accel.u_motion_computer.abs_diff_y[0]
.sym 21426 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 21428 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21436 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21439 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21440 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21442 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21443 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21445 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21446 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21447 u_accel.abs_delta_y[8]
.sym 21449 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21465 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21468 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21469 u_accel.abs_delta_y[8]
.sym 21471 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21473 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21477 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21479 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21483 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21486 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21489 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21491 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21495 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21497 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21501 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21504 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21507 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21510 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21516 u_accel.u_output_register.last_gesture[1]
.sym 21521 u_accel.u_output_register.gesture_confidence_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 21522 u_accel.u_output_register.gesture_confidence_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 21532 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21538 u_accel.abs_delta_y[6]
.sym 21540 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 21542 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 21546 u_accel.class_pass
.sym 21550 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 21551 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21557 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 21558 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 21559 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 21560 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21562 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 21563 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 21564 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21565 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 21566 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 21568 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 21571 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 21580 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 21582 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 21588 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 21590 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21594 $nextpnr_ICESTORM_LC_8$I3
.sym 21596 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 21604 $nextpnr_ICESTORM_LC_8$I3
.sym 21607 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 21609 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 21610 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21613 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21614 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 21616 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 21620 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 21621 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 21622 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21625 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21627 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 21628 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 21631 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 21632 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21634 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 21635 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 21636 clk$SB_IO_IN_$glb_clk
.sym 21637 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 21638 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21639 gesture_confidence[3]
.sym 21640 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21641 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21642 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21643 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 21644 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21645 gesture_confidence[1]
.sym 21652 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 21662 u_accel.u_gesture_classifier.pass_SB_LUT4_I1_O
.sym 21670 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 21671 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 21679 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21693 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21694 u_accel.u_motion_computer.diff_y[1]
.sym 21696 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 21697 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21698 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21703 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21707 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21709 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21711 $nextpnr_ICESTORM_LC_22$O
.sym 21713 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21717 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21720 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 21721 u_accel.u_motion_computer.diff_y[1]
.sym 21723 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21725 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21727 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21729 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21732 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21733 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21735 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21738 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21739 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21741 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21744 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21745 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21747 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21750 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21751 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21753 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21756 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21757 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21761 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R
.sym 21762 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 21763 gesture_valid
.sym 21764 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21765 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21766 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21767 u_accel.u_gesture_classifier.pass_SB_LUT4_I1_O
.sym 21768 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21774 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 21777 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 21778 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 21780 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 21782 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 21784 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 21786 u_accel.abs_delta_y[16]
.sym 21787 $PACKER_VCC_NET
.sym 21790 u_accel.u_gesture_classifier.pass_SB_LUT4_I1_O
.sym 21792 u_accel.abs_delta_y[17]
.sym 21794 u_accel.u_output_register.last_gesture[0]
.sym 21796 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 21797 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21806 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21809 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21817 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21820 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21821 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21822 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21825 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21831 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21834 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21837 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21838 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21840 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21842 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21844 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21846 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21848 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21850 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21852 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21855 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21856 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21858 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21861 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21862 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21864 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21866 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21868 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21870 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21872 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21874 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21876 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21878 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21880 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21886 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21889 gesture[0]
.sym 21890 gesture[1]
.sym 21897 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 21899 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 21901 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 21903 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R
.sym 21905 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 21906 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R
.sym 21907 $PACKER_VCC_NET
.sym 21908 gesture_valid
.sym 21916 u_accel.u_gesture_classifier.pass_SB_LUT4_I1_O
.sym 21920 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21932 u_accel.u_motion_computer.diff_y[1]
.sym 21936 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21937 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 21938 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21941 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 21942 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 21949 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 21951 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21953 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 21957 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 21959 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21961 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21965 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21967 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 21972 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 21976 u_accel.u_motion_computer.diff_y[1]
.sym 21985 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 21988 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 21994 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 21996 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21997 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 22000 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 22004 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 22005 clk$SB_IO_IN_$glb_clk
.sym 22006 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 22011 u_accel.u_output_register.last_gesture[0]
.sym 22024 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22033 u_accel.class_valid
.sym 22036 gesture_valid
.sym 22038 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 22048 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 22051 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 22052 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 22055 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 22057 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 22063 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 22071 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 22073 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 22082 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 22089 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 22095 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 22100 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 22107 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 22112 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 22117 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 22125 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 22127 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 22128 clk$SB_IO_IN_$glb_clk
.sym 22129 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 22130 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22134 u_accel.motion_valid
.sym 22137 u_accel.class_valid
.sym 22145 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 22148 u_accel.window_complete
.sym 22151 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 22155 u_accel.motion_valid
.sym 22158 u_accel.u_motion_computer.stage1_valid
.sym 22160 led_gesture_valid_SB_LUT4_I3_O
.sym 22164 led_gesture_valid_SB_LUT4_I3_O
.sym 22173 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22183 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22184 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22188 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22190 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22193 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22194 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22195 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22196 gesture_led_cnt[1]
.sym 22197 gesture_led_cnt[2]
.sym 22198 gesture_led_cnt[3]
.sym 22199 gesture_led_cnt[4]
.sym 22200 gesture_led_cnt[5]
.sym 22201 gesture_led_cnt[6]
.sym 22202 gesture_led_cnt[7]
.sym 22203 $nextpnr_ICESTORM_LC_0$O
.sym 22205 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22209 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22212 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22213 gesture_led_cnt[1]
.sym 22215 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22218 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22219 gesture_led_cnt[2]
.sym 22221 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22224 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22225 gesture_led_cnt[3]
.sym 22227 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22229 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22231 gesture_led_cnt[4]
.sym 22233 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22235 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22237 gesture_led_cnt[5]
.sym 22239 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22242 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22243 gesture_led_cnt[6]
.sym 22245 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22248 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22249 gesture_led_cnt[7]
.sym 22254 gesture_led_cnt[1]
.sym 22255 gesture_led_cnt[2]
.sym 22256 gesture_led_cnt[3]
.sym 22257 gesture_led_cnt[4]
.sym 22258 gesture_led_cnt[5]
.sym 22259 gesture_led_cnt[6]
.sym 22260 gesture_led_cnt[7]
.sym 22279 $PACKER_VCC_NET
.sym 22280 gesture_led_cnt[0]
.sym 22284 $PACKER_VCC_NET
.sym 22289 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22296 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22298 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22299 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22302 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22305 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22308 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22311 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22312 gesture_led_cnt[15]
.sym 22317 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22318 gesture_led_cnt[8]
.sym 22319 gesture_led_cnt[9]
.sym 22320 gesture_led_cnt[10]
.sym 22321 gesture_led_cnt[11]
.sym 22322 gesture_led_cnt[12]
.sym 22323 gesture_led_cnt[13]
.sym 22324 gesture_led_cnt[14]
.sym 22326 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22328 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22330 gesture_led_cnt[8]
.sym 22332 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22335 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22336 gesture_led_cnt[9]
.sym 22338 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22341 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22342 gesture_led_cnt[10]
.sym 22344 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22346 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22348 gesture_led_cnt[11]
.sym 22350 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22353 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22354 gesture_led_cnt[12]
.sym 22356 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22359 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22360 gesture_led_cnt[13]
.sym 22362 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22364 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22366 gesture_led_cnt[14]
.sym 22368 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22371 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22372 gesture_led_cnt[15]
.sym 22376 gesture_led_cnt[8]
.sym 22377 gesture_led_cnt[9]
.sym 22378 gesture_led_cnt[10]
.sym 22379 gesture_led_cnt[11]
.sym 22380 gesture_led_cnt[12]
.sym 22381 gesture_led_cnt[13]
.sym 22382 gesture_led_cnt[14]
.sym 22383 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 22388 $PACKER_VCC_NET
.sym 22400 gesture_valid
.sym 22408 gesture_valid
.sym 22412 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22418 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 22419 led_gesture_valid_SB_LUT4_I3_O
.sym 22425 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22426 gesture_valid
.sym 22427 gesture_led_cnt[16]
.sym 22428 gesture_led_cnt[17]
.sym 22429 gesture_led_cnt[18]
.sym 22430 gesture_led_cnt[19]
.sym 22434 gesture_valid
.sym 22435 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22436 led_gesture_valid_SB_CARRY_CO_I1
.sym 22442 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22444 $PACKER_VCC_NET
.sym 22448 gesture_led_cnt[0]
.sym 22449 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22451 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22453 gesture_led_cnt[16]
.sym 22455 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22457 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22459 gesture_led_cnt[17]
.sym 22461 led_gesture_valid_SB_CARRY_CO_CI
.sym 22464 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22465 gesture_led_cnt[18]
.sym 22467 $nextpnr_ICESTORM_LC_1$I3
.sym 22470 led_gesture_valid_SB_CARRY_CO_I1
.sym 22471 gesture_led_cnt[19]
.sym 22473 $nextpnr_ICESTORM_LC_1$COUT
.sym 22476 $PACKER_VCC_NET
.sym 22477 $nextpnr_ICESTORM_LC_1$I3
.sym 22480 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 22481 gesture_valid
.sym 22483 $nextpnr_ICESTORM_LC_1$COUT
.sym 22492 gesture_valid
.sym 22495 gesture_led_cnt[0]
.sym 22496 led_gesture_valid_SB_LUT4_I3_O
.sym 22497 clk$SB_IO_IN_$glb_clk
.sym 22498 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 22513 led_gesture_valid_SB_LUT4_I3_O
.sym 22528 led_gesture_valid$SB_IO_OUT
.sym 22546 heartbeat_cnt[22]
.sym 22549 gesture_led_cnt[15]
.sym 22551 $PACKER_VCC_NET
.sym 22552 gesture_led_cnt[18]
.sym 22554 $PACKER_VCC_NET
.sym 22555 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 22558 gesture_led_cnt[16]
.sym 22559 gesture_led_cnt[17]
.sym 22560 gesture_valid
.sym 22561 gesture_led_cnt[19]
.sym 22567 led_gesture_valid_SB_LUT4_I3_O
.sym 22568 gesture_valid
.sym 22572 $nextpnr_ICESTORM_LC_39$O
.sym 22575 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 22578 gesture_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 22579 gesture_valid
.sym 22580 gesture_led_cnt[15]
.sym 22581 $PACKER_VCC_NET
.sym 22582 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 22584 gesture_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 22585 gesture_valid
.sym 22586 $PACKER_VCC_NET
.sym 22587 gesture_led_cnt[16]
.sym 22588 gesture_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 22590 gesture_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 22591 gesture_valid
.sym 22592 $PACKER_VCC_NET
.sym 22593 gesture_led_cnt[17]
.sym 22594 gesture_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 22596 gesture_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 22597 gesture_valid
.sym 22598 gesture_led_cnt[18]
.sym 22599 $PACKER_VCC_NET
.sym 22600 gesture_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 22603 gesture_led_cnt[19]
.sym 22604 gesture_valid
.sym 22605 $PACKER_VCC_NET
.sym 22606 gesture_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 22609 heartbeat_cnt[22]
.sym 22619 led_gesture_valid_SB_LUT4_I3_O
.sym 22620 clk$SB_IO_IN_$glb_clk
.sym 22621 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 22667 led_heartbeat$SB_IO_OUT
.sym 22682 led_heartbeat$SB_IO_OUT
.sym 22692 led_activity$SB_IO_OUT
.sym 22882 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 24003 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R
.sym 24034 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 24036 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 24037 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 24041 u_accel.window_complete
.sym 24043 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 24046 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 24047 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 24051 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 24053 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 24055 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 24059 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 24061 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 24065 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 24073 u_accel.window_complete
.sym 24074 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 24075 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 24085 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 24086 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 24087 u_accel.window_complete
.sym 24092 u_accel.window_complete
.sym 24093 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 24094 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 24097 u_accel.window_complete
.sym 24098 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 24099 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 24103 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 24104 u_accel.window_complete
.sym 24106 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 24110 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 24111 u_accel.window_complete
.sym 24112 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 24113 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 24114 clk$SB_IO_IN_$glb_clk
.sym 24115 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 24133 event_x[1]
.sym 24136 event_x[3]
.sym 24137 event_x[0]
.sym 24141 $PACKER_VCC_NET
.sym 24146 $PACKER_VCC_NET
.sym 24147 event_x[5]
.sym 24150 event_y[6]
.sym 24158 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 24159 u_accel.compressed_x[0]
.sym 24160 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 24162 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 24164 u_accel.compressed_x[1]
.sym 24168 u_accel.compressed_x[2]
.sym 24169 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 24171 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 24172 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 24174 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 24175 u_accel.compressed_x[3]
.sym 24176 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 24189 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24191 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 24192 u_accel.compressed_x[0]
.sym 24195 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24197 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 24198 u_accel.compressed_x[1]
.sym 24199 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24201 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24203 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 24204 u_accel.compressed_x[2]
.sym 24205 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24207 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24209 u_accel.compressed_x[3]
.sym 24210 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 24211 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24213 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24215 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 24216 u_accel.compressed_x[3]
.sym 24217 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24219 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24221 u_accel.compressed_x[3]
.sym 24222 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 24223 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24225 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24227 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 24228 u_accel.compressed_x[3]
.sym 24229 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24231 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24233 u_accel.compressed_x[3]
.sym 24234 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 24235 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24239 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 24240 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 24241 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 24242 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 24243 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 24244 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 24245 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 24246 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 24265 event_y[4]
.sym 24266 event_y[2]
.sym 24267 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 24268 event_polarity
.sym 24273 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 24275 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24281 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 24284 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 24285 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 24292 u_accel.compressed_x[3]
.sym 24293 u_accel.compressed_x[3]
.sym 24298 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 24299 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 24303 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 24304 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 24310 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 24312 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24314 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 24315 u_accel.compressed_x[3]
.sym 24316 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24318 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24320 u_accel.compressed_x[3]
.sym 24321 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 24322 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24324 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24326 u_accel.compressed_x[3]
.sym 24327 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 24328 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24330 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24332 u_accel.compressed_x[3]
.sym 24333 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 24334 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24336 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24338 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 24339 u_accel.compressed_x[3]
.sym 24340 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24342 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24344 u_accel.compressed_x[3]
.sym 24345 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 24346 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24348 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24350 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 24351 u_accel.compressed_x[3]
.sym 24352 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24354 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24356 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 24357 u_accel.compressed_x[3]
.sym 24358 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24362 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 24363 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 24364 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 24365 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 24366 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 24367 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 24368 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 24375 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 24377 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 24378 u_accel.compressed_x[0]
.sym 24379 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 24380 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 24381 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 24382 u_accel.compressed_x[2]
.sym 24384 event_x[3]
.sym 24387 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 24389 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 24393 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 24397 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 24398 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24403 u_accel.compressed_x[3]
.sym 24404 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 24405 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24406 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 24407 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 24415 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 24416 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 24417 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 24418 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 24429 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 24435 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24437 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 24438 u_accel.compressed_x[3]
.sym 24439 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24443 u_accel.compressed_x[3]
.sym 24444 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 24445 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24448 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 24456 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 24462 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 24468 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 24474 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 24478 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 24482 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24483 clk$SB_IO_IN_$glb_clk
.sym 24484 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 24492 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[33]
.sym 24497 event_y[5]
.sym 24498 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 24500 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 24504 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 24507 u_accel.compressed_x[3]
.sym 24508 $PACKER_VCC_NET
.sym 24526 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 24527 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 24528 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 24529 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 24530 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 24532 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 24535 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 24540 u_accel.window_complete
.sym 24541 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 24545 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 24546 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 24547 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 24549 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 24551 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 24553 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 24556 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 24557 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 24560 u_accel.window_complete
.sym 24561 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 24562 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 24565 u_accel.window_complete
.sym 24566 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 24567 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 24572 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 24573 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 24574 u_accel.window_complete
.sym 24577 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 24578 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 24579 u_accel.window_complete
.sym 24583 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 24584 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 24586 u_accel.window_complete
.sym 24590 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 24591 u_accel.window_complete
.sym 24592 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 24595 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 24596 u_accel.window_complete
.sym 24598 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 24602 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 24603 u_accel.window_complete
.sym 24604 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 24605 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 24606 clk$SB_IO_IN_$glb_clk
.sym 24607 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 24611 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[34]
.sym 24615 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[32]
.sym 24629 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24633 $PACKER_VCC_NET
.sym 24637 $PACKER_VCC_NET
.sym 24638 $PACKER_VCC_NET
.sym 24649 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 24650 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 24651 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 24652 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 24653 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 24662 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 24664 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 24676 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24684 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 24694 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 24702 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 24706 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 24712 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 24720 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 24727 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 24728 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24729 clk$SB_IO_IN_$glb_clk
.sym 24730 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 24752 event_x[6]
.sym 24762 u_accel.abs_delta_x[5]
.sym 24785 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 24799 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24805 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 24851 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24852 clk$SB_IO_IN_$glb_clk
.sym 24853 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 24988 u_accel.u_gesture_classifier.pass_SB_LUT4_I1_O
.sym 25112 $PACKER_VCC_NET
.sym 25126 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 25129 $PACKER_VCC_NET
.sym 25148 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[2]
.sym 25170 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R
.sym 25192 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[2]
.sym 25221 clk$SB_IO_IN_$glb_clk
.sym 25222 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R
.sym 25243 u_accel.class_pass
.sym 25244 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[2]
.sym 25249 gesture_confidence[3]
.sym 25254 u_accel.abs_delta_x[5]
.sym 25278 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25280 u_accel.u_motion_computer.abs_diff_y[0]
.sym 25282 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 25285 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 25286 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 25292 u_accel.u_motion_computer.diff_y[1]
.sym 25293 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 25304 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 25306 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 25309 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 25310 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 25312 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25334 u_accel.u_motion_computer.diff_y[1]
.sym 25335 u_accel.u_motion_computer.abs_diff_y[0]
.sym 25336 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25343 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 25344 clk$SB_IO_IN_$glb_clk
.sym 25345 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 25378 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO
.sym 25379 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 25399 u_accel.abs_delta_x[7]
.sym 25404 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO
.sym 25405 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 25406 u_accel.class_gesture[1]
.sym 25414 u_accel.abs_delta_x[5]
.sym 25428 u_accel.class_gesture[1]
.sym 25457 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO
.sym 25458 u_accel.abs_delta_x[5]
.sym 25462 u_accel.abs_delta_x[7]
.sym 25464 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO
.sym 25466 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 25467 clk$SB_IO_IN_$glb_clk
.sym 25468 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 25480 gesture_valid
.sym 25492 $PACKER_VCC_NET
.sym 25510 u_accel.u_motion_computer.abs_diff_y[0]
.sym 25511 u_accel.u_output_register.last_gesture[1]
.sym 25512 u_accel.u_gesture_classifier.pass_SB_LUT4_I1_O
.sym 25514 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 25516 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 25517 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 25520 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 25522 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 25524 u_accel.u_output_register.gesture_confidence_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 25525 u_accel.u_output_register.gesture_confidence_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 25526 u_accel.abs_delta_y[7]
.sym 25528 u_accel.abs_delta_y[5]
.sym 25530 u_accel.class_gesture[0]
.sym 25535 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 25539 u_accel.u_output_register.last_gesture[0]
.sym 25540 u_accel.class_gesture[1]
.sym 25545 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 25550 u_accel.abs_delta_y[7]
.sym 25551 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 25552 u_accel.u_output_register.gesture_confidence_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 25557 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 25562 u_accel.u_motion_computer.abs_diff_y[0]
.sym 25570 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 25573 u_accel.class_gesture[1]
.sym 25574 u_accel.u_output_register.last_gesture[0]
.sym 25575 u_accel.u_output_register.last_gesture[1]
.sym 25576 u_accel.class_gesture[0]
.sym 25580 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 25585 u_accel.u_output_register.gesture_confidence_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 25586 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 25587 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 25588 u_accel.abs_delta_y[5]
.sym 25589 u_accel.u_gesture_classifier.pass_SB_LUT4_I1_O
.sym 25590 clk$SB_IO_IN_$glb_clk
.sym 25591 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 25605 u_accel.window_complete
.sym 25607 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 25608 u_accel.u_gesture_classifier.pass_SB_LUT4_I1_O
.sym 25614 u_accel.u_motion_computer.abs_diff_y[0]
.sym 25616 u_accel.class_gesture[0]
.sym 25617 gesture[1]
.sym 25626 u_accel.class_gesture[1]
.sym 25627 gesture_confidence[1]
.sym 25633 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 25635 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 25637 $PACKER_VCC_NET
.sym 25638 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 25639 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 25644 u_accel.class_valid
.sym 25645 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 25646 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R
.sym 25647 u_accel.class_pass
.sym 25649 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 25666 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 25667 u_accel.class_pass
.sym 25668 u_accel.class_valid
.sym 25669 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 25672 u_accel.class_pass
.sym 25673 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 25674 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 25675 u_accel.class_valid
.sym 25680 $PACKER_VCC_NET
.sym 25685 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 25692 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 25697 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 25702 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 25703 u_accel.class_pass
.sym 25704 u_accel.class_valid
.sym 25705 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 25708 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 25713 clk$SB_IO_IN_$glb_clk
.sym 25714 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R
.sym 25727 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 25729 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 25730 u_accel.window_complete
.sym 25732 u_accel.class_valid
.sym 25733 gesture_valid
.sym 25737 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 25775 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 25776 u_accel.class_gesture[0]
.sym 25783 u_accel.u_gesture_classifier.pass_SB_LUT4_I1_O
.sym 25786 u_accel.class_gesture[1]
.sym 25802 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 25820 u_accel.class_gesture[0]
.sym 25826 u_accel.class_gesture[1]
.sym 25835 u_accel.u_gesture_classifier.pass_SB_LUT4_I1_O
.sym 25836 clk$SB_IO_IN_$glb_clk
.sym 25837 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 25851 $PACKER_VCC_NET
.sym 25852 gesture[0]
.sym 25853 u_accel.u_motion_computer.stage1_valid
.sym 25860 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 25881 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 25888 u_accel.class_gesture[0]
.sym 25936 u_accel.class_gesture[0]
.sym 25958 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 25959 clk$SB_IO_IN_$glb_clk
.sym 25960 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 25977 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 26022 u_accel.motion_valid
.sym 26023 u_accel.u_motion_computer.stage1_valid
.sym 26033 gesture_led_cnt[0]
.sym 26037 gesture_led_cnt[0]
.sym 26062 u_accel.u_motion_computer.stage1_valid
.sym 26078 u_accel.motion_valid
.sym 26082 clk$SB_IO_IN_$glb_clk
.sym 26083 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 26127 led_gesture_valid_SB_LUT4_I3_O
.sym 26129 gesture_valid
.sym 26130 $PACKER_VCC_NET
.sym 26134 gesture_led_cnt[1]
.sym 26135 gesture_led_cnt[2]
.sym 26136 gesture_led_cnt[3]
.sym 26137 gesture_valid
.sym 26138 $PACKER_VCC_NET
.sym 26140 gesture_led_cnt[7]
.sym 26147 gesture_led_cnt[6]
.sym 26153 gesture_led_cnt[4]
.sym 26154 gesture_led_cnt[5]
.sym 26156 gesture_led_cnt[0]
.sym 26157 $nextpnr_ICESTORM_LC_37$O
.sym 26160 gesture_led_cnt[0]
.sym 26163 gesture_led_cnt_SB_DFFESR_Q_17_D_SB_LUT4_O_I3
.sym 26164 gesture_valid
.sym 26165 gesture_led_cnt[1]
.sym 26166 $PACKER_VCC_NET
.sym 26167 gesture_led_cnt[0]
.sym 26169 gesture_led_cnt_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 26170 gesture_valid
.sym 26171 gesture_led_cnt[2]
.sym 26172 $PACKER_VCC_NET
.sym 26173 gesture_led_cnt_SB_DFFESR_Q_17_D_SB_LUT4_O_I3
.sym 26175 gesture_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 26176 gesture_valid
.sym 26177 gesture_led_cnt[3]
.sym 26178 $PACKER_VCC_NET
.sym 26179 gesture_led_cnt_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 26181 gesture_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 26182 gesture_valid
.sym 26183 gesture_led_cnt[4]
.sym 26184 $PACKER_VCC_NET
.sym 26185 gesture_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 26187 gesture_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 26188 gesture_valid
.sym 26189 gesture_led_cnt[5]
.sym 26190 $PACKER_VCC_NET
.sym 26191 gesture_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 26193 gesture_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 26194 gesture_valid
.sym 26195 $PACKER_VCC_NET
.sym 26196 gesture_led_cnt[6]
.sym 26197 gesture_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 26199 gesture_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 26200 gesture_valid
.sym 26201 gesture_led_cnt[7]
.sym 26202 $PACKER_VCC_NET
.sym 26203 gesture_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 26204 led_gesture_valid_SB_LUT4_I3_O
.sym 26205 clk$SB_IO_IN_$glb_clk
.sym 26206 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 26225 u_accel.window_complete
.sym 26243 gesture_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 26251 gesture_led_cnt[11]
.sym 26252 gesture_led_cnt[12]
.sym 26254 $PACKER_VCC_NET
.sym 26259 led_gesture_valid_SB_LUT4_I3_O
.sym 26262 $PACKER_VCC_NET
.sym 26265 gesture_led_cnt[9]
.sym 26266 gesture_led_cnt[10]
.sym 26267 gesture_valid
.sym 26269 gesture_led_cnt[13]
.sym 26270 gesture_led_cnt[14]
.sym 26272 gesture_led_cnt[8]
.sym 26275 gesture_valid
.sym 26280 gesture_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 26281 gesture_valid
.sym 26282 gesture_led_cnt[8]
.sym 26283 $PACKER_VCC_NET
.sym 26284 gesture_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 26286 gesture_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 26287 gesture_valid
.sym 26288 $PACKER_VCC_NET
.sym 26289 gesture_led_cnt[9]
.sym 26290 gesture_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 26292 gesture_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 26293 gesture_valid
.sym 26294 $PACKER_VCC_NET
.sym 26295 gesture_led_cnt[10]
.sym 26296 gesture_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 26298 gesture_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 26299 gesture_valid
.sym 26300 $PACKER_VCC_NET
.sym 26301 gesture_led_cnt[11]
.sym 26302 gesture_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 26304 gesture_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 26305 gesture_valid
.sym 26306 $PACKER_VCC_NET
.sym 26307 gesture_led_cnt[12]
.sym 26308 gesture_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 26310 gesture_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 26311 gesture_valid
.sym 26312 $PACKER_VCC_NET
.sym 26313 gesture_led_cnt[13]
.sym 26314 gesture_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 26316 $nextpnr_ICESTORM_LC_38$I3
.sym 26317 gesture_valid
.sym 26318 $PACKER_VCC_NET
.sym 26319 gesture_led_cnt[14]
.sym 26320 gesture_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 26326 $nextpnr_ICESTORM_LC_38$I3
.sym 26327 led_gesture_valid_SB_LUT4_I3_O
.sym 26328 clk$SB_IO_IN_$glb_clk
.sym 26329 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 26359 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O
.sym 26466 led_activity_SB_LUT4_I3_O
.sym 26498 led_gesture_valid$SB_IO_OUT
.sym 26516 led_gesture_valid$SB_IO_OUT
.sym 26527 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 26545 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 26809 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 27583 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2[0]
.sym 27584 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 27585 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 27586 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[0]
.sym 27587 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4[0]
.sym 27589 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[2]
.sym 27590 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[3]
.sym 27641 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 27645 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 27685 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 27686 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 27687 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 27688 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 27689 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[1]
.sym 27690 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 27691 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 27692 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 27740 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 27743 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 27744 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 27745 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[1]
.sym 27747 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 27749 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[3]
.sym 27750 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 27787 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 27792 u_accel.compressed_x[0]
.sym 27793 u_accel.compressed_x[1]
.sym 27794 u_accel.compressed_x[2]
.sym 27841 u_accel.u_input_fifo.fifo_mem.0.1_RADDR_SB_LUT4_I3_O[1]
.sym 27842 u_accel.u_input_fifo.wr_ptr[0]
.sym 27843 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 27844 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[3]
.sym 27845 u_accel.compressed_x[3]
.sym 27846 u_accel.u_input_fifo.fifo_mem.0.1_RADDR_SB_LUT4_I3_O[1]
.sym 27847 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 27848 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 27849 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[3]
.sym 27850 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 27851 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 27859 $PACKER_VCC_NET
.sym 27860 event_x[5]
.sym 27861 u_accel.u_input_fifo.fifo_mem.0.1_RADDR_SB_LUT4_I3_O[1]
.sym 27862 event_x[3]
.sym 27863 event_y[6]
.sym 27869 event_x[1]
.sym 27870 $PACKER_VCC_NET
.sym 27872 event_y[0]
.sym 27874 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[3]
.sym 27875 event_y[2]
.sym 27877 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 27880 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[2]
.sym 27882 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 27883 event_y[8]
.sym 27884 event_y[4]
.sym 27885 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 27889 u_accel.compressed_x[3]
.sym 27890 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 27891 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 27892 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 27893 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 27894 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 27895 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[1]
.sym 27896 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 27897 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 27898 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 27899 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 27900 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 27901 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 27902 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 27903 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 27904 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 27905 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[2]
.sym 27906 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 27908 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[3]
.sym 27909 u_accel.u_input_fifo.fifo_mem.0.1_RADDR_SB_LUT4_I3_O[1]
.sym 27916 clk$SB_IO_IN_$glb_clk
.sym 27917 $PACKER_VCC_NET
.sym 27918 $PACKER_VCC_NET
.sym 27919 event_y[4]
.sym 27920 event_x[3]
.sym 27921 event_y[2]
.sym 27922 event_x[1]
.sym 27923 event_y[6]
.sym 27924 event_x[5]
.sym 27925 event_y[0]
.sym 27926 event_y[8]
.sym 27937 event_x[1]
.sym 27940 event_y[0]
.sym 27944 event_valid
.sym 27946 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[2]
.sym 27950 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 27952 u_accel.compressed_x[3]
.sym 27959 event_y[3]
.sym 27960 event_x[0]
.sym 27963 $PACKER_VCC_NET
.sym 27964 event_x[2]
.sym 27966 event_x[4]
.sym 27968 event_polarity
.sym 27969 event_y[7]
.sym 27970 event_y[1]
.sym 27972 event_y[5]
.sym 27974 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[1]
.sym 27977 u_accel.u_input_fifo.wr_ptr[3]
.sym 27979 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 27980 u_accel.u_input_fifo.wr_ptr[0]
.sym 27986 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 27987 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 27989 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 27991 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[0]
.sym 27992 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5[0]
.sym 27993 u_accel.u_input_fifo.fifo_mem.0.1_RADDR_SB_LUT4_I3_O[3]
.sym 27994 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 27995 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 27996 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 27997 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1[0]
.sym 27998 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_3[0]
.sym 27999 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 28000 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 28001 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 28002 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 28003 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 28004 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 28005 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 28006 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 28007 u_accel.u_input_fifo.wr_ptr[0]
.sym 28008 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[1]
.sym 28010 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 28011 u_accel.u_input_fifo.wr_ptr[3]
.sym 28018 clk$SB_IO_IN_$glb_clk
.sym 28019 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 28020 event_polarity
.sym 28021 event_y[7]
.sym 28022 event_y[3]
.sym 28023 event_x[2]
.sym 28024 event_y[1]
.sym 28025 event_x[0]
.sym 28026 event_y[5]
.sym 28027 event_x[4]
.sym 28028 $PACKER_VCC_NET
.sym 28033 event_y[3]
.sym 28034 event_x[5]
.sym 28035 event_y[7]
.sym 28036 event_y[6]
.sym 28038 event_y[1]
.sym 28039 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 28040 event_x[2]
.sym 28041 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 28042 event_x[4]
.sym 28044 event_x[0]
.sym 28046 event_x[8]
.sym 28052 u_accel.u_input_fifo.wr_ptr[3]
.sym 28054 u_accel.u_input_fifo.wr_ptr[0]
.sym 28056 event_x[8]
.sym 28065 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 28070 u_accel.u_input_fifo.fifo_mem.0.1_RADDR_SB_LUT4_I3_O[1]
.sym 28071 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[3]
.sym 28076 event_x[7]
.sym 28078 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[2]
.sym 28079 $PACKER_VCC_NET
.sym 28081 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 28082 $PACKER_VCC_NET
.sym 28087 $PACKER_VCC_NET
.sym 28090 $PACKER_VCC_NET
.sym 28093 u_accel.u_input_fifo.fifo_mem.0.1_RADDR_SB_LUT4_I3_O[2]
.sym 28094 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[2]
.sym 28095 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 28096 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 28097 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 28098 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 28099 u_accel.u_input_fifo.rd_addr[0]
.sym 28100 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 28101 $PACKER_VCC_NET
.sym 28102 $PACKER_VCC_NET
.sym 28103 $PACKER_VCC_NET
.sym 28104 $PACKER_VCC_NET
.sym 28105 $PACKER_VCC_NET
.sym 28106 $PACKER_VCC_NET
.sym 28107 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 28108 $PACKER_VCC_NET
.sym 28109 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[2]
.sym 28110 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 28112 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[3]
.sym 28113 u_accel.u_input_fifo.fifo_mem.0.1_RADDR_SB_LUT4_I3_O[1]
.sym 28120 clk$SB_IO_IN_$glb_clk
.sym 28121 $PACKER_VCC_NET
.sym 28122 $PACKER_VCC_NET
.sym 28129 event_x[7]
.sym 28138 event_polarity
.sym 28139 event_y[6]
.sym 28140 event_y[4]
.sym 28144 event_x[7]
.sym 28146 event_y[2]
.sym 28147 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 28148 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 28150 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 28152 u_accel.u_input_fifo.rd_addr[0]
.sym 28153 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[1]
.sym 28155 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 28156 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 28157 u_accel.u_input_fifo.wr_ptr[3]
.sym 28163 u_accel.u_input_fifo.wr_ptr[3]
.sym 28165 event_x[6]
.sym 28179 $PACKER_VCC_NET
.sym 28183 $PACKER_VCC_NET
.sym 28185 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 28186 $PACKER_VCC_NET
.sym 28187 $PACKER_VCC_NET
.sym 28188 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[1]
.sym 28189 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 28190 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 28191 u_accel.u_input_fifo.wr_ptr[0]
.sym 28194 event_x[8]
.sym 28196 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[1]
.sym 28197 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 28198 u_accel.u_input_fifo.wr_ptr[3]
.sym 28199 u_accel.u_input_fifo.wr_ptr[0]
.sym 28200 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_E
.sym 28201 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 28202 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[3]
.sym 28203 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 28204 $PACKER_VCC_NET
.sym 28205 $PACKER_VCC_NET
.sym 28206 $PACKER_VCC_NET
.sym 28207 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 28208 $PACKER_VCC_NET
.sym 28209 $PACKER_VCC_NET
.sym 28210 $PACKER_VCC_NET
.sym 28211 u_accel.u_input_fifo.wr_ptr[0]
.sym 28212 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[1]
.sym 28214 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 28215 u_accel.u_input_fifo.wr_ptr[3]
.sym 28222 clk$SB_IO_IN_$glb_clk
.sym 28223 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 28224 event_x[6]
.sym 28228 event_x[8]
.sym 28232 $PACKER_VCC_NET
.sym 28249 u_accel.u_input_fifo.fifo_mem.0.1_RADDR_SB_LUT4_I3_O[1]
.sym 28250 u_accel.u_input_fifo.wr_ptr[0]
.sym 28256 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[3]
.sym 28298 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 28299 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 28300 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 28301 u_accel.u_input_fifo.rd_addr[2]
.sym 28302 u_accel.u_input_fifo.rd_addr[1]
.sym 28303 u_accel.u_input_fifo.fifo_mem.0.1_RADDR_SB_LUT4_I3_O[1]
.sym 28304 u_accel.u_input_fifo.rd_addr[3]
.sym 28346 event_valid
.sym 28445 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 28451 u_accel.compressed_y[3]
.sym 28560 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 28564 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 28566 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 28604 u_accel.early_sum_y[6]
.sym 28606 u_accel.late_sum_y[3]
.sym 28607 u_accel.late_sum_y[6]
.sym 28610 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 28658 u_accel.late_sum_y[6]
.sym 28705 u_accel.early_sum_y[7]
.sym 28706 u_accel.late_sum_y[5]
.sym 28707 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 28708 u_accel.late_sum_y[1]
.sym 28709 u_accel.early_sum_y[4]
.sym 28710 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 28711 u_accel.early_sum_y[1]
.sym 28712 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 28751 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 28761 u_accel.late_sum_y[3]
.sym 28763 u_accel.u_motion_computer.abs_diff_y[0]
.sym 28767 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 28807 u_accel.u_motion_computer.abs_diff_y[0]
.sym 28808 u_accel.u_motion_computer.diff_y[1]
.sym 28809 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 28810 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 28811 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 28812 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 28813 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 28814 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 28851 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 28853 gesture_confidence[2]
.sym 28855 $PACKER_VCC_NET
.sym 28861 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 28864 u_accel.late_sum_y[12]
.sym 28866 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 28868 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 28870 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 28872 u_accel.u_motion_computer.diff_y[1]
.sym 28909 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 28910 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 28911 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 28912 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 28913 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 28914 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 28915 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 28916 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 28952 u_accel.u_motion_computer.abs_diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 28955 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 28956 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 28960 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 28962 gesture_confidence[3]
.sym 28963 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 28964 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 28965 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 28966 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 28968 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 28969 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 28970 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 28972 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 28974 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 29011 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 29012 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 29013 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 29014 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 29015 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 29016 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 29017 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 29018 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 29054 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 29056 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 29058 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 29064 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 29065 u_accel.early_count[11]
.sym 29072 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 29074 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 29076 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 29116 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 29117 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 29118 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 29119 u_accel.early_count[11]
.sym 29156 u_accel.early_sum_y[12]
.sym 29257 gesture[1]
.sym 29263 gesture_confidence[1]
.sym 29270 u_accel.early_sum_y[16]
.sym 29318 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 29321 activity_led_cnt[0]
.sym 29381 led_activity_SB_LUT4_I3_O
.sym 29467 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O
.sym 29697 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O
.sym 29698 led_activity$SB_IO_OUT
.sym 29707 led_activity$SB_IO_OUT
.sym 29708 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O
.sym 31066 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31080 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[3]
.sym 31081 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2[0]
.sym 31082 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31084 event_x[1]
.sym 31085 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4[0]
.sym 31086 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 31087 event_x[3]
.sym 31089 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 31090 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 31092 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[0]
.sym 31095 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[2]
.sym 31096 event_x[0]
.sym 31101 event_x[1]
.sym 31104 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31105 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4[0]
.sym 31107 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 31111 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[2]
.sym 31112 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[3]
.sym 31113 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31117 event_x[0]
.sym 31124 event_x[3]
.sym 31134 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2[0]
.sym 31135 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31137 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 31140 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31142 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 31143 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[0]
.sym 31145 clk$SB_IO_IN_$glb_clk
.sym 31147 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[0]
.sym 31149 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[0]
.sym 31150 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 31152 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 31153 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31160 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31172 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31178 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31189 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31194 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[2]
.sym 31195 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[3]
.sym 31205 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 31206 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[0]
.sym 31208 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[1]
.sym 31209 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31214 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31215 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[0]
.sym 31216 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[1]
.sym 31218 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31221 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[1]
.sym 31222 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31223 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[2]
.sym 31224 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31227 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31228 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[0]
.sym 31229 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31230 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[1]
.sym 31233 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[2]
.sym 31234 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31235 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[1]
.sym 31236 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31239 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31240 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[0]
.sym 31241 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31242 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[1]
.sym 31245 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[0]
.sym 31246 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31248 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 31251 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[3]
.sym 31252 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[0]
.sym 31253 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[1]
.sym 31254 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[2]
.sym 31258 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31259 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[2]
.sym 31260 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[3]
.sym 31263 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[3]
.sym 31264 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[0]
.sym 31265 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[1]
.sym 31266 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[2]
.sym 31270 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7_SB_LUT4_I1_O[3]
.sym 31271 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 31272 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8[0]
.sym 31273 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[0]
.sym 31274 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 31275 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7[0]
.sym 31276 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 31277 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 31285 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 31294 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[0]
.sym 31295 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[1]
.sym 31300 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31302 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31312 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 31314 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 31315 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[1]
.sym 31316 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 31317 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31318 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31319 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31320 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31321 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31322 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 31324 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31325 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[3]
.sym 31326 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 31327 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31328 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 31331 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 31332 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31333 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 31334 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 31338 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31342 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 31343 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31344 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[1]
.sym 31345 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31346 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31347 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[3]
.sym 31349 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31351 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31352 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31355 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31357 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31358 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31361 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 31363 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31364 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31367 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 31369 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 31370 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 31373 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[3]
.sym 31374 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 31375 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 31376 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 31377 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 31379 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 31380 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 31381 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 31382 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 31383 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[3]
.sym 31385 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 31386 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 31387 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 31388 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 31389 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 31390 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31391 clk$SB_IO_IN_$glb_clk
.sym 31392 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 31393 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_6[0]
.sym 31394 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 31395 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 31396 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[0]
.sym 31397 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[3]
.sym 31398 u_accel.u_input_fifo.fifo_mem.0.2_RDATA[0]
.sym 31399 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_9[0]
.sym 31400 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[0]
.sym 31417 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 31426 u_accel.compressed_x[1]
.sym 31428 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 31429 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 31435 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 31437 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31438 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31442 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[0]
.sym 31443 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 31445 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 31450 event_valid
.sym 31452 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 31453 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 31456 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[1]
.sym 31457 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[33]
.sym 31461 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31463 u_accel.u_input_fifo.fifo_mem.0.2_RDATA[0]
.sym 31466 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 31467 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 31468 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 31469 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 31470 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 31474 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[1]
.sym 31475 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[0]
.sym 31476 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 31480 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[0]
.sym 31481 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[1]
.sym 31482 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31485 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[0]
.sym 31486 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[1]
.sym 31491 event_valid
.sym 31492 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 31493 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 31497 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31498 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[1]
.sym 31499 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[0]
.sym 31503 u_accel.u_input_fifo.fifo_mem.0.2_RDATA[0]
.sym 31504 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[33]
.sym 31505 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31509 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 31510 event_valid
.sym 31512 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 31513 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31514 clk$SB_IO_IN_$glb_clk
.sym 31515 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 31516 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 31517 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[0]
.sym 31518 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[1]
.sym 31519 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3[0]
.sym 31520 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[2]
.sym 31521 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[0]
.sym 31522 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[0]
.sym 31523 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1[0]
.sym 31528 u_accel.compressed_x[3]
.sym 31536 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 31541 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7_SB_LUT4_I1_O[3]
.sym 31544 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[3]
.sym 31545 event_y[8]
.sym 31547 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31557 u_accel.u_input_fifo.fifo_mem.0.1_RADDR_SB_LUT4_I3_O[2]
.sym 31558 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[2]
.sym 31559 event_x[6]
.sym 31561 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 31563 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1[0]
.sym 31566 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5[0]
.sym 31568 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 31569 u_accel.u_input_fifo.fifo_mem.0.1_RADDR_SB_LUT4_I3_O[1]
.sym 31571 event_y[4]
.sym 31573 u_accel.u_input_fifo.wr_ptr[0]
.sym 31576 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[34]
.sym 31579 u_accel.u_input_fifo.wr_ptr[3]
.sym 31580 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_3[0]
.sym 31581 event_x[8]
.sym 31583 u_accel.u_input_fifo.fifo_mem.0.1_RADDR_SB_LUT4_I3_O[3]
.sym 31585 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31588 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[32]
.sym 31590 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1[0]
.sym 31591 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31593 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[34]
.sym 31598 event_y[4]
.sym 31602 u_accel.u_input_fifo.wr_ptr[0]
.sym 31603 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[2]
.sym 31604 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 31608 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31610 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_3[0]
.sym 31611 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[32]
.sym 31614 u_accel.u_input_fifo.wr_ptr[3]
.sym 31615 u_accel.u_input_fifo.fifo_mem.0.1_RADDR_SB_LUT4_I3_O[3]
.sym 31616 u_accel.u_input_fifo.fifo_mem.0.1_RADDR_SB_LUT4_I3_O[2]
.sym 31617 u_accel.u_input_fifo.fifo_mem.0.1_RADDR_SB_LUT4_I3_O[1]
.sym 31621 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5[0]
.sym 31622 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31623 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 31629 event_x[8]
.sym 31633 event_x[6]
.sym 31637 clk$SB_IO_IN_$glb_clk
.sym 31639 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31640 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31641 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 31642 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31643 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31644 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 31645 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31646 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31651 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 31653 event_x[6]
.sym 31654 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 31656 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 31663 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[1]
.sym 31666 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 31668 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 31669 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 31670 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31672 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 31674 u_accel.u_input_fifo.wr_ptr[3]
.sym 31681 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[1]
.sym 31682 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 31684 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[2]
.sym 31685 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 31686 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 31687 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[3]
.sym 31689 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[0]
.sym 31690 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[1]
.sym 31694 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[0]
.sym 31698 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 31702 u_accel.u_input_fifo.rd_addr[0]
.sym 31704 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 31706 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 31707 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31713 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 31714 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[1]
.sym 31715 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 31716 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[3]
.sym 31719 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 31721 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 31722 u_accel.u_input_fifo.rd_addr[0]
.sym 31725 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[2]
.sym 31726 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[0]
.sym 31727 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 31728 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 31731 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[1]
.sym 31732 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[0]
.sym 31733 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 31734 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[2]
.sym 31737 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[2]
.sym 31738 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[1]
.sym 31739 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[0]
.sym 31740 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 31744 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[0]
.sym 31745 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[0]
.sym 31746 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 31751 u_accel.u_input_fifo.rd_addr[0]
.sym 31755 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[0]
.sym 31756 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 31758 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[0]
.sym 31759 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31760 clk$SB_IO_IN_$glb_clk
.sym 31761 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 31762 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31767 u_accel.compressed_y[0]
.sym 31768 u_accel.compressed_y[1]
.sym 31769 u_accel.compressed_y[2]
.sym 31782 u_rx.data_SB_DFFESR_Q_E
.sym 31783 event_valid
.sym 31784 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 31795 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[0]
.sym 31805 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_E
.sym 31807 u_accel.u_input_fifo.rd_addr[2]
.sym 31808 u_accel.u_input_fifo.rd_addr[1]
.sym 31811 event_valid
.sym 31812 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 31813 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 31816 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 31818 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 31821 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 31822 u_accel.u_input_fifo.wr_ptr[3]
.sym 31823 u_accel.u_input_fifo.wr_ptr[0]
.sym 31828 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[1]
.sym 31829 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 31835 $nextpnr_ICESTORM_LC_18$O
.sym 31838 u_accel.u_input_fifo.wr_ptr[0]
.sym 31841 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 31843 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[1]
.sym 31845 u_accel.u_input_fifo.wr_ptr[0]
.sym 31847 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 31850 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 31851 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 31854 u_accel.u_input_fifo.wr_ptr[3]
.sym 31857 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 31860 u_accel.u_input_fifo.wr_ptr[0]
.sym 31867 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 31868 event_valid
.sym 31869 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 31872 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 31873 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 31874 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 31875 u_accel.u_input_fifo.rd_addr[1]
.sym 31878 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 31879 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 31880 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 31881 u_accel.u_input_fifo.rd_addr[2]
.sym 31882 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_E
.sym 31883 clk$SB_IO_IN_$glb_clk
.sym 31884 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 31885 u_accel.compressed_y[3]
.sym 31886 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 31888 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31889 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 31890 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 31891 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 31899 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_E
.sym 31906 event_x[8]
.sym 31915 $PACKER_VCC_NET
.sym 31930 u_accel.u_input_fifo.rd_addr[0]
.sym 31931 u_accel.u_input_fifo.rd_addr[1]
.sym 31933 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 31935 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 31937 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 31941 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 31946 u_accel.u_input_fifo.rd_addr[2]
.sym 31949 u_accel.u_input_fifo.rd_addr[3]
.sym 31952 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 31953 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31957 u_accel.u_input_fifo.rd_addr[3]
.sym 31958 $nextpnr_ICESTORM_LC_15$O
.sym 31961 u_accel.u_input_fifo.rd_addr[0]
.sym 31964 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 31967 u_accel.u_input_fifo.rd_addr[1]
.sym 31968 u_accel.u_input_fifo.rd_addr[0]
.sym 31970 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 31973 u_accel.u_input_fifo.rd_addr[2]
.sym 31974 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 31978 u_accel.u_input_fifo.rd_addr[3]
.sym 31980 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 31986 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 31992 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 31995 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 31996 u_accel.u_input_fifo.rd_addr[3]
.sym 31997 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 31998 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 32004 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 32005 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 32006 clk$SB_IO_IN_$glb_clk
.sym 32007 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 32020 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 32022 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 32024 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 32025 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 32026 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 32027 u_accel.compressed_y[3]
.sym 32028 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 32029 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 32031 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 32034 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 32138 pending_confidence[0]
.sym 32155 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 32162 pending_confidence[0]
.sym 32255 u_accel.u_temporal_accumulator.timer[1]
.sym 32256 u_accel.u_temporal_accumulator.timer[2]
.sym 32257 u_accel.u_temporal_accumulator.timer[3]
.sym 32258 u_accel.u_temporal_accumulator.timer[4]
.sym 32259 u_accel.u_temporal_accumulator.timer[5]
.sym 32260 u_accel.u_temporal_accumulator.timer[6]
.sym 32261 u_accel.u_temporal_accumulator.timer[7]
.sym 32269 event_valid_SB_DFFSR_Q_R
.sym 32285 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 32297 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 32302 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 32304 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 32315 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 32320 u_accel.early_sum_y[6]
.sym 32335 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 32346 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 32354 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 32373 u_accel.early_sum_y[6]
.sym 32374 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 32375 clk$SB_IO_IN_$glb_clk
.sym 32376 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 32383 $PACKER_VCC_NET
.sym 32393 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 32400 rst_por
.sym 32404 event_valid
.sym 32406 $PACKER_VCC_NET
.sym 32412 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 32420 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 32422 u_accel.early_sum_y[4]
.sym 32423 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 32425 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 32426 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 32427 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 32442 u_accel.early_sum_y[7]
.sym 32445 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 32448 u_accel.early_sum_y[1]
.sym 32454 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 32459 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 32464 u_accel.early_sum_y[1]
.sym 32472 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 32478 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 32482 u_accel.early_sum_y[4]
.sym 32489 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 32493 u_accel.early_sum_y[7]
.sym 32497 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 32498 clk$SB_IO_IN_$glb_clk
.sym 32499 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 32506 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 32507 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R
.sym 32519 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 32521 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 32523 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 32526 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 32541 u_accel.late_sum_y[4]
.sym 32543 u_accel.late_sum_y[0]
.sym 32546 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 32547 u_accel.late_sum_y[3]
.sym 32548 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 32549 u_accel.late_sum_y[6]
.sym 32550 u_accel.late_sum_y[5]
.sym 32551 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 32552 u_accel.late_sum_y[1]
.sym 32553 u_accel.u_motion_computer.abs_diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 32555 $PACKER_VCC_NET
.sym 32556 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 32560 u_accel.late_sum_y[7]
.sym 32563 u_accel.late_sum_y[2]
.sym 32565 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 32571 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 32572 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 32573 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 32575 u_accel.u_motion_computer.abs_diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 32576 u_accel.late_sum_y[0]
.sym 32577 $PACKER_VCC_NET
.sym 32579 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 32581 u_accel.late_sum_y[1]
.sym 32582 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 32583 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 32585 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 32587 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 32588 u_accel.late_sum_y[2]
.sym 32589 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 32591 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 32593 u_accel.late_sum_y[3]
.sym 32594 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 32595 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 32597 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 32599 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 32600 u_accel.late_sum_y[4]
.sym 32601 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 32603 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 32605 u_accel.late_sum_y[5]
.sym 32606 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 32607 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 32609 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 32611 u_accel.late_sum_y[6]
.sym 32612 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 32613 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 32615 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 32617 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 32618 u_accel.late_sum_y[7]
.sym 32619 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 32620 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 32621 clk$SB_IO_IN_$glb_clk
.sym 32622 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 32623 u_accel.late_sum_y[13]
.sym 32624 u_accel.late_sum_y[10]
.sym 32625 u_accel.late_sum_y[14]
.sym 32626 u_accel.late_sum_y[7]
.sym 32627 u_accel.late_sum_y[8]
.sym 32628 u_accel.late_sum_y[15]
.sym 32629 u_accel.late_sum_y[2]
.sym 32630 u_accel.late_sum_y[11]
.sym 32635 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 32637 u_accel.late_sum_y[0]
.sym 32639 u_accel.u_motion_computer.diff_y[1]
.sym 32640 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R
.sym 32645 u_accel.late_sum_y[4]
.sym 32653 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 32657 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 32658 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 32659 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 32669 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 32670 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 32671 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 32674 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 32679 u_accel.late_sum_y[12]
.sym 32681 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 32682 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 32684 u_accel.late_sum_y[8]
.sym 32686 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 32688 u_accel.late_sum_y[13]
.sym 32689 u_accel.late_sum_y[10]
.sym 32690 u_accel.late_sum_y[14]
.sym 32692 u_accel.late_sum_y[9]
.sym 32693 u_accel.late_sum_y[15]
.sym 32694 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 32695 u_accel.late_sum_y[11]
.sym 32696 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 32698 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 32699 u_accel.late_sum_y[8]
.sym 32700 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 32702 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 32704 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 32705 u_accel.late_sum_y[9]
.sym 32706 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 32708 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 32710 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 32711 u_accel.late_sum_y[10]
.sym 32712 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 32714 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 32716 u_accel.late_sum_y[11]
.sym 32717 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 32718 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 32720 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 32722 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 32723 u_accel.late_sum_y[12]
.sym 32724 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 32726 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 32728 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 32729 u_accel.late_sum_y[13]
.sym 32730 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 32732 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 32734 u_accel.late_sum_y[14]
.sym 32735 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 32736 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 32738 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 32740 u_accel.late_sum_y[15]
.sym 32741 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 32742 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 32743 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 32744 clk$SB_IO_IN_$glb_clk
.sym 32745 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 32746 u_accel.early_sum_y[5]
.sym 32747 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 32748 u_accel.early_sum_y[10]
.sym 32749 u_accel.early_sum_y[8]
.sym 32750 u_accel.late_sum_y[9]
.sym 32751 u_accel.early_sum_y[2]
.sym 32752 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 32753 u_accel.late_sum_y[16]
.sym 32760 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 32767 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 32768 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 32777 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 32782 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 32787 u_accel.early_sum_y[14]
.sym 32791 u_accel.early_sum_y[12]
.sym 32793 u_accel.early_sum_y[17]
.sym 32797 u_accel.late_sum_y[17]
.sym 32799 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 32811 u_accel.early_sum_y[5]
.sym 32813 u_accel.early_sum_y[10]
.sym 32814 u_accel.early_sum_y[8]
.sym 32816 u_accel.early_sum_y[2]
.sym 32818 u_accel.late_sum_y[16]
.sym 32819 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 32821 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 32822 u_accel.late_sum_y[16]
.sym 32823 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 32826 u_accel.late_sum_y[17]
.sym 32827 u_accel.early_sum_y[17]
.sym 32829 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 32834 u_accel.early_sum_y[12]
.sym 32840 u_accel.early_sum_y[5]
.sym 32844 u_accel.early_sum_y[2]
.sym 32851 u_accel.early_sum_y[8]
.sym 32858 u_accel.early_sum_y[14]
.sym 32862 u_accel.early_sum_y[10]
.sym 32866 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 32867 clk$SB_IO_IN_$glb_clk
.sym 32868 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 32870 u_accel.early_sum_y[11]
.sym 32872 u_accel.early_sum_y[13]
.sym 32881 u_accel.early_sum_y[16]
.sym 32882 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 32883 u_accel.late_sum_y[17]
.sym 32885 u_accel.late_sum_y[12]
.sym 32886 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 32889 u_accel.early_sum_y[17]
.sym 32891 u_accel.early_sum_y[14]
.sym 32897 event_valid
.sym 32899 $PACKER_VCC_NET
.sym 32921 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 32927 u_accel.early_sum_y[11]
.sym 32928 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 32931 u_accel.early_sum_y[16]
.sym 32937 u_accel.early_sum_y[13]
.sym 32963 u_accel.early_sum_y[11]
.sym 32968 u_accel.early_sum_y[16]
.sym 32976 u_accel.early_sum_y[13]
.sym 32979 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 32989 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 32990 clk$SB_IO_IN_$glb_clk
.sym 32991 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 33007 pending_gesture_SB_DFFESR_Q_E[1]
.sym 33116 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 33117 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 33118 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 33119 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 33120 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 33121 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 33122 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 33150 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 33169 event_valid
.sym 33183 led_activity_SB_LUT4_I3_O
.sym 33184 activity_led_cnt[0]
.sym 33197 activity_led_cnt[0]
.sym 33213 event_valid
.sym 33216 activity_led_cnt[0]
.sym 33235 led_activity_SB_LUT4_I3_O
.sym 33236 clk$SB_IO_IN_$glb_clk
.sym 33237 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 33238 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 33239 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 33240 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 33241 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 33242 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 33243 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 33244 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 33245 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 33260 activity_led_cnt[0]
.sym 33361 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 33362 led_activity_SB_CARRY_CO_I1
.sym 33363 led_activity$SB_IO_OUT
.sym 33364 led_activity_SB_LUT4_I3_O
.sym 33389 event_valid
.sym 33396 $PACKER_VCC_NET
.sym 33495 led_activity_SB_LUT4_I3_O
.sym 33504 led_activity$SB_IO_OUT
.sym 34743 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7_SB_LUT4_I1_O[3]
.sym 34889 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 34992 u_accel.window_complete
.sym 35006 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 35007 event_x[5]
.sym 35011 event_x[2]
.sym 35022 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[0]
.sym 35023 event_x[5]
.sym 35033 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 35035 event_x[2]
.sym 35039 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35043 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[0]
.sym 35044 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 35048 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[1]
.sym 35049 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 35054 event_x[5]
.sym 35064 event_x[2]
.sym 35070 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[0]
.sym 35071 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[1]
.sym 35072 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 35073 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 35082 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[0]
.sym 35083 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[1]
.sym 35084 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 35085 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 35088 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35089 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 35091 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[0]
.sym 35099 clk$SB_IO_IN_$glb_clk
.sym 35106 event_y[0]
.sym 35125 event_x[0]
.sym 35126 event_x[3]
.sym 35127 event_x[1]
.sym 35134 event_y[7]
.sym 35135 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 35144 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8[0]
.sym 35147 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7[0]
.sym 35148 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 35159 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[0]
.sym 35161 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[0]
.sym 35163 event_x[4]
.sym 35164 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 35166 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 35167 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35171 event_y[0]
.sym 35172 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[1]
.sym 35173 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 35175 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 35176 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7[0]
.sym 35177 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35181 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[0]
.sym 35182 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 35183 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[0]
.sym 35184 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 35188 event_x[4]
.sym 35193 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 35194 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35196 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8[0]
.sym 35199 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 35200 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[0]
.sym 35201 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 35202 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[0]
.sym 35208 event_y[0]
.sym 35211 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 35213 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 35214 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[1]
.sym 35218 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 35219 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[1]
.sym 35220 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 35222 clk$SB_IO_IN_$glb_clk
.sym 35224 event_y[5]
.sym 35226 event_x[5]
.sym 35227 event_y[1]
.sym 35228 event_x[2]
.sym 35229 event_x[4]
.sym 35230 event_x[0]
.sym 35231 event_x[1]
.sym 35236 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7_SB_LUT4_I1_O[3]
.sym 35240 u_rx.rx_data_SB_DFFESR_Q_E
.sym 35249 pkt_x[1]
.sym 35254 event_x[6]
.sym 35257 pkt_x[0]
.sym 35258 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35259 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 35268 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 35272 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[0]
.sym 35281 event_y[5]
.sym 35284 event_y[1]
.sym 35285 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35286 event_x[7]
.sym 35287 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 35289 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_6[0]
.sym 35290 event_y[8]
.sym 35292 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[0]
.sym 35293 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 35294 event_y[7]
.sym 35300 event_y[8]
.sym 35304 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 35305 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35307 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[0]
.sym 35311 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 35312 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35313 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_6[0]
.sym 35319 event_y[7]
.sym 35322 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 35324 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35325 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[0]
.sym 35328 event_x[7]
.sym 35336 event_y[5]
.sym 35340 event_y[1]
.sym 35345 clk$SB_IO_IN_$glb_clk
.sym 35347 event_x[3]
.sym 35348 event_x[6]
.sym 35349 event_y[3]
.sym 35350 event_y[4]
.sym 35351 event_y[7]
.sym 35352 event_x[7]
.sym 35353 event_y[2]
.sym 35354 event_polarity
.sym 35359 u_rx.bit_idx[0]
.sym 35363 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 35365 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35370 u_rx.rx_data_SB_DFFESR_Q_E
.sym 35371 pkt_x[2]
.sym 35372 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35373 pkt_x[5]
.sym 35376 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 35379 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 35380 event_x[3]
.sym 35390 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35392 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 35393 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 35394 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_9[0]
.sym 35400 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35401 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 35402 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 35403 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1[0]
.sym 35406 event_y[3]
.sym 35409 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[0]
.sym 35410 event_y[2]
.sym 35413 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[0]
.sym 35414 event_y[6]
.sym 35415 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3[0]
.sym 35418 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[0]
.sym 35419 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 35421 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35422 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 35423 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[0]
.sym 35424 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[0]
.sym 35427 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35429 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 35430 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1[0]
.sym 35433 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3[0]
.sym 35434 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35435 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 35440 event_y[2]
.sym 35446 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[0]
.sym 35447 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 35448 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35454 event_y[3]
.sym 35457 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_9[0]
.sym 35458 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35459 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 35463 event_y[6]
.sym 35468 clk$SB_IO_IN_$glb_clk
.sym 35470 pkt_x[1]
.sym 35471 pkt_x[6]
.sym 35474 pkt_x[0]
.sym 35476 pkt_x[2]
.sym 35477 pkt_x[5]
.sym 35485 pkt_x[7]
.sym 35486 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[0]
.sym 35487 pkt_x[3]
.sym 35491 u_accel.window_complete
.sym 35494 pkt_y[1]
.sym 35504 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35512 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[0]
.sym 35513 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[1]
.sym 35515 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[2]
.sym 35516 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7_SB_LUT4_I1_O[3]
.sym 35517 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[0]
.sym 35519 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[3]
.sym 35521 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 35523 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[2]
.sym 35532 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35540 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 35544 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[2]
.sym 35545 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[3]
.sym 35547 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7_SB_LUT4_I1_O[3]
.sym 35550 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[2]
.sym 35551 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[1]
.sym 35552 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[3]
.sym 35553 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[0]
.sym 35556 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 35557 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[2]
.sym 35558 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[0]
.sym 35559 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 35562 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7_SB_LUT4_I1_O[3]
.sym 35564 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[3]
.sym 35565 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[2]
.sym 35568 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 35569 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[3]
.sym 35570 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[1]
.sym 35571 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7_SB_LUT4_I1_O[3]
.sym 35574 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35575 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[0]
.sym 35576 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[0]
.sym 35577 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 35580 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[1]
.sym 35581 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[3]
.sym 35582 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[0]
.sym 35583 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[2]
.sym 35586 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[3]
.sym 35587 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[1]
.sym 35588 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7_SB_LUT4_I1_O[3]
.sym 35589 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 35594 pkt_y[6]
.sym 35599 pkt_y[1]
.sym 35617 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35619 u_accel.compressed_y[0]
.sym 35621 u_accel.compressed_y[1]
.sym 35622 u_accel.compressed_y[3]
.sym 35623 u_accel.compressed_y[2]
.sym 35626 $PACKER_VCC_NET
.sym 35634 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35635 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35637 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35638 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[1]
.sym 35639 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 35640 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35642 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35643 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35644 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 35645 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 35646 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35647 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 35649 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35651 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 35654 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35658 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7_SB_LUT4_I1_O[3]
.sym 35660 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 35661 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 35663 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 35664 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35665 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 35666 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35667 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[1]
.sym 35668 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35669 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35670 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7_SB_LUT4_I1_O[3]
.sym 35672 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35674 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35675 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35678 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35680 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35681 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35684 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 35686 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35687 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35690 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 35692 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 35693 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 35696 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[3]
.sym 35697 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35698 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 35699 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 35700 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 35702 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 35703 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35704 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 35705 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 35706 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[3]
.sym 35708 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 35709 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35710 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 35711 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 35712 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 35713 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 35714 clk$SB_IO_IN_$glb_clk
.sym 35715 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 35716 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 35717 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 35718 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 35719 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 35720 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 35721 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 35722 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 35723 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 35734 event_y[8]
.sym 35737 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 35742 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35748 u_accel.compressed_y[3]
.sym 35750 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 35752 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 35757 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 35759 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 35761 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35762 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[0]
.sym 35763 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 35766 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35769 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35775 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 35784 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 35785 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 35789 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 35790 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35791 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 35792 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 35793 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 35796 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35797 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 35799 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 35809 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 35811 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 35814 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35816 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 35821 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 35822 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[0]
.sym 35823 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35826 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 35828 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35829 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[0]
.sym 35836 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 35837 clk$SB_IO_IN_$glb_clk
.sym 35838 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 35839 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 35840 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 35841 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 35842 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 35843 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 35844 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 35845 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 35846 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 35855 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 35863 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 35864 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 35866 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 35868 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 35870 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 35872 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 35873 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 35874 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 35962 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 35963 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 35975 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35980 u_accel.window_complete
.sym 35986 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 35990 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 35995 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 35997 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 36004 gesture_confidence[0]
.sym 36005 pending_gesture_SB_DFFESR_Q_E[1]
.sym 36080 gesture_confidence[0]
.sym 36082 pending_gesture_SB_DFFESR_Q_E[1]
.sym 36083 clk$SB_IO_IN_$glb_clk
.sym 36084 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 36101 pending_gesture_SB_DFFESR_Q_E[1]
.sym 36107 event_valid
.sym 36108 gesture_confidence[0]
.sym 36109 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36110 $PACKER_VCC_NET
.sym 36113 u_accel.compressed_y[1]
.sym 36115 u_accel.compressed_y[3]
.sym 36116 u_accel.compressed_y[0]
.sym 36120 u_accel.compressed_y[2]
.sym 36127 u_accel.u_temporal_accumulator.timer[1]
.sym 36130 u_accel.u_temporal_accumulator.timer[4]
.sym 36133 u_accel.u_temporal_accumulator.timer[7]
.sym 36144 u_accel.u_temporal_accumulator.timer[2]
.sym 36146 u_accel.u_temporal_accumulator.timer[0]
.sym 36147 u_accel.u_temporal_accumulator.timer[5]
.sym 36153 u_accel.u_temporal_accumulator.timer[3]
.sym 36156 u_accel.u_temporal_accumulator.timer[6]
.sym 36158 $nextpnr_ICESTORM_LC_16$O
.sym 36161 u_accel.u_temporal_accumulator.timer[0]
.sym 36164 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 36167 u_accel.u_temporal_accumulator.timer[1]
.sym 36168 u_accel.u_temporal_accumulator.timer[0]
.sym 36170 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 36173 u_accel.u_temporal_accumulator.timer[2]
.sym 36174 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 36176 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 36178 u_accel.u_temporal_accumulator.timer[3]
.sym 36180 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 36182 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 36185 u_accel.u_temporal_accumulator.timer[4]
.sym 36186 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 36188 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 36191 u_accel.u_temporal_accumulator.timer[5]
.sym 36192 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 36194 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 36196 u_accel.u_temporal_accumulator.timer[6]
.sym 36198 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 36200 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 36203 u_accel.u_temporal_accumulator.timer[7]
.sym 36204 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 36206 clk$SB_IO_IN_$glb_clk
.sym 36207 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_sr
.sym 36208 u_accel.u_temporal_accumulator.timer[8]
.sym 36209 u_accel.u_temporal_accumulator.timer[9]
.sym 36210 u_accel.u_temporal_accumulator.timer[10]
.sym 36211 u_accel.u_temporal_accumulator.timer[11]
.sym 36212 u_accel.u_temporal_accumulator.timer[12]
.sym 36213 u_accel.u_temporal_accumulator.timer[13]
.sym 36214 u_accel.u_temporal_accumulator.timer[14]
.sym 36215 u_accel.u_temporal_accumulator.timer[15]
.sym 36232 u_accel.u_temporal_accumulator.timer[0]
.sym 36234 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 36235 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 36240 u_accel.compressed_y[3]
.sym 36242 event_valid
.sym 36244 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 36263 $PACKER_VCC_NET
.sym 36265 u_accel.u_temporal_accumulator.timer[8]
.sym 36266 u_accel.u_temporal_accumulator.timer[9]
.sym 36267 u_accel.u_temporal_accumulator.timer[10]
.sym 36268 u_accel.u_temporal_accumulator.timer[11]
.sym 36270 u_accel.u_temporal_accumulator.timer[13]
.sym 36271 $PACKER_VCC_NET
.sym 36277 u_accel.u_temporal_accumulator.timer[12]
.sym 36279 u_accel.u_temporal_accumulator.timer[14]
.sym 36280 u_accel.u_temporal_accumulator.timer[15]
.sym 36281 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 36283 $PACKER_VCC_NET
.sym 36284 u_accel.u_temporal_accumulator.timer[8]
.sym 36287 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 36290 u_accel.u_temporal_accumulator.timer[9]
.sym 36293 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 36296 u_accel.u_temporal_accumulator.timer[10]
.sym 36299 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 36302 u_accel.u_temporal_accumulator.timer[11]
.sym 36305 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 36307 u_accel.u_temporal_accumulator.timer[12]
.sym 36311 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 36313 $PACKER_VCC_NET
.sym 36314 u_accel.u_temporal_accumulator.timer[13]
.sym 36317 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36319 u_accel.u_temporal_accumulator.timer[14]
.sym 36320 $PACKER_VCC_NET
.sym 36323 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36325 u_accel.u_temporal_accumulator.timer[15]
.sym 36331 u_accel.u_temporal_accumulator.timer[16]
.sym 36332 u_accel.u_temporal_accumulator.timer[17]
.sym 36333 u_accel.u_temporal_accumulator.timer[18]
.sym 36334 u_accel.u_temporal_accumulator.timer[19]
.sym 36335 u_accel.u_temporal_accumulator.timer[20]
.sym 36336 u_accel.u_temporal_accumulator.timer[21]
.sym 36337 u_accel.u_temporal_accumulator.timer[0]
.sym 36338 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 36345 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 36351 pending_confidence[0]
.sym 36352 u_accel.window_complete
.sym 36353 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 36355 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 36357 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 36358 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 36360 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 36361 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 36363 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 36364 $PACKER_VCC_NET
.sym 36365 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 36366 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 36367 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36378 $PACKER_VCC_NET
.sym 36386 $PACKER_VCC_NET
.sym 36388 u_accel.u_temporal_accumulator.timer[16]
.sym 36389 u_accel.u_temporal_accumulator.timer[17]
.sym 36391 u_accel.u_temporal_accumulator.timer[19]
.sym 36392 u_accel.u_temporal_accumulator.timer[20]
.sym 36398 u_accel.u_temporal_accumulator.timer[18]
.sym 36401 u_accel.u_temporal_accumulator.timer[21]
.sym 36403 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 36404 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36406 $PACKER_VCC_NET
.sym 36407 u_accel.u_temporal_accumulator.timer[16]
.sym 36410 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36412 $PACKER_VCC_NET
.sym 36413 u_accel.u_temporal_accumulator.timer[17]
.sym 36416 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36418 u_accel.u_temporal_accumulator.timer[18]
.sym 36422 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36424 $PACKER_VCC_NET
.sym 36425 u_accel.u_temporal_accumulator.timer[19]
.sym 36428 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 36430 $PACKER_VCC_NET
.sym 36431 u_accel.u_temporal_accumulator.timer[20]
.sym 36434 $nextpnr_ICESTORM_LC_17$I3
.sym 36436 u_accel.u_temporal_accumulator.timer[21]
.sym 36440 $nextpnr_ICESTORM_LC_17$COUT
.sym 36442 $PACKER_VCC_NET
.sym 36444 $nextpnr_ICESTORM_LC_17$I3
.sym 36448 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 36450 $nextpnr_ICESTORM_LC_17$COUT
.sym 36454 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 36455 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 36456 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 36457 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 36458 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 36459 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 36460 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 36461 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 36471 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 36474 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36478 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 36482 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 36483 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 36487 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 36489 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 36496 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 36497 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36505 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 36518 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 36520 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 36521 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 36523 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 36525 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 36526 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 36530 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 36536 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 36543 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 36546 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 36552 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 36560 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 36567 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 36570 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 36574 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36575 clk$SB_IO_IN_$glb_clk
.sym 36576 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 36577 u_accel.early_sum_y[14]
.sym 36578 u_accel.late_sum_y[17]
.sym 36579 u_accel.early_sum_y[12]
.sym 36580 u_accel.early_sum_y[9]
.sym 36581 u_accel.early_sum_y[16]
.sym 36582 u_accel.late_sum_y[12]
.sym 36583 u_accel.early_sum_y[15]
.sym 36584 u_accel.early_sum_y[17]
.sym 36596 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R
.sym 36600 u_accel.window_complete
.sym 36601 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 36604 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36620 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36622 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 36627 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 36631 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 36632 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 36633 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 36637 u_accel.early_sum_y[9]
.sym 36643 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 36648 u_accel.early_sum_y[15]
.sym 36654 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 36659 u_accel.early_sum_y[15]
.sym 36665 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 36672 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 36677 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 36684 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 36688 u_accel.early_sum_y[9]
.sym 36696 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 36697 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36698 clk$SB_IO_IN_$glb_clk
.sym 36699 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 36700 pending_confidence[2]
.sym 36701 pending_gesture[0]
.sym 36704 pending_confidence[3]
.sym 36705 pending_confidence[1]
.sym 36706 pending_gesture[1]
.sym 36716 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36730 event_valid
.sym 36752 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36757 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 36761 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 36783 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 36793 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 36820 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36821 clk$SB_IO_IN_$glb_clk
.sym 36822 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 36836 u_accel.window_complete
.sym 36841 debug_event_count[4]
.sym 36849 gesture[0]
.sym 36852 $PACKER_VCC_NET
.sym 36857 $PACKER_VCC_NET
.sym 36947 activity_led_cnt[1]
.sym 36948 activity_led_cnt[2]
.sym 36949 activity_led_cnt[3]
.sym 36950 activity_led_cnt[4]
.sym 36951 activity_led_cnt[5]
.sym 36952 activity_led_cnt[6]
.sym 36953 activity_led_cnt[7]
.sym 36961 tx_data[4]
.sym 36962 tx_valid_SB_LUT4_I1_O
.sym 36972 led_activity_SB_LUT4_I3_O
.sym 36988 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36990 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36991 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36993 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36994 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36996 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36997 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37008 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37012 activity_led_cnt[1]
.sym 37013 activity_led_cnt[2]
.sym 37014 activity_led_cnt[3]
.sym 37015 activity_led_cnt[4]
.sym 37016 activity_led_cnt[5]
.sym 37017 activity_led_cnt[6]
.sym 37018 activity_led_cnt[7]
.sym 37019 $nextpnr_ICESTORM_LC_29$O
.sym 37022 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 37025 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 37028 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37029 activity_led_cnt[1]
.sym 37031 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 37033 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37035 activity_led_cnt[2]
.sym 37037 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 37040 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37041 activity_led_cnt[3]
.sym 37043 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 37046 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37047 activity_led_cnt[4]
.sym 37049 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 37052 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37053 activity_led_cnt[5]
.sym 37055 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 37058 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37059 activity_led_cnt[6]
.sym 37061 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 37064 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37065 activity_led_cnt[7]
.sym 37069 activity_led_cnt[8]
.sym 37070 activity_led_cnt[9]
.sym 37071 activity_led_cnt[10]
.sym 37072 activity_led_cnt[11]
.sym 37073 activity_led_cnt[12]
.sym 37074 activity_led_cnt[13]
.sym 37075 activity_led_cnt[14]
.sym 37076 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 37104 activity_led_cnt[9]
.sym 37105 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 37110 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37112 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37114 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37119 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37124 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37125 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37128 activity_led_cnt[9]
.sym 37129 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37131 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37134 activity_led_cnt[8]
.sym 37135 activity_led_cnt[15]
.sym 37136 activity_led_cnt[10]
.sym 37137 activity_led_cnt[11]
.sym 37138 activity_led_cnt[12]
.sym 37139 activity_led_cnt[13]
.sym 37140 activity_led_cnt[14]
.sym 37142 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 37145 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37146 activity_led_cnt[8]
.sym 37148 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 37150 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37152 activity_led_cnt[9]
.sym 37154 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 37157 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37158 activity_led_cnt[10]
.sym 37160 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 37163 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37164 activity_led_cnt[11]
.sym 37166 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 37169 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37170 activity_led_cnt[12]
.sym 37172 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 37175 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37176 activity_led_cnt[13]
.sym 37178 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 37180 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37182 activity_led_cnt[14]
.sym 37184 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 37186 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37188 activity_led_cnt[15]
.sym 37193 activity_led_cnt[15]
.sym 37194 activity_led_cnt[16]
.sym 37195 activity_led_cnt[17]
.sym 37228 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 37233 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37235 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 37242 led_activity_SB_CARRY_CO_I1
.sym 37251 $PACKER_VCC_NET
.sym 37254 event_valid
.sym 37259 activity_led_cnt[16]
.sym 37260 activity_led_cnt[17]
.sym 37265 led_activity_SB_CARRY_CO_CI
.sym 37268 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37269 activity_led_cnt[16]
.sym 37271 $nextpnr_ICESTORM_LC_30$I3
.sym 37273 led_activity_SB_CARRY_CO_I1
.sym 37275 activity_led_cnt[17]
.sym 37277 $nextpnr_ICESTORM_LC_30$COUT
.sym 37280 $PACKER_VCC_NET
.sym 37281 $nextpnr_ICESTORM_LC_30$I3
.sym 37285 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 37286 event_valid
.sym 37287 $nextpnr_ICESTORM_LC_30$COUT
.sym 37341 $PACKER_VCC_NET
.sym 37850 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 38349 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 38811 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 38840 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 38844 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 38932 u_rx.rx_data[2]
.sym 38933 u_rx.valid_SB_DFFSR_Q_R
.sym 38935 u_rx.rx_data[5]
.sym 38937 u_rx.rx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 38938 u_rx.rx_data[6]
.sym 38939 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 38950 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 38955 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 38959 pkt_x[4]
.sym 38967 pkt_y[0]
.sym 38991 pkt_y[0]
.sym 39000 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39037 pkt_y[0]
.sym 39052 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39053 clk$SB_IO_IN_$glb_clk
.sym 39054 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 39057 u_rx.bit_idx[2]
.sym 39058 u_rx.bit_idx_SB_DFFESR_Q_E
.sym 39059 u_rx.bit_idx[0]
.sym 39061 u_rx.bit_idx[1]
.sym 39062 u_rx.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 39073 soft_rst_SB_LUT4_I2_O[1]
.sym 39081 u_rx.rx_data[5]
.sym 39084 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 39085 u_rx.data_SB_DFFESR_Q_E
.sym 39087 soft_rst_SB_LUT4_I2_O[1]
.sym 39110 pkt_y[1]
.sym 39112 pkt_x[1]
.sym 39116 pkt_x[2]
.sym 39118 pkt_x[5]
.sym 39119 pkt_x[4]
.sym 39120 pkt_x[0]
.sym 39123 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39127 pkt_y[5]
.sym 39129 pkt_y[5]
.sym 39143 pkt_x[5]
.sym 39149 pkt_y[1]
.sym 39155 pkt_x[2]
.sym 39161 pkt_x[4]
.sym 39166 pkt_x[0]
.sym 39174 pkt_x[1]
.sym 39175 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39176 clk$SB_IO_IN_$glb_clk
.sym 39177 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 39178 pkt_y[2]
.sym 39179 u_rx.data_SB_DFFESR_Q_E
.sym 39180 pkt_y[4]
.sym 39181 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39182 pkt_y[7]
.sym 39183 pkt_y[0]
.sym 39184 pkt_y[3]
.sym 39185 pkt_y[5]
.sym 39190 event_y[5]
.sym 39192 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 39198 pkt_y[1]
.sym 39203 u_rx.rx_data[2]
.sym 39211 pkt_state[3]
.sym 39213 event_x[1]
.sym 39225 pkt_x[3]
.sym 39228 pkt_x[6]
.sym 39233 pkt_x[7]
.sym 39234 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 39235 pkt_y[2]
.sym 39237 pkt_y[4]
.sym 39241 pkt_y[3]
.sym 39246 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39247 pkt_y[7]
.sym 39252 pkt_x[3]
.sym 39261 pkt_x[6]
.sym 39266 pkt_y[3]
.sym 39273 pkt_y[4]
.sym 39277 pkt_y[7]
.sym 39282 pkt_x[7]
.sym 39290 pkt_y[2]
.sym 39295 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 39298 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39299 clk$SB_IO_IN_$glb_clk
.sym 39300 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 39301 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 39302 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 39303 pkt_x_SB_DFFESR_Q_8_E
.sym 39305 rx_data[6]
.sym 39306 rx_data[5]
.sym 39307 pkt_y_SB_DFFESR_Q_8_E
.sym 39308 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 39316 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39323 $PACKER_VCC_NET
.sym 39326 event_y[3]
.sym 39329 event_y[6]
.sym 39330 event_y[7]
.sym 39332 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 39333 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 39334 pkt_x_SB_DFFESR_Q_E
.sym 39335 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 39336 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 39348 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 39352 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 39360 pkt_x_SB_DFFESR_Q_8_E
.sym 39367 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 39370 rx_data[6]
.sym 39371 rx_data[5]
.sym 39377 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 39381 rx_data[6]
.sym 39400 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 39413 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 39420 rx_data[5]
.sym 39421 pkt_x_SB_DFFESR_Q_8_E
.sym 39422 clk$SB_IO_IN_$glb_clk
.sym 39423 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 39424 event_y[6]
.sym 39429 event_x[8]
.sym 39430 event_y[8]
.sym 39438 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 39443 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 39444 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 39453 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 39455 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 39456 pkt_y_SB_DFFESR_Q_8_E
.sym 39457 event_y[6]
.sym 39459 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 39467 pkt_y_SB_DFFESR_Q_8_E
.sym 39469 rx_data[6]
.sym 39475 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 39507 rx_data[6]
.sym 39537 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 39544 pkt_y_SB_DFFESR_Q_8_E
.sym 39545 clk$SB_IO_IN_$glb_clk
.sym 39546 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 39550 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 39551 pkt_x_SB_DFFESR_Q_E
.sym 39552 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 39554 pkt_x[8]
.sym 39580 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 39582 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 39588 u_accel.compressed_y[3]
.sym 39591 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 39595 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 39596 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 39602 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 39606 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 39609 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 39611 u_accel.compressed_y[2]
.sym 39613 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 39616 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 39617 u_accel.compressed_y[0]
.sym 39618 u_accel.compressed_y[1]
.sym 39620 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 39622 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 39623 u_accel.compressed_y[0]
.sym 39626 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 39628 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 39629 u_accel.compressed_y[1]
.sym 39630 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 39632 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 39634 u_accel.compressed_y[2]
.sym 39635 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 39636 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 39638 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 39640 u_accel.compressed_y[3]
.sym 39641 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 39642 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 39644 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 39646 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 39647 u_accel.compressed_y[3]
.sym 39648 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 39650 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 39652 u_accel.compressed_y[3]
.sym 39653 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 39654 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 39656 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 39658 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 39659 u_accel.compressed_y[3]
.sym 39660 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 39662 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 39664 u_accel.compressed_y[3]
.sym 39665 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 39666 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 39667 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 39668 clk$SB_IO_IN_$glb_clk
.sym 39669 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 39671 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 39674 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 39675 u_accel.u_input_fifo.count[0]
.sym 39696 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 39697 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 39698 event_valid
.sym 39700 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 39704 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 39706 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 39716 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 39721 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 39725 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 39727 u_accel.compressed_y[3]
.sym 39728 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 39730 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 39734 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 39735 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 39739 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 39743 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 39745 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 39746 u_accel.compressed_y[3]
.sym 39747 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 39749 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 39751 u_accel.compressed_y[3]
.sym 39752 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 39753 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 39755 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 39757 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 39758 u_accel.compressed_y[3]
.sym 39759 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 39761 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 39763 u_accel.compressed_y[3]
.sym 39764 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 39765 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 39767 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 39769 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 39770 u_accel.compressed_y[3]
.sym 39771 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 39773 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 39775 u_accel.compressed_y[3]
.sym 39776 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 39777 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 39779 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 39781 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 39782 u_accel.compressed_y[3]
.sym 39783 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 39785 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 39787 u_accel.compressed_y[3]
.sym 39788 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 39789 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 39790 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 39791 clk$SB_IO_IN_$glb_clk
.sym 39792 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 39793 event_valid
.sym 39800 event_valid_SB_DFFSR_Q_R
.sym 39805 $PACKER_VCC_NET
.sym 39817 u_accel.compressed_y[3]
.sym 39818 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 39820 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 39823 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 39825 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 39826 event_valid
.sym 39827 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 39828 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 39829 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 39835 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 39843 u_accel.compressed_y[3]
.sym 39858 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 39866 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 39868 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 39869 u_accel.compressed_y[3]
.sym 39870 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 39874 u_accel.compressed_y[3]
.sym 39875 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 39876 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 39913 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O_$glb_ce
.sym 39914 clk$SB_IO_IN_$glb_clk
.sym 39915 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 39917 por_cnt[1]
.sym 39918 por_cnt[2]
.sym 39919 por_cnt[3]
.sym 39920 por_cnt[4]
.sym 39921 por_cnt[0]
.sym 39922 rst_por
.sym 39923 rst_por_SB_LUT4_O_I3[2]
.sym 39935 event_valid
.sym 39940 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 39941 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 39945 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 39946 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 39947 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 39959 u_accel.u_temporal_accumulator.timer[2]
.sym 39960 u_accel.u_temporal_accumulator.timer[3]
.sym 39962 u_accel.u_temporal_accumulator.timer[5]
.sym 39964 u_accel.u_temporal_accumulator.timer[7]
.sym 39966 u_accel.u_temporal_accumulator.timer[1]
.sym 39969 u_accel.u_temporal_accumulator.timer[4]
.sym 39971 u_accel.u_temporal_accumulator.timer[6]
.sym 39985 u_accel.u_temporal_accumulator.timer[0]
.sym 39989 $nextpnr_ICESTORM_LC_28$O
.sym 39991 u_accel.u_temporal_accumulator.timer[0]
.sym 39995 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39997 u_accel.u_temporal_accumulator.timer[1]
.sym 40001 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40004 u_accel.u_temporal_accumulator.timer[2]
.sym 40007 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40010 u_accel.u_temporal_accumulator.timer[3]
.sym 40013 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40015 u_accel.u_temporal_accumulator.timer[4]
.sym 40019 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40022 u_accel.u_temporal_accumulator.timer[5]
.sym 40025 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 40027 u_accel.u_temporal_accumulator.timer[6]
.sym 40031 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 40034 u_accel.u_temporal_accumulator.timer[7]
.sym 40039 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 40040 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 40041 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 40042 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 40043 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 40044 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 40045 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 40046 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 40070 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 40073 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 40074 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 40075 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 40080 u_accel.u_temporal_accumulator.timer[8]
.sym 40082 u_accel.u_temporal_accumulator.timer[10]
.sym 40083 u_accel.u_temporal_accumulator.timer[11]
.sym 40092 u_accel.u_temporal_accumulator.timer[12]
.sym 40095 u_accel.u_temporal_accumulator.timer[15]
.sym 40105 u_accel.u_temporal_accumulator.timer[9]
.sym 40109 u_accel.u_temporal_accumulator.timer[13]
.sym 40110 u_accel.u_temporal_accumulator.timer[14]
.sym 40112 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 40115 u_accel.u_temporal_accumulator.timer[8]
.sym 40116 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 40118 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 40120 u_accel.u_temporal_accumulator.timer[9]
.sym 40122 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 40124 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 40127 u_accel.u_temporal_accumulator.timer[10]
.sym 40128 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 40130 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 40133 u_accel.u_temporal_accumulator.timer[11]
.sym 40134 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 40136 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 40138 u_accel.u_temporal_accumulator.timer[12]
.sym 40140 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 40142 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 40144 u_accel.u_temporal_accumulator.timer[13]
.sym 40146 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 40148 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 40150 u_accel.u_temporal_accumulator.timer[14]
.sym 40152 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 40154 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 40156 u_accel.u_temporal_accumulator.timer[15]
.sym 40158 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 40160 clk$SB_IO_IN_$glb_clk
.sym 40161 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_sr
.sym 40162 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 40163 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 40164 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 40165 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 40166 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 40167 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 40168 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 40169 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 40183 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 40189 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 40198 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 40204 u_accel.u_temporal_accumulator.timer[17]
.sym 40206 u_accel.u_temporal_accumulator.timer[19]
.sym 40211 u_accel.u_temporal_accumulator.timer[16]
.sym 40212 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 40215 u_accel.u_temporal_accumulator.timer[20]
.sym 40217 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 40229 u_accel.u_temporal_accumulator.timer[18]
.sym 40232 u_accel.u_temporal_accumulator.timer[21]
.sym 40233 u_accel.u_temporal_accumulator.timer[0]
.sym 40235 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 40237 u_accel.u_temporal_accumulator.timer[16]
.sym 40239 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 40241 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 40244 u_accel.u_temporal_accumulator.timer[17]
.sym 40245 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 40247 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 40249 u_accel.u_temporal_accumulator.timer[18]
.sym 40251 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 40253 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 40256 u_accel.u_temporal_accumulator.timer[19]
.sym 40257 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 40259 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 40261 u_accel.u_temporal_accumulator.timer[20]
.sym 40263 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 40267 u_accel.u_temporal_accumulator.timer[21]
.sym 40269 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 40273 u_accel.u_temporal_accumulator.timer[0]
.sym 40279 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 40280 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 40283 clk$SB_IO_IN_$glb_clk
.sym 40284 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_sr
.sym 40285 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 40286 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 40287 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 40288 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 40289 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 40290 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 40291 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 40292 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 40298 u_accel.window_complete
.sym 40299 u_accel.compressed_y[2]
.sym 40300 u_accel.compressed_y[1]
.sym 40305 u_accel.compressed_y[0]
.sym 40306 u_accel.compressed_y[3]
.sym 40307 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 40309 u_accel.compressed_y[3]
.sym 40310 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 40315 gesture_confidence[2]
.sym 40316 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 40318 event_valid
.sym 40319 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 40328 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 40330 u_accel.window_complete
.sym 40332 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 40333 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 40334 u_accel.window_complete
.sym 40335 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 40336 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 40338 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 40340 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 40341 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 40342 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 40344 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 40345 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 40346 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 40347 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 40348 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 40349 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 40353 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 40359 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 40361 u_accel.window_complete
.sym 40362 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 40365 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 40366 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 40368 u_accel.window_complete
.sym 40371 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 40373 u_accel.window_complete
.sym 40374 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 40378 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 40379 u_accel.window_complete
.sym 40380 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 40383 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 40384 u_accel.window_complete
.sym 40385 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 40390 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 40391 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 40392 u_accel.window_complete
.sym 40396 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 40397 u_accel.window_complete
.sym 40398 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 40402 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 40403 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 40404 u_accel.window_complete
.sym 40405 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 40406 clk$SB_IO_IN_$glb_clk
.sym 40407 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 40408 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 40409 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 40411 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 40413 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 40415 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 40423 pending_gesture_SB_DFFESR_Q_E[0]
.sym 40426 gesture_valid
.sym 40430 u_accel.window_complete
.sym 40431 u_accel.compressed_y[3]
.sym 40440 gesture_confidence[3]
.sym 40449 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 40452 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 40458 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 40463 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 40464 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 40467 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 40468 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 40478 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 40480 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 40482 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 40489 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 40495 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 40502 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 40508 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 40513 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 40521 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 40525 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 40528 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 40529 clk$SB_IO_IN_$glb_clk
.sym 40530 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 40531 tx_data[7]
.sym 40532 tx_data[5]
.sym 40533 pending_gesture_SB_LUT4_I3_O[0]
.sym 40534 tx_data[2]
.sym 40535 tx_data[1]
.sym 40536 pending_gesture_SB_LUT4_I3_1_O[1]
.sym 40537 tx_data[0]
.sym 40538 tx_data[6]
.sym 40548 u_accel.u_motion_computer.stage1_valid
.sym 40556 pending_gesture_SB_LUT4_I3_1_O[0]
.sym 40565 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O
.sym 40587 gesture_confidence[2]
.sym 40593 gesture[1]
.sym 40597 gesture_confidence[1]
.sym 40599 pending_gesture_SB_DFFESR_Q_E[1]
.sym 40600 gesture_confidence[3]
.sym 40602 gesture[0]
.sym 40607 gesture_confidence[2]
.sym 40613 gesture[0]
.sym 40632 gesture_confidence[3]
.sym 40636 gesture_confidence[1]
.sym 40642 gesture[1]
.sym 40651 pending_gesture_SB_DFFESR_Q_E[1]
.sym 40652 clk$SB_IO_IN_$glb_clk
.sym 40653 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 40654 u_tx.tx_data[2]
.sym 40655 u_tx.tx_data[4]
.sym 40656 u_tx.tx_data[6]
.sym 40657 u_tx.tx_data[5]
.sym 40658 u_tx.tx_data[0]
.sym 40659 u_tx.tx_data[1]
.sym 40660 u_tx.tx_data[7]
.sym 40661 u_tx.tx_data[3]
.sym 40674 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 40675 debug_event_count[5]
.sym 40777 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 40778 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 40779 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40780 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 40781 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 40782 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 40783 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 40784 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 40810 event_valid
.sym 40811 event_valid
.sym 40819 activity_led_cnt[1]
.sym 40822 activity_led_cnt[4]
.sym 40823 activity_led_cnt[5]
.sym 40824 $PACKER_VCC_NET
.sym 40825 event_valid
.sym 40829 activity_led_cnt[3]
.sym 40832 $PACKER_VCC_NET
.sym 40833 event_valid
.sym 40834 activity_led_cnt[0]
.sym 40836 activity_led_cnt[2]
.sym 40840 activity_led_cnt[6]
.sym 40845 led_activity_SB_LUT4_I3_O
.sym 40849 activity_led_cnt[7]
.sym 40850 $nextpnr_ICESTORM_LC_40$O
.sym 40853 activity_led_cnt[0]
.sym 40856 activity_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 40857 event_valid
.sym 40858 $PACKER_VCC_NET
.sym 40859 activity_led_cnt[1]
.sym 40860 activity_led_cnt[0]
.sym 40862 activity_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 40863 event_valid
.sym 40864 $PACKER_VCC_NET
.sym 40865 activity_led_cnt[2]
.sym 40866 activity_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 40868 activity_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 40869 event_valid
.sym 40870 activity_led_cnt[3]
.sym 40871 $PACKER_VCC_NET
.sym 40872 activity_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 40874 activity_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 40875 event_valid
.sym 40876 $PACKER_VCC_NET
.sym 40877 activity_led_cnt[4]
.sym 40878 activity_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 40880 activity_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 40881 event_valid
.sym 40882 $PACKER_VCC_NET
.sym 40883 activity_led_cnt[5]
.sym 40884 activity_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 40886 activity_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 40887 event_valid
.sym 40888 $PACKER_VCC_NET
.sym 40889 activity_led_cnt[6]
.sym 40890 activity_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 40892 activity_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 40893 event_valid
.sym 40894 activity_led_cnt[7]
.sym 40895 $PACKER_VCC_NET
.sym 40896 activity_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 40897 led_activity_SB_LUT4_I3_O
.sym 40898 clk$SB_IO_IN_$glb_clk
.sym 40899 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 40901 u_tx.bit_idx[1]
.sym 40902 u_tx.bit_idx[2]
.sym 40904 u_tx.bit_idx[0]
.sym 40907 u_tx.bit_idx_SB_DFFESR_Q_E
.sym 40913 u_accel.window_complete
.sym 40916 u_tx.state[3]
.sym 40936 activity_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 40941 activity_led_cnt[8]
.sym 40944 $PACKER_VCC_NET
.sym 40945 $PACKER_VCC_NET
.sym 40951 activity_led_cnt[10]
.sym 40953 activity_led_cnt[12]
.sym 40954 activity_led_cnt[13]
.sym 40960 activity_led_cnt[11]
.sym 40963 activity_led_cnt[14]
.sym 40966 activity_led_cnt[9]
.sym 40968 led_activity_SB_LUT4_I3_O
.sym 40970 event_valid
.sym 40971 event_valid
.sym 40973 activity_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 40974 event_valid
.sym 40975 $PACKER_VCC_NET
.sym 40976 activity_led_cnt[8]
.sym 40977 activity_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 40979 activity_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 40980 event_valid
.sym 40981 activity_led_cnt[9]
.sym 40982 $PACKER_VCC_NET
.sym 40983 activity_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 40985 activity_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 40986 event_valid
.sym 40987 activity_led_cnt[10]
.sym 40988 $PACKER_VCC_NET
.sym 40989 activity_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 40991 activity_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 40992 event_valid
.sym 40993 $PACKER_VCC_NET
.sym 40994 activity_led_cnt[11]
.sym 40995 activity_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 40997 activity_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 40998 event_valid
.sym 40999 activity_led_cnt[12]
.sym 41000 $PACKER_VCC_NET
.sym 41001 activity_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 41003 activity_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 41004 event_valid
.sym 41005 activity_led_cnt[13]
.sym 41006 $PACKER_VCC_NET
.sym 41007 activity_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 41009 $nextpnr_ICESTORM_LC_41$I3
.sym 41010 event_valid
.sym 41011 $PACKER_VCC_NET
.sym 41012 activity_led_cnt[14]
.sym 41013 activity_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 41019 $nextpnr_ICESTORM_LC_41$I3
.sym 41020 led_activity_SB_LUT4_I3_O
.sym 41021 clk$SB_IO_IN_$glb_clk
.sym 41022 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 41040 u_tx.bit_idx_SB_DFFESR_Q_E
.sym 41044 u_tx.bit_idx_SB_DFFESR_Q_E
.sym 41071 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 41074 activity_led_cnt[16]
.sym 41075 led_activity_SB_LUT4_I3_O
.sym 41079 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 41080 event_valid
.sym 41082 $PACKER_VCC_NET
.sym 41083 event_valid
.sym 41089 activity_led_cnt[15]
.sym 41090 $PACKER_VCC_NET
.sym 41091 activity_led_cnt[17]
.sym 41096 $nextpnr_ICESTORM_LC_42$O
.sym 41098 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 41102 activity_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 41103 event_valid
.sym 41104 activity_led_cnt[15]
.sym 41105 $PACKER_VCC_NET
.sym 41106 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 41108 activity_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 41109 event_valid
.sym 41110 activity_led_cnt[16]
.sym 41111 $PACKER_VCC_NET
.sym 41112 activity_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 41115 $PACKER_VCC_NET
.sym 41116 activity_led_cnt[17]
.sym 41117 event_valid
.sym 41118 activity_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 41143 led_activity_SB_LUT4_I3_O
.sym 41144 clk$SB_IO_IN_$glb_clk
.sym 41145 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 41543 u_rx.valid_SB_DFFSR_Q_R
.sym 42035 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42429 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 42518 u_rx.clk_cnt[0]
.sym 42520 u_rx.clk_cnt[1]
.sym 42521 u_rx.clk_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 42528 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 42550 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 42641 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 42642 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
.sym 42643 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 42644 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 42645 u_rx.clk_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 42646 u_rx.clk_cnt[6]
.sym 42647 u_rx.clk_cnt[7]
.sym 42667 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 42672 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 42692 soft_rst_SB_LUT4_I2_O[1]
.sym 42710 u_rx.valid_SB_DFFSR_Q_R
.sym 42726 soft_rst_SB_LUT4_I2_O[1]
.sym 42761 clk$SB_IO_IN_$glb_clk
.sym 42762 u_rx.valid_SB_DFFSR_Q_R
.sym 42763 u_rx.state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 42764 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 42765 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 42766 soft_rst_SB_LUT4_I2_O[0]
.sym 42767 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 42768 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 42769 u_rx.state[3]
.sym 42770 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 42780 soft_rst_SB_LUT4_I2_O[1]
.sym 42781 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 42787 u_rx.rx_data_SB_DFFESR_Q_E
.sym 42788 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 42804 u_rx.rx_data[2]
.sym 42805 soft_rst_SB_LUT4_I2_O[1]
.sym 42807 u_rx.rx_data[5]
.sym 42808 u_rx.bit_idx[0]
.sym 42813 soft_rst_SB_LUT4_I2_O[1]
.sym 42815 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 42818 u_rx.rx_data[6]
.sym 42819 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 42821 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 42822 u_rx.rx_data_SB_DFFESR_Q_E
.sym 42827 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 42833 u_rx.rx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 42834 u_rx.state[3]
.sym 42835 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 42837 u_rx.rx_data[2]
.sym 42838 soft_rst_SB_LUT4_I2_O[1]
.sym 42839 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 42840 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 42843 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 42844 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 42845 u_rx.state[3]
.sym 42856 u_rx.rx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 42857 u_rx.rx_data[5]
.sym 42858 soft_rst_SB_LUT4_I2_O[1]
.sym 42867 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 42868 u_rx.bit_idx[0]
.sym 42870 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 42873 soft_rst_SB_LUT4_I2_O[1]
.sym 42874 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 42875 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 42876 u_rx.rx_data[6]
.sym 42880 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 42882 u_rx.bit_idx[0]
.sym 42883 u_rx.rx_data_SB_DFFESR_Q_E
.sym 42884 clk$SB_IO_IN_$glb_clk
.sym 42885 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 42886 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 42887 u_rx.rx_data[7]
.sym 42888 u_rx.rx_data[3]
.sym 42889 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42890 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 42891 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 42892 u_rx.rx_data_SB_DFFESR_Q_E
.sym 42893 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 42898 u_rx.rx_data[2]
.sym 42900 soft_rst_SB_LUT4_I2_O[1]
.sym 42917 u_rx.data_SB_DFFESR_Q_E
.sym 42919 u_rx.rx_data[6]
.sym 42920 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 42921 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 42928 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 42929 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 42930 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 42931 u_rx.bit_idx[0]
.sym 42933 u_rx.state[3]
.sym 42938 soft_rst_SB_LUT4_I2_O[0]
.sym 42942 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 42953 u_rx.bit_idx[2]
.sym 42954 u_rx.bit_idx_SB_DFFESR_Q_E
.sym 42957 u_rx.bit_idx[1]
.sym 42959 $nextpnr_ICESTORM_LC_25$O
.sym 42962 u_rx.bit_idx[0]
.sym 42965 u_rx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 42968 u_rx.bit_idx[1]
.sym 42973 u_rx.bit_idx[2]
.sym 42974 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 42975 u_rx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 42978 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 42979 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 42980 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 42981 soft_rst_SB_LUT4_I2_O[0]
.sym 42984 u_rx.bit_idx[0]
.sym 42986 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 42996 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 42998 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 43002 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 43004 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 43005 u_rx.state[3]
.sym 43006 u_rx.bit_idx_SB_DFFESR_Q_E
.sym 43007 clk$SB_IO_IN_$glb_clk
.sym 43008 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 43011 pkt_x[4]
.sym 43012 pkt_x[3]
.sym 43016 pkt_x[7]
.sym 43023 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 43026 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 43031 u_rx.bit_idx[0]
.sym 43033 u_rx.rx_data[3]
.sym 43038 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 43039 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 43042 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 43052 pkt_y_SB_DFFESR_Q_8_E
.sym 43058 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 43059 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 43062 soft_rst_SB_LUT4_I2_O[1]
.sym 43063 rx_data[5]
.sym 43065 u_rx.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 43067 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 43068 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43070 pkt_state[1]
.sym 43073 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 43074 rx_data[4]
.sym 43077 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 43078 rx_data[7]
.sym 43081 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 43083 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 43090 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 43091 soft_rst_SB_LUT4_I2_O[1]
.sym 43092 u_rx.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 43098 rx_data[4]
.sym 43101 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 43102 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 43103 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 43104 pkt_state[1]
.sym 43110 rx_data[7]
.sym 43113 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 43121 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43128 rx_data[5]
.sym 43129 pkt_y_SB_DFFESR_Q_8_E
.sym 43130 clk$SB_IO_IN_$glb_clk
.sym 43131 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 43132 rx_data[4]
.sym 43133 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 43134 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43136 rx_data[7]
.sym 43139 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 43148 pkt_y_SB_DFFESR_Q_8_E
.sym 43155 pkt_x[4]
.sym 43156 pkt_state[1]
.sym 43158 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 43159 pkt_y[8]
.sym 43163 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 43164 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 43167 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 43176 u_rx.rx_data[5]
.sym 43177 rx_data[6]
.sym 43178 u_rx.rx_data[2]
.sym 43180 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 43185 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 43186 pkt_state[3]
.sym 43189 u_rx.rx_data[6]
.sym 43190 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 43191 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43193 rx_data[7]
.sym 43194 rx_data[5]
.sym 43197 rx_data[4]
.sym 43199 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 43200 u_rx.data_SB_DFFESR_Q_E
.sym 43204 pkt_state[4]
.sym 43207 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 43208 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43209 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 43214 u_rx.rx_data[2]
.sym 43218 pkt_state[3]
.sym 43219 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 43221 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 43232 u_rx.rx_data[6]
.sym 43236 u_rx.rx_data[5]
.sym 43243 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 43244 pkt_state[4]
.sym 43245 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 43248 rx_data[4]
.sym 43249 rx_data[7]
.sym 43250 rx_data[5]
.sym 43251 rx_data[6]
.sym 43252 u_rx.data_SB_DFFESR_Q_E
.sym 43253 clk$SB_IO_IN_$glb_clk
.sym 43254 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 43257 pkt_state[2]
.sym 43261 pkt_state[1]
.sym 43262 pkt_state[4]
.sym 43276 u_rx.data_SB_DFFESR_Q_E
.sym 43281 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 43303 pkt_x[8]
.sym 43305 pkt_y[6]
.sym 43314 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 43319 pkt_y[8]
.sym 43331 pkt_y[6]
.sym 43359 pkt_x[8]
.sym 43368 pkt_y[8]
.sym 43375 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 43376 clk$SB_IO_IN_$glb_clk
.sym 43377 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 43380 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0]
.sym 43381 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 43382 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 43384 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]
.sym 43388 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 43400 pkt_state[3]
.sym 43402 event_valid
.sym 43405 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 43406 event_valid_SB_DFFSR_Q_R
.sym 43409 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 43410 pkt_state[1]
.sym 43411 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 43421 pkt_x_SB_DFFESR_Q_E
.sym 43423 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 43434 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 43436 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 43437 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 43439 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 43449 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]
.sym 43471 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 43472 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]
.sym 43476 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 43478 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 43479 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 43483 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 43484 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]
.sym 43497 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 43498 pkt_x_SB_DFFESR_Q_E
.sym 43499 clk$SB_IO_IN_$glb_clk
.sym 43500 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 43503 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 43504 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 43505 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 43506 u_accel.u_input_fifo.count[3]
.sym 43507 u_accel.u_input_fifo.count[2]
.sym 43508 u_accel.u_input_fifo.count[1]
.sym 43515 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 43517 pkt_x_SB_DFFESR_Q_E
.sym 43519 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 43522 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 43527 rst_por
.sym 43530 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 43536 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 43544 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 43547 u_accel.u_input_fifo.count[0]
.sym 43548 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]
.sym 43550 event_valid
.sym 43554 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 43555 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 43562 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 43573 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 43581 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 43582 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 43583 event_valid
.sym 43584 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 43599 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 43601 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]
.sym 43602 event_valid
.sym 43607 u_accel.u_input_fifo.count[0]
.sym 43621 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 43622 clk$SB_IO_IN_$glb_clk
.sym 43623 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 43629 pkt_y_SB_DFFESR_Q_E
.sym 43631 pkt_y[8]
.sym 43634 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 43640 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 43648 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 43649 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 43650 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 43652 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 43655 pkt_y[8]
.sym 43656 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 43658 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 43659 u_accel.compressed_y[3]
.sym 43671 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 43678 event_valid_SB_DFFSR_Q_R
.sym 43682 pkt_state[1]
.sym 43685 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 43691 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 43698 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 43740 pkt_state[1]
.sym 43741 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 43742 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 43745 clk$SB_IO_IN_$glb_clk
.sym 43746 event_valid_SB_DFFSR_Q_R
.sym 43749 soft_rst_SB_DFFSR_Q_R
.sym 43750 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 43752 soft_rst
.sym 43772 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 43773 u_accel.late_sum_y[4]
.sym 43778 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 43779 u_accel.window_complete
.sym 43780 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 43795 rst_por_SB_LUT4_O_I3[2]
.sym 43797 por_cnt[1]
.sym 43798 por_cnt[2]
.sym 43799 rst_por
.sym 43800 por_cnt[4]
.sym 43815 por_cnt[3]
.sym 43817 por_cnt[0]
.sym 43820 $nextpnr_ICESTORM_LC_32$O
.sym 43823 por_cnt[0]
.sym 43826 por_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 43828 por_cnt[1]
.sym 43830 por_cnt[0]
.sym 43832 por_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 43834 por_cnt[2]
.sym 43836 por_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 43838 por_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 43840 por_cnt[3]
.sym 43842 por_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 43846 por_cnt[4]
.sym 43848 por_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 43852 por_cnt[0]
.sym 43857 por_cnt[0]
.sym 43859 por_cnt[1]
.sym 43860 rst_por_SB_LUT4_O_I3[2]
.sym 43863 por_cnt[4]
.sym 43864 por_cnt[3]
.sym 43865 por_cnt[2]
.sym 43867 rst_por
.sym 43868 clk$SB_IO_IN_$glb_clk
.sym 43870 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 43877 u_accel.late_sum_y[4]
.sym 43883 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 43893 soft_rst_SB_DFFSR_Q_R
.sym 43898 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 43904 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 43911 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 43912 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 43914 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 43915 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 43916 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 43917 rst_por
.sym 43918 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 43919 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 43920 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 43922 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 43923 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 43924 soft_rst
.sym 43925 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 43926 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 43928 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 43930 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 43939 u_accel.window_complete
.sym 43942 u_accel.window_complete
.sym 43945 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 43946 u_accel.window_complete
.sym 43947 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 43951 rst_por
.sym 43953 soft_rst
.sym 43956 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 43957 u_accel.window_complete
.sym 43958 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 43962 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 43963 u_accel.window_complete
.sym 43964 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 43968 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 43969 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 43971 u_accel.window_complete
.sym 43974 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 43976 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 43977 u_accel.window_complete
.sym 43981 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 43982 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 43983 u_accel.window_complete
.sym 43986 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 43987 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 43988 u_accel.window_complete
.sym 43990 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 43991 clk$SB_IO_IN_$glb_clk
.sym 43992 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 43993 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 43994 u_accel.early_sum_y[3]
.sym 43995 u_accel.early_sum_y[0]
.sym 43996 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 43998 u_accel.late_sum_y[0]
.sym 43999 u_accel.u_motion_computer.abs_diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 44000 pending_gesture_SB_DFFESR_Q_E[1]
.sym 44009 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 44026 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 44028 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 44034 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 44036 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 44037 u_accel.compressed_y[0]
.sym 44038 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 44040 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 44041 u_accel.compressed_y[2]
.sym 44044 u_accel.compressed_y[3]
.sym 44045 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 44047 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 44048 u_accel.compressed_y[1]
.sym 44049 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 44065 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 44066 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44068 u_accel.compressed_y[0]
.sym 44069 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 44072 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44074 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 44075 u_accel.compressed_y[1]
.sym 44076 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44078 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44080 u_accel.compressed_y[2]
.sym 44081 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 44082 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44084 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44086 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 44087 u_accel.compressed_y[3]
.sym 44088 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44090 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44092 u_accel.compressed_y[3]
.sym 44093 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 44094 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44096 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44098 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 44099 u_accel.compressed_y[3]
.sym 44100 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44102 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44104 u_accel.compressed_y[3]
.sym 44105 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 44106 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44108 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44110 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 44111 u_accel.compressed_y[3]
.sym 44112 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44116 tx_state[1]
.sym 44117 tx_state[8]
.sym 44118 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 44119 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O
.sym 44120 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 44121 tx_state[2]
.sym 44122 tx_state[7]
.sym 44123 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 44129 u_accel.u_motion_computer.abs_diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 44131 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 44136 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 44140 u_accel.compressed_y[3]
.sym 44147 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 44150 pending_gesture_SB_DFFESR_Q_E[1]
.sym 44152 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44157 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 44159 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 44160 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 44161 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 44163 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 44166 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 44168 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 44169 u_accel.compressed_y[3]
.sym 44170 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 44182 u_accel.compressed_y[3]
.sym 44189 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44191 u_accel.compressed_y[3]
.sym 44192 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 44193 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44195 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44197 u_accel.compressed_y[3]
.sym 44198 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 44199 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44201 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44203 u_accel.compressed_y[3]
.sym 44204 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 44205 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44207 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44209 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 44210 u_accel.compressed_y[3]
.sym 44211 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44213 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44215 u_accel.compressed_y[3]
.sym 44216 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 44217 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44219 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44221 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 44222 u_accel.compressed_y[3]
.sym 44223 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44225 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44227 u_accel.compressed_y[3]
.sym 44228 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 44229 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44231 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44233 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 44234 u_accel.compressed_y[3]
.sym 44235 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44239 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 44240 tx_data[4]
.sym 44242 u_tx.busy_SB_LUT4_I1_O
.sym 44243 pending_gesture_SB_LUT4_I3_O[1]
.sym 44244 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 44245 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 44246 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 44253 accel_temporal_phase
.sym 44254 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O
.sym 44259 pending_gesture_SB_LUT4_I3_1_O[0]
.sym 44265 u_accel.window_complete
.sym 44271 tx_state[7]
.sym 44272 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R
.sym 44273 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 44275 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44281 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 44282 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 44283 u_accel.window_complete
.sym 44285 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 44286 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 44288 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 44291 u_accel.window_complete
.sym 44300 u_accel.compressed_y[3]
.sym 44301 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 44303 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 44305 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 44312 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44314 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 44315 u_accel.compressed_y[3]
.sym 44316 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44320 u_accel.compressed_y[3]
.sym 44321 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 44322 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44331 u_accel.window_complete
.sym 44332 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 44333 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 44343 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 44344 u_accel.window_complete
.sym 44345 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 44355 u_accel.window_complete
.sym 44356 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 44358 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 44359 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_1_O_$glb_ce
.sym 44360 clk$SB_IO_IN_$glb_clk
.sym 44361 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 44367 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 44368 tx_data[3]
.sym 44396 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 44403 pending_confidence[2]
.sym 44405 debug_event_count[5]
.sym 44407 pending_confidence[3]
.sym 44409 pending_gesture[1]
.sym 44412 pending_gesture[0]
.sym 44414 u_tx.busy_SB_LUT4_I1_O
.sym 44415 pending_gesture_SB_LUT4_I3_O[1]
.sym 44416 pending_confidence[1]
.sym 44417 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 44419 pending_gesture_SB_LUT4_I3_1_O[0]
.sym 44421 pending_gesture_SB_LUT4_I3_O[0]
.sym 44423 debug_event_count[4]
.sym 44424 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 44425 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 44427 pending_gesture_SB_LUT4_I3_1_O[0]
.sym 44431 tx_state[7]
.sym 44432 pending_gesture_SB_LUT4_I3_1_O[1]
.sym 44433 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 44436 pending_gesture_SB_LUT4_I3_1_O[0]
.sym 44437 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 44438 pending_confidence[3]
.sym 44439 tx_state[7]
.sym 44442 tx_state[7]
.sym 44443 pending_gesture_SB_LUT4_I3_1_O[0]
.sym 44444 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 44445 pending_confidence[1]
.sym 44448 debug_event_count[4]
.sym 44449 tx_state[7]
.sym 44450 pending_gesture[0]
.sym 44451 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 44454 pending_gesture_SB_LUT4_I3_1_O[0]
.sym 44456 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 44457 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 44461 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 44462 pending_gesture_SB_LUT4_I3_1_O[1]
.sym 44463 pending_gesture_SB_LUT4_I3_1_O[0]
.sym 44466 tx_state[7]
.sym 44467 pending_gesture[1]
.sym 44468 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 44469 debug_event_count[5]
.sym 44474 pending_gesture_SB_LUT4_I3_O[0]
.sym 44475 pending_gesture_SB_LUT4_I3_O[1]
.sym 44478 pending_gesture_SB_LUT4_I3_O[1]
.sym 44479 pending_confidence[2]
.sym 44480 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 44482 u_tx.busy_SB_LUT4_I1_O
.sym 44483 clk$SB_IO_IN_$glb_clk
.sym 44484 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 44485 u_tx.state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 44486 u_tx.state[0]
.sym 44488 u_tx.state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 44489 tx_valid_SB_LUT4_I1_O
.sym 44490 u_tx.busy_SB_DFFESR_Q_E
.sym 44491 u_tx.state[2]
.sym 44520 u_tx.state[0]
.sym 44527 tx_data[5]
.sym 44532 tx_data[0]
.sym 44533 tx_data[6]
.sym 44534 tx_data[7]
.sym 44537 tx_data[2]
.sym 44538 tx_data[1]
.sym 44540 tx_data[3]
.sym 44544 tx_valid_SB_LUT4_I1_O
.sym 44553 tx_data[4]
.sym 44561 tx_data[2]
.sym 44566 tx_data[4]
.sym 44572 tx_data[6]
.sym 44579 tx_data[5]
.sym 44585 tx_data[0]
.sym 44589 tx_data[1]
.sym 44598 tx_data[7]
.sym 44603 tx_data[3]
.sym 44605 tx_valid_SB_LUT4_I1_O
.sym 44606 clk$SB_IO_IN_$glb_clk
.sym 44607 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 44608 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 44609 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 44610 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 44611 u_tx.state[1]
.sym 44612 u_tx.state_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 44613 u_tx.state[3]
.sym 44614 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 44615 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 44635 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 44643 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 44649 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 44650 u_tx.bit_idx[1]
.sym 44651 u_tx.bit_idx[2]
.sym 44652 u_tx.tx_data[5]
.sym 44653 u_tx.bit_idx[0]
.sym 44655 u_tx.tx_data[7]
.sym 44657 u_tx.tx_data[2]
.sym 44658 u_tx.tx_data[4]
.sym 44659 u_tx.tx_data[6]
.sym 44661 u_tx.tx_data[0]
.sym 44662 u_tx.tx_data[1]
.sym 44663 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 44664 u_tx.tx_data[3]
.sym 44669 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 44670 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 44673 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 44675 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 44676 u_tx.state[1]
.sym 44680 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 44682 u_tx.tx_data[1]
.sym 44683 u_tx.tx_data[0]
.sym 44684 u_tx.bit_idx[0]
.sym 44688 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 44689 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 44691 u_tx.state[1]
.sym 44694 u_tx.tx_data[3]
.sym 44696 u_tx.bit_idx[0]
.sym 44697 u_tx.tx_data[2]
.sym 44700 u_tx.bit_idx[1]
.sym 44701 u_tx.bit_idx[0]
.sym 44702 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 44703 u_tx.bit_idx[2]
.sym 44706 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 44707 u_tx.bit_idx[1]
.sym 44708 u_tx.bit_idx[2]
.sym 44709 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 44712 u_tx.tx_data[5]
.sym 44713 u_tx.tx_data[4]
.sym 44715 u_tx.bit_idx[0]
.sym 44718 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 44719 u_tx.bit_idx[1]
.sym 44720 u_tx.bit_idx[2]
.sym 44721 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 44724 u_tx.tx_data[6]
.sym 44725 u_tx.tx_data[7]
.sym 44727 u_tx.bit_idx[0]
.sym 44733 u_tx.clk_cnt[2]
.sym 44734 u_tx.clk_cnt[3]
.sym 44735 u_tx.clk_cnt[4]
.sym 44736 u_tx.clk_cnt[5]
.sym 44737 u_tx.clk_cnt[6]
.sym 44738 u_tx.clk_cnt[7]
.sym 44747 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 44774 u_tx.bit_idx_SB_DFFESR_Q_E
.sym 44775 u_tx.state[1]
.sym 44780 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 44783 u_tx.state[1]
.sym 44789 u_tx.bit_idx[1]
.sym 44790 u_tx.state[0]
.sym 44792 u_tx.bit_idx[0]
.sym 44793 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 44798 u_tx.bit_idx[2]
.sym 44804 $nextpnr_ICESTORM_LC_19$O
.sym 44807 u_tx.bit_idx[0]
.sym 44810 u_tx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 44811 u_tx.state[1]
.sym 44813 u_tx.bit_idx[1]
.sym 44814 u_tx.bit_idx[0]
.sym 44818 u_tx.bit_idx[2]
.sym 44819 u_tx.state[1]
.sym 44820 u_tx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 44829 u_tx.bit_idx[0]
.sym 44832 u_tx.state[1]
.sym 44847 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 44848 u_tx.state[0]
.sym 44849 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 44850 u_tx.state[1]
.sym 44851 u_tx.bit_idx_SB_DFFESR_Q_E
.sym 44852 clk$SB_IO_IN_$glb_clk
.sym 44853 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 44855 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 44856 u_tx.clk_cnt[0]
.sym 44861 u_tx.clk_cnt[1]
.sym 44887 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 45263 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 45388 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 45891 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 46119 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 46359 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 46375 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46377 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 46378 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 46393 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 46398 u_rx.clk_cnt[0]
.sym 46399 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46401 u_rx.clk_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 46407 u_rx.clk_cnt_SB_DFFESR_Q_E
.sym 46416 u_rx.clk_cnt[1]
.sym 46428 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46429 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 46431 u_rx.clk_cnt[0]
.sym 46440 u_rx.clk_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 46442 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46443 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 46446 u_rx.clk_cnt[0]
.sym 46448 u_rx.clk_cnt[1]
.sym 46468 u_rx.clk_cnt_SB_DFFESR_Q_E
.sym 46469 clk$SB_IO_IN_$glb_clk
.sym 46470 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 46471 u_rx.clk_cnt[4]
.sym 46472 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 46473 u_rx.clk_cnt_SB_DFFESR_Q_E
.sym 46474 u_rx.clk_cnt[5]
.sym 46476 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[0]
.sym 46481 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 46482 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 46497 u_rx.rx_data_SB_DFFESR_Q_E
.sym 46500 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 46515 u_rx.clk_cnt[1]
.sym 46521 u_rx.clk_cnt[0]
.sym 46526 u_rx.clk_cnt[6]
.sym 46527 u_rx.clk_cnt[7]
.sym 46528 u_rx.clk_cnt[4]
.sym 46529 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46530 u_rx.clk_cnt_SB_DFFESR_Q_E
.sym 46531 u_rx.clk_cnt[5]
.sym 46533 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[0]
.sym 46537 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 46538 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 46539 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 46541 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[0]
.sym 46544 $nextpnr_ICESTORM_LC_31$O
.sym 46547 u_rx.clk_cnt[0]
.sym 46550 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 46553 u_rx.clk_cnt[1]
.sym 46554 u_rx.clk_cnt[0]
.sym 46556 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 46559 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 46560 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 46562 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 46563 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[0]
.sym 46564 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 46566 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 46568 u_rx.clk_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 46571 u_rx.clk_cnt[4]
.sym 46572 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 46574 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[3]
.sym 46577 u_rx.clk_cnt[5]
.sym 46578 u_rx.clk_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 46580 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 46581 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[0]
.sym 46582 u_rx.clk_cnt[6]
.sym 46584 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[3]
.sym 46587 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46588 u_rx.clk_cnt[7]
.sym 46589 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 46590 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 46591 u_rx.clk_cnt_SB_DFFESR_Q_E
.sym 46592 clk$SB_IO_IN_$glb_clk
.sym 46593 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 46594 u_rx.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_I0[1]
.sym 46595 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46596 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 46597 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 46598 u_rx.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 46599 soft_rst_SB_LUT4_I2_O[3]
.sym 46601 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 46611 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 46629 u_accel.window_complete
.sym 46636 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 46638 u_rx.clk_cnt[5]
.sym 46639 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 46641 u_rx.clk_cnt[6]
.sym 46642 soft_rst_SB_LUT4_I2_O[1]
.sym 46643 u_rx.clk_cnt[4]
.sym 46644 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 46646 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 46647 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 46649 u_rx.state[3]
.sym 46650 u_rx.clk_cnt[7]
.sym 46652 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 46654 soft_rst_SB_LUT4_I2_O[0]
.sym 46655 u_rx.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 46658 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 46659 u_rx.state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 46661 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 46662 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 46666 u_rx.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 46668 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 46669 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 46670 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 46671 u_rx.state[3]
.sym 46674 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 46675 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 46676 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 46677 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 46680 u_rx.clk_cnt[6]
.sym 46681 u_rx.clk_cnt[5]
.sym 46682 u_rx.clk_cnt[7]
.sym 46683 u_rx.clk_cnt[4]
.sym 46686 soft_rst_SB_LUT4_I2_O[0]
.sym 46687 u_rx.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 46688 soft_rst_SB_LUT4_I2_O[1]
.sym 46689 u_rx.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 46692 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 46693 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 46694 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 46695 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 46698 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 46699 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 46700 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 46701 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 46705 u_rx.state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 46707 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 46710 u_rx.clk_cnt[4]
.sym 46711 u_rx.clk_cnt[7]
.sym 46712 u_rx.clk_cnt[5]
.sym 46713 u_rx.clk_cnt[6]
.sym 46715 clk$SB_IO_IN_$glb_clk
.sym 46718 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 46719 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 46720 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 46721 u_rx.rx_data[0]
.sym 46723 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 46724 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 46745 soft_rst_SB_LUT4_I2_O[1]
.sym 46751 u_rx.rx_data[7]
.sym 46758 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 46761 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 46762 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 46763 soft_rst_SB_LUT4_I2_O[1]
.sym 46764 u_rx.bit_idx[1]
.sym 46767 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 46768 u_rx.bit_idx[2]
.sym 46769 u_rx.rx_data_SB_DFFESR_Q_E
.sym 46770 u_rx.bit_idx[0]
.sym 46771 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 46773 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 46775 u_rx.rx_data[7]
.sym 46776 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 46779 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 46783 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 46784 u_rx.rx_data[3]
.sym 46788 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 46793 u_rx.bit_idx[1]
.sym 46798 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 46799 u_rx.rx_data[7]
.sym 46800 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 46803 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 46804 u_rx.rx_data[3]
.sym 46805 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 46806 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 46811 u_rx.bit_idx[2]
.sym 46817 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 46818 u_rx.bit_idx[2]
.sym 46822 u_rx.bit_idx[1]
.sym 46823 u_rx.bit_idx[0]
.sym 46827 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 46828 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 46829 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 46830 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 46833 u_rx.bit_idx[0]
.sym 46834 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 46835 soft_rst_SB_LUT4_I2_O[1]
.sym 46837 u_rx.rx_data_SB_DFFESR_Q_E
.sym 46838 clk$SB_IO_IN_$glb_clk
.sym 46839 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 46840 u_rx.rx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 46842 u_rx.rx_data[1]
.sym 46843 u_rx.rx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 46847 u_rx.rx_data[4]
.sym 46862 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 46863 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 46867 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 46868 u_rx.rx_data[0]
.sym 46870 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 46873 u_rx.rx_data_SB_DFFESR_Q_E
.sym 46883 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 46889 rx_data[4]
.sym 46893 rx_data[7]
.sym 46899 pkt_x_SB_DFFESR_Q_8_E
.sym 46929 rx_data[4]
.sym 46933 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 46958 rx_data[7]
.sym 46960 pkt_x_SB_DFFESR_Q_8_E
.sym 46961 clk$SB_IO_IN_$glb_clk
.sym 46962 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 46984 u_rx.rx_data_SB_DFFESR_Q_E
.sym 46987 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 46991 u_rx.bit_idx[0]
.sym 46997 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 47006 u_rx.data_SB_DFFESR_Q_E
.sym 47014 u_rx.rx_data[1]
.sym 47016 u_rx.rx_data[3]
.sym 47019 u_rx.rx_data[4]
.sym 47023 u_rx.rx_data[7]
.sym 47028 u_rx.rx_data[0]
.sym 47037 u_rx.rx_data[4]
.sym 47043 u_rx.rx_data[0]
.sym 47052 u_rx.rx_data[3]
.sym 47062 u_rx.rx_data[7]
.sym 47081 u_rx.rx_data[1]
.sym 47083 u_rx.data_SB_DFFESR_Q_E
.sym 47084 clk$SB_IO_IN_$glb_clk
.sym 47085 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 47086 pkt_state[3]
.sym 47088 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 47089 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 47091 pkt_state[0]
.sym 47116 u_accel.window_complete
.sym 47121 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 47127 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 47129 pkt_state[2]
.sym 47130 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 47143 pkt_state[3]
.sym 47149 pkt_state[1]
.sym 47150 pkt_state[4]
.sym 47153 pkt_state[2]
.sym 47172 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 47173 pkt_state[2]
.sym 47174 pkt_state[3]
.sym 47175 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 47196 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 47197 pkt_state[4]
.sym 47198 pkt_state[1]
.sym 47199 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 47202 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 47203 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 47204 pkt_state[4]
.sym 47205 pkt_state[2]
.sym 47207 clk$SB_IO_IN_$glb_clk
.sym 47215 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 47223 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 47225 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 47234 pkt_state[2]
.sym 47254 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 47255 u_accel.u_input_fifo.count[3]
.sym 47256 u_accel.u_input_fifo.count[2]
.sym 47257 u_accel.u_input_fifo.count[1]
.sym 47279 u_accel.u_input_fifo.count[0]
.sym 47282 $nextpnr_ICESTORM_LC_5$O
.sym 47285 u_accel.u_input_fifo.count[0]
.sym 47288 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3
.sym 47291 u_accel.u_input_fifo.count[1]
.sym 47294 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47297 u_accel.u_input_fifo.count[2]
.sym 47298 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3
.sym 47300 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 47303 u_accel.u_input_fifo.count[3]
.sym 47304 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47309 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 47310 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 47319 u_accel.u_input_fifo.count[2]
.sym 47320 u_accel.u_input_fifo.count[1]
.sym 47321 u_accel.u_input_fifo.count[0]
.sym 47322 u_accel.u_input_fifo.count[3]
.sym 47362 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 47364 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 47366 u_accel.accum_valid
.sym 47367 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 47376 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 47377 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 47378 u_accel.u_input_fifo.count[0]
.sym 47383 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0]
.sym 47384 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 47385 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 47387 u_accel.u_input_fifo.count[2]
.sym 47389 $PACKER_VCC_NET
.sym 47393 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 47396 u_accel.u_input_fifo.count[1]
.sym 47397 $PACKER_VCC_NET
.sym 47399 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 47400 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 47402 u_accel.u_input_fifo.count[3]
.sym 47405 $nextpnr_ICESTORM_LC_4$O
.sym 47407 u_accel.u_input_fifo.count[0]
.sym 47411 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3
.sym 47413 $PACKER_VCC_NET
.sym 47414 u_accel.u_input_fifo.count[1]
.sym 47417 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 47419 u_accel.u_input_fifo.count[2]
.sym 47420 $PACKER_VCC_NET
.sym 47421 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3
.sym 47423 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 47425 u_accel.u_input_fifo.count[3]
.sym 47426 $PACKER_VCC_NET
.sym 47427 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 47430 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 47431 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 47432 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 47433 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 47437 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 47438 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 47439 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 47443 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 47444 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 47445 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0]
.sym 47448 u_accel.u_input_fifo.count[0]
.sym 47449 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 47450 u_accel.u_input_fifo.count[1]
.sym 47452 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 47453 clk$SB_IO_IN_$glb_clk
.sym 47454 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 47482 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 47490 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 47497 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 47498 pkt_y_SB_DFFESR_Q_E
.sym 47503 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 47504 pkt_state[2]
.sym 47523 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 47559 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 47561 pkt_state[2]
.sym 47562 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 47573 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 47575 pkt_y_SB_DFFESR_Q_E
.sym 47576 clk$SB_IO_IN_$glb_clk
.sym 47577 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 47592 pkt_y_SB_DFFESR_Q_E
.sym 47602 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 47607 u_accel.window_complete
.sym 47609 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 47623 soft_rst_SB_DFFSR_Q_R
.sym 47631 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 47632 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 47636 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 47638 u_accel.accum_valid
.sym 47640 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 47644 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 47665 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 47666 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 47671 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 47672 u_accel.accum_valid
.sym 47682 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 47684 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 47685 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 47699 clk$SB_IO_IN_$glb_clk
.sym 47700 soft_rst_SB_DFFSR_Q_R
.sym 47706 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 47708 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 47728 pending_gesture_SB_DFFESR_Q_E[1]
.sym 47730 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 47733 u_accel.window_complete
.sym 47743 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 47747 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 47753 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 47769 u_accel.u_motion_computer.stage1_valid
.sym 47775 u_accel.u_motion_computer.stage1_valid
.sym 47776 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 47819 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 47821 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 47822 clk$SB_IO_IN_$glb_clk
.sym 47823 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 47824 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 47825 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3[2]
.sym 47826 u_accel.window_complete
.sym 47829 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O
.sym 47830 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 47844 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 47848 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 47855 u_accel.u_motion_computer.stage1_valid
.sym 47856 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 47858 u_accel.accum_valid
.sym 47865 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 47867 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 47868 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 47874 u_accel.early_sum_y[3]
.sym 47875 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 47882 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 47883 u_accel.window_complete
.sym 47884 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 47891 u_accel.early_sum_y[0]
.sym 47898 u_accel.window_complete
.sym 47901 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 47904 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 47912 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 47917 u_accel.early_sum_y[3]
.sym 47928 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 47935 u_accel.early_sum_y[0]
.sym 47940 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 47942 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 47944 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 47945 clk$SB_IO_IN_$glb_clk
.sym 47946 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 47947 tx_state[5]
.sym 47948 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 47949 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 47950 tx_state[0]
.sym 47951 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3[1]
.sym 47954 pending_gesture_SB_LUT4_I3_1_O[0]
.sym 47959 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 47960 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R
.sym 47961 u_accel.late_sum_y[0]
.sym 47970 u_accel.window_complete
.sym 47971 u_accel.window_complete
.sym 47977 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 47978 pending_confidence[0]
.sym 47982 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 47988 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 47994 tx_state[7]
.sym 47995 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 47997 tx_state[8]
.sym 47998 u_accel.compressed_valid
.sym 47999 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 48000 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 48003 accel_temporal_phase
.sym 48004 tx_state[1]
.sym 48006 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 48007 pending_gesture_SB_DFFESR_Q_E[0]
.sym 48008 gesture_valid
.sym 48014 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 48015 tx_state[0]
.sym 48017 tx_state[2]
.sym 48019 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 48021 tx_state[1]
.sym 48022 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 48023 tx_state[8]
.sym 48024 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 48027 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 48028 tx_state[8]
.sym 48029 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 48030 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 48033 gesture_valid
.sym 48035 tx_state[0]
.sym 48039 u_accel.compressed_valid
.sym 48040 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 48042 accel_temporal_phase
.sym 48045 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 48046 pending_gesture_SB_DFFESR_Q_E[0]
.sym 48051 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 48052 tx_state[2]
.sym 48053 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 48054 tx_state[7]
.sym 48057 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 48058 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 48059 tx_state[7]
.sym 48060 pending_gesture_SB_DFFESR_Q_E[0]
.sym 48063 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 48064 tx_state[2]
.sym 48065 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 48066 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 48068 clk$SB_IO_IN_$glb_clk
.sym 48070 tx_valid_SB_DFFSR_Q_R
.sym 48071 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 48073 u_accel.u_motion_computer.stage1_valid
.sym 48084 u_accel.compressed_valid
.sym 48085 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 48094 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 48098 accel_temporal_phase
.sym 48099 pending_gesture_SB_DFFESR_Q_E[0]
.sym 48102 tx_valid_SB_LUT4_I1_O
.sym 48104 tx_data[4]
.sym 48111 tx_state[5]
.sym 48114 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 48115 pending_gesture_SB_DFFESR_Q_E[0]
.sym 48116 accel_temporal_phase
.sym 48117 tx_state[7]
.sym 48118 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 48119 tx_state[1]
.sym 48121 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 48122 u_tx.busy_SB_LUT4_I1_O
.sym 48123 pending_gesture_SB_DFFESR_Q_E[0]
.sym 48125 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 48126 pending_gesture_SB_LUT4_I3_1_O[0]
.sym 48135 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 48138 pending_confidence[0]
.sym 48139 pending_gesture_SB_LUT4_I3_O[1]
.sym 48144 pending_gesture_SB_LUT4_I3_1_O[0]
.sym 48145 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 48146 pending_confidence[0]
.sym 48147 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 48150 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 48152 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 48162 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 48163 tx_state[5]
.sym 48164 pending_gesture_SB_LUT4_I3_O[1]
.sym 48165 pending_gesture_SB_DFFESR_Q_E[0]
.sym 48168 pending_gesture_SB_LUT4_I3_1_O[0]
.sym 48169 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 48171 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 48174 accel_temporal_phase
.sym 48175 pending_gesture_SB_LUT4_I3_1_O[0]
.sym 48176 tx_state[1]
.sym 48181 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 48182 tx_state[7]
.sym 48183 tx_state[1]
.sym 48186 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 48188 pending_gesture_SB_DFFESR_Q_E[0]
.sym 48190 u_tx.busy_SB_LUT4_I1_O
.sym 48191 clk$SB_IO_IN_$glb_clk
.sym 48192 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 48194 debug_event_count[1]
.sym 48195 debug_event_count[2]
.sym 48196 debug_event_count[3]
.sym 48197 debug_event_count[4]
.sym 48198 debug_event_count[5]
.sym 48199 debug_event_count[6]
.sym 48200 debug_event_count[7]
.sym 48218 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2
.sym 48221 u_accel.window_complete
.sym 48223 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 48239 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 48245 u_tx.busy_SB_LUT4_I1_O
.sym 48246 pending_gesture_SB_LUT4_I3_O[1]
.sym 48248 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 48254 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 48256 debug_event_count[6]
.sym 48265 debug_event_count[7]
.sym 48297 pending_gesture_SB_LUT4_I3_O[1]
.sym 48298 debug_event_count[6]
.sym 48299 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 48300 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 48304 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 48305 debug_event_count[7]
.sym 48306 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 48313 u_tx.busy_SB_LUT4_I1_O
.sym 48314 clk$SB_IO_IN_$glb_clk
.sym 48315 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 48342 u_accel.accum_valid
.sym 48350 tx_valid
.sym 48357 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 48362 u_tx.state[3]
.sym 48366 u_tx.state[0]
.sym 48368 u_tx.state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 48370 u_tx.state[3]
.sym 48371 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 48376 tx_valid
.sym 48381 u_tx.state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 48387 u_tx.state[2]
.sym 48390 u_tx.state[0]
.sym 48391 tx_valid
.sym 48392 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 48393 u_tx.state[2]
.sym 48397 u_tx.state[0]
.sym 48398 tx_valid
.sym 48399 u_tx.state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 48409 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 48410 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 48411 u_tx.state[3]
.sym 48414 u_tx.state[0]
.sym 48415 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 48417 tx_valid
.sym 48420 u_tx.state[3]
.sym 48421 u_tx.state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 48423 u_tx.state[0]
.sym 48427 u_tx.state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 48429 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 48437 clk$SB_IO_IN_$glb_clk
.sym 48439 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2
.sym 48440 uart_tx$SB_IO_OUT
.sym 48446 u_accel.accum_valid
.sym 48453 u_tx.busy_SB_DFFESR_Q_E
.sym 48482 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 48483 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 48484 u_tx.clk_cnt[4]
.sym 48486 u_tx.state[2]
.sym 48487 u_tx.clk_cnt[7]
.sym 48491 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 48492 u_tx.state_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 48493 u_tx.clk_cnt[5]
.sym 48494 u_tx.clk_cnt[6]
.sym 48499 u_tx.state[1]
.sym 48501 u_tx.state[3]
.sym 48502 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 48504 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 48506 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 48507 u_tx.state[1]
.sym 48509 u_tx.state[3]
.sym 48511 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 48513 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 48514 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 48519 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 48520 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 48521 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 48526 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 48527 u_tx.state[2]
.sym 48531 u_tx.state[1]
.sym 48532 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 48533 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 48534 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 48537 u_tx.state[3]
.sym 48538 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 48540 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 48543 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 48544 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 48545 u_tx.state_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 48546 u_tx.state[1]
.sym 48549 u_tx.state[2]
.sym 48550 u_tx.state[3]
.sym 48551 u_tx.state[1]
.sym 48555 u_tx.clk_cnt[7]
.sym 48556 u_tx.clk_cnt[4]
.sym 48557 u_tx.clk_cnt[6]
.sym 48558 u_tx.clk_cnt[5]
.sym 48560 clk$SB_IO_IN_$glb_clk
.sym 48578 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 48583 uart_tx$SB_IO_OUT
.sym 48605 u_tx.clk_cnt[0]
.sym 48610 u_tx.clk_cnt[1]
.sym 48614 u_tx.clk_cnt[3]
.sym 48621 u_tx.clk_cnt[2]
.sym 48623 u_tx.clk_cnt[4]
.sym 48624 u_tx.clk_cnt[5]
.sym 48626 u_tx.clk_cnt[7]
.sym 48632 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 48633 u_tx.clk_cnt[6]
.sym 48635 $nextpnr_ICESTORM_LC_9$O
.sym 48638 u_tx.clk_cnt[0]
.sym 48641 u_tx.clk_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 48644 u_tx.clk_cnt[1]
.sym 48647 u_tx.clk_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 48650 u_tx.clk_cnt[2]
.sym 48651 u_tx.clk_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 48653 u_tx.clk_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 48655 u_tx.clk_cnt[3]
.sym 48657 u_tx.clk_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 48659 u_tx.clk_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 48662 u_tx.clk_cnt[4]
.sym 48663 u_tx.clk_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 48665 u_tx.clk_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 48668 u_tx.clk_cnt[5]
.sym 48669 u_tx.clk_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 48671 u_tx.clk_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 48673 u_tx.clk_cnt[6]
.sym 48675 u_tx.clk_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 48678 u_tx.clk_cnt[7]
.sym 48681 u_tx.clk_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 48683 clk$SB_IO_IN_$glb_clk
.sym 48684 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 48715 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 48729 u_tx.clk_cnt[3]
.sym 48730 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 48736 u_tx.clk_cnt[2]
.sym 48741 u_tx.clk_cnt[1]
.sym 48744 u_tx.clk_cnt[0]
.sym 48765 u_tx.clk_cnt[2]
.sym 48766 u_tx.clk_cnt[0]
.sym 48767 u_tx.clk_cnt[3]
.sym 48768 u_tx.clk_cnt[1]
.sym 48771 u_tx.clk_cnt[0]
.sym 48802 u_tx.clk_cnt[0]
.sym 48804 u_tx.clk_cnt[1]
.sym 48806 clk$SB_IO_IN_$glb_clk
.sym 48807 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 48810 clk$SB_IO_IN
.sym 48822 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 48882 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 48904 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 49034 uart_rx$SB_IO_IN
.sym 49100 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49442 u_rx.rx_sync
.sym 49589 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50085 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50213 soft_rst_SB_LUT4_I2_O[1]
.sym 50305 soft_rst_SB_LUT4_I2_O[1]
.sym 50337 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 50344 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50345 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 50347 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 50348 soft_rst_SB_LUT4_I2_O[3]
.sym 50349 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 50351 u_rx.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_I0[1]
.sym 50353 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
.sym 50355 u_rx.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 50356 u_rx.clk_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 50360 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 50361 u_rx.clk_cnt_SB_DFFESR_Q_E
.sym 50376 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 50378 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 50379 soft_rst_SB_LUT4_I2_O[3]
.sym 50382 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
.sym 50383 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 50384 soft_rst_SB_LUT4_I2_O[3]
.sym 50388 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 50389 u_rx.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_I0[1]
.sym 50390 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 50391 u_rx.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 50394 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 50395 u_rx.clk_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 50396 soft_rst_SB_LUT4_I2_O[3]
.sym 50397 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 50406 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 50407 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 50408 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50422 u_rx.clk_cnt_SB_DFFESR_Q_E
.sym 50423 clk$SB_IO_IN_$glb_clk
.sym 50424 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 50436 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 50440 soft_rst_SB_LUT4_I2_O[1]
.sym 50451 soft_rst_SB_LUT4_I2_O[1]
.sym 50452 $PACKER_VCC_NET
.sym 50469 soft_rst_SB_LUT4_I2_O[1]
.sym 50470 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 50471 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 50472 u_rx.state[3]
.sym 50473 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 50475 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 50477 soft_rst_SB_LUT4_I2_O[0]
.sym 50481 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 50487 soft_rst_SB_LUT4_I2_O[3]
.sym 50491 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50493 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 50499 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50501 soft_rst_SB_LUT4_I2_O[0]
.sym 50505 soft_rst_SB_LUT4_I2_O[3]
.sym 50506 soft_rst_SB_LUT4_I2_O[0]
.sym 50507 soft_rst_SB_LUT4_I2_O[1]
.sym 50508 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 50511 u_rx.state[3]
.sym 50513 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 50517 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 50518 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 50519 soft_rst_SB_LUT4_I2_O[1]
.sym 50520 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 50523 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 50524 soft_rst_SB_LUT4_I2_O[1]
.sym 50529 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 50532 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50541 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 50542 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50546 clk$SB_IO_IN_$glb_clk
.sym 50575 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 50589 u_rx.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_I0[1]
.sym 50592 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50597 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 50600 u_rx.rx_data_SB_DFFESR_Q_E
.sym 50601 u_rx.rx_data[0]
.sym 50604 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 50605 u_rx.bit_idx[0]
.sym 50611 soft_rst_SB_LUT4_I2_O[1]
.sym 50612 $PACKER_VCC_NET
.sym 50619 u_rx.state[3]
.sym 50621 $nextpnr_ICESTORM_LC_13$O
.sym 50624 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 50627 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 50630 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 50631 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 50633 $nextpnr_ICESTORM_LC_14$I3
.sym 50635 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 50637 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 50639 $nextpnr_ICESTORM_LC_14$COUT
.sym 50642 $PACKER_VCC_NET
.sym 50643 $nextpnr_ICESTORM_LC_14$I3
.sym 50646 soft_rst_SB_LUT4_I2_O[1]
.sym 50647 u_rx.rx_data[0]
.sym 50649 $nextpnr_ICESTORM_LC_14$COUT
.sym 50660 u_rx.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_I0[1]
.sym 50661 u_rx.state[3]
.sym 50665 u_rx.bit_idx[0]
.sym 50668 u_rx.rx_data_SB_DFFESR_Q_E
.sym 50669 clk$SB_IO_IN_$glb_clk
.sym 50670 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 50714 u_rx.rx_data_SB_DFFESR_Q_E
.sym 50715 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 50720 u_rx.rx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 50721 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 50722 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 50723 soft_rst_SB_LUT4_I2_O[1]
.sym 50735 u_rx.rx_data[4]
.sym 50736 u_rx.bit_idx[0]
.sym 50738 u_rx.rx_data[1]
.sym 50739 u_rx.rx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 50745 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 50746 u_rx.bit_idx[0]
.sym 50748 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 50757 soft_rst_SB_LUT4_I2_O[1]
.sym 50758 u_rx.rx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 50760 u_rx.rx_data[1]
.sym 50763 u_rx.bit_idx[0]
.sym 50765 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 50766 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 50787 u_rx.rx_data[4]
.sym 50788 u_rx.rx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 50790 soft_rst_SB_LUT4_I2_O[1]
.sym 50791 u_rx.rx_data_SB_DFFESR_Q_E
.sym 50792 clk$SB_IO_IN_$glb_clk
.sym 50793 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 50961 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 50964 pkt_state[1]
.sym 50965 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 50966 pkt_state[3]
.sym 50970 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 50971 pkt_state[0]
.sym 50973 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 50984 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 50992 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 50994 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 51003 pkt_state[0]
.sym 51004 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 51005 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 51006 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 51009 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 51010 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 51011 pkt_state[3]
.sym 51012 pkt_state[0]
.sym 51021 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 51023 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 51024 pkt_state[1]
.sym 51038 clk$SB_IO_IN_$glb_clk
.sym 51066 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 51067 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 51075 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 51086 pkt_state[0]
.sym 51091 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 51151 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 51153 pkt_state[0]
.sym 51556 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 51562 tx_state[0]
.sym 51563 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 51565 u_accel.window_complete
.sym 51566 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 51576 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 51580 tx_state[0]
.sym 51583 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 51584 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 51593 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 51604 pending_gesture_SB_DFFESR_Q_E[1]
.sym 51636 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 51637 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 51638 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 51639 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 51649 pending_gesture_SB_DFFESR_Q_E[1]
.sym 51650 tx_state[0]
.sym 51651 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 51658 accel_temporal_phase
.sym 51681 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O
.sym 51696 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 51699 tx_state[0]
.sym 51700 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R
.sym 51702 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 51703 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 51709 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 51711 pending_gesture_SB_DFFESR_Q_E[1]
.sym 51715 accel_temporal_phase
.sym 51716 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 51721 u_accel.compressed_valid
.sym 51723 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 51726 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 51729 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 51730 tx_state[0]
.sym 51731 pending_gesture_SB_DFFESR_Q_E[1]
.sym 51735 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 51736 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 51737 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 51738 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 51744 accel_temporal_phase
.sym 51759 accel_temporal_phase
.sym 51760 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 51762 u_accel.compressed_valid
.sym 51765 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 51767 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 51768 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 51776 clk$SB_IO_IN_$glb_clk
.sym 51777 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R
.sym 51779 u_accel.compressed_valid
.sym 51793 accel_temporal_phase
.sym 51798 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51808 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 51809 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 51819 tx_state[1]
.sym 51820 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3[2]
.sym 51821 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 51826 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 51827 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 51831 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 51833 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 51834 pending_gesture_SB_LUT4_I3_1_O[0]
.sym 51835 tx_state[5]
.sym 51836 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 51837 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 51839 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3[1]
.sym 51843 tx_state[5]
.sym 51846 pending_gesture_SB_DFFESR_Q_E[0]
.sym 51850 pending_gesture_SB_DFFESR_Q_E[1]
.sym 51852 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3[1]
.sym 51853 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 51854 tx_state[5]
.sym 51855 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 51858 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 51859 tx_state[1]
.sym 51860 tx_state[5]
.sym 51861 pending_gesture_SB_LUT4_I3_1_O[0]
.sym 51864 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 51865 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 51866 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3[1]
.sym 51867 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 51870 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 51871 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 51872 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 51873 pending_gesture_SB_DFFESR_Q_E[0]
.sym 51876 pending_gesture_SB_DFFESR_Q_E[1]
.sym 51878 pending_gesture_SB_DFFESR_Q_E[0]
.sym 51894 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3[2]
.sym 51895 pending_gesture_SB_LUT4_I3_1_O[0]
.sym 51897 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3[1]
.sym 51899 clk$SB_IO_IN_$glb_clk
.sym 51904 tx_valid
.sym 51932 pending_gesture_SB_DFFESR_Q_E[0]
.sym 51942 tx_state[5]
.sym 51943 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 51950 u_accel.accum_valid
.sym 51951 u_accel.compressed_valid
.sym 51954 pending_gesture_SB_LUT4_I3_O[1]
.sym 51963 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2
.sym 51968 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 51975 tx_state[5]
.sym 51976 pending_gesture_SB_LUT4_I3_O[1]
.sym 51978 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 51981 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2
.sym 51983 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 51984 u_accel.compressed_valid
.sym 51993 u_accel.accum_valid
.sym 52022 clk$SB_IO_IN_$glb_clk
.sym 52023 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 52028 debug_event_count[0]
.sym 52036 tx_valid_SB_DFFSR_Q_R
.sym 52039 tx_valid
.sym 52046 u_accel.accum_valid
.sym 52051 u_tx.state[3]
.sym 52057 u_accel.window_complete
.sym 52058 pending_gesture_SB_DFFESR_Q_E[0]
.sym 52069 debug_event_count[4]
.sym 52078 debug_event_count[5]
.sym 52084 debug_event_count[3]
.sym 52085 debug_event_count[0]
.sym 52088 debug_event_count[7]
.sym 52090 debug_event_count[1]
.sym 52091 debug_event_count[2]
.sym 52092 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 52093 debug_event_count[0]
.sym 52095 debug_event_count[6]
.sym 52097 $nextpnr_ICESTORM_LC_11$O
.sym 52099 debug_event_count[0]
.sym 52103 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 52105 debug_event_count[1]
.sym 52107 debug_event_count[0]
.sym 52109 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 52111 debug_event_count[2]
.sym 52113 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 52115 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 52118 debug_event_count[3]
.sym 52119 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 52121 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 52124 debug_event_count[4]
.sym 52125 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 52127 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 52129 debug_event_count[5]
.sym 52131 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 52133 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 52135 debug_event_count[6]
.sym 52137 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 52140 debug_event_count[7]
.sym 52143 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 52144 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 52145 clk$SB_IO_IN_$glb_clk
.sym 52146 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 52150 pending_gesture_SB_DFFESR_Q_E[0]
.sym 52168 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 52169 debug_event_count[4]
.sym 52173 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O
.sym 52189 debug_event_count[1]
.sym 52191 debug_event_count[3]
.sym 52192 debug_event_count[4]
.sym 52195 debug_event_count[7]
.sym 52198 debug_event_count[2]
.sym 52200 debug_event_count[0]
.sym 52201 debug_event_count[5]
.sym 52202 debug_event_count[6]
.sym 52220 $nextpnr_ICESTORM_LC_26$O
.sym 52222 debug_event_count[0]
.sym 52226 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 52229 debug_event_count[1]
.sym 52232 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 52234 debug_event_count[2]
.sym 52238 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 52241 debug_event_count[3]
.sym 52244 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 52247 debug_event_count[4]
.sym 52250 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 52252 debug_event_count[5]
.sym 52256 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2_SB_CARRY_CO_CI
.sym 52258 debug_event_count[6]
.sym 52262 $nextpnr_ICESTORM_LC_27$I3
.sym 52265 debug_event_count[7]
.sym 52285 pending_gesture_SB_DFFESR_Q_E[0]
.sym 52306 $nextpnr_ICESTORM_LC_27$I3
.sym 52316 u_tx.state[3]
.sym 52324 u_accel.window_complete
.sym 52329 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 52336 u_tx.state[0]
.sym 52347 $nextpnr_ICESTORM_LC_27$I3
.sym 52351 u_tx.state[0]
.sym 52352 u_tx.state[3]
.sym 52353 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 52389 u_accel.window_complete
.sym 52391 clk$SB_IO_IN_$glb_clk
.sym 52392 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 52666 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O
.sym 52683 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 52703 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 52711 clk$SB_IO_IN
.sym 52713 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52728 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52751 uart_rx$SB_IO_IN
.sym 53036 u_rx.rx_sync
.sym 53341 uart_rx$SB_IO_IN
.sym 53352 uart_rx$SB_IO_IN
.sym 53393 clk$SB_IO_IN_$glb_clk
.sym 53394 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 54045 soft_rst_SB_LUT4_I2_O[1]
.sym 54203 u_rx.rx_sync
.sym 54226 u_rx.rx_sync
.sym 54254 clk$SB_IO_IN_$glb_clk
.sym 54255 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 55398 accel_temporal_phase
.sym 55510 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 55530 accel_temporal_phase
.sym 55538 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 55580 accel_temporal_phase
.sym 55606 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 55607 clk$SB_IO_IN_$glb_clk
.sym 55608 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 55670 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 55690 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 55730 clk$SB_IO_IN_$glb_clk
.sym 55731 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 55786 tx_valid_SB_DFFSR_Q_R
.sym 55795 pending_gesture_SB_DFFESR_Q_E[0]
.sym 55827 pending_gesture_SB_DFFESR_Q_E[0]
.sym 55853 clk$SB_IO_IN_$glb_clk
.sym 55854 tx_valid_SB_DFFSR_Q_R
.sym 55882 tx_valid
.sym 55898 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 55916 debug_event_count[0]
.sym 55953 debug_event_count[0]
.sym 55975 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 55976 clk$SB_IO_IN_$glb_clk
.sym 55977 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 56026 u_tx.state[3]
.sym 56037 u_tx.busy_SB_DFFESR_Q_E
.sym 56042 tx_valid
.sym 56070 tx_valid
.sym 56072 u_tx.state[3]
.sym 56098 u_tx.busy_SB_DFFESR_Q_E
.sym 56099 clk$SB_IO_IN_$glb_clk
.sym 56100 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]_$glb_sr
.sym 56362 u_tx.bit_idx_SB_DFFESR_Q_E
.sym 56514 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O
.sym 56538 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I2_O
.sym 56760 uart_tx$SB_IO_OUT
.sym 57257 uart_tx$SB_IO_OUT
.sym 57748 uart_tx$SB_IO_OUT
.sym 58240 uart_tx$SB_IO_OUT
.sym 58732 uart_tx$SB_IO_OUT
.sym 59219 uart_tx$SB_IO_OUT
.sym 59715 uart_tx$SB_IO_OUT
.sym 60374 uart_tx$SB_IO_OUT
.sym 60387 uart_tx$SB_IO_OUT
.sym 61439 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 68033 clk$SB_IO_IN
.sym 72079 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 72576 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 75697 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 75715 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 78867 clk$SB_IO_IN
.sym 78891 clk$SB_IO_IN
.sym 103746 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 103751 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103752 u_accel.delta_x[1]
.sym 103755 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103756 u_accel.delta_x[2]
.sym 103759 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103760 u_accel.delta_x[3]
.sym 103763 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103764 u_accel.delta_x[4]
.sym 103767 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103768 u_accel.delta_x[5]
.sym 103771 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103772 u_accel.delta_x[6]
.sym 103775 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103776 u_accel.delta_x[7]
.sym 103779 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103780 u_accel.delta_x[8]
.sym 103783 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103784 u_accel.delta_x[9]
.sym 103787 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103788 u_accel.delta_x[10]
.sym 103791 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103792 u_accel.delta_x[11]
.sym 103795 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103796 u_accel.delta_x[12]
.sym 103799 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103800 u_accel.delta_x[13]
.sym 103803 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103804 u_accel.delta_x[14]
.sym 103807 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103808 u_accel.delta_x[15]
.sym 103811 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3_SB_CARRY_CO_I1
.sym 103812 u_accel.delta_x[16]
.sym 103815 u_accel.delta_x[17]
.sym 103816 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I3
.sym 103820 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 103821 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 103826 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 103827 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 103828 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 103829 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 103833 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 103837 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 103842 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 103847 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 103848 u_accel.u_motion_computer.diff_x[1]
.sym 103851 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 103852 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 103855 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 103856 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 103859 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 103860 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 103863 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 103864 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 103867 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 103868 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 103871 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 103872 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 103875 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 103876 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 103879 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 103880 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 103883 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 103884 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 103887 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 103888 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 103891 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 103892 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 103895 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 103896 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 103899 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 103900 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 103903 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 103904 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 103907 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 103908 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 103911 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 103912 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 103916 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 103918 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 103919 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 103920 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 103924 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 103928 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 103930 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 103931 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 103932 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 103938 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 103943 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103947 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103950 $PACKER_VCC_NET
.sym 103951 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103952 u_accel.abs_delta_x[3]
.sym 103955 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103959 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103963 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103967 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103971 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103972 u_accel.abs_delta_x[8]
.sym 103975 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103979 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103983 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103987 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103988 u_accel.abs_delta_x[12]
.sym 103991 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103992 u_accel.abs_delta_x[13]
.sym 103995 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103999 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104000 u_accel.abs_delta_x[15]
.sym 104003 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104004 u_accel.abs_delta_x[16]
.sym 104007 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 104008 u_accel.abs_delta_x[17]
.sym 104009 u_accel.abs_delta_x[3]
.sym 104010 u_accel.abs_delta_y[3]
.sym 104011 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 104012 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 104015 u_accel.abs_delta_x[15]
.sym 104016 u_accel.abs_delta_y[15]
.sym 104017 u_accel.abs_delta_y[10]
.sym 104018 u_accel.abs_delta_x[10]
.sym 104019 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[2]
.sym 104020 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[3]
.sym 104022 u_accel.abs_delta_x[3]
.sym 104023 u_accel.abs_delta_y[3]
.sym 104024 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 104038 u_accel.window_complete
.sym 104039 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 104040 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 104047 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 104048 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 104062 u_accel.abs_delta_x[12]
.sym 104063 u_accel.abs_delta_y[12]
.sym 104064 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 104065 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 104069 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 104073 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 104077 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 104081 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 104089 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 104093 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 104098 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 104103 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 104107 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 104108 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 104111 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 104112 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 104115 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 104116 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 104119 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 104120 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 104123 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 104124 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 104127 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 104128 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 104131 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 104132 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 104135 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 104136 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 104139 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 104140 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 104143 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 104144 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 104156 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 104159 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 104160 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 104162 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 104167 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 104168 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 104171 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 104172 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 104175 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 104176 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 104179 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 104180 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 104183 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 104184 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 104187 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 104188 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 104191 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 104192 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 104195 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 104196 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 104199 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 104200 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 104203 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 104204 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 104205 u_accel.window_complete
.sym 104206 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 104207 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 104208 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 104210 u_accel.window_complete
.sym 104211 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 104212 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 104214 u_accel.window_complete
.sym 104215 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 104216 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 104218 u_accel.window_complete
.sym 104219 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 104220 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 104225 u_accel.u_motion_computer.sum_count[7]
.sym 104229 u_accel.u_motion_computer.sum_count[0]
.sym 104233 u_accel.u_motion_computer.sum_count[2]
.sym 104237 u_accel.u_motion_computer.sum_count[1]
.sym 104241 u_accel.u_motion_computer.sum_count[3]
.sym 104245 u_accel.u_motion_computer.sum_count[6]
.sym 104252 u_accel.total_events[0]
.sym 104253 u_accel.u_motion_computer.sum_count[5]
.sym 104258 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 104263 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104264 u_accel.total_events[1]
.sym 104266 $PACKER_VCC_NET
.sym 104267 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104268 u_accel.total_events[2]
.sym 104271 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104272 u_accel.total_events[3]
.sym 104274 $PACKER_VCC_NET
.sym 104275 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104276 u_accel.total_events[4]
.sym 104279 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104280 u_accel.total_events[5]
.sym 104283 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104284 u_accel.total_events[6]
.sym 104287 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104288 u_accel.total_events[7]
.sym 104291 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104292 u_accel.total_events[8]
.sym 104295 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104296 u_accel.total_events[9]
.sym 104299 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104300 u_accel.total_events[10]
.sym 104303 u_accel.u_motion_computer.valid_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 104304 u_accel.total_events[11]
.sym 104306 u_accel.motion_valid
.sym 104307 u_accel.u_motion_computer.valid_SB_LUT4_I1_I2[1]
.sym 104308 u_accel.u_motion_computer.valid_SB_LUT4_I1_I2[2]
.sym 104309 u_accel.u_motion_computer.sum_count[11]
.sym 104315 u_accel.total_events[2]
.sym 104316 u_accel.total_events[4]
.sym 104317 u_accel.u_motion_computer.sum_count[4]
.sym 104333 u_accel.u_motion_computer.sum_count[9]
.sym 104705 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 104709 u_accel.u_motion_computer.diff_x[1]
.sym 104713 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 104721 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 104732 u_accel.delta_x[0]
.sym 104733 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 104737 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 104741 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 104745 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 104749 u_accel.u_motion_computer.abs_diff_x[0]
.sym 104753 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 104757 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 104765 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 104780 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 104785 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 104793 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 104800 u_accel.u_motion_computer.abs_diff_x[0]
.sym 104804 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 104806 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104807 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 104808 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 104812 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 104814 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104815 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 104816 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 104820 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 104822 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104823 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 104824 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 104826 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104827 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 104828 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 104832 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 104834 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104835 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 104836 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 104840 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 104842 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104843 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 104844 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 104848 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 104852 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 104856 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 104860 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 104864 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 104866 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104867 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 104868 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 104874 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104875 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 104876 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 104878 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104879 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 104880 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 104886 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104887 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 104888 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 104890 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104891 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 104892 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 104893 u_accel.u_motion_computer.abs_diff_x[0]
.sym 104903 u_accel.abs_delta_y[13]
.sym 104904 u_accel.abs_delta_x[13]
.sym 104905 u_accel.abs_delta_x[8]
.sym 104906 u_accel.abs_delta_y[8]
.sym 104907 u_accel.abs_delta_x[4]
.sym 104908 u_accel.abs_delta_y[4]
.sym 104913 u_accel.abs_delta_y[2]
.sym 104914 u_accel.abs_delta_x[2]
.sym 104915 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 104916 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 104920 u_accel.abs_delta_x[0]
.sym 104930 u_accel.abs_delta_y[0]
.sym 104931 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 104932 $PACKER_VCC_NET
.sym 104934 u_accel.abs_delta_y[1]
.sym 104935 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104936 u_accel.abs_delta_x[1]
.sym 104938 u_accel.abs_delta_y[2]
.sym 104939 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104940 u_accel.abs_delta_x[2]
.sym 104942 u_accel.abs_delta_y[3]
.sym 104943 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104946 u_accel.abs_delta_y[4]
.sym 104947 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104948 u_accel.abs_delta_x[4]
.sym 104950 u_accel.abs_delta_y[5]
.sym 104951 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104952 u_accel.abs_delta_x[5]
.sym 104954 u_accel.abs_delta_y[6]
.sym 104955 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104956 u_accel.abs_delta_x[6]
.sym 104958 u_accel.abs_delta_y[7]
.sym 104959 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104960 u_accel.abs_delta_x[7]
.sym 104962 u_accel.abs_delta_y[8]
.sym 104963 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104966 u_accel.abs_delta_y[9]
.sym 104967 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104970 u_accel.abs_delta_y[10]
.sym 104971 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104972 u_accel.abs_delta_x[10]
.sym 104974 u_accel.abs_delta_y[11]
.sym 104975 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104976 u_accel.abs_delta_x[11]
.sym 104978 u_accel.abs_delta_y[12]
.sym 104979 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104982 u_accel.abs_delta_y[13]
.sym 104983 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104986 u_accel.abs_delta_y[14]
.sym 104987 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104988 u_accel.abs_delta_x[14]
.sym 104990 u_accel.abs_delta_y[15]
.sym 104991 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104994 u_accel.abs_delta_y[16]
.sym 104995 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104998 u_accel.abs_delta_y[17]
.sym 104999 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 105002 $PACKER_VCC_NET
.sym 105004 $nextpnr_ICESTORM_LC_10$I3
.sym 105005 u_accel.abs_delta_y[6]
.sym 105006 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 105007 u_accel.u_output_register.gesture_confidence_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 105008 $nextpnr_ICESTORM_LC_10$COUT
.sym 105010 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 105011 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 105012 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[2]
.sym 105015 u_accel.abs_delta_y[11]
.sym 105016 u_accel.abs_delta_x[11]
.sym 105018 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_I1[0]
.sym 105019 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 105020 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_I1[2]
.sym 105021 u_accel.abs_delta_y[5]
.sym 105022 u_accel.abs_delta_x[5]
.sym 105023 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 105024 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 105037 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[0]
.sym 105042 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[0]
.sym 105043 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 105044 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 105077 u_accel.u_motion_computer.abs_diff_y[0]
.sym 105090 u_accel.window_complete
.sym 105091 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 105092 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 105096 u_accel.delta_y[0]
.sym 105102 u_accel.window_complete
.sym 105103 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 105104 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 105106 u_accel.window_complete
.sym 105107 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 105108 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 105110 u_accel.window_complete
.sym 105111 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 105112 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 105114 u_accel.window_complete
.sym 105115 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 105116 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 105118 u_accel.window_complete
.sym 105119 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 105120 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 105121 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 105125 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 105129 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 105133 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 105137 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 105141 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 105145 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 105149 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 105154 u_accel.late_count[0]
.sym 105155 u_accel.early_count[0]
.sym 105158 u_accel.late_count[1]
.sym 105159 u_accel.early_count[1]
.sym 105160 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 105162 u_accel.late_count[2]
.sym 105163 u_accel.early_count[2]
.sym 105164 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 105166 u_accel.late_count[3]
.sym 105167 u_accel.early_count[3]
.sym 105168 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 105170 u_accel.late_count[4]
.sym 105171 u_accel.early_count[4]
.sym 105172 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 105174 u_accel.late_count[5]
.sym 105175 u_accel.early_count[5]
.sym 105176 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 105178 u_accel.late_count[6]
.sym 105179 u_accel.early_count[6]
.sym 105180 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 105182 u_accel.late_count[7]
.sym 105183 u_accel.early_count[7]
.sym 105184 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 105186 u_accel.late_count[8]
.sym 105187 u_accel.early_count[8]
.sym 105188 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 105190 u_accel.late_count[9]
.sym 105191 u_accel.early_count[9]
.sym 105192 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 105194 u_accel.late_count[10]
.sym 105195 u_accel.early_count[10]
.sym 105196 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 105198 u_accel.late_count[11]
.sym 105199 u_accel.early_count[11]
.sym 105200 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 105238 u_accel.window_complete
.sym 105239 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 105240 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 105249 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 105253 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 105257 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 105261 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 105265 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 105269 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 105273 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 105277 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 105285 u_accel.u_motion_computer.sum_count[8]
.sym 105305 u_accel.u_motion_computer.sum_count[10]
.sym 105640 u_accel.early_sum_x[0]
.sym 105652 u_accel.early_sum_x[3]
.sym 105656 u_accel.early_sum_x[4]
.sym 105658 u_accel.window_complete
.sym 105659 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 105660 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 105668 u_accel.early_sum_x[6]
.sym 105669 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 105673 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 105677 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 105684 u_accel.early_sum_x[1]
.sym 105688 u_accel.early_sum_x[5]
.sym 105689 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 105696 u_accel.early_sum_x[2]
.sym 105698 u_accel.late_sum_x[0]
.sym 105699 u_accel.u_motion_computer.abs_diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 105700 $PACKER_VCC_NET
.sym 105702 u_accel.late_sum_x[1]
.sym 105703 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 105704 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 105706 u_accel.late_sum_x[2]
.sym 105707 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 105708 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 105710 u_accel.late_sum_x[3]
.sym 105711 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 105712 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 105714 u_accel.late_sum_x[4]
.sym 105715 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 105716 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 105718 u_accel.late_sum_x[5]
.sym 105719 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 105720 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 105722 u_accel.late_sum_x[6]
.sym 105723 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 105724 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 105726 u_accel.late_sum_x[7]
.sym 105727 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 105728 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 105730 u_accel.late_sum_x[8]
.sym 105731 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 105732 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 105734 u_accel.late_sum_x[9]
.sym 105735 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 105736 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 105738 u_accel.late_sum_x[10]
.sym 105739 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 105740 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 105742 u_accel.late_sum_x[11]
.sym 105743 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 105744 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 105746 u_accel.late_sum_x[12]
.sym 105747 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 105748 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 105750 u_accel.late_sum_x[13]
.sym 105751 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 105752 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 105754 u_accel.late_sum_x[14]
.sym 105755 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 105756 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 105758 u_accel.late_sum_x[15]
.sym 105759 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 105760 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 105762 u_accel.late_sum_x[16]
.sym 105763 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 105764 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 105765 u_accel.early_sum_x[17]
.sym 105766 u_accel.late_sum_x[17]
.sym 105768 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 105776 u_accel.early_sum_x[7]
.sym 105788 u_accel.early_sum_x[8]
.sym 105792 u_accel.early_sum_x[16]
.sym 105802 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 105803 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 105804 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 105850 u_accel.u_motion_computer.abs_diff_x[0]
.sym 105851 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 105852 u_accel.u_motion_computer.diff_x[1]
.sym 105890 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105895 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105896 u_accel.abs_delta_x[9]
.sym 105899 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105903 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105907 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105911 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105915 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105919 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105923 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105927 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 105930 $PACKER_VCC_NET
.sym 105932 $nextpnr_ICESTORM_LC_24$I3
.sym 105935 u_accel.abs_delta_x[6]
.sym 105936 $nextpnr_ICESTORM_LC_24$COUT
.sym 105937 u_accel.abs_delta_y[14]
.sym 105938 u_accel.abs_delta_x[14]
.sym 105939 u_accel.abs_delta_y[6]
.sym 105940 u_accel.abs_delta_x[6]
.sym 105944 u_accel.abs_delta_y[0]
.sym 105945 u_accel.abs_delta_y[17]
.sym 105946 u_accel.abs_delta_x[17]
.sym 105947 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 105948 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_I1_SB_LUT4_O_I2[3]
.sym 105949 u_accel.u_motion_computer.abs_diff_y[0]
.sym 105954 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105959 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105960 u_accel.abs_delta_y[9]
.sym 105963 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105964 u_accel.abs_delta_y[10]
.sym 105967 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105968 u_accel.abs_delta_y[11]
.sym 105971 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105972 u_accel.abs_delta_y[12]
.sym 105975 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105976 u_accel.abs_delta_y[13]
.sym 105979 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105980 u_accel.abs_delta_y[14]
.sym 105983 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105984 u_accel.abs_delta_y[15]
.sym 105987 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105988 u_accel.abs_delta_y[16]
.sym 105991 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 105992 u_accel.abs_delta_y[17]
.sym 105996 $nextpnr_ICESTORM_LC_21$I3
.sym 105999 u_accel.abs_delta_x[4]
.sym 106000 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO
.sym 106001 u_accel.abs_delta_y[4]
.sym 106002 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 106003 u_accel.u_output_register.gesture_confidence_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 106004 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 106020 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 106022 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106023 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 106024 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 106025 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 106029 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 106034 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106035 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 106036 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 106037 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 106044 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 106045 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 106050 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106051 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 106052 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 106053 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 106058 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106059 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 106060 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 106062 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106063 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 106064 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 106066 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106067 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 106068 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 106070 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106071 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 106072 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 106074 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106075 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 106076 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 106080 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 106082 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 106087 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106088 u_accel.delta_y[1]
.sym 106091 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106092 u_accel.delta_y[2]
.sym 106095 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106096 u_accel.delta_y[3]
.sym 106099 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106100 u_accel.delta_y[4]
.sym 106103 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106104 u_accel.delta_y[5]
.sym 106107 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106108 u_accel.delta_y[6]
.sym 106111 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106112 u_accel.delta_y[7]
.sym 106115 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106116 u_accel.delta_y[8]
.sym 106119 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106120 u_accel.delta_y[9]
.sym 106123 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106124 u_accel.delta_y[10]
.sym 106127 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106128 u_accel.delta_y[11]
.sym 106131 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106132 u_accel.delta_y[12]
.sym 106135 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106136 u_accel.delta_y[13]
.sym 106139 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106140 u_accel.delta_y[14]
.sym 106143 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106144 u_accel.delta_y[15]
.sym 106147 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 106148 u_accel.delta_y[16]
.sym 106151 u_accel.delta_y[17]
.sym 106152 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 106161 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 106169 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106178 heartbeat_cnt[0]
.sym 106183 heartbeat_cnt[1]
.sym 106184 heartbeat_cnt[0]
.sym 106187 heartbeat_cnt[2]
.sym 106188 heartbeat_cnt_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 106191 heartbeat_cnt[3]
.sym 106192 heartbeat_cnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 106195 heartbeat_cnt[4]
.sym 106196 heartbeat_cnt_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 106199 heartbeat_cnt[5]
.sym 106200 heartbeat_cnt_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 106203 heartbeat_cnt[6]
.sym 106204 heartbeat_cnt_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 106207 heartbeat_cnt[7]
.sym 106208 heartbeat_cnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 106211 heartbeat_cnt[8]
.sym 106212 heartbeat_cnt_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 106215 heartbeat_cnt[9]
.sym 106216 heartbeat_cnt_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 106219 heartbeat_cnt[10]
.sym 106220 heartbeat_cnt_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 106223 heartbeat_cnt[11]
.sym 106224 heartbeat_cnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 106227 heartbeat_cnt[12]
.sym 106228 heartbeat_cnt_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 106231 heartbeat_cnt[13]
.sym 106232 heartbeat_cnt_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 106235 heartbeat_cnt[14]
.sym 106236 heartbeat_cnt_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 106239 heartbeat_cnt[15]
.sym 106240 heartbeat_cnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 106243 heartbeat_cnt[16]
.sym 106244 heartbeat_cnt_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 106247 heartbeat_cnt[17]
.sym 106248 heartbeat_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 106251 heartbeat_cnt[18]
.sym 106252 heartbeat_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 106255 heartbeat_cnt[19]
.sym 106256 heartbeat_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 106259 heartbeat_cnt[20]
.sym 106260 heartbeat_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 106263 heartbeat_cnt[21]
.sym 106264 heartbeat_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 106267 heartbeat_cnt[22]
.sym 106268 heartbeat_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 106272 heartbeat_cnt[0]
.sym 106593 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 106609 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 106621 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 106625 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 106629 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 106633 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 106637 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 106641 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 106645 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 106649 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 106653 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 106658 u_accel.compressed_x[0]
.sym 106659 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 106662 u_accel.compressed_x[1]
.sym 106663 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 106664 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 106666 u_accel.compressed_x[2]
.sym 106667 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 106668 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 106670 u_accel.compressed_x[3]
.sym 106671 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 106672 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 106674 u_accel.compressed_x[3]
.sym 106675 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 106676 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 106678 u_accel.compressed_x[3]
.sym 106679 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 106680 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 106682 u_accel.compressed_x[3]
.sym 106683 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 106684 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 106686 u_accel.compressed_x[3]
.sym 106687 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 106688 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 106690 u_accel.compressed_x[3]
.sym 106691 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 106692 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 106694 u_accel.compressed_x[3]
.sym 106695 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 106696 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 106698 u_accel.compressed_x[3]
.sym 106699 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 106700 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 106702 u_accel.compressed_x[3]
.sym 106703 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 106704 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 106706 u_accel.compressed_x[3]
.sym 106707 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 106708 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 106710 u_accel.compressed_x[3]
.sym 106711 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 106712 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 106714 u_accel.compressed_x[3]
.sym 106715 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 106716 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 106718 u_accel.compressed_x[3]
.sym 106719 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 106720 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 106722 u_accel.compressed_x[3]
.sym 106723 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 106724 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 106726 u_accel.compressed_x[3]
.sym 106727 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 106728 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 106732 u_accel.early_sum_x[12]
.sym 106736 u_accel.early_sum_x[15]
.sym 106740 u_accel.early_sum_x[14]
.sym 106744 u_accel.early_sum_x[13]
.sym 106748 u_accel.early_sum_x[9]
.sym 106752 u_accel.early_sum_x[11]
.sym 106756 u_accel.early_sum_x[10]
.sym 106757 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 106761 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 106765 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 106769 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 106773 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 106777 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 106781 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 106786 u_accel.window_complete
.sym 106787 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 106788 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 106798 u_accel.window_complete
.sym 106799 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 106800 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 106806 u_accel.window_complete
.sym 106807 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 106808 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 106865 u_accel.abs_delta_y[1]
.sym 106866 u_accel.abs_delta_x[1]
.sym 106867 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 106868 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 106869 u_accel.abs_delta_x[9]
.sym 106870 u_accel.abs_delta_y[9]
.sym 106871 u_accel.abs_delta_x[7]
.sym 106872 u_accel.abs_delta_y[7]
.sym 106875 u_accel.abs_delta_x[16]
.sym 106876 u_accel.abs_delta_y[16]
.sym 106882 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 106887 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106888 u_accel.abs_delta_y[1]
.sym 106891 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106892 u_accel.abs_delta_y[2]
.sym 106894 $PACKER_VCC_NET
.sym 106895 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106896 u_accel.abs_delta_y[3]
.sym 106899 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106900 u_accel.abs_delta_y[4]
.sym 106903 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106904 u_accel.abs_delta_y[5]
.sym 106907 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106908 u_accel.abs_delta_y[6]
.sym 106911 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106912 u_accel.abs_delta_y[7]
.sym 106915 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106916 u_accel.abs_delta_y[8]
.sym 106919 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106923 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106927 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106931 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106935 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106939 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106943 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106947 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106951 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 106956 $nextpnr_ICESTORM_LC_8$I3
.sym 106958 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106959 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 106960 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 106962 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106963 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 106964 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 106966 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106967 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 106968 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 106970 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106971 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 106972 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 106974 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106975 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 106976 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 106978 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 106983 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 106984 u_accel.u_motion_computer.diff_y[1]
.sym 106987 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106988 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106991 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106992 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106995 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106996 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106999 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107000 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107003 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107004 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107007 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107008 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107011 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107012 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107015 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107016 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107019 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107020 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107023 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107024 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107027 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107028 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107031 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107032 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107035 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107036 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107039 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107040 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107043 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 107044 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 107047 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107048 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 107052 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 107053 u_accel.u_motion_computer.diff_y[1]
.sym 107060 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 107061 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 107066 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107067 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 107068 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 107072 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 107073 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 107077 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 107081 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 107085 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 107089 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 107093 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 107097 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 107101 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 107106 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 107111 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107112 gesture_led_cnt[1]
.sym 107115 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107116 gesture_led_cnt[2]
.sym 107119 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107120 gesture_led_cnt[3]
.sym 107123 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107124 gesture_led_cnt[4]
.sym 107127 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107128 gesture_led_cnt[5]
.sym 107131 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107132 gesture_led_cnt[6]
.sym 107135 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107136 gesture_led_cnt[7]
.sym 107139 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107140 gesture_led_cnt[8]
.sym 107143 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107144 gesture_led_cnt[9]
.sym 107147 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107148 gesture_led_cnt[10]
.sym 107151 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107152 gesture_led_cnt[11]
.sym 107155 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107156 gesture_led_cnt[12]
.sym 107159 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107160 gesture_led_cnt[13]
.sym 107163 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107164 gesture_led_cnt[14]
.sym 107167 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107168 gesture_led_cnt[15]
.sym 107171 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107172 gesture_led_cnt[16]
.sym 107175 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107176 gesture_led_cnt[17]
.sym 107179 led_gesture_valid_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107180 gesture_led_cnt[18]
.sym 107183 led_gesture_valid_SB_CARRY_CO_I1
.sym 107184 gesture_led_cnt[19]
.sym 107186 $PACKER_VCC_NET
.sym 107188 $nextpnr_ICESTORM_LC_1$I3
.sym 107190 gesture_valid
.sym 107191 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 107192 $nextpnr_ICESTORM_LC_1$COUT
.sym 107199 gesture_led_cnt[0]
.sym 107200 gesture_valid
.sym 107202 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 107205 gesture_valid
.sym 107206 gesture_led_cnt[15]
.sym 107207 $PACKER_VCC_NET
.sym 107208 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 107209 gesture_valid
.sym 107210 gesture_led_cnt[16]
.sym 107211 $PACKER_VCC_NET
.sym 107212 gesture_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 107213 gesture_valid
.sym 107214 gesture_led_cnt[17]
.sym 107215 $PACKER_VCC_NET
.sym 107216 gesture_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 107217 gesture_valid
.sym 107218 gesture_led_cnt[18]
.sym 107219 $PACKER_VCC_NET
.sym 107220 gesture_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 107221 gesture_valid
.sym 107222 gesture_led_cnt[19]
.sym 107223 $PACKER_VCC_NET
.sym 107224 gesture_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 107228 heartbeat_cnt[22]
.sym 107558 u_accel.window_complete
.sym 107559 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 107560 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 107566 u_accel.window_complete
.sym 107567 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 107568 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 107570 u_accel.window_complete
.sym 107571 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 107572 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 107574 u_accel.window_complete
.sym 107575 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 107576 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 107578 u_accel.window_complete
.sym 107579 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 107580 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 107582 u_accel.window_complete
.sym 107583 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 107584 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 107586 u_accel.compressed_x[0]
.sym 107587 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 107590 u_accel.compressed_x[1]
.sym 107591 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 107592 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107594 u_accel.compressed_x[2]
.sym 107595 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 107596 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107598 u_accel.compressed_x[3]
.sym 107599 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 107600 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107602 u_accel.compressed_x[3]
.sym 107603 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 107604 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107606 u_accel.compressed_x[3]
.sym 107607 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 107608 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107610 u_accel.compressed_x[3]
.sym 107611 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 107612 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107614 u_accel.compressed_x[3]
.sym 107615 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 107616 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107618 u_accel.compressed_x[3]
.sym 107619 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 107620 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107622 u_accel.compressed_x[3]
.sym 107623 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 107624 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107626 u_accel.compressed_x[3]
.sym 107627 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 107628 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107630 u_accel.compressed_x[3]
.sym 107631 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 107632 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107634 u_accel.compressed_x[3]
.sym 107635 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 107636 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107638 u_accel.compressed_x[3]
.sym 107639 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 107640 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107642 u_accel.compressed_x[3]
.sym 107643 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 107644 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107646 u_accel.compressed_x[3]
.sym 107647 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 107648 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107650 u_accel.compressed_x[3]
.sym 107651 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 107652 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107654 u_accel.compressed_x[3]
.sym 107655 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 107656 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107657 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 107661 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 107665 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 107669 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 107673 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 107677 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 107682 u_accel.window_complete
.sym 107683 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 107684 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 107686 u_accel.window_complete
.sym 107687 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 107688 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 107690 u_accel.window_complete
.sym 107691 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 107692 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 107694 u_accel.window_complete
.sym 107695 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 107696 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 107698 u_accel.window_complete
.sym 107699 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 107700 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 107702 u_accel.window_complete
.sym 107703 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 107704 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 107706 u_accel.window_complete
.sym 107707 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 107708 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 107710 u_accel.window_complete
.sym 107711 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 107712 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 107713 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 107721 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 107725 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 107729 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 107733 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 107737 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 107741 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 107745 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 107853 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[2]
.sym 107879 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 107880 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 107882 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107883 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 107884 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 107898 u_accel.u_motion_computer.abs_diff_y[0]
.sym 107899 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107900 u_accel.u_motion_computer.diff_y[1]
.sym 107909 u_accel.class_gesture[1]
.sym 107931 u_accel.abs_delta_x[5]
.sym 107932 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO
.sym 107935 u_accel.abs_delta_x[7]
.sym 107936 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO
.sym 107940 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 107942 u_accel.abs_delta_y[7]
.sym 107943 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 107944 u_accel.u_output_register.gesture_confidence_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 107948 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 107952 u_accel.u_motion_computer.abs_diff_y[0]
.sym 107956 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 107957 u_accel.class_gesture[1]
.sym 107958 u_accel.class_gesture[0]
.sym 107959 u_accel.u_output_register.last_gesture[1]
.sym 107960 u_accel.u_output_register.last_gesture[0]
.sym 107964 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 107965 u_accel.abs_delta_y[5]
.sym 107966 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 107967 u_accel.u_output_register.gesture_confidence_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 107968 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 107969 u_accel.class_valid
.sym 107970 u_accel.class_pass
.sym 107971 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 107972 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 107973 u_accel.class_valid
.sym 107974 u_accel.class_pass
.sym 107975 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 107976 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 107977 $PACKER_VCC_NET
.sym 107984 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 107988 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 107992 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 107993 u_accel.class_valid
.sym 107994 u_accel.class_pass
.sym 107995 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 107996 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 108000 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 108012 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 108021 u_accel.class_gesture[0]
.sym 108025 u_accel.class_gesture[1]
.sym 108049 u_accel.class_gesture[0]
.sym 108068 gesture_led_cnt[0]
.sym 108081 u_accel.u_motion_computer.stage1_valid
.sym 108093 u_accel.motion_valid
.sym 108098 gesture_led_cnt[0]
.sym 108101 gesture_valid
.sym 108102 gesture_led_cnt[1]
.sym 108103 $PACKER_VCC_NET
.sym 108104 gesture_led_cnt[0]
.sym 108105 gesture_valid
.sym 108106 gesture_led_cnt[2]
.sym 108107 $PACKER_VCC_NET
.sym 108108 gesture_led_cnt_SB_DFFESR_Q_17_D_SB_LUT4_O_I3
.sym 108109 gesture_valid
.sym 108110 gesture_led_cnt[3]
.sym 108111 $PACKER_VCC_NET
.sym 108112 gesture_led_cnt_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 108113 gesture_valid
.sym 108114 gesture_led_cnt[4]
.sym 108115 $PACKER_VCC_NET
.sym 108116 gesture_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 108117 gesture_valid
.sym 108118 gesture_led_cnt[5]
.sym 108119 $PACKER_VCC_NET
.sym 108120 gesture_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 108121 gesture_valid
.sym 108122 gesture_led_cnt[6]
.sym 108123 $PACKER_VCC_NET
.sym 108124 gesture_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 108125 gesture_valid
.sym 108126 gesture_led_cnt[7]
.sym 108127 $PACKER_VCC_NET
.sym 108128 gesture_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 108129 gesture_valid
.sym 108130 gesture_led_cnt[8]
.sym 108131 $PACKER_VCC_NET
.sym 108132 gesture_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 108133 gesture_valid
.sym 108134 gesture_led_cnt[9]
.sym 108135 $PACKER_VCC_NET
.sym 108136 gesture_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 108137 gesture_valid
.sym 108138 gesture_led_cnt[10]
.sym 108139 $PACKER_VCC_NET
.sym 108140 gesture_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 108141 gesture_valid
.sym 108142 gesture_led_cnt[11]
.sym 108143 $PACKER_VCC_NET
.sym 108144 gesture_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 108145 gesture_valid
.sym 108146 gesture_led_cnt[12]
.sym 108147 $PACKER_VCC_NET
.sym 108148 gesture_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 108149 gesture_valid
.sym 108150 gesture_led_cnt[13]
.sym 108151 $PACKER_VCC_NET
.sym 108152 gesture_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 108153 gesture_valid
.sym 108154 gesture_led_cnt[14]
.sym 108155 $PACKER_VCC_NET
.sym 108156 gesture_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 108160 $nextpnr_ICESTORM_LC_38$I3
.sym 108513 event_x[1]
.sym 108518 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4[0]
.sym 108519 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 108520 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 108522 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 108523 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[2]
.sym 108524 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[3]
.sym 108525 event_x[0]
.sym 108529 event_x[3]
.sym 108538 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2[0]
.sym 108539 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 108540 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 108542 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[0]
.sym 108543 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 108544 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 108545 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 108546 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[1]
.sym 108547 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 108548 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[2]
.sym 108549 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108550 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[0]
.sym 108551 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[1]
.sym 108552 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 108553 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 108554 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[1]
.sym 108555 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 108556 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[2]
.sym 108557 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108558 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[0]
.sym 108559 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[1]
.sym 108560 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 108562 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[0]
.sym 108563 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 108564 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 108565 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[0]
.sym 108566 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[1]
.sym 108567 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[2]
.sym 108568 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[3]
.sym 108570 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 108571 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[2]
.sym 108572 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[3]
.sym 108573 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[0]
.sym 108574 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[1]
.sym 108575 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[2]
.sym 108576 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[3]
.sym 108577 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[1]
.sym 108578 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 108579 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108580 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[3]
.sym 108582 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 108583 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108586 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 108587 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108590 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 108591 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108594 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 108595 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 108597 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 108598 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 108599 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 108600 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 108601 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 108602 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 108603 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 108604 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[3]
.sym 108605 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 108606 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 108607 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 108608 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 108609 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 108610 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 108611 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 108612 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 108613 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[0]
.sym 108614 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[1]
.sym 108616 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 108618 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[0]
.sym 108619 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[1]
.sym 108620 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108623 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[0]
.sym 108624 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[1]
.sym 108626 event_valid
.sym 108627 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 108628 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 108630 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[0]
.sym 108631 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[1]
.sym 108632 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108634 u_accel.u_input_fifo.fifo_mem.0.2_RDATA[0]
.sym 108635 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 108636 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[33]
.sym 108638 event_valid
.sym 108639 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 108640 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 108642 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1[0]
.sym 108643 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 108644 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[34]
.sym 108645 event_y[4]
.sym 108650 u_accel.u_input_fifo.wr_ptr[0]
.sym 108651 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 108652 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[2]
.sym 108654 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_3[0]
.sym 108655 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 108656 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[32]
.sym 108657 u_accel.u_input_fifo.wr_ptr[3]
.sym 108658 u_accel.u_input_fifo.fifo_mem.0.1_RADDR_SB_LUT4_I3_O[1]
.sym 108659 u_accel.u_input_fifo.fifo_mem.0.1_RADDR_SB_LUT4_I3_O[2]
.sym 108660 u_accel.u_input_fifo.fifo_mem.0.1_RADDR_SB_LUT4_I3_O[3]
.sym 108662 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5[0]
.sym 108663 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 108664 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 108665 event_x[8]
.sym 108669 event_x[6]
.sym 108673 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 108674 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[1]
.sym 108675 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 108676 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[3]
.sym 108678 u_accel.u_input_fifo.rd_addr[0]
.sym 108679 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 108680 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 108681 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 108682 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[0]
.sym 108683 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 108684 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[2]
.sym 108685 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[0]
.sym 108686 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 108687 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[1]
.sym 108688 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[2]
.sym 108689 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[0]
.sym 108690 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 108691 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[1]
.sym 108692 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[2]
.sym 108694 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 108695 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[0]
.sym 108696 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[0]
.sym 108700 u_accel.u_input_fifo.rd_addr[0]
.sym 108702 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 108703 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[0]
.sym 108704 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[0]
.sym 108706 u_accel.u_input_fifo.wr_ptr[0]
.sym 108711 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[1]
.sym 108712 u_accel.u_input_fifo.wr_ptr[0]
.sym 108715 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 108716 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 108719 u_accel.u_input_fifo.wr_ptr[3]
.sym 108720 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 108724 u_accel.u_input_fifo.wr_ptr[0]
.sym 108726 event_valid
.sym 108727 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 108728 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 108729 u_accel.u_input_fifo.rd_addr[1]
.sym 108730 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 108731 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 108732 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 108733 u_accel.u_input_fifo.rd_addr[2]
.sym 108734 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 108735 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 108736 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 108738 u_accel.u_input_fifo.rd_addr[0]
.sym 108743 u_accel.u_input_fifo.rd_addr[1]
.sym 108744 u_accel.u_input_fifo.rd_addr[0]
.sym 108747 u_accel.u_input_fifo.rd_addr[2]
.sym 108748 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 108751 u_accel.u_input_fifo.rd_addr[3]
.sym 108752 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 108753 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 108757 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 108761 u_accel.u_input_fifo.rd_addr[3]
.sym 108762 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 108763 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 108764 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 108765 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 108837 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 108845 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 108849 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 108864 u_accel.early_sum_y[6]
.sym 108865 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 108869 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 108876 u_accel.early_sum_y[1]
.sym 108877 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 108881 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 108888 u_accel.early_sum_y[4]
.sym 108889 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 108896 u_accel.early_sum_y[7]
.sym 108898 u_accel.late_sum_y[0]
.sym 108899 u_accel.u_motion_computer.abs_diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 108900 $PACKER_VCC_NET
.sym 108902 u_accel.late_sum_y[1]
.sym 108903 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 108904 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 108906 u_accel.late_sum_y[2]
.sym 108907 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 108908 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 108910 u_accel.late_sum_y[3]
.sym 108911 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 108912 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 108914 u_accel.late_sum_y[4]
.sym 108915 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 108916 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 108918 u_accel.late_sum_y[5]
.sym 108919 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 108920 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 108922 u_accel.late_sum_y[6]
.sym 108923 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 108924 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 108926 u_accel.late_sum_y[7]
.sym 108927 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 108928 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 108930 u_accel.late_sum_y[8]
.sym 108931 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 108932 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 108934 u_accel.late_sum_y[9]
.sym 108935 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 108936 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 108938 u_accel.late_sum_y[10]
.sym 108939 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 108940 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 108942 u_accel.late_sum_y[11]
.sym 108943 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 108944 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 108946 u_accel.late_sum_y[12]
.sym 108947 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 108948 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 108950 u_accel.late_sum_y[13]
.sym 108951 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 108952 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 108954 u_accel.late_sum_y[14]
.sym 108955 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 108956 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 108958 u_accel.late_sum_y[15]
.sym 108959 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 108960 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 108962 u_accel.late_sum_y[16]
.sym 108963 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 108964 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 108965 u_accel.early_sum_y[17]
.sym 108966 u_accel.late_sum_y[17]
.sym 108968 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 108972 u_accel.early_sum_y[12]
.sym 108976 u_accel.early_sum_y[5]
.sym 108980 u_accel.early_sum_y[2]
.sym 108984 u_accel.early_sum_y[8]
.sym 108988 u_accel.early_sum_y[14]
.sym 108992 u_accel.early_sum_y[10]
.sym 109008 u_accel.early_sum_y[11]
.sym 109012 u_accel.early_sum_y[16]
.sym 109016 u_accel.early_sum_y[13]
.sym 109017 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 109064 activity_led_cnt[0]
.sym 109075 event_valid
.sym 109076 activity_led_cnt[0]
.sym 109505 event_x[5]
.sym 109513 event_x[2]
.sym 109517 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[1]
.sym 109518 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 109519 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[0]
.sym 109520 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 109525 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[1]
.sym 109526 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 109527 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[0]
.sym 109528 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 109530 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[0]
.sym 109531 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109532 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 109538 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7[0]
.sym 109539 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109540 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 109541 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[0]
.sym 109542 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 109543 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 109544 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[0]
.sym 109545 event_x[4]
.sym 109550 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8[0]
.sym 109551 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109552 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 109553 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[0]
.sym 109554 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 109555 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 109556 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10_SB_LUT4_I1_O[0]
.sym 109557 event_y[0]
.sym 109562 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[1]
.sym 109563 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 109564 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 109566 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_LUT4_I1_O[1]
.sym 109567 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 109568 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 109569 event_y[8]
.sym 109574 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[0]
.sym 109575 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109576 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 109578 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_6[0]
.sym 109579 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109580 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 109581 event_y[7]
.sym 109586 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[0]
.sym 109587 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109588 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 109589 event_x[7]
.sym 109593 event_y[5]
.sym 109597 event_y[1]
.sym 109601 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 109602 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[0]
.sym 109603 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[0]
.sym 109604 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 109606 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1[0]
.sym 109607 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109608 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 109610 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3[0]
.sym 109611 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109612 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 109613 event_y[2]
.sym 109618 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[0]
.sym 109619 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109620 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 109621 event_y[3]
.sym 109626 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_9[0]
.sym 109627 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109628 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 109629 event_y[6]
.sym 109634 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[2]
.sym 109635 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[3]
.sym 109636 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7_SB_LUT4_I1_O[3]
.sym 109637 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[0]
.sym 109638 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[1]
.sym 109639 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[2]
.sym 109640 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[3]
.sym 109641 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 109642 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[0]
.sym 109643 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 109644 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[2]
.sym 109646 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[2]
.sym 109647 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[3]
.sym 109648 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7_SB_LUT4_I1_O[3]
.sym 109649 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 109650 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[1]
.sym 109651 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[3]
.sym 109652 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7_SB_LUT4_I1_O[3]
.sym 109653 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 109654 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[0]
.sym 109655 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[0]
.sym 109656 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 109657 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[0]
.sym 109658 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[1]
.sym 109659 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[2]
.sym 109660 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[3]
.sym 109661 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 109662 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[1]
.sym 109663 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[3]
.sym 109664 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7_SB_LUT4_I1_O[3]
.sym 109665 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11_SB_LUT4_I1_O[1]
.sym 109666 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 109667 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109668 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7_SB_LUT4_I1_O[3]
.sym 109670 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 109671 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109674 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 109675 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109678 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 109679 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109682 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 109683 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 109685 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 109686 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 109687 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 109688 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 109689 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 109690 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 109691 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 109692 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[3]
.sym 109693 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 109694 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 109695 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 109696 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 109697 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 109698 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 109699 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 109700 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 109701 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 109702 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 109704 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 109711 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 109712 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 109715 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 109716 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 109718 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 109719 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 109720 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[0]
.sym 109722 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 109723 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 109724 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[0]
.sym 109789 gesture_confidence[0]
.sym 109794 u_accel.u_temporal_accumulator.timer[0]
.sym 109798 u_accel.u_temporal_accumulator.timer[1]
.sym 109800 u_accel.u_temporal_accumulator.timer[0]
.sym 109802 u_accel.u_temporal_accumulator.timer[2]
.sym 109804 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 109806 u_accel.u_temporal_accumulator.timer[3]
.sym 109808 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 109810 u_accel.u_temporal_accumulator.timer[4]
.sym 109812 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 109814 u_accel.u_temporal_accumulator.timer[5]
.sym 109816 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 109818 u_accel.u_temporal_accumulator.timer[6]
.sym 109820 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 109822 u_accel.u_temporal_accumulator.timer[7]
.sym 109824 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 109826 u_accel.u_temporal_accumulator.timer[8]
.sym 109827 $PACKER_VCC_NET
.sym 109830 u_accel.u_temporal_accumulator.timer[9]
.sym 109834 u_accel.u_temporal_accumulator.timer[10]
.sym 109838 u_accel.u_temporal_accumulator.timer[11]
.sym 109842 u_accel.u_temporal_accumulator.timer[12]
.sym 109846 u_accel.u_temporal_accumulator.timer[13]
.sym 109847 $PACKER_VCC_NET
.sym 109850 u_accel.u_temporal_accumulator.timer[14]
.sym 109851 $PACKER_VCC_NET
.sym 109854 u_accel.u_temporal_accumulator.timer[15]
.sym 109858 u_accel.u_temporal_accumulator.timer[16]
.sym 109859 $PACKER_VCC_NET
.sym 109862 u_accel.u_temporal_accumulator.timer[17]
.sym 109863 $PACKER_VCC_NET
.sym 109866 u_accel.u_temporal_accumulator.timer[18]
.sym 109870 u_accel.u_temporal_accumulator.timer[19]
.sym 109871 $PACKER_VCC_NET
.sym 109874 u_accel.u_temporal_accumulator.timer[20]
.sym 109875 $PACKER_VCC_NET
.sym 109878 u_accel.u_temporal_accumulator.timer[21]
.sym 109882 $PACKER_VCC_NET
.sym 109884 $nextpnr_ICESTORM_LC_17$I3
.sym 109887 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 109888 $nextpnr_ICESTORM_LC_17$COUT
.sym 109889 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 109893 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 109897 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 109901 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 109905 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 109909 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 109913 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 109917 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 109921 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 109928 u_accel.early_sum_y[15]
.sym 109929 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 109933 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 109937 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 109941 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 109948 u_accel.early_sum_y[9]
.sym 109949 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 109957 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 109965 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 110018 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 110023 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110024 activity_led_cnt[1]
.sym 110027 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110028 activity_led_cnt[2]
.sym 110031 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110032 activity_led_cnt[3]
.sym 110035 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110036 activity_led_cnt[4]
.sym 110039 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110040 activity_led_cnt[5]
.sym 110043 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110044 activity_led_cnt[6]
.sym 110047 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110048 activity_led_cnt[7]
.sym 110051 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110052 activity_led_cnt[8]
.sym 110055 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110056 activity_led_cnt[9]
.sym 110059 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110060 activity_led_cnt[10]
.sym 110063 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110064 activity_led_cnt[11]
.sym 110067 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110068 activity_led_cnt[12]
.sym 110071 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110072 activity_led_cnt[13]
.sym 110075 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110076 activity_led_cnt[14]
.sym 110079 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110080 activity_led_cnt[15]
.sym 110083 led_activity_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110084 activity_led_cnt[16]
.sym 110087 led_activity_SB_CARRY_CO_I1
.sym 110088 activity_led_cnt[17]
.sym 110090 $PACKER_VCC_NET
.sym 110092 $nextpnr_ICESTORM_LC_30$I3
.sym 110094 event_valid
.sym 110095 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 110096 $nextpnr_ICESTORM_LC_30$COUT
.sym 110517 pkt_y[0]
.sym 110529 pkt_y[5]
.sym 110537 pkt_x[5]
.sym 110541 pkt_y[1]
.sym 110545 pkt_x[2]
.sym 110549 pkt_x[4]
.sym 110553 pkt_x[0]
.sym 110557 pkt_x[1]
.sym 110561 pkt_x[3]
.sym 110565 pkt_x[6]
.sym 110569 pkt_y[3]
.sym 110573 pkt_y[4]
.sym 110577 pkt_y[7]
.sym 110581 pkt_x[7]
.sym 110585 pkt_y[2]
.sym 110589 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 110593 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 110597 rx_data[6]
.sym 110609 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 110617 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 110621 rx_data[5]
.sym 110629 rx_data[6]
.sym 110649 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 110658 u_accel.compressed_y[0]
.sym 110659 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 110662 u_accel.compressed_y[1]
.sym 110663 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 110664 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 110666 u_accel.compressed_y[2]
.sym 110667 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 110668 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 110670 u_accel.compressed_y[3]
.sym 110671 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 110672 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 110674 u_accel.compressed_y[3]
.sym 110675 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 110676 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 110678 u_accel.compressed_y[3]
.sym 110679 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 110680 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 110682 u_accel.compressed_y[3]
.sym 110683 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 110684 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 110686 u_accel.compressed_y[3]
.sym 110687 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 110688 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 110690 u_accel.compressed_y[3]
.sym 110691 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 110692 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 110694 u_accel.compressed_y[3]
.sym 110695 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 110696 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 110698 u_accel.compressed_y[3]
.sym 110699 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 110700 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 110702 u_accel.compressed_y[3]
.sym 110703 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 110704 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 110706 u_accel.compressed_y[3]
.sym 110707 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 110708 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 110710 u_accel.compressed_y[3]
.sym 110711 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 110712 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 110714 u_accel.compressed_y[3]
.sym 110715 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 110716 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 110718 u_accel.compressed_y[3]
.sym 110719 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 110720 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 110722 u_accel.compressed_y[3]
.sym 110723 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 110724 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 110726 u_accel.compressed_y[3]
.sym 110727 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 110728 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 110754 u_accel.u_temporal_accumulator.timer[0]
.sym 110759 u_accel.u_temporal_accumulator.timer[1]
.sym 110763 u_accel.u_temporal_accumulator.timer[2]
.sym 110767 u_accel.u_temporal_accumulator.timer[3]
.sym 110771 u_accel.u_temporal_accumulator.timer[4]
.sym 110775 u_accel.u_temporal_accumulator.timer[5]
.sym 110779 u_accel.u_temporal_accumulator.timer[6]
.sym 110783 u_accel.u_temporal_accumulator.timer[7]
.sym 110787 u_accel.u_temporal_accumulator.timer[8]
.sym 110788 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 110791 u_accel.u_temporal_accumulator.timer[9]
.sym 110792 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 110795 u_accel.u_temporal_accumulator.timer[10]
.sym 110796 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 110799 u_accel.u_temporal_accumulator.timer[11]
.sym 110800 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 110803 u_accel.u_temporal_accumulator.timer[12]
.sym 110804 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 110807 u_accel.u_temporal_accumulator.timer[13]
.sym 110808 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 110811 u_accel.u_temporal_accumulator.timer[14]
.sym 110812 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 110815 u_accel.u_temporal_accumulator.timer[15]
.sym 110816 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 110819 u_accel.u_temporal_accumulator.timer[16]
.sym 110820 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 110823 u_accel.u_temporal_accumulator.timer[17]
.sym 110824 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 110827 u_accel.u_temporal_accumulator.timer[18]
.sym 110828 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 110831 u_accel.u_temporal_accumulator.timer[19]
.sym 110832 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 110835 u_accel.u_temporal_accumulator.timer[20]
.sym 110836 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 110839 u_accel.u_temporal_accumulator.timer[21]
.sym 110840 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 110844 u_accel.u_temporal_accumulator.timer[0]
.sym 110847 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 110848 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 110850 u_accel.window_complete
.sym 110851 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 110852 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 110854 u_accel.window_complete
.sym 110855 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 110856 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 110858 u_accel.window_complete
.sym 110859 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 110860 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 110862 u_accel.window_complete
.sym 110863 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 110864 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 110866 u_accel.window_complete
.sym 110867 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 110868 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 110870 u_accel.window_complete
.sym 110871 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 110872 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 110874 u_accel.window_complete
.sym 110875 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 110876 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 110878 u_accel.window_complete
.sym 110879 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 110880 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 110881 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 110885 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 110889 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 110893 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 110897 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 110901 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 110905 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 110909 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 110913 gesture_confidence[2]
.sym 110917 gesture[0]
.sym 110929 gesture_confidence[3]
.sym 110933 gesture_confidence[1]
.sym 110937 gesture[1]
.sym 110978 activity_led_cnt[0]
.sym 110981 event_valid
.sym 110982 activity_led_cnt[1]
.sym 110983 $PACKER_VCC_NET
.sym 110984 activity_led_cnt[0]
.sym 110985 event_valid
.sym 110986 activity_led_cnt[2]
.sym 110987 $PACKER_VCC_NET
.sym 110988 activity_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 110989 event_valid
.sym 110990 activity_led_cnt[3]
.sym 110991 $PACKER_VCC_NET
.sym 110992 activity_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 110993 event_valid
.sym 110994 activity_led_cnt[4]
.sym 110995 $PACKER_VCC_NET
.sym 110996 activity_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 110997 event_valid
.sym 110998 activity_led_cnt[5]
.sym 110999 $PACKER_VCC_NET
.sym 111000 activity_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 111001 event_valid
.sym 111002 activity_led_cnt[6]
.sym 111003 $PACKER_VCC_NET
.sym 111004 activity_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 111005 event_valid
.sym 111006 activity_led_cnt[7]
.sym 111007 $PACKER_VCC_NET
.sym 111008 activity_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 111009 event_valid
.sym 111010 activity_led_cnt[8]
.sym 111011 $PACKER_VCC_NET
.sym 111012 activity_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 111013 event_valid
.sym 111014 activity_led_cnt[9]
.sym 111015 $PACKER_VCC_NET
.sym 111016 activity_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 111017 event_valid
.sym 111018 activity_led_cnt[10]
.sym 111019 $PACKER_VCC_NET
.sym 111020 activity_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 111021 event_valid
.sym 111022 activity_led_cnt[11]
.sym 111023 $PACKER_VCC_NET
.sym 111024 activity_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 111025 event_valid
.sym 111026 activity_led_cnt[12]
.sym 111027 $PACKER_VCC_NET
.sym 111028 activity_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 111029 event_valid
.sym 111030 activity_led_cnt[13]
.sym 111031 $PACKER_VCC_NET
.sym 111032 activity_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 111033 event_valid
.sym 111034 activity_led_cnt[14]
.sym 111035 $PACKER_VCC_NET
.sym 111036 activity_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 111040 $nextpnr_ICESTORM_LC_41$I3
.sym 111042 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 111045 event_valid
.sym 111046 activity_led_cnt[15]
.sym 111047 $PACKER_VCC_NET
.sym 111048 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 111049 event_valid
.sym 111050 activity_led_cnt[16]
.sym 111051 $PACKER_VCC_NET
.sym 111052 activity_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 111053 event_valid
.sym 111054 activity_led_cnt[17]
.sym 111055 $PACKER_VCC_NET
.sym 111056 activity_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 111433 soft_rst_SB_LUT4_I2_O[1]
.sym 111457 u_rx.rx_data[2]
.sym 111458 soft_rst_SB_LUT4_I2_O[1]
.sym 111459 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 111460 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 111462 u_rx.state[3]
.sym 111463 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 111464 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 111470 u_rx.rx_data[5]
.sym 111471 soft_rst_SB_LUT4_I2_O[1]
.sym 111472 u_rx.rx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 111478 u_rx.bit_idx[0]
.sym 111479 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 111480 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 111481 u_rx.rx_data[6]
.sym 111482 soft_rst_SB_LUT4_I2_O[1]
.sym 111483 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 111484 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 111487 u_rx.bit_idx[0]
.sym 111488 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 111490 u_rx.bit_idx[0]
.sym 111495 u_rx.bit_idx[1]
.sym 111497 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 111499 u_rx.bit_idx[2]
.sym 111500 u_rx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 111501 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 111502 soft_rst_SB_LUT4_I2_O[0]
.sym 111503 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 111504 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 111507 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 111508 u_rx.bit_idx[0]
.sym 111515 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 111516 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 111518 u_rx.state[3]
.sym 111519 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 111520 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 111521 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 111526 soft_rst_SB_LUT4_I2_O[1]
.sym 111527 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 111528 u_rx.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 111529 rx_data[4]
.sym 111533 pkt_state[1]
.sym 111534 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 111535 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 111536 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 111537 rx_data[7]
.sym 111541 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 111545 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111549 rx_data[5]
.sym 111554 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111555 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 111556 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 111557 u_rx.rx_data[2]
.sym 111562 pkt_state[3]
.sym 111563 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 111564 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 111569 u_rx.rx_data[6]
.sym 111573 u_rx.rx_data[5]
.sym 111578 pkt_state[4]
.sym 111579 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 111580 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 111581 rx_data[7]
.sym 111582 rx_data[6]
.sym 111583 rx_data[5]
.sym 111584 rx_data[4]
.sym 111585 pkt_y[6]
.sym 111605 pkt_x[8]
.sym 111609 pkt_y[8]
.sym 111631 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 111632 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]
.sym 111634 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 111635 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 111636 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 111639 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 111640 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]
.sym 111645 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 111653 event_valid
.sym 111654 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 111655 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 111656 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 111666 event_valid
.sym 111667 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 111668 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]
.sym 111672 u_accel.u_input_fifo.count[0]
.sym 111681 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 111710 pkt_state[1]
.sym 111711 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 111712 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 111714 por_cnt[0]
.sym 111719 por_cnt[1]
.sym 111720 por_cnt[0]
.sym 111723 por_cnt[2]
.sym 111724 por_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 111727 por_cnt[3]
.sym 111728 por_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 111731 por_cnt[4]
.sym 111732 por_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 111736 por_cnt[0]
.sym 111738 por_cnt[1]
.sym 111739 por_cnt[0]
.sym 111740 rst_por_SB_LUT4_O_I3[2]
.sym 111742 por_cnt[4]
.sym 111743 por_cnt[3]
.sym 111744 por_cnt[2]
.sym 111746 u_accel.window_complete
.sym 111747 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 111748 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 111751 soft_rst
.sym 111752 rst_por
.sym 111754 u_accel.window_complete
.sym 111755 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 111756 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 111758 u_accel.window_complete
.sym 111759 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 111760 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 111762 u_accel.window_complete
.sym 111763 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 111764 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 111766 u_accel.window_complete
.sym 111767 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 111768 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 111770 u_accel.window_complete
.sym 111771 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 111772 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 111774 u_accel.window_complete
.sym 111775 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 111776 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 111778 u_accel.compressed_y[0]
.sym 111779 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 111782 u_accel.compressed_y[1]
.sym 111783 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 111784 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111786 u_accel.compressed_y[2]
.sym 111787 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 111788 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111790 u_accel.compressed_y[3]
.sym 111791 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 111792 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111794 u_accel.compressed_y[3]
.sym 111795 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 111796 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111798 u_accel.compressed_y[3]
.sym 111799 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 111800 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111802 u_accel.compressed_y[3]
.sym 111803 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 111804 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111806 u_accel.compressed_y[3]
.sym 111807 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 111808 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111810 u_accel.compressed_y[3]
.sym 111811 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 111812 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111814 u_accel.compressed_y[3]
.sym 111815 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 111816 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111818 u_accel.compressed_y[3]
.sym 111819 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 111820 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111822 u_accel.compressed_y[3]
.sym 111823 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 111824 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111826 u_accel.compressed_y[3]
.sym 111827 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 111828 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111830 u_accel.compressed_y[3]
.sym 111831 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 111832 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111834 u_accel.compressed_y[3]
.sym 111835 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 111836 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111838 u_accel.compressed_y[3]
.sym 111839 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 111840 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111842 u_accel.compressed_y[3]
.sym 111843 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 111844 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111846 u_accel.compressed_y[3]
.sym 111847 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 111848 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111854 u_accel.window_complete
.sym 111855 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 111856 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 111862 u_accel.window_complete
.sym 111863 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 111864 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 111870 u_accel.window_complete
.sym 111871 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 111872 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 111873 tx_state[7]
.sym 111874 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 111875 pending_confidence[3]
.sym 111876 pending_gesture_SB_LUT4_I3_1_O[0]
.sym 111877 tx_state[7]
.sym 111878 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 111879 pending_gesture_SB_LUT4_I3_1_O[0]
.sym 111880 pending_confidence[1]
.sym 111881 tx_state[7]
.sym 111882 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 111883 debug_event_count[4]
.sym 111884 pending_gesture[0]
.sym 111886 pending_gesture_SB_LUT4_I3_1_O[0]
.sym 111887 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 111888 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 111890 pending_gesture_SB_LUT4_I3_1_O[0]
.sym 111891 pending_gesture_SB_LUT4_I3_1_O[1]
.sym 111892 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 111893 tx_state[7]
.sym 111894 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 111895 debug_event_count[5]
.sym 111896 pending_gesture[1]
.sym 111899 pending_gesture_SB_LUT4_I3_O[0]
.sym 111900 pending_gesture_SB_LUT4_I3_O[1]
.sym 111902 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 111903 pending_confidence[2]
.sym 111904 pending_gesture_SB_LUT4_I3_O[1]
.sym 111905 tx_data[2]
.sym 111909 tx_data[4]
.sym 111913 tx_data[6]
.sym 111917 tx_data[5]
.sym 111921 tx_data[0]
.sym 111925 tx_data[1]
.sym 111929 tx_data[7]
.sym 111933 tx_data[3]
.sym 111938 u_tx.tx_data[1]
.sym 111939 u_tx.tx_data[0]
.sym 111940 u_tx.bit_idx[0]
.sym 111942 u_tx.state[1]
.sym 111943 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 111944 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 111946 u_tx.tx_data[3]
.sym 111947 u_tx.tx_data[2]
.sym 111948 u_tx.bit_idx[0]
.sym 111949 u_tx.bit_idx[2]
.sym 111950 u_tx.bit_idx[1]
.sym 111951 u_tx.bit_idx[0]
.sym 111952 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 111953 u_tx.bit_idx[2]
.sym 111954 u_tx.bit_idx[1]
.sym 111955 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 111956 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 111958 u_tx.tx_data[5]
.sym 111959 u_tx.tx_data[4]
.sym 111960 u_tx.bit_idx[0]
.sym 111961 u_tx.bit_idx[2]
.sym 111962 u_tx.bit_idx[1]
.sym 111963 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 111964 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 111966 u_tx.tx_data[7]
.sym 111967 u_tx.tx_data[6]
.sym 111968 u_tx.bit_idx[0]
.sym 111970 u_tx.bit_idx[0]
.sym 111973 u_tx.state[1]
.sym 111975 u_tx.bit_idx[1]
.sym 111976 u_tx.bit_idx[0]
.sym 111977 u_tx.state[1]
.sym 111979 u_tx.bit_idx[2]
.sym 111980 u_tx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 111987 u_tx.state[1]
.sym 111988 u_tx.bit_idx[0]
.sym 111997 u_tx.state[1]
.sym 111998 u_tx.state[0]
.sym 111999 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 112000 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 112358 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 112359 u_rx.clk_cnt[0]
.sym 112360 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 112366 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 112367 u_rx.clk_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 112368 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 112371 u_rx.clk_cnt[1]
.sym 112372 u_rx.clk_cnt[0]
.sym 112386 u_rx.clk_cnt[0]
.sym 112391 u_rx.clk_cnt[1]
.sym 112392 u_rx.clk_cnt[0]
.sym 112395 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 112396 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 112397 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[0]
.sym 112399 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 112400 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 112403 u_rx.clk_cnt[4]
.sym 112404 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 112407 u_rx.clk_cnt[5]
.sym 112408 u_rx.clk_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 112409 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[0]
.sym 112411 u_rx.clk_cnt[6]
.sym 112412 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[3]
.sym 112413 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 112414 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 112415 u_rx.clk_cnt[7]
.sym 112416 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 112417 u_rx.state[3]
.sym 112418 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 112419 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 112420 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 112421 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 112422 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 112423 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 112424 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 112425 u_rx.clk_cnt[7]
.sym 112426 u_rx.clk_cnt[6]
.sym 112427 u_rx.clk_cnt[5]
.sym 112428 u_rx.clk_cnt[4]
.sym 112429 soft_rst_SB_LUT4_I2_O[0]
.sym 112430 soft_rst_SB_LUT4_I2_O[1]
.sym 112431 u_rx.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 112432 u_rx.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 112433 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 112434 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 112435 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 112436 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 112437 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 112438 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 112439 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 112440 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 112443 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 112444 u_rx.state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 112445 u_rx.clk_cnt[7]
.sym 112446 u_rx.clk_cnt[6]
.sym 112447 u_rx.clk_cnt[5]
.sym 112448 u_rx.clk_cnt[4]
.sym 112452 u_rx.bit_idx[1]
.sym 112454 u_rx.rx_data[7]
.sym 112455 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 112456 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 112457 u_rx.rx_data[3]
.sym 112458 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 112459 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 112460 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 112464 u_rx.bit_idx[2]
.sym 112467 u_rx.bit_idx[2]
.sym 112468 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 112471 u_rx.bit_idx[1]
.sym 112472 u_rx.bit_idx[0]
.sym 112473 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 112474 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 112475 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 112476 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 112478 soft_rst_SB_LUT4_I2_O[1]
.sym 112479 u_rx.bit_idx[0]
.sym 112480 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 112489 rx_data[4]
.sym 112493 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 112509 rx_data[7]
.sym 112513 u_rx.rx_data[4]
.sym 112517 u_rx.rx_data[0]
.sym 112521 u_rx.rx_data[3]
.sym 112529 u_rx.rx_data[7]
.sym 112541 u_rx.rx_data[1]
.sym 112553 pkt_state[3]
.sym 112554 pkt_state[2]
.sym 112555 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 112556 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 112569 pkt_state[4]
.sym 112570 pkt_state[1]
.sym 112571 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 112572 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 112573 pkt_state[4]
.sym 112574 pkt_state[2]
.sym 112575 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 112576 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 112578 u_accel.u_input_fifo.count[0]
.sym 112583 u_accel.u_input_fifo.count[1]
.sym 112587 u_accel.u_input_fifo.count[2]
.sym 112588 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I3
.sym 112591 u_accel.u_input_fifo.count[3]
.sym 112592 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 112595 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 112596 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 112601 u_accel.u_input_fifo.count[3]
.sym 112602 u_accel.u_input_fifo.count[2]
.sym 112603 u_accel.u_input_fifo.count[1]
.sym 112604 u_accel.u_input_fifo.count[0]
.sym 112610 u_accel.u_input_fifo.count[0]
.sym 112614 u_accel.u_input_fifo.count[1]
.sym 112615 $PACKER_VCC_NET
.sym 112618 u_accel.u_input_fifo.count[2]
.sym 112619 $PACKER_VCC_NET
.sym 112620 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3
.sym 112622 u_accel.u_input_fifo.count[3]
.sym 112623 $PACKER_VCC_NET
.sym 112624 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 112625 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 112626 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 112627 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 112628 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 112630 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 112631 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 112632 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 112634 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0]
.sym 112635 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 112636 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 112637 pending_gesture_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 112639 u_accel.u_input_fifo.count[1]
.sym 112640 u_accel.u_input_fifo.count[0]
.sym 112662 pkt_state[2]
.sym 112663 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 112664 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 112669 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 112683 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 112684 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 112687 u_accel.accum_valid
.sym 112688 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 112694 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 112695 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 112696 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 112707 u_accel.u_motion_computer.stage1_valid
.sym 112708 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 112733 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 112739 u_accel.window_complete
.sym 112740 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 112741 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 112745 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 112752 u_accel.early_sum_y[3]
.sym 112757 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 112764 u_accel.early_sum_y[0]
.sym 112767 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 112768 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 112769 tx_state[8]
.sym 112770 tx_state[1]
.sym 112771 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 112772 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 112773 tx_state[8]
.sym 112774 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 112775 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 112776 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 112779 tx_state[0]
.sym 112780 gesture_valid
.sym 112782 accel_temporal_phase
.sym 112783 u_accel.compressed_valid
.sym 112784 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 112787 pending_gesture_SB_DFFESR_Q_E[0]
.sym 112788 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 112789 tx_state[7]
.sym 112790 tx_state[2]
.sym 112791 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 112792 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 112793 tx_state[7]
.sym 112794 pending_gesture_SB_DFFESR_Q_E[0]
.sym 112795 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 112796 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 112797 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 112798 tx_state[2]
.sym 112799 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 112800 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 112801 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 112802 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 112803 pending_gesture_SB_LUT4_I3_1_O[0]
.sym 112804 pending_confidence[0]
.sym 112807 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 112808 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 112813 tx_state[5]
.sym 112814 pending_gesture_SB_DFFESR_Q_E[0]
.sym 112815 pending_gesture_SB_LUT4_I3_O[1]
.sym 112816 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 112818 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 112819 pending_gesture_SB_LUT4_I3_1_O[0]
.sym 112820 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 112822 accel_temporal_phase
.sym 112823 pending_gesture_SB_LUT4_I3_1_O[0]
.sym 112824 tx_state[1]
.sym 112826 tx_state[7]
.sym 112827 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 112828 tx_state[1]
.sym 112831 pending_gesture_SB_DFFESR_Q_E[0]
.sym 112832 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 112853 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 112854 debug_event_count[6]
.sym 112855 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 112856 pending_gesture_SB_LUT4_I3_O[1]
.sym 112858 debug_event_count[7]
.sym 112859 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 112860 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 112865 tx_valid
.sym 112866 u_tx.state[2]
.sym 112867 u_tx.state[0]
.sym 112868 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 112870 tx_valid
.sym 112871 u_tx.state[0]
.sym 112872 u_tx.state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 112878 u_tx.state[3]
.sym 112879 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 112880 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 112882 tx_valid
.sym 112883 u_tx.state[0]
.sym 112884 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 112886 u_tx.state[3]
.sym 112887 u_tx.state[0]
.sym 112888 u_tx.state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 112891 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 112892 u_tx.state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 112899 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 112900 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 112902 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 112903 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 112904 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 112907 u_tx.state[2]
.sym 112908 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 112909 u_tx.state[1]
.sym 112910 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 112911 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 112912 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 112914 u_tx.state[3]
.sym 112915 u_tx.bit_idx_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 112916 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 112917 u_tx.state[1]
.sym 112918 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 112919 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 112920 u_tx.state_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 112922 u_tx.state[3]
.sym 112923 u_tx.state[2]
.sym 112924 u_tx.state[1]
.sym 112925 u_tx.clk_cnt[7]
.sym 112926 u_tx.clk_cnt[6]
.sym 112927 u_tx.clk_cnt[5]
.sym 112928 u_tx.clk_cnt[4]
.sym 112930 u_tx.clk_cnt[0]
.sym 112935 u_tx.clk_cnt[1]
.sym 112939 u_tx.clk_cnt[2]
.sym 112940 u_tx.clk_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 112943 u_tx.clk_cnt[3]
.sym 112944 u_tx.clk_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 112947 u_tx.clk_cnt[4]
.sym 112948 u_tx.clk_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 112951 u_tx.clk_cnt[5]
.sym 112952 u_tx.clk_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 112955 u_tx.clk_cnt[6]
.sym 112956 u_tx.clk_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 112959 u_tx.clk_cnt[7]
.sym 112960 u_tx.clk_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 112965 u_tx.clk_cnt[3]
.sym 112966 u_tx.clk_cnt[2]
.sym 112967 u_tx.clk_cnt[1]
.sym 112968 u_tx.clk_cnt[0]
.sym 112972 u_tx.clk_cnt[0]
.sym 112991 u_tx.clk_cnt[1]
.sym 112992 u_tx.clk_cnt[0]
.sym 113346 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 113347 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 113348 soft_rst_SB_LUT4_I2_O[3]
.sym 113350 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
.sym 113351 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 113352 soft_rst_SB_LUT4_I2_O[3]
.sym 113353 u_rx.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_I0[1]
.sym 113354 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 113355 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 113356 u_rx.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 113357 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 113358 u_rx.clk_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 113359 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 113360 soft_rst_SB_LUT4_I2_O[3]
.sym 113366 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 113367 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 113368 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 113379 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 113380 soft_rst_SB_LUT4_I2_O[0]
.sym 113381 soft_rst_SB_LUT4_I2_O[0]
.sym 113382 soft_rst_SB_LUT4_I2_O[1]
.sym 113383 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 113384 soft_rst_SB_LUT4_I2_O[3]
.sym 113387 u_rx.state[3]
.sym 113388 u_rx.rx_data_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 113389 soft_rst_SB_LUT4_I2_O[1]
.sym 113390 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 113391 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 113392 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 113395 soft_rst_SB_LUT4_I2_O[1]
.sym 113396 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 113399 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 113400 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 113407 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 113408 soft_rst_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 113410 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 113415 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 113416 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 113419 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 113420 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 113422 $PACKER_VCC_NET
.sym 113424 $nextpnr_ICESTORM_LC_14$I3
.sym 113426 soft_rst_SB_LUT4_I2_O[1]
.sym 113427 u_rx.rx_data[0]
.sym 113428 $nextpnr_ICESTORM_LC_14$COUT
.sym 113435 u_rx.state[3]
.sym 113436 u_rx.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_I0[1]
.sym 113440 u_rx.bit_idx[0]
.sym 113442 u_rx.bit_idx[0]
.sym 113443 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 113444 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 113450 u_rx.rx_data[1]
.sym 113451 soft_rst_SB_LUT4_I2_O[1]
.sym 113452 u_rx.rx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 113454 u_rx.bit_idx[0]
.sym 113455 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 113456 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 113470 u_rx.rx_data[4]
.sym 113471 soft_rst_SB_LUT4_I2_O[1]
.sym 113472 u_rx.rx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 113507 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 113508 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 113513 pkt_state[0]
.sym 113514 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 113515 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 113516 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 113517 pkt_state[3]
.sym 113518 pkt_state[0]
.sym 113519 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 113520 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 113526 pkt_state[1]
.sym 113527 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 113528 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 113563 pkt_state[0]
.sym 113564 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 113685 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 113686 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 113687 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 113688 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 113694 tx_state[0]
.sym 113695 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 113696 pending_gesture_SB_DFFESR_Q_E[1]
.sym 113698 tx_state[0]
.sym 113699 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 113700 pending_gesture_SB_DFFESR_Q_E[1]
.sym 113701 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 113702 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 113703 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 113704 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 113705 accel_temporal_phase
.sym 113718 accel_temporal_phase
.sym 113719 u_accel.compressed_valid
.sym 113720 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 113722 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 113723 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 113724 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 113729 tx_state[5]
.sym 113730 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 113731 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3[1]
.sym 113732 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 113733 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 113734 tx_state[5]
.sym 113735 pending_gesture_SB_LUT4_I3_1_O[0]
.sym 113736 tx_state[1]
.sym 113737 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 113738 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 113739 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3[1]
.sym 113740 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 113741 pending_gesture_SB_DFFESR_Q_E[0]
.sym 113742 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 113743 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 113744 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 113747 pending_gesture_SB_DFFESR_Q_E[0]
.sym 113748 pending_gesture_SB_DFFESR_Q_E[1]
.sym 113758 pending_gesture_SB_LUT4_I3_1_O[0]
.sym 113759 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3[1]
.sym 113760 tx_state_SB_DFF_Q_5_D_SB_LUT4_O_I3[2]
.sym 113762 tx_state[5]
.sym 113763 pending_gesture_SB_LUT4_I3_O[1]
.sym 113764 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 113766 u_accel.compressed_valid
.sym 113767 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_I2
.sym 113768 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 113773 u_accel.accum_valid
.sym 113794 debug_event_count[0]
.sym 113799 debug_event_count[1]
.sym 113800 debug_event_count[0]
.sym 113803 debug_event_count[2]
.sym 113804 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 113807 debug_event_count[3]
.sym 113808 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 113811 debug_event_count[4]
.sym 113812 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 113815 debug_event_count[5]
.sym 113816 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 113819 debug_event_count[6]
.sym 113820 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 113823 debug_event_count[7]
.sym 113824 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 113826 debug_event_count[0]
.sym 113830 debug_event_count[1]
.sym 113834 debug_event_count[2]
.sym 113838 debug_event_count[3]
.sym 113842 debug_event_count[4]
.sym 113846 debug_event_count[5]
.sym 113850 debug_event_count[6]
.sym 113854 debug_event_count[7]
.sym 113860 $nextpnr_ICESTORM_LC_27$I3
.sym 113862 u_tx.state[3]
.sym 113863 u_tx.state[0]
.sym 113864 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 113885 u_accel.window_complete
.sym 114085 uart_rx$SB_IO_IN
.sym 114317 u_rx.rx_sync
.sym 114672 accel_temporal_phase
.sym 114693 pending_gesture_SB_LUT4_I3_1_O[2]
.sym 114736 pending_gesture_SB_DFFESR_Q_E[0]
.sym 114772 debug_event_count[0]
.sym 114799 tx_valid
.sym 114800 u_tx.state[3]
