# Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.

# WARNING: This file is auto-generated from spec/std/isa/inst/Zaamo/amoorN.layout# SPDX-License-Identifier: BSD-3-Clause-Clear

# yaml-language-server: $schema=../../../../schemas/inst_schema.json

$schema: "inst_schema.json#"
kind: instruction
name: amoor.w
long_name: Atomic fetch-and-or word
description: |
  Atomically:

    * Load the word at address _xs1_
    * Write the sign-extended value into _xd_
    * OR the least-significant word of register _xs2_ to the loaded value
    * Write the result to the address in _xs1_
definedBy: Zaamo
assembly: xd, xs2, (xs1)
encoding:
  match: 01000------------010-----0101111
  variables:
    - name: aq
      location: 26
    - name: rl
      location: 25
    - name: xs2
      location: 24-20
    - name: xs1
      location: 19-15
    - name: xd
      location: 11-7
access:
  s: always
  u: always
  vs: always
  vu: always
operation(): |
  if (implemented?(ExtensionName::A) && (CSR[misa].A == 1'b0)) {
    raise (ExceptionCode::IllegalInstruction, mode(), $encoding);
  }

  XReg virtual_address = X[xs1];
  X[xd] = amo<32>(virtual_address, X[xs2][31:0], AmoOperation::Or, aq, rl, $encoding);

# SPDX-SnippetBegin
# SPDX-FileCopyrightText: 2017-2025 Contributors to the RISCV Sail Model <https://github.com/riscv/sail-riscv/blob/master/LICENCE>
# SPDX-License-Identifier: BSD-2-Clause
sail(): |
  # Copy complete sail implementation from original files

# SPDX-SnippetEnd
