module wideexpr_00470(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((ctrl[0]?2'sb11:(($signed(2'sb11))<<<(({1{$signed((s2)<=(2'sb01))}})<({4{(+(6'sb100011))^~((s2)+(1'sb0))}})))<<<((s1)<<<(6'b001100))))^(2'sb01);
  assign y1 = (ctrl[3]?$unsigned(4'sb0001):((((({2{(ctrl[2]?5'b00011:4'sb1011)}})+(((ctrl[3]?s2:u2))^((u5)|(3'b111))))+(~&($signed((5'sb10100)+(s7)))))<<(2'sb11))&(1'b1))^~({(4'sb0111)<<(5'sb10001)}));
  assign y2 = s2;
  assign y3 = {4{(ctrl[5]?$signed($unsigned((ctrl[7]?(s1)<<<((4'sb0111)<<(4'sb1111)):((s0)<<(s6))<<<((3'sb101)+(s2))))):((($signed(u2))<<<((ctrl[6]?(ctrl[1]?s5:s3):{s3,s2,s7,u1})))<<(({(s4)&(s7),-(s3),3'sb001,$unsigned(5'sb01000)})>>>(-($unsigned(s2)))))>>($signed(s1)))}};
  assign y4 = s4;
  assign y5 = {3{s5}};
  assign y6 = ((6'sb010110)>>>(6'sb010101))>>(4'sb0010);
  assign y7 = s5;
endmodule
