// Seed: 1194804530
module module_0;
  tri1 id_1;
  initial begin
    id_1 = 1;
    id_1 = id_1;
    $display(1);
  end
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1
);
  logic [7:0][1] id_3 (
      .id_0(id_4),
      .id_1(1));
  module_0();
endmodule
module module_2 (
    output tri id_0,
    output tri1 id_1,
    output supply1 id_2,
    input supply0 id_3
    , id_18,
    output supply0 id_4,
    output supply0 id_5,
    input wand id_6,
    output wor id_7,
    input uwire id_8,
    input tri id_9,
    input tri id_10,
    input tri0 id_11,
    input wire id_12,
    input wire id_13,
    input tri1 id_14,
    input tri1 id_15,
    input supply1 id_16
);
  assign id_7 = id_10;
  always begin
    begin
      $display(1);
      begin
        #1 $display(id_14 & id_16);
      end
    end
  end
  wire id_19;
  wire id_20;
  module_0();
endmodule
