<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub SystemVerilog Monthly Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2023-01-01T01:57:00Z</updated>
  <subtitle>Monthly Trending of SystemVerilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>pulp-platform/common_verification</title>
    <updated>2023-01-01T01:57:00Z</updated>
    <id>tag:github.com,2023-01-01:/pulp-platform/common_verification</id>
    <link href="https://github.com/pulp-platform/common_verification" rel="alternate"></link>
    <summary type="html">&lt;p&gt;SystemVerilog modules and classes commonly used for verification&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>openhwgroup/cv32e40p</title>
    <updated>2023-01-01T01:57:00Z</updated>
    <id>tag:github.com,2023-01-01:/openhwgroup/cv32e40p</id>
    <link href="https://github.com/openhwgroup/cv32e40p" rel="alternate"></link>
    <summary type="html">&lt;p&gt;CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>