

================================================================
== Vitis HLS Report for 'fpsub503_2'
================================================================
* Date:           Tue May 20 14:36:07 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       40|       40|  0.400 us|  0.400 us|   40|   40|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fpsub503_2_Pipeline_VITIS_LOOP_47_1_fu_20  |fpsub503_2_Pipeline_VITIS_LOOP_47_1  |       11|       11|  0.110 us|  0.110 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fpsub503_2_Pipeline_VITIS_LOOP_53_2_fu_31  |fpsub503_2_Pipeline_VITIS_LOOP_53_2  |       26|       26|  0.260 us|  0.260 us|   25|   25|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     542|   1328|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     548|   1409|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |grp_fpsub503_2_Pipeline_VITIS_LOOP_47_1_fu_20  |fpsub503_2_Pipeline_VITIS_LOOP_47_1  |        0|   0|  210|  621|    0|
    |grp_fpsub503_2_Pipeline_VITIS_LOOP_53_2_fu_31  |fpsub503_2_Pipeline_VITIS_LOOP_53_2  |        0|   0|  332|  707|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                     |        0|   0|  542| 1328|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  25|          5|    1|          5|
    |coeff_address0  |  14|          3|    6|         18|
    |coeff_ce0       |  14|          3|    1|          3|
    |coeff_d0        |  14|          3|   64|        192|
    |coeff_we0       |  14|          3|    8|         24|
    +----------------+----+-----------+-----+-----------+
    |Total           |  81|         17|   80|        242|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                   |  4|   0|    4|          0|
    |grp_fpsub503_2_Pipeline_VITIS_LOOP_47_1_fu_20_ap_start_reg  |  1|   0|    1|          0|
    |grp_fpsub503_2_Pipeline_VITIS_LOOP_53_2_fu_31_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       |  6|   0|    6|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|    fpsub503.2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|    fpsub503.2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|    fpsub503.2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|    fpsub503.2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|    fpsub503.2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|    fpsub503.2|  return value|
|R_X_address0    |  out|    4|   ap_memory|           R_X|         array|
|R_X_ce0         |  out|    1|   ap_memory|           R_X|         array|
|R_X_q0          |   in|   64|   ap_memory|           R_X|         array|
|R_Z_address0    |  out|    4|   ap_memory|           R_Z|         array|
|R_Z_ce0         |  out|    1|   ap_memory|           R_Z|         array|
|R_Z_q0          |   in|   64|   ap_memory|           R_Z|         array|
|coeff_address0  |  out|    6|   ap_memory|         coeff|         array|
|coeff_ce0       |  out|    1|   ap_memory|         coeff|         array|
|coeff_we0       |  out|    8|   ap_memory|         coeff|         array|
|coeff_d0        |  out|   64|   ap_memory|         coeff|         array|
|coeff_q0        |   in|   64|   ap_memory|         coeff|         array|
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%borrow_loc = alloca i32 1"   --->   Operation 5 'alloca' 'borrow_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fpsub503.2_Pipeline_VITIS_LOOP_47_1, i64 %R_X, i64 %R_Z, i64 %coeff, i1 %borrow_loc"   --->   Operation 6 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fpsub503.2_Pipeline_VITIS_LOOP_47_1, i64 %R_X, i64 %R_Z, i64 %coeff, i1 %borrow_loc"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 8 [1/1] (0.00ns)   --->   "%borrow_loc_load = load i1 %borrow_loc"   --->   Operation 8 'load' 'borrow_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 9 [2/2] (0.99ns)   --->   "%call_ln0 = call void @fpsub503.2_Pipeline_VITIS_LOOP_53_2, i64 %coeff, i1 %borrow_loc_load, i64 %p503x2_1"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 4.91>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %coeff"   --->   Operation 10 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/2] (4.91ns)   --->   "%call_ln0 = call void @fpsub503.2_Pipeline_VITIS_LOOP_53_2, i64 %coeff, i1 %borrow_loc_load, i64 %p503x2_1"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [src/generic/fp_generic.c:56]   --->   Operation 12 'ret' 'ret_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ R_X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ R_Z]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ coeff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p503x2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
borrow_loc                 (alloca                ) [ 01110]
call_ln0                   (call                  ) [ 00000]
borrow_loc_load            (load                  ) [ 00001]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000]
call_ln0                   (call                  ) [ 00000]
ret_ln56                   (ret                   ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="R_X">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_X"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="R_Z">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_Z"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coeff">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p503x2_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503x2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fpsub503.2_Pipeline_VITIS_LOOP_47_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fpsub503.2_Pipeline_VITIS_LOOP_53_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="borrow_loc_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="1" slack="0"/>
<pin id="18" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="borrow_loc/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="grp_fpsub503_2_Pipeline_VITIS_LOOP_47_1_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="0" slack="0"/>
<pin id="22" dir="0" index="1" bw="64" slack="0"/>
<pin id="23" dir="0" index="2" bw="64" slack="0"/>
<pin id="24" dir="0" index="3" bw="64" slack="0"/>
<pin id="25" dir="0" index="4" bw="1" slack="0"/>
<pin id="26" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="31" class="1004" name="grp_fpsub503_2_Pipeline_VITIS_LOOP_53_2_fu_31">
<pin_list>
<pin id="32" dir="0" index="0" bw="0" slack="0"/>
<pin id="33" dir="0" index="1" bw="64" slack="0"/>
<pin id="34" dir="0" index="2" bw="1" slack="0"/>
<pin id="35" dir="0" index="3" bw="64" slack="0"/>
<pin id="36" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="40" class="1004" name="borrow_loc_load_load_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="2"/>
<pin id="42" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="borrow_loc_load/3 "/>
</bind>
</comp>

<comp id="44" class="1005" name="borrow_loc_reg_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="borrow_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="19"><net_src comp="8" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="27"><net_src comp="10" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="28"><net_src comp="0" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="29"><net_src comp="2" pin="0"/><net_sink comp="20" pin=2"/></net>

<net id="30"><net_src comp="4" pin="0"/><net_sink comp="20" pin=3"/></net>

<net id="37"><net_src comp="12" pin="0"/><net_sink comp="31" pin=0"/></net>

<net id="38"><net_src comp="4" pin="0"/><net_sink comp="31" pin=1"/></net>

<net id="39"><net_src comp="6" pin="0"/><net_sink comp="31" pin=3"/></net>

<net id="43"><net_src comp="40" pin="1"/><net_sink comp="31" pin=2"/></net>

<net id="47"><net_src comp="16" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="48"><net_src comp="44" pin="1"/><net_sink comp="20" pin=4"/></net>

<net id="49"><net_src comp="44" pin="1"/><net_sink comp="40" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: coeff | {1 2 3 4 }
	Port: p503x2_1 | {}
 - Input state : 
	Port: fpsub503.2 : R_X | {1 2 }
	Port: fpsub503.2 : R_Z | {1 2 }
	Port: fpsub503.2 : coeff | {3 4 }
	Port: fpsub503.2 : p503x2_1 | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		call_ln0 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit                |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|
|   call   | grp_fpsub503_2_Pipeline_VITIS_LOOP_47_1_fu_20 |  4.764  |   211   |   592   |
|          | grp_fpsub503_2_Pipeline_VITIS_LOOP_53_2_fu_31 |  3.176  |   271   |   700   |
|----------|-----------------------------------------------|---------|---------|---------|
|   Total  |                                               |   7.94  |   482   |   1292  |
|----------|-----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|borrow_loc_reg_44|    1   |
+-----------------+--------+
|      Total      |    1   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    7   |   482  |  1292  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    1   |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   483  |  1292  |
+-----------+--------+--------+--------+
