

================================================================
== Vitis HLS Report for 'DNN_Pipeline_VITIS_LOOP_143_8'
================================================================
* Date:           Fri Jun  2 02:54:11 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        DNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  20.884 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       54|       54|  1.620 us|  1.620 us|   54|   54|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_143_8  |       52|       52|        44|          1|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 44


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 1
  Pipeline-0 : II = 1, D = 44, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 47 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%fc2_output_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc2_output_load_11"   --->   Operation 48 'read' 'fc2_output_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%fc2_output_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc2_output_load_10"   --->   Operation 49 'read' 'fc2_output_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%fc2_output_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc2_output_load_9"   --->   Operation 50 'read' 'fc2_output_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%fc2_output_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc2_output_load_8"   --->   Operation 51 'read' 'fc2_output_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%fc2_output_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc2_output_load_7"   --->   Operation 52 'read' 'fc2_output_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%fc2_output_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc2_output_load_6"   --->   Operation 53 'read' 'fc2_output_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%fc2_output_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc2_output_load_5"   --->   Operation 54 'read' 'fc2_output_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%fc2_output_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc2_output_load_4"   --->   Operation 55 'read' 'fc2_output_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%fc2_output_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc2_output_load_3"   --->   Operation 56 'read' 'fc2_output_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%fc2_output_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc2_output_load_2"   --->   Operation 57 'read' 'fc2_output_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%fc2_output_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc2_output_load_1"   --->   Operation 58 'read' 'fc2_output_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%fc2_output_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc2_output_load"   --->   Operation 59 'read' 'fc2_output_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 61 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%i_4 = load i4 %i" [DNN.cpp:143]   --->   Operation 62 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 63 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.30ns)   --->   "%icmp_ln143 = icmp_eq  i4 %i_4, i4 10" [DNN.cpp:143]   --->   Operation 64 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 65 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.73ns)   --->   "%add_ln143 = add i4 %i_4, i4 1" [DNN.cpp:143]   --->   Operation 66 'add' 'add_ln143' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %.split8, void %.preheader2.preheader.exitStub" [DNN.cpp:143]   --->   Operation 67 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%i_5_cast = zext i4 %i_4" [DNN.cpp:143]   --->   Operation 68 'zext' 'i_5_cast' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%output_weight_0_addr = getelementptr i32 %output_weight_0, i64 0, i64 %i_5_cast" [DNN.cpp:146]   --->   Operation 69 'getelementptr' 'output_weight_0_addr' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (2.32ns)   --->   "%output_weight_0_load = load i4 %output_weight_0_addr" [DNN.cpp:146]   --->   Operation 70 'load' 'output_weight_0_load' <Predicate = (!icmp_ln143)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln143 = store i4 %add_ln143, i4 %i" [DNN.cpp:143]   --->   Operation 71 'store' 'store_ln143' <Predicate = (!icmp_ln143)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 14.7>
ST_2 : Operation 72 [1/2] (2.32ns)   --->   "%output_weight_0_load = load i4 %output_weight_0_addr" [DNN.cpp:146]   --->   Operation 72 'load' 'output_weight_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_2 : Operation 73 [2/2] (12.3ns)   --->   "%mul2 = fmul i32 %fc2_output_load_read, i32 %output_weight_0_load" [DNN.cpp:146]   --->   Operation 73 'fmul' 'mul2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 12.3>
ST_3 : Operation 74 [1/2] (12.3ns)   --->   "%mul2 = fmul i32 %fc2_output_load_read, i32 %output_weight_0_load" [DNN.cpp:146]   --->   Operation 74 'fmul' 'mul2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 18.8>
ST_4 : Operation 75 [3/3] (18.8ns)   --->   "%sum_s = fadd i32 %mul2, i32 0" [DNN.cpp:146]   --->   Operation 75 'fadd' 'sum_s' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%output_weight_1_addr = getelementptr i32 %output_weight_1, i64 0, i64 %i_5_cast" [DNN.cpp:146]   --->   Operation 76 'getelementptr' 'output_weight_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [2/2] (2.32ns)   --->   "%output_weight_1_load = load i4 %output_weight_1_addr" [DNN.cpp:146]   --->   Operation 77 'load' 'output_weight_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 5 <SV = 4> <Delay = 18.8>
ST_5 : Operation 78 [2/3] (18.8ns)   --->   "%sum_s = fadd i32 %mul2, i32 0" [DNN.cpp:146]   --->   Operation 78 'fadd' 'sum_s' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/2] (2.32ns)   --->   "%output_weight_1_load = load i4 %output_weight_1_addr" [DNN.cpp:146]   --->   Operation 79 'load' 'output_weight_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_5 : Operation 80 [2/2] (12.3ns)   --->   "%mul2_1 = fmul i32 %fc2_output_load_1_read, i32 %output_weight_1_load" [DNN.cpp:146]   --->   Operation 80 'fmul' 'mul2_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 18.8>
ST_6 : Operation 81 [1/3] (18.8ns)   --->   "%sum_s = fadd i32 %mul2, i32 0" [DNN.cpp:146]   --->   Operation 81 'fadd' 'sum_s' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/2] (12.3ns)   --->   "%mul2_1 = fmul i32 %fc2_output_load_1_read, i32 %output_weight_1_load" [DNN.cpp:146]   --->   Operation 82 'fmul' 'mul2_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 18.8>
ST_7 : Operation 83 [3/3] (18.8ns)   --->   "%sum_11_1 = fadd i32 %sum_s, i32 %mul2_1" [DNN.cpp:146]   --->   Operation 83 'fadd' 'sum_11_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%output_weight_2_addr = getelementptr i32 %output_weight_2, i64 0, i64 %i_5_cast" [DNN.cpp:146]   --->   Operation 84 'getelementptr' 'output_weight_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [2/2] (2.32ns)   --->   "%output_weight_2_load = load i4 %output_weight_2_addr" [DNN.cpp:146]   --->   Operation 85 'load' 'output_weight_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 8 <SV = 7> <Delay = 18.8>
ST_8 : Operation 86 [2/3] (18.8ns)   --->   "%sum_11_1 = fadd i32 %sum_s, i32 %mul2_1" [DNN.cpp:146]   --->   Operation 86 'fadd' 'sum_11_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/2] (2.32ns)   --->   "%output_weight_2_load = load i4 %output_weight_2_addr" [DNN.cpp:146]   --->   Operation 87 'load' 'output_weight_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_8 : Operation 88 [2/2] (12.3ns)   --->   "%mul2_2 = fmul i32 %fc2_output_load_2_read, i32 %output_weight_2_load" [DNN.cpp:146]   --->   Operation 88 'fmul' 'mul2_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 18.8>
ST_9 : Operation 89 [1/3] (18.8ns)   --->   "%sum_11_1 = fadd i32 %sum_s, i32 %mul2_1" [DNN.cpp:146]   --->   Operation 89 'fadd' 'sum_11_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/2] (12.3ns)   --->   "%mul2_2 = fmul i32 %fc2_output_load_2_read, i32 %output_weight_2_load" [DNN.cpp:146]   --->   Operation 90 'fmul' 'mul2_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 18.8>
ST_10 : Operation 91 [3/3] (18.8ns)   --->   "%sum_11_2 = fadd i32 %sum_11_1, i32 %mul2_2" [DNN.cpp:146]   --->   Operation 91 'fadd' 'sum_11_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%output_weight_3_addr = getelementptr i32 %output_weight_3, i64 0, i64 %i_5_cast" [DNN.cpp:146]   --->   Operation 92 'getelementptr' 'output_weight_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [2/2] (2.32ns)   --->   "%output_weight_3_load = load i4 %output_weight_3_addr" [DNN.cpp:146]   --->   Operation 93 'load' 'output_weight_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 11 <SV = 10> <Delay = 18.8>
ST_11 : Operation 94 [2/3] (18.8ns)   --->   "%sum_11_2 = fadd i32 %sum_11_1, i32 %mul2_2" [DNN.cpp:146]   --->   Operation 94 'fadd' 'sum_11_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/2] (2.32ns)   --->   "%output_weight_3_load = load i4 %output_weight_3_addr" [DNN.cpp:146]   --->   Operation 95 'load' 'output_weight_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_11 : Operation 96 [2/2] (12.3ns)   --->   "%mul2_3 = fmul i32 %fc2_output_load_3_read, i32 %output_weight_3_load" [DNN.cpp:146]   --->   Operation 96 'fmul' 'mul2_3' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 18.8>
ST_12 : Operation 97 [1/3] (18.8ns)   --->   "%sum_11_2 = fadd i32 %sum_11_1, i32 %mul2_2" [DNN.cpp:146]   --->   Operation 97 'fadd' 'sum_11_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 98 [1/2] (12.3ns)   --->   "%mul2_3 = fmul i32 %fc2_output_load_3_read, i32 %output_weight_3_load" [DNN.cpp:146]   --->   Operation 98 'fmul' 'mul2_3' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 18.8>
ST_13 : Operation 99 [3/3] (18.8ns)   --->   "%sum_11_3 = fadd i32 %sum_11_2, i32 %mul2_3" [DNN.cpp:146]   --->   Operation 99 'fadd' 'sum_11_3' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%output_weight_4_addr = getelementptr i32 %output_weight_4, i64 0, i64 %i_5_cast" [DNN.cpp:146]   --->   Operation 100 'getelementptr' 'output_weight_4_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [2/2] (2.32ns)   --->   "%output_weight_4_load = load i4 %output_weight_4_addr" [DNN.cpp:146]   --->   Operation 101 'load' 'output_weight_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 14 <SV = 13> <Delay = 18.8>
ST_14 : Operation 102 [2/3] (18.8ns)   --->   "%sum_11_3 = fadd i32 %sum_11_2, i32 %mul2_3" [DNN.cpp:146]   --->   Operation 102 'fadd' 'sum_11_3' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 103 [1/2] (2.32ns)   --->   "%output_weight_4_load = load i4 %output_weight_4_addr" [DNN.cpp:146]   --->   Operation 103 'load' 'output_weight_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_14 : Operation 104 [2/2] (12.3ns)   --->   "%mul2_4 = fmul i32 %fc2_output_load_4_read, i32 %output_weight_4_load" [DNN.cpp:146]   --->   Operation 104 'fmul' 'mul2_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 18.8>
ST_15 : Operation 105 [1/3] (18.8ns)   --->   "%sum_11_3 = fadd i32 %sum_11_2, i32 %mul2_3" [DNN.cpp:146]   --->   Operation 105 'fadd' 'sum_11_3' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 106 [1/2] (12.3ns)   --->   "%mul2_4 = fmul i32 %fc2_output_load_4_read, i32 %output_weight_4_load" [DNN.cpp:146]   --->   Operation 106 'fmul' 'mul2_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 18.8>
ST_16 : Operation 107 [3/3] (18.8ns)   --->   "%sum_11_4 = fadd i32 %sum_11_3, i32 %mul2_4" [DNN.cpp:146]   --->   Operation 107 'fadd' 'sum_11_4' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%output_weight_5_addr = getelementptr i32 %output_weight_5, i64 0, i64 %i_5_cast" [DNN.cpp:146]   --->   Operation 108 'getelementptr' 'output_weight_5_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 109 [2/2] (2.32ns)   --->   "%output_weight_5_load = load i4 %output_weight_5_addr" [DNN.cpp:146]   --->   Operation 109 'load' 'output_weight_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 17 <SV = 16> <Delay = 18.8>
ST_17 : Operation 110 [2/3] (18.8ns)   --->   "%sum_11_4 = fadd i32 %sum_11_3, i32 %mul2_4" [DNN.cpp:146]   --->   Operation 110 'fadd' 'sum_11_4' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 111 [1/2] (2.32ns)   --->   "%output_weight_5_load = load i4 %output_weight_5_addr" [DNN.cpp:146]   --->   Operation 111 'load' 'output_weight_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_17 : Operation 112 [2/2] (12.3ns)   --->   "%mul2_5 = fmul i32 %fc2_output_load_5_read, i32 %output_weight_5_load" [DNN.cpp:146]   --->   Operation 112 'fmul' 'mul2_5' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 18.8>
ST_18 : Operation 113 [1/3] (18.8ns)   --->   "%sum_11_4 = fadd i32 %sum_11_3, i32 %mul2_4" [DNN.cpp:146]   --->   Operation 113 'fadd' 'sum_11_4' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 114 [1/2] (12.3ns)   --->   "%mul2_5 = fmul i32 %fc2_output_load_5_read, i32 %output_weight_5_load" [DNN.cpp:146]   --->   Operation 114 'fmul' 'mul2_5' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 18.8>
ST_19 : Operation 115 [3/3] (18.8ns)   --->   "%sum_11_5 = fadd i32 %sum_11_4, i32 %mul2_5" [DNN.cpp:146]   --->   Operation 115 'fadd' 'sum_11_5' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%output_weight_6_addr = getelementptr i32 %output_weight_6, i64 0, i64 %i_5_cast" [DNN.cpp:146]   --->   Operation 116 'getelementptr' 'output_weight_6_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 117 [2/2] (2.32ns)   --->   "%output_weight_6_load = load i4 %output_weight_6_addr" [DNN.cpp:146]   --->   Operation 117 'load' 'output_weight_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 20 <SV = 19> <Delay = 18.8>
ST_20 : Operation 118 [2/3] (18.8ns)   --->   "%sum_11_5 = fadd i32 %sum_11_4, i32 %mul2_5" [DNN.cpp:146]   --->   Operation 118 'fadd' 'sum_11_5' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 119 [1/2] (2.32ns)   --->   "%output_weight_6_load = load i4 %output_weight_6_addr" [DNN.cpp:146]   --->   Operation 119 'load' 'output_weight_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_20 : Operation 120 [2/2] (12.3ns)   --->   "%mul2_6 = fmul i32 %fc2_output_load_6_read, i32 %output_weight_6_load" [DNN.cpp:146]   --->   Operation 120 'fmul' 'mul2_6' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 18.8>
ST_21 : Operation 121 [1/3] (18.8ns)   --->   "%sum_11_5 = fadd i32 %sum_11_4, i32 %mul2_5" [DNN.cpp:146]   --->   Operation 121 'fadd' 'sum_11_5' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 122 [1/2] (12.3ns)   --->   "%mul2_6 = fmul i32 %fc2_output_load_6_read, i32 %output_weight_6_load" [DNN.cpp:146]   --->   Operation 122 'fmul' 'mul2_6' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 18.8>
ST_22 : Operation 123 [3/3] (18.8ns)   --->   "%sum_11_6 = fadd i32 %sum_11_5, i32 %mul2_6" [DNN.cpp:146]   --->   Operation 123 'fadd' 'sum_11_6' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 124 [1/1] (0.00ns)   --->   "%output_weight_7_addr = getelementptr i32 %output_weight_7, i64 0, i64 %i_5_cast" [DNN.cpp:146]   --->   Operation 124 'getelementptr' 'output_weight_7_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 125 [2/2] (2.32ns)   --->   "%output_weight_7_load = load i4 %output_weight_7_addr" [DNN.cpp:146]   --->   Operation 125 'load' 'output_weight_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 23 <SV = 22> <Delay = 18.8>
ST_23 : Operation 126 [2/3] (18.8ns)   --->   "%sum_11_6 = fadd i32 %sum_11_5, i32 %mul2_6" [DNN.cpp:146]   --->   Operation 126 'fadd' 'sum_11_6' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 127 [1/2] (2.32ns)   --->   "%output_weight_7_load = load i4 %output_weight_7_addr" [DNN.cpp:146]   --->   Operation 127 'load' 'output_weight_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_23 : Operation 128 [2/2] (12.3ns)   --->   "%mul2_7 = fmul i32 %fc2_output_load_7_read, i32 %output_weight_7_load" [DNN.cpp:146]   --->   Operation 128 'fmul' 'mul2_7' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 18.8>
ST_24 : Operation 129 [1/3] (18.8ns)   --->   "%sum_11_6 = fadd i32 %sum_11_5, i32 %mul2_6" [DNN.cpp:146]   --->   Operation 129 'fadd' 'sum_11_6' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 130 [1/2] (12.3ns)   --->   "%mul2_7 = fmul i32 %fc2_output_load_7_read, i32 %output_weight_7_load" [DNN.cpp:146]   --->   Operation 130 'fmul' 'mul2_7' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 18.8>
ST_25 : Operation 131 [3/3] (18.8ns)   --->   "%sum_11_7 = fadd i32 %sum_11_6, i32 %mul2_7" [DNN.cpp:146]   --->   Operation 131 'fadd' 'sum_11_7' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 132 [1/1] (0.00ns)   --->   "%output_weight_8_addr = getelementptr i32 %output_weight_8, i64 0, i64 %i_5_cast" [DNN.cpp:146]   --->   Operation 132 'getelementptr' 'output_weight_8_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 133 [2/2] (2.32ns)   --->   "%output_weight_8_load = load i4 %output_weight_8_addr" [DNN.cpp:146]   --->   Operation 133 'load' 'output_weight_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 26 <SV = 25> <Delay = 18.8>
ST_26 : Operation 134 [2/3] (18.8ns)   --->   "%sum_11_7 = fadd i32 %sum_11_6, i32 %mul2_7" [DNN.cpp:146]   --->   Operation 134 'fadd' 'sum_11_7' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 135 [1/2] (2.32ns)   --->   "%output_weight_8_load = load i4 %output_weight_8_addr" [DNN.cpp:146]   --->   Operation 135 'load' 'output_weight_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_26 : Operation 136 [2/2] (12.3ns)   --->   "%mul2_8 = fmul i32 %fc2_output_load_8_read, i32 %output_weight_8_load" [DNN.cpp:146]   --->   Operation 136 'fmul' 'mul2_8' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 18.8>
ST_27 : Operation 137 [1/3] (18.8ns)   --->   "%sum_11_7 = fadd i32 %sum_11_6, i32 %mul2_7" [DNN.cpp:146]   --->   Operation 137 'fadd' 'sum_11_7' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 138 [1/2] (12.3ns)   --->   "%mul2_8 = fmul i32 %fc2_output_load_8_read, i32 %output_weight_8_load" [DNN.cpp:146]   --->   Operation 138 'fmul' 'mul2_8' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 18.8>
ST_28 : Operation 139 [3/3] (18.8ns)   --->   "%sum_11_8 = fadd i32 %sum_11_7, i32 %mul2_8" [DNN.cpp:146]   --->   Operation 139 'fadd' 'sum_11_8' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 140 [1/1] (0.00ns)   --->   "%output_weight_9_addr = getelementptr i32 %output_weight_9, i64 0, i64 %i_5_cast" [DNN.cpp:146]   --->   Operation 140 'getelementptr' 'output_weight_9_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 141 [2/2] (2.32ns)   --->   "%output_weight_9_load = load i4 %output_weight_9_addr" [DNN.cpp:146]   --->   Operation 141 'load' 'output_weight_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 29 <SV = 28> <Delay = 18.8>
ST_29 : Operation 142 [2/3] (18.8ns)   --->   "%sum_11_8 = fadd i32 %sum_11_7, i32 %mul2_8" [DNN.cpp:146]   --->   Operation 142 'fadd' 'sum_11_8' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 143 [1/2] (2.32ns)   --->   "%output_weight_9_load = load i4 %output_weight_9_addr" [DNN.cpp:146]   --->   Operation 143 'load' 'output_weight_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_29 : Operation 144 [2/2] (12.3ns)   --->   "%mul2_9 = fmul i32 %fc2_output_load_9_read, i32 %output_weight_9_load" [DNN.cpp:146]   --->   Operation 144 'fmul' 'mul2_9' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 18.8>
ST_30 : Operation 145 [1/3] (18.8ns)   --->   "%sum_11_8 = fadd i32 %sum_11_7, i32 %mul2_8" [DNN.cpp:146]   --->   Operation 145 'fadd' 'sum_11_8' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 146 [1/2] (12.3ns)   --->   "%mul2_9 = fmul i32 %fc2_output_load_9_read, i32 %output_weight_9_load" [DNN.cpp:146]   --->   Operation 146 'fmul' 'mul2_9' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 18.8>
ST_31 : Operation 147 [3/3] (18.8ns)   --->   "%sum_11_9 = fadd i32 %sum_11_8, i32 %mul2_9" [DNN.cpp:146]   --->   Operation 147 'fadd' 'sum_11_9' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 148 [1/1] (0.00ns)   --->   "%output_weight_10_addr = getelementptr i32 %output_weight_10, i64 0, i64 %i_5_cast" [DNN.cpp:146]   --->   Operation 148 'getelementptr' 'output_weight_10_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 149 [2/2] (2.32ns)   --->   "%output_weight_10_load = load i4 %output_weight_10_addr" [DNN.cpp:146]   --->   Operation 149 'load' 'output_weight_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 32 <SV = 31> <Delay = 18.8>
ST_32 : Operation 150 [2/3] (18.8ns)   --->   "%sum_11_9 = fadd i32 %sum_11_8, i32 %mul2_9" [DNN.cpp:146]   --->   Operation 150 'fadd' 'sum_11_9' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 151 [1/2] (2.32ns)   --->   "%output_weight_10_load = load i4 %output_weight_10_addr" [DNN.cpp:146]   --->   Operation 151 'load' 'output_weight_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_32 : Operation 152 [2/2] (12.3ns)   --->   "%mul2_s = fmul i32 %fc2_output_load_10_read, i32 %output_weight_10_load" [DNN.cpp:146]   --->   Operation 152 'fmul' 'mul2_s' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 18.8>
ST_33 : Operation 153 [1/3] (18.8ns)   --->   "%sum_11_9 = fadd i32 %sum_11_8, i32 %mul2_9" [DNN.cpp:146]   --->   Operation 153 'fadd' 'sum_11_9' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 154 [1/2] (12.3ns)   --->   "%mul2_s = fmul i32 %fc2_output_load_10_read, i32 %output_weight_10_load" [DNN.cpp:146]   --->   Operation 154 'fmul' 'mul2_s' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 18.8>
ST_34 : Operation 155 [3/3] (18.8ns)   --->   "%sum_11_s = fadd i32 %sum_11_9, i32 %mul2_s" [DNN.cpp:146]   --->   Operation 155 'fadd' 'sum_11_s' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 156 [1/1] (0.00ns)   --->   "%output_weight_11_addr = getelementptr i32 %output_weight_11, i64 0, i64 %i_5_cast" [DNN.cpp:146]   --->   Operation 156 'getelementptr' 'output_weight_11_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 157 [2/2] (2.32ns)   --->   "%output_weight_11_load = load i4 %output_weight_11_addr" [DNN.cpp:146]   --->   Operation 157 'load' 'output_weight_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 35 <SV = 34> <Delay = 18.8>
ST_35 : Operation 158 [2/3] (18.8ns)   --->   "%sum_11_s = fadd i32 %sum_11_9, i32 %mul2_s" [DNN.cpp:146]   --->   Operation 158 'fadd' 'sum_11_s' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 159 [1/2] (2.32ns)   --->   "%output_weight_11_load = load i4 %output_weight_11_addr" [DNN.cpp:146]   --->   Operation 159 'load' 'output_weight_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_35 : Operation 160 [2/2] (12.3ns)   --->   "%mul2_10 = fmul i32 %fc2_output_load_11_read, i32 %output_weight_11_load" [DNN.cpp:146]   --->   Operation 160 'fmul' 'mul2_10' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 18.8>
ST_36 : Operation 161 [1/3] (18.8ns)   --->   "%sum_11_s = fadd i32 %sum_11_9, i32 %mul2_s" [DNN.cpp:146]   --->   Operation 161 'fadd' 'sum_11_s' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 162 [1/2] (12.3ns)   --->   "%mul2_10 = fmul i32 %fc2_output_load_11_read, i32 %output_weight_11_load" [DNN.cpp:146]   --->   Operation 162 'fmul' 'mul2_10' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 18.8>
ST_37 : Operation 163 [3/3] (18.8ns)   --->   "%sum_11_10 = fadd i32 %sum_11_s, i32 %mul2_10" [DNN.cpp:146]   --->   Operation 163 'fadd' 'sum_11_10' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 18.8>
ST_38 : Operation 164 [2/3] (18.8ns)   --->   "%sum_11_10 = fadd i32 %sum_11_s, i32 %mul2_10" [DNN.cpp:146]   --->   Operation 164 'fadd' 'sum_11_10' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 18.8>
ST_39 : Operation 165 [1/3] (18.8ns)   --->   "%sum_11_10 = fadd i32 %sum_11_s, i32 %mul2_10" [DNN.cpp:146]   --->   Operation 165 'fadd' 'sum_11_10' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 20.8>
ST_40 : Operation 166 [4/4] (20.8ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_11_10" [D:/Xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:246]   --->   Operation 166 'fexp' 'tmp' <Predicate = true> <Delay = 20.8> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 20.8>
ST_41 : Operation 167 [3/4] (20.8ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_11_10" [D:/Xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:246]   --->   Operation 167 'fexp' 'tmp' <Predicate = true> <Delay = 20.8> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 20.8>
ST_42 : Operation 168 [2/4] (20.8ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_11_10" [D:/Xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:246]   --->   Operation 168 'fexp' 'tmp' <Predicate = true> <Delay = 20.8> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 42> <Delay = 20.8>
ST_43 : Operation 169 [1/4] (20.8ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_11_10" [D:/Xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:246]   --->   Operation 169 'fexp' 'tmp' <Predicate = true> <Delay = 20.8> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 174 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 174 'ret' 'ret_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>

State 44 <SV = 43> <Delay = 2.32>
ST_44 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [DNN.cpp:144]   --->   Operation 170 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 171 [1/1] (0.00ns)   --->   "%temp_output_addr = getelementptr i32 %temp_output, i64 0, i64 %i_5_cast" [DNN.cpp:148]   --->   Operation 171 'getelementptr' 'temp_output_addr' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 172 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 %tmp, i4 %temp_output_addr" [DNN.cpp:148]   --->   Operation 172 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_44 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 173 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 8.1ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	'alloca' operation ('i') [26]  (0 ns)
	'load' operation ('i', DNN.cpp:143) on local variable 'i' [42]  (0 ns)
	'add' operation ('add_ln143', DNN.cpp:143) [46]  (1.74 ns)
	'store' operation ('store_ln143', DNN.cpp:143) of variable 'add_ln143', DNN.cpp:143 on local variable 'i' [102]  (1.59 ns)

 <State 2>: 14.7ns
The critical path consists of the following:
	'load' operation ('output_weight_0_load', DNN.cpp:146) on array 'output_weight_0' [52]  (2.32 ns)
	'fmul' operation ('mul2', DNN.cpp:146) [53]  (12.4 ns)

 <State 3>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul2', DNN.cpp:146) [53]  (12.4 ns)

 <State 4>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_s', DNN.cpp:146) [54]  (18.8 ns)

 <State 5>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_s', DNN.cpp:146) [54]  (18.8 ns)

 <State 6>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_s', DNN.cpp:146) [54]  (18.8 ns)

 <State 7>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_1', DNN.cpp:146) [58]  (18.8 ns)

 <State 8>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_1', DNN.cpp:146) [58]  (18.8 ns)

 <State 9>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_1', DNN.cpp:146) [58]  (18.8 ns)

 <State 10>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_2', DNN.cpp:146) [62]  (18.8 ns)

 <State 11>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_2', DNN.cpp:146) [62]  (18.8 ns)

 <State 12>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_2', DNN.cpp:146) [62]  (18.8 ns)

 <State 13>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_3', DNN.cpp:146) [66]  (18.8 ns)

 <State 14>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_3', DNN.cpp:146) [66]  (18.8 ns)

 <State 15>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_3', DNN.cpp:146) [66]  (18.8 ns)

 <State 16>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_4', DNN.cpp:146) [70]  (18.8 ns)

 <State 17>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_4', DNN.cpp:146) [70]  (18.8 ns)

 <State 18>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_4', DNN.cpp:146) [70]  (18.8 ns)

 <State 19>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_5', DNN.cpp:146) [74]  (18.8 ns)

 <State 20>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_5', DNN.cpp:146) [74]  (18.8 ns)

 <State 21>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_5', DNN.cpp:146) [74]  (18.8 ns)

 <State 22>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_6', DNN.cpp:146) [78]  (18.8 ns)

 <State 23>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_6', DNN.cpp:146) [78]  (18.8 ns)

 <State 24>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_6', DNN.cpp:146) [78]  (18.8 ns)

 <State 25>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_7', DNN.cpp:146) [82]  (18.8 ns)

 <State 26>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_7', DNN.cpp:146) [82]  (18.8 ns)

 <State 27>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_7', DNN.cpp:146) [82]  (18.8 ns)

 <State 28>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_8', DNN.cpp:146) [86]  (18.8 ns)

 <State 29>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_8', DNN.cpp:146) [86]  (18.8 ns)

 <State 30>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_8', DNN.cpp:146) [86]  (18.8 ns)

 <State 31>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_9', DNN.cpp:146) [90]  (18.8 ns)

 <State 32>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_9', DNN.cpp:146) [90]  (18.8 ns)

 <State 33>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_9', DNN.cpp:146) [90]  (18.8 ns)

 <State 34>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_s', DNN.cpp:146) [94]  (18.8 ns)

 <State 35>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_s', DNN.cpp:146) [94]  (18.8 ns)

 <State 36>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_s', DNN.cpp:146) [94]  (18.8 ns)

 <State 37>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_10', DNN.cpp:146) [98]  (18.8 ns)

 <State 38>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_10', DNN.cpp:146) [98]  (18.8 ns)

 <State 39>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_11_10', DNN.cpp:146) [98]  (18.8 ns)

 <State 40>: 20.9ns
The critical path consists of the following:
	'fexp' operation ('tmp', D:/Xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:246) [99]  (20.9 ns)

 <State 41>: 20.9ns
The critical path consists of the following:
	'fexp' operation ('tmp', D:/Xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:246) [99]  (20.9 ns)

 <State 42>: 20.9ns
The critical path consists of the following:
	'fexp' operation ('tmp', D:/Xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:246) [99]  (20.9 ns)

 <State 43>: 20.9ns
The critical path consists of the following:
	'fexp' operation ('tmp', D:/Xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:246) [99]  (20.9 ns)

 <State 44>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('temp_output_addr', DNN.cpp:148) [100]  (0 ns)
	'store' operation ('store_ln148', DNN.cpp:148) of variable 'tmp', D:/Xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:246 on array 'temp_output' [101]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
