Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/Desktop/CS_224/Lab8/test2_isim_beh.exe -prj /home/ise/Desktop/CS_224/Lab8/test2_beh.prj work.test2 work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/Desktop/CS_224/Lab8/sram_chip.v" into library work
Analyzing Verilog file "/home/ise/Desktop/CS_224/Lab8/mem_control.v" into library work
Analyzing Verilog file "/home/ise/Desktop/CS_224/Lab8/test2.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/ise/Desktop/CS_224/Lab8/test2.v" Line 17: Size mismatch in connection of port <MAR>. Formal port size is 6-bit while actual signal size is 5-bit.
Completed static elaboration
Fuse Memory Usage: 94928 KB
Fuse CPU Usage: 940 ms
Compiling module sram_chip
Compiling module mem_control
Compiling module test2
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable /home/ise/Desktop/CS_224/Lab8/test2_isim_beh.exe
Fuse Memory Usage: 98064 KB
Fuse CPU Usage: 960 ms
GCC CPU Usage: 300 ms
