

================================================================
== Vivado HLS Report for 'l1tomplane'
================================================================
* Date:           Wed Apr 21 16:04:07 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        4_l1tomplane_bigendian
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     0.656|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      22|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      87|    -|
|Register         |        -|      -|     143|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     143|     109|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_146                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_159                  |    and   |      0|  0|   2|           1|           1|
    |outdata_V_V_1_load_A              |    and   |      0|  0|   2|           1|           1|
    |outdata_V_V_1_load_B              |    and   |      0|  0|   2|           1|           1|
    |outdata_V_V_1_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state2_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  22|           9|           8|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_iter1_fsm          |  15|          3|    2|          6|
    |ap_NS_iter2_fsm          |  15|          3|    2|          6|
    |j_V                      |   9|          2|    2|          4|
    |outdata_V_V_1_data_in    |  15|          3|   64|        192|
    |outdata_V_V_1_data_out   |   9|          2|   64|        128|
    |outdata_V_V_1_state      |  15|          3|    2|          6|
    |outdata_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  87|         18|  137|        344|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_iter0_fsm                |   1|   0|    1|          0|
    |ap_CS_iter1_fsm                |   2|   0|    2|          0|
    |ap_CS_iter2_fsm                |   2|   0|    2|          0|
    |j_V                            |   2|   0|    2|          0|
    |j_V_load_reg_80                |   2|   0|    2|          0|
    |j_V_load_reg_80_pp0_iter1_reg  |   2|   0|    2|          0|
    |outdata_V_V_1_payload_A        |  64|   0|   64|          0|
    |outdata_V_V_1_payload_B        |  64|   0|   64|          0|
    |outdata_V_V_1_sel_rd           |   1|   0|    1|          0|
    |outdata_V_V_1_sel_wr           |   1|   0|    1|          0|
    |outdata_V_V_1_state            |   2|   0|    2|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 143|   0|  143|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+--------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------------+-----+-----+--------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_none |  l1tomplane  | return value |
|ap_rst_n            |  in |    1| ap_ctrl_none |  l1tomplane  | return value |
|outdata_V_V_TDATA   | out |   64|     axis     |  outdata_V_V |    pointer   |
|outdata_V_V_TVALID  | out |    1|     axis     |  outdata_V_V |    pointer   |
|outdata_V_V_TREADY  |  in |    1|     axis     |  outdata_V_V |    pointer   |
|state_out_V         | out |    2|    ap_none   |  state_out_V |    pointer   |
+--------------------+-----+-----+--------------+--------------+--------------+

