
05-segment.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000010  00800100  00000320  000003b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000320  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000005  00800110  00800110  000003c4  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000003c4  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000003f4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000b8  00000000  00000000  00000434  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000f18  00000000  00000000  000004ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000008ca  00000000  00000000  00001404  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000630  00000000  00000000  00001cce  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000198  00000000  00000000  00002300  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000004dd  00000000  00000000  00002498  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000004a6  00000000  00000000  00002975  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000088  00000000  00000000  00002e1b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 99 00 	jmp	0x132	; 0x132 <__vector_13>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 cf 00 	jmp	0x19e	; 0x19e <__vector_16>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e0 e2       	ldi	r30, 0x20	; 32
  7c:	f3 e0       	ldi	r31, 0x03	; 3
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a0 31       	cpi	r26, 0x10	; 16
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a0 e1       	ldi	r26, 0x10	; 16
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a5 31       	cpi	r26, 0x15	; 21
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 78 00 	call	0xf0	; 0xf0 <main>
  9e:	0c 94 8e 01 	jmp	0x31c	; 0x31c <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <GPIO_config_output>:

void GPIO_config_input_pullup (volatile uint8_t *reg_name, uint8_t pin_num)
{
	*reg_name &= ~(1<<pin_num);
	reg_name++;
	*reg_name |= (1<<pin_num);
  a6:	fc 01       	movw	r30, r24
  a8:	40 81       	ld	r20, Z
  aa:	21 e0       	ldi	r18, 0x01	; 1
  ac:	30 e0       	ldi	r19, 0x00	; 0
  ae:	02 c0       	rjmp	.+4      	; 0xb4 <GPIO_config_output+0xe>
  b0:	22 0f       	add	r18, r18
  b2:	33 1f       	adc	r19, r19
  b4:	6a 95       	dec	r22
  b6:	e2 f7       	brpl	.-8      	; 0xb0 <GPIO_config_output+0xa>
  b8:	24 2b       	or	r18, r20
  ba:	20 83       	st	Z, r18
  bc:	08 95       	ret

000000be <GPIO_write_low>:
}

void GPIO_write_low (volatile uint8_t *reg_name, uint8_t pin_num)
{
  be:	fc 01       	movw	r30, r24
	*reg_name &= ~(1<<pin_num);
  c0:	90 81       	ld	r25, Z
  c2:	21 e0       	ldi	r18, 0x01	; 1
  c4:	30 e0       	ldi	r19, 0x00	; 0
  c6:	02 c0       	rjmp	.+4      	; 0xcc <GPIO_write_low+0xe>
  c8:	22 0f       	add	r18, r18
  ca:	33 1f       	adc	r19, r19
  cc:	6a 95       	dec	r22
  ce:	e2 f7       	brpl	.-8      	; 0xc8 <GPIO_write_low+0xa>
  d0:	20 95       	com	r18
  d2:	29 23       	and	r18, r25
  d4:	20 83       	st	Z, r18
  d6:	08 95       	ret

000000d8 <GPIO_write_high>:
}

void GPIO_write_high (volatile uint8_t *reg_name, uint8_t pin_num)
{
	*reg_name |= (1<<pin_num);
  d8:	fc 01       	movw	r30, r24
  da:	40 81       	ld	r20, Z
  dc:	21 e0       	ldi	r18, 0x01	; 1
  de:	30 e0       	ldi	r19, 0x00	; 0
  e0:	02 c0       	rjmp	.+4      	; 0xe6 <GPIO_write_high+0xe>
  e2:	22 0f       	add	r18, r18
  e4:	33 1f       	adc	r19, r19
  e6:	6a 95       	dec	r22
  e8:	e2 f7       	brpl	.-8      	; 0xe2 <GPIO_write_high+0xa>
  ea:	24 2b       	or	r18, r20
  ec:	20 83       	st	Z, r18
  ee:	08 95       	ret

000000f0 <main>:
 * Returns:  none
 **********************************************************************/
int main(void)
{
    // Configure SSD signals
    SEG_init();
  f0:	0e 94 16 01 	call	0x22c	; 0x22c <SEG_init>
    // Test of SSD: display number '3' at position 0
    SEG_update_shift_regs(3, 0, 0);
  f4:	40 e0       	ldi	r20, 0x00	; 0
  f6:	60 e0       	ldi	r22, 0x00	; 0
  f8:	83 e0       	ldi	r24, 0x03	; 3
  fa:	0e 94 39 01 	call	0x272	; 0x272 <SEG_update_shift_regs>

    // Configure 16-bit Timer/Counter1 for Decimal counter
    // Set the overflow prescaler to 262 ms and enable interrupt
	TIM1_overflow_262ms();
  fe:	e1 e8       	ldi	r30, 0x81	; 129
 100:	f0 e0       	ldi	r31, 0x00	; 0
 102:	80 81       	ld	r24, Z
 104:	8b 7f       	andi	r24, 0xFB	; 251
 106:	80 83       	st	Z, r24
 108:	80 81       	ld	r24, Z
 10a:	83 60       	ori	r24, 0x03	; 3
 10c:	80 83       	st	Z, r24
	TIM1_overflow_interrupt_enable();
 10e:	ef e6       	ldi	r30, 0x6F	; 111
 110:	f0 e0       	ldi	r31, 0x00	; 0
 112:	80 81       	ld	r24, Z
 114:	81 60       	ori	r24, 0x01	; 1
 116:	80 83       	st	Z, r24

	TIM0_overflow_1ms();
 118:	85 b5       	in	r24, 0x25	; 37
 11a:	8b 7f       	andi	r24, 0xFB	; 251
 11c:	85 bd       	out	0x25, r24	; 37
 11e:	85 b5       	in	r24, 0x25	; 37
 120:	83 60       	ori	r24, 0x03	; 3
 122:	85 bd       	out	0x25, r24	; 37
	TIM0_overflow_interrupt_enable();
 124:	ee e6       	ldi	r30, 0x6E	; 110
 126:	f0 e0       	ldi	r31, 0x00	; 0
 128:	80 81       	ld	r24, Z
 12a:	81 60       	ori	r24, 0x01	; 1
 12c:	80 83       	st	Z, r24

    // Enables interrupts by setting the global interrupt mask
	sei();
 12e:	78 94       	sei
 130:	ff cf       	rjmp	.-2      	; 0x130 <main+0x40>

00000132 <__vector_13>:
/**********************************************************************
 * Function: Timer/Counter1 overflow interrupt
 * Purpose:  Increment decimal counter value and display it on SSD.
 **********************************************************************/
ISR(TIMER1_OVF_vect)
{
 132:	1f 92       	push	r1
 134:	0f 92       	push	r0
 136:	0f b6       	in	r0, 0x3f	; 63
 138:	0f 92       	push	r0
 13a:	11 24       	eor	r1, r1
 13c:	8f 93       	push	r24
 13e:	ef 93       	push	r30
 140:	ff 93       	push	r31
	cnt[0]++;	
 142:	e1 e1       	ldi	r30, 0x11	; 17
 144:	f1 e0       	ldi	r31, 0x01	; 1
 146:	80 81       	ld	r24, Z
 148:	8f 5f       	subi	r24, 0xFF	; 255
 14a:	80 83       	st	Z, r24
		
	if (cnt[0] == 10)
 14c:	80 81       	ld	r24, Z
 14e:	8a 30       	cpi	r24, 0x0A	; 10
 150:	21 f4       	brne	.+8      	; 0x15a <__vector_13+0x28>
	{
		cnt[0] = 0;
 152:	10 82       	st	Z, r1
		cnt[1]++;	
 154:	81 81       	ldd	r24, Z+1	; 0x01
 156:	8f 5f       	subi	r24, 0xFF	; 255
 158:	81 83       	std	Z+1, r24	; 0x01
	}
	if (cnt[1] == 6)
 15a:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <cnt+0x1>
 15e:	86 30       	cpi	r24, 0x06	; 6
 160:	31 f4       	brne	.+12     	; 0x16e <__vector_13+0x3c>
	{
		cnt[1] = 0;
 162:	e1 e1       	ldi	r30, 0x11	; 17
 164:	f1 e0       	ldi	r31, 0x01	; 1
 166:	11 82       	std	Z+1, r1	; 0x01
		cnt[2]++;
 168:	82 81       	ldd	r24, Z+2	; 0x02
 16a:	8f 5f       	subi	r24, 0xFF	; 255
 16c:	82 83       	std	Z+2, r24	; 0x02
	}
	if (cnt[2] == 10)
 16e:	80 91 13 01 	lds	r24, 0x0113	; 0x800113 <cnt+0x2>
 172:	8a 30       	cpi	r24, 0x0A	; 10
 174:	31 f4       	brne	.+12     	; 0x182 <__vector_13+0x50>
	{
		cnt[2] = 0;
 176:	e1 e1       	ldi	r30, 0x11	; 17
 178:	f1 e0       	ldi	r31, 0x01	; 1
 17a:	12 82       	std	Z+2, r1	; 0x02
		cnt[3]++;
 17c:	83 81       	ldd	r24, Z+3	; 0x03
 17e:	8f 5f       	subi	r24, 0xFF	; 255
 180:	83 83       	std	Z+3, r24	; 0x03
	}
	if (cnt[3] == 6)
 182:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <cnt+0x3>
 186:	86 30       	cpi	r24, 0x06	; 6
 188:	11 f4       	brne	.+4      	; 0x18e <__vector_13+0x5c>
	{
		cnt[3] = 0;
 18a:	10 92 14 01 	sts	0x0114, r1	; 0x800114 <cnt+0x3>
	}
}
 18e:	ff 91       	pop	r31
 190:	ef 91       	pop	r30
 192:	8f 91       	pop	r24
 194:	0f 90       	pop	r0
 196:	0f be       	out	0x3f, r0	; 63
 198:	0f 90       	pop	r0
 19a:	1f 90       	pop	r1
 19c:	18 95       	reti

0000019e <__vector_16>:

ISR(TIMER0_OVF_vect)
{
 19e:	1f 92       	push	r1
 1a0:	0f 92       	push	r0
 1a2:	0f b6       	in	r0, 0x3f	; 63
 1a4:	0f 92       	push	r0
 1a6:	11 24       	eor	r1, r1
 1a8:	2f 93       	push	r18
 1aa:	3f 93       	push	r19
 1ac:	4f 93       	push	r20
 1ae:	5f 93       	push	r21
 1b0:	6f 93       	push	r22
 1b2:	7f 93       	push	r23
 1b4:	8f 93       	push	r24
 1b6:	9f 93       	push	r25
 1b8:	af 93       	push	r26
 1ba:	bf 93       	push	r27
 1bc:	ef 93       	push	r30
 1be:	ff 93       	push	r31
	static uint8_t pos = 0;
	static int8_t dir = 1;
	if (pos != 2)
 1c0:	60 91 10 01 	lds	r22, 0x0110	; 0x800110 <__data_end>
 1c4:	62 30       	cpi	r22, 0x02	; 2
 1c6:	49 f0       	breq	.+18     	; 0x1da <__vector_16+0x3c>
		SEG_update_shift_regs(cnt[pos], pos, 0);
 1c8:	e6 2f       	mov	r30, r22
 1ca:	f0 e0       	ldi	r31, 0x00	; 0
 1cc:	ef 5e       	subi	r30, 0xEF	; 239
 1ce:	fe 4f       	sbci	r31, 0xFE	; 254
 1d0:	80 81       	ld	r24, Z
 1d2:	40 e0       	ldi	r20, 0x00	; 0
 1d4:	0e 94 39 01 	call	0x272	; 0x272 <SEG_update_shift_regs>
 1d8:	06 c0       	rjmp	.+12     	; 0x1e6 <__vector_16+0x48>
	else
		SEG_update_shift_regs(cnt[pos], pos, 1);
 1da:	80 91 13 01 	lds	r24, 0x0113	; 0x800113 <cnt+0x2>
 1de:	41 e0       	ldi	r20, 0x01	; 1
 1e0:	62 e0       	ldi	r22, 0x02	; 2
 1e2:	0e 94 39 01 	call	0x272	; 0x272 <SEG_update_shift_regs>
	pos += dir;
 1e6:	90 91 10 01 	lds	r25, 0x0110	; 0x800110 <__data_end>
 1ea:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 1ee:	89 0f       	add	r24, r25
 1f0:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <__data_end>
	if (pos == 3)
 1f4:	83 30       	cpi	r24, 0x03	; 3
 1f6:	21 f4       	brne	.+8      	; 0x200 <__vector_16+0x62>
		dir = -1;
 1f8:	8f ef       	ldi	r24, 0xFF	; 255
 1fa:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
 1fe:	05 c0       	rjmp	.+10     	; 0x20a <__vector_16+0x6c>
	if (pos == 0)
 200:	81 11       	cpse	r24, r1
 202:	03 c0       	rjmp	.+6      	; 0x20a <__vector_16+0x6c>
		dir = 1;
 204:	81 e0       	ldi	r24, 0x01	; 1
 206:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
 20a:	ff 91       	pop	r31
 20c:	ef 91       	pop	r30
 20e:	bf 91       	pop	r27
 210:	af 91       	pop	r26
 212:	9f 91       	pop	r25
 214:	8f 91       	pop	r24
 216:	7f 91       	pop	r23
 218:	6f 91       	pop	r22
 21a:	5f 91       	pop	r21
 21c:	4f 91       	pop	r20
 21e:	3f 91       	pop	r19
 220:	2f 91       	pop	r18
 222:	0f 90       	pop	r0
 224:	0f be       	out	0x3f, r0	; 63
 226:	0f 90       	pop	r0
 228:	1f 90       	pop	r1
 22a:	18 95       	reti

0000022c <SEG_init>:
 * Returns:  none
 **********************************************************************/
void SEG_init(void)
{
    /* Configuration of SSD signals */
    GPIO_config_output(&DDRD, SEG_LATCH);
 22c:	64 e0       	ldi	r22, 0x04	; 4
 22e:	8a e2       	ldi	r24, 0x2A	; 42
 230:	90 e0       	ldi	r25, 0x00	; 0
 232:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_config_output>
    GPIO_config_output(&DDRD, SEG_CLK);
 236:	67 e0       	ldi	r22, 0x07	; 7
 238:	8a e2       	ldi	r24, 0x2A	; 42
 23a:	90 e0       	ldi	r25, 0x00	; 0
 23c:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_config_output>
    GPIO_config_output(&DDRB, SEG_DATA);
 240:	60 e0       	ldi	r22, 0x00	; 0
 242:	84 e2       	ldi	r24, 0x24	; 36
 244:	90 e0       	ldi	r25, 0x00	; 0
 246:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_config_output>
 24a:	08 95       	ret

0000024c <SEG_clk_2us>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 24c:	85 e0       	ldi	r24, 0x05	; 5
 24e:	8a 95       	dec	r24
 250:	f1 f7       	brne	.-4      	; 0x24e <SEG_clk_2us+0x2>
 252:	00 00       	nop
 * Function: SEG_clk_2us()
 **********************************************************************/
void SEG_clk_2us(void)
{
	_delay_us(1);
	GPIO_write_high(&PORTD, SEG_CLK);
 254:	67 e0       	ldi	r22, 0x07	; 7
 256:	8b e2       	ldi	r24, 0x2B	; 43
 258:	90 e0       	ldi	r25, 0x00	; 0
 25a:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 25e:	85 e0       	ldi	r24, 0x05	; 5
 260:	8a 95       	dec	r24
 262:	f1 f7       	brne	.-4      	; 0x260 <SEG_clk_2us+0x14>
 264:	00 00       	nop
	_delay_us(1);
	GPIO_write_low(&PORTD, SEG_CLK);
 266:	67 e0       	ldi	r22, 0x07	; 7
 268:	8b e2       	ldi	r24, 0x2B	; 43
 26a:	90 e0       	ldi	r25, 0x00	; 0
 26c:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
 270:	08 95       	ret

00000272 <SEG_update_shift_regs>:
 *                      be displayed (p3 p2 p1 p0 xxxx, active high)
 *			 DP - Decimal point displayed (0 - off), default OFF
 * Returns:  none
 **********************************************************************/
void SEG_update_shift_regs(uint8_t number, uint8_t position, uint8_t dp)
{
 272:	1f 93       	push	r17
 274:	cf 93       	push	r28
 276:	df 93       	push	r29
    uint8_t bit_number;
	number = segment_value[number];
 278:	e8 2f       	mov	r30, r24
 27a:	f0 e0       	ldi	r31, 0x00	; 0
 27c:	eb 5f       	subi	r30, 0xFB	; 251
 27e:	fe 4f       	sbci	r31, 0xFE	; 254
 280:	c0 81       	ld	r28, Z
	if (dp != 0)
 282:	41 11       	cpse	r20, r1
		number &= ~(0x01);
 284:	ce 7f       	andi	r28, 0xFE	; 254
	position = segment_position[position];
 286:	e6 2f       	mov	r30, r22
 288:	f0 e0       	ldi	r31, 0x00	; 0
 28a:	ef 5f       	subi	r30, 0xFF	; 255
 28c:	fe 4f       	sbci	r31, 0xFE	; 254
 28e:	10 81       	ld	r17, Z

    // Pull LATCH, CLK, and DATA low
	GPIO_write_low(&PORTD, SEG_LATCH);
 290:	64 e0       	ldi	r22, 0x04	; 4
 292:	8b e2       	ldi	r24, 0x2B	; 43
 294:	90 e0       	ldi	r25, 0x00	; 0
 296:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
	GPIO_write_low(&PORTD, SEG_CLK);
 29a:	67 e0       	ldi	r22, 0x07	; 7
 29c:	8b e2       	ldi	r24, 0x2B	; 43
 29e:	90 e0       	ldi	r25, 0x00	; 0
 2a0:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
	GPIO_write_low(&PORTB, SEG_DATA);
 2a4:	60 e0       	ldi	r22, 0x00	; 0
 2a6:	85 e2       	ldi	r24, 0x25	; 37
 2a8:	90 e0       	ldi	r25, 0x00	; 0
 2aa:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
 2ae:	85 e0       	ldi	r24, 0x05	; 5
 2b0:	8a 95       	dec	r24
 2b2:	f1 f7       	brne	.-4      	; 0x2b0 <SEG_update_shift_regs+0x3e>
 2b4:	00 00       	nop
 2b6:	d8 e0       	ldi	r29, 0x08	; 8
    // a b c d e f g DP (active low values)
    for (bit_number = 0; bit_number < 8; bit_number++)
    {
        // Test LSB of "number" by & (faster) or % (slower) and... 
        // ...output DATA value
		if ((number & 0x01) == 1)
 2b8:	c0 ff       	sbrs	r28, 0
 2ba:	06 c0       	rjmp	.+12     	; 0x2c8 <SEG_update_shift_regs+0x56>
			GPIO_write_high(&PORTB, SEG_DATA);
 2bc:	60 e0       	ldi	r22, 0x00	; 0
 2be:	85 e2       	ldi	r24, 0x25	; 37
 2c0:	90 e0       	ldi	r25, 0x00	; 0
 2c2:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 2c6:	05 c0       	rjmp	.+10     	; 0x2d2 <SEG_update_shift_regs+0x60>
		else
			GPIO_write_low(&PORTB, SEG_DATA);
 2c8:	60 e0       	ldi	r22, 0x00	; 0
 2ca:	85 e2       	ldi	r24, 0x25	; 37
 2cc:	90 e0       	ldi	r25, 0x00	; 0
 2ce:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>

		SEG_clk_2us();
 2d2:	0e 94 26 01 	call	0x24c	; 0x24c <SEG_clk_2us>
        // Shift "number"
        number = number >> 1;
 2d6:	c6 95       	lsr	r28
 2d8:	d1 50       	subi	r29, 0x01	; 1
    // Wait 1 us
	_delay_us(1);

    // Loop through the 1st byte (number)
    // a b c d e f g DP (active low values)
    for (bit_number = 0; bit_number < 8; bit_number++)
 2da:	71 f7       	brne	.-36     	; 0x2b8 <SEG_update_shift_regs+0x46>
 2dc:	c8 e0       	ldi	r28, 0x08	; 8
    // p3 p2 p1 p0 . . . . (active high values)
    for (bit_number = 0; bit_number < 8; bit_number++)
    {
        // Test LSB of "position" by & (faster) or % (slower) and... 
        // ...output DATA value
		if ((position & 0x01) == 1)
 2de:	10 ff       	sbrs	r17, 0
 2e0:	06 c0       	rjmp	.+12     	; 0x2ee <SEG_update_shift_regs+0x7c>
			GPIO_write_high(&PORTB, SEG_DATA);
 2e2:	60 e0       	ldi	r22, 0x00	; 0
 2e4:	85 e2       	ldi	r24, 0x25	; 37
 2e6:	90 e0       	ldi	r25, 0x00	; 0
 2e8:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 2ec:	05 c0       	rjmp	.+10     	; 0x2f8 <SEG_update_shift_regs+0x86>
		else
			GPIO_write_low(&PORTB, SEG_DATA);
 2ee:	60 e0       	ldi	r22, 0x00	; 0
 2f0:	85 e2       	ldi	r24, 0x25	; 37
 2f2:	90 e0       	ldi	r25, 0x00	; 0
 2f4:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>

		SEG_clk_2us();
 2f8:	0e 94 26 01 	call	0x24c	; 0x24c <SEG_clk_2us>
        // Shift "position"
        position = position >> 1;
 2fc:	16 95       	lsr	r17
 2fe:	c1 50       	subi	r28, 0x01	; 1
        number = number >> 1;
    }

    // Loop through the 2nd byte (position)
    // p3 p2 p1 p0 . . . . (active high values)
    for (bit_number = 0; bit_number < 8; bit_number++)
 300:	71 f7       	brne	.-36     	; 0x2de <SEG_update_shift_regs+0x6c>
        // Shift "position"
        position = position >> 1;
    }

    // Pull LATCH high
	GPIO_write_high(&PORTD, SEG_LATCH);
 302:	64 e0       	ldi	r22, 0x04	; 4
 304:	8b e2       	ldi	r24, 0x2B	; 43
 306:	90 e0       	ldi	r25, 0x00	; 0
 308:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 30c:	85 e0       	ldi	r24, 0x05	; 5
 30e:	8a 95       	dec	r24
 310:	f1 f7       	brne	.-4      	; 0x30e <SEG_update_shift_regs+0x9c>
 312:	00 00       	nop
    // Wait 1 us
	_delay_us(1);
}
 314:	df 91       	pop	r29
 316:	cf 91       	pop	r28
 318:	1f 91       	pop	r17
 31a:	08 95       	ret

0000031c <_exit>:
 31c:	f8 94       	cli

0000031e <__stop_program>:
 31e:	ff cf       	rjmp	.-2      	; 0x31e <__stop_program>
