// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "08/04/2024 22:03:59"

// 
// Device: Altera EP2C15AF484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module REGISTER32bit (
	\OUTPUT ,
	LOAD,
	WRITE_EN,
	CLOCK,
	IN_MEM,
	IN_SELECT,
	IN_C,
	IN_LOAD,
	OUT_EN,
	OUTPUT_MEM,
	OUT_MEM_EN);
output 	[31:0] \OUTPUT ;
input 	LOAD;
input 	WRITE_EN;
input 	CLOCK;
input 	[31:0] IN_MEM;
input 	IN_SELECT;
input 	[31:0] IN_C;
input 	[31:0] IN_LOAD;
input 	OUT_EN;
output 	[31:0] OUTPUT_MEM;
input 	OUT_MEM_EN;

// Design Ports Information
// OUTPUT[31]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[30]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[29]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[28]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[27]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[26]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[25]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[24]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[23]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[22]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[21]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[20]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[19]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[18]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[17]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[16]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[15]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[14]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[13]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[12]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[11]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[10]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[9]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[8]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[7]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[5]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[4]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[3]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[2]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[1]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[0]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[31]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[30]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[29]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[28]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[27]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[26]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[25]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[24]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[23]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[22]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[21]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[20]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[19]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[18]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[17]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[16]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[15]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[14]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[13]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[12]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[11]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[10]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[9]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[8]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[7]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[6]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[4]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[3]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[2]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[1]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[0]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LOAD	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[31]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OUT_EN	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[30]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[29]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[28]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[27]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[26]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[25]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[24]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[23]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[22]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[21]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[20]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[19]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[18]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[17]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[16]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[15]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[14]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[13]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[12]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[11]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[10]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[9]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[8]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[7]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[6]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[5]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[4]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[3]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[1]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[0]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OUT_MEM_EN	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[31]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_SELECT	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[31]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[30]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[30]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[29]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[29]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[28]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[28]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[27]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[27]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[26]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[26]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[25]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[25]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[24]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[24]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[23]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[23]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[22]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[22]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[21]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[21]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[20]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[20]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[19]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[19]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[18]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[18]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[17]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[17]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[16]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[16]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[15]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[15]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[14]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[14]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[13]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[13]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[12]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[12]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[11]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[11]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[10]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[10]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[9]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[9]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[8]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[8]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[6]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[5]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[5]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[4]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[4]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[3]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[3]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[2]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[2]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[1]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[1]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[0]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[0]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WRITE_EN	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MC1_v.sdo");
// synopsys translate_on

wire \inst4~combout ;
wire \WRITE_EN~combout ;
wire \CLOCK~combout ;
wire \inst4~clkctrl_outclk ;
wire \LOAD~combout ;
wire \LOAD~clkctrl_outclk ;
wire \inst23|inst~1_combout ;
wire \IN_SELECT~combout ;
wire \inst23|inst~3_combout ;
wire \inst23|inst~_emulated_regout ;
wire \inst23|inst~2_combout ;
wire \OUT_EN~combout ;
wire \inst23|inst5~1_combout ;
wire \inst23|inst5~3_combout ;
wire \inst23|inst5~_emulated_regout ;
wire \inst23|inst5~2_combout ;
wire \inst23|inst8~1_combout ;
wire \inst23|inst8~3_combout ;
wire \inst23|inst8~_emulated_regout ;
wire \inst23|inst8~2_combout ;
wire \inst23|inst12~1_combout ;
wire \inst23|inst12~3_combout ;
wire \inst23|inst12~_emulated_regout ;
wire \inst23|inst12~2_combout ;
wire \inst23|inst16~1_combout ;
wire \inst23|inst16~3_combout ;
wire \inst23|inst16~_emulated_regout ;
wire \inst23|inst16~2_combout ;
wire \inst23|inst20~1_combout ;
wire \inst23|inst20~3_combout ;
wire \inst23|inst20~_emulated_regout ;
wire \inst23|inst20~2_combout ;
wire \inst23|inst24~1_combout ;
wire \inst23|inst24~3_combout ;
wire \inst23|inst24~_emulated_regout ;
wire \inst23|inst24~2_combout ;
wire \inst23|inst28~1_combout ;
wire \inst23|inst28~3_combout ;
wire \inst23|inst28~_emulated_regout ;
wire \inst23|inst28~2_combout ;
wire \inst22|inst~1_combout ;
wire \inst22|inst~3_combout ;
wire \inst22|inst~_emulated_regout ;
wire \inst22|inst~2_combout ;
wire \inst22|inst5~1_combout ;
wire \inst22|inst5~3_combout ;
wire \inst22|inst5~_emulated_regout ;
wire \inst22|inst5~2_combout ;
wire \inst22|inst8~1_combout ;
wire \inst22|inst8~3_combout ;
wire \inst22|inst8~_emulated_regout ;
wire \inst22|inst8~2_combout ;
wire \inst22|inst12~1_combout ;
wire \inst22|inst12~3_combout ;
wire \inst22|inst12~_emulated_regout ;
wire \inst22|inst12~2_combout ;
wire \inst22|inst16~1_combout ;
wire \inst22|inst16~3_combout ;
wire \inst22|inst16~_emulated_regout ;
wire \inst22|inst16~2_combout ;
wire \inst22|inst20~1_combout ;
wire \inst22|inst20~3_combout ;
wire \inst22|inst20~_emulated_regout ;
wire \inst22|inst20~2_combout ;
wire \inst22|inst24~3_combout ;
wire \inst22|inst24~_emulated_regout ;
wire \inst22|inst24~1_combout ;
wire \inst22|inst24~2_combout ;
wire \inst22|inst28~1_combout ;
wire \inst22|inst28~3_combout ;
wire \inst22|inst28~_emulated_regout ;
wire \inst22|inst28~2_combout ;
wire \inst20|inst~1_combout ;
wire \inst20|inst~3_combout ;
wire \inst20|inst~_emulated_regout ;
wire \inst20|inst~2_combout ;
wire \inst20|inst5~1_combout ;
wire \inst20|inst5~3_combout ;
wire \inst20|inst5~_emulated_regout ;
wire \inst20|inst5~2_combout ;
wire \inst20|inst8~1_combout ;
wire \inst20|inst8~3_combout ;
wire \inst20|inst8~_emulated_regout ;
wire \inst20|inst8~2_combout ;
wire \inst20|inst12~1_combout ;
wire \inst20|inst12~3_combout ;
wire \inst20|inst12~_emulated_regout ;
wire \inst20|inst12~2_combout ;
wire \inst20|inst16~1_combout ;
wire \inst20|inst16~3_combout ;
wire \inst20|inst16~_emulated_regout ;
wire \inst20|inst16~2_combout ;
wire \inst20|inst20~1_combout ;
wire \inst20|inst20~3_combout ;
wire \inst20|inst20~_emulated_regout ;
wire \inst20|inst20~2_combout ;
wire \inst20|inst24~1_combout ;
wire \inst20|inst24~3_combout ;
wire \inst20|inst24~_emulated_regout ;
wire \inst20|inst24~2_combout ;
wire \inst20|inst28~1_combout ;
wire \inst20|inst28~3_combout ;
wire \inst20|inst28~_emulated_regout ;
wire \inst20|inst28~2_combout ;
wire \inst|inst28~1_combout ;
wire \inst|inst28~3_combout ;
wire \inst|inst28~_emulated_regout ;
wire \inst|inst28~2_combout ;
wire \inst|inst24~1_combout ;
wire \inst|inst24~3_combout ;
wire \inst|inst24~_emulated_regout ;
wire \inst|inst24~2_combout ;
wire \inst|inst20~1_combout ;
wire \inst|inst20~3_combout ;
wire \inst|inst20~_emulated_regout ;
wire \inst|inst20~2_combout ;
wire \inst|inst16~1_combout ;
wire \inst|inst16~3_combout ;
wire \inst|inst16~_emulated_regout ;
wire \inst|inst16~2_combout ;
wire \inst|inst12~1_combout ;
wire \inst|inst12~3_combout ;
wire \inst|inst12~_emulated_regout ;
wire \inst|inst12~2_combout ;
wire \inst|inst8~1_combout ;
wire \inst|inst8~3_combout ;
wire \inst|inst8~_emulated_regout ;
wire \inst|inst8~2_combout ;
wire \inst|inst5~1_combout ;
wire \inst|inst5~3_combout ;
wire \inst|inst5~_emulated_regout ;
wire \inst|inst5~2_combout ;
wire \inst|inst~1_combout ;
wire \inst|inst~3_combout ;
wire \inst|inst~_emulated_regout ;
wire \inst|inst~2_combout ;
wire \OUT_MEM_EN~combout ;
wire [31:0] \IN_LOAD~combout ;
wire [31:0] \IN_C~combout ;
wire [31:0] \IN_MEM~combout ;


// Location: LCCOMB_X25_Y1_N22
cycloneii_lcell_comb inst4(
// Equation(s):
// \inst4~combout  = LCELL((\WRITE_EN~combout  & \CLOCK~combout ))

	.dataa(\WRITE_EN~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\CLOCK~combout ),
	.cin(gnd),
	.combout(\inst4~combout ),
	.cout());
// synopsys translate_off
defparam inst4.lut_mask = 16'hAA00;
defparam inst4.sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[26]));
// synopsys translate_off
defparam \IN_MEM[26]~I .input_async_reset = "none";
defparam \IN_MEM[26]~I .input_power_up = "low";
defparam \IN_MEM[26]~I .input_register_mode = "none";
defparam \IN_MEM[26]~I .input_sync_reset = "none";
defparam \IN_MEM[26]~I .oe_async_reset = "none";
defparam \IN_MEM[26]~I .oe_power_up = "low";
defparam \IN_MEM[26]~I .oe_register_mode = "none";
defparam \IN_MEM[26]~I .oe_sync_reset = "none";
defparam \IN_MEM[26]~I .operation_mode = "input";
defparam \IN_MEM[26]~I .output_async_reset = "none";
defparam \IN_MEM[26]~I .output_power_up = "low";
defparam \IN_MEM[26]~I .output_register_mode = "none";
defparam \IN_MEM[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[24]));
// synopsys translate_off
defparam \IN_MEM[24]~I .input_async_reset = "none";
defparam \IN_MEM[24]~I .input_power_up = "low";
defparam \IN_MEM[24]~I .input_register_mode = "none";
defparam \IN_MEM[24]~I .input_sync_reset = "none";
defparam \IN_MEM[24]~I .oe_async_reset = "none";
defparam \IN_MEM[24]~I .oe_power_up = "low";
defparam \IN_MEM[24]~I .oe_register_mode = "none";
defparam \IN_MEM[24]~I .oe_sync_reset = "none";
defparam \IN_MEM[24]~I .operation_mode = "input";
defparam \IN_MEM[24]~I .output_async_reset = "none";
defparam \IN_MEM[24]~I .output_power_up = "low";
defparam \IN_MEM[24]~I .output_register_mode = "none";
defparam \IN_MEM[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[22]));
// synopsys translate_off
defparam \IN_C[22]~I .input_async_reset = "none";
defparam \IN_C[22]~I .input_power_up = "low";
defparam \IN_C[22]~I .input_register_mode = "none";
defparam \IN_C[22]~I .input_sync_reset = "none";
defparam \IN_C[22]~I .oe_async_reset = "none";
defparam \IN_C[22]~I .oe_power_up = "low";
defparam \IN_C[22]~I .oe_register_mode = "none";
defparam \IN_C[22]~I .oe_sync_reset = "none";
defparam \IN_C[22]~I .operation_mode = "input";
defparam \IN_C[22]~I .output_async_reset = "none";
defparam \IN_C[22]~I .output_power_up = "low";
defparam \IN_C[22]~I .output_register_mode = "none";
defparam \IN_C[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[19]));
// synopsys translate_off
defparam \IN_C[19]~I .input_async_reset = "none";
defparam \IN_C[19]~I .input_power_up = "low";
defparam \IN_C[19]~I .input_register_mode = "none";
defparam \IN_C[19]~I .input_sync_reset = "none";
defparam \IN_C[19]~I .oe_async_reset = "none";
defparam \IN_C[19]~I .oe_power_up = "low";
defparam \IN_C[19]~I .oe_register_mode = "none";
defparam \IN_C[19]~I .oe_sync_reset = "none";
defparam \IN_C[19]~I .operation_mode = "input";
defparam \IN_C[19]~I .output_async_reset = "none";
defparam \IN_C[19]~I .output_power_up = "low";
defparam \IN_C[19]~I .output_register_mode = "none";
defparam \IN_C[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[15]));
// synopsys translate_off
defparam \IN_C[15]~I .input_async_reset = "none";
defparam \IN_C[15]~I .input_power_up = "low";
defparam \IN_C[15]~I .input_register_mode = "none";
defparam \IN_C[15]~I .input_sync_reset = "none";
defparam \IN_C[15]~I .oe_async_reset = "none";
defparam \IN_C[15]~I .oe_power_up = "low";
defparam \IN_C[15]~I .oe_register_mode = "none";
defparam \IN_C[15]~I .oe_sync_reset = "none";
defparam \IN_C[15]~I .operation_mode = "input";
defparam \IN_C[15]~I .output_async_reset = "none";
defparam \IN_C[15]~I .output_power_up = "low";
defparam \IN_C[15]~I .output_register_mode = "none";
defparam \IN_C[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[13]));
// synopsys translate_off
defparam \IN_MEM[13]~I .input_async_reset = "none";
defparam \IN_MEM[13]~I .input_power_up = "low";
defparam \IN_MEM[13]~I .input_register_mode = "none";
defparam \IN_MEM[13]~I .input_sync_reset = "none";
defparam \IN_MEM[13]~I .oe_async_reset = "none";
defparam \IN_MEM[13]~I .oe_power_up = "low";
defparam \IN_MEM[13]~I .oe_register_mode = "none";
defparam \IN_MEM[13]~I .oe_sync_reset = "none";
defparam \IN_MEM[13]~I .operation_mode = "input";
defparam \IN_MEM[13]~I .output_async_reset = "none";
defparam \IN_MEM[13]~I .output_power_up = "low";
defparam \IN_MEM[13]~I .output_register_mode = "none";
defparam \IN_MEM[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[10]));
// synopsys translate_off
defparam \IN_C[10]~I .input_async_reset = "none";
defparam \IN_C[10]~I .input_power_up = "low";
defparam \IN_C[10]~I .input_register_mode = "none";
defparam \IN_C[10]~I .input_sync_reset = "none";
defparam \IN_C[10]~I .oe_async_reset = "none";
defparam \IN_C[10]~I .oe_power_up = "low";
defparam \IN_C[10]~I .oe_register_mode = "none";
defparam \IN_C[10]~I .oe_sync_reset = "none";
defparam \IN_C[10]~I .operation_mode = "input";
defparam \IN_C[10]~I .output_async_reset = "none";
defparam \IN_C[10]~I .output_power_up = "low";
defparam \IN_C[10]~I .output_register_mode = "none";
defparam \IN_C[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[9]));
// synopsys translate_off
defparam \IN_C[9]~I .input_async_reset = "none";
defparam \IN_C[9]~I .input_power_up = "low";
defparam \IN_C[9]~I .input_register_mode = "none";
defparam \IN_C[9]~I .input_sync_reset = "none";
defparam \IN_C[9]~I .oe_async_reset = "none";
defparam \IN_C[9]~I .oe_power_up = "low";
defparam \IN_C[9]~I .oe_register_mode = "none";
defparam \IN_C[9]~I .oe_sync_reset = "none";
defparam \IN_C[9]~I .operation_mode = "input";
defparam \IN_C[9]~I .output_async_reset = "none";
defparam \IN_C[9]~I .output_power_up = "low";
defparam \IN_C[9]~I .output_register_mode = "none";
defparam \IN_C[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[6]));
// synopsys translate_off
defparam \IN_MEM[6]~I .input_async_reset = "none";
defparam \IN_MEM[6]~I .input_power_up = "low";
defparam \IN_MEM[6]~I .input_register_mode = "none";
defparam \IN_MEM[6]~I .input_sync_reset = "none";
defparam \IN_MEM[6]~I .oe_async_reset = "none";
defparam \IN_MEM[6]~I .oe_power_up = "low";
defparam \IN_MEM[6]~I .oe_register_mode = "none";
defparam \IN_MEM[6]~I .oe_sync_reset = "none";
defparam \IN_MEM[6]~I .operation_mode = "input";
defparam \IN_MEM[6]~I .output_async_reset = "none";
defparam \IN_MEM[6]~I .output_power_up = "low";
defparam \IN_MEM[6]~I .output_register_mode = "none";
defparam \IN_MEM[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[3]));
// synopsys translate_off
defparam \IN_C[3]~I .input_async_reset = "none";
defparam \IN_C[3]~I .input_power_up = "low";
defparam \IN_C[3]~I .input_register_mode = "none";
defparam \IN_C[3]~I .input_sync_reset = "none";
defparam \IN_C[3]~I .oe_async_reset = "none";
defparam \IN_C[3]~I .oe_power_up = "low";
defparam \IN_C[3]~I .oe_register_mode = "none";
defparam \IN_C[3]~I .oe_sync_reset = "none";
defparam \IN_C[3]~I .operation_mode = "input";
defparam \IN_C[3]~I .output_async_reset = "none";
defparam \IN_C[3]~I .output_power_up = "low";
defparam \IN_C[3]~I .output_register_mode = "none";
defparam \IN_C[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[2]));
// synopsys translate_off
defparam \IN_C[2]~I .input_async_reset = "none";
defparam \IN_C[2]~I .input_power_up = "low";
defparam \IN_C[2]~I .input_register_mode = "none";
defparam \IN_C[2]~I .input_sync_reset = "none";
defparam \IN_C[2]~I .oe_async_reset = "none";
defparam \IN_C[2]~I .oe_power_up = "low";
defparam \IN_C[2]~I .oe_register_mode = "none";
defparam \IN_C[2]~I .oe_sync_reset = "none";
defparam \IN_C[2]~I .operation_mode = "input";
defparam \IN_C[2]~I .output_async_reset = "none";
defparam \IN_C[2]~I .output_power_up = "low";
defparam \IN_C[2]~I .output_register_mode = "none";
defparam \IN_C[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[0]));
// synopsys translate_off
defparam \IN_C[0]~I .input_async_reset = "none";
defparam \IN_C[0]~I .input_power_up = "low";
defparam \IN_C[0]~I .input_register_mode = "none";
defparam \IN_C[0]~I .input_sync_reset = "none";
defparam \IN_C[0]~I .oe_async_reset = "none";
defparam \IN_C[0]~I .oe_power_up = "low";
defparam \IN_C[0]~I .oe_register_mode = "none";
defparam \IN_C[0]~I .oe_sync_reset = "none";
defparam \IN_C[0]~I .operation_mode = "input";
defparam \IN_C[0]~I .output_async_reset = "none";
defparam \IN_C[0]~I .output_power_up = "low";
defparam \IN_C[0]~I .output_register_mode = "none";
defparam \IN_C[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WRITE_EN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WRITE_EN~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WRITE_EN));
// synopsys translate_off
defparam \WRITE_EN~I .input_async_reset = "none";
defparam \WRITE_EN~I .input_power_up = "low";
defparam \WRITE_EN~I .input_register_mode = "none";
defparam \WRITE_EN~I .input_sync_reset = "none";
defparam \WRITE_EN~I .oe_async_reset = "none";
defparam \WRITE_EN~I .oe_power_up = "low";
defparam \WRITE_EN~I .oe_register_mode = "none";
defparam \WRITE_EN~I .oe_sync_reset = "none";
defparam \WRITE_EN~I .operation_mode = "input";
defparam \WRITE_EN~I .output_async_reset = "none";
defparam \WRITE_EN~I .output_power_up = "low";
defparam \WRITE_EN~I .output_register_mode = "none";
defparam \WRITE_EN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK));
// synopsys translate_off
defparam \CLOCK~I .input_async_reset = "none";
defparam \CLOCK~I .input_power_up = "low";
defparam \CLOCK~I .input_register_mode = "none";
defparam \CLOCK~I .input_sync_reset = "none";
defparam \CLOCK~I .oe_async_reset = "none";
defparam \CLOCK~I .oe_power_up = "low";
defparam \CLOCK~I .oe_register_mode = "none";
defparam \CLOCK~I .oe_sync_reset = "none";
defparam \CLOCK~I .operation_mode = "input";
defparam \CLOCK~I .output_async_reset = "none";
defparam \CLOCK~I .output_power_up = "low";
defparam \CLOCK~I .output_register_mode = "none";
defparam \CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneii_clkctrl \inst4~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst4~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst4~clkctrl_outclk ));
// synopsys translate_off
defparam \inst4~clkctrl .clock_type = "global clock";
defparam \inst4~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[31]));
// synopsys translate_off
defparam \IN_LOAD[31]~I .input_async_reset = "none";
defparam \IN_LOAD[31]~I .input_power_up = "low";
defparam \IN_LOAD[31]~I .input_register_mode = "none";
defparam \IN_LOAD[31]~I .input_sync_reset = "none";
defparam \IN_LOAD[31]~I .oe_async_reset = "none";
defparam \IN_LOAD[31]~I .oe_power_up = "low";
defparam \IN_LOAD[31]~I .oe_register_mode = "none";
defparam \IN_LOAD[31]~I .oe_sync_reset = "none";
defparam \IN_LOAD[31]~I .operation_mode = "input";
defparam \IN_LOAD[31]~I .output_async_reset = "none";
defparam \IN_LOAD[31]~I .output_power_up = "low";
defparam \IN_LOAD[31]~I .output_register_mode = "none";
defparam \IN_LOAD[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \LOAD~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\LOAD~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LOAD));
// synopsys translate_off
defparam \LOAD~I .input_async_reset = "none";
defparam \LOAD~I .input_power_up = "low";
defparam \LOAD~I .input_register_mode = "none";
defparam \LOAD~I .input_sync_reset = "none";
defparam \LOAD~I .oe_async_reset = "none";
defparam \LOAD~I .oe_power_up = "low";
defparam \LOAD~I .oe_register_mode = "none";
defparam \LOAD~I .oe_sync_reset = "none";
defparam \LOAD~I .operation_mode = "input";
defparam \LOAD~I .output_async_reset = "none";
defparam \LOAD~I .output_power_up = "low";
defparam \LOAD~I .output_register_mode = "none";
defparam \LOAD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \LOAD~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\LOAD~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\LOAD~clkctrl_outclk ));
// synopsys translate_off
defparam \LOAD~clkctrl .clock_type = "global clock";
defparam \LOAD~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y3_N24
cycloneii_lcell_comb \inst23|inst~1 (
// Equation(s):
// \inst23|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [31])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst23|inst~1_combout )))

	.dataa(vcc),
	.datab(\IN_LOAD~combout [31]),
	.datac(\inst23|inst~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst23|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst~1 .lut_mask = 16'hCCF0;
defparam \inst23|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[31]));
// synopsys translate_off
defparam \IN_C[31]~I .input_async_reset = "none";
defparam \IN_C[31]~I .input_power_up = "low";
defparam \IN_C[31]~I .input_register_mode = "none";
defparam \IN_C[31]~I .input_sync_reset = "none";
defparam \IN_C[31]~I .oe_async_reset = "none";
defparam \IN_C[31]~I .oe_power_up = "low";
defparam \IN_C[31]~I .oe_register_mode = "none";
defparam \IN_C[31]~I .oe_sync_reset = "none";
defparam \IN_C[31]~I .operation_mode = "input";
defparam \IN_C[31]~I .output_async_reset = "none";
defparam \IN_C[31]~I .output_power_up = "low";
defparam \IN_C[31]~I .output_register_mode = "none";
defparam \IN_C[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_SELECT~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_SELECT~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_SELECT));
// synopsys translate_off
defparam \IN_SELECT~I .input_async_reset = "none";
defparam \IN_SELECT~I .input_power_up = "low";
defparam \IN_SELECT~I .input_register_mode = "none";
defparam \IN_SELECT~I .input_sync_reset = "none";
defparam \IN_SELECT~I .oe_async_reset = "none";
defparam \IN_SELECT~I .oe_power_up = "low";
defparam \IN_SELECT~I .oe_register_mode = "none";
defparam \IN_SELECT~I .oe_sync_reset = "none";
defparam \IN_SELECT~I .operation_mode = "input";
defparam \IN_SELECT~I .output_async_reset = "none";
defparam \IN_SELECT~I .output_power_up = "low";
defparam \IN_SELECT~I .output_register_mode = "none";
defparam \IN_SELECT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[31]));
// synopsys translate_off
defparam \IN_MEM[31]~I .input_async_reset = "none";
defparam \IN_MEM[31]~I .input_power_up = "low";
defparam \IN_MEM[31]~I .input_register_mode = "none";
defparam \IN_MEM[31]~I .input_sync_reset = "none";
defparam \IN_MEM[31]~I .oe_async_reset = "none";
defparam \IN_MEM[31]~I .oe_power_up = "low";
defparam \IN_MEM[31]~I .oe_register_mode = "none";
defparam \IN_MEM[31]~I .oe_sync_reset = "none";
defparam \IN_MEM[31]~I .operation_mode = "input";
defparam \IN_MEM[31]~I .output_async_reset = "none";
defparam \IN_MEM[31]~I .output_power_up = "low";
defparam \IN_MEM[31]~I .output_register_mode = "none";
defparam \IN_MEM[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y3_N0
cycloneii_lcell_comb \inst23|inst~3 (
// Equation(s):
// \inst23|inst~3_combout  = \inst23|inst~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [31]))) # (!\IN_SELECT~combout  & (\IN_C~combout [31]))))

	.dataa(\inst23|inst~1_combout ),
	.datab(\IN_C~combout [31]),
	.datac(\IN_SELECT~combout ),
	.datad(\IN_MEM~combout [31]),
	.cin(gnd),
	.combout(\inst23|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst~3 .lut_mask = 16'h56A6;
defparam \inst23|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y3_N1
cycloneii_lcell_ff \inst23|inst~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst23|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst23|inst~_emulated_regout ));

// Location: LCCOMB_X1_Y3_N26
cycloneii_lcell_comb \inst23|inst~2 (
// Equation(s):
// \inst23|inst~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [31])))) # (!\LOAD~combout  & (\inst23|inst~1_combout  $ (((\inst23|inst~_emulated_regout )))))

	.dataa(\inst23|inst~1_combout ),
	.datab(\IN_LOAD~combout [31]),
	.datac(\LOAD~combout ),
	.datad(\inst23|inst~_emulated_regout ),
	.cin(gnd),
	.combout(\inst23|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst~2 .lut_mask = 16'hC5CA;
defparam \inst23|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OUT_EN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OUT_EN~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_EN));
// synopsys translate_off
defparam \OUT_EN~I .input_async_reset = "none";
defparam \OUT_EN~I .input_power_up = "low";
defparam \OUT_EN~I .input_register_mode = "none";
defparam \OUT_EN~I .input_sync_reset = "none";
defparam \OUT_EN~I .oe_async_reset = "none";
defparam \OUT_EN~I .oe_power_up = "low";
defparam \OUT_EN~I .oe_register_mode = "none";
defparam \OUT_EN~I .oe_sync_reset = "none";
defparam \OUT_EN~I .operation_mode = "input";
defparam \OUT_EN~I .output_async_reset = "none";
defparam \OUT_EN~I .output_power_up = "low";
defparam \OUT_EN~I .output_register_mode = "none";
defparam \OUT_EN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[30]));
// synopsys translate_off
defparam \IN_C[30]~I .input_async_reset = "none";
defparam \IN_C[30]~I .input_power_up = "low";
defparam \IN_C[30]~I .input_register_mode = "none";
defparam \IN_C[30]~I .input_sync_reset = "none";
defparam \IN_C[30]~I .oe_async_reset = "none";
defparam \IN_C[30]~I .oe_power_up = "low";
defparam \IN_C[30]~I .oe_register_mode = "none";
defparam \IN_C[30]~I .oe_sync_reset = "none";
defparam \IN_C[30]~I .operation_mode = "input";
defparam \IN_C[30]~I .output_async_reset = "none";
defparam \IN_C[30]~I .output_power_up = "low";
defparam \IN_C[30]~I .output_register_mode = "none";
defparam \IN_C[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[30]));
// synopsys translate_off
defparam \IN_LOAD[30]~I .input_async_reset = "none";
defparam \IN_LOAD[30]~I .input_power_up = "low";
defparam \IN_LOAD[30]~I .input_register_mode = "none";
defparam \IN_LOAD[30]~I .input_sync_reset = "none";
defparam \IN_LOAD[30]~I .oe_async_reset = "none";
defparam \IN_LOAD[30]~I .oe_power_up = "low";
defparam \IN_LOAD[30]~I .oe_register_mode = "none";
defparam \IN_LOAD[30]~I .oe_sync_reset = "none";
defparam \IN_LOAD[30]~I .operation_mode = "input";
defparam \IN_LOAD[30]~I .output_async_reset = "none";
defparam \IN_LOAD[30]~I .output_power_up = "low";
defparam \IN_LOAD[30]~I .output_register_mode = "none";
defparam \IN_LOAD[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N24
cycloneii_lcell_comb \inst23|inst5~1 (
// Equation(s):
// \inst23|inst5~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [30])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst23|inst5~1_combout )))

	.dataa(vcc),
	.datab(\IN_LOAD~combout [30]),
	.datac(\inst23|inst5~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst23|inst5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst5~1 .lut_mask = 16'hCCF0;
defparam \inst23|inst5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[30]));
// synopsys translate_off
defparam \IN_MEM[30]~I .input_async_reset = "none";
defparam \IN_MEM[30]~I .input_power_up = "low";
defparam \IN_MEM[30]~I .input_register_mode = "none";
defparam \IN_MEM[30]~I .input_sync_reset = "none";
defparam \IN_MEM[30]~I .oe_async_reset = "none";
defparam \IN_MEM[30]~I .oe_power_up = "low";
defparam \IN_MEM[30]~I .oe_register_mode = "none";
defparam \IN_MEM[30]~I .oe_sync_reset = "none";
defparam \IN_MEM[30]~I .operation_mode = "input";
defparam \IN_MEM[30]~I .output_async_reset = "none";
defparam \IN_MEM[30]~I .output_power_up = "low";
defparam \IN_MEM[30]~I .output_register_mode = "none";
defparam \IN_MEM[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N0
cycloneii_lcell_comb \inst23|inst5~3 (
// Equation(s):
// \inst23|inst5~3_combout  = \inst23|inst5~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [30]))) # (!\IN_SELECT~combout  & (\IN_C~combout [30]))))

	.dataa(\IN_SELECT~combout ),
	.datab(\IN_C~combout [30]),
	.datac(\inst23|inst5~1_combout ),
	.datad(\IN_MEM~combout [30]),
	.cin(gnd),
	.combout(\inst23|inst5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst5~3 .lut_mask = 16'h1EB4;
defparam \inst23|inst5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N1
cycloneii_lcell_ff \inst23|inst5~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst23|inst5~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst23|inst5~_emulated_regout ));

// Location: LCCOMB_X38_Y26_N26
cycloneii_lcell_comb \inst23|inst5~2 (
// Equation(s):
// \inst23|inst5~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [30])))) # (!\LOAD~combout  & (\inst23|inst5~_emulated_regout  $ ((\inst23|inst5~1_combout ))))

	.dataa(\LOAD~combout ),
	.datab(\inst23|inst5~_emulated_regout ),
	.datac(\inst23|inst5~1_combout ),
	.datad(\IN_LOAD~combout [30]),
	.cin(gnd),
	.combout(\inst23|inst5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst5~2 .lut_mask = 16'hBE14;
defparam \inst23|inst5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[29]));
// synopsys translate_off
defparam \IN_LOAD[29]~I .input_async_reset = "none";
defparam \IN_LOAD[29]~I .input_power_up = "low";
defparam \IN_LOAD[29]~I .input_register_mode = "none";
defparam \IN_LOAD[29]~I .input_sync_reset = "none";
defparam \IN_LOAD[29]~I .oe_async_reset = "none";
defparam \IN_LOAD[29]~I .oe_power_up = "low";
defparam \IN_LOAD[29]~I .oe_register_mode = "none";
defparam \IN_LOAD[29]~I .oe_sync_reset = "none";
defparam \IN_LOAD[29]~I .operation_mode = "input";
defparam \IN_LOAD[29]~I .output_async_reset = "none";
defparam \IN_LOAD[29]~I .output_power_up = "low";
defparam \IN_LOAD[29]~I .output_register_mode = "none";
defparam \IN_LOAD[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N2
cycloneii_lcell_comb \inst23|inst8~1 (
// Equation(s):
// \inst23|inst8~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [29])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst23|inst8~1_combout )))

	.dataa(\IN_LOAD~combout [29]),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst23|inst8~1_combout ),
	.cin(gnd),
	.combout(\inst23|inst8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst8~1 .lut_mask = 16'hAFA0;
defparam \inst23|inst8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[29]));
// synopsys translate_off
defparam \IN_C[29]~I .input_async_reset = "none";
defparam \IN_C[29]~I .input_power_up = "low";
defparam \IN_C[29]~I .input_register_mode = "none";
defparam \IN_C[29]~I .input_sync_reset = "none";
defparam \IN_C[29]~I .oe_async_reset = "none";
defparam \IN_C[29]~I .oe_power_up = "low";
defparam \IN_C[29]~I .oe_register_mode = "none";
defparam \IN_C[29]~I .oe_sync_reset = "none";
defparam \IN_C[29]~I .operation_mode = "input";
defparam \IN_C[29]~I .output_async_reset = "none";
defparam \IN_C[29]~I .output_power_up = "low";
defparam \IN_C[29]~I .output_register_mode = "none";
defparam \IN_C[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[29]));
// synopsys translate_off
defparam \IN_MEM[29]~I .input_async_reset = "none";
defparam \IN_MEM[29]~I .input_power_up = "low";
defparam \IN_MEM[29]~I .input_register_mode = "none";
defparam \IN_MEM[29]~I .input_sync_reset = "none";
defparam \IN_MEM[29]~I .oe_async_reset = "none";
defparam \IN_MEM[29]~I .oe_power_up = "low";
defparam \IN_MEM[29]~I .oe_register_mode = "none";
defparam \IN_MEM[29]~I .oe_sync_reset = "none";
defparam \IN_MEM[29]~I .operation_mode = "input";
defparam \IN_MEM[29]~I .output_async_reset = "none";
defparam \IN_MEM[29]~I .output_power_up = "low";
defparam \IN_MEM[29]~I .output_register_mode = "none";
defparam \IN_MEM[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N28
cycloneii_lcell_comb \inst23|inst8~3 (
// Equation(s):
// \inst23|inst8~3_combout  = \inst23|inst8~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [29]))) # (!\IN_SELECT~combout  & (\IN_C~combout [29]))))

	.dataa(\IN_SELECT~combout ),
	.datab(\inst23|inst8~1_combout ),
	.datac(\IN_C~combout [29]),
	.datad(\IN_MEM~combout [29]),
	.cin(gnd),
	.combout(\inst23|inst8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst8~3 .lut_mask = 16'h369C;
defparam \inst23|inst8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N29
cycloneii_lcell_ff \inst23|inst8~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst23|inst8~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst23|inst8~_emulated_regout ));

// Location: LCCOMB_X38_Y26_N6
cycloneii_lcell_comb \inst23|inst8~2 (
// Equation(s):
// \inst23|inst8~2_combout  = (\LOAD~combout  & (\IN_LOAD~combout [29])) # (!\LOAD~combout  & ((\inst23|inst8~1_combout  $ (\inst23|inst8~_emulated_regout ))))

	.dataa(\IN_LOAD~combout [29]),
	.datab(\inst23|inst8~1_combout ),
	.datac(\inst23|inst8~_emulated_regout ),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst23|inst8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst8~2 .lut_mask = 16'hAA3C;
defparam \inst23|inst8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N12
cycloneii_lcell_comb \inst23|inst12~1 (
// Equation(s):
// \inst23|inst12~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [28])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst23|inst12~1_combout )))

	.dataa(\IN_LOAD~combout [28]),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst23|inst12~1_combout ),
	.cin(gnd),
	.combout(\inst23|inst12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst12~1 .lut_mask = 16'hAFA0;
defparam \inst23|inst12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[28]));
// synopsys translate_off
defparam \IN_MEM[28]~I .input_async_reset = "none";
defparam \IN_MEM[28]~I .input_power_up = "low";
defparam \IN_MEM[28]~I .input_register_mode = "none";
defparam \IN_MEM[28]~I .input_sync_reset = "none";
defparam \IN_MEM[28]~I .oe_async_reset = "none";
defparam \IN_MEM[28]~I .oe_power_up = "low";
defparam \IN_MEM[28]~I .oe_register_mode = "none";
defparam \IN_MEM[28]~I .oe_sync_reset = "none";
defparam \IN_MEM[28]~I .operation_mode = "input";
defparam \IN_MEM[28]~I .output_async_reset = "none";
defparam \IN_MEM[28]~I .output_power_up = "low";
defparam \IN_MEM[28]~I .output_register_mode = "none";
defparam \IN_MEM[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[28]));
// synopsys translate_off
defparam \IN_C[28]~I .input_async_reset = "none";
defparam \IN_C[28]~I .input_power_up = "low";
defparam \IN_C[28]~I .input_register_mode = "none";
defparam \IN_C[28]~I .input_sync_reset = "none";
defparam \IN_C[28]~I .oe_async_reset = "none";
defparam \IN_C[28]~I .oe_power_up = "low";
defparam \IN_C[28]~I .oe_register_mode = "none";
defparam \IN_C[28]~I .oe_sync_reset = "none";
defparam \IN_C[28]~I .operation_mode = "input";
defparam \IN_C[28]~I .output_async_reset = "none";
defparam \IN_C[28]~I .output_power_up = "low";
defparam \IN_C[28]~I .output_register_mode = "none";
defparam \IN_C[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N8
cycloneii_lcell_comb \inst23|inst12~3 (
// Equation(s):
// \inst23|inst12~3_combout  = \inst23|inst12~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [28])) # (!\IN_SELECT~combout  & ((\IN_C~combout [28])))))

	.dataa(\IN_SELECT~combout ),
	.datab(\inst23|inst12~1_combout ),
	.datac(\IN_MEM~combout [28]),
	.datad(\IN_C~combout [28]),
	.cin(gnd),
	.combout(\inst23|inst12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst12~3 .lut_mask = 16'h396C;
defparam \inst23|inst12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N9
cycloneii_lcell_ff \inst23|inst12~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst23|inst12~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst23|inst12~_emulated_regout ));

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[28]));
// synopsys translate_off
defparam \IN_LOAD[28]~I .input_async_reset = "none";
defparam \IN_LOAD[28]~I .input_power_up = "low";
defparam \IN_LOAD[28]~I .input_register_mode = "none";
defparam \IN_LOAD[28]~I .input_sync_reset = "none";
defparam \IN_LOAD[28]~I .oe_async_reset = "none";
defparam \IN_LOAD[28]~I .oe_power_up = "low";
defparam \IN_LOAD[28]~I .oe_register_mode = "none";
defparam \IN_LOAD[28]~I .oe_sync_reset = "none";
defparam \IN_LOAD[28]~I .operation_mode = "input";
defparam \IN_LOAD[28]~I .output_async_reset = "none";
defparam \IN_LOAD[28]~I .output_power_up = "low";
defparam \IN_LOAD[28]~I .output_register_mode = "none";
defparam \IN_LOAD[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N10
cycloneii_lcell_comb \inst23|inst12~2 (
// Equation(s):
// \inst23|inst12~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [28])))) # (!\LOAD~combout  & (\inst23|inst12~1_combout  $ ((\inst23|inst12~_emulated_regout ))))

	.dataa(\inst23|inst12~1_combout ),
	.datab(\LOAD~combout ),
	.datac(\inst23|inst12~_emulated_regout ),
	.datad(\IN_LOAD~combout [28]),
	.cin(gnd),
	.combout(\inst23|inst12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst12~2 .lut_mask = 16'hDE12;
defparam \inst23|inst12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[27]));
// synopsys translate_off
defparam \IN_LOAD[27]~I .input_async_reset = "none";
defparam \IN_LOAD[27]~I .input_power_up = "low";
defparam \IN_LOAD[27]~I .input_register_mode = "none";
defparam \IN_LOAD[27]~I .input_sync_reset = "none";
defparam \IN_LOAD[27]~I .oe_async_reset = "none";
defparam \IN_LOAD[27]~I .oe_power_up = "low";
defparam \IN_LOAD[27]~I .oe_register_mode = "none";
defparam \IN_LOAD[27]~I .oe_sync_reset = "none";
defparam \IN_LOAD[27]~I .operation_mode = "input";
defparam \IN_LOAD[27]~I .output_async_reset = "none";
defparam \IN_LOAD[27]~I .output_power_up = "low";
defparam \IN_LOAD[27]~I .output_register_mode = "none";
defparam \IN_LOAD[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N30
cycloneii_lcell_comb \inst23|inst16~1 (
// Equation(s):
// \inst23|inst16~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [27])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst23|inst16~1_combout )))

	.dataa(vcc),
	.datab(\IN_LOAD~combout [27]),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst23|inst16~1_combout ),
	.cin(gnd),
	.combout(\inst23|inst16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst16~1 .lut_mask = 16'hCFC0;
defparam \inst23|inst16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[27]));
// synopsys translate_off
defparam \IN_C[27]~I .input_async_reset = "none";
defparam \IN_C[27]~I .input_power_up = "low";
defparam \IN_C[27]~I .input_register_mode = "none";
defparam \IN_C[27]~I .input_sync_reset = "none";
defparam \IN_C[27]~I .oe_async_reset = "none";
defparam \IN_C[27]~I .oe_power_up = "low";
defparam \IN_C[27]~I .oe_register_mode = "none";
defparam \IN_C[27]~I .oe_sync_reset = "none";
defparam \IN_C[27]~I .operation_mode = "input";
defparam \IN_C[27]~I .output_async_reset = "none";
defparam \IN_C[27]~I .output_power_up = "low";
defparam \IN_C[27]~I .output_register_mode = "none";
defparam \IN_C[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[27]));
// synopsys translate_off
defparam \IN_MEM[27]~I .input_async_reset = "none";
defparam \IN_MEM[27]~I .input_power_up = "low";
defparam \IN_MEM[27]~I .input_register_mode = "none";
defparam \IN_MEM[27]~I .input_sync_reset = "none";
defparam \IN_MEM[27]~I .oe_async_reset = "none";
defparam \IN_MEM[27]~I .oe_power_up = "low";
defparam \IN_MEM[27]~I .oe_register_mode = "none";
defparam \IN_MEM[27]~I .oe_sync_reset = "none";
defparam \IN_MEM[27]~I .operation_mode = "input";
defparam \IN_MEM[27]~I .output_async_reset = "none";
defparam \IN_MEM[27]~I .output_power_up = "low";
defparam \IN_MEM[27]~I .output_register_mode = "none";
defparam \IN_MEM[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N20
cycloneii_lcell_comb \inst23|inst16~3 (
// Equation(s):
// \inst23|inst16~3_combout  = \inst23|inst16~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [27]))) # (!\IN_SELECT~combout  & (\IN_C~combout [27]))))

	.dataa(\IN_SELECT~combout ),
	.datab(\inst23|inst16~1_combout ),
	.datac(\IN_C~combout [27]),
	.datad(\IN_MEM~combout [27]),
	.cin(gnd),
	.combout(\inst23|inst16~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst16~3 .lut_mask = 16'h369C;
defparam \inst23|inst16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N21
cycloneii_lcell_ff \inst23|inst16~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst23|inst16~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst23|inst16~_emulated_regout ));

// Location: LCCOMB_X38_Y26_N22
cycloneii_lcell_comb \inst23|inst16~2 (
// Equation(s):
// \inst23|inst16~2_combout  = (\LOAD~combout  & (\IN_LOAD~combout [27])) # (!\LOAD~combout  & ((\inst23|inst16~1_combout  $ (\inst23|inst16~_emulated_regout ))))

	.dataa(\IN_LOAD~combout [27]),
	.datab(\inst23|inst16~1_combout ),
	.datac(\inst23|inst16~_emulated_regout ),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst23|inst16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst16~2 .lut_mask = 16'hAA3C;
defparam \inst23|inst16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[26]));
// synopsys translate_off
defparam \IN_LOAD[26]~I .input_async_reset = "none";
defparam \IN_LOAD[26]~I .input_power_up = "low";
defparam \IN_LOAD[26]~I .input_register_mode = "none";
defparam \IN_LOAD[26]~I .input_sync_reset = "none";
defparam \IN_LOAD[26]~I .oe_async_reset = "none";
defparam \IN_LOAD[26]~I .oe_power_up = "low";
defparam \IN_LOAD[26]~I .oe_register_mode = "none";
defparam \IN_LOAD[26]~I .oe_sync_reset = "none";
defparam \IN_LOAD[26]~I .operation_mode = "input";
defparam \IN_LOAD[26]~I .output_async_reset = "none";
defparam \IN_LOAD[26]~I .output_power_up = "low";
defparam \IN_LOAD[26]~I .output_register_mode = "none";
defparam \IN_LOAD[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y3_N2
cycloneii_lcell_comb \inst23|inst20~1 (
// Equation(s):
// \inst23|inst20~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\IN_LOAD~combout [26]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst23|inst20~1_combout ))

	.dataa(vcc),
	.datab(\inst23|inst20~1_combout ),
	.datac(\IN_LOAD~combout [26]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst23|inst20~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst20~1 .lut_mask = 16'hF0CC;
defparam \inst23|inst20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[26]));
// synopsys translate_off
defparam \IN_C[26]~I .input_async_reset = "none";
defparam \IN_C[26]~I .input_power_up = "low";
defparam \IN_C[26]~I .input_register_mode = "none";
defparam \IN_C[26]~I .input_sync_reset = "none";
defparam \IN_C[26]~I .oe_async_reset = "none";
defparam \IN_C[26]~I .oe_power_up = "low";
defparam \IN_C[26]~I .oe_register_mode = "none";
defparam \IN_C[26]~I .oe_sync_reset = "none";
defparam \IN_C[26]~I .operation_mode = "input";
defparam \IN_C[26]~I .output_async_reset = "none";
defparam \IN_C[26]~I .output_power_up = "low";
defparam \IN_C[26]~I .output_register_mode = "none";
defparam \IN_C[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y3_N12
cycloneii_lcell_comb \inst23|inst20~3 (
// Equation(s):
// \inst23|inst20~3_combout  = \inst23|inst20~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [26])) # (!\IN_SELECT~combout  & ((\IN_C~combout [26])))))

	.dataa(\IN_MEM~combout [26]),
	.datab(\inst23|inst20~1_combout ),
	.datac(\IN_SELECT~combout ),
	.datad(\IN_C~combout [26]),
	.cin(gnd),
	.combout(\inst23|inst20~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst20~3 .lut_mask = 16'h636C;
defparam \inst23|inst20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y3_N13
cycloneii_lcell_ff \inst23|inst20~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst23|inst20~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst23|inst20~_emulated_regout ));

// Location: LCCOMB_X1_Y3_N6
cycloneii_lcell_comb \inst23|inst20~2 (
// Equation(s):
// \inst23|inst20~2_combout  = (\LOAD~combout  & (\IN_LOAD~combout [26])) # (!\LOAD~combout  & ((\inst23|inst20~1_combout  $ (\inst23|inst20~_emulated_regout ))))

	.dataa(\IN_LOAD~combout [26]),
	.datab(\inst23|inst20~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst23|inst20~_emulated_regout ),
	.cin(gnd),
	.combout(\inst23|inst20~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst20~2 .lut_mask = 16'hA3AC;
defparam \inst23|inst20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[25]));
// synopsys translate_off
defparam \IN_LOAD[25]~I .input_async_reset = "none";
defparam \IN_LOAD[25]~I .input_power_up = "low";
defparam \IN_LOAD[25]~I .input_register_mode = "none";
defparam \IN_LOAD[25]~I .input_sync_reset = "none";
defparam \IN_LOAD[25]~I .oe_async_reset = "none";
defparam \IN_LOAD[25]~I .oe_power_up = "low";
defparam \IN_LOAD[25]~I .oe_register_mode = "none";
defparam \IN_LOAD[25]~I .oe_sync_reset = "none";
defparam \IN_LOAD[25]~I .operation_mode = "input";
defparam \IN_LOAD[25]~I .output_async_reset = "none";
defparam \IN_LOAD[25]~I .output_power_up = "low";
defparam \IN_LOAD[25]~I .output_register_mode = "none";
defparam \IN_LOAD[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y3_N20
cycloneii_lcell_comb \inst23|inst24~1 (
// Equation(s):
// \inst23|inst24~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [25])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst23|inst24~1_combout )))

	.dataa(vcc),
	.datab(\IN_LOAD~combout [25]),
	.datac(\inst23|inst24~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst23|inst24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst24~1 .lut_mask = 16'hCCF0;
defparam \inst23|inst24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[25]));
// synopsys translate_off
defparam \IN_MEM[25]~I .input_async_reset = "none";
defparam \IN_MEM[25]~I .input_power_up = "low";
defparam \IN_MEM[25]~I .input_register_mode = "none";
defparam \IN_MEM[25]~I .input_sync_reset = "none";
defparam \IN_MEM[25]~I .oe_async_reset = "none";
defparam \IN_MEM[25]~I .oe_power_up = "low";
defparam \IN_MEM[25]~I .oe_register_mode = "none";
defparam \IN_MEM[25]~I .oe_sync_reset = "none";
defparam \IN_MEM[25]~I .operation_mode = "input";
defparam \IN_MEM[25]~I .output_async_reset = "none";
defparam \IN_MEM[25]~I .output_power_up = "low";
defparam \IN_MEM[25]~I .output_register_mode = "none";
defparam \IN_MEM[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[25]));
// synopsys translate_off
defparam \IN_C[25]~I .input_async_reset = "none";
defparam \IN_C[25]~I .input_power_up = "low";
defparam \IN_C[25]~I .input_register_mode = "none";
defparam \IN_C[25]~I .input_sync_reset = "none";
defparam \IN_C[25]~I .oe_async_reset = "none";
defparam \IN_C[25]~I .oe_power_up = "low";
defparam \IN_C[25]~I .oe_register_mode = "none";
defparam \IN_C[25]~I .oe_sync_reset = "none";
defparam \IN_C[25]~I .operation_mode = "input";
defparam \IN_C[25]~I .output_async_reset = "none";
defparam \IN_C[25]~I .output_power_up = "low";
defparam \IN_C[25]~I .output_register_mode = "none";
defparam \IN_C[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y3_N16
cycloneii_lcell_comb \inst23|inst24~3 (
// Equation(s):
// \inst23|inst24~3_combout  = \inst23|inst24~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [25])) # (!\IN_SELECT~combout  & ((\IN_C~combout [25])))))

	.dataa(\inst23|inst24~1_combout ),
	.datab(\IN_MEM~combout [25]),
	.datac(\IN_SELECT~combout ),
	.datad(\IN_C~combout [25]),
	.cin(gnd),
	.combout(\inst23|inst24~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst24~3 .lut_mask = 16'h656A;
defparam \inst23|inst24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y3_N17
cycloneii_lcell_ff \inst23|inst24~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst23|inst24~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst23|inst24~_emulated_regout ));

// Location: LCCOMB_X1_Y3_N18
cycloneii_lcell_comb \inst23|inst24~2 (
// Equation(s):
// \inst23|inst24~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [25])))) # (!\LOAD~combout  & (\inst23|inst24~1_combout  $ (((\inst23|inst24~_emulated_regout )))))

	.dataa(\inst23|inst24~1_combout ),
	.datab(\IN_LOAD~combout [25]),
	.datac(\inst23|inst24~_emulated_regout ),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst23|inst24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst24~2 .lut_mask = 16'hCC5A;
defparam \inst23|inst24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[24]));
// synopsys translate_off
defparam \IN_LOAD[24]~I .input_async_reset = "none";
defparam \IN_LOAD[24]~I .input_power_up = "low";
defparam \IN_LOAD[24]~I .input_register_mode = "none";
defparam \IN_LOAD[24]~I .input_sync_reset = "none";
defparam \IN_LOAD[24]~I .oe_async_reset = "none";
defparam \IN_LOAD[24]~I .oe_power_up = "low";
defparam \IN_LOAD[24]~I .oe_register_mode = "none";
defparam \IN_LOAD[24]~I .oe_sync_reset = "none";
defparam \IN_LOAD[24]~I .operation_mode = "input";
defparam \IN_LOAD[24]~I .output_async_reset = "none";
defparam \IN_LOAD[24]~I .output_power_up = "low";
defparam \IN_LOAD[24]~I .output_register_mode = "none";
defparam \IN_LOAD[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y3_N30
cycloneii_lcell_comb \inst23|inst28~1 (
// Equation(s):
// \inst23|inst28~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\IN_LOAD~combout [24]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst23|inst28~1_combout ))

	.dataa(vcc),
	.datab(\inst23|inst28~1_combout ),
	.datac(\IN_LOAD~combout [24]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst23|inst28~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst28~1 .lut_mask = 16'hF0CC;
defparam \inst23|inst28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[24]));
// synopsys translate_off
defparam \IN_C[24]~I .input_async_reset = "none";
defparam \IN_C[24]~I .input_power_up = "low";
defparam \IN_C[24]~I .input_register_mode = "none";
defparam \IN_C[24]~I .input_sync_reset = "none";
defparam \IN_C[24]~I .oe_async_reset = "none";
defparam \IN_C[24]~I .oe_power_up = "low";
defparam \IN_C[24]~I .oe_register_mode = "none";
defparam \IN_C[24]~I .oe_sync_reset = "none";
defparam \IN_C[24]~I .operation_mode = "input";
defparam \IN_C[24]~I .output_async_reset = "none";
defparam \IN_C[24]~I .output_power_up = "low";
defparam \IN_C[24]~I .output_register_mode = "none";
defparam \IN_C[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y3_N28
cycloneii_lcell_comb \inst23|inst28~3 (
// Equation(s):
// \inst23|inst28~3_combout  = \inst23|inst28~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [24])) # (!\IN_SELECT~combout  & ((\IN_C~combout [24])))))

	.dataa(\IN_MEM~combout [24]),
	.datab(\IN_SELECT~combout ),
	.datac(\IN_C~combout [24]),
	.datad(\inst23|inst28~1_combout ),
	.cin(gnd),
	.combout(\inst23|inst28~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst28~3 .lut_mask = 16'h47B8;
defparam \inst23|inst28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y3_N29
cycloneii_lcell_ff \inst23|inst28~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst23|inst28~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst23|inst28~_emulated_regout ));

// Location: LCCOMB_X1_Y3_N22
cycloneii_lcell_comb \inst23|inst28~2 (
// Equation(s):
// \inst23|inst28~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [24])))) # (!\LOAD~combout  & (\inst23|inst28~1_combout  $ (((\inst23|inst28~_emulated_regout )))))

	.dataa(\LOAD~combout ),
	.datab(\inst23|inst28~1_combout ),
	.datac(\IN_LOAD~combout [24]),
	.datad(\inst23|inst28~_emulated_regout ),
	.cin(gnd),
	.combout(\inst23|inst28~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst28~2 .lut_mask = 16'hB1E4;
defparam \inst23|inst28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N24
cycloneii_lcell_comb \inst22|inst~1 (
// Equation(s):
// \inst22|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [23])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst22|inst~1_combout )))

	.dataa(\IN_LOAD~combout [23]),
	.datab(vcc),
	.datac(\inst22|inst~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inst~1 .lut_mask = 16'hAAF0;
defparam \inst22|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[23]));
// synopsys translate_off
defparam \IN_C[23]~I .input_async_reset = "none";
defparam \IN_C[23]~I .input_power_up = "low";
defparam \IN_C[23]~I .input_register_mode = "none";
defparam \IN_C[23]~I .input_sync_reset = "none";
defparam \IN_C[23]~I .oe_async_reset = "none";
defparam \IN_C[23]~I .oe_power_up = "low";
defparam \IN_C[23]~I .oe_register_mode = "none";
defparam \IN_C[23]~I .oe_sync_reset = "none";
defparam \IN_C[23]~I .operation_mode = "input";
defparam \IN_C[23]~I .output_async_reset = "none";
defparam \IN_C[23]~I .output_power_up = "low";
defparam \IN_C[23]~I .output_register_mode = "none";
defparam \IN_C[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[23]));
// synopsys translate_off
defparam \IN_MEM[23]~I .input_async_reset = "none";
defparam \IN_MEM[23]~I .input_power_up = "low";
defparam \IN_MEM[23]~I .input_register_mode = "none";
defparam \IN_MEM[23]~I .input_sync_reset = "none";
defparam \IN_MEM[23]~I .oe_async_reset = "none";
defparam \IN_MEM[23]~I .oe_power_up = "low";
defparam \IN_MEM[23]~I .oe_register_mode = "none";
defparam \IN_MEM[23]~I .oe_sync_reset = "none";
defparam \IN_MEM[23]~I .operation_mode = "input";
defparam \IN_MEM[23]~I .output_async_reset = "none";
defparam \IN_MEM[23]~I .output_power_up = "low";
defparam \IN_MEM[23]~I .output_register_mode = "none";
defparam \IN_MEM[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N0
cycloneii_lcell_comb \inst22|inst~3 (
// Equation(s):
// \inst22|inst~3_combout  = \inst22|inst~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [23]))) # (!\IN_SELECT~combout  & (\IN_C~combout [23]))))

	.dataa(\inst22|inst~1_combout ),
	.datab(\IN_SELECT~combout ),
	.datac(\IN_C~combout [23]),
	.datad(\IN_MEM~combout [23]),
	.cin(gnd),
	.combout(\inst22|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inst~3 .lut_mask = 16'h569A;
defparam \inst22|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y16_N1
cycloneii_lcell_ff \inst22|inst~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst22|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|inst~_emulated_regout ));

// Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[23]));
// synopsys translate_off
defparam \IN_LOAD[23]~I .input_async_reset = "none";
defparam \IN_LOAD[23]~I .input_power_up = "low";
defparam \IN_LOAD[23]~I .input_register_mode = "none";
defparam \IN_LOAD[23]~I .input_sync_reset = "none";
defparam \IN_LOAD[23]~I .oe_async_reset = "none";
defparam \IN_LOAD[23]~I .oe_power_up = "low";
defparam \IN_LOAD[23]~I .oe_register_mode = "none";
defparam \IN_LOAD[23]~I .oe_sync_reset = "none";
defparam \IN_LOAD[23]~I .operation_mode = "input";
defparam \IN_LOAD[23]~I .output_async_reset = "none";
defparam \IN_LOAD[23]~I .output_power_up = "low";
defparam \IN_LOAD[23]~I .output_register_mode = "none";
defparam \IN_LOAD[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N18
cycloneii_lcell_comb \inst22|inst~2 (
// Equation(s):
// \inst22|inst~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [23])))) # (!\LOAD~combout  & (\inst22|inst~1_combout  $ ((\inst22|inst~_emulated_regout ))))

	.dataa(\inst22|inst~1_combout ),
	.datab(\inst22|inst~_emulated_regout ),
	.datac(\LOAD~combout ),
	.datad(\IN_LOAD~combout [23]),
	.cin(gnd),
	.combout(\inst22|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inst~2 .lut_mask = 16'hF606;
defparam \inst22|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[22]));
// synopsys translate_off
defparam \IN_LOAD[22]~I .input_async_reset = "none";
defparam \IN_LOAD[22]~I .input_power_up = "low";
defparam \IN_LOAD[22]~I .input_register_mode = "none";
defparam \IN_LOAD[22]~I .input_sync_reset = "none";
defparam \IN_LOAD[22]~I .oe_async_reset = "none";
defparam \IN_LOAD[22]~I .oe_power_up = "low";
defparam \IN_LOAD[22]~I .oe_register_mode = "none";
defparam \IN_LOAD[22]~I .oe_sync_reset = "none";
defparam \IN_LOAD[22]~I .operation_mode = "input";
defparam \IN_LOAD[22]~I .output_async_reset = "none";
defparam \IN_LOAD[22]~I .output_power_up = "low";
defparam \IN_LOAD[22]~I .output_register_mode = "none";
defparam \IN_LOAD[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N24
cycloneii_lcell_comb \inst22|inst5~1 (
// Equation(s):
// \inst22|inst5~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [22])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst22|inst5~1_combout )))

	.dataa(\IN_LOAD~combout [22]),
	.datab(vcc),
	.datac(\inst22|inst5~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|inst5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inst5~1 .lut_mask = 16'hAAF0;
defparam \inst22|inst5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[22]));
// synopsys translate_off
defparam \IN_MEM[22]~I .input_async_reset = "none";
defparam \IN_MEM[22]~I .input_power_up = "low";
defparam \IN_MEM[22]~I .input_register_mode = "none";
defparam \IN_MEM[22]~I .input_sync_reset = "none";
defparam \IN_MEM[22]~I .oe_async_reset = "none";
defparam \IN_MEM[22]~I .oe_power_up = "low";
defparam \IN_MEM[22]~I .oe_register_mode = "none";
defparam \IN_MEM[22]~I .oe_sync_reset = "none";
defparam \IN_MEM[22]~I .operation_mode = "input";
defparam \IN_MEM[22]~I .output_async_reset = "none";
defparam \IN_MEM[22]~I .output_power_up = "low";
defparam \IN_MEM[22]~I .output_register_mode = "none";
defparam \IN_MEM[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N0
cycloneii_lcell_comb \inst22|inst5~3 (
// Equation(s):
// \inst22|inst5~3_combout  = \inst22|inst5~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [22]))) # (!\IN_SELECT~combout  & (\IN_C~combout [22]))))

	.dataa(\IN_C~combout [22]),
	.datab(\IN_SELECT~combout ),
	.datac(\inst22|inst5~1_combout ),
	.datad(\IN_MEM~combout [22]),
	.cin(gnd),
	.combout(\inst22|inst5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inst5~3 .lut_mask = 16'h1ED2;
defparam \inst22|inst5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y4_N1
cycloneii_lcell_ff \inst22|inst5~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst22|inst5~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|inst5~_emulated_regout ));

// Location: LCCOMB_X49_Y4_N2
cycloneii_lcell_comb \inst22|inst5~2 (
// Equation(s):
// \inst22|inst5~2_combout  = (\LOAD~combout  & (\IN_LOAD~combout [22])) # (!\LOAD~combout  & ((\inst22|inst5~1_combout  $ (\inst22|inst5~_emulated_regout ))))

	.dataa(\IN_LOAD~combout [22]),
	.datab(\LOAD~combout ),
	.datac(\inst22|inst5~1_combout ),
	.datad(\inst22|inst5~_emulated_regout ),
	.cin(gnd),
	.combout(\inst22|inst5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inst5~2 .lut_mask = 16'h8BB8;
defparam \inst22|inst5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[21]));
// synopsys translate_off
defparam \IN_LOAD[21]~I .input_async_reset = "none";
defparam \IN_LOAD[21]~I .input_power_up = "low";
defparam \IN_LOAD[21]~I .input_register_mode = "none";
defparam \IN_LOAD[21]~I .input_sync_reset = "none";
defparam \IN_LOAD[21]~I .oe_async_reset = "none";
defparam \IN_LOAD[21]~I .oe_power_up = "low";
defparam \IN_LOAD[21]~I .oe_register_mode = "none";
defparam \IN_LOAD[21]~I .oe_sync_reset = "none";
defparam \IN_LOAD[21]~I .operation_mode = "input";
defparam \IN_LOAD[21]~I .output_async_reset = "none";
defparam \IN_LOAD[21]~I .output_power_up = "low";
defparam \IN_LOAD[21]~I .output_register_mode = "none";
defparam \IN_LOAD[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N10
cycloneii_lcell_comb \inst22|inst8~1 (
// Equation(s):
// \inst22|inst8~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\IN_LOAD~combout [21]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst22|inst8~1_combout ))

	.dataa(\inst22|inst8~1_combout ),
	.datab(\IN_LOAD~combout [21]),
	.datac(vcc),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|inst8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inst8~1 .lut_mask = 16'hCCAA;
defparam \inst22|inst8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[21]));
// synopsys translate_off
defparam \IN_C[21]~I .input_async_reset = "none";
defparam \IN_C[21]~I .input_power_up = "low";
defparam \IN_C[21]~I .input_register_mode = "none";
defparam \IN_C[21]~I .input_sync_reset = "none";
defparam \IN_C[21]~I .oe_async_reset = "none";
defparam \IN_C[21]~I .oe_power_up = "low";
defparam \IN_C[21]~I .oe_register_mode = "none";
defparam \IN_C[21]~I .oe_sync_reset = "none";
defparam \IN_C[21]~I .operation_mode = "input";
defparam \IN_C[21]~I .output_async_reset = "none";
defparam \IN_C[21]~I .output_power_up = "low";
defparam \IN_C[21]~I .output_register_mode = "none";
defparam \IN_C[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[21]));
// synopsys translate_off
defparam \IN_MEM[21]~I .input_async_reset = "none";
defparam \IN_MEM[21]~I .input_power_up = "low";
defparam \IN_MEM[21]~I .input_register_mode = "none";
defparam \IN_MEM[21]~I .input_sync_reset = "none";
defparam \IN_MEM[21]~I .oe_async_reset = "none";
defparam \IN_MEM[21]~I .oe_power_up = "low";
defparam \IN_MEM[21]~I .oe_register_mode = "none";
defparam \IN_MEM[21]~I .oe_sync_reset = "none";
defparam \IN_MEM[21]~I .operation_mode = "input";
defparam \IN_MEM[21]~I .output_async_reset = "none";
defparam \IN_MEM[21]~I .output_power_up = "low";
defparam \IN_MEM[21]~I .output_register_mode = "none";
defparam \IN_MEM[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N28
cycloneii_lcell_comb \inst22|inst8~3 (
// Equation(s):
// \inst22|inst8~3_combout  = \inst22|inst8~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [21]))) # (!\IN_SELECT~combout  & (\IN_C~combout [21]))))

	.dataa(\inst22|inst8~1_combout ),
	.datab(\IN_C~combout [21]),
	.datac(\IN_SELECT~combout ),
	.datad(\IN_MEM~combout [21]),
	.cin(gnd),
	.combout(\inst22|inst8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inst8~3 .lut_mask = 16'h56A6;
defparam \inst22|inst8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y16_N29
cycloneii_lcell_ff \inst22|inst8~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst22|inst8~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|inst8~_emulated_regout ));

// Location: LCCOMB_X49_Y16_N22
cycloneii_lcell_comb \inst22|inst8~2 (
// Equation(s):
// \inst22|inst8~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [21])))) # (!\LOAD~combout  & (\inst22|inst8~1_combout  $ ((\inst22|inst8~_emulated_regout ))))

	.dataa(\inst22|inst8~1_combout ),
	.datab(\inst22|inst8~_emulated_regout ),
	.datac(\LOAD~combout ),
	.datad(\IN_LOAD~combout [21]),
	.cin(gnd),
	.combout(\inst22|inst8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inst8~2 .lut_mask = 16'hF606;
defparam \inst22|inst8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[20]));
// synopsys translate_off
defparam \IN_LOAD[20]~I .input_async_reset = "none";
defparam \IN_LOAD[20]~I .input_power_up = "low";
defparam \IN_LOAD[20]~I .input_register_mode = "none";
defparam \IN_LOAD[20]~I .input_sync_reset = "none";
defparam \IN_LOAD[20]~I .oe_async_reset = "none";
defparam \IN_LOAD[20]~I .oe_power_up = "low";
defparam \IN_LOAD[20]~I .oe_register_mode = "none";
defparam \IN_LOAD[20]~I .oe_sync_reset = "none";
defparam \IN_LOAD[20]~I .operation_mode = "input";
defparam \IN_LOAD[20]~I .output_async_reset = "none";
defparam \IN_LOAD[20]~I .output_power_up = "low";
defparam \IN_LOAD[20]~I .output_register_mode = "none";
defparam \IN_LOAD[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N12
cycloneii_lcell_comb \inst22|inst12~1 (
// Equation(s):
// \inst22|inst12~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\IN_LOAD~combout [20]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst22|inst12~1_combout ))

	.dataa(\inst22|inst12~1_combout ),
	.datab(\IN_LOAD~combout [20]),
	.datac(vcc),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|inst12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inst12~1 .lut_mask = 16'hCCAA;
defparam \inst22|inst12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[20]));
// synopsys translate_off
defparam \IN_MEM[20]~I .input_async_reset = "none";
defparam \IN_MEM[20]~I .input_power_up = "low";
defparam \IN_MEM[20]~I .input_register_mode = "none";
defparam \IN_MEM[20]~I .input_sync_reset = "none";
defparam \IN_MEM[20]~I .oe_async_reset = "none";
defparam \IN_MEM[20]~I .oe_power_up = "low";
defparam \IN_MEM[20]~I .oe_register_mode = "none";
defparam \IN_MEM[20]~I .oe_sync_reset = "none";
defparam \IN_MEM[20]~I .operation_mode = "input";
defparam \IN_MEM[20]~I .output_async_reset = "none";
defparam \IN_MEM[20]~I .output_power_up = "low";
defparam \IN_MEM[20]~I .output_register_mode = "none";
defparam \IN_MEM[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[20]));
// synopsys translate_off
defparam \IN_C[20]~I .input_async_reset = "none";
defparam \IN_C[20]~I .input_power_up = "low";
defparam \IN_C[20]~I .input_register_mode = "none";
defparam \IN_C[20]~I .input_sync_reset = "none";
defparam \IN_C[20]~I .oe_async_reset = "none";
defparam \IN_C[20]~I .oe_power_up = "low";
defparam \IN_C[20]~I .oe_register_mode = "none";
defparam \IN_C[20]~I .oe_sync_reset = "none";
defparam \IN_C[20]~I .operation_mode = "input";
defparam \IN_C[20]~I .output_async_reset = "none";
defparam \IN_C[20]~I .output_power_up = "low";
defparam \IN_C[20]~I .output_register_mode = "none";
defparam \IN_C[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N16
cycloneii_lcell_comb \inst22|inst12~3 (
// Equation(s):
// \inst22|inst12~3_combout  = \inst22|inst12~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [20])) # (!\IN_SELECT~combout  & ((\IN_C~combout [20])))))

	.dataa(\inst22|inst12~1_combout ),
	.datab(\IN_MEM~combout [20]),
	.datac(\IN_SELECT~combout ),
	.datad(\IN_C~combout [20]),
	.cin(gnd),
	.combout(\inst22|inst12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inst12~3 .lut_mask = 16'h656A;
defparam \inst22|inst12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y16_N17
cycloneii_lcell_ff \inst22|inst12~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst22|inst12~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|inst12~_emulated_regout ));

// Location: LCCOMB_X49_Y16_N2
cycloneii_lcell_comb \inst22|inst12~2 (
// Equation(s):
// \inst22|inst12~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [20])))) # (!\LOAD~combout  & (\inst22|inst12~1_combout  $ ((\inst22|inst12~_emulated_regout ))))

	.dataa(\inst22|inst12~1_combout ),
	.datab(\LOAD~combout ),
	.datac(\inst22|inst12~_emulated_regout ),
	.datad(\IN_LOAD~combout [20]),
	.cin(gnd),
	.combout(\inst22|inst12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inst12~2 .lut_mask = 16'hDE12;
defparam \inst22|inst12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[19]));
// synopsys translate_off
defparam \IN_LOAD[19]~I .input_async_reset = "none";
defparam \IN_LOAD[19]~I .input_power_up = "low";
defparam \IN_LOAD[19]~I .input_register_mode = "none";
defparam \IN_LOAD[19]~I .input_sync_reset = "none";
defparam \IN_LOAD[19]~I .oe_async_reset = "none";
defparam \IN_LOAD[19]~I .oe_power_up = "low";
defparam \IN_LOAD[19]~I .oe_register_mode = "none";
defparam \IN_LOAD[19]~I .oe_sync_reset = "none";
defparam \IN_LOAD[19]~I .operation_mode = "input";
defparam \IN_LOAD[19]~I .output_async_reset = "none";
defparam \IN_LOAD[19]~I .output_power_up = "low";
defparam \IN_LOAD[19]~I .output_register_mode = "none";
defparam \IN_LOAD[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[19]));
// synopsys translate_off
defparam \IN_MEM[19]~I .input_async_reset = "none";
defparam \IN_MEM[19]~I .input_power_up = "low";
defparam \IN_MEM[19]~I .input_register_mode = "none";
defparam \IN_MEM[19]~I .input_sync_reset = "none";
defparam \IN_MEM[19]~I .oe_async_reset = "none";
defparam \IN_MEM[19]~I .oe_power_up = "low";
defparam \IN_MEM[19]~I .oe_register_mode = "none";
defparam \IN_MEM[19]~I .oe_sync_reset = "none";
defparam \IN_MEM[19]~I .operation_mode = "input";
defparam \IN_MEM[19]~I .output_async_reset = "none";
defparam \IN_MEM[19]~I .output_power_up = "low";
defparam \IN_MEM[19]~I .output_register_mode = "none";
defparam \IN_MEM[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N30
cycloneii_lcell_comb \inst22|inst16~1 (
// Equation(s):
// \inst22|inst16~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\IN_LOAD~combout [19]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst22|inst16~1_combout ))

	.dataa(vcc),
	.datab(\inst22|inst16~1_combout ),
	.datac(\IN_LOAD~combout [19]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|inst16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inst16~1 .lut_mask = 16'hF0CC;
defparam \inst22|inst16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N20
cycloneii_lcell_comb \inst22|inst16~3 (
// Equation(s):
// \inst22|inst16~3_combout  = \inst22|inst16~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [19]))) # (!\IN_SELECT~combout  & (\IN_C~combout [19]))))

	.dataa(\IN_C~combout [19]),
	.datab(\IN_SELECT~combout ),
	.datac(\IN_MEM~combout [19]),
	.datad(\inst22|inst16~1_combout ),
	.cin(gnd),
	.combout(\inst22|inst16~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inst16~3 .lut_mask = 16'h1DE2;
defparam \inst22|inst16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y16_N21
cycloneii_lcell_ff \inst22|inst16~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst22|inst16~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|inst16~_emulated_regout ));

// Location: LCCOMB_X49_Y16_N6
cycloneii_lcell_comb \inst22|inst16~2 (
// Equation(s):
// \inst22|inst16~2_combout  = (\LOAD~combout  & (\IN_LOAD~combout [19])) # (!\LOAD~combout  & ((\inst22|inst16~_emulated_regout  $ (\inst22|inst16~1_combout ))))

	.dataa(\IN_LOAD~combout [19]),
	.datab(\LOAD~combout ),
	.datac(\inst22|inst16~_emulated_regout ),
	.datad(\inst22|inst16~1_combout ),
	.cin(gnd),
	.combout(\inst22|inst16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inst16~2 .lut_mask = 16'h8BB8;
defparam \inst22|inst16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[18]));
// synopsys translate_off
defparam \IN_LOAD[18]~I .input_async_reset = "none";
defparam \IN_LOAD[18]~I .input_power_up = "low";
defparam \IN_LOAD[18]~I .input_register_mode = "none";
defparam \IN_LOAD[18]~I .input_sync_reset = "none";
defparam \IN_LOAD[18]~I .oe_async_reset = "none";
defparam \IN_LOAD[18]~I .oe_power_up = "low";
defparam \IN_LOAD[18]~I .oe_register_mode = "none";
defparam \IN_LOAD[18]~I .oe_sync_reset = "none";
defparam \IN_LOAD[18]~I .operation_mode = "input";
defparam \IN_LOAD[18]~I .output_async_reset = "none";
defparam \IN_LOAD[18]~I .output_power_up = "low";
defparam \IN_LOAD[18]~I .output_register_mode = "none";
defparam \IN_LOAD[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N10
cycloneii_lcell_comb \inst22|inst20~1 (
// Equation(s):
// \inst22|inst20~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\IN_LOAD~combout [18]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst22|inst20~1_combout ))

	.dataa(\inst22|inst20~1_combout ),
	.datab(vcc),
	.datac(\IN_LOAD~combout [18]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|inst20~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inst20~1 .lut_mask = 16'hF0AA;
defparam \inst22|inst20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[18]));
// synopsys translate_off
defparam \IN_C[18]~I .input_async_reset = "none";
defparam \IN_C[18]~I .input_power_up = "low";
defparam \IN_C[18]~I .input_register_mode = "none";
defparam \IN_C[18]~I .input_sync_reset = "none";
defparam \IN_C[18]~I .oe_async_reset = "none";
defparam \IN_C[18]~I .oe_power_up = "low";
defparam \IN_C[18]~I .oe_register_mode = "none";
defparam \IN_C[18]~I .oe_sync_reset = "none";
defparam \IN_C[18]~I .operation_mode = "input";
defparam \IN_C[18]~I .output_async_reset = "none";
defparam \IN_C[18]~I .output_power_up = "low";
defparam \IN_C[18]~I .output_register_mode = "none";
defparam \IN_C[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[18]));
// synopsys translate_off
defparam \IN_MEM[18]~I .input_async_reset = "none";
defparam \IN_MEM[18]~I .input_power_up = "low";
defparam \IN_MEM[18]~I .input_register_mode = "none";
defparam \IN_MEM[18]~I .input_sync_reset = "none";
defparam \IN_MEM[18]~I .oe_async_reset = "none";
defparam \IN_MEM[18]~I .oe_power_up = "low";
defparam \IN_MEM[18]~I .oe_register_mode = "none";
defparam \IN_MEM[18]~I .oe_sync_reset = "none";
defparam \IN_MEM[18]~I .operation_mode = "input";
defparam \IN_MEM[18]~I .output_async_reset = "none";
defparam \IN_MEM[18]~I .output_power_up = "low";
defparam \IN_MEM[18]~I .output_register_mode = "none";
defparam \IN_MEM[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N12
cycloneii_lcell_comb \inst22|inst20~3 (
// Equation(s):
// \inst22|inst20~3_combout  = \inst22|inst20~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [18]))) # (!\IN_SELECT~combout  & (\IN_C~combout [18]))))

	.dataa(\inst22|inst20~1_combout ),
	.datab(\IN_SELECT~combout ),
	.datac(\IN_C~combout [18]),
	.datad(\IN_MEM~combout [18]),
	.cin(gnd),
	.combout(\inst22|inst20~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inst20~3 .lut_mask = 16'h569A;
defparam \inst22|inst20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y4_N13
cycloneii_lcell_ff \inst22|inst20~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst22|inst20~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|inst20~_emulated_regout ));

// Location: LCCOMB_X49_Y4_N6
cycloneii_lcell_comb \inst22|inst20~2 (
// Equation(s):
// \inst22|inst20~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [18])))) # (!\LOAD~combout  & (\inst22|inst20~1_combout  $ (((\inst22|inst20~_emulated_regout )))))

	.dataa(\inst22|inst20~1_combout ),
	.datab(\LOAD~combout ),
	.datac(\IN_LOAD~combout [18]),
	.datad(\inst22|inst20~_emulated_regout ),
	.cin(gnd),
	.combout(\inst22|inst20~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inst20~2 .lut_mask = 16'hD1E2;
defparam \inst22|inst20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[17]));
// synopsys translate_off
defparam \IN_C[17]~I .input_async_reset = "none";
defparam \IN_C[17]~I .input_power_up = "low";
defparam \IN_C[17]~I .input_register_mode = "none";
defparam \IN_C[17]~I .input_sync_reset = "none";
defparam \IN_C[17]~I .oe_async_reset = "none";
defparam \IN_C[17]~I .oe_power_up = "low";
defparam \IN_C[17]~I .oe_register_mode = "none";
defparam \IN_C[17]~I .oe_sync_reset = "none";
defparam \IN_C[17]~I .operation_mode = "input";
defparam \IN_C[17]~I .output_async_reset = "none";
defparam \IN_C[17]~I .output_power_up = "low";
defparam \IN_C[17]~I .output_register_mode = "none";
defparam \IN_C[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[17]));
// synopsys translate_off
defparam \IN_MEM[17]~I .input_async_reset = "none";
defparam \IN_MEM[17]~I .input_power_up = "low";
defparam \IN_MEM[17]~I .input_register_mode = "none";
defparam \IN_MEM[17]~I .input_sync_reset = "none";
defparam \IN_MEM[17]~I .oe_async_reset = "none";
defparam \IN_MEM[17]~I .oe_power_up = "low";
defparam \IN_MEM[17]~I .oe_register_mode = "none";
defparam \IN_MEM[17]~I .oe_sync_reset = "none";
defparam \IN_MEM[17]~I .operation_mode = "input";
defparam \IN_MEM[17]~I .output_async_reset = "none";
defparam \IN_MEM[17]~I .output_power_up = "low";
defparam \IN_MEM[17]~I .output_register_mode = "none";
defparam \IN_MEM[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N16
cycloneii_lcell_comb \inst22|inst24~3 (
// Equation(s):
// \inst22|inst24~3_combout  = \inst22|inst24~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [17]))) # (!\IN_SELECT~combout  & (\IN_C~combout [17]))))

	.dataa(\inst22|inst24~1_combout ),
	.datab(\IN_SELECT~combout ),
	.datac(\IN_C~combout [17]),
	.datad(\IN_MEM~combout [17]),
	.cin(gnd),
	.combout(\inst22|inst24~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inst24~3 .lut_mask = 16'h569A;
defparam \inst22|inst24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y4_N17
cycloneii_lcell_ff \inst22|inst24~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst22|inst24~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|inst24~_emulated_regout ));

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[17]));
// synopsys translate_off
defparam \IN_LOAD[17]~I .input_async_reset = "none";
defparam \IN_LOAD[17]~I .input_power_up = "low";
defparam \IN_LOAD[17]~I .input_register_mode = "none";
defparam \IN_LOAD[17]~I .input_sync_reset = "none";
defparam \IN_LOAD[17]~I .oe_async_reset = "none";
defparam \IN_LOAD[17]~I .oe_power_up = "low";
defparam \IN_LOAD[17]~I .oe_register_mode = "none";
defparam \IN_LOAD[17]~I .oe_sync_reset = "none";
defparam \IN_LOAD[17]~I .operation_mode = "input";
defparam \IN_LOAD[17]~I .output_async_reset = "none";
defparam \IN_LOAD[17]~I .output_power_up = "low";
defparam \IN_LOAD[17]~I .output_register_mode = "none";
defparam \IN_LOAD[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N20
cycloneii_lcell_comb \inst22|inst24~1 (
// Equation(s):
// \inst22|inst24~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [17])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst22|inst24~1_combout )))

	.dataa(\IN_LOAD~combout [17]),
	.datab(vcc),
	.datac(\inst22|inst24~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|inst24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inst24~1 .lut_mask = 16'hAAF0;
defparam \inst22|inst24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N26
cycloneii_lcell_comb \inst22|inst24~2 (
// Equation(s):
// \inst22|inst24~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [17])))) # (!\LOAD~combout  & (\inst22|inst24~_emulated_regout  $ (((\inst22|inst24~1_combout )))))

	.dataa(\inst22|inst24~_emulated_regout ),
	.datab(\LOAD~combout ),
	.datac(\IN_LOAD~combout [17]),
	.datad(\inst22|inst24~1_combout ),
	.cin(gnd),
	.combout(\inst22|inst24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inst24~2 .lut_mask = 16'hD1E2;
defparam \inst22|inst24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[16]));
// synopsys translate_off
defparam \IN_LOAD[16]~I .input_async_reset = "none";
defparam \IN_LOAD[16]~I .input_power_up = "low";
defparam \IN_LOAD[16]~I .input_register_mode = "none";
defparam \IN_LOAD[16]~I .input_sync_reset = "none";
defparam \IN_LOAD[16]~I .oe_async_reset = "none";
defparam \IN_LOAD[16]~I .oe_power_up = "low";
defparam \IN_LOAD[16]~I .oe_register_mode = "none";
defparam \IN_LOAD[16]~I .oe_sync_reset = "none";
defparam \IN_LOAD[16]~I .operation_mode = "input";
defparam \IN_LOAD[16]~I .output_async_reset = "none";
defparam \IN_LOAD[16]~I .output_power_up = "low";
defparam \IN_LOAD[16]~I .output_register_mode = "none";
defparam \IN_LOAD[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N30
cycloneii_lcell_comb \inst22|inst28~1 (
// Equation(s):
// \inst22|inst28~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\IN_LOAD~combout [16]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst22|inst28~1_combout ))

	.dataa(vcc),
	.datab(\inst22|inst28~1_combout ),
	.datac(\IN_LOAD~combout [16]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|inst28~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inst28~1 .lut_mask = 16'hF0CC;
defparam \inst22|inst28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[16]));
// synopsys translate_off
defparam \IN_C[16]~I .input_async_reset = "none";
defparam \IN_C[16]~I .input_power_up = "low";
defparam \IN_C[16]~I .input_register_mode = "none";
defparam \IN_C[16]~I .input_sync_reset = "none";
defparam \IN_C[16]~I .oe_async_reset = "none";
defparam \IN_C[16]~I .oe_power_up = "low";
defparam \IN_C[16]~I .oe_register_mode = "none";
defparam \IN_C[16]~I .oe_sync_reset = "none";
defparam \IN_C[16]~I .operation_mode = "input";
defparam \IN_C[16]~I .output_async_reset = "none";
defparam \IN_C[16]~I .output_power_up = "low";
defparam \IN_C[16]~I .output_register_mode = "none";
defparam \IN_C[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[16]));
// synopsys translate_off
defparam \IN_MEM[16]~I .input_async_reset = "none";
defparam \IN_MEM[16]~I .input_power_up = "low";
defparam \IN_MEM[16]~I .input_register_mode = "none";
defparam \IN_MEM[16]~I .input_sync_reset = "none";
defparam \IN_MEM[16]~I .oe_async_reset = "none";
defparam \IN_MEM[16]~I .oe_power_up = "low";
defparam \IN_MEM[16]~I .oe_register_mode = "none";
defparam \IN_MEM[16]~I .oe_sync_reset = "none";
defparam \IN_MEM[16]~I .operation_mode = "input";
defparam \IN_MEM[16]~I .output_async_reset = "none";
defparam \IN_MEM[16]~I .output_power_up = "low";
defparam \IN_MEM[16]~I .output_register_mode = "none";
defparam \IN_MEM[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N28
cycloneii_lcell_comb \inst22|inst28~3 (
// Equation(s):
// \inst22|inst28~3_combout  = \inst22|inst28~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [16]))) # (!\IN_SELECT~combout  & (\IN_C~combout [16]))))

	.dataa(\IN_SELECT~combout ),
	.datab(\inst22|inst28~1_combout ),
	.datac(\IN_C~combout [16]),
	.datad(\IN_MEM~combout [16]),
	.cin(gnd),
	.combout(\inst22|inst28~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inst28~3 .lut_mask = 16'h369C;
defparam \inst22|inst28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y4_N29
cycloneii_lcell_ff \inst22|inst28~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst22|inst28~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|inst28~_emulated_regout ));

// Location: LCCOMB_X49_Y4_N22
cycloneii_lcell_comb \inst22|inst28~2 (
// Equation(s):
// \inst22|inst28~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [16])))) # (!\LOAD~combout  & (\inst22|inst28~_emulated_regout  $ ((\inst22|inst28~1_combout ))))

	.dataa(\inst22|inst28~_emulated_regout ),
	.datab(\inst22|inst28~1_combout ),
	.datac(\IN_LOAD~combout [16]),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst22|inst28~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inst28~2 .lut_mask = 16'hF066;
defparam \inst22|inst28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[15]));
// synopsys translate_off
defparam \IN_LOAD[15]~I .input_async_reset = "none";
defparam \IN_LOAD[15]~I .input_power_up = "low";
defparam \IN_LOAD[15]~I .input_register_mode = "none";
defparam \IN_LOAD[15]~I .input_sync_reset = "none";
defparam \IN_LOAD[15]~I .oe_async_reset = "none";
defparam \IN_LOAD[15]~I .oe_power_up = "low";
defparam \IN_LOAD[15]~I .oe_register_mode = "none";
defparam \IN_LOAD[15]~I .oe_sync_reset = "none";
defparam \IN_LOAD[15]~I .operation_mode = "input";
defparam \IN_LOAD[15]~I .output_async_reset = "none";
defparam \IN_LOAD[15]~I .output_power_up = "low";
defparam \IN_LOAD[15]~I .output_register_mode = "none";
defparam \IN_LOAD[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N24
cycloneii_lcell_comb \inst20|inst~1 (
// Equation(s):
// \inst20|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [15])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst20|inst~1_combout )))

	.dataa(vcc),
	.datab(\IN_LOAD~combout [15]),
	.datac(\inst20|inst~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst20|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst~1 .lut_mask = 16'hCCF0;
defparam \inst20|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[15]));
// synopsys translate_off
defparam \IN_MEM[15]~I .input_async_reset = "none";
defparam \IN_MEM[15]~I .input_power_up = "low";
defparam \IN_MEM[15]~I .input_register_mode = "none";
defparam \IN_MEM[15]~I .input_sync_reset = "none";
defparam \IN_MEM[15]~I .oe_async_reset = "none";
defparam \IN_MEM[15]~I .oe_power_up = "low";
defparam \IN_MEM[15]~I .oe_register_mode = "none";
defparam \IN_MEM[15]~I .oe_sync_reset = "none";
defparam \IN_MEM[15]~I .operation_mode = "input";
defparam \IN_MEM[15]~I .output_async_reset = "none";
defparam \IN_MEM[15]~I .output_power_up = "low";
defparam \IN_MEM[15]~I .output_register_mode = "none";
defparam \IN_MEM[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N0
cycloneii_lcell_comb \inst20|inst~3 (
// Equation(s):
// \inst20|inst~3_combout  = \inst20|inst~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [15]))) # (!\IN_SELECT~combout  & (\IN_C~combout [15]))))

	.dataa(\IN_C~combout [15]),
	.datab(\IN_MEM~combout [15]),
	.datac(\inst20|inst~1_combout ),
	.datad(\IN_SELECT~combout ),
	.cin(gnd),
	.combout(\inst20|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst~3 .lut_mask = 16'h3C5A;
defparam \inst20|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y8_N1
cycloneii_lcell_ff \inst20|inst~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst20|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|inst~_emulated_regout ));

// Location: LCCOMB_X1_Y8_N2
cycloneii_lcell_comb \inst20|inst~2 (
// Equation(s):
// \inst20|inst~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [15])))) # (!\LOAD~combout  & (\inst20|inst~1_combout  $ (((\inst20|inst~_emulated_regout )))))

	.dataa(\inst20|inst~1_combout ),
	.datab(\IN_LOAD~combout [15]),
	.datac(\LOAD~combout ),
	.datad(\inst20|inst~_emulated_regout ),
	.cin(gnd),
	.combout(\inst20|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst~2 .lut_mask = 16'hC5CA;
defparam \inst20|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[14]));
// synopsys translate_off
defparam \IN_LOAD[14]~I .input_async_reset = "none";
defparam \IN_LOAD[14]~I .input_power_up = "low";
defparam \IN_LOAD[14]~I .input_register_mode = "none";
defparam \IN_LOAD[14]~I .input_sync_reset = "none";
defparam \IN_LOAD[14]~I .oe_async_reset = "none";
defparam \IN_LOAD[14]~I .oe_power_up = "low";
defparam \IN_LOAD[14]~I .oe_register_mode = "none";
defparam \IN_LOAD[14]~I .oe_sync_reset = "none";
defparam \IN_LOAD[14]~I .operation_mode = "input";
defparam \IN_LOAD[14]~I .output_async_reset = "none";
defparam \IN_LOAD[14]~I .output_power_up = "low";
defparam \IN_LOAD[14]~I .output_register_mode = "none";
defparam \IN_LOAD[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N24
cycloneii_lcell_comb \inst20|inst5~1 (
// Equation(s):
// \inst20|inst5~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [14])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst20|inst5~1_combout )))

	.dataa(vcc),
	.datab(\IN_LOAD~combout [14]),
	.datac(\inst20|inst5~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst20|inst5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst5~1 .lut_mask = 16'hCCF0;
defparam \inst20|inst5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[14]));
// synopsys translate_off
defparam \IN_MEM[14]~I .input_async_reset = "none";
defparam \IN_MEM[14]~I .input_power_up = "low";
defparam \IN_MEM[14]~I .input_register_mode = "none";
defparam \IN_MEM[14]~I .input_sync_reset = "none";
defparam \IN_MEM[14]~I .oe_async_reset = "none";
defparam \IN_MEM[14]~I .oe_power_up = "low";
defparam \IN_MEM[14]~I .oe_register_mode = "none";
defparam \IN_MEM[14]~I .oe_sync_reset = "none";
defparam \IN_MEM[14]~I .operation_mode = "input";
defparam \IN_MEM[14]~I .output_async_reset = "none";
defparam \IN_MEM[14]~I .output_power_up = "low";
defparam \IN_MEM[14]~I .output_register_mode = "none";
defparam \IN_MEM[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[14]));
// synopsys translate_off
defparam \IN_C[14]~I .input_async_reset = "none";
defparam \IN_C[14]~I .input_power_up = "low";
defparam \IN_C[14]~I .input_register_mode = "none";
defparam \IN_C[14]~I .input_sync_reset = "none";
defparam \IN_C[14]~I .oe_async_reset = "none";
defparam \IN_C[14]~I .oe_power_up = "low";
defparam \IN_C[14]~I .oe_register_mode = "none";
defparam \IN_C[14]~I .oe_sync_reset = "none";
defparam \IN_C[14]~I .operation_mode = "input";
defparam \IN_C[14]~I .output_async_reset = "none";
defparam \IN_C[14]~I .output_power_up = "low";
defparam \IN_C[14]~I .output_register_mode = "none";
defparam \IN_C[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N0
cycloneii_lcell_comb \inst20|inst5~3 (
// Equation(s):
// \inst20|inst5~3_combout  = \inst20|inst5~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [14])) # (!\IN_SELECT~combout  & ((\IN_C~combout [14])))))

	.dataa(\IN_SELECT~combout ),
	.datab(\IN_MEM~combout [14]),
	.datac(\inst20|inst5~1_combout ),
	.datad(\IN_C~combout [14]),
	.cin(gnd),
	.combout(\inst20|inst5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst5~3 .lut_mask = 16'h2D78;
defparam \inst20|inst5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N1
cycloneii_lcell_ff \inst20|inst5~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst20|inst5~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|inst5~_emulated_regout ));

// Location: LCCOMB_X49_Y25_N10
cycloneii_lcell_comb \inst20|inst5~2 (
// Equation(s):
// \inst20|inst5~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [14])))) # (!\LOAD~combout  & (\inst20|inst5~1_combout  $ ((\inst20|inst5~_emulated_regout ))))

	.dataa(\inst20|inst5~1_combout ),
	.datab(\inst20|inst5~_emulated_regout ),
	.datac(\LOAD~combout ),
	.datad(\IN_LOAD~combout [14]),
	.cin(gnd),
	.combout(\inst20|inst5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst5~2 .lut_mask = 16'hF606;
defparam \inst20|inst5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[13]));
// synopsys translate_off
defparam \IN_LOAD[13]~I .input_async_reset = "none";
defparam \IN_LOAD[13]~I .input_power_up = "low";
defparam \IN_LOAD[13]~I .input_register_mode = "none";
defparam \IN_LOAD[13]~I .input_sync_reset = "none";
defparam \IN_LOAD[13]~I .oe_async_reset = "none";
defparam \IN_LOAD[13]~I .oe_power_up = "low";
defparam \IN_LOAD[13]~I .oe_register_mode = "none";
defparam \IN_LOAD[13]~I .oe_sync_reset = "none";
defparam \IN_LOAD[13]~I .operation_mode = "input";
defparam \IN_LOAD[13]~I .output_async_reset = "none";
defparam \IN_LOAD[13]~I .output_power_up = "low";
defparam \IN_LOAD[13]~I .output_register_mode = "none";
defparam \IN_LOAD[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N2
cycloneii_lcell_comb \inst20|inst8~1 (
// Equation(s):
// \inst20|inst8~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [13])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst20|inst8~1_combout )))

	.dataa(vcc),
	.datab(\IN_LOAD~combout [13]),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst20|inst8~1_combout ),
	.cin(gnd),
	.combout(\inst20|inst8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst8~1 .lut_mask = 16'hCFC0;
defparam \inst20|inst8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[13]));
// synopsys translate_off
defparam \IN_C[13]~I .input_async_reset = "none";
defparam \IN_C[13]~I .input_power_up = "low";
defparam \IN_C[13]~I .input_register_mode = "none";
defparam \IN_C[13]~I .input_sync_reset = "none";
defparam \IN_C[13]~I .oe_async_reset = "none";
defparam \IN_C[13]~I .oe_power_up = "low";
defparam \IN_C[13]~I .oe_register_mode = "none";
defparam \IN_C[13]~I .oe_sync_reset = "none";
defparam \IN_C[13]~I .operation_mode = "input";
defparam \IN_C[13]~I .output_async_reset = "none";
defparam \IN_C[13]~I .output_power_up = "low";
defparam \IN_C[13]~I .output_register_mode = "none";
defparam \IN_C[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N20
cycloneii_lcell_comb \inst20|inst8~3 (
// Equation(s):
// \inst20|inst8~3_combout  = \inst20|inst8~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [13])) # (!\IN_SELECT~combout  & ((\IN_C~combout [13])))))

	.dataa(\IN_MEM~combout [13]),
	.datab(\inst20|inst8~1_combout ),
	.datac(\IN_SELECT~combout ),
	.datad(\IN_C~combout [13]),
	.cin(gnd),
	.combout(\inst20|inst8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst8~3 .lut_mask = 16'h636C;
defparam \inst20|inst8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N21
cycloneii_lcell_ff \inst20|inst8~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst20|inst8~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|inst8~_emulated_regout ));

// Location: LCCOMB_X49_Y25_N30
cycloneii_lcell_comb \inst20|inst8~2 (
// Equation(s):
// \inst20|inst8~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [13])))) # (!\LOAD~combout  & (\inst20|inst8~_emulated_regout  $ ((\inst20|inst8~1_combout ))))

	.dataa(\inst20|inst8~_emulated_regout ),
	.datab(\inst20|inst8~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\IN_LOAD~combout [13]),
	.cin(gnd),
	.combout(\inst20|inst8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst8~2 .lut_mask = 16'hF606;
defparam \inst20|inst8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N12
cycloneii_lcell_comb \inst20|inst12~1 (
// Equation(s):
// \inst20|inst12~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [12])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst20|inst12~1_combout )))

	.dataa(\IN_LOAD~combout [12]),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst20|inst12~1_combout ),
	.cin(gnd),
	.combout(\inst20|inst12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst12~1 .lut_mask = 16'hAFA0;
defparam \inst20|inst12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[12]));
// synopsys translate_off
defparam \IN_MEM[12]~I .input_async_reset = "none";
defparam \IN_MEM[12]~I .input_power_up = "low";
defparam \IN_MEM[12]~I .input_register_mode = "none";
defparam \IN_MEM[12]~I .input_sync_reset = "none";
defparam \IN_MEM[12]~I .oe_async_reset = "none";
defparam \IN_MEM[12]~I .oe_power_up = "low";
defparam \IN_MEM[12]~I .oe_register_mode = "none";
defparam \IN_MEM[12]~I .oe_sync_reset = "none";
defparam \IN_MEM[12]~I .operation_mode = "input";
defparam \IN_MEM[12]~I .output_async_reset = "none";
defparam \IN_MEM[12]~I .output_power_up = "low";
defparam \IN_MEM[12]~I .output_register_mode = "none";
defparam \IN_MEM[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[12]));
// synopsys translate_off
defparam \IN_C[12]~I .input_async_reset = "none";
defparam \IN_C[12]~I .input_power_up = "low";
defparam \IN_C[12]~I .input_register_mode = "none";
defparam \IN_C[12]~I .input_sync_reset = "none";
defparam \IN_C[12]~I .oe_async_reset = "none";
defparam \IN_C[12]~I .oe_power_up = "low";
defparam \IN_C[12]~I .oe_register_mode = "none";
defparam \IN_C[12]~I .oe_sync_reset = "none";
defparam \IN_C[12]~I .operation_mode = "input";
defparam \IN_C[12]~I .output_async_reset = "none";
defparam \IN_C[12]~I .output_power_up = "low";
defparam \IN_C[12]~I .output_register_mode = "none";
defparam \IN_C[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N16
cycloneii_lcell_comb \inst20|inst12~3 (
// Equation(s):
// \inst20|inst12~3_combout  = \inst20|inst12~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [12])) # (!\IN_SELECT~combout  & ((\IN_C~combout [12])))))

	.dataa(\inst20|inst12~1_combout ),
	.datab(\IN_MEM~combout [12]),
	.datac(\IN_SELECT~combout ),
	.datad(\IN_C~combout [12]),
	.cin(gnd),
	.combout(\inst20|inst12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst12~3 .lut_mask = 16'h656A;
defparam \inst20|inst12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N17
cycloneii_lcell_ff \inst20|inst12~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst20|inst12~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|inst12~_emulated_regout ));

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[12]));
// synopsys translate_off
defparam \IN_LOAD[12]~I .input_async_reset = "none";
defparam \IN_LOAD[12]~I .input_power_up = "low";
defparam \IN_LOAD[12]~I .input_register_mode = "none";
defparam \IN_LOAD[12]~I .input_sync_reset = "none";
defparam \IN_LOAD[12]~I .oe_async_reset = "none";
defparam \IN_LOAD[12]~I .oe_power_up = "low";
defparam \IN_LOAD[12]~I .oe_register_mode = "none";
defparam \IN_LOAD[12]~I .oe_sync_reset = "none";
defparam \IN_LOAD[12]~I .operation_mode = "input";
defparam \IN_LOAD[12]~I .output_async_reset = "none";
defparam \IN_LOAD[12]~I .output_power_up = "low";
defparam \IN_LOAD[12]~I .output_register_mode = "none";
defparam \IN_LOAD[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N18
cycloneii_lcell_comb \inst20|inst12~2 (
// Equation(s):
// \inst20|inst12~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [12])))) # (!\LOAD~combout  & (\inst20|inst12~1_combout  $ ((\inst20|inst12~_emulated_regout ))))

	.dataa(\inst20|inst12~1_combout ),
	.datab(\inst20|inst12~_emulated_regout ),
	.datac(\LOAD~combout ),
	.datad(\IN_LOAD~combout [12]),
	.cin(gnd),
	.combout(\inst20|inst12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst12~2 .lut_mask = 16'hF606;
defparam \inst20|inst12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[11]));
// synopsys translate_off
defparam \IN_LOAD[11]~I .input_async_reset = "none";
defparam \IN_LOAD[11]~I .input_power_up = "low";
defparam \IN_LOAD[11]~I .input_register_mode = "none";
defparam \IN_LOAD[11]~I .input_sync_reset = "none";
defparam \IN_LOAD[11]~I .oe_async_reset = "none";
defparam \IN_LOAD[11]~I .oe_power_up = "low";
defparam \IN_LOAD[11]~I .oe_register_mode = "none";
defparam \IN_LOAD[11]~I .oe_sync_reset = "none";
defparam \IN_LOAD[11]~I .operation_mode = "input";
defparam \IN_LOAD[11]~I .output_async_reset = "none";
defparam \IN_LOAD[11]~I .output_power_up = "low";
defparam \IN_LOAD[11]~I .output_register_mode = "none";
defparam \IN_LOAD[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N6
cycloneii_lcell_comb \inst20|inst16~1 (
// Equation(s):
// \inst20|inst16~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\IN_LOAD~combout [11]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst20|inst16~1_combout ))

	.dataa(\inst20|inst16~1_combout ),
	.datab(\IN_LOAD~combout [11]),
	.datac(vcc),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst20|inst16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst16~1 .lut_mask = 16'hCCAA;
defparam \inst20|inst16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[11]));
// synopsys translate_off
defparam \IN_C[11]~I .input_async_reset = "none";
defparam \IN_C[11]~I .input_power_up = "low";
defparam \IN_C[11]~I .input_register_mode = "none";
defparam \IN_C[11]~I .input_sync_reset = "none";
defparam \IN_C[11]~I .oe_async_reset = "none";
defparam \IN_C[11]~I .oe_power_up = "low";
defparam \IN_C[11]~I .oe_register_mode = "none";
defparam \IN_C[11]~I .oe_sync_reset = "none";
defparam \IN_C[11]~I .operation_mode = "input";
defparam \IN_C[11]~I .output_async_reset = "none";
defparam \IN_C[11]~I .output_power_up = "low";
defparam \IN_C[11]~I .output_register_mode = "none";
defparam \IN_C[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[11]));
// synopsys translate_off
defparam \IN_MEM[11]~I .input_async_reset = "none";
defparam \IN_MEM[11]~I .input_power_up = "low";
defparam \IN_MEM[11]~I .input_register_mode = "none";
defparam \IN_MEM[11]~I .input_sync_reset = "none";
defparam \IN_MEM[11]~I .oe_async_reset = "none";
defparam \IN_MEM[11]~I .oe_power_up = "low";
defparam \IN_MEM[11]~I .oe_register_mode = "none";
defparam \IN_MEM[11]~I .oe_sync_reset = "none";
defparam \IN_MEM[11]~I .operation_mode = "input";
defparam \IN_MEM[11]~I .output_async_reset = "none";
defparam \IN_MEM[11]~I .output_power_up = "low";
defparam \IN_MEM[11]~I .output_register_mode = "none";
defparam \IN_MEM[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N28
cycloneii_lcell_comb \inst20|inst16~3 (
// Equation(s):
// \inst20|inst16~3_combout  = \inst20|inst16~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [11]))) # (!\IN_SELECT~combout  & (\IN_C~combout [11]))))

	.dataa(\inst20|inst16~1_combout ),
	.datab(\IN_C~combout [11]),
	.datac(\IN_SELECT~combout ),
	.datad(\IN_MEM~combout [11]),
	.cin(gnd),
	.combout(\inst20|inst16~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst16~3 .lut_mask = 16'h56A6;
defparam \inst20|inst16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N29
cycloneii_lcell_ff \inst20|inst16~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst20|inst16~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|inst16~_emulated_regout ));

// Location: LCCOMB_X49_Y25_N22
cycloneii_lcell_comb \inst20|inst16~2 (
// Equation(s):
// \inst20|inst16~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [11])))) # (!\LOAD~combout  & (\inst20|inst16~1_combout  $ ((\inst20|inst16~_emulated_regout ))))

	.dataa(\inst20|inst16~1_combout ),
	.datab(\inst20|inst16~_emulated_regout ),
	.datac(\LOAD~combout ),
	.datad(\IN_LOAD~combout [11]),
	.cin(gnd),
	.combout(\inst20|inst16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst16~2 .lut_mask = 16'hF606;
defparam \inst20|inst16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[10]));
// synopsys translate_off
defparam \IN_LOAD[10]~I .input_async_reset = "none";
defparam \IN_LOAD[10]~I .input_power_up = "low";
defparam \IN_LOAD[10]~I .input_register_mode = "none";
defparam \IN_LOAD[10]~I .input_sync_reset = "none";
defparam \IN_LOAD[10]~I .oe_async_reset = "none";
defparam \IN_LOAD[10]~I .oe_power_up = "low";
defparam \IN_LOAD[10]~I .oe_register_mode = "none";
defparam \IN_LOAD[10]~I .oe_sync_reset = "none";
defparam \IN_LOAD[10]~I .operation_mode = "input";
defparam \IN_LOAD[10]~I .output_async_reset = "none";
defparam \IN_LOAD[10]~I .output_power_up = "low";
defparam \IN_LOAD[10]~I .output_register_mode = "none";
defparam \IN_LOAD[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N18
cycloneii_lcell_comb \inst20|inst20~1 (
// Equation(s):
// \inst20|inst20~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\IN_LOAD~combout [10]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst20|inst20~1_combout ))

	.dataa(vcc),
	.datab(\inst20|inst20~1_combout ),
	.datac(\IN_LOAD~combout [10]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst20|inst20~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst20~1 .lut_mask = 16'hF0CC;
defparam \inst20|inst20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[10]));
// synopsys translate_off
defparam \IN_MEM[10]~I .input_async_reset = "none";
defparam \IN_MEM[10]~I .input_power_up = "low";
defparam \IN_MEM[10]~I .input_register_mode = "none";
defparam \IN_MEM[10]~I .input_sync_reset = "none";
defparam \IN_MEM[10]~I .oe_async_reset = "none";
defparam \IN_MEM[10]~I .oe_power_up = "low";
defparam \IN_MEM[10]~I .oe_register_mode = "none";
defparam \IN_MEM[10]~I .oe_sync_reset = "none";
defparam \IN_MEM[10]~I .operation_mode = "input";
defparam \IN_MEM[10]~I .output_async_reset = "none";
defparam \IN_MEM[10]~I .output_power_up = "low";
defparam \IN_MEM[10]~I .output_register_mode = "none";
defparam \IN_MEM[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N28
cycloneii_lcell_comb \inst20|inst20~3 (
// Equation(s):
// \inst20|inst20~3_combout  = \inst20|inst20~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [10]))) # (!\IN_SELECT~combout  & (\IN_C~combout [10]))))

	.dataa(\IN_C~combout [10]),
	.datab(\inst20|inst20~1_combout ),
	.datac(\IN_MEM~combout [10]),
	.datad(\IN_SELECT~combout ),
	.cin(gnd),
	.combout(\inst20|inst20~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst20~3 .lut_mask = 16'h3C66;
defparam \inst20|inst20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y8_N29
cycloneii_lcell_ff \inst20|inst20~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst20|inst20~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|inst20~_emulated_regout ));

// Location: LCCOMB_X1_Y8_N22
cycloneii_lcell_comb \inst20|inst20~2 (
// Equation(s):
// \inst20|inst20~2_combout  = (\LOAD~combout  & (\IN_LOAD~combout [10])) # (!\LOAD~combout  & ((\inst20|inst20~1_combout  $ (\inst20|inst20~_emulated_regout ))))

	.dataa(\IN_LOAD~combout [10]),
	.datab(\inst20|inst20~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst20|inst20~_emulated_regout ),
	.cin(gnd),
	.combout(\inst20|inst20~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst20~2 .lut_mask = 16'hA3AC;
defparam \inst20|inst20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[9]));
// synopsys translate_off
defparam \IN_LOAD[9]~I .input_async_reset = "none";
defparam \IN_LOAD[9]~I .input_power_up = "low";
defparam \IN_LOAD[9]~I .input_register_mode = "none";
defparam \IN_LOAD[9]~I .input_sync_reset = "none";
defparam \IN_LOAD[9]~I .oe_async_reset = "none";
defparam \IN_LOAD[9]~I .oe_power_up = "low";
defparam \IN_LOAD[9]~I .oe_register_mode = "none";
defparam \IN_LOAD[9]~I .oe_sync_reset = "none";
defparam \IN_LOAD[9]~I .operation_mode = "input";
defparam \IN_LOAD[9]~I .output_async_reset = "none";
defparam \IN_LOAD[9]~I .output_power_up = "low";
defparam \IN_LOAD[9]~I .output_register_mode = "none";
defparam \IN_LOAD[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N20
cycloneii_lcell_comb \inst20|inst24~1 (
// Equation(s):
// \inst20|inst24~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [9])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst20|inst24~1_combout )))

	.dataa(vcc),
	.datab(\IN_LOAD~combout [9]),
	.datac(\inst20|inst24~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst20|inst24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst24~1 .lut_mask = 16'hCCF0;
defparam \inst20|inst24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[9]));
// synopsys translate_off
defparam \IN_MEM[9]~I .input_async_reset = "none";
defparam \IN_MEM[9]~I .input_power_up = "low";
defparam \IN_MEM[9]~I .input_register_mode = "none";
defparam \IN_MEM[9]~I .input_sync_reset = "none";
defparam \IN_MEM[9]~I .oe_async_reset = "none";
defparam \IN_MEM[9]~I .oe_power_up = "low";
defparam \IN_MEM[9]~I .oe_register_mode = "none";
defparam \IN_MEM[9]~I .oe_sync_reset = "none";
defparam \IN_MEM[9]~I .operation_mode = "input";
defparam \IN_MEM[9]~I .output_async_reset = "none";
defparam \IN_MEM[9]~I .output_power_up = "low";
defparam \IN_MEM[9]~I .output_register_mode = "none";
defparam \IN_MEM[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N16
cycloneii_lcell_comb \inst20|inst24~3 (
// Equation(s):
// \inst20|inst24~3_combout  = \inst20|inst24~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [9]))) # (!\IN_SELECT~combout  & (\IN_C~combout [9]))))

	.dataa(\IN_C~combout [9]),
	.datab(\IN_MEM~combout [9]),
	.datac(\inst20|inst24~1_combout ),
	.datad(\IN_SELECT~combout ),
	.cin(gnd),
	.combout(\inst20|inst24~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst24~3 .lut_mask = 16'h3C5A;
defparam \inst20|inst24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y8_N17
cycloneii_lcell_ff \inst20|inst24~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst20|inst24~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|inst24~_emulated_regout ));

// Location: LCCOMB_X1_Y8_N10
cycloneii_lcell_comb \inst20|inst24~2 (
// Equation(s):
// \inst20|inst24~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [9])))) # (!\LOAD~combout  & (\inst20|inst24~1_combout  $ (((\inst20|inst24~_emulated_regout )))))

	.dataa(\inst20|inst24~1_combout ),
	.datab(\IN_LOAD~combout [9]),
	.datac(\LOAD~combout ),
	.datad(\inst20|inst24~_emulated_regout ),
	.cin(gnd),
	.combout(\inst20|inst24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst24~2 .lut_mask = 16'hC5CA;
defparam \inst20|inst24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[8]));
// synopsys translate_off
defparam \IN_LOAD[8]~I .input_async_reset = "none";
defparam \IN_LOAD[8]~I .input_power_up = "low";
defparam \IN_LOAD[8]~I .input_register_mode = "none";
defparam \IN_LOAD[8]~I .input_sync_reset = "none";
defparam \IN_LOAD[8]~I .oe_async_reset = "none";
defparam \IN_LOAD[8]~I .oe_power_up = "low";
defparam \IN_LOAD[8]~I .oe_register_mode = "none";
defparam \IN_LOAD[8]~I .oe_sync_reset = "none";
defparam \IN_LOAD[8]~I .operation_mode = "input";
defparam \IN_LOAD[8]~I .output_async_reset = "none";
defparam \IN_LOAD[8]~I .output_power_up = "low";
defparam \IN_LOAD[8]~I .output_register_mode = "none";
defparam \IN_LOAD[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N14
cycloneii_lcell_comb \inst20|inst28~1 (
// Equation(s):
// \inst20|inst28~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [8])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst20|inst28~1_combout )))

	.dataa(\IN_LOAD~combout [8]),
	.datab(vcc),
	.datac(\inst20|inst28~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst20|inst28~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst28~1 .lut_mask = 16'hAAF0;
defparam \inst20|inst28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[8]));
// synopsys translate_off
defparam \IN_MEM[8]~I .input_async_reset = "none";
defparam \IN_MEM[8]~I .input_power_up = "low";
defparam \IN_MEM[8]~I .input_register_mode = "none";
defparam \IN_MEM[8]~I .input_sync_reset = "none";
defparam \IN_MEM[8]~I .oe_async_reset = "none";
defparam \IN_MEM[8]~I .oe_power_up = "low";
defparam \IN_MEM[8]~I .oe_register_mode = "none";
defparam \IN_MEM[8]~I .oe_sync_reset = "none";
defparam \IN_MEM[8]~I .operation_mode = "input";
defparam \IN_MEM[8]~I .output_async_reset = "none";
defparam \IN_MEM[8]~I .output_power_up = "low";
defparam \IN_MEM[8]~I .output_register_mode = "none";
defparam \IN_MEM[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[8]));
// synopsys translate_off
defparam \IN_C[8]~I .input_async_reset = "none";
defparam \IN_C[8]~I .input_power_up = "low";
defparam \IN_C[8]~I .input_register_mode = "none";
defparam \IN_C[8]~I .input_sync_reset = "none";
defparam \IN_C[8]~I .oe_async_reset = "none";
defparam \IN_C[8]~I .oe_power_up = "low";
defparam \IN_C[8]~I .oe_register_mode = "none";
defparam \IN_C[8]~I .oe_sync_reset = "none";
defparam \IN_C[8]~I .operation_mode = "input";
defparam \IN_C[8]~I .output_async_reset = "none";
defparam \IN_C[8]~I .output_power_up = "low";
defparam \IN_C[8]~I .output_register_mode = "none";
defparam \IN_C[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N12
cycloneii_lcell_comb \inst20|inst28~3 (
// Equation(s):
// \inst20|inst28~3_combout  = \inst20|inst28~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [8])) # (!\IN_SELECT~combout  & ((\IN_C~combout [8])))))

	.dataa(\IN_SELECT~combout ),
	.datab(\inst20|inst28~1_combout ),
	.datac(\IN_MEM~combout [8]),
	.datad(\IN_C~combout [8]),
	.cin(gnd),
	.combout(\inst20|inst28~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst28~3 .lut_mask = 16'h396C;
defparam \inst20|inst28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y8_N13
cycloneii_lcell_ff \inst20|inst28~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst20|inst28~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst20|inst28~_emulated_regout ));

// Location: LCCOMB_X1_Y8_N6
cycloneii_lcell_comb \inst20|inst28~2 (
// Equation(s):
// \inst20|inst28~2_combout  = (\LOAD~combout  & (\IN_LOAD~combout [8])) # (!\LOAD~combout  & ((\inst20|inst28~1_combout  $ (\inst20|inst28~_emulated_regout ))))

	.dataa(\IN_LOAD~combout [8]),
	.datab(\inst20|inst28~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst20|inst28~_emulated_regout ),
	.cin(gnd),
	.combout(\inst20|inst28~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst28~2 .lut_mask = 16'hA3AC;
defparam \inst20|inst28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[7]));
// synopsys translate_off
defparam \IN_LOAD[7]~I .input_async_reset = "none";
defparam \IN_LOAD[7]~I .input_power_up = "low";
defparam \IN_LOAD[7]~I .input_register_mode = "none";
defparam \IN_LOAD[7]~I .input_sync_reset = "none";
defparam \IN_LOAD[7]~I .oe_async_reset = "none";
defparam \IN_LOAD[7]~I .oe_power_up = "low";
defparam \IN_LOAD[7]~I .oe_register_mode = "none";
defparam \IN_LOAD[7]~I .oe_sync_reset = "none";
defparam \IN_LOAD[7]~I .operation_mode = "input";
defparam \IN_LOAD[7]~I .output_async_reset = "none";
defparam \IN_LOAD[7]~I .output_power_up = "low";
defparam \IN_LOAD[7]~I .output_register_mode = "none";
defparam \IN_LOAD[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N24
cycloneii_lcell_comb \inst|inst28~1 (
// Equation(s):
// \inst|inst28~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [7])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst28~1_combout )))

	.dataa(\IN_LOAD~combout [7]),
	.datab(vcc),
	.datac(\inst|inst28~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst28~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst28~1 .lut_mask = 16'hAAF0;
defparam \inst|inst28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[7]));
// synopsys translate_off
defparam \IN_C[7]~I .input_async_reset = "none";
defparam \IN_C[7]~I .input_power_up = "low";
defparam \IN_C[7]~I .input_register_mode = "none";
defparam \IN_C[7]~I .input_sync_reset = "none";
defparam \IN_C[7]~I .oe_async_reset = "none";
defparam \IN_C[7]~I .oe_power_up = "low";
defparam \IN_C[7]~I .oe_register_mode = "none";
defparam \IN_C[7]~I .oe_sync_reset = "none";
defparam \IN_C[7]~I .operation_mode = "input";
defparam \IN_C[7]~I .output_async_reset = "none";
defparam \IN_C[7]~I .output_power_up = "low";
defparam \IN_C[7]~I .output_register_mode = "none";
defparam \IN_C[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[7]));
// synopsys translate_off
defparam \IN_MEM[7]~I .input_async_reset = "none";
defparam \IN_MEM[7]~I .input_power_up = "low";
defparam \IN_MEM[7]~I .input_register_mode = "none";
defparam \IN_MEM[7]~I .input_sync_reset = "none";
defparam \IN_MEM[7]~I .oe_async_reset = "none";
defparam \IN_MEM[7]~I .oe_power_up = "low";
defparam \IN_MEM[7]~I .oe_register_mode = "none";
defparam \IN_MEM[7]~I .oe_sync_reset = "none";
defparam \IN_MEM[7]~I .operation_mode = "input";
defparam \IN_MEM[7]~I .output_async_reset = "none";
defparam \IN_MEM[7]~I .output_power_up = "low";
defparam \IN_MEM[7]~I .output_register_mode = "none";
defparam \IN_MEM[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N0
cycloneii_lcell_comb \inst|inst28~3 (
// Equation(s):
// \inst|inst28~3_combout  = \inst|inst28~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [7]))) # (!\IN_SELECT~combout  & (\IN_C~combout [7]))))

	.dataa(\IN_SELECT~combout ),
	.datab(\IN_C~combout [7]),
	.datac(\inst|inst28~1_combout ),
	.datad(\IN_MEM~combout [7]),
	.cin(gnd),
	.combout(\inst|inst28~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst28~3 .lut_mask = 16'h1EB4;
defparam \inst|inst28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y26_N1
cycloneii_lcell_ff \inst|inst28~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst|inst28~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst28~_emulated_regout ));

// Location: LCCOMB_X26_Y26_N10
cycloneii_lcell_comb \inst|inst28~2 (
// Equation(s):
// \inst|inst28~2_combout  = (\LOAD~combout  & (\IN_LOAD~combout [7])) # (!\LOAD~combout  & ((\inst|inst28~1_combout  $ (\inst|inst28~_emulated_regout ))))

	.dataa(\IN_LOAD~combout [7]),
	.datab(\LOAD~combout ),
	.datac(\inst|inst28~1_combout ),
	.datad(\inst|inst28~_emulated_regout ),
	.cin(gnd),
	.combout(\inst|inst28~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst28~2 .lut_mask = 16'h8BB8;
defparam \inst|inst28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N2
cycloneii_lcell_comb \inst|inst24~1 (
// Equation(s):
// \inst|inst24~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [6])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst24~1_combout )))

	.dataa(\IN_LOAD~combout [6]),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst|inst24~1_combout ),
	.cin(gnd),
	.combout(\inst|inst24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst24~1 .lut_mask = 16'hAFA0;
defparam \inst|inst24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[6]));
// synopsys translate_off
defparam \IN_C[6]~I .input_async_reset = "none";
defparam \IN_C[6]~I .input_power_up = "low";
defparam \IN_C[6]~I .input_register_mode = "none";
defparam \IN_C[6]~I .input_sync_reset = "none";
defparam \IN_C[6]~I .oe_async_reset = "none";
defparam \IN_C[6]~I .oe_power_up = "low";
defparam \IN_C[6]~I .oe_register_mode = "none";
defparam \IN_C[6]~I .oe_sync_reset = "none";
defparam \IN_C[6]~I .operation_mode = "input";
defparam \IN_C[6]~I .output_async_reset = "none";
defparam \IN_C[6]~I .output_power_up = "low";
defparam \IN_C[6]~I .output_register_mode = "none";
defparam \IN_C[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N28
cycloneii_lcell_comb \inst|inst24~3 (
// Equation(s):
// \inst|inst24~3_combout  = \inst|inst24~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [6])) # (!\IN_SELECT~combout  & ((\IN_C~combout [6])))))

	.dataa(\IN_MEM~combout [6]),
	.datab(\inst|inst24~1_combout ),
	.datac(\IN_SELECT~combout ),
	.datad(\IN_C~combout [6]),
	.cin(gnd),
	.combout(\inst|inst24~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst24~3 .lut_mask = 16'h636C;
defparam \inst|inst24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y26_N29
cycloneii_lcell_ff \inst|inst24~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst|inst24~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst24~_emulated_regout ));

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[6]));
// synopsys translate_off
defparam \IN_LOAD[6]~I .input_async_reset = "none";
defparam \IN_LOAD[6]~I .input_power_up = "low";
defparam \IN_LOAD[6]~I .input_register_mode = "none";
defparam \IN_LOAD[6]~I .input_sync_reset = "none";
defparam \IN_LOAD[6]~I .oe_async_reset = "none";
defparam \IN_LOAD[6]~I .oe_power_up = "low";
defparam \IN_LOAD[6]~I .oe_register_mode = "none";
defparam \IN_LOAD[6]~I .oe_sync_reset = "none";
defparam \IN_LOAD[6]~I .operation_mode = "input";
defparam \IN_LOAD[6]~I .output_async_reset = "none";
defparam \IN_LOAD[6]~I .output_power_up = "low";
defparam \IN_LOAD[6]~I .output_register_mode = "none";
defparam \IN_LOAD[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N6
cycloneii_lcell_comb \inst|inst24~2 (
// Equation(s):
// \inst|inst24~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [6])))) # (!\LOAD~combout  & (\inst|inst24~_emulated_regout  $ ((\inst|inst24~1_combout ))))

	.dataa(\inst|inst24~_emulated_regout ),
	.datab(\inst|inst24~1_combout ),
	.datac(\IN_LOAD~combout [6]),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst|inst24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst24~2 .lut_mask = 16'hF066;
defparam \inst|inst24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[5]));
// synopsys translate_off
defparam \IN_MEM[5]~I .input_async_reset = "none";
defparam \IN_MEM[5]~I .input_power_up = "low";
defparam \IN_MEM[5]~I .input_register_mode = "none";
defparam \IN_MEM[5]~I .input_sync_reset = "none";
defparam \IN_MEM[5]~I .oe_async_reset = "none";
defparam \IN_MEM[5]~I .oe_power_up = "low";
defparam \IN_MEM[5]~I .oe_register_mode = "none";
defparam \IN_MEM[5]~I .oe_sync_reset = "none";
defparam \IN_MEM[5]~I .operation_mode = "input";
defparam \IN_MEM[5]~I .output_async_reset = "none";
defparam \IN_MEM[5]~I .output_power_up = "low";
defparam \IN_MEM[5]~I .output_register_mode = "none";
defparam \IN_MEM[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N20
cycloneii_lcell_comb \inst|inst20~1 (
// Equation(s):
// \inst|inst20~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [5])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst20~1_combout )))

	.dataa(\IN_LOAD~combout [5]),
	.datab(vcc),
	.datac(\inst|inst20~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst20~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst20~1 .lut_mask = 16'hAAF0;
defparam \inst|inst20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[5]));
// synopsys translate_off
defparam \IN_C[5]~I .input_async_reset = "none";
defparam \IN_C[5]~I .input_power_up = "low";
defparam \IN_C[5]~I .input_register_mode = "none";
defparam \IN_C[5]~I .input_sync_reset = "none";
defparam \IN_C[5]~I .oe_async_reset = "none";
defparam \IN_C[5]~I .oe_power_up = "low";
defparam \IN_C[5]~I .oe_register_mode = "none";
defparam \IN_C[5]~I .oe_sync_reset = "none";
defparam \IN_C[5]~I .operation_mode = "input";
defparam \IN_C[5]~I .output_async_reset = "none";
defparam \IN_C[5]~I .output_power_up = "low";
defparam \IN_C[5]~I .output_register_mode = "none";
defparam \IN_C[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N16
cycloneii_lcell_comb \inst|inst20~3 (
// Equation(s):
// \inst|inst20~3_combout  = \inst|inst20~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [5])) # (!\IN_SELECT~combout  & ((\IN_C~combout [5])))))

	.dataa(\IN_SELECT~combout ),
	.datab(\IN_MEM~combout [5]),
	.datac(\inst|inst20~1_combout ),
	.datad(\IN_C~combout [5]),
	.cin(gnd),
	.combout(\inst|inst20~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst20~3 .lut_mask = 16'h2D78;
defparam \inst|inst20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y26_N17
cycloneii_lcell_ff \inst|inst20~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst|inst20~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst20~_emulated_regout ));

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[5]));
// synopsys translate_off
defparam \IN_LOAD[5]~I .input_async_reset = "none";
defparam \IN_LOAD[5]~I .input_power_up = "low";
defparam \IN_LOAD[5]~I .input_register_mode = "none";
defparam \IN_LOAD[5]~I .input_sync_reset = "none";
defparam \IN_LOAD[5]~I .oe_async_reset = "none";
defparam \IN_LOAD[5]~I .oe_power_up = "low";
defparam \IN_LOAD[5]~I .oe_register_mode = "none";
defparam \IN_LOAD[5]~I .oe_sync_reset = "none";
defparam \IN_LOAD[5]~I .operation_mode = "input";
defparam \IN_LOAD[5]~I .output_async_reset = "none";
defparam \IN_LOAD[5]~I .output_power_up = "low";
defparam \IN_LOAD[5]~I .output_register_mode = "none";
defparam \IN_LOAD[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N26
cycloneii_lcell_comb \inst|inst20~2 (
// Equation(s):
// \inst|inst20~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [5])))) # (!\LOAD~combout  & (\inst|inst20~_emulated_regout  $ ((\inst|inst20~1_combout ))))

	.dataa(\inst|inst20~_emulated_regout ),
	.datab(\LOAD~combout ),
	.datac(\inst|inst20~1_combout ),
	.datad(\IN_LOAD~combout [5]),
	.cin(gnd),
	.combout(\inst|inst20~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst20~2 .lut_mask = 16'hDE12;
defparam \inst|inst20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N24
cycloneii_lcell_comb \inst|inst16~1 (
// Equation(s):
// \inst|inst16~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [4])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst16~1_combout )))

	.dataa(\IN_LOAD~combout [4]),
	.datab(vcc),
	.datac(\inst|inst16~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst16~1 .lut_mask = 16'hAAF0;
defparam \inst|inst16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[4]));
// synopsys translate_off
defparam \IN_MEM[4]~I .input_async_reset = "none";
defparam \IN_MEM[4]~I .input_power_up = "low";
defparam \IN_MEM[4]~I .input_register_mode = "none";
defparam \IN_MEM[4]~I .input_sync_reset = "none";
defparam \IN_MEM[4]~I .oe_async_reset = "none";
defparam \IN_MEM[4]~I .oe_power_up = "low";
defparam \IN_MEM[4]~I .oe_register_mode = "none";
defparam \IN_MEM[4]~I .oe_sync_reset = "none";
defparam \IN_MEM[4]~I .operation_mode = "input";
defparam \IN_MEM[4]~I .output_async_reset = "none";
defparam \IN_MEM[4]~I .output_power_up = "low";
defparam \IN_MEM[4]~I .output_register_mode = "none";
defparam \IN_MEM[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[4]));
// synopsys translate_off
defparam \IN_C[4]~I .input_async_reset = "none";
defparam \IN_C[4]~I .input_power_up = "low";
defparam \IN_C[4]~I .input_register_mode = "none";
defparam \IN_C[4]~I .input_sync_reset = "none";
defparam \IN_C[4]~I .oe_async_reset = "none";
defparam \IN_C[4]~I .oe_power_up = "low";
defparam \IN_C[4]~I .oe_register_mode = "none";
defparam \IN_C[4]~I .oe_sync_reset = "none";
defparam \IN_C[4]~I .operation_mode = "input";
defparam \IN_C[4]~I .output_async_reset = "none";
defparam \IN_C[4]~I .output_power_up = "low";
defparam \IN_C[4]~I .output_register_mode = "none";
defparam \IN_C[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N0
cycloneii_lcell_comb \inst|inst16~3 (
// Equation(s):
// \inst|inst16~3_combout  = \inst|inst16~1_combout  $ (((\IN_SELECT~combout  & (\IN_MEM~combout [4])) # (!\IN_SELECT~combout  & ((\IN_C~combout [4])))))

	.dataa(\IN_SELECT~combout ),
	.datab(\IN_MEM~combout [4]),
	.datac(\inst|inst16~1_combout ),
	.datad(\IN_C~combout [4]),
	.cin(gnd),
	.combout(\inst|inst16~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst16~3 .lut_mask = 16'h2D78;
defparam \inst|inst16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y1_N1
cycloneii_lcell_ff \inst|inst16~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst|inst16~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst16~_emulated_regout ));

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[4]));
// synopsys translate_off
defparam \IN_LOAD[4]~I .input_async_reset = "none";
defparam \IN_LOAD[4]~I .input_power_up = "low";
defparam \IN_LOAD[4]~I .input_register_mode = "none";
defparam \IN_LOAD[4]~I .input_sync_reset = "none";
defparam \IN_LOAD[4]~I .oe_async_reset = "none";
defparam \IN_LOAD[4]~I .oe_power_up = "low";
defparam \IN_LOAD[4]~I .oe_register_mode = "none";
defparam \IN_LOAD[4]~I .oe_sync_reset = "none";
defparam \IN_LOAD[4]~I .operation_mode = "input";
defparam \IN_LOAD[4]~I .output_async_reset = "none";
defparam \IN_LOAD[4]~I .output_power_up = "low";
defparam \IN_LOAD[4]~I .output_register_mode = "none";
defparam \IN_LOAD[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N2
cycloneii_lcell_comb \inst|inst16~2 (
// Equation(s):
// \inst|inst16~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [4])))) # (!\LOAD~combout  & (\inst|inst16~1_combout  $ ((\inst|inst16~_emulated_regout ))))

	.dataa(\inst|inst16~1_combout ),
	.datab(\inst|inst16~_emulated_regout ),
	.datac(\LOAD~combout ),
	.datad(\IN_LOAD~combout [4]),
	.cin(gnd),
	.combout(\inst|inst16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst16~2 .lut_mask = 16'hF606;
defparam \inst|inst16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[3]));
// synopsys translate_off
defparam \IN_MEM[3]~I .input_async_reset = "none";
defparam \IN_MEM[3]~I .input_power_up = "low";
defparam \IN_MEM[3]~I .input_register_mode = "none";
defparam \IN_MEM[3]~I .input_sync_reset = "none";
defparam \IN_MEM[3]~I .oe_async_reset = "none";
defparam \IN_MEM[3]~I .oe_power_up = "low";
defparam \IN_MEM[3]~I .oe_register_mode = "none";
defparam \IN_MEM[3]~I .oe_sync_reset = "none";
defparam \IN_MEM[3]~I .operation_mode = "input";
defparam \IN_MEM[3]~I .output_async_reset = "none";
defparam \IN_MEM[3]~I .output_power_up = "low";
defparam \IN_MEM[3]~I .output_register_mode = "none";
defparam \IN_MEM[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[3]));
// synopsys translate_off
defparam \IN_LOAD[3]~I .input_async_reset = "none";
defparam \IN_LOAD[3]~I .input_power_up = "low";
defparam \IN_LOAD[3]~I .input_register_mode = "none";
defparam \IN_LOAD[3]~I .input_sync_reset = "none";
defparam \IN_LOAD[3]~I .oe_async_reset = "none";
defparam \IN_LOAD[3]~I .oe_power_up = "low";
defparam \IN_LOAD[3]~I .oe_register_mode = "none";
defparam \IN_LOAD[3]~I .oe_sync_reset = "none";
defparam \IN_LOAD[3]~I .operation_mode = "input";
defparam \IN_LOAD[3]~I .output_async_reset = "none";
defparam \IN_LOAD[3]~I .output_power_up = "low";
defparam \IN_LOAD[3]~I .output_register_mode = "none";
defparam \IN_LOAD[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N14
cycloneii_lcell_comb \inst|inst12~1 (
// Equation(s):
// \inst|inst12~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [3])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst12~1_combout )))

	.dataa(vcc),
	.datab(\IN_LOAD~combout [3]),
	.datac(\inst|inst12~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst12~1 .lut_mask = 16'hCCF0;
defparam \inst|inst12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N12
cycloneii_lcell_comb \inst|inst12~3 (
// Equation(s):
// \inst|inst12~3_combout  = \inst|inst12~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [3]))) # (!\IN_SELECT~combout  & (\IN_C~combout [3]))))

	.dataa(\IN_C~combout [3]),
	.datab(\IN_MEM~combout [3]),
	.datac(\inst|inst12~1_combout ),
	.datad(\IN_SELECT~combout ),
	.cin(gnd),
	.combout(\inst|inst12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst12~3 .lut_mask = 16'h3C5A;
defparam \inst|inst12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y26_N13
cycloneii_lcell_ff \inst|inst12~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst|inst12~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst12~_emulated_regout ));

// Location: LCCOMB_X26_Y26_N22
cycloneii_lcell_comb \inst|inst12~2 (
// Equation(s):
// \inst|inst12~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [3])))) # (!\LOAD~combout  & (\inst|inst12~_emulated_regout  $ (((\inst|inst12~1_combout )))))

	.dataa(\inst|inst12~_emulated_regout ),
	.datab(\IN_LOAD~combout [3]),
	.datac(\inst|inst12~1_combout ),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst|inst12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst12~2 .lut_mask = 16'hCC5A;
defparam \inst|inst12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[2]));
// synopsys translate_off
defparam \IN_LOAD[2]~I .input_async_reset = "none";
defparam \IN_LOAD[2]~I .input_power_up = "low";
defparam \IN_LOAD[2]~I .input_register_mode = "none";
defparam \IN_LOAD[2]~I .input_sync_reset = "none";
defparam \IN_LOAD[2]~I .oe_async_reset = "none";
defparam \IN_LOAD[2]~I .oe_power_up = "low";
defparam \IN_LOAD[2]~I .oe_register_mode = "none";
defparam \IN_LOAD[2]~I .oe_sync_reset = "none";
defparam \IN_LOAD[2]~I .operation_mode = "input";
defparam \IN_LOAD[2]~I .output_async_reset = "none";
defparam \IN_LOAD[2]~I .output_power_up = "low";
defparam \IN_LOAD[2]~I .output_register_mode = "none";
defparam \IN_LOAD[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N26
cycloneii_lcell_comb \inst|inst8~1 (
// Equation(s):
// \inst|inst8~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\IN_LOAD~combout [2]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst|inst8~1_combout ))

	.dataa(vcc),
	.datab(\inst|inst8~1_combout ),
	.datac(\IN_LOAD~combout [2]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst8~1 .lut_mask = 16'hF0CC;
defparam \inst|inst8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[2]));
// synopsys translate_off
defparam \IN_MEM[2]~I .input_async_reset = "none";
defparam \IN_MEM[2]~I .input_power_up = "low";
defparam \IN_MEM[2]~I .input_register_mode = "none";
defparam \IN_MEM[2]~I .input_sync_reset = "none";
defparam \IN_MEM[2]~I .oe_async_reset = "none";
defparam \IN_MEM[2]~I .oe_power_up = "low";
defparam \IN_MEM[2]~I .oe_register_mode = "none";
defparam \IN_MEM[2]~I .oe_sync_reset = "none";
defparam \IN_MEM[2]~I .operation_mode = "input";
defparam \IN_MEM[2]~I .output_async_reset = "none";
defparam \IN_MEM[2]~I .output_power_up = "low";
defparam \IN_MEM[2]~I .output_register_mode = "none";
defparam \IN_MEM[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N12
cycloneii_lcell_comb \inst|inst8~3 (
// Equation(s):
// \inst|inst8~3_combout  = \inst|inst8~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [2]))) # (!\IN_SELECT~combout  & (\IN_C~combout [2]))))

	.dataa(\IN_C~combout [2]),
	.datab(\inst|inst8~1_combout ),
	.datac(\IN_SELECT~combout ),
	.datad(\IN_MEM~combout [2]),
	.cin(gnd),
	.combout(\inst|inst8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst8~3 .lut_mask = 16'h36C6;
defparam \inst|inst8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y1_N13
cycloneii_lcell_ff \inst|inst8~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst|inst8~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst8~_emulated_regout ));

// Location: LCCOMB_X21_Y1_N14
cycloneii_lcell_comb \inst|inst8~2 (
// Equation(s):
// \inst|inst8~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [2])))) # (!\LOAD~combout  & (\inst|inst8~_emulated_regout  $ (((\inst|inst8~1_combout )))))

	.dataa(\inst|inst8~_emulated_regout ),
	.datab(\LOAD~combout ),
	.datac(\IN_LOAD~combout [2]),
	.datad(\inst|inst8~1_combout ),
	.cin(gnd),
	.combout(\inst|inst8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst8~2 .lut_mask = 16'hD1E2;
defparam \inst|inst8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[1]));
// synopsys translate_off
defparam \IN_LOAD[1]~I .input_async_reset = "none";
defparam \IN_LOAD[1]~I .input_power_up = "low";
defparam \IN_LOAD[1]~I .input_register_mode = "none";
defparam \IN_LOAD[1]~I .input_sync_reset = "none";
defparam \IN_LOAD[1]~I .oe_async_reset = "none";
defparam \IN_LOAD[1]~I .oe_power_up = "low";
defparam \IN_LOAD[1]~I .oe_register_mode = "none";
defparam \IN_LOAD[1]~I .oe_sync_reset = "none";
defparam \IN_LOAD[1]~I .operation_mode = "input";
defparam \IN_LOAD[1]~I .output_async_reset = "none";
defparam \IN_LOAD[1]~I .output_power_up = "low";
defparam \IN_LOAD[1]~I .output_register_mode = "none";
defparam \IN_LOAD[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N20
cycloneii_lcell_comb \inst|inst5~1 (
// Equation(s):
// \inst|inst5~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [1])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst5~1_combout )))

	.dataa(vcc),
	.datab(\IN_LOAD~combout [1]),
	.datac(\inst|inst5~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5~1 .lut_mask = 16'hCCF0;
defparam \inst|inst5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[1]));
// synopsys translate_off
defparam \IN_C[1]~I .input_async_reset = "none";
defparam \IN_C[1]~I .input_power_up = "low";
defparam \IN_C[1]~I .input_register_mode = "none";
defparam \IN_C[1]~I .input_sync_reset = "none";
defparam \IN_C[1]~I .oe_async_reset = "none";
defparam \IN_C[1]~I .oe_power_up = "low";
defparam \IN_C[1]~I .oe_register_mode = "none";
defparam \IN_C[1]~I .oe_sync_reset = "none";
defparam \IN_C[1]~I .operation_mode = "input";
defparam \IN_C[1]~I .output_async_reset = "none";
defparam \IN_C[1]~I .output_power_up = "low";
defparam \IN_C[1]~I .output_register_mode = "none";
defparam \IN_C[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[1]));
// synopsys translate_off
defparam \IN_MEM[1]~I .input_async_reset = "none";
defparam \IN_MEM[1]~I .input_power_up = "low";
defparam \IN_MEM[1]~I .input_register_mode = "none";
defparam \IN_MEM[1]~I .input_sync_reset = "none";
defparam \IN_MEM[1]~I .oe_async_reset = "none";
defparam \IN_MEM[1]~I .oe_power_up = "low";
defparam \IN_MEM[1]~I .oe_register_mode = "none";
defparam \IN_MEM[1]~I .oe_sync_reset = "none";
defparam \IN_MEM[1]~I .operation_mode = "input";
defparam \IN_MEM[1]~I .output_async_reset = "none";
defparam \IN_MEM[1]~I .output_power_up = "low";
defparam \IN_MEM[1]~I .output_register_mode = "none";
defparam \IN_MEM[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N16
cycloneii_lcell_comb \inst|inst5~3 (
// Equation(s):
// \inst|inst5~3_combout  = \inst|inst5~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [1]))) # (!\IN_SELECT~combout  & (\IN_C~combout [1]))))

	.dataa(\IN_SELECT~combout ),
	.datab(\IN_C~combout [1]),
	.datac(\inst|inst5~1_combout ),
	.datad(\IN_MEM~combout [1]),
	.cin(gnd),
	.combout(\inst|inst5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5~3 .lut_mask = 16'h1EB4;
defparam \inst|inst5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y1_N17
cycloneii_lcell_ff \inst|inst5~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst|inst5~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5~_emulated_regout ));

// Location: LCCOMB_X21_Y1_N10
cycloneii_lcell_comb \inst|inst5~2 (
// Equation(s):
// \inst|inst5~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [1])))) # (!\LOAD~combout  & (\inst|inst5~1_combout  $ ((\inst|inst5~_emulated_regout ))))

	.dataa(\inst|inst5~1_combout ),
	.datab(\LOAD~combout ),
	.datac(\inst|inst5~_emulated_regout ),
	.datad(\IN_LOAD~combout [1]),
	.cin(gnd),
	.combout(\inst|inst5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5~2 .lut_mask = 16'hDE12;
defparam \inst|inst5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[0]));
// synopsys translate_off
defparam \IN_LOAD[0]~I .input_async_reset = "none";
defparam \IN_LOAD[0]~I .input_power_up = "low";
defparam \IN_LOAD[0]~I .input_register_mode = "none";
defparam \IN_LOAD[0]~I .input_sync_reset = "none";
defparam \IN_LOAD[0]~I .oe_async_reset = "none";
defparam \IN_LOAD[0]~I .oe_power_up = "low";
defparam \IN_LOAD[0]~I .oe_register_mode = "none";
defparam \IN_LOAD[0]~I .oe_sync_reset = "none";
defparam \IN_LOAD[0]~I .operation_mode = "input";
defparam \IN_LOAD[0]~I .output_async_reset = "none";
defparam \IN_LOAD[0]~I .output_power_up = "low";
defparam \IN_LOAD[0]~I .output_register_mode = "none";
defparam \IN_LOAD[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N22
cycloneii_lcell_comb \inst|inst~1 (
// Equation(s):
// \inst|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\IN_LOAD~combout [0]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst|inst~1_combout ))

	.dataa(vcc),
	.datab(\inst|inst~1_combout ),
	.datac(\IN_LOAD~combout [0]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst~1 .lut_mask = 16'hF0CC;
defparam \inst|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_MEM~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[0]));
// synopsys translate_off
defparam \IN_MEM[0]~I .input_async_reset = "none";
defparam \IN_MEM[0]~I .input_power_up = "low";
defparam \IN_MEM[0]~I .input_register_mode = "none";
defparam \IN_MEM[0]~I .input_sync_reset = "none";
defparam \IN_MEM[0]~I .oe_async_reset = "none";
defparam \IN_MEM[0]~I .oe_power_up = "low";
defparam \IN_MEM[0]~I .oe_register_mode = "none";
defparam \IN_MEM[0]~I .oe_sync_reset = "none";
defparam \IN_MEM[0]~I .operation_mode = "input";
defparam \IN_MEM[0]~I .output_async_reset = "none";
defparam \IN_MEM[0]~I .output_power_up = "low";
defparam \IN_MEM[0]~I .output_register_mode = "none";
defparam \IN_MEM[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N28
cycloneii_lcell_comb \inst|inst~3 (
// Equation(s):
// \inst|inst~3_combout  = \inst|inst~1_combout  $ (((\IN_SELECT~combout  & ((\IN_MEM~combout [0]))) # (!\IN_SELECT~combout  & (\IN_C~combout [0]))))

	.dataa(\IN_C~combout [0]),
	.datab(\inst|inst~1_combout ),
	.datac(\IN_SELECT~combout ),
	.datad(\IN_MEM~combout [0]),
	.cin(gnd),
	.combout(\inst|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst~3 .lut_mask = 16'h36C6;
defparam \inst|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y1_N29
cycloneii_lcell_ff \inst|inst~_emulated (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst~_emulated_regout ));

// Location: LCCOMB_X21_Y1_N6
cycloneii_lcell_comb \inst|inst~2 (
// Equation(s):
// \inst|inst~2_combout  = (\LOAD~combout  & (\IN_LOAD~combout [0])) # (!\LOAD~combout  & ((\inst|inst~1_combout  $ (\inst|inst~_emulated_regout ))))

	.dataa(\IN_LOAD~combout [0]),
	.datab(\inst|inst~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst|inst~_emulated_regout ),
	.cin(gnd),
	.combout(\inst|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst~2 .lut_mask = 16'hA3AC;
defparam \inst|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OUT_MEM_EN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OUT_MEM_EN~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_MEM_EN));
// synopsys translate_off
defparam \OUT_MEM_EN~I .input_async_reset = "none";
defparam \OUT_MEM_EN~I .input_power_up = "low";
defparam \OUT_MEM_EN~I .input_register_mode = "none";
defparam \OUT_MEM_EN~I .input_sync_reset = "none";
defparam \OUT_MEM_EN~I .oe_async_reset = "none";
defparam \OUT_MEM_EN~I .oe_power_up = "low";
defparam \OUT_MEM_EN~I .oe_register_mode = "none";
defparam \OUT_MEM_EN~I .oe_sync_reset = "none";
defparam \OUT_MEM_EN~I .operation_mode = "input";
defparam \OUT_MEM_EN~I .output_async_reset = "none";
defparam \OUT_MEM_EN~I .output_power_up = "low";
defparam \OUT_MEM_EN~I .output_register_mode = "none";
defparam \OUT_MEM_EN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[31]~I (
	.datain(\inst23|inst~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [31]));
// synopsys translate_off
defparam \OUTPUT[31]~I .input_async_reset = "none";
defparam \OUTPUT[31]~I .input_power_up = "low";
defparam \OUTPUT[31]~I .input_register_mode = "none";
defparam \OUTPUT[31]~I .input_sync_reset = "none";
defparam \OUTPUT[31]~I .oe_async_reset = "none";
defparam \OUTPUT[31]~I .oe_power_up = "low";
defparam \OUTPUT[31]~I .oe_register_mode = "none";
defparam \OUTPUT[31]~I .oe_sync_reset = "none";
defparam \OUTPUT[31]~I .operation_mode = "output";
defparam \OUTPUT[31]~I .output_async_reset = "none";
defparam \OUTPUT[31]~I .output_power_up = "low";
defparam \OUTPUT[31]~I .output_register_mode = "none";
defparam \OUTPUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[30]~I (
	.datain(\inst23|inst5~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [30]));
// synopsys translate_off
defparam \OUTPUT[30]~I .input_async_reset = "none";
defparam \OUTPUT[30]~I .input_power_up = "low";
defparam \OUTPUT[30]~I .input_register_mode = "none";
defparam \OUTPUT[30]~I .input_sync_reset = "none";
defparam \OUTPUT[30]~I .oe_async_reset = "none";
defparam \OUTPUT[30]~I .oe_power_up = "low";
defparam \OUTPUT[30]~I .oe_register_mode = "none";
defparam \OUTPUT[30]~I .oe_sync_reset = "none";
defparam \OUTPUT[30]~I .operation_mode = "output";
defparam \OUTPUT[30]~I .output_async_reset = "none";
defparam \OUTPUT[30]~I .output_power_up = "low";
defparam \OUTPUT[30]~I .output_register_mode = "none";
defparam \OUTPUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[29]~I (
	.datain(\inst23|inst8~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [29]));
// synopsys translate_off
defparam \OUTPUT[29]~I .input_async_reset = "none";
defparam \OUTPUT[29]~I .input_power_up = "low";
defparam \OUTPUT[29]~I .input_register_mode = "none";
defparam \OUTPUT[29]~I .input_sync_reset = "none";
defparam \OUTPUT[29]~I .oe_async_reset = "none";
defparam \OUTPUT[29]~I .oe_power_up = "low";
defparam \OUTPUT[29]~I .oe_register_mode = "none";
defparam \OUTPUT[29]~I .oe_sync_reset = "none";
defparam \OUTPUT[29]~I .operation_mode = "output";
defparam \OUTPUT[29]~I .output_async_reset = "none";
defparam \OUTPUT[29]~I .output_power_up = "low";
defparam \OUTPUT[29]~I .output_register_mode = "none";
defparam \OUTPUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[28]~I (
	.datain(\inst23|inst12~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [28]));
// synopsys translate_off
defparam \OUTPUT[28]~I .input_async_reset = "none";
defparam \OUTPUT[28]~I .input_power_up = "low";
defparam \OUTPUT[28]~I .input_register_mode = "none";
defparam \OUTPUT[28]~I .input_sync_reset = "none";
defparam \OUTPUT[28]~I .oe_async_reset = "none";
defparam \OUTPUT[28]~I .oe_power_up = "low";
defparam \OUTPUT[28]~I .oe_register_mode = "none";
defparam \OUTPUT[28]~I .oe_sync_reset = "none";
defparam \OUTPUT[28]~I .operation_mode = "output";
defparam \OUTPUT[28]~I .output_async_reset = "none";
defparam \OUTPUT[28]~I .output_power_up = "low";
defparam \OUTPUT[28]~I .output_register_mode = "none";
defparam \OUTPUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[27]~I (
	.datain(\inst23|inst16~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [27]));
// synopsys translate_off
defparam \OUTPUT[27]~I .input_async_reset = "none";
defparam \OUTPUT[27]~I .input_power_up = "low";
defparam \OUTPUT[27]~I .input_register_mode = "none";
defparam \OUTPUT[27]~I .input_sync_reset = "none";
defparam \OUTPUT[27]~I .oe_async_reset = "none";
defparam \OUTPUT[27]~I .oe_power_up = "low";
defparam \OUTPUT[27]~I .oe_register_mode = "none";
defparam \OUTPUT[27]~I .oe_sync_reset = "none";
defparam \OUTPUT[27]~I .operation_mode = "output";
defparam \OUTPUT[27]~I .output_async_reset = "none";
defparam \OUTPUT[27]~I .output_power_up = "low";
defparam \OUTPUT[27]~I .output_register_mode = "none";
defparam \OUTPUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[26]~I (
	.datain(\inst23|inst20~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [26]));
// synopsys translate_off
defparam \OUTPUT[26]~I .input_async_reset = "none";
defparam \OUTPUT[26]~I .input_power_up = "low";
defparam \OUTPUT[26]~I .input_register_mode = "none";
defparam \OUTPUT[26]~I .input_sync_reset = "none";
defparam \OUTPUT[26]~I .oe_async_reset = "none";
defparam \OUTPUT[26]~I .oe_power_up = "low";
defparam \OUTPUT[26]~I .oe_register_mode = "none";
defparam \OUTPUT[26]~I .oe_sync_reset = "none";
defparam \OUTPUT[26]~I .operation_mode = "output";
defparam \OUTPUT[26]~I .output_async_reset = "none";
defparam \OUTPUT[26]~I .output_power_up = "low";
defparam \OUTPUT[26]~I .output_register_mode = "none";
defparam \OUTPUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[25]~I (
	.datain(\inst23|inst24~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [25]));
// synopsys translate_off
defparam \OUTPUT[25]~I .input_async_reset = "none";
defparam \OUTPUT[25]~I .input_power_up = "low";
defparam \OUTPUT[25]~I .input_register_mode = "none";
defparam \OUTPUT[25]~I .input_sync_reset = "none";
defparam \OUTPUT[25]~I .oe_async_reset = "none";
defparam \OUTPUT[25]~I .oe_power_up = "low";
defparam \OUTPUT[25]~I .oe_register_mode = "none";
defparam \OUTPUT[25]~I .oe_sync_reset = "none";
defparam \OUTPUT[25]~I .operation_mode = "output";
defparam \OUTPUT[25]~I .output_async_reset = "none";
defparam \OUTPUT[25]~I .output_power_up = "low";
defparam \OUTPUT[25]~I .output_register_mode = "none";
defparam \OUTPUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[24]~I (
	.datain(\inst23|inst28~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [24]));
// synopsys translate_off
defparam \OUTPUT[24]~I .input_async_reset = "none";
defparam \OUTPUT[24]~I .input_power_up = "low";
defparam \OUTPUT[24]~I .input_register_mode = "none";
defparam \OUTPUT[24]~I .input_sync_reset = "none";
defparam \OUTPUT[24]~I .oe_async_reset = "none";
defparam \OUTPUT[24]~I .oe_power_up = "low";
defparam \OUTPUT[24]~I .oe_register_mode = "none";
defparam \OUTPUT[24]~I .oe_sync_reset = "none";
defparam \OUTPUT[24]~I .operation_mode = "output";
defparam \OUTPUT[24]~I .output_async_reset = "none";
defparam \OUTPUT[24]~I .output_power_up = "low";
defparam \OUTPUT[24]~I .output_register_mode = "none";
defparam \OUTPUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[23]~I (
	.datain(\inst22|inst~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [23]));
// synopsys translate_off
defparam \OUTPUT[23]~I .input_async_reset = "none";
defparam \OUTPUT[23]~I .input_power_up = "low";
defparam \OUTPUT[23]~I .input_register_mode = "none";
defparam \OUTPUT[23]~I .input_sync_reset = "none";
defparam \OUTPUT[23]~I .oe_async_reset = "none";
defparam \OUTPUT[23]~I .oe_power_up = "low";
defparam \OUTPUT[23]~I .oe_register_mode = "none";
defparam \OUTPUT[23]~I .oe_sync_reset = "none";
defparam \OUTPUT[23]~I .operation_mode = "output";
defparam \OUTPUT[23]~I .output_async_reset = "none";
defparam \OUTPUT[23]~I .output_power_up = "low";
defparam \OUTPUT[23]~I .output_register_mode = "none";
defparam \OUTPUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[22]~I (
	.datain(\inst22|inst5~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [22]));
// synopsys translate_off
defparam \OUTPUT[22]~I .input_async_reset = "none";
defparam \OUTPUT[22]~I .input_power_up = "low";
defparam \OUTPUT[22]~I .input_register_mode = "none";
defparam \OUTPUT[22]~I .input_sync_reset = "none";
defparam \OUTPUT[22]~I .oe_async_reset = "none";
defparam \OUTPUT[22]~I .oe_power_up = "low";
defparam \OUTPUT[22]~I .oe_register_mode = "none";
defparam \OUTPUT[22]~I .oe_sync_reset = "none";
defparam \OUTPUT[22]~I .operation_mode = "output";
defparam \OUTPUT[22]~I .output_async_reset = "none";
defparam \OUTPUT[22]~I .output_power_up = "low";
defparam \OUTPUT[22]~I .output_register_mode = "none";
defparam \OUTPUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[21]~I (
	.datain(\inst22|inst8~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [21]));
// synopsys translate_off
defparam \OUTPUT[21]~I .input_async_reset = "none";
defparam \OUTPUT[21]~I .input_power_up = "low";
defparam \OUTPUT[21]~I .input_register_mode = "none";
defparam \OUTPUT[21]~I .input_sync_reset = "none";
defparam \OUTPUT[21]~I .oe_async_reset = "none";
defparam \OUTPUT[21]~I .oe_power_up = "low";
defparam \OUTPUT[21]~I .oe_register_mode = "none";
defparam \OUTPUT[21]~I .oe_sync_reset = "none";
defparam \OUTPUT[21]~I .operation_mode = "output";
defparam \OUTPUT[21]~I .output_async_reset = "none";
defparam \OUTPUT[21]~I .output_power_up = "low";
defparam \OUTPUT[21]~I .output_register_mode = "none";
defparam \OUTPUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[20]~I (
	.datain(\inst22|inst12~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [20]));
// synopsys translate_off
defparam \OUTPUT[20]~I .input_async_reset = "none";
defparam \OUTPUT[20]~I .input_power_up = "low";
defparam \OUTPUT[20]~I .input_register_mode = "none";
defparam \OUTPUT[20]~I .input_sync_reset = "none";
defparam \OUTPUT[20]~I .oe_async_reset = "none";
defparam \OUTPUT[20]~I .oe_power_up = "low";
defparam \OUTPUT[20]~I .oe_register_mode = "none";
defparam \OUTPUT[20]~I .oe_sync_reset = "none";
defparam \OUTPUT[20]~I .operation_mode = "output";
defparam \OUTPUT[20]~I .output_async_reset = "none";
defparam \OUTPUT[20]~I .output_power_up = "low";
defparam \OUTPUT[20]~I .output_register_mode = "none";
defparam \OUTPUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[19]~I (
	.datain(\inst22|inst16~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [19]));
// synopsys translate_off
defparam \OUTPUT[19]~I .input_async_reset = "none";
defparam \OUTPUT[19]~I .input_power_up = "low";
defparam \OUTPUT[19]~I .input_register_mode = "none";
defparam \OUTPUT[19]~I .input_sync_reset = "none";
defparam \OUTPUT[19]~I .oe_async_reset = "none";
defparam \OUTPUT[19]~I .oe_power_up = "low";
defparam \OUTPUT[19]~I .oe_register_mode = "none";
defparam \OUTPUT[19]~I .oe_sync_reset = "none";
defparam \OUTPUT[19]~I .operation_mode = "output";
defparam \OUTPUT[19]~I .output_async_reset = "none";
defparam \OUTPUT[19]~I .output_power_up = "low";
defparam \OUTPUT[19]~I .output_register_mode = "none";
defparam \OUTPUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[18]~I (
	.datain(\inst22|inst20~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [18]));
// synopsys translate_off
defparam \OUTPUT[18]~I .input_async_reset = "none";
defparam \OUTPUT[18]~I .input_power_up = "low";
defparam \OUTPUT[18]~I .input_register_mode = "none";
defparam \OUTPUT[18]~I .input_sync_reset = "none";
defparam \OUTPUT[18]~I .oe_async_reset = "none";
defparam \OUTPUT[18]~I .oe_power_up = "low";
defparam \OUTPUT[18]~I .oe_register_mode = "none";
defparam \OUTPUT[18]~I .oe_sync_reset = "none";
defparam \OUTPUT[18]~I .operation_mode = "output";
defparam \OUTPUT[18]~I .output_async_reset = "none";
defparam \OUTPUT[18]~I .output_power_up = "low";
defparam \OUTPUT[18]~I .output_register_mode = "none";
defparam \OUTPUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[17]~I (
	.datain(\inst22|inst24~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [17]));
// synopsys translate_off
defparam \OUTPUT[17]~I .input_async_reset = "none";
defparam \OUTPUT[17]~I .input_power_up = "low";
defparam \OUTPUT[17]~I .input_register_mode = "none";
defparam \OUTPUT[17]~I .input_sync_reset = "none";
defparam \OUTPUT[17]~I .oe_async_reset = "none";
defparam \OUTPUT[17]~I .oe_power_up = "low";
defparam \OUTPUT[17]~I .oe_register_mode = "none";
defparam \OUTPUT[17]~I .oe_sync_reset = "none";
defparam \OUTPUT[17]~I .operation_mode = "output";
defparam \OUTPUT[17]~I .output_async_reset = "none";
defparam \OUTPUT[17]~I .output_power_up = "low";
defparam \OUTPUT[17]~I .output_register_mode = "none";
defparam \OUTPUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[16]~I (
	.datain(\inst22|inst28~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [16]));
// synopsys translate_off
defparam \OUTPUT[16]~I .input_async_reset = "none";
defparam \OUTPUT[16]~I .input_power_up = "low";
defparam \OUTPUT[16]~I .input_register_mode = "none";
defparam \OUTPUT[16]~I .input_sync_reset = "none";
defparam \OUTPUT[16]~I .oe_async_reset = "none";
defparam \OUTPUT[16]~I .oe_power_up = "low";
defparam \OUTPUT[16]~I .oe_register_mode = "none";
defparam \OUTPUT[16]~I .oe_sync_reset = "none";
defparam \OUTPUT[16]~I .operation_mode = "output";
defparam \OUTPUT[16]~I .output_async_reset = "none";
defparam \OUTPUT[16]~I .output_power_up = "low";
defparam \OUTPUT[16]~I .output_register_mode = "none";
defparam \OUTPUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[15]~I (
	.datain(\inst20|inst~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [15]));
// synopsys translate_off
defparam \OUTPUT[15]~I .input_async_reset = "none";
defparam \OUTPUT[15]~I .input_power_up = "low";
defparam \OUTPUT[15]~I .input_register_mode = "none";
defparam \OUTPUT[15]~I .input_sync_reset = "none";
defparam \OUTPUT[15]~I .oe_async_reset = "none";
defparam \OUTPUT[15]~I .oe_power_up = "low";
defparam \OUTPUT[15]~I .oe_register_mode = "none";
defparam \OUTPUT[15]~I .oe_sync_reset = "none";
defparam \OUTPUT[15]~I .operation_mode = "output";
defparam \OUTPUT[15]~I .output_async_reset = "none";
defparam \OUTPUT[15]~I .output_power_up = "low";
defparam \OUTPUT[15]~I .output_register_mode = "none";
defparam \OUTPUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[14]~I (
	.datain(\inst20|inst5~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [14]));
// synopsys translate_off
defparam \OUTPUT[14]~I .input_async_reset = "none";
defparam \OUTPUT[14]~I .input_power_up = "low";
defparam \OUTPUT[14]~I .input_register_mode = "none";
defparam \OUTPUT[14]~I .input_sync_reset = "none";
defparam \OUTPUT[14]~I .oe_async_reset = "none";
defparam \OUTPUT[14]~I .oe_power_up = "low";
defparam \OUTPUT[14]~I .oe_register_mode = "none";
defparam \OUTPUT[14]~I .oe_sync_reset = "none";
defparam \OUTPUT[14]~I .operation_mode = "output";
defparam \OUTPUT[14]~I .output_async_reset = "none";
defparam \OUTPUT[14]~I .output_power_up = "low";
defparam \OUTPUT[14]~I .output_register_mode = "none";
defparam \OUTPUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[13]~I (
	.datain(\inst20|inst8~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [13]));
// synopsys translate_off
defparam \OUTPUT[13]~I .input_async_reset = "none";
defparam \OUTPUT[13]~I .input_power_up = "low";
defparam \OUTPUT[13]~I .input_register_mode = "none";
defparam \OUTPUT[13]~I .input_sync_reset = "none";
defparam \OUTPUT[13]~I .oe_async_reset = "none";
defparam \OUTPUT[13]~I .oe_power_up = "low";
defparam \OUTPUT[13]~I .oe_register_mode = "none";
defparam \OUTPUT[13]~I .oe_sync_reset = "none";
defparam \OUTPUT[13]~I .operation_mode = "output";
defparam \OUTPUT[13]~I .output_async_reset = "none";
defparam \OUTPUT[13]~I .output_power_up = "low";
defparam \OUTPUT[13]~I .output_register_mode = "none";
defparam \OUTPUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[12]~I (
	.datain(\inst20|inst12~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [12]));
// synopsys translate_off
defparam \OUTPUT[12]~I .input_async_reset = "none";
defparam \OUTPUT[12]~I .input_power_up = "low";
defparam \OUTPUT[12]~I .input_register_mode = "none";
defparam \OUTPUT[12]~I .input_sync_reset = "none";
defparam \OUTPUT[12]~I .oe_async_reset = "none";
defparam \OUTPUT[12]~I .oe_power_up = "low";
defparam \OUTPUT[12]~I .oe_register_mode = "none";
defparam \OUTPUT[12]~I .oe_sync_reset = "none";
defparam \OUTPUT[12]~I .operation_mode = "output";
defparam \OUTPUT[12]~I .output_async_reset = "none";
defparam \OUTPUT[12]~I .output_power_up = "low";
defparam \OUTPUT[12]~I .output_register_mode = "none";
defparam \OUTPUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[11]~I (
	.datain(\inst20|inst16~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [11]));
// synopsys translate_off
defparam \OUTPUT[11]~I .input_async_reset = "none";
defparam \OUTPUT[11]~I .input_power_up = "low";
defparam \OUTPUT[11]~I .input_register_mode = "none";
defparam \OUTPUT[11]~I .input_sync_reset = "none";
defparam \OUTPUT[11]~I .oe_async_reset = "none";
defparam \OUTPUT[11]~I .oe_power_up = "low";
defparam \OUTPUT[11]~I .oe_register_mode = "none";
defparam \OUTPUT[11]~I .oe_sync_reset = "none";
defparam \OUTPUT[11]~I .operation_mode = "output";
defparam \OUTPUT[11]~I .output_async_reset = "none";
defparam \OUTPUT[11]~I .output_power_up = "low";
defparam \OUTPUT[11]~I .output_register_mode = "none";
defparam \OUTPUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[10]~I (
	.datain(\inst20|inst20~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [10]));
// synopsys translate_off
defparam \OUTPUT[10]~I .input_async_reset = "none";
defparam \OUTPUT[10]~I .input_power_up = "low";
defparam \OUTPUT[10]~I .input_register_mode = "none";
defparam \OUTPUT[10]~I .input_sync_reset = "none";
defparam \OUTPUT[10]~I .oe_async_reset = "none";
defparam \OUTPUT[10]~I .oe_power_up = "low";
defparam \OUTPUT[10]~I .oe_register_mode = "none";
defparam \OUTPUT[10]~I .oe_sync_reset = "none";
defparam \OUTPUT[10]~I .operation_mode = "output";
defparam \OUTPUT[10]~I .output_async_reset = "none";
defparam \OUTPUT[10]~I .output_power_up = "low";
defparam \OUTPUT[10]~I .output_register_mode = "none";
defparam \OUTPUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[9]~I (
	.datain(\inst20|inst24~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [9]));
// synopsys translate_off
defparam \OUTPUT[9]~I .input_async_reset = "none";
defparam \OUTPUT[9]~I .input_power_up = "low";
defparam \OUTPUT[9]~I .input_register_mode = "none";
defparam \OUTPUT[9]~I .input_sync_reset = "none";
defparam \OUTPUT[9]~I .oe_async_reset = "none";
defparam \OUTPUT[9]~I .oe_power_up = "low";
defparam \OUTPUT[9]~I .oe_register_mode = "none";
defparam \OUTPUT[9]~I .oe_sync_reset = "none";
defparam \OUTPUT[9]~I .operation_mode = "output";
defparam \OUTPUT[9]~I .output_async_reset = "none";
defparam \OUTPUT[9]~I .output_power_up = "low";
defparam \OUTPUT[9]~I .output_register_mode = "none";
defparam \OUTPUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[8]~I (
	.datain(\inst20|inst28~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [8]));
// synopsys translate_off
defparam \OUTPUT[8]~I .input_async_reset = "none";
defparam \OUTPUT[8]~I .input_power_up = "low";
defparam \OUTPUT[8]~I .input_register_mode = "none";
defparam \OUTPUT[8]~I .input_sync_reset = "none";
defparam \OUTPUT[8]~I .oe_async_reset = "none";
defparam \OUTPUT[8]~I .oe_power_up = "low";
defparam \OUTPUT[8]~I .oe_register_mode = "none";
defparam \OUTPUT[8]~I .oe_sync_reset = "none";
defparam \OUTPUT[8]~I .operation_mode = "output";
defparam \OUTPUT[8]~I .output_async_reset = "none";
defparam \OUTPUT[8]~I .output_power_up = "low";
defparam \OUTPUT[8]~I .output_register_mode = "none";
defparam \OUTPUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[7]~I (
	.datain(\inst|inst28~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [7]));
// synopsys translate_off
defparam \OUTPUT[7]~I .input_async_reset = "none";
defparam \OUTPUT[7]~I .input_power_up = "low";
defparam \OUTPUT[7]~I .input_register_mode = "none";
defparam \OUTPUT[7]~I .input_sync_reset = "none";
defparam \OUTPUT[7]~I .oe_async_reset = "none";
defparam \OUTPUT[7]~I .oe_power_up = "low";
defparam \OUTPUT[7]~I .oe_register_mode = "none";
defparam \OUTPUT[7]~I .oe_sync_reset = "none";
defparam \OUTPUT[7]~I .operation_mode = "output";
defparam \OUTPUT[7]~I .output_async_reset = "none";
defparam \OUTPUT[7]~I .output_power_up = "low";
defparam \OUTPUT[7]~I .output_register_mode = "none";
defparam \OUTPUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[6]~I (
	.datain(\inst|inst24~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [6]));
// synopsys translate_off
defparam \OUTPUT[6]~I .input_async_reset = "none";
defparam \OUTPUT[6]~I .input_power_up = "low";
defparam \OUTPUT[6]~I .input_register_mode = "none";
defparam \OUTPUT[6]~I .input_sync_reset = "none";
defparam \OUTPUT[6]~I .oe_async_reset = "none";
defparam \OUTPUT[6]~I .oe_power_up = "low";
defparam \OUTPUT[6]~I .oe_register_mode = "none";
defparam \OUTPUT[6]~I .oe_sync_reset = "none";
defparam \OUTPUT[6]~I .operation_mode = "output";
defparam \OUTPUT[6]~I .output_async_reset = "none";
defparam \OUTPUT[6]~I .output_power_up = "low";
defparam \OUTPUT[6]~I .output_register_mode = "none";
defparam \OUTPUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[5]~I (
	.datain(\inst|inst20~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [5]));
// synopsys translate_off
defparam \OUTPUT[5]~I .input_async_reset = "none";
defparam \OUTPUT[5]~I .input_power_up = "low";
defparam \OUTPUT[5]~I .input_register_mode = "none";
defparam \OUTPUT[5]~I .input_sync_reset = "none";
defparam \OUTPUT[5]~I .oe_async_reset = "none";
defparam \OUTPUT[5]~I .oe_power_up = "low";
defparam \OUTPUT[5]~I .oe_register_mode = "none";
defparam \OUTPUT[5]~I .oe_sync_reset = "none";
defparam \OUTPUT[5]~I .operation_mode = "output";
defparam \OUTPUT[5]~I .output_async_reset = "none";
defparam \OUTPUT[5]~I .output_power_up = "low";
defparam \OUTPUT[5]~I .output_register_mode = "none";
defparam \OUTPUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[4]~I (
	.datain(\inst|inst16~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [4]));
// synopsys translate_off
defparam \OUTPUT[4]~I .input_async_reset = "none";
defparam \OUTPUT[4]~I .input_power_up = "low";
defparam \OUTPUT[4]~I .input_register_mode = "none";
defparam \OUTPUT[4]~I .input_sync_reset = "none";
defparam \OUTPUT[4]~I .oe_async_reset = "none";
defparam \OUTPUT[4]~I .oe_power_up = "low";
defparam \OUTPUT[4]~I .oe_register_mode = "none";
defparam \OUTPUT[4]~I .oe_sync_reset = "none";
defparam \OUTPUT[4]~I .operation_mode = "output";
defparam \OUTPUT[4]~I .output_async_reset = "none";
defparam \OUTPUT[4]~I .output_power_up = "low";
defparam \OUTPUT[4]~I .output_register_mode = "none";
defparam \OUTPUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[3]~I (
	.datain(\inst|inst12~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [3]));
// synopsys translate_off
defparam \OUTPUT[3]~I .input_async_reset = "none";
defparam \OUTPUT[3]~I .input_power_up = "low";
defparam \OUTPUT[3]~I .input_register_mode = "none";
defparam \OUTPUT[3]~I .input_sync_reset = "none";
defparam \OUTPUT[3]~I .oe_async_reset = "none";
defparam \OUTPUT[3]~I .oe_power_up = "low";
defparam \OUTPUT[3]~I .oe_register_mode = "none";
defparam \OUTPUT[3]~I .oe_sync_reset = "none";
defparam \OUTPUT[3]~I .operation_mode = "output";
defparam \OUTPUT[3]~I .output_async_reset = "none";
defparam \OUTPUT[3]~I .output_power_up = "low";
defparam \OUTPUT[3]~I .output_register_mode = "none";
defparam \OUTPUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[2]~I (
	.datain(\inst|inst8~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [2]));
// synopsys translate_off
defparam \OUTPUT[2]~I .input_async_reset = "none";
defparam \OUTPUT[2]~I .input_power_up = "low";
defparam \OUTPUT[2]~I .input_register_mode = "none";
defparam \OUTPUT[2]~I .input_sync_reset = "none";
defparam \OUTPUT[2]~I .oe_async_reset = "none";
defparam \OUTPUT[2]~I .oe_power_up = "low";
defparam \OUTPUT[2]~I .oe_register_mode = "none";
defparam \OUTPUT[2]~I .oe_sync_reset = "none";
defparam \OUTPUT[2]~I .operation_mode = "output";
defparam \OUTPUT[2]~I .output_async_reset = "none";
defparam \OUTPUT[2]~I .output_power_up = "low";
defparam \OUTPUT[2]~I .output_register_mode = "none";
defparam \OUTPUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[1]~I (
	.datain(\inst|inst5~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [1]));
// synopsys translate_off
defparam \OUTPUT[1]~I .input_async_reset = "none";
defparam \OUTPUT[1]~I .input_power_up = "low";
defparam \OUTPUT[1]~I .input_register_mode = "none";
defparam \OUTPUT[1]~I .input_sync_reset = "none";
defparam \OUTPUT[1]~I .oe_async_reset = "none";
defparam \OUTPUT[1]~I .oe_power_up = "low";
defparam \OUTPUT[1]~I .oe_register_mode = "none";
defparam \OUTPUT[1]~I .oe_sync_reset = "none";
defparam \OUTPUT[1]~I .operation_mode = "output";
defparam \OUTPUT[1]~I .output_async_reset = "none";
defparam \OUTPUT[1]~I .output_power_up = "low";
defparam \OUTPUT[1]~I .output_register_mode = "none";
defparam \OUTPUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[0]~I (
	.datain(\inst|inst~2_combout ),
	.oe(\OUT_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [0]));
// synopsys translate_off
defparam \OUTPUT[0]~I .input_async_reset = "none";
defparam \OUTPUT[0]~I .input_power_up = "low";
defparam \OUTPUT[0]~I .input_register_mode = "none";
defparam \OUTPUT[0]~I .input_sync_reset = "none";
defparam \OUTPUT[0]~I .oe_async_reset = "none";
defparam \OUTPUT[0]~I .oe_power_up = "low";
defparam \OUTPUT[0]~I .oe_register_mode = "none";
defparam \OUTPUT[0]~I .oe_sync_reset = "none";
defparam \OUTPUT[0]~I .operation_mode = "output";
defparam \OUTPUT[0]~I .output_async_reset = "none";
defparam \OUTPUT[0]~I .output_power_up = "low";
defparam \OUTPUT[0]~I .output_register_mode = "none";
defparam \OUTPUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[31]~I (
	.datain(\inst23|inst~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[31]));
// synopsys translate_off
defparam \OUTPUT_MEM[31]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[31]~I .input_power_up = "low";
defparam \OUTPUT_MEM[31]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[31]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[31]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[31]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[31]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[31]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[31]~I .operation_mode = "output";
defparam \OUTPUT_MEM[31]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[31]~I .output_power_up = "low";
defparam \OUTPUT_MEM[31]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[30]~I (
	.datain(\inst23|inst5~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[30]));
// synopsys translate_off
defparam \OUTPUT_MEM[30]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[30]~I .input_power_up = "low";
defparam \OUTPUT_MEM[30]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[30]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[30]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[30]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[30]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[30]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[30]~I .operation_mode = "output";
defparam \OUTPUT_MEM[30]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[30]~I .output_power_up = "low";
defparam \OUTPUT_MEM[30]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[29]~I (
	.datain(\inst23|inst8~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[29]));
// synopsys translate_off
defparam \OUTPUT_MEM[29]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[29]~I .input_power_up = "low";
defparam \OUTPUT_MEM[29]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[29]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[29]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[29]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[29]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[29]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[29]~I .operation_mode = "output";
defparam \OUTPUT_MEM[29]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[29]~I .output_power_up = "low";
defparam \OUTPUT_MEM[29]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[28]~I (
	.datain(\inst23|inst12~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[28]));
// synopsys translate_off
defparam \OUTPUT_MEM[28]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[28]~I .input_power_up = "low";
defparam \OUTPUT_MEM[28]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[28]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[28]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[28]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[28]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[28]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[28]~I .operation_mode = "output";
defparam \OUTPUT_MEM[28]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[28]~I .output_power_up = "low";
defparam \OUTPUT_MEM[28]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[27]~I (
	.datain(\inst23|inst16~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[27]));
// synopsys translate_off
defparam \OUTPUT_MEM[27]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[27]~I .input_power_up = "low";
defparam \OUTPUT_MEM[27]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[27]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[27]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[27]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[27]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[27]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[27]~I .operation_mode = "output";
defparam \OUTPUT_MEM[27]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[27]~I .output_power_up = "low";
defparam \OUTPUT_MEM[27]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[26]~I (
	.datain(\inst23|inst20~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[26]));
// synopsys translate_off
defparam \OUTPUT_MEM[26]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[26]~I .input_power_up = "low";
defparam \OUTPUT_MEM[26]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[26]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[26]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[26]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[26]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[26]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[26]~I .operation_mode = "output";
defparam \OUTPUT_MEM[26]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[26]~I .output_power_up = "low";
defparam \OUTPUT_MEM[26]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[25]~I (
	.datain(\inst23|inst24~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[25]));
// synopsys translate_off
defparam \OUTPUT_MEM[25]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[25]~I .input_power_up = "low";
defparam \OUTPUT_MEM[25]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[25]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[25]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[25]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[25]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[25]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[25]~I .operation_mode = "output";
defparam \OUTPUT_MEM[25]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[25]~I .output_power_up = "low";
defparam \OUTPUT_MEM[25]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[24]~I (
	.datain(\inst23|inst28~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[24]));
// synopsys translate_off
defparam \OUTPUT_MEM[24]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[24]~I .input_power_up = "low";
defparam \OUTPUT_MEM[24]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[24]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[24]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[24]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[24]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[24]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[24]~I .operation_mode = "output";
defparam \OUTPUT_MEM[24]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[24]~I .output_power_up = "low";
defparam \OUTPUT_MEM[24]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[23]~I (
	.datain(\inst22|inst~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[23]));
// synopsys translate_off
defparam \OUTPUT_MEM[23]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[23]~I .input_power_up = "low";
defparam \OUTPUT_MEM[23]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[23]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[23]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[23]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[23]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[23]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[23]~I .operation_mode = "output";
defparam \OUTPUT_MEM[23]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[23]~I .output_power_up = "low";
defparam \OUTPUT_MEM[23]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[22]~I (
	.datain(\inst22|inst5~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[22]));
// synopsys translate_off
defparam \OUTPUT_MEM[22]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[22]~I .input_power_up = "low";
defparam \OUTPUT_MEM[22]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[22]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[22]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[22]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[22]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[22]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[22]~I .operation_mode = "output";
defparam \OUTPUT_MEM[22]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[22]~I .output_power_up = "low";
defparam \OUTPUT_MEM[22]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[21]~I (
	.datain(\inst22|inst8~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[21]));
// synopsys translate_off
defparam \OUTPUT_MEM[21]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[21]~I .input_power_up = "low";
defparam \OUTPUT_MEM[21]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[21]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[21]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[21]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[21]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[21]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[21]~I .operation_mode = "output";
defparam \OUTPUT_MEM[21]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[21]~I .output_power_up = "low";
defparam \OUTPUT_MEM[21]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[20]~I (
	.datain(\inst22|inst12~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[20]));
// synopsys translate_off
defparam \OUTPUT_MEM[20]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[20]~I .input_power_up = "low";
defparam \OUTPUT_MEM[20]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[20]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[20]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[20]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[20]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[20]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[20]~I .operation_mode = "output";
defparam \OUTPUT_MEM[20]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[20]~I .output_power_up = "low";
defparam \OUTPUT_MEM[20]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[19]~I (
	.datain(\inst22|inst16~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[19]));
// synopsys translate_off
defparam \OUTPUT_MEM[19]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[19]~I .input_power_up = "low";
defparam \OUTPUT_MEM[19]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[19]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[19]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[19]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[19]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[19]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[19]~I .operation_mode = "output";
defparam \OUTPUT_MEM[19]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[19]~I .output_power_up = "low";
defparam \OUTPUT_MEM[19]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[18]~I (
	.datain(\inst22|inst20~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[18]));
// synopsys translate_off
defparam \OUTPUT_MEM[18]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[18]~I .input_power_up = "low";
defparam \OUTPUT_MEM[18]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[18]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[18]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[18]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[18]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[18]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[18]~I .operation_mode = "output";
defparam \OUTPUT_MEM[18]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[18]~I .output_power_up = "low";
defparam \OUTPUT_MEM[18]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[17]~I (
	.datain(\inst22|inst24~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[17]));
// synopsys translate_off
defparam \OUTPUT_MEM[17]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[17]~I .input_power_up = "low";
defparam \OUTPUT_MEM[17]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[17]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[17]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[17]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[17]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[17]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[17]~I .operation_mode = "output";
defparam \OUTPUT_MEM[17]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[17]~I .output_power_up = "low";
defparam \OUTPUT_MEM[17]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[16]~I (
	.datain(\inst22|inst28~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[16]));
// synopsys translate_off
defparam \OUTPUT_MEM[16]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[16]~I .input_power_up = "low";
defparam \OUTPUT_MEM[16]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[16]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[16]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[16]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[16]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[16]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[16]~I .operation_mode = "output";
defparam \OUTPUT_MEM[16]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[16]~I .output_power_up = "low";
defparam \OUTPUT_MEM[16]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[15]~I (
	.datain(\inst20|inst~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[15]));
// synopsys translate_off
defparam \OUTPUT_MEM[15]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[15]~I .input_power_up = "low";
defparam \OUTPUT_MEM[15]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[15]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[15]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[15]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[15]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[15]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[15]~I .operation_mode = "output";
defparam \OUTPUT_MEM[15]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[15]~I .output_power_up = "low";
defparam \OUTPUT_MEM[15]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[14]~I (
	.datain(\inst20|inst5~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[14]));
// synopsys translate_off
defparam \OUTPUT_MEM[14]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[14]~I .input_power_up = "low";
defparam \OUTPUT_MEM[14]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[14]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[14]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[14]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[14]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[14]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[14]~I .operation_mode = "output";
defparam \OUTPUT_MEM[14]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[14]~I .output_power_up = "low";
defparam \OUTPUT_MEM[14]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[13]~I (
	.datain(\inst20|inst8~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[13]));
// synopsys translate_off
defparam \OUTPUT_MEM[13]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[13]~I .input_power_up = "low";
defparam \OUTPUT_MEM[13]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[13]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[13]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[13]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[13]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[13]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[13]~I .operation_mode = "output";
defparam \OUTPUT_MEM[13]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[13]~I .output_power_up = "low";
defparam \OUTPUT_MEM[13]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[12]~I (
	.datain(\inst20|inst12~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[12]));
// synopsys translate_off
defparam \OUTPUT_MEM[12]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[12]~I .input_power_up = "low";
defparam \OUTPUT_MEM[12]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[12]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[12]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[12]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[12]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[12]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[12]~I .operation_mode = "output";
defparam \OUTPUT_MEM[12]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[12]~I .output_power_up = "low";
defparam \OUTPUT_MEM[12]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[11]~I (
	.datain(\inst20|inst16~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[11]));
// synopsys translate_off
defparam \OUTPUT_MEM[11]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[11]~I .input_power_up = "low";
defparam \OUTPUT_MEM[11]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[11]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[11]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[11]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[11]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[11]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[11]~I .operation_mode = "output";
defparam \OUTPUT_MEM[11]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[11]~I .output_power_up = "low";
defparam \OUTPUT_MEM[11]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[10]~I (
	.datain(\inst20|inst20~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[10]));
// synopsys translate_off
defparam \OUTPUT_MEM[10]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[10]~I .input_power_up = "low";
defparam \OUTPUT_MEM[10]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[10]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[10]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[10]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[10]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[10]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[10]~I .operation_mode = "output";
defparam \OUTPUT_MEM[10]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[10]~I .output_power_up = "low";
defparam \OUTPUT_MEM[10]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[9]~I (
	.datain(\inst20|inst24~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[9]));
// synopsys translate_off
defparam \OUTPUT_MEM[9]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[9]~I .input_power_up = "low";
defparam \OUTPUT_MEM[9]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[9]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[9]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[9]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[9]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[9]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[9]~I .operation_mode = "output";
defparam \OUTPUT_MEM[9]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[9]~I .output_power_up = "low";
defparam \OUTPUT_MEM[9]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[8]~I (
	.datain(\inst20|inst28~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[8]));
// synopsys translate_off
defparam \OUTPUT_MEM[8]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[8]~I .input_power_up = "low";
defparam \OUTPUT_MEM[8]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[8]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[8]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[8]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[8]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[8]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[8]~I .operation_mode = "output";
defparam \OUTPUT_MEM[8]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[8]~I .output_power_up = "low";
defparam \OUTPUT_MEM[8]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[7]~I (
	.datain(\inst|inst28~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[7]));
// synopsys translate_off
defparam \OUTPUT_MEM[7]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[7]~I .input_power_up = "low";
defparam \OUTPUT_MEM[7]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[7]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[7]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[7]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[7]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[7]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[7]~I .operation_mode = "output";
defparam \OUTPUT_MEM[7]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[7]~I .output_power_up = "low";
defparam \OUTPUT_MEM[7]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[6]~I (
	.datain(\inst|inst24~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[6]));
// synopsys translate_off
defparam \OUTPUT_MEM[6]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[6]~I .input_power_up = "low";
defparam \OUTPUT_MEM[6]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[6]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[6]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[6]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[6]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[6]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[6]~I .operation_mode = "output";
defparam \OUTPUT_MEM[6]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[6]~I .output_power_up = "low";
defparam \OUTPUT_MEM[6]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[5]~I (
	.datain(\inst|inst20~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[5]));
// synopsys translate_off
defparam \OUTPUT_MEM[5]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[5]~I .input_power_up = "low";
defparam \OUTPUT_MEM[5]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[5]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[5]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[5]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[5]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[5]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[5]~I .operation_mode = "output";
defparam \OUTPUT_MEM[5]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[5]~I .output_power_up = "low";
defparam \OUTPUT_MEM[5]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[4]~I (
	.datain(\inst|inst16~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[4]));
// synopsys translate_off
defparam \OUTPUT_MEM[4]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[4]~I .input_power_up = "low";
defparam \OUTPUT_MEM[4]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[4]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[4]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[4]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[4]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[4]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[4]~I .operation_mode = "output";
defparam \OUTPUT_MEM[4]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[4]~I .output_power_up = "low";
defparam \OUTPUT_MEM[4]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[3]~I (
	.datain(\inst|inst12~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[3]));
// synopsys translate_off
defparam \OUTPUT_MEM[3]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[3]~I .input_power_up = "low";
defparam \OUTPUT_MEM[3]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[3]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[3]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[3]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[3]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[3]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[3]~I .operation_mode = "output";
defparam \OUTPUT_MEM[3]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[3]~I .output_power_up = "low";
defparam \OUTPUT_MEM[3]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[2]~I (
	.datain(\inst|inst8~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[2]));
// synopsys translate_off
defparam \OUTPUT_MEM[2]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[2]~I .input_power_up = "low";
defparam \OUTPUT_MEM[2]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[2]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[2]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[2]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[2]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[2]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[2]~I .operation_mode = "output";
defparam \OUTPUT_MEM[2]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[2]~I .output_power_up = "low";
defparam \OUTPUT_MEM[2]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[1]~I (
	.datain(\inst|inst5~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[1]));
// synopsys translate_off
defparam \OUTPUT_MEM[1]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[1]~I .input_power_up = "low";
defparam \OUTPUT_MEM[1]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[1]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[1]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[1]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[1]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[1]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[1]~I .operation_mode = "output";
defparam \OUTPUT_MEM[1]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[1]~I .output_power_up = "low";
defparam \OUTPUT_MEM[1]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[0]~I (
	.datain(\inst|inst~2_combout ),
	.oe(\OUT_MEM_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[0]));
// synopsys translate_off
defparam \OUTPUT_MEM[0]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[0]~I .input_power_up = "low";
defparam \OUTPUT_MEM[0]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[0]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[0]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[0]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[0]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[0]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[0]~I .operation_mode = "output";
defparam \OUTPUT_MEM[0]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[0]~I .output_power_up = "low";
defparam \OUTPUT_MEM[0]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
