v 20030525
A 1875 800 1000 11 79 3 0 0 0 -1 -1
P 3150 1000 2838 1000 1 0 0
{
T 2950 1050 5 8 1 1 0 0
pinnumber=1
T 2950 950 5 8 0 1 0 2
pinseq=5
T 2800 1000 5 8 0 1 0 8
pintype=out
T 2800 1000 9 8 0 1 0 6
pinlabel=Y
}
P 500 400 800 400 1 0 0
{
T 700 450 5 8 1 1 0 6
pinnumber=2
T 700 350 5 8 0 1 0 8
pinseq=1
T 850 400 5 8 0 1 0 2
pintype=in
T 850 400 9 8 0 1 0 0
pinlabel=A
}
P 500 800 975 800 1 0 0
{
T 700 850 5 8 1 1 0 6
pinnumber=3
T 700 750 5 8 0 1 0 8
pinseq=2
T 850 800 5 8 0 1 0 2
pintype=in
T 850 800 9 8 0 1 0 0
pinlabel=B
}
P 500 1200 975 1200 1 0 0
{
T 700 1250 5 8 1 1 0 6
pinnumber=4
T 700 1150 5 8 0 1 0 8
pinseq=3
T 850 1200 5 8 0 1 0 2
pintype=in
T 850 1200 9 8 0 1 0 0
pinlabel=C
}
P 500 1600 800 1600 1 0 0
{
T 700 1650 5 8 1 1 0 6
pinnumber=5
T 700 1550 5 8 0 1 0 8
pinseq=4
T 850 1600 5 8 0 1 0 2
pintype=in
T 850 1600 9 8 0 1 0 0
pinlabel=D
}
A 0 1000 1000 0 53 3 0 0 0 -1 -1
A 0 1000 1000 307 53 3 0 0 0 -1 -1
A 1875 1200 1000 270 79 3 0 0 0 -1 -1
L 600 1800 1900 1800 3 0 0 0 -1 -1
L 600 200 1900 200 3 0 0 0 -1 -1
T 3600 0 5 10 0 0 0 0
net=VDD:14
T 3600 200 5 10 0 0 0 0
net=VSS:7
T 3600 1200 5 10 0 0 0 0
device=4072
T 700 1900 8 10 1 1 0 0
refdes=U?
T 3600 600 5 10 0 0 0 0
numslots=2
T 3600 800 5 10 0 0 0 0
slotdef=1:2,3,4,5,1
T 3600 1000 5 10 0 0 0 0
slotdef=2:9,10,11,12,13
T 3600 400 5 10 0 0 0 0
slot=1
T 3600 1400 5 10 0 0 0 0
footprint=DIP14
T 3600 1600 5 10 0 0 0 0
description=2 OR gates with 4 inputs
T 3600 1800 5 10 0 0 0 0
documentation=http://www.semiconductors.philips.com/acrobat/datasheets/HEF4072B_CNV_3.pdf
T 600 0 9 10 1 0 0 0
4072
