
Cadence Innovus(TM) Implementation System.
Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
Options:	-batch -stylus -log /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/route -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/route_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/route_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:flow_current dir . db {enc dbs/postcts.enc_2 top_lvl {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:block_start} step flow_step:block_start features {} str implementation.route.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:block_start} step flow_step:block_start features {} str implementation.route.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:schedule_route_report_postroute} step flow_step:schedule_route_report_postroute features {} str implementation.route.schedule_route_report_postroute} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/route}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:block_start} step flow_step:block_start features {} str implementation.route.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:schedule_route_report_postroute} step flow_step:schedule_route_report_postroute features {} str implementation.route.schedule_route_report_postroute}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/route_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2 top_lvl {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
Date:		Fri Oct 10 16:16:29 2025
Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.69.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[16:16:29.185801] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu

		invs	Innovus Implementation System	25.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
Type 'man IMPOAX-124' for more detail.
**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
Type 'man IMPOAX-332' for more detail.
INFO: OA features are disabled in this session.


Create and set the environment variable TMPDIR to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3062334_6e30c19e-4ae9-4148-ad8a-68674bae4d56_ece-rschsrv.ece.gatech.edu_dkhalil8_2VOb9F.

Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
[INFO] Loading Pegasus 24.13 fill procedures
Info: Process UID = 3062334 / 6e30c19e-4ae9-4148-ad8a-68674bae4d56 / 4rJ0Ylgpxd

**INFO:  MMMC transition support version v31-84 

#@ Processing -execute option
@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/route_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/route_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:flow_current dir . db {enc dbs/postcts.enc_2 top_lvl {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:block_start} step flow_step:block_start features {} str implementation.route.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:block_start} step flow_step:block_start features {} str implementation.route.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:schedule_route_report_postroute} step flow_step:schedule_route_report_postroute features {} str implementation.route.schedule_route_report_postroute} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/route}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:block_start} step flow_step:block_start features {} str implementation.route.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:schedule_route_report_postroute} step flow_step:schedule_route_report_postroute features {} str implementation.route.schedule_route_report_postroute}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/route_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2 top_lvl {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
init_flow summary:
  Flow script        : 
  YAML script        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml
  Flow               : flow:flow_current
  From               : implementation.route.block_start
  To                 : implementation.route.schedule_route_report_postroute
  Top directory      : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
  Working directory  : .
  Starting database  : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2
  Run tag            : 
  Branch name        : 
  Metrics file       : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/route_2
  Status file        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/route_2
reading previous metrics...
Sourcing flow scripts...
Sourcing flow scripts done.
Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
#@ Begin verbose flow_step activate_views
@flow 2: apply {{} {
    set db [get_db flow_starting_db]
    set flow [lindex [get_db flow_hier_path] end]
    set setup_views [get_feature -obj $flow setup_views]
    set hold_views [get_feature -obj $flow hold_views]
    set leakage_view [get_feature -obj $flow leakage_view]
    set dynamic_view [get_feature -obj $flow dynamic_view]
  
    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
      #- use read_db args for DB types and set_analysis_views for TCL
      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
        set cmd "set_analysis_view"
        if {$setup_views ne ""} {
          append cmd " -setup [list $setup_views]"
        } else {
          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
        }
        if {$hold_views ne ""} {
          append cmd " -hold [list $hold_views]"
        } else {
          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
        }
        if {$leakage_view ne ""} {
          append cmd " -leakage [list $leakage_view]"
        } else {
          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
          }
        }
        if {$dynamic_view ne ""} {
          append cmd " -dynamic [list $dynamic_view]"
        } else {
          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
          }
        }
        eval $cmd
      } elseif {[llength [get_db analysis_views]] == 0} {
        set cmd "set_flowkit_read_db_args"
        if {$setup_views ne ""} {
          append cmd " -setup_views [list $setup_views]"
        }
        if {$hold_views ne ""} {
          append cmd " -hold_views [list $hold_views]"
        }
        if {$leakage_view ne ""} {
          append cmd " -leakage_view [list $leakage_view]"
        }
        if {$dynamic_view ne ""} {
          append cmd " -dynamic_view [list $dynamic_view]"
        }
        eval $cmd
      } else {
      }
    }
  }}
#@ End verbose flow_step activate_views
#@ Begin verbose flow_step init_mcpu
@flow 2: apply {{} {
    # Multi host/cpu attributes
    #-----------------------------------------------------------------------------
    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
    # the specified dist script.  This connects the number of CPUs being reserved
    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
    # a typical environment variable exported by distribution platforms and is
    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
    } else {
      set max_cpus 1
    }
    switch -glob [get_db program_short_name] {
      default       {}
      joules*       -
      genus*        -
      innovus*      -
      tempus*       -
      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
    }
if {[get_feature opt_signoff]} {
      if {[is_flow -inside flow:opt_signoff]} {
        set_multi_cpu_usage -verbose -remote_host 1
        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
        set_distributed_hosts -local
      }
}
  }}
set_multi_cpu_usage -local_cpu 1
#@ End verbose flow_step init_mcpu
End steps for plugin point Cadence.plugin.flowkit.read_db.pre
#% Begin load design ... (date=10/10 16:17:06, mem=2113.0M)
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
Loading design 'top_lvl' saved by 'Innovus' '25.11-s102_1' on 'Fri Oct 10 16:15:30 2025'.
**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
Type 'man IMPOAX-124' for more detail.
**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
Type 'man IMPOAX-332' for more detail.
Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
Read 109 cells in library 'sky130_tt_1.8_25' 
Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
ff_v1.98_0C tt_v1.8_25C ss_v1.62_125C
Nominal_25C

Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/libs/lef/sky130_scl_9T.tlef ...

Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/libs/lef/sky130_scl_9T.lef ...
Set DBUPerIGU to M2 pitch 460.

Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

##  Check design process and node:  
##  Design tech node is not set.

Loading view definition file from /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/viewDefinition.tcl
% Begin Load netlist data ... (date=10/10 16:17:10, mem=2130.1M)
*** Begin netlist parsing (mem=2130.1M) ***
Created 110 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.v.bin'

*** Memory Usage v#1 (Current mem = 2138.094M, initial mem = 949.617M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2138.1M) ***
% End Load netlist data ... (date=10/10 16:17:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=2138.0M, current mem=2138.0M)
Top level cell is top_lvl.
Hooked 110 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top_lvl ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
** info: there are 119 modules.
** info: there are 1027 stdCell insts.
** info: there are 1027 stdCell insts with at least one signal pin.
** info: there are 2 macros.

*** Memory Usage v#1 (Current mem = 2169.688M, initial mem = 949.617M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
Loading preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/gui.pref.tcl ...
**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
Effort level <high> specified for tdgp_reg2reg_default path_group
Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
Change floorplan default-technical-site to 'CoreSite'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 87
Total number of sequential cells: 19
Total number of tristate cells: 3
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
Total number of usable buffers: 7
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
Total number of usable inverters: 9
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Reading floorplan file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.fp.gz (mem = 2476.0M).
% Begin Load floorplan data ... (date=10/10 16:17:11, mem=2476.7M)
*info: reset 1513 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 1025800 1301800)
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
 ... processed partition successfully.
Reading binary special route file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.fp.spr.gz (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:15:28 2025, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2478.3M, current mem=2478.3M)
There are 9 nets with weight being set
There are 9 nets with bottomPreferredRoutingLayer being set
There are 9 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Delete all existing relative floorplan constraints.
% End Load floorplan data ... (date=10/10 16:17:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2479.0M, current mem=2479.0M)
Reading congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.route.congmap.gz ...
% Begin Load SymbolTable ... (date=10/10 16:17:12, mem=2479.0M)
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=10/10 16:17:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2481.9M, current mem=2481.9M)
Loading place ...
% Begin Load placement data ... (date=10/10 16:17:12, mem=2481.9M)
Reading placement file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:15:28 2025, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2482.2M) ***
Total net length = 1.139e+05 (4.240e+04 7.147e+04) (ext = 2.700e+04)
% End Load placement data ... (date=10/10 16:17:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2482.5M, current mem=2482.4M)
Reading PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Fri Oct 10 16:15:28 2025)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2482.7M) ***
% Begin Load routing data ... (date=10/10 16:17:12, mem=2482.7M)
Reading routing file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.route.gz.
Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:15:28 2025 Format: 23.1) ...
*** Total 1465 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2483.9M) ***
% End Load routing data ... (date=10/10 16:17:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=2484.1M, current mem=2483.1M)
Loading Drc markers ...
... 404 markers are loaded ...
... 0 geometry drc markers are loaded ...
... 0 antenna drc markers are loaded ...
TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2486.3M) ***
Reading dirtyarea snapshot file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.db.da.gz (Create by Innovus v25.11-s102_1 on Fri Oct 10 16:15:29 2025, version: 8).
ff_v1.98_0C_Nominal_25 tt_v1.8_25C_Nominal_25 ss_v1.62_125C_Nominal_25
Change floorplan default-technical-site to 'CoreSite'.
Loading preRoute extraction data from directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/extraction/' ...
Extraction setup Started for TopCell top_lvl 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Loading preRoute extracted patterns from file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl.techData.gz' ...
Completed (cpu: 0:00:00.3 real: 0:00:00.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: tt_v1.8_25C_Nominal_25_func
    RC-Corner Name        : Nominal_25C
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/libs/mmmc/Nominal_25C/qrcTechFile'
Restored Grid density data
Initializing multi-corner resistance tables ...
Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=10/10 16:17:14, mem=2503.8M)
source /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/postcts.enc_2/top_lvl_power_constraints.tcl
'set_default_switching_activity' finished successfully.
% End Load power constraints ... (date=10/10 16:17:14, total cpu=0:00:00.1, real=0:00:01.0, peak res=2525.6M, current mem=2525.6M)
ff_v1.98_0C_Nominal_25 tt_v1.8_25C_Nominal_25 ss_v1.62_125C_Nominal_25
% Begin load AAE data ... (date=10/10 16:17:15, mem=2544.2M)
**WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
AAE DB initialization (MEM=2559.207031 CPU=0:00:00.0 REAL=0:00:00.0) 
% End load AAE data ... (date=10/10 16:17:15, total cpu=0:00:00.7, real=0:00:00.0, peak res=2559.2M, current mem=2559.2M)
Restoring CCOpt config...
  Extracting original clock gating for core_clock...
    clock_tree core_clock contains 90 sinks and 0 clock gates.
  Extracting original clock gating for core_clock done.
  The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
  The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
Restoring CCOpt config done.
Total number of combinational cells: 87
Total number of sequential cells: 19
Total number of tristate cells: 3
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
Total number of usable buffers: 7
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
Total number of usable inverters: 9
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
timing_aocv_enable_gba_combine_launch_capture
timing_enable_backward_compatible_latch_thru_mt_mode
timing_enable_separate_device_slew_effect_sensitivities
#% End load design ... (date=10/10 16:17:15, total cpu=0:00:07.9, real=0:00:10.0, peak res=2574.8M, current mem=2563.6M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
ERROR     IMPOAX-124           1  OpenAccess (OA) shared library installat...
ERROR     IMPOAX-332           1  Failed to initialize OpenAccess (OA) dat...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
*** Message Summary: 147 warning(s), 2 error(s)

UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   read_db
Sourcing flow scripts...
Sourcing flow scripts done.
reading previous metrics...
Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
#@ Begin verbose flow_step activate_views
@flow 2: apply {{} {
    set db [get_db flow_starting_db]
    set flow [lindex [get_db flow_hier_path] end]
    set setup_views [get_feature -obj $flow setup_views]
    set hold_views [get_feature -obj $flow hold_views]
    set leakage_view [get_feature -obj $flow leakage_view]
    set dynamic_view [get_feature -obj $flow dynamic_view]
  
    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
      #- use read_db args for DB types and set_analysis_views for TCL
      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
        set cmd "set_analysis_view"
        if {$setup_views ne ""} {
          append cmd " -setup [list $setup_views]"
        } else {
          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
        }
        if {$hold_views ne ""} {
          append cmd " -hold [list $hold_views]"
        } else {
          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
        }
        if {$leakage_view ne ""} {
          append cmd " -leakage [list $leakage_view]"
        } else {
          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
          }
        }
        if {$dynamic_view ne ""} {
          append cmd " -dynamic [list $dynamic_view]"
        } else {
          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
          }
        }
        eval $cmd
      } elseif {[llength [get_db analysis_views]] == 0} {
        set cmd "set_flowkit_read_db_args"
        if {$setup_views ne ""} {
          append cmd " -setup_views [list $setup_views]"
        }
        if {$hold_views ne ""} {
          append cmd " -hold_views [list $hold_views]"
        }
        if {$leakage_view ne ""} {
          append cmd " -leakage_view [list $leakage_view]"
        }
        if {$dynamic_view ne ""} {
          append cmd " -dynamic_view [list $dynamic_view]"
        }
        eval $cmd
      } else {
      }
    }
  }}
#@ End verbose flow_step activate_views
#@ Begin verbose flow_step init_mcpu
@flow 2: apply {{} {
    # Multi host/cpu attributes
    #-----------------------------------------------------------------------------
    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
    # the specified dist script.  This connects the number of CPUs being reserved
    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
    # a typical environment variable exported by distribution platforms and is
    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
    } else {
      set max_cpus 1
    }
    switch -glob [get_db program_short_name] {
      default       {}
      joules*       -
      genus*        -
      innovus*      -
      tempus*       -
      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
    }
if {[get_feature opt_signoff]} {
      if {[is_flow -inside flow:opt_signoff]} {
        set_multi_cpu_usage -verbose -remote_host 1
        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
        set_distributed_hosts -local
      }
}
  }}
set_multi_cpu_usage -local_cpu 1
#@ End verbose flow_step init_mcpu
End steps for plugin point Cadence.plugin.flowkit.read_db.post
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   init_flow
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   route
#@ Begin verbose flow_step implementation.route.block_start
@@flow 2: set_db flow_write_db_common false
#@ End verbose flow_step implementation.route.block_start
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           47.7             52                                      block_start
#@ Begin verbose flow_step implementation.route.init_innovus.init_innovus_yaml
@flow 2: if {[get_feature report_lec]} {...}
@flow 8: # Design attributes  [get_db -category design]
@flow 9: #-------------------------------------------------------------------------------
@@flow 10: set_db design_process_node 130
**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
@@flow 11: set_db design_top_routing_layer met5
@@flow 12: set_db design_bottom_routing_layer met1
@@flow 13: set_db design_flow_effort standard
@@flow 14: set_db design_power_effort none
@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
@flow 17: #-------------------------------------------------------------------------------
@@flow 18: set_db timing_analysis_cppr           both
@@flow 19: set_db timing_analysis_type           ocv
@@flow 20: set_db timing_analysis_aocv 0
@@flow 21: set_db timing_analysis_socv 0
@flow 22: if {[get_feature report_pba]} {...}
@flow 26: # Extraction attributes  [get_db -category extract_rc]
@flow 27: #-------------------------------------------------------------------------------
@flow 28: if {[is_flow -after route.block_finish]} {...}
@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
@flow 34: #-------------------------------------------------------------------------------
@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
@flow 37: # Optimization attributes  [get_db -category opt]
@flow 38: #-------------------------------------------------------------------------------
@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
@flow 42: # Clock attributes  [get_db -category cts]
@flow 43: #-------------------------------------------------------------------------------
@@flow 44: set_db cts_target_skew auto
@@flow 45: set_db cts_target_max_transition_time_top 100
@@flow 46: set_db cts_target_max_transition_time_trunk 100
@@flow 47: set_db cts_target_max_transition_time_leaf 100
@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
@@flow 51: set_db cts_clock_gating_cells ICGX1
@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
@flow 54: # Filler attributes  [get_db -category add_fillers]
@flow 55: #-------------------------------------------------------------------------------
@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
@flow 58: # Routing attributes  [get_db -category route]
@flow 59: #-------------------------------------------------------------------------------
#@ End verbose flow_step implementation.route.init_innovus.init_innovus_yaml
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           7.05              7                                      init_innovus_yaml
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   init_innovus
#@ Begin verbose flow_step implementation.route.init_innovus.init_innovus_user
@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
@flow 3: #-----------------------------------------------------------------------------
@flow 5: # Extraction attributes  [get_db -category extract_rc]
@flow 6: #-----------------------------------------------------------------------------
@flow 8: # Floorplan attributes  [get_db -category floorplan]
@flow 9: #-----------------------------------------------------------------------------
@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
@flow 12: # Placement attributes  [get_db -category place]
@flow 13: #-----------------------------------------------------------------------------
@flow 15: # Optimization attributes  [get_db -category opt]
@flow 16: #-----------------------------------------------------------------------------
@flow 18: # Clock attributes  [get_db -category cts]
@flow 19: #-----------------------------------------------------------------------------
@flow 21: # Routing attributes  [get_db -category route]
@flow 22: #-----------------------------------------------------------------------------
#@ End verbose flow_step implementation.route.init_innovus.init_innovus_user
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           6.13              7                                      init_innovus_user
#@ Begin verbose flow_step implementation.route.add_fillers
@flow 2: #- insert filler cells before final routing
@flow 3: if {[get_db add_fillers_cells] ne "" } {
@@flow 4: add_fillers
**Info: (IMPSP-2055): Transparent Filler Flow is OFF !

**WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
Type 'man IMPSP-362' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 4509 filler insts (cell FILL64 / prefix FILLER).
*INFO:   Added 429 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 458 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 408 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 664 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 547 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 671 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 7686 filler insts added - prefix FILLER (CPU: 0:00:00.8).
For 7686 new insts, 
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 46 filler insts (cell FILL64 / prefix FILLER_incr).
*INFO:   Added 2 filler insts (cell FILL8 / prefix FILLER_incr).
*INFO:   Added 2 filler insts (cell FILL4 / prefix FILLER_incr).
*INFO:   Added 2 filler insts (cell FILL2 / prefix FILLER_incr).
*INFO:   Added 406 filler insts (cell FILL1 / prefix FILLER_incr).
*INFO: Total 458 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
For 458 new insts, 
Pre-route DRC Violation:	458
Finished add_fillers (CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2678.7MB)
@flow 5: }
#@ End verbose flow_step implementation.route.add_fillers
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           7.89              8                                      add_fillers
#@ Begin verbose flow_step implementation.route.run_route
@flow 2: #- perform detail routing and DRC cleanup
@@flow 3: route_design
#% Begin route_design (date=10/10 16:17:50, mem=2683.7M)
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2683.70 (MB), peak = 2704.96 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
delaycal_enable_high_fanout                                 true
delaycal_enable_ideal_seq_async_pins                        false
delaycal_eng_enablepreplacedflow                            false
delaycal_ignore_net_load                                    false
delaycal_socv_accuracy_mode                                 low
setAnalysisMode -monteCarlo                                 false
setDelayCalMode -enable_hier_save_restore_flow              false
setDelayCalMode -engine                                     aae
design_bottom_routing_layer                                 met1
design_flow_effort                                          standard
design_power_effort                                         none
design_process_node                                         130
design_top_routing_layer                                    met5
extract_rc_assume_metal_fill                                0.0
extract_rc_coupling_cap_threshold                           0.4
extract_rc_engine                                           pre_route
extract_rc_pre_place_site_size                              4.6
extract_rc_pre_place_wire_length_slope                      1.9
extract_rc_pre_place_wire_length_y0                         2.0
extract_rc_relative_cap_threshold                           1.0
extract_rc_shrink_factor                                    1.0
extract_rc_total_cap_threshold                              0.0
route_exp_design_mode_bottom_routing_layer                  1
route_exp_design_mode_top_routing_layer                     5
route_extract_third_party_compatible                        false
route_global_exp_timing_driven_std_delay                    37.6
route_re_insert_filler_cell_list                            {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
route_re_insert_filler_cell_list_from_file                  false
route_route_side                                            front
setActiveLogicViewMode -keepHighFanoutCriticalInsts         false
getAnalysisMode -monteCarlo                                 false
getDelayCalMode -enable_hier_save_restore_flow              false
getDelayCalMode -engine                                     aae
getImportMode -config                                       true
get_power_analysis_mode -honor_net_activity_for_tcf         false
get_power_analysis_mode -honor_sublevel_activity            true
getAnalysisMode -monteCarlo                                 false
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2683.9M, init mem=2687.4M)
*info: Placed = 9173           (Fixed = 8)
*info: Unplaced = 0           
Placement Density:100.00%(628509/628509)
Placement Density (including fixed std cells):100.00%(628509/628509)
Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2688.2M)

changeUseClockNetStatus Option :  -ignoreSkipRoutingNets -noFixedNetWires 
*** Changed status on (7) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2689.0M) ***
#Start route 9 clock and analog nets...

route_global_detail

#Start route_global_detail on Fri Oct 10 16:17:50 2025
#
Grid density data update skipped
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
#NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 352 (skipped).
#Total number of nets with skipped attribute = 1152 (skipped).
#Total number of routable nets = 9.
#Total number of nets in the design = 1513.
#3 routable nets do not have any wires.
#6 routable nets have routed wires.
#1152 skipped nets have only detail routed wires.
#3 nets will be global routed.
#3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#6 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Fri Oct 10 16:17:51 2025
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
#Rebuild pin access data for design.
#WARNING (NRDB-1028) Some option affecting pin access calculation is set by the user. Pin access is to be recalculated. This incurs runtime.
#Initial pin access analysis.
#Detail pin access analysis.
#Done pin access analysis.
# met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2709.29 (MB), peak = 2741.30 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2719.41 (MB), peak = 2741.30 (MB)
#
#Finished routing data preparation on Fri Oct 10 16:17:51 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 23.37 (MB)
#Total memory = 2719.41 (MB)
#Peak memory = 2741.30 (MB)
#
#
#Start global routing on Fri Oct 10 16:17:51 2025
#
#
#Start global routing initialization on Fri Oct 10 16:17:51 2025
#
#Number of eco nets is 1
#
#Start global routing data preparation on Fri Oct 10 16:17:51 2025
#
#Start routing resource analysis on Fri Oct 10 16:17:51 2025
#
#Routing resource analysis is done on Fri Oct 10 16:17:51 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  met1           H        1384        1445       15792    43.03%
#  met2           V        1090        1139       15792    42.74%
#  met3           H        1112        1004       15792    42.74%
#  met4           V         790         878       15792    42.74%
#  met5           H         234         121       15792    12.40%
#  --------------------------------------------------------------
#  Total                   4612      47.25%       78960    36.73%
#
#  9 nets (0.59%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Oct 10 16:17:51 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2720.79 (MB), peak = 2741.30 (MB)
#
#
#Global routing initialization is done on Fri Oct 10 16:17:51 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2720.79 (MB), peak = 2741.30 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2721.49 (MB), peak = 2741.30 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2721.49 (MB), peak = 2741.30 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 352 (skipped).
#Total number of nets with skipped attribute = 1152 (skipped).
#Total number of routable nets = 9.
#Total number of nets in the design = 1513.
#
#9 routable nets have routed wires.
#1152 skipped nets have only detail routed wires.
#3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#6 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  3               0  
#------------------------------------------------
#        Total                  3               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  9            1152  
#------------------------------------------------
#        Total                  9            1152  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon  Flow/Cap
#  ----------------------------------------------
#  met1          0(0.00%)   (0.00%)     0.14  
#  met2          0(0.00%)   (0.00%)     0.15  
#  met3          0(0.00%)   (0.00%)     0.08  
#  met4          0(0.00%)   (0.00%)     0.00  
#  met5          0(0.00%)   (0.00%)     0.00  
#  ----------------------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 9
#
#  Routing Statistics
#
#-------------+-----------+-----+
#  Layer      | Length(um)| Vias|
#-------------+-----------+-----+
#  poly ( 0H) |          0|    0|
#  met1 ( 1H) |          4|  101|
#  met2 ( 2V) |         66|   99|
#  met3 ( 3H) |       1845|   75|
#  met4 ( 4V) |       1834|    3|
#  met5 ( 5H) |         17|    0|
#-------------+-----------+-----+
#  Total      |       3765|  278|
#-------------+-----------+-----+
#
# Total half perimeter of net bounding box: 3224 um.
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.85 (MB)
#Total memory = 2721.26 (MB)
#Peak memory = 2741.30 (MB)
#
#Finished global routing on Fri Oct 10 16:17:51 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2719.99 (MB), peak = 2741.30 (MB)
#Start Track Assignment.
#Done with 2 horizontal wires in 5 hboxes and 2 vertical wires in 4 hboxes.
#Done with 0 horizontal wires in 5 hboxes and 0 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 9
#
#  Routing Statistics
#
#-------------+-----------+-----+
#  Layer      | Length(um)| Vias|
#-------------+-----------+-----+
#  poly ( 0H) |          0|    0|
#  met1 ( 1H) |          4|  101|
#  met2 ( 2V) |         66|   99|
#  met3 ( 3H) |       1845|   75|
#  met4 ( 4V) |       1837|    3|
#  met5 ( 5H) |         17|    0|
#-------------+-----------+-----+
#  Total      |       3768|  278|
#-------------+-----------+-----+
#
# Total half perimeter of net bounding box: 3224 um.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2720.17 (MB), peak = 2741.30 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 24.12 (MB)
#Total memory = 2720.17 (MB)
#Peak memory = 2741.30 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 12.59% of the total area was rechecked for DRC, and 0.46% required routing.
#   number of violations = 0
#739 out of 9173 instances (8.1%) need to be verified(marked ipoed), dirty area = 1.0%.
#14.06% of the total area is being checked for drcs
#14.1% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2727.16 (MB), peak = 2793.45 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 9
#
#  Routing Statistics
#
#-------------+-----------+-----+
#  Layer      | Length(um)| Vias|
#-------------+-----------+-----+
#  poly ( 0H) |          0|    0|
#  met1 ( 1H) |          6|  102|
#  met2 ( 2V) |         70|   99|
#  met3 ( 3H) |       1844|   75|
#  met4 ( 4V) |       1836|    3|
#  met5 ( 5H) |         17|    0|
#-------------+-----------+-----+
#  Total      |       3771|  279|
#-------------+-----------+-----+
#
# Total half perimeter of net bounding box: 3224 um.
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 6.99 (MB)
#Total memory = 2727.16 (MB)
#Peak memory = 2793.45 (MB)
#route_detail Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 6.99 (MB)
#Total memory = 2727.16 (MB)
#Peak memory = 2793.45 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 35.29 (MB)
#Total memory = 2724.35 (MB)
#Peak memory = 2793.45 (MB)
#Number of warnings = 3
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Fri Oct 10 16:17:53 2025
#
#**INFO: auto set of droutePostRouteSwapVia to multiCut

route_global_detail

#Start route_global_detail on Fri Oct 10 16:17:53 2025
#
#Generating timing data, please wait...
#1463 total nets, 9 already routed, 9 will ignore in trialRoute
**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2733.60 (MB), peak = 2793.45 (MB)
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 25.11-s102_1
#  OS:                Linux x86_64(Host ID ece-rschsrv.ece.gatech.edu)
#  Generated on:      Fri Oct 10 16:17:56 2025
#  Design:            top_lvl
#  Command:           route_design
###############################################################
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 1.300 (ns)
#Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2849.56 (MB), peak = 2855.04 (MB)
#Library Standard Delay: 37.60ps
#Slack threshold: 75.20ps
#*** Analyzed 79 timing critical paths, and collected 46.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2850.18 (MB), peak = 2855.04 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2857.18 (MB), peak = 2857.59 (MB)
#Default setup view is reset to tt_v1.8_25C_Nominal_25_func.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2857.18 (MB), peak = 2857.59 (MB)
#Current view: tt_v1.8_25C_Nominal_25_func 
#Current enabled view: tt_v1.8_25C_Nominal_25_func 
#Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2856.43 (MB), peak = 2859.70 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
#NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
#Start routing data preparation on Fri Oct 10 16:17:56 2025
#
#Initial pin access analysis.
#Detail pin access analysis.
#Done pin access analysis.
# met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2871.38 (MB), peak = 2872.29 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2881.66 (MB), peak = 2881.66 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#Setup timing driven global route constraints on 70 nets
#    Honor OPT layer assignment for 0 nets.
#    Honor USER layer assignment for 0 nets.
#    Remove OPT layer assignment for 0 nets.
#    Remove USER layer assignment for 0 nets.
#layer met1: Res =  0.892857 (ohm/um), Cap =  0.296823 (ff/um), RC =  0.265021
#layer met2: Res =  0.892857 (ohm/um), Cap =  0.292022 (ff/um), RC =  0.260734
#layer met3: Res =  0.156667 (ohm/um), Cap =     0.341 (ff/um), RC = 0.0534233
#layer met4: Res =  0.156667 (ohm/um), Cap =   0.32037 (ff/um), RC = 0.0501913
#layer met5: Res =  0.018125 (ohm/um), Cap =  0.283678 (ff/um), RC = 0.00514166
#Metal stack 1: met1 (1) - met2 (2)
#Metal stack 2: met3 (3) - met5 (5)
#Prevention stack gain threshold: Min=0.2 ps, 1-stack=75.2 ps
#0 nets (0 um) assigned to layer met3
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#    Honor OPT extra spacing for 0 nets.
#    Honor USER extra spacing for 0 nets.
#    Remove OPT extra spacing for 0 nets.
#    Remove USER extra spacing for 0 nets.
#8 critical nets are selected for extra spacing.
#    Honor OPT detour control for 0 nets.
#    Honor USER detour control for 0 nets.
#    Remove OPT detour control for 0 nets.
#    Remove USER detour control for 0 nets.
#16 critical nets are selected for detour control.
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Avoid Detour             |        16 |
#| Prefer Extra Space       |         8 |
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2894.77 (MB), peak = 2897.61 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 352 (skipped).
#Total number of routable nets = 1161.
#Total number of nets in the design = 1513.
#1152 routable nets do not have any wires.
#9 routable nets have routed wires.
#1152 nets will be global routed.
#16 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#9 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Finished routing data preparation on Fri Oct 10 16:17:57 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2894.77 (MB)
#Peak memory = 2897.61 (MB)
#
#
#Start global routing on Fri Oct 10 16:17:57 2025
#
#
#Start global routing initialization on Fri Oct 10 16:17:57 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Oct 10 16:17:57 2025
#
#Start routing resource analysis on Fri Oct 10 16:17:57 2025
#
#Routing resource analysis is done on Fri Oct 10 16:17:57 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  met1           H        1384        1445       15792    43.03%
#  met2           V        1090        1139       15792    42.74%
#  met3           H        1112        1004       15792    42.74%
#  met4           V         790         878       15792    42.74%
#  met5           H         234         121       15792    12.40%
#  --------------------------------------------------------------
#  Total                   4611      47.26%       78960    36.73%
#
#  17 nets (1.12%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Oct 10 16:17:57 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2896.06 (MB), peak = 2897.61 (MB)
#
#
#Global routing initialization is done on Fri Oct 10 16:17:57 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2896.06 (MB), peak = 2897.61 (MB)
#
#Skip 1/2 round for no nets in the round...
#Route nets in 2/2 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2897.58 (MB), peak = 2897.61 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2897.58 (MB), peak = 2897.61 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 352 (skipped).
#Total number of routable nets = 1161.
#Total number of nets in the design = 1513.
#
#1161 routable nets have routed wires.
#16 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#9 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#---------------------------------------------------------------
#        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
#---------------------------------------------------------------
#      Default                  8              8            1136  
#---------------------------------------------------------------
#        Total                  8              8            1136  
#---------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------------
#        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
#---------------------------------------------------------------
#      Default                 17              8            1136  
#---------------------------------------------------------------
#        Total                 17              8            1136  
#---------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon  Flow/Cap
#  ----------------------------------------------
#  met1          0(0.00%)   (0.00%)     0.15  
#  met2          0(0.00%)   (0.00%)     0.19  
#  met3          0(0.00%)   (0.00%)     0.13  
#  met4          0(0.00%)   (0.00%)     0.02  
#  met5          0(0.00%)   (0.00%)     0.02  
#  ----------------------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met5(H)    |              1.00 |              1.00 |   182.16   695.51   198.72   712.08 |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |   (met5)     1.00 |   (met5)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 17
#
#  Routing Statistics
#
#-------------+-----------+-----+
#  Layer      | Length(um)| Vias|
#-------------+-----------+-----+
#  poly ( 0H) |          0|    0|
#  met1 ( 1H) |      18237| 3160|
#  met2 ( 2V) |      56504| 1916|
#  met3 ( 3H) |      50448|  388|
#  met4 ( 4V) |      21481|   76|
#  met5 ( 5H) |       5475|    0|
#-------------+-----------+-----+
#  Total      |     152145| 5540|
#-------------+-----------+-----+
#
# Total half perimeter of net bounding box: 116977 um.
#Total number of involved regular nets 158
#Maximum src to sink distance  1860.4
#Average of max src_to_sink distance  243.3
#Average of ave src_to_sink distance  206.2
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.62 (MB)
#Total memory = 2897.39 (MB)
#Peak memory = 2898.65 (MB)
#
#Finished global routing on Fri Oct 10 16:17:58 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2896.38 (MB), peak = 2898.65 (MB)
#Start Track Assignment.
#Done with 1446 horizontal wires in 5 hboxes and 1390 vertical wires in 4 hboxes.
#Done with 311 horizontal wires in 5 hboxes and 193 vertical wires in 4 hboxes.
#Done with 5 horizontal wires in 5 hboxes and 4 vertical wires in 4 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# met1       18199.42 	 96.69%  	  0.00% 	 96.69%
# met2       56114.35 	  0.01%  	  0.00% 	  0.00%
# met3       48522.90 	  0.32%  	  0.00% 	  0.27%
# met4       19712.93 	 10.69%  	  0.00% 	 10.63%
# met5        5468.34 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      148017.93  	 13.42% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 17
#
#  Routing Statistics
#
#-------------+-----------+-----+
#  Layer      | Length(um)| Vias|
#-------------+-----------+-----+
#  poly ( 0H) |          0|    0|
#  met1 ( 1H) |      18186| 3160|
#  met2 ( 2V) |      56063| 1916|
#  met3 ( 3H) |      50262|  388|
#  met4 ( 4V) |      21478|   76|
#  met5 ( 5H) |       5423|    0|
#-------------+-----------+-----+
#  Total      |     151411| 5540|
#-------------+-----------+-----+
#
# Total half perimeter of net bounding box: 116977 um.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2897.61 (MB), peak = 2898.65 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start extraction data preparation
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner Nominal_25C /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 (real) 
#(i=5, n=5 1000)
#metal1 -> met1 (1)
#metal2 -> met2 (2)
#metal3 -> met3 (3)
#metal4 -> met4 (4)
#metal5 -> met5 (5)
#SADV_On
# Corner(s) : 
#Nominal_25C [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[5] tech width 1600 != ict width 800.0
#
#layer[5] tech spc 1600 != ict spc 800.0
#total pattern=35 [5, 90]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile
#found RESMODEL /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 24.1.0-s290
#number model r/c [1,1] [5,90] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2893.57 (MB), peak = 2898.89 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.26 (MB)
#Total memory = 2897.95 (MB)
#Peak memory = 2898.89 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 491 horizontal wires in 5 hboxes and 611 vertical wires in 4 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#5x6 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 20 hboxes with single thread on machine with  Xeon 2.80GHz 56320KB Cache 88CPU...
#Process 0 special clock nets for rc extraction
#Total 1161 nets were built. 782 nodes added to break long wires. 0 net(s) have incomplete routes.
#Start inst blockage merging.
#Run Statistics for Extraction:
#   Cpu time = 00:00:06, elapsed time = 00:00:06 .
#   Increased memory =    62.57 (MB), total memory =  2963.33 (MB), peak memory =  2963.33 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2907.54 (MB), peak = 2963.33 (MB)
#RC Statistics: 5144 Res, 3735 Ground Cap, 2538 XCap (Edge to Edge)
#WARNING (NREX-102) Net n_5 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED232 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED292 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED230 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED231 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED229 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED228 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED227 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED226 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED223 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED216 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED221 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED220 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED217 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED218 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED219 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED225 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED224 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED299 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (NREX-102) Net UNCONNECTED293 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
#WARNING (EMS-27) Message (NREX-102) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#RC V/H edge ratio: 0.60, Avg V/H Edge Length: 15037.05 (3557), Avg L-Edge Length: 42827.46 (848)
#Register nets and terms for rcdb /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3062334_6e30c19e-4ae9-4148-ad8a-68674bae4d56_ece-rschsrv.ece.gatech.edu_dkhalil8_2VOb9F/nr0_3062334_6e30c19e-4ae9-4148-ad8a-68674bae4d56YKFru4.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 7024 nodes, 5863 edges, and 6816 xcaps
#782 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3062334_6e30c19e-4ae9-4148-ad8a-68674bae4d56_ece-rschsrv.ece.gatech.edu_dkhalil8_2VOb9F/nr0_3062334_6e30c19e-4ae9-4148-ad8a-68674bae4d56YKFru4.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2914.562M)
Following multi-corner parasitics specified:
	/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3062334_6e30c19e-4ae9-4148-ad8a-68674bae4d56_ece-rschsrv.ece.gatech.edu_dkhalil8_2VOb9F/nr0_3062334_6e30c19e-4ae9-4148-ad8a-68674bae4d56YKFru4.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell top_lvl has rcdb /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_3062334_6e30c19e-4ae9-4148-ad8a-68674bae4d56_ece-rschsrv.ece.gatech.edu_dkhalil8_2VOb9F/nr0_3062334_6e30c19e-4ae9-4148-ad8a-68674bae4d56YKFru4.rcdb.d specified
Cell top_lvl, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2914.191M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 12.36 (MB)
#Total memory = 2909.97 (MB)
#Peak memory = 2963.33 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching set_db delaycal_enable_si from false to true ...
AAE_INFO: The setting is changed from false to true in set_db delaycal_enable_si
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 25.11-s102_1
#  OS:                Linux x86_64(Host ID ece-rschsrv.ece.gatech.edu)
#  Generated on:      Fri Oct 10 16:18:08 2025
#  Design:            top_lvl
#  Command:           route_design
###############################################################
#Normalized TNS: -1.056 -> -0.812, r2r -0.075 -> -0.058, unit 1000.000, clk period 1.300 (ns)
#Stage 1: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2934.18 (MB), peak = 2963.33 (MB)
#Library Standard Delay: 37.60ps
#Slack threshold: 0.00ps
#*** Analyzed 61 timing critical paths, and collected 34.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2934.18 (MB), peak = 2963.33 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2934.82 (MB), peak = 2963.33 (MB)
Worst slack reported in the design = 0.135423 (late)

*** writeDesignTiming (0:00:00.1) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2935.40 (MB), peak = 2963.33 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 21
#Number of critical nets: 16
#	level 1 [-101.4,  -11.7]: 14 nets
#	level 2 [ -25.5,  -25.5]: 1 nets
#	level 3 [ -25.5,  -25.5]: 1 nets
#Total number of nets: 1161
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#Setup timing driven post global route constraints on 21 nets
#2 critical nets are selected for extra spacing.
#Postfix stack gain threshold: Min=0.2 ps, 1-stack=75.2 ps
#0 nets (0 um) assigned to layer met3
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon  Flow/Cap
#  ----------------------------------------------
#  met1          0(0.00%)   (0.00%)     0.15  
#  met2          0(0.00%)   (0.00%)     0.19  
#  met3          0(0.00%)   (0.00%)     0.13  
#  met4          0(0.00%)   (0.00%)     0.02  
#  met5          0(0.00%)   (0.00%)     0.02  
#  ----------------------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met5(H)    |              1.00 |              1.00 |   182.16   695.51   198.72   712.08 |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |   (met5)     1.00 |   (met5)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Avoid Detour             |        16 |
#| Prefer Extra Space       |        10 |
#+--------------------------+-----------+
#
#----------------------------------------------------
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 19
#
#  Routing Statistics
#
#-------------+-----------+-----+
#  Layer      | Length(um)| Vias|
#-------------+-----------+-----+
#  poly ( 0H) |          0|    0|
#  met1 ( 1H) |      18186| 3160|
#  met2 ( 2V) |      56031| 1916|
#  met3 ( 3H) |      50262|  388|
#  met4 ( 4V) |      21478|   76|
#  met5 ( 5H) |       5423|    0|
#-------------+-----------+-----+
#  Total      |     151379| 5540|
#-------------+-----------+-----+
#
# Total half perimeter of net bounding box: 116977 um.
#Total number of involved regular nets 158
#Maximum src to sink distance  1856.0
#Average of max src_to_sink distance  244.1
#Average of ave src_to_sink distance  206.8
#Total number of involved priority nets 9
#Maximum src to sink distance for priority net 815.3
#Average of max src_to_sink distance for priority net 350.0
#Average of ave src_to_sink distance for priority net 249.7
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2928.88 (MB), peak = 2963.33 (MB)
Current (total cpu=0:01:35, real=0:01:41, peak res=2963.3M, current mem=2881.9M)
top_lvl
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2893.3M, current mem=2893.3M)
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_clock_uncertainty                             | 1              | 0              
set_max_transition                                | 38             | 0              
set_propagated_clock                              | 1              | 0              
set_clock_transition                              | 4              | 0              
get_clocks                                        | 5              | 0              
create_clock                                      | 1              | 0              
set_load                                          | 76             | 0              
set_units                                         | 1              | 0              
get_ports                                         | 116            | 0              
set_clock_gating_check                            | 2              | 0              
current_design                                    | 1              | 0              
------------------------------------------------------------------------------------
Current (total cpu=0:01:35, real=0:01:41, peak res=2963.3M, current mem=2893.3M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2893.31 (MB), peak = 2963.33 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 21
#Number of critical nets: 16
#	level 1 [-101.4,  -11.7]: 14 nets
#	level 2 [ -25.5,  -25.5]: 1 nets
#	level 3 [ -25.5,  -25.5]: 1 nets
#Total number of nets: 1161
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 41 horizontal wires in 5 hboxes and 23 vertical wires in 4 hboxes.
#Done with 7 horizontal wires in 5 hboxes and 3 vertical wires in 4 hboxes.
#Done with 5 horizontal wires in 5 hboxes and 4 vertical wires in 4 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# met1       18198.96 	 96.69%  	  0.00% 	 96.69%
# met2       56119.23 	  0.01%  	  0.00% 	  0.00%
# met3       48527.05 	  0.32%  	  0.00% 	  0.27%
# met4       19712.32 	 10.69%  	  0.00% 	 10.63%
# met5        5468.34 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      148025.90  	 13.42% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 19
#
#  Routing Statistics
#
#-------------+-----------+-----+
#  Layer      | Length(um)| Vias|
#-------------+-----------+-----+
#  poly ( 0H) |          0|    0|
#  met1 ( 1H) |      18186| 3160|
#  met2 ( 2V) |      56069| 1916|
#  met3 ( 3H) |      50260|  388|
#  met4 ( 4V) |      21478|   76|
#  met5 ( 5H) |       5423|    0|
#-------------+-----------+-----+
#  Total      |     151415| 5540|
#-------------+-----------+-----+
#
# Total half perimeter of net bounding box: 116977 um.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2897.51 (MB), peak = 2963.33 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 34.22 (MB)
#Total memory = 2897.51 (MB)
#Peak memory = 2963.33 (MB)
#Start reading timing information from file .timing_file_3062334_6e30c19e-4ae9-4148-ad8a-68674bae4d56.tif.gz ...
#Read in timing information for 38 ports, 1029 instances from timing file .timing_file_3062334_6e30c19e-4ae9-4148-ad8a-68674bae4d56.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+------+-----+-------+
#  -      | Short| Loop| Totals|
#---------+------+-----+-------+
#  met1   |     0|    1|      1|
#  met2   |     3|    0|      3|
#  met3   |     1|    0|      1|
#  Totals |     4|    1|      5|
#---------+------+-----+-------+
#
#cpu time = 00:00:16, elapsed time = 00:00:17, memory = 2904.49 (MB), peak = 2998.52 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  met1   |     0|      0|
#  met2   |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#    number of process antenna violations = 320
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2904.41 (MB), peak = 2998.52 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  met1   |     0|      0|
#  met2   |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#    number of process antenna violations = 324
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2903.24 (MB), peak = 2998.52 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 324
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2902.41 (MB), peak = 2998.52 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 19
#
#  Routing Statistics
#
#-------------+-----------+-----+
#  Layer      | Length(um)| Vias|
#-------------+-----------+-----+
#  poly ( 0H) |          0|    0|
#  met1 ( 1H) |      23772| 3682|
#  met2 ( 2V) |      57730| 1573|
#  met3 ( 3H) |      45129|  495|
#  met4 ( 4V) |      21355|   70|
#  met5 ( 5H) |       5730|    0|
#-------------+-----------+-----+
#  Total      |     153715| 5820|
#-------------+-----------+-----+
#
# Total half perimeter of net bounding box: 116977 um.
#Total number of DRC violations = 0
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 4.89 (MB)
#Total memory = 2902.41 (MB)
#Peak memory = 2998.52 (MB)
#
#start routing for process antenna violation fix ...
#- start antenna fix number of process antenna vio = 124.
#- start antenna fix number of net violated process antenna rule = 80.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2908.89 (MB), peak = 2998.52 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 19
#
#  Routing Statistics
#
#-------------+-----------+-----+
#  Layer      | Length(um)| Vias|
#-------------+-----------+-----+
#  poly ( 0H) |          0|    0|
#  met1 ( 1H) |      23772| 3682|
#  met2 ( 2V) |      57441| 1651|
#  met3 ( 3H) |      44851|  713|
#  met4 ( 4V) |      21718|  214|
#  met5 ( 5H) |       6236|    0|
#-------------+-----------+-----+
#  Total      |     154017| 6260|
#-------------+-----------+-----+
#
# Total half perimeter of net bounding box: 116977 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 20
#Total number of net violated process antenna rule = 17
#
#
#start delete and reroute for process antenna violation fix ...
#- start antenna fix number of process antenna vio = 9.
#- start antenna fix number of net violated process antenna rule = 8.
#- start antenna fix number of process antenna vio = 3.
#- start antenna fix number of net violated process antenna rule = 2.
#- start antenna fix number of process antenna vio = 2.
#- start antenna fix number of net violated process antenna rule = 1.
#- start antenna fix number of process antenna vio = 1.
#- start antenna fix number of net violated process antenna rule = 1.
#cpu time = 00:00:14, elapsed time = 00:00:15, memory = 2901.09 (MB), peak = 3002.24 (MB)
#Total number of nets with non-default rule or having extra spacing = 19
#
#  Routing Statistics
#
#-------------+-----------+-----+
#  Layer      | Length(um)| Vias|
#-------------+-----------+-----+
#  poly ( 0H) |          0|    0|
#  met1 ( 1H) |      25977| 3831|
#  met2 ( 2V) |      61834| 1750|
#  met3 ( 3H) |      45296|  713|
#  met4 ( 4V) |      17516|  168|
#  met5 ( 5H) |       2359|    0|
#-------------+-----------+-----+
#  Total      |     152982| 6462|
#-------------+-----------+-----+
#
# Total half perimeter of net bounding box: 116977 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#
#
#Total number of nets with non-default rule or having extra spacing = 19
#
#  Routing Statistics
#
#-------------+-----------+-----+
#  Layer      | Length(um)| Vias|
#-------------+-----------+-----+
#  poly ( 0H) |          0|    0|
#  met1 ( 1H) |      25977| 3831|
#  met2 ( 2V) |      61834| 1750|
#  met3 ( 3H) |      45296|  713|
#  met4 ( 4V) |      17516|  168|
#  met5 ( 5H) |       2359|    0|
#-------------+-----------+-----+
#  Total      |     152982| 6462|
#-------------+-----------+-----+
#
# Total half perimeter of net bounding box: 116977 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#
#
#Start Post Route via swapping...
#49.78% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2904.78 (MB), peak = 3002.24 (MB)
#CELL_VIEW top_lvl,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 19
#
#  Routing Statistics
#
#-------------+-----------+-----+
#  Layer      | Length(um)| Vias|
#-------------+-----------+-----+
#  poly ( 0H) |          0|    0|
#  met1 ( 1H) |      25977| 3831|
#  met2 ( 2V) |      61834| 1750|
#  met3 ( 3H) |      45296|  713|
#  met4 ( 4V) |      17516|  168|
#  met5 ( 5H) |       2359|    0|
#-------------+-----------+-----+
#  Total      |     152982| 6462|
#-------------+-----------+-----+
#
# Total half perimeter of net bounding box: 116977 um.
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2905.04 (MB), peak = 3002.24 (MB)
#CELL_VIEW top_lvl,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Oct 10 16:18:51 2025
#
#
#Start Post Route Wire Spread.
#Done with 323 horizontal wires in 9 hboxes and 759 vertical wires in 7 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 19
#
#  Routing Statistics
#
#-------------+-----------+-----+
#  Layer      | Length(um)| Vias|
#-------------+-----------+-----+
#  poly ( 0H) |          0|    0|
#  met1 ( 1H) |      25978| 3831|
#  met2 ( 2V) |      62521| 1750|
#  met3 ( 3H) |      45704|  713|
#  met4 ( 4V) |      17617|  168|
#  met5 ( 5H) |       2403|    0|
#-------------+-----------+-----+
#  Total      |     154224| 6462|
#-------------+-----------+-----+
#
# Total half perimeter of net bounding box: 116977 um.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2908.03 (MB), peak = 3002.24 (MB)
#CELL_VIEW top_lvl,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2904.11 (MB), peak = 3002.24 (MB)
#CELL_VIEW top_lvl,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 19
#
#  Routing Statistics
#
#-------------+-----------+-----+
#  Layer      | Length(um)| Vias|
#-------------+-----------+-----+
#  poly ( 0H) |          0|    0|
#  met1 ( 1H) |      25978| 3831|
#  met2 ( 2V) |      62521| 1750|
#  met3 ( 3H) |      45704|  713|
#  met4 ( 4V) |      17617|  168|
#  met5 ( 5H) |       2403|    0|
#-------------+-----------+-----+
#  Total      |     154224| 6462|
#-------------+-----------+-----+
#
# Total half perimeter of net bounding box: 116977 um.
#route_detail Statistics:
#Cpu time = 00:00:46
#Elapsed time = 00:00:46
#Increased memory = 4.67 (MB)
#Total memory = 2902.18 (MB)
#Peak memory = 3002.24 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:01:02
#Elapsed time = 00:01:03
#Increased memory = 158.92 (MB)
#Total memory = 2883.41 (MB)
#Peak memory = 3002.24 (MB)
#Number of warnings = 23
#Total number of warnings = 27
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Fri Oct 10 16:18:57 2025
#
#Default setup view is reset to tt_v1.8_25C_Nominal_25_func.
#Default setup view is reset to tt_v1.8_25C_Nominal_25_func.
AAE_INFO: Post Route call back at the end of routeDesign
#route_design: cpu time = 00:01:06, elapsed time = 00:01:07, memory = 2865.99 (MB), peak = 3002.24 (MB)
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  route_design              | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:13|     00:00:14|         1.0|
#  DB Import                 | 00:00:00|     00:00:00|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:00|     00:00:00|         1.0|
#  Global Routing            | 00:00:01|     00:00:01|         1.0|
#  Track Assignment          | 00:00:01|     00:00:01|         1.0|
#  Detail Routing            | 00:00:20|     00:00:20|         1.0|
#  Antenna Fixing            | 00:00:15|     00:00:15|         1.0|
#  Post Route Via Swapping   | 00:00:00|     00:00:00|         1.0|
#  Post Route Wire Spreading | 00:00:12|     00:00:12|         1.0|
#  (-) Signature             | 00:00:00|     00:00:00|         1.0|
#  Entire Command            | 00:01:06|     00:01:07|         1.0|
#----------------------------+---------+-------------+------------+
#
#% End route_design (date=10/10 16:18:57, total cpu=0:01:06, real=0:01:07, peak res=3002.2M, current mem=2866.0M)
#@ End verbose flow_step implementation.route.run_route
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          72.96             74                                      run_route
#@ Begin verbose flow_step implementation.route.block_finish
@flow 2: apply {{} {
    #- Make sure flow_report_name is reset from any reports executed during the flow
    set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
    #- Set DB for handoff to Innovus
    if {[is_flow -inside flow:syn_opt]} {
      set_db flow_write_db_common true
    }
  
    #- Set value for SPEF output file generation
    if {[get_db flow_branch] ne ""} {
      set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
    } else {
      set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
    }
    set_db flow_spef_directory $out_dir
  
    #- Store non-default root attributes to metrics
    catch {report_obj -tcl} flow_root_config
    if {[dict exists $flow_root_config root:/]} {
      set flow_root_config [dict get $flow_root_config root:/]
    } elseif {[dict exists $flow_root_config root:]} {
      set flow_root_config [dict get $flow_root_config root:]
    } else {
    }
    foreach key [dict keys $flow_root_config] {
      if {[string length [dict get $flow_root_config $key]] > 200} {
        dict set flow_root_config $key "\[long value truncated\]"
      }
    }
    set_metric -name flow.root_config -value $flow_root_config
  }}
#@ End verbose flow_step implementation.route.block_finish
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           6.89              6                                      block_finish
#% Begin save design ... (date=10/10 16:19:06, mem=2919.5M)
ff_v1.98_0C tt_v1.8_25C ss_v1.62_125C
Nominal_25C
% Begin Save ccopt configuration ... (date=10/10 16:19:06, mem=2919.5M)
% End Save ccopt configuration ... (date=10/10 16:19:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=2920.2M, current mem=2920.2M)
% Begin Save netlist data ... (date=10/10 16:19:06, mem=2920.2M)
Writing Binary DB to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.v.bin in single-threaded mode...
% End Save netlist data ... (date=10/10 16:19:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=2920.2M, current mem=2920.2M)
Saving symbol-table file ...
Saving congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.route.congmap.gz ...
% Begin Save AAE data ... (date=10/10 16:19:07, mem=2920.7M)
Saving AAE Data ...
AAE DB initialization (MEM=3060.179688 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=10/10 16:19:07, total cpu=0:00:00.3, real=0:00:00.0, peak res=3060.2M, current mem=2921.4M)
Saving preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
**WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=10/10 16:19:09, mem=2928.6M)
Saving floorplan file ...
Convert 0 swires and 0 svias from compressed groups
% End Save floorplan data ... (date=10/10 16:19:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=2929.2M, current mem=2929.2M)
Saving PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:19:09 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2929.3M) ***
*info - save blackBox cells to lef file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.bbox.lef
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 1 antenna drc markers are saved ...
% Begin Save placement data ... (date=10/10 16:19:09, mem=2929.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=10/10 16:19:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=2929.8M, current mem=2929.8M)
% Begin Save routing data ... (date=10/10 16:19:09, mem=2929.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2930.9M) ***
% End Save routing data ... (date=10/10 16:19:10, total cpu=0:00:00.1, real=0:00:01.0, peak res=2930.0M, current mem=2930.0M)
Saving property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2933.5M) ***
#Saving pin access data to file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.apa ...
#
Saving preRoute extracted patterns in file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/top_lvl.techData.gz' ...
Saving preRoute extraction data in directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/route.enc_2/extraction/' ...
% Begin Save power constraints data ... (date=10/10 16:19:10, mem=2933.4M)
% End Save power constraints data ... (date=10/10 16:19:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=2933.4M, current mem=2933.4M)
Nominal_25C
Nominal_25C
Nominal_25C
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
Generated self-contained design route.enc_2
#% End save design ... (date=10/10 16:19:11, total cpu=0:00:03.7, real=0:00:05.0, peak res=3060.2M, current mem=2931.4M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
*** Message Summary: 3 warning(s), 0 error(s)

      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_db
#@ Begin verbose flow_step implementation.route.write_output_screenshot
@flow 2: set inputstring [get_db flow_starting_db]
@flow 3: set stepname [lindex $inputstring [expr {[llength stepname]}]]
@flow 4: set filename [file tail $stepname]
@flow 5: set rootname [file rootname $filename]
@flow 6: set outfile "./output/screenshots/${rootname}.gif"
@flow 7: # Define the directory name
@flow 8: set dirName "output/screenshots"
@flow 10: # Check if the directory exists
@flow 11: if {![file exists $dirName]} {...
@flow 15: } else {
@flow 16: puts "Directory '$dirName' already exists."
Directory 'output/screenshots' already exists.
@flow 17: }
@@flow 18: write_to_gif $outfile
#@ End verbose flow_step implementation.route.write_output_screenshot
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           6.65              7                                      write_output_screenshot
#@ Begin verbose flow_step implementation.route.schedule_route_report_postroute
@@flow 2: schedule_flow -flow report_postroute -include_in_metrics
#@ End verbose flow_step implementation.route.schedule_route_report_postroute

Program version = 25.11-s102_1
Working directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
Databases directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs
Starting time = Oct 10, 2025 16:17:19
Ending time = Oct 10, 2025 16:19:31

Run Flow Summary
---------------------

Steps run:  implementation.route.block_start implementation.route.init_innovus.init_innovus_yaml implementation.route.init_innovus.init_innovus_user implementation.route.add_fillers implementation.route.run_route implementation.route.block_finish implementation.route.write_output_screenshot implementation.route.schedule_route_report_postroute

Step status:
     implementation.route.block_start                             success
     implementation.route.init_innovus.init_innovus_yaml          success
     implementation.route.init_innovus.init_innovus_user          success
     implementation.route.add_fillers                             success
     implementation.route.run_route                               success
     implementation.route.block_finish                            success
     implementation.route.write_output_screenshot                 success
     implementation.route.schedule_route_report_postroute         success

 ---------------------------------------------------------------------------------------------------- 
| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
|-------------+------------------+-------------------+-----------------------+-----------------------|
| syn_generic | 0:03:00          | 0:03:10           |                    -3 |                -0.205 |
| syn_map     | 0:01:55          | 0:02:02           |                    -0 |                -0.069 |
| syn_opt     | 0:01:51          | 0:01:58           |                     0 |                 0.000 |
| floorplan   | 0:02:26          | 0:02:32           |                       |                       |
| prects      | 0:03:37          | 0:04:33           |                    -0 |                -0.002 |
| cts         | 0:03:07          | 0:04:00           |                     0 |                 0.007 |
| postcts     | 0:01:34          | 0:01:38           |                     0 |                 0.009 |
| route       | 0:02:36          | 0:02:41           |                       |                       |
 ---------------------------------------------------------------------------------------------------- 
*** Message Summary: 508 warning(s), 4 error(s)


*** Memory Usage v#1 (Current mem = 3144.762M, initial mem = 949.617M) ***
--- Ending "Innovus" (totcpu=0:02:54, real=0:03:03, mem=3144.8M) ---
