$date
	Mon Apr  8 23:21:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ubfm_testbench $end
$var wire 64 ! res [63:0] $end
$var reg 1 " clk $end
$var reg 64 # i_val_a [63:0] $end
$var reg 6 $ immr [5:0] $end
$var reg 6 % imms [5:0] $end
$var reg 1 & rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 64 ' i_val_a [63:0] $end
$var wire 6 ( immr [5:0] $end
$var wire 6 ) imms [5:0] $end
$var wire 1 & rst $end
$var reg 64 * res [63:0] $end
$scope begin main_switch $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
bx )
bx (
bx '
x&
bx %
bx $
bx #
0"
bx !
$end
#5
b111 !
b111 *
b1 $
b1 (
b11 %
b11 )
b11111111 #
b11111111 '
1"
#10
0"
#15
1"
