

================================================================
== Vivado HLS Report for 'cal_mag_phase'
================================================================
* Date:           Sun Dec  7 14:25:08 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1061|  1061|  1061|  1061|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1059|  1059|        37|          1|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 39
* Pipeline: 1
  Pipeline-0: II = 1, D = 37, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	39  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	2  / true
39 --> 
* FSM state operations: 

 <State 1>: 1.39ns
ST_1: stg_40 [1/1] 1.39ns
entry:0  br label %bb43


 <State 2>: 2.39ns
ST_2: i [1/1] 0.00ns
bb43:0  %i = phi i11 [ 0, %entry ], [ %i_2, %bb42 ]     ; <i11> [#uses=3]

ST_2: exitcond1 [1/1] 2.11ns
bb43:1  %exitcond1 = icmp eq i11 %i, -1024              ; <i1> [#uses=1]

ST_2: i_2 [1/1] 1.84ns
bb43:2  %i_2 = add i11 %i, 1                            ; <i11> [#uses=1]

ST_2: stg_44 [1/1] 0.00ns
bb43:3  br i1 %exitcond1, label %return, label %bb

ST_2: tmp [1/1] 0.00ns
bb:3  %tmp = zext i11 %i to i64                       ; <i64> [#uses=7]

ST_2: real_V_addr [1/1] 0.00ns
bb:5  %real_V_addr = getelementptr [1024 x i32]* %real_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

ST_2: imag_V_addr [1/1] 0.00ns
bb:6  %imag_V_addr = getelementptr [1024 x i32]* %imag_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

ST_2: real_V_load [2/2] 2.39ns
bb:7  %real_V_load = load i32* %real_V_addr           ; <i32> [#uses=5]

ST_2: imag_V_load [2/2] 2.39ns
bb:8  %imag_V_load = load i32* %imag_V_addr           ; <i32> [#uses=4]


 <State 3>: 6.80ns
ST_3: real_V_load [1/2] 2.39ns
bb:7  %real_V_load = load i32* %real_V_addr           ; <i32> [#uses=5]

ST_3: imag_V_load [1/2] 2.39ns
bb:8  %imag_V_load = load i32* %imag_V_addr           ; <i32> [#uses=4]

ST_3: call_ret [36/36] 4.41ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

ST_3: tmp_s [1/1] 2.52ns
bb:13  %tmp_s = icmp sgt i32 %real_V_load, 0           ; <i1> [#uses=1]

ST_3: stg_54 [1/1] 0.00ns
bb:14  br i1 %tmp_s, label %bb1, label %bb2

ST_3: tmp_130 [1/1] 0.00ns
bb2:0  %tmp_130 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %real_V_load, i32 31) ; <i1> [#uses=2]

ST_3: stg_56 [1/1] 0.00ns
bb2:1  br i1 %tmp_130, label %bb5, label %bb22

ST_3: tmp_131 [1/1] 0.00ns
bb5:0  %tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %imag_V_load, i32 31) ; <i1> [#uses=1]

ST_3: stg_58 [1/1] 0.00ns
bb5:1  br i1 %tmp_131, label %bb10, label %bb12

ST_3: stg_59 [1/1] 0.00ns
bb10:0  br i1 %tmp_130, label %bb17, label %bb22

ST_3: not2 [1/1] 2.52ns
bb22:0  %not2 = icmp eq i32 %real_V_load, 0             ; <i1> [#uses=1]

ST_3: not3 [1/1] 2.52ns
bb22:1  %not3 = icmp sgt i32 %imag_V_load, 0            ; <i1> [#uses=1]

ST_3: or_cond [1/1] 1.37ns
bb22:2  %or_cond = and i1 %not2, %not3                  ; <i1> [#uses=1]

ST_3: phaseFrame_V_addr_3 [1/1] 0.00ns
bb22:3  %phaseFrame_V_addr_3 = getelementptr [1024 x i26]* %phaseFrame_V, i64 0, i64 %tmp ; <i26*> [#uses=2]

ST_3: stg_64 [1/1] 0.00ns
bb22:4  br i1 %or_cond, label %bb37, label %bb35

ST_3: stg_65 [1/1] 2.39ns
bb35:0  store i26 -1647099, i26* %phaseFrame_V_addr_3

ST_3: stg_66 [1/1] 2.39ns
bb37:0  store i26 1647099, i26* %phaseFrame_V_addr_3


 <State 4>: 7.70ns
ST_4: call_ret [35/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

ST_4: arctan_V [12/12] 7.70ns
bb:11  %arctan_V = call fastcc i22 @cordic_atan(i32 %real_V_load, i32 %imag_V_load) nounwind ; <i22> [#uses=3]


 <State 5>: 8.73ns
ST_5: call_ret [34/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

ST_5: arctan_V [11/12] 8.73ns
bb:11  %arctan_V = call fastcc i22 @cordic_atan(i32 %real_V_load, i32 %imag_V_load) nounwind ; <i22> [#uses=3]


 <State 6>: 8.73ns
ST_6: call_ret [33/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

ST_6: arctan_V [10/12] 8.73ns
bb:11  %arctan_V = call fastcc i22 @cordic_atan(i32 %real_V_load, i32 %imag_V_load) nounwind ; <i22> [#uses=3]


 <State 7>: 8.73ns
ST_7: call_ret [32/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

ST_7: arctan_V [9/12] 8.73ns
bb:11  %arctan_V = call fastcc i22 @cordic_atan(i32 %real_V_load, i32 %imag_V_load) nounwind ; <i22> [#uses=3]


 <State 8>: 8.73ns
ST_8: call_ret [31/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

ST_8: arctan_V [8/12] 8.73ns
bb:11  %arctan_V = call fastcc i22 @cordic_atan(i32 %real_V_load, i32 %imag_V_load) nounwind ; <i22> [#uses=3]


 <State 9>: 8.73ns
ST_9: call_ret [30/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

ST_9: arctan_V [7/12] 8.73ns
bb:11  %arctan_V = call fastcc i22 @cordic_atan(i32 %real_V_load, i32 %imag_V_load) nounwind ; <i22> [#uses=3]


 <State 10>: 8.73ns
ST_10: call_ret [29/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

ST_10: arctan_V [6/12] 8.73ns
bb:11  %arctan_V = call fastcc i22 @cordic_atan(i32 %real_V_load, i32 %imag_V_load) nounwind ; <i22> [#uses=3]


 <State 11>: 8.73ns
ST_11: call_ret [28/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

ST_11: arctan_V [5/12] 8.73ns
bb:11  %arctan_V = call fastcc i22 @cordic_atan(i32 %real_V_load, i32 %imag_V_load) nounwind ; <i22> [#uses=3]


 <State 12>: 8.73ns
ST_12: call_ret [27/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

ST_12: arctan_V [4/12] 8.73ns
bb:11  %arctan_V = call fastcc i22 @cordic_atan(i32 %real_V_load, i32 %imag_V_load) nounwind ; <i22> [#uses=3]


 <State 13>: 8.73ns
ST_13: call_ret [26/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

ST_13: arctan_V [3/12] 8.73ns
bb:11  %arctan_V = call fastcc i22 @cordic_atan(i32 %real_V_load, i32 %imag_V_load) nounwind ; <i22> [#uses=3]


 <State 14>: 8.73ns
ST_14: call_ret [25/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

ST_14: arctan_V [2/12] 8.73ns
bb:11  %arctan_V = call fastcc i22 @cordic_atan(i32 %real_V_load, i32 %imag_V_load) nounwind ; <i22> [#uses=3]


 <State 15>: 7.45ns
ST_15: call_ret [24/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

ST_15: arctan_V [1/12] 4.40ns
bb:11  %arctan_V = call fastcc i22 @cordic_atan(i32 %real_V_load, i32 %imag_V_load) nounwind ; <i22> [#uses=3]


 <State 16>: 7.45ns
ST_16: call_ret [23/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

ST_16: arctan_V_2_cast [1/1] 0.00ns
bb:12  %arctan_V_2_cast = sext i22 %arctan_V to i23    ; <i23> [#uses=1]

ST_16: r_V [1/1] 2.20ns
bb12:0  %r_V = add i23 %arctan_V_2_cast, 3294198        ; <i23> [#uses=1]

ST_16: phaseFrame_V_addr_1 [1/1] 0.00ns
bb12:1  %phaseFrame_V_addr_1 = getelementptr [1024 x i26]* %phaseFrame_V, i64 0, i64 %tmp ; <i26*> [#uses=1]

ST_16: r_V_cast_cast [1/1] 0.00ns
bb12:2  %r_V_cast_cast = zext i23 %r_V to i26           ; <i26> [#uses=1]

ST_16: stg_96 [1/1] 2.39ns
bb12:3  store i26 %r_V_cast_cast, i26* %phaseFrame_V_addr_1

ST_16: r_V_trunc_ext_cast [1/1] 0.00ns
bb17:0  %r_V_trunc_ext_cast = sext i22 %arctan_V to i24 ; <i24> [#uses=1]

ST_16: r_V_s [1/1] 2.20ns
bb17:1  %r_V_s = add i24 %r_V_trunc_ext_cast, -3294198  ; <i24> [#uses=1]

ST_16: phaseFrame_V_addr_2 [1/1] 0.00ns
bb17:2  %phaseFrame_V_addr_2 = getelementptr [1024 x i26]* %phaseFrame_V, i64 0, i64 %tmp ; <i26*> [#uses=1]

ST_16: r_V_cast_cast_311 [1/1] 0.00ns
bb17:3  %r_V_cast_cast_311 = sext i24 %r_V_s to i26     ; <i26> [#uses=1]

ST_16: stg_101 [1/1] 2.39ns
bb17:4  store i26 %r_V_cast_cast_311, i26* %phaseFrame_V_addr_2

ST_16: phaseFrame_V_addr [1/1] 0.00ns
bb1:0  %phaseFrame_V_addr = getelementptr [1024 x i26]* %phaseFrame_V, i64 0, i64 %tmp ; <i26*> [#uses=1]

ST_16: arctan_V_2_cast8 [1/1] 0.00ns
bb1:1  %arctan_V_2_cast8 = sext i22 %arctan_V to i26   ; <i26> [#uses=1]

ST_16: stg_104 [1/1] 2.39ns
bb1:2  store i26 %arctan_V_2_cast8, i26* %phaseFrame_V_addr


 <State 17>: 7.45ns
ST_17: call_ret [22/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]


 <State 18>: 7.45ns
ST_18: call_ret [21/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]


 <State 19>: 7.45ns
ST_19: call_ret [20/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]


 <State 20>: 7.45ns
ST_20: call_ret [19/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]


 <State 21>: 7.45ns
ST_21: call_ret [18/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]


 <State 22>: 7.45ns
ST_22: call_ret [17/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]


 <State 23>: 7.45ns
ST_23: call_ret [16/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]


 <State 24>: 7.45ns
ST_24: call_ret [15/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]


 <State 25>: 7.45ns
ST_25: call_ret [14/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]


 <State 26>: 7.45ns
ST_26: call_ret [13/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]


 <State 27>: 7.45ns
ST_27: call_ret [12/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]


 <State 28>: 7.45ns
ST_28: call_ret [11/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]


 <State 29>: 7.45ns
ST_29: call_ret [10/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]


 <State 30>: 7.45ns
ST_30: call_ret [9/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]


 <State 31>: 7.45ns
ST_31: call_ret [8/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]


 <State 32>: 7.45ns
ST_32: call_ret [7/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]


 <State 33>: 7.45ns
ST_33: call_ret [6/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]


 <State 34>: 7.45ns
ST_34: call_ret [5/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]


 <State 35>: 7.45ns
ST_35: call_ret [4/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]


 <State 36>: 7.45ns
ST_36: call_ret [3/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]


 <State 37>: 7.45ns
ST_37: call_ret [2/36] 7.45ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]


 <State 38>: 8.75ns
ST_38: empty [1/1] 0.00ns
bb:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

ST_38: tmp_67 [1/1] 0.00ns
bb:1  %tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str170) nounwind ; <i32> [#uses=1]

ST_38: stg_128 [1/1] 0.00ns
bb:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str50) nounwind

ST_38: magFrame_V_addr [1/1] 0.00ns
bb:4  %magFrame_V_addr = getelementptr [1024 x i32]* %magFrame_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

ST_38: call_ret [1/36] 6.36ns
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %real_V_load, i32 %imag_V_load) ; <i32> [#uses=1]

ST_38: stg_131 [1/1] 2.39ns
bb:10  store i32 %call_ret, i32* %magFrame_V_addr

ST_38: stg_132 [1/1] 0.00ns
bb12:4  br label %bb42

ST_38: stg_133 [1/1] 0.00ns
bb35:1  br label %bb42

ST_38: stg_134 [1/1] 0.00ns
bb37:1  br label %bb42

ST_38: stg_135 [1/1] 0.00ns
bb17:5  br label %bb42

ST_38: stg_136 [1/1] 0.00ns
bb1:3  br label %bb42

ST_38: empty_312 [1/1] 0.00ns
bb42:0  %empty_312 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str170, i32 %tmp_67) nounwind ; <i32> [#uses=0]

ST_38: stg_138 [1/1] 0.00ns
bb42:1  br label %bb43


 <State 39>: 0.00ns
ST_39: stg_139 [1/1] 0.00ns
return:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
