// Seed: 166876600
module module_0 ();
  always @(*) begin : LABEL_0
    id_1 <= 1;
    if (id_1) begin : LABEL_0
      #1;
      id_1 <= 1;
    end
  end
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    output tri id_2,
    input wand id_3,
    input uwire id_4,
    output uwire id_5,
    input wire id_6,
    input wand id_7,
    input uwire id_8,
    input tri0 id_9,
    output wire id_10,
    output tri1 id_11
);
  module_0 modCall_1 ();
endmodule
