library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity RelogioHora is

	generic (contMax: integer :=23);
	port (clk    : in std_logic;
			enable : in std_logic;
			contOut: out std_logic_vector(6 downto 0));
end RelogioHora;

architecture compRelogioHora of RelogioHora is
signal s_cont : integer range 0 to 23;
begin

	process (clk)
	begin
	
		
	
		if (rising_edge(clk)) then
			if (enable = '1') then
				if (s_cont = contMax) then
					s_cont <= 0;
				else
					s_cont <= s_cont + 1;
				end if;
			
			else
				s_cont <= s_cont;
			end if;
		end if;
	end process;
	
	contOut <= std_logic_vector(to_unsigned (s_cont, 7));
	
end compRelogioHora;	
