---
MainSourceFile:  'C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.pp.0.cpp'
Diagnostics:
  - DiagnosticName:  xilinx-label-all-loops
    DiagnosticMessage:
      Message:         'Added loop label VITIS_LOOP_676_1:  '
      FilePath:        'C:\AMDDesignTools\2025.2\Vitis\common\technology\autopilot\etc\ap_int_ref.h'
      FileOffset:      676
      Replacements:
        - FilePath:        'C:\02_work\PDC\FPGA_Raz\FPGA\chacha20\chacha20\hls\.autopilot\db\chacha_kernel.pp.0.cpp'
          Offset:          280107
          Length:          0
          ReplacementText: 'VITIS_LOOP_676_1: '
    Level:           Remark
    BuildDirectory:  'C:\02_work\PDC\FPGA_Raz\FPGA\chacha20'
  - DiagnosticName:  xilinx-label-all-loops
    DiagnosticMessage:
      Message:         'Added loop label VITIS_LOOP_690_1:  '
      FilePath:        'C:\AMDDesignTools\2025.2\Vitis\common\technology\autopilot\etc\ap_int_ref.h'
      FileOffset:      690
      Replacements:
        - FilePath:        'C:\02_work\PDC\FPGA_Raz\FPGA\chacha20\chacha20\hls\.autopilot\db\chacha_kernel.pp.0.cpp'
          Offset:          280578
          Length:          0
          ReplacementText: 'VITIS_LOOP_690_1: '
    Level:           Remark
    BuildDirectory:  'C:\02_work\PDC\FPGA_Raz\FPGA\chacha20'
  - DiagnosticName:  xilinx-label-all-loops
    DiagnosticMessage:
      Message:         'Added loop label VITIS_LOOP_704_1:  '
      FilePath:        'C:\AMDDesignTools\2025.2\Vitis\common\technology\autopilot\etc\ap_int_ref.h'
      FileOffset:      704
      Replacements:
        - FilePath:        'C:\02_work\PDC\FPGA_Raz\FPGA\chacha20\chacha20\hls\.autopilot\db\chacha_kernel.pp.0.cpp'
          Offset:          281050
          Length:          0
          ReplacementText: 'VITIS_LOOP_704_1: '
    Level:           Remark
    BuildDirectory:  'C:\02_work\PDC\FPGA_Raz\FPGA\chacha20'
  - DiagnosticName:  xilinx-label-all-loops
    DiagnosticMessage:
      Message:         'Added loop label VITIS_LOOP_1251_1:  '
      FilePath:        'C:\AMDDesignTools\2025.2\Vitis\common\technology\autopilot\etc\ap_fixed_base.h'
      FileOffset:      1251
      Replacements:
        - FilePath:        'C:\02_work\PDC\FPGA_Raz\FPGA\chacha20\chacha20\hls\.autopilot\db\chacha_kernel.pp.0.cpp'
          Offset:          626453
          Length:          0
          ReplacementText: 'VITIS_LOOP_1251_1: '
    Level:           Remark
    BuildDirectory:  'C:\02_work\PDC\FPGA_Raz\FPGA\chacha20'
  - DiagnosticName:  xilinx-label-all-loops
    DiagnosticMessage:
      Message:         'Added loop label VITIS_LOOP_22_1:  '
      FilePath:        chacha_kernel.cpp
      FileOffset:      22
      Replacements:
        - FilePath:        'C:\02_work\PDC\FPGA_Raz\FPGA\chacha20\chacha20\hls\.autopilot\db\chacha_kernel.pp.0.cpp'
          Offset:          2229312
          Length:          0
          ReplacementText: 'VITIS_LOOP_22_1: '
    Level:           Remark
    BuildDirectory:  'C:\02_work\PDC\FPGA_Raz\FPGA\chacha20'
...
