@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: BN225 |Writing default property annotation file G:\EDA\W_zh6\synthesis\Zdshj.sap.
@N: MO225 :"g:\eda\w_zh6\hdl\w_zh6mealy.v":10:0:10:5|There are no possible illegal states for state machine current[3:0] (in view: work.Mealy(verilog)); safe FSM implementation is not required.
