# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Pong.srcs/sources_1/ip/clk_pixel/clk_pixel_sim_netlist.vhdl" \
"../../../../Pong.srcs/sources_1/new/Pong_top.vhd" \
"../../../../Pong.srcs/sim_1/new/TB_VGA.vhd" \

# Do not sort compile order
nosort
