#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a1b321a590 .scope module, "Top_Module_tb" "Top_Module_tb" 2 1;
 .timescale 0 0;
v000001a1b3276c40_0 .var "clk", 0 0;
v000001a1b3277960_0 .var "rst", 0 0;
S_000001a1b31e88a0 .scope module, "uut" "Top_Module" 2 6, 3 3 0, S_000001a1b321a590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v000001a1b3274370_0 .net "ALUOp_top", 1 0, v000001a1b32176a0_0;  1 drivers
v000001a1b32756d0_0 .net "ALUSrc_top", 0 0, v000001a1b3216660_0;  1 drivers
v000001a1b32760d0_0 .net "ALU_out_top", 31 0, v000001a1b3217ce0_0;  1 drivers
v000001a1b3275950_0 .net "Control_out_top", 3 0, v000001a1b3217060_0;  1 drivers
v000001a1b32759f0_0 .net "ImmExt_top", 31 0, v000001a1b3274ff0_0;  1 drivers
v000001a1b3274af0_0 .net "Mem_Read_top", 0 0, v000001a1b3217a60_0;  1 drivers
v000001a1b3275b30_0 .net "Mem_Write_top", 0 0, v000001a1b32163e0_0;  1 drivers
v000001a1b3275bd0_0 .net "Mem_data_out_top", 31 0, v000001a1b3217b00_0;  1 drivers
v000001a1b3274410_0 .net "MemtoReg_top", 0 0, v000001a1b3216700_0;  1 drivers
v000001a1b32745f0_0 .net "Mux1_out_top", 31 0, L_000001a1b3277b40;  1 drivers
v000001a1b3276920_0 .net "NexttoPc_top", 31 0, L_000001a1b3277460;  1 drivers
v000001a1b3277d20_0 .net "PC_top", 31 0, v000001a1b3216d40_0;  1 drivers
v000001a1b3277780_0 .net "Pc_in_top", 31 0, L_000001a1b3277000;  1 drivers
v000001a1b32769c0_0 .net "Reg_write_top", 0 0, v000001a1b3216ac0_0;  1 drivers
v000001a1b3277280_0 .net "Sum_out_top", 31 0, L_000001a1b3277140;  1 drivers
v000001a1b32775a0_0 .net "and_out_top", 0 0, L_000001a1b3214660;  1 drivers
v000001a1b3277820_0 .net "branch_top", 0 0, v000001a1b3217740_0;  1 drivers
v000001a1b3277c80_0 .net "clk", 0 0, v000001a1b3276c40_0;  1 drivers
v000001a1b3277640_0 .net "instruction_top", 31 0, v000001a1b3216b60_0;  1 drivers
v000001a1b32766a0_0 .net "read_data1_top", 31 0, L_000001a1b32764c0;  1 drivers
v000001a1b32773c0_0 .net "read_data2_top", 31 0, L_000001a1b3276ec0;  1 drivers
v000001a1b32776e0_0 .net "rst", 0 0, v000001a1b3277960_0;  1 drivers
v000001a1b3276420_0 .net "write_back_top", 31 0, L_000001a1b3277be0;  1 drivers
v000001a1b3276ba0_0 .net "zero_top", 0 0, v000001a1b3217100_0;  1 drivers
L_000001a1b3276b00 .part v000001a1b3216b60_0, 15, 5;
L_000001a1b3277fa0 .part v000001a1b3216b60_0, 20, 5;
L_000001a1b3277a00 .part v000001a1b3216b60_0, 7, 5;
L_000001a1b3276a60 .part v000001a1b3216b60_0, 0, 7;
L_000001a1b3277aa0 .part v000001a1b3216b60_0, 0, 7;
L_000001a1b3277e60 .part v000001a1b3216b60_0, 30, 1;
L_000001a1b32778c0 .part v000001a1b3216b60_0, 12, 3;
S_000001a1b31e8a30 .scope module, "PC" "program_counter" 3 13, 4 5 0, S_000001a1b31e88a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v000001a1b3217920_0 .net "clk", 0 0, v000001a1b3276c40_0;  alias, 1 drivers
v000001a1b32165c0_0 .net "pc_in", 31 0, L_000001a1b3277000;  alias, 1 drivers
v000001a1b3216d40_0 .var "pc_out", 31 0;
v000001a1b3217880_0 .net "rst", 0 0, v000001a1b3277960_0;  alias, 1 drivers
E_000001a1b32053a0 .event posedge, v000001a1b3217880_0, v000001a1b3217920_0;
S_000001a1b31e6e60 .scope module, "Pc_adder" "pcplus4" 3 16, 5 3 0, S_000001a1b31e88a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "fromPc";
    .port_info 1 /OUTPUT 32 "NexttoPc";
v000001a1b3217420_0 .net "NexttoPc", 31 0, L_000001a1b3277460;  alias, 1 drivers
L_000001a1b3290088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001a1b3216e80_0 .net/2u *"_ivl_0", 31 0, L_000001a1b3290088;  1 drivers
v000001a1b3217560_0 .net "fromPc", 31 0, v000001a1b3216d40_0;  alias, 1 drivers
L_000001a1b3277460 .arith/sum 32, L_000001a1b3290088, v000001a1b3216d40_0;
S_000001a1b31e6ff0 .scope module, "adder_logic" "adder_logic" 3 57, 6 3 0, S_000001a1b31e88a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_1";
    .port_info 1 /INPUT 32 "in_2";
    .port_info 2 /OUTPUT 32 "Sum_out";
v000001a1b3216de0_0 .net "Sum_out", 31 0, L_000001a1b3277140;  alias, 1 drivers
v000001a1b32167a0_0 .net "in_1", 31 0, v000001a1b3216d40_0;  alias, 1 drivers
v000001a1b32172e0_0 .net "in_2", 31 0, v000001a1b3274ff0_0;  alias, 1 drivers
L_000001a1b3277140 .arith/sum 32, v000001a1b3216d40_0, v000001a1b3274ff0_0;
S_000001a1b31e5920 .scope module, "alu_control" "alu_control" 3 34, 7 3 0, S_000001a1b31e88a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 1 "fun7";
    .port_info 2 /INPUT 3 "fun3";
    .port_info 3 /OUTPUT 4 "Control_out";
v000001a1b32181e0_0 .net "ALUOp", 1 0, v000001a1b32176a0_0;  alias, 1 drivers
v000001a1b3217060_0 .var "Control_out", 3 0;
v000001a1b32179c0_0 .net "fun3", 2 0, L_000001a1b32778c0;  1 drivers
v000001a1b3217600_0 .net "fun7", 0 0, L_000001a1b3277e60;  1 drivers
E_000001a1b3205a60 .event anyedge, v000001a1b32181e0_0, v000001a1b3217600_0, v000001a1b32179c0_0;
S_000001a1b31e5ab0 .scope module, "alu_unit" "alu_unit" 3 37, 8 3 0, S_000001a1b31e88a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "control_in";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "ALU_out";
v000001a1b3216840_0 .net "A", 31 0, L_000001a1b32764c0;  alias, 1 drivers
v000001a1b3217ce0_0 .var "ALU_out", 31 0;
v000001a1b32174c0_0 .net "B", 31 0, L_000001a1b3277b40;  alias, 1 drivers
v000001a1b3216f20_0 .net "control_in", 3 0, v000001a1b3217060_0;  alias, 1 drivers
v000001a1b3217100_0 .var "zero", 0 0;
E_000001a1b3205060 .event anyedge, v000001a1b3217060_0, v000001a1b3216840_0, v000001a1b32174c0_0;
S_000001a1b31e4be0 .scope module, "control_unit" "controlunit" 3 31, 9 3 0, S_000001a1b31e88a0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "instruction";
    .port_info 1 /OUTPUT 1 "branch";
    .port_info 2 /OUTPUT 1 "Memread";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 2 "ALUOp";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "Reg_write";
v000001a1b32176a0_0 .var "ALUOp", 1 0;
v000001a1b3216660_0 .var "ALUSrc", 0 0;
v000001a1b32163e0_0 .var "MemWrite", 0 0;
v000001a1b3217a60_0 .var "Memread", 0 0;
v000001a1b3216700_0 .var "MemtoReg", 0 0;
v000001a1b3216ac0_0 .var "Reg_write", 0 0;
v000001a1b3217740_0 .var "branch", 0 0;
v000001a1b3216520_0 .net "instruction", 6 0, L_000001a1b3277aa0;  1 drivers
E_000001a1b32050e0 .event anyedge, v000001a1b3216520_0;
S_000001a1b31e4d70 .scope module, "data_memory" "data_memory" 3 41, 10 5 0, S_000001a1b31e88a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Mem_Write";
    .port_info 3 /INPUT 1 "Mem_Read";
    .port_info 4 /INPUT 32 "Read_addr";
    .port_info 5 /INPUT 32 "Write_Data";
    .port_info 6 /OUTPUT 32 "Mem_data_out";
v000001a1b32168e0 .array "D_Memory", 0 63, 31 0;
v000001a1b32171a0_0 .net "Mem_Read", 0 0, v000001a1b3217a60_0;  alias, 1 drivers
v000001a1b3217240_0 .net "Mem_Write", 0 0, v000001a1b32163e0_0;  alias, 1 drivers
v000001a1b3217b00_0 .var "Mem_data_out", 31 0;
v000001a1b3217ba0_0 .net "Read_addr", 31 0, v000001a1b3217ce0_0;  alias, 1 drivers
v000001a1b3217c40_0 .net "Write_Data", 31 0, L_000001a1b3276ec0;  alias, 1 drivers
v000001a1b3216980_0 .net "clk", 0 0, v000001a1b3276c40_0;  alias, 1 drivers
v000001a1b32180a0_0 .var/i "i", 31 0;
v000001a1b3216fc0_0 .net "rst", 0 0, v000001a1b3277960_0;  alias, 1 drivers
S_000001a1b31e3ea0 .scope module, "instruction_mem" "instruction_mem" 3 19, 11 1 0, S_000001a1b31e88a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "read_addr";
    .port_info 3 /OUTPUT 32 "instruction_out";
v000001a1b3217d80 .array "I_mem", 63 0, 31 0;
v000001a1b3216a20_0 .net "clk", 0 0, v000001a1b3276c40_0;  alias, 1 drivers
v000001a1b3216480_0 .var/i "i", 31 0;
v000001a1b3216b60_0 .var "instruction_out", 31 0;
v000001a1b3218280_0 .net "read_addr", 31 0, v000001a1b3216d40_0;  alias, 1 drivers
v000001a1b3217e20_0 .net "rst", 0 0, v000001a1b3277960_0;  alias, 1 drivers
v000001a1b3217d80_0 .array/port v000001a1b3217d80, 0;
v000001a1b3217d80_1 .array/port v000001a1b3217d80, 1;
v000001a1b3217d80_2 .array/port v000001a1b3217d80, 2;
E_000001a1b3204ee0/0 .event anyedge, v000001a1b3216d40_0, v000001a1b3217d80_0, v000001a1b3217d80_1, v000001a1b3217d80_2;
v000001a1b3217d80_3 .array/port v000001a1b3217d80, 3;
v000001a1b3217d80_4 .array/port v000001a1b3217d80, 4;
v000001a1b3217d80_5 .array/port v000001a1b3217d80, 5;
v000001a1b3217d80_6 .array/port v000001a1b3217d80, 6;
E_000001a1b3204ee0/1 .event anyedge, v000001a1b3217d80_3, v000001a1b3217d80_4, v000001a1b3217d80_5, v000001a1b3217d80_6;
v000001a1b3217d80_7 .array/port v000001a1b3217d80, 7;
v000001a1b3217d80_8 .array/port v000001a1b3217d80, 8;
v000001a1b3217d80_9 .array/port v000001a1b3217d80, 9;
v000001a1b3217d80_10 .array/port v000001a1b3217d80, 10;
E_000001a1b3204ee0/2 .event anyedge, v000001a1b3217d80_7, v000001a1b3217d80_8, v000001a1b3217d80_9, v000001a1b3217d80_10;
v000001a1b3217d80_11 .array/port v000001a1b3217d80, 11;
v000001a1b3217d80_12 .array/port v000001a1b3217d80, 12;
v000001a1b3217d80_13 .array/port v000001a1b3217d80, 13;
v000001a1b3217d80_14 .array/port v000001a1b3217d80, 14;
E_000001a1b3204ee0/3 .event anyedge, v000001a1b3217d80_11, v000001a1b3217d80_12, v000001a1b3217d80_13, v000001a1b3217d80_14;
v000001a1b3217d80_15 .array/port v000001a1b3217d80, 15;
v000001a1b3217d80_16 .array/port v000001a1b3217d80, 16;
v000001a1b3217d80_17 .array/port v000001a1b3217d80, 17;
v000001a1b3217d80_18 .array/port v000001a1b3217d80, 18;
E_000001a1b3204ee0/4 .event anyedge, v000001a1b3217d80_15, v000001a1b3217d80_16, v000001a1b3217d80_17, v000001a1b3217d80_18;
v000001a1b3217d80_19 .array/port v000001a1b3217d80, 19;
v000001a1b3217d80_20 .array/port v000001a1b3217d80, 20;
v000001a1b3217d80_21 .array/port v000001a1b3217d80, 21;
v000001a1b3217d80_22 .array/port v000001a1b3217d80, 22;
E_000001a1b3204ee0/5 .event anyedge, v000001a1b3217d80_19, v000001a1b3217d80_20, v000001a1b3217d80_21, v000001a1b3217d80_22;
v000001a1b3217d80_23 .array/port v000001a1b3217d80, 23;
v000001a1b3217d80_24 .array/port v000001a1b3217d80, 24;
v000001a1b3217d80_25 .array/port v000001a1b3217d80, 25;
v000001a1b3217d80_26 .array/port v000001a1b3217d80, 26;
E_000001a1b3204ee0/6 .event anyedge, v000001a1b3217d80_23, v000001a1b3217d80_24, v000001a1b3217d80_25, v000001a1b3217d80_26;
v000001a1b3217d80_27 .array/port v000001a1b3217d80, 27;
v000001a1b3217d80_28 .array/port v000001a1b3217d80, 28;
v000001a1b3217d80_29 .array/port v000001a1b3217d80, 29;
v000001a1b3217d80_30 .array/port v000001a1b3217d80, 30;
E_000001a1b3204ee0/7 .event anyedge, v000001a1b3217d80_27, v000001a1b3217d80_28, v000001a1b3217d80_29, v000001a1b3217d80_30;
v000001a1b3217d80_31 .array/port v000001a1b3217d80, 31;
v000001a1b3217d80_32 .array/port v000001a1b3217d80, 32;
v000001a1b3217d80_33 .array/port v000001a1b3217d80, 33;
v000001a1b3217d80_34 .array/port v000001a1b3217d80, 34;
E_000001a1b3204ee0/8 .event anyedge, v000001a1b3217d80_31, v000001a1b3217d80_32, v000001a1b3217d80_33, v000001a1b3217d80_34;
v000001a1b3217d80_35 .array/port v000001a1b3217d80, 35;
v000001a1b3217d80_36 .array/port v000001a1b3217d80, 36;
v000001a1b3217d80_37 .array/port v000001a1b3217d80, 37;
v000001a1b3217d80_38 .array/port v000001a1b3217d80, 38;
E_000001a1b3204ee0/9 .event anyedge, v000001a1b3217d80_35, v000001a1b3217d80_36, v000001a1b3217d80_37, v000001a1b3217d80_38;
v000001a1b3217d80_39 .array/port v000001a1b3217d80, 39;
v000001a1b3217d80_40 .array/port v000001a1b3217d80, 40;
v000001a1b3217d80_41 .array/port v000001a1b3217d80, 41;
v000001a1b3217d80_42 .array/port v000001a1b3217d80, 42;
E_000001a1b3204ee0/10 .event anyedge, v000001a1b3217d80_39, v000001a1b3217d80_40, v000001a1b3217d80_41, v000001a1b3217d80_42;
v000001a1b3217d80_43 .array/port v000001a1b3217d80, 43;
v000001a1b3217d80_44 .array/port v000001a1b3217d80, 44;
v000001a1b3217d80_45 .array/port v000001a1b3217d80, 45;
v000001a1b3217d80_46 .array/port v000001a1b3217d80, 46;
E_000001a1b3204ee0/11 .event anyedge, v000001a1b3217d80_43, v000001a1b3217d80_44, v000001a1b3217d80_45, v000001a1b3217d80_46;
v000001a1b3217d80_47 .array/port v000001a1b3217d80, 47;
v000001a1b3217d80_48 .array/port v000001a1b3217d80, 48;
v000001a1b3217d80_49 .array/port v000001a1b3217d80, 49;
v000001a1b3217d80_50 .array/port v000001a1b3217d80, 50;
E_000001a1b3204ee0/12 .event anyedge, v000001a1b3217d80_47, v000001a1b3217d80_48, v000001a1b3217d80_49, v000001a1b3217d80_50;
v000001a1b3217d80_51 .array/port v000001a1b3217d80, 51;
v000001a1b3217d80_52 .array/port v000001a1b3217d80, 52;
v000001a1b3217d80_53 .array/port v000001a1b3217d80, 53;
v000001a1b3217d80_54 .array/port v000001a1b3217d80, 54;
E_000001a1b3204ee0/13 .event anyedge, v000001a1b3217d80_51, v000001a1b3217d80_52, v000001a1b3217d80_53, v000001a1b3217d80_54;
v000001a1b3217d80_55 .array/port v000001a1b3217d80, 55;
v000001a1b3217d80_56 .array/port v000001a1b3217d80, 56;
v000001a1b3217d80_57 .array/port v000001a1b3217d80, 57;
v000001a1b3217d80_58 .array/port v000001a1b3217d80, 58;
E_000001a1b3204ee0/14 .event anyedge, v000001a1b3217d80_55, v000001a1b3217d80_56, v000001a1b3217d80_57, v000001a1b3217d80_58;
v000001a1b3217d80_59 .array/port v000001a1b3217d80, 59;
v000001a1b3217d80_60 .array/port v000001a1b3217d80, 60;
v000001a1b3217d80_61 .array/port v000001a1b3217d80, 61;
v000001a1b3217d80_62 .array/port v000001a1b3217d80, 62;
E_000001a1b3204ee0/15 .event anyedge, v000001a1b3217d80_59, v000001a1b3217d80_60, v000001a1b3217d80_61, v000001a1b3217d80_62;
v000001a1b3217d80_63 .array/port v000001a1b3217d80, 63;
E_000001a1b3204ee0/16 .event anyedge, v000001a1b3217d80_63;
E_000001a1b3204ee0 .event/or E_000001a1b3204ee0/0, E_000001a1b3204ee0/1, E_000001a1b3204ee0/2, E_000001a1b3204ee0/3, E_000001a1b3204ee0/4, E_000001a1b3204ee0/5, E_000001a1b3204ee0/6, E_000001a1b3204ee0/7, E_000001a1b3204ee0/8, E_000001a1b3204ee0/9, E_000001a1b3204ee0/10, E_000001a1b3204ee0/11, E_000001a1b3204ee0/12, E_000001a1b3204ee0/13, E_000001a1b3204ee0/14, E_000001a1b3204ee0/15, E_000001a1b3204ee0/16;
S_000001a1b31daab0 .scope module, "mux_1_Alu" "mux_1" 3 44, 12 7 0, S_000001a1b31e88a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Sel1";
    .port_info 1 /INPUT 32 "A1";
    .port_info 2 /INPUT 32 "B1";
    .port_info 3 /OUTPUT 32 "Mux1_out";
L_000001a1b3290310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001a1b32152a0 .functor XNOR 1, v000001a1b3216660_0, L_000001a1b3290310, C4<0>, C4<0>;
v000001a1b3217ec0_0 .net "A1", 31 0, L_000001a1b3276ec0;  alias, 1 drivers
v000001a1b3217f60_0 .net "B1", 31 0, v000001a1b3274ff0_0;  alias, 1 drivers
v000001a1b3218000_0 .net "Mux1_out", 31 0, L_000001a1b3277b40;  alias, 1 drivers
v000001a1b3216c00_0 .net "Sel1", 0 0, v000001a1b3216660_0;  alias, 1 drivers
v000001a1b3218140_0 .net/2u *"_ivl_0", 0 0, L_000001a1b3290310;  1 drivers
v000001a1b3216ca0_0 .net *"_ivl_2", 0 0, L_000001a1b32152a0;  1 drivers
L_000001a1b3277b40 .functor MUXZ 32, v000001a1b3274ff0_0, L_000001a1b3276ec0, L_000001a1b32152a0, C4<>;
S_000001a1b31d1100 .scope module, "mux_2_adder_pc" "mux_2" 3 46, 12 19 0, S_000001a1b31e88a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Sel2";
    .port_info 1 /INPUT 32 "A2";
    .port_info 2 /INPUT 32 "B2";
    .port_info 3 /OUTPUT 32 "Mux2_out";
L_000001a1b3290358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001a1b32144a0 .functor XNOR 1, L_000001a1b3214660, L_000001a1b3290358, C4<0>, C4<0>;
v000001a1b3217380_0 .net "A2", 31 0, L_000001a1b3277460;  alias, 1 drivers
v000001a1b320e740_0 .net "B2", 31 0, L_000001a1b3277140;  alias, 1 drivers
v000001a1b320df20_0 .net "Mux2_out", 31 0, L_000001a1b3277000;  alias, 1 drivers
v000001a1b320e060_0 .net "Sel2", 0 0, L_000001a1b3214660;  alias, 1 drivers
v000001a1b320e2e0_0 .net/2u *"_ivl_0", 0 0, L_000001a1b3290358;  1 drivers
v000001a1b32744b0_0 .net *"_ivl_2", 0 0, L_000001a1b32144a0;  1 drivers
L_000001a1b3277000 .functor MUXZ 32, L_000001a1b3277140, L_000001a1b3277460, L_000001a1b32144a0, C4<>;
S_000001a1b31d1290 .scope module, "mux_3_data_mem" "mux_3" 3 49, 12 30 0, S_000001a1b31e88a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Sel3";
    .port_info 1 /INPUT 32 "A3";
    .port_info 2 /INPUT 32 "B3";
    .port_info 3 /OUTPUT 32 "Mux3_out";
L_000001a1b32903a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001a1b32151c0 .functor XNOR 1, v000001a1b3216700_0, L_000001a1b32903a0, C4<0>, C4<0>;
v000001a1b3275770_0 .net "A3", 31 0, v000001a1b3217ce0_0;  alias, 1 drivers
v000001a1b3274f50_0 .net "B3", 31 0, v000001a1b3217b00_0;  alias, 1 drivers
v000001a1b3274230_0 .net "Mux3_out", 31 0, L_000001a1b3277be0;  alias, 1 drivers
v000001a1b3274870_0 .net "Sel3", 0 0, v000001a1b3216700_0;  alias, 1 drivers
v000001a1b3274d70_0 .net/2u *"_ivl_0", 0 0, L_000001a1b32903a0;  1 drivers
v000001a1b3274730_0 .net *"_ivl_2", 0 0, L_000001a1b32151c0;  1 drivers
L_000001a1b3277be0 .functor MUXZ 32, v000001a1b3217b00_0, v000001a1b3217ce0_0, L_000001a1b32151c0, C4<>;
S_000001a1b31cd320 .scope module, "reg_file" "reg_file" 3 24, 13 1 0, S_000001a1b31e88a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Reg_write";
    .port_info 3 /INPUT 5 "Rs1";
    .port_info 4 /INPUT 5 "Rs2";
    .port_info 5 /INPUT 5 "Rd";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
v000001a1b3275270_0 .net "Rd", 4 0, L_000001a1b3277a00;  1 drivers
v000001a1b3275a90_0 .net "Reg_write", 0 0, v000001a1b3216ac0_0;  alias, 1 drivers
v000001a1b3275ef0 .array "Registers", 31 0, 31 0;
v000001a1b3275c70_0 .net "Rs1", 4 0, L_000001a1b3276b00;  1 drivers
v000001a1b32749b0_0 .net "Rs2", 4 0, L_000001a1b3277fa0;  1 drivers
v000001a1b32754f0_0 .net *"_ivl_0", 31 0, L_000001a1b3276f60;  1 drivers
v000001a1b3275630_0 .net *"_ivl_10", 31 0, L_000001a1b3276880;  1 drivers
v000001a1b3275d10_0 .net *"_ivl_12", 6 0, L_000001a1b3276ce0;  1 drivers
L_000001a1b32901a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a1b3274550_0 .net *"_ivl_15", 1 0, L_000001a1b32901a8;  1 drivers
v000001a1b32747d0_0 .net *"_ivl_18", 31 0, L_000001a1b3276560;  1 drivers
L_000001a1b32901f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a1b3275db0_0 .net *"_ivl_21", 26 0, L_000001a1b32901f0;  1 drivers
L_000001a1b3290238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a1b3275e50_0 .net/2u *"_ivl_22", 31 0, L_000001a1b3290238;  1 drivers
v000001a1b32751d0_0 .net *"_ivl_24", 0 0, L_000001a1b32770a0;  1 drivers
L_000001a1b3290280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a1b3276030_0 .net/2u *"_ivl_26", 31 0, L_000001a1b3290280;  1 drivers
v000001a1b3274b90_0 .net *"_ivl_28", 31 0, L_000001a1b3276d80;  1 drivers
L_000001a1b32900d0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a1b3274910_0 .net *"_ivl_3", 26 0, L_000001a1b32900d0;  1 drivers
v000001a1b3274e10_0 .net *"_ivl_30", 6 0, L_000001a1b3276e20;  1 drivers
L_000001a1b32902c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a1b3275590_0 .net *"_ivl_33", 1 0, L_000001a1b32902c8;  1 drivers
L_000001a1b3290118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a1b3274c30_0 .net/2u *"_ivl_4", 31 0, L_000001a1b3290118;  1 drivers
v000001a1b3274eb0_0 .net *"_ivl_6", 0 0, L_000001a1b3277500;  1 drivers
L_000001a1b3290160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a1b3274a50_0 .net/2u *"_ivl_8", 31 0, L_000001a1b3290160;  1 drivers
v000001a1b3274cd0_0 .net "clk", 0 0, v000001a1b3276c40_0;  alias, 1 drivers
v000001a1b3275310_0 .net "read_data1", 31 0, L_000001a1b32764c0;  alias, 1 drivers
v000001a1b3274690_0 .net "read_data2", 31 0, L_000001a1b3276ec0;  alias, 1 drivers
v000001a1b32758b0_0 .net "rst", 0 0, v000001a1b3277960_0;  alias, 1 drivers
v000001a1b32753b0_0 .net "write_data", 31 0, L_000001a1b3277be0;  alias, 1 drivers
L_000001a1b3276f60 .concat [ 5 27 0 0], L_000001a1b3276b00, L_000001a1b32900d0;
L_000001a1b3277500 .cmp/eq 32, L_000001a1b3276f60, L_000001a1b3290118;
L_000001a1b3276880 .array/port v000001a1b3275ef0, L_000001a1b3276ce0;
L_000001a1b3276ce0 .concat [ 5 2 0 0], L_000001a1b3276b00, L_000001a1b32901a8;
L_000001a1b32764c0 .functor MUXZ 32, L_000001a1b3276880, L_000001a1b3290160, L_000001a1b3277500, C4<>;
L_000001a1b3276560 .concat [ 5 27 0 0], L_000001a1b3277fa0, L_000001a1b32901f0;
L_000001a1b32770a0 .cmp/eq 32, L_000001a1b3276560, L_000001a1b3290238;
L_000001a1b3276d80 .array/port v000001a1b3275ef0, L_000001a1b3276e20;
L_000001a1b3276e20 .concat [ 5 2 0 0], L_000001a1b3277fa0, L_000001a1b32902c8;
L_000001a1b3276ec0 .functor MUXZ 32, L_000001a1b3276d80, L_000001a1b3290280, L_000001a1b32770a0, C4<>;
S_000001a1b31cd4b0 .scope module, "u_Immidiate_generator" "Immidiate_generator" 3 27, 14 4 0, S_000001a1b31e88a0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 32 "ImmExt";
v000001a1b3274ff0_0 .var "ImmExt", 31 0;
v000001a1b3275130_0 .net "Opcode", 6 0, L_000001a1b3276a60;  1 drivers
v000001a1b3275f90_0 .net "instruction", 31 0, v000001a1b3216b60_0;  alias, 1 drivers
E_000001a1b3201ba0 .event anyedge, v000001a1b3275130_0, v000001a1b3216b60_0;
S_000001a1b31cbf30 .scope module, "u_and_gate" "and_gate" 3 53, 15 3 0, S_000001a1b31e88a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "and_out";
    .port_info 1 /INPUT 1 "branch";
    .port_info 2 /INPUT 1 "zero";
L_000001a1b3214660 .functor AND 1, v000001a1b3217740_0, v000001a1b3217100_0, C4<1>, C4<1>;
v000001a1b3275090_0 .net "and_out", 0 0, L_000001a1b3214660;  alias, 1 drivers
v000001a1b32742d0_0 .net "branch", 0 0, v000001a1b3217740_0;  alias, 1 drivers
v000001a1b3275810_0 .net "zero", 0 0, v000001a1b3217100_0;  alias, 1 drivers
    .scope S_000001a1b31e8a30;
T_0 ;
    %wait E_000001a1b32053a0;
    %load/vec4 v000001a1b3217880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a1b3216d40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a1b32165c0_0;
    %assign/vec4 v000001a1b3216d40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a1b31e3ea0;
T_1 ;
    %wait E_000001a1b3204ee0;
    %load/vec4 v000001a1b3218280_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v000001a1b3217d80, 4;
    %store/vec4 v000001a1b3216b60_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001a1b31e3ea0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a1b3216480_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001a1b3216480_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001a1b3216480_0;
    %store/vec4a v000001a1b3217d80, 4, 0;
    %load/vec4 v000001a1b3216480_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a1b3216480_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3217d80, 4, 0;
    %pushi/vec4 26739545, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3217d80, 4, 0;
    %pushi/vec4 1077150387, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3217d80, 4, 0;
    %pushi/vec4 3240115, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3217d80, 4, 0;
    %pushi/vec4 5366323, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3217d80, 4, 0;
    %pushi/vec4 3836691, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3217d80, 4, 0;
    %pushi/vec4 1336467, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3217d80, 4, 0;
    %pushi/vec4 15901699, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3217d80, 4, 0;
    %pushi/vec4 3253379, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3217d80, 4, 0;
    %pushi/vec4 15902243, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3217d80, 4, 0;
    %pushi/vec4 14886179, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3217d80, 4, 0;
    %pushi/vec4 9733731, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3217d80, 4, 0;
    %end;
    .thread T_2;
    .scope S_000001a1b31cd320;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 24, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 44, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 23, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 90, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 30, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 40, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 50, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 70, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 80, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 80, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 90, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 70, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 65, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 32, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 34, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a1b3275ef0, 4, 0;
    %end;
    .thread T_3;
    .scope S_000001a1b31cd320;
T_4 ;
    %wait E_000001a1b32053a0;
    %load/vec4 v000001a1b3275a90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001a1b3275270_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001a1b32753b0_0;
    %load/vec4 v000001a1b3275270_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a1b3275ef0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a1b31cd4b0;
T_5 ;
    %wait E_000001a1b3201ba0;
    %load/vec4 v000001a1b3275130_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/z;
    %jmp/1 T_5.0, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/z;
    %jmp/1 T_5.1, 4;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/z;
    %jmp/1 T_5.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a1b3274ff0_0, 0, 32;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v000001a1b3275f90_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001a1b3275f90_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a1b3274ff0_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v000001a1b3275f90_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001a1b3275f90_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a1b3275f90_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a1b3274ff0_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v000001a1b3275f90_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v000001a1b3275f90_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a1b3275f90_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a1b3275f90_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a1b3275f90_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001a1b3274ff0_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001a1b31e4be0;
T_6 ;
    %wait E_000001a1b32050e0;
    %load/vec4 v000001a1b3216520_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 8;
    %split/vec4 2;
    %store/vec4 v000001a1b32176a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001a1b3217740_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a1b32163e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a1b3217a60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a1b3216ac0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a1b3216700_0, 0, 1;
    %store/vec4 v000001a1b3216660_0, 0, 1;
    %jmp T_6.5;
T_6.0 ;
    %pushi/vec4 34, 0, 8;
    %split/vec4 2;
    %store/vec4 v000001a1b32176a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001a1b3217740_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a1b32163e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a1b3217a60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a1b3216ac0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a1b3216700_0, 0, 1;
    %store/vec4 v000001a1b3216660_0, 0, 1;
    %jmp T_6.5;
T_6.1 ;
    %pushi/vec4 240, 0, 8;
    %split/vec4 2;
    %store/vec4 v000001a1b32176a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001a1b3217740_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a1b32163e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a1b3217a60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a1b3216ac0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a1b3216700_0, 0, 1;
    %store/vec4 v000001a1b3216660_0, 0, 1;
    %jmp T_6.5;
T_6.2 ;
    %pushi/vec4 136, 0, 8;
    %split/vec4 2;
    %store/vec4 v000001a1b32176a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001a1b3217740_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a1b32163e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a1b3217a60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a1b3216ac0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a1b3216700_0, 0, 1;
    %store/vec4 v000001a1b3216660_0, 0, 1;
    %jmp T_6.5;
T_6.3 ;
    %pushi/vec4 5, 0, 8;
    %split/vec4 2;
    %store/vec4 v000001a1b32176a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001a1b3217740_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a1b32163e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a1b3217a60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a1b3216ac0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a1b3216700_0, 0, 1;
    %store/vec4 v000001a1b3216660_0, 0, 1;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001a1b31e5920;
T_7 ;
    %wait E_000001a1b3205a60;
    %load/vec4 v000001a1b32181e0_0;
    %load/vec4 v000001a1b3217600_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a1b32179c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a1b3217060_0, 0;
    %jmp T_7.7;
T_7.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a1b3217060_0, 0;
    %jmp T_7.7;
T_7.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001a1b3217060_0, 0;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a1b3217060_0, 0;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001a1b3217060_0, 0;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a1b3217060_0, 0;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a1b3217060_0, 0;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001a1b31e5ab0;
T_8 ;
    %wait E_000001a1b3205060;
    %load/vec4 v000001a1b3216f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a1b3217100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a1b3217ce0_0, 0;
    %jmp T_8.5;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a1b3217100_0, 0;
    %load/vec4 v000001a1b3216840_0;
    %load/vec4 v000001a1b32174c0_0;
    %and;
    %store/vec4 v000001a1b3217ce0_0, 0, 32;
    %jmp T_8.5;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a1b3217100_0, 0;
    %load/vec4 v000001a1b3216840_0;
    %load/vec4 v000001a1b32174c0_0;
    %or;
    %store/vec4 v000001a1b3217ce0_0, 0, 32;
    %jmp T_8.5;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a1b3217100_0, 0;
    %load/vec4 v000001a1b3216840_0;
    %load/vec4 v000001a1b32174c0_0;
    %add;
    %store/vec4 v000001a1b3217ce0_0, 0, 32;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v000001a1b3216840_0;
    %load/vec4 v000001a1b32174c0_0;
    %cmp/e;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a1b3217100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a1b3217ce0_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a1b3217100_0, 0;
    %load/vec4 v000001a1b3216840_0;
    %load/vec4 v000001a1b32174c0_0;
    %sub;
    %assign/vec4 v000001a1b3217ce0_0, 0;
T_8.7 ;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001a1b31e4d70;
T_9 ;
    %wait E_000001a1b32053a0;
    %load/vec4 v000001a1b3216fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a1b32180a0_0, 0, 32;
T_9.2 ;
    %load/vec4 v000001a1b32180a0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a1b32180a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a1b32168e0, 0, 4;
    %load/vec4 v000001a1b32180a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a1b32180a0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001a1b3217240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v000001a1b3217c40_0;
    %ix/getv 3, v000001a1b3217ba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a1b32168e0, 0, 4;
T_9.4 ;
T_9.1 ;
    %load/vec4 v000001a1b32171a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.6, 8;
    %ix/getv 4, v000001a1b3217ba0_0;
    %load/vec4a v000001a1b32168e0, 4;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.7, 8;
 ; End of false expr.
    %blend;
T_9.7;
    %assign/vec4 v000001a1b3217b00_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_000001a1b321a590;
T_10 ;
    %delay 5, 0;
    %load/vec4 v000001a1b3276c40_0;
    %inv;
    %store/vec4 v000001a1b3276c40_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_000001a1b321a590;
T_11 ;
    %vpi_call 2 16 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a1b321a590 {0 0 0};
    %vpi_call 2 19 "$display", "\012Time\011PC\011Instr\011ALU_out\011Mem_out\011Reg_write_data" {0 0 0};
    %vpi_call 2 20 "$monitor", "%0t\011%h\011%h\011%h\011%h\011%h", $time, v000001a1b3277d20_0, v000001a1b3277640_0, v000001a1b32760d0_0, v000001a1b3275bd0_0, v000001a1b3276420_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1b3276c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1b3277960_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1b3277960_0, 0, 1;
    %delay 3000, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "tb_top_module.v";
    "Top_Module.v";
    "program_counter.v";
    "pcplus4.v";
    "adder_logic.v";
    "alu_control.v";
    "alu_unit.v";
    "controlunit.v";
    "data_memory.v";
    "instruction_memory.v";
    "multiplexer.v";
    "reg_file.v";
    "immideate_generator.v";
    "and_gate.v";
