<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: gem_reg_int_sts</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_gem_reg_int_sts'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_gem_reg_int_sts')">gem_reg_int_sts</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.70</td>
<td class="s9 cl rt"><a href="mod535.html#Line" > 99.41</a></td>
<td class="s4 cl rt"><a href="mod535.html#Cond" > 40.00</a></td>
<td class="s4 cl rt"><a href="mod535.html#Toggle" > 44.09</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod535.html#Branch" > 99.31</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/GbE/hdl/gem_reg_int_sts.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/GbE/hdl/gem_reg_int_sts.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod535.html#inst_tag_38559"  onclick="showContent('inst_tag_38559')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_gem_reg_int_sts'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod535.html" >gem_reg_int_sts</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>169</td><td>168</td><td>99.41</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>242</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>287</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>317</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>402</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>526</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>545</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>556</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>569</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>593</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>606</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>618</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>632</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>644</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>661</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>679</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>692</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>714</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>726</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>742</td><td>39</td><td>39</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>805</td><td>73</td><td>73</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
241                       begin
242        1/1              if(~n_preset)
243        1/1                man_done_last &lt;= 1'b1;
244                         else
245        1/1                man_done_last &lt;= man_done;
246                       end
247                     
248                     
249                       // Edge detect for lockup signalling
250                       edma_toggle_detect i_edma_toggle_detect_tx_lockup_re (
251                         .clk      (pclk),
252                         .reset_n  (n_preset),
253                         .din      (tx_lockup_detected),
254                         .rise_edge(tx_lockup_detected_re),
255                         .fall_edge(),
256                         .any_edge ()
257                       );
258                       edma_toggle_detect i_edma_toggle_detect_rx_lockup_re (
259                         .clk      (pclk),
260                         .reset_n  (n_preset),
261                         .din      (rx_lockup_detected),
262                         .rise_edge(rx_lockup_detected_re),
263                         .fall_edge(),
264                         .any_edge ()
265                       );
266                     
267                       // Lockup detection for DMA only exists if packet buffer mode
268                       generate
269                       if (p_edma_rx_pkt_buffer == 1) begin : gen_rx_pbuf_sts
270                     
271                         reg   dma_rx_lockup_status;
272                     
273                         // Rising edge detect status signal from lockup detection
274                         edma_toggle_detect i_edma_toggle_detect_dma_rx_lockup_re (
275                           .clk      (pclk),
276                           .reset_n  (n_preset),
277                           .din      (dma_rx_lockup_detected),
278                           .rise_edge(dma_rx_lockup_detected_re),
279                           .fall_edge(),
280                           .any_edge ()
281                         );
282                     
283                         // this sets bit 5 in the receive status register when a lockup detected on RX
284                         // Cleared by writing a 1 to this bit.
285                         always@(posedge pclk or negedge n_preset)
286                         begin
287        1/1                if (~n_preset)
288        1/1                  dma_rx_lockup_status &lt;= 1'b0;
289                           else
290        1/1                  dma_rx_lockup_status &lt;= dma_rx_lockup_detected_re |
291                                                      (dma_rx_lockup_status &amp;
292                                                      ~(write_rx_status &amp; pwdata[5]));
293                         end
294                         assign dma_rx_lockup_detected_status = dma_rx_lockup_status;
295                       end else begin : gen_no_rx_pbuf_sts
296                         assign dma_rx_lockup_detected_re      = 1'b0;
297                         assign dma_rx_lockup_detected_status  = 1'b0;
298                       end
299                       if (p_edma_tx_pkt_buffer == 1) begin : gen_tx_pbuf_sts
300                     
301                         reg   dma_tx_lockup_status;
302                     
303                         // Rising edge detect status signal from lockup detection
304                         edma_toggle_detect i_edma_toggle_detect_dma_tx_lockup_re (
305                           .clk      (pclk),
306                           .reset_n  (n_preset),
307                           .din      (dma_tx_lockup_detected),
308                           .rise_edge(dma_tx_lockup_detected_re),
309                           .fall_edge(),
310                           .any_edge ()
311                         );
312                     
313                         // this sets bit 10 in the transmit status register when a lockup detected on TX
314                         // Cleared by writing a 1 to this bit.
315                         always@(posedge pclk or negedge n_preset)
316                         begin
317        1/1                if (~n_preset)
318        1/1                  dma_tx_lockup_status &lt;= 1'b0;
319                           else
320        1/1                  dma_tx_lockup_status &lt;= dma_tx_lockup_detected_re |
321                                                      (dma_tx_lockup_status &amp;
322                                                      ~(write_tx_status &amp; pwdata[10]));
323                         end
324                         assign dma_tx_lockup_detected_status = dma_tx_lockup_status;
325                       end else begin : gen_no_tx_pbuf_sts
326                         assign dma_tx_lockup_detected_re  = 1'b0;
327                         assign dma_tx_lockup_detected_status  = 1'b0;
328                       end
329                       endgenerate
330                     
331                     
332                       // too many retries interrupt bit in interrupt status register.
333                       assign int_bit5_src = (tx_toomanyretry_pclk | (tx_late_col_pclk &amp; gigabit));
334                     
335                       // Assign available interrupt triggers for queue 0.
336                       assign int_trigger_q0[31] = tx_lockup_detected_re | dma_tx_lockup_detected_re;
337                       assign int_trigger_q0[30] = rx_lockup_detected_re | dma_rx_lockup_detected_re;
338                       assign int_trigger_q0[29] = timer_cmp_val_int;
339                       assign int_trigger_q0[28] = wol_pulse;
340                       assign int_trigger_q0[27] = lpi_indicate_pulse;
341                       assign int_trigger_q0[26] = tsu_incr_sec_int;
342                       assign int_trigger_q0[25] = ptp_pdel_resp_tx_int;
343                       assign int_trigger_q0[24] = ptp_pdel_req_tx_int;
344                       assign int_trigger_q0[23] = ptp_pdel_resp_rx_int;
345                       assign int_trigger_q0[22] = ptp_pdel_req_rx_int;
346                       assign int_trigger_q0[21] = ptp_sync_tx_int;
347                       assign int_trigger_q0[20] = ptp_del_tx_int;
348                       assign int_trigger_q0[19] = ptp_sync_rx_int;
349                       assign int_trigger_q0[18] = ptp_del_rx_int;
350                       assign int_trigger_q0[17] = np_data_int;
351                       assign int_trigger_q0[16] = pcs_an_complete;
352                       assign int_trigger_q0[15] = ext_interrupt_pclk;
353                       assign int_trigger_q0[14] = tx_pause_ok_pclk | tx_pfc_pause_ok_pclk;
354                       assign int_trigger_q0[13] = tx_pause_zero_pclk;
355                       assign int_trigger_q0[12] = rx_pause_nz_pclk;
356                       assign int_trigger_q0[11] = (p_edma_axi == 1) ? (disable_rx_pclk | disable_tx_pclk)
357                                                                     : ((rx_dma_int_queue == 4'd0) &amp; rx_hresp_notok_pclk) |
358                                                                       ((tx_dma_int_queue == 4'd0) &amp; tx_hresp_notok_pclk);
359                       assign int_trigger_q0[10] = rx_dma_overrun_pclk;
360                       assign int_trigger_q0[9]  = link_change_pclk;
361                       assign int_trigger_q0[8]  = 1'b0;
362                       assign int_trigger_q0[7]  = tx_ok_mod_pclk &amp; (tx_dma_int_queue == 4'd0 | int_moderation[23:16] != 8'd0);
363                       assign int_trigger_q0[6]  = (p_edma_axi == 1 &amp; (disable_tx_pclk | tx_buff_ex_mid_pclk | tx_frame_too_large_pclk)) |
364                                                   (tx_buff_ex_mid_pclk &amp; tx_dma_int_queue == 4'd0);
365                       assign int_trigger_q0[5]  = int_bit5_src &amp; tx_dma_int_queue == 4'd0;
366                       assign int_trigger_q0[4]  = tx_underrun_pclk;
367                       assign int_trigger_q0[3]  = tx_buffers_ex_pclk;
368                       assign int_trigger_q0[2]  = rx_buff_not_rdy_pclk &amp; (rx_dma_int_queue == 4'd0);
369                       assign int_trigger_q0[1]  = rx_ok_mod_pclk &amp; (rx_dma_int_queue == 4'd0 | int_moderation[7:0] != 8'd0);
370                       assign int_trigger_q0[0]  = man_done &amp; ~man_done_last;
371                     
372                       assign write_int_ena[0]   = write_registers &amp; (i_paddr == `gem_int_enable);
373                       assign write_int_dis[0]   = write_registers &amp; (i_paddr == `gem_int_disable);
374                       assign write_int_mask[0]  = write_registers &amp; (i_paddr == `gem_int_mask);
375                       assign acc_int_status[0]  = (i_paddr == `gem_int_status);
376                     
377                       // Address decoding for queues 1-15
378                       generate
379                         genvar loop_1;
380                         genvar loop_2;
381                         for (loop_1 = 1; loop_1 &lt; 8; loop_1 = loop_1 + 1)
382                         begin : gen_dec_1_7
383                           assign write_int_ena[loop_1]  = write_registers &amp; (i_paddr == (`gem_int_q1_enable - 12'h004 + ({loop_1[9:0],2'b00})));
384                           assign write_int_dis[loop_1]  = write_registers &amp; (i_paddr == (`gem_int_q1_disable - 12'h004 + ({loop_1[9:0],2'b00})));
385                           assign write_int_mask[loop_1] = write_registers &amp; (i_paddr == (`gem_int_q1_mask - 12'h004 + ({loop_1[9:0],2'b00})));
386                           assign acc_int_status[loop_1] = (i_paddr == (`gem_int_q1_status - 12'h004 + ({loop_1[9:0],2'b00})));
387                         end
388                     
389                         // Split into two parts as address map is split.
390                         for (loop_2 = 0; loop_2 &lt; 8; loop_2 = loop_2 + 1)
391                         begin : gen_dec_8_15
392                           assign write_int_ena[8+loop_2]  = write_registers &amp; (i_paddr == (`gem_int_q8_enable + ({loop_2[9:0],2'b00})));
393                           assign write_int_dis[8+loop_2]  = write_registers &amp; (i_paddr == (`gem_int_q8_disable + ({loop_2[9:0],2'b00})));
394                           assign write_int_mask[8+loop_2] = write_registers &amp; (i_paddr == (`gem_int_q8_mask + ({loop_2[9:0],2'b00})));
395                           assign acc_int_status[8+loop_2] = (i_paddr == (`gem_int_q8_status + ({loop_2[9:0],2'b00})));
396                         end
397                       endgenerate
398                     
399                       // APB register writes
400                       always @(posedge pclk or negedge n_preset)
401                       begin : p_write_register //begin p_write_register
402        1/1              if (~n_preset)
403                         begin
404        1/1                int_moderation &lt;= 32'd0;
405                         end
406                         else
407        1/1                if (write_registers) // begin if (write_registers)
408                           begin
409        1/1                  case (i_paddr)
410                               `gem_int_moderation :
411                               begin
412        <font color = "red">0/1     ==>              int_moderation &lt;= pwdata;</font>
413                               end
414        1/1                    default : ;
415                             endcase
416                           end
                        MISSING_ELSE
417                       end
418                     
419                       // Generate interrupt bits for queue 0.
420                       generate
421                         genvar        loop_int;
422                         wire  [31:0]  int_status_q0;
423                         wire  [31:0]  int_mask_q0;
424                         for (loop_int = 0; loop_int &lt; 32; loop_int = loop_int + 1)
425                         begin : gen_int_q0
426                           if (p_int_exists[loop_int])
427                           begin : gen_int
428                             gem_reg_int #(.p_edma_irq_read_clear(p_edma_irq_read_clear)) i_int (
429                               .pclk             (pclk),
430                               .n_preset         (n_preset),
431                               .write_int_ena    (write_int_ena[0]),
432                               .write_int_dis    (write_int_dis[0]),
433                               .write_int_mask   (write_int_mask[0]),
434                               .write_int_status (acc_int_status[0] &amp; write_registers),
435                               .read_int_status  (acc_int_status[0] &amp; read_registers),
436                               .int_trigger      (int_trigger_q0[loop_int]),
437                               .pwdata           (pwdata[loop_int]),
438                               .int_mask         (int_mask_q0[loop_int]),
439                               .int_status       (int_status_q0[loop_int])
440                             );
441                           end
442                           else
443                           begin : gen_no_int
444                             assign int_status_q0[loop_int]  = 1'b0;
445                             assign int_mask_q0[loop_int]    = 1'b0;
446                           end
447                         end
448                         assign int_status[0]      = int_status_q0;
449                         assign int_mask[0]        = int_mask_q0;
450                         assign ethernet_int[0]    = |int_status_q0;
451                       endgenerate
452                     
453                       // Generate interrupts for remaining queues if they exist.
454                       genvar  loop_nq;
455                       generate
456                         if(p_edma_queues &gt; 32'd1) begin: gen_remaining_queues
457                           genvar  loop_q;
458                           genvar  loop_intq;
459                           for (loop_q = 1; loop_q &lt; p_edma_queues[4:0]; loop_q = loop_q + 1)
460                           begin : gen_int_q
461                             wire  [31:0]  int_trigger;
462                             wire  [31:0]  int_status_q;
463                             wire  [31:0]  int_mask_q;
464                     
465                             assign int_trigger[31:12] = 20'h00000;
466                             assign int_trigger[11]    = ((rx_dma_int_queue == loop_q[3:0]) &amp; rx_hresp_notok_pclk) |
467                                                         ((tx_dma_int_queue == loop_q[3:0]) &amp; tx_hresp_notok_pclk);
468                             assign int_trigger[10:8]  = 3'b000;
469                             assign int_trigger[7]     = tx_ok_pclk &amp; (tx_dma_int_queue == loop_q[3:0]);
470                             assign int_trigger[6]     = tx_buff_ex_mid_pclk &amp; (tx_dma_int_queue == loop_q[3:0]);
471                             assign int_trigger[5]     = int_bit5_src &amp; (tx_dma_int_queue == loop_q[3:0]);
472                             assign int_trigger[4:3]   = 2'b00;
473                             assign int_trigger[2]     = rx_buff_not_rdy_pclk &amp; (rx_dma_int_queue == loop_q[3:0]);
474                             assign int_trigger[1]     = rx_ok_pclk &amp; (rx_dma_int_queue == loop_q[3:0]);
475                             assign int_trigger[0]     = 1'b0;
476                     
477                             for (loop_intq = 0; loop_intq &lt; 32; loop_intq = loop_intq + 1)
478                             begin : gen_int_q
479                               if (p_intq_exists[loop_intq])
480                               begin : gen_int
481                                 gem_reg_int #(.p_edma_irq_read_clear(p_edma_irq_read_clear)) i_int_q (
482                                   .pclk             (pclk),
483                                   .n_preset         (n_preset),
484                                   .write_int_ena    (write_int_ena[loop_q]),
485                                   .write_int_dis    (write_int_dis[loop_q]),
486                                   .write_int_mask   (write_int_mask[loop_q]),
487                                   .write_int_status (acc_int_status[loop_q] &amp; write_registers),
488                                   .read_int_status  (acc_int_status[loop_q] &amp; read_registers),
489                                   .int_trigger      (int_trigger[loop_intq]),
490                                   .pwdata           (pwdata[loop_intq]),
491                                   .int_mask         (int_mask_q[loop_intq]),
492                                   .int_status       (int_status_q[loop_intq])
493                                 );
494                               end
495                               else
496                               begin : gen_no_int
497                                 assign int_status_q[loop_intq]  = 1'b0;
498                                 assign int_mask_q[loop_intq]    = 1'b0;
499                               end
500                             end
501                             assign int_status[loop_q]   = int_status_q;
502                             assign int_mask[loop_q]     = int_mask_q;
503                             assign ethernet_int[loop_q] = |int_status_q;
504                           end
505                         end
506                         // Fill in non-existant queues
507                         if(p_edma_queues&lt;32'd16) begin: gen_int_nq
508                           for (loop_nq = p_edma_queues; loop_nq &lt; 16; loop_nq = loop_nq + 1)
509                           begin : gen_loop
510                             assign int_status[loop_nq]      = 32'h00000000;
511                             assign int_mask[loop_nq]        = 32'h00000000;
512                             assign ethernet_int[loop_nq]    = 1'b0;
513                           end
514                         end
515                       endgenerate
516                     
517                     
518                       //------------------------------------------------------------------------------
519                       // Transmit status register
520                       //------------------------------------------------------------------------------
521                     
522                       // this sets bit 9 in the transmit status register when a lockup detected on TX
523                       // Cleared by writing a 1 to this bit.
524                       always@(posedge pclk or negedge n_preset)
525                       begin
526        1/1              if (~n_preset)
527        1/1                tx_lockup_detected_status &lt;= 1'b0;
528                         else
529        1/1                tx_lockup_detected_status &lt;= tx_lockup_detected_re |
530                                                       (tx_lockup_detected_status &amp;
531                                                       ~(write_tx_status &amp; pwdata[9]));
532                       end
533                     
534                       // DMA specific TX Status registers
535                       generate if (p_has_dma == 1) begin : gen_dma_tx_sts
536                         reg tx_hresp_status_r;
537                         reg tx_buf_ex_mid_status_r;
538                         reg tx_buff_exh_status_r;
539                     
540                         // this sets bit 8 in the transmit status register when a AHB hresp
541                         // error is seen during TX DMA.
542                         // Cleared by writing a 1 to this bit.
543                         always@(posedge pclk or negedge n_preset)
544                         begin
545        1/1                if (~n_preset)
546        1/1                  tx_hresp_status_r &lt;= 1'b0;
547                           else
548        1/1                  tx_hresp_status_r &lt;= ((p_edma_axi == 1 &amp;&amp; disable_tx_pclk) ||
549                                                 ((tx_hresp_notok_pclk |
550                                                 (tx_hresp_status_r &amp; ~(write_tx_status &amp; pwdata[8])))));
551                         end
552                         // this sets bit 4 in the transmit status register when a the transmit
553                         // buffers are mid frame exhausted. Cleared by writing a 1 to this bit.
554                         always@(posedge pclk or negedge n_preset)
555                         begin
556        1/1                if (~n_preset)
557        1/1                  tx_buf_ex_mid_status_r &lt;= 1'b0;
558                           else
559        1/1                  tx_buf_ex_mid_status_r &lt;= tx_buff_ex_mid_pclk |
560                                                       (tx_frame_too_large_pclk &amp;&amp; p_edma_axi == 1) |
561                                                       (disable_tx_pclk &amp;&amp; p_edma_axi == 1) |
562                                                       (tx_buf_ex_mid_status_r &amp;
563                                                       ~(write_tx_status &amp; pwdata[4]));
564                         end
565                         // this sets bit 0 in the transmit status register when a the transmit
566                         // buffers are exhausted. Cleared by writing a 1 to this bit.
567                         always@(posedge pclk or negedge n_preset)
568                         begin
569        1/1                if (~n_preset)
570        1/1                  tx_buff_exh_status_r &lt;= 1'b0;
571                           else
572        1/1                  tx_buff_exh_status_r &lt;= tx_buffers_ex_pclk |
573                                                     (tx_buff_exh_status_r &amp;
574                                                       ~(write_tx_status &amp; pwdata[0]));
575                         end
576                         assign tx_hresp_status      = tx_hresp_status_r;
577                         assign tx_buf_ex_mid_status = tx_buf_ex_mid_status_r;
578                         assign tx_buff_exh_status   = tx_buff_exh_status_r;
579                       end
580                       else
581                       begin : gen_no_dma_tx_sts
582                         assign tx_hresp_status      = 1'b0;
583                         assign tx_buf_ex_mid_status = 1'b0;
584                         assign tx_buff_exh_status   = 1'b0;
585                       end
586                       endgenerate
587                     
588                       // this sets bit 7 in the transmit status register when a late
589                       // collision occurs in gigabit mode only.
590                       // Cleared by writing a 1 to this bit.
591                       always@(posedge pclk or negedge n_preset)
592                       begin
593        1/1              if (~n_preset)
594        1/1                late_coll_status &lt;= 1'b0;
595                         else
596        1/1                late_coll_status &lt;= (tx_late_col_pclk &amp; gigabit) |
597                                               (late_coll_status &amp;
598                                               ~(write_tx_status &amp; pwdata[7]));
599                       end
600                     
601                       // this sets bit 6 in the transmit status register when frame
602                       // transmission is aborted due to a failure of the tx fifo
603                       // to read from memory in time. Cleared by writing a 1 to this bit.
604                       always@(posedge pclk or negedge n_preset)
605                       begin
606        1/1              if (~n_preset)
607        1/1                tx_underrun_status &lt;= 1'b0;
608                         else
609        1/1                tx_underrun_status &lt;= tx_underrun_pclk |
610                                                   (tx_underrun_status &amp;
611                                                     ~(write_tx_status &amp; pwdata[6]));
612                       end
613                     
614                       // this sets bit 5 in the transmit status register when a frame
615                       // has been transmitted. Cleared by writing a 1 to this bit.
616                       always@(posedge pclk or negedge n_preset)
617                       begin
618        1/1              if (~n_preset)
619        1/1                tx_frm_comp_status &lt;= 1'b0;
620                         else
621        1/1                tx_frm_comp_status &lt;= tx_ok_pclk |
622                                                   (tx_frm_comp_status &amp; ~
623                                                     (write_tx_status &amp; pwdata[5]));
624                       end
625                     
626                     
627                       // this sets bit 2 in the transmit status register when frame
628                       // transmission is aborted due to too many retries.
629                       // Cleared by writing a 1 to this bit.
630                       always@(posedge pclk or negedge n_preset)
631                       begin
632        1/1              if (~n_preset)
633        1/1                too_many_ret_status &lt;= 1'b0;
634                         else
635        1/1                too_many_ret_status &lt;= tx_toomanyretry_pclk |
636                                                   (too_many_ret_status &amp;
637                                                     ~(write_tx_status &amp; pwdata[2]));
638                       end
639                     
640                       // this sets bit 1 in the transmit status register when a collision occurs.
641                       // Cleared by writing a 1 to this bit.
642                       always@(posedge pclk or negedge n_preset)
643                       begin
644        1/1              if (~n_preset)
645        1/1                coll_occured_status &lt;= 1'b0;
646                         else
647        1/1                coll_occured_status &lt;= tx_coll_occ_pclk |
648                                                   (coll_occured_status &amp;
649                                                     ~(write_tx_status &amp; pwdata[1]));
650                       end
651                     
652                     
653                       //------------------------------------------------------------------------------
654                       // Receive status register
655                       //------------------------------------------------------------------------------
656                     
657                       // this sets bit 4 in the receive status register when a lockup detected on RX
658                       // Cleared by writing a 1 to this bit.
659                       always@(posedge pclk or negedge n_preset)
660                       begin
661        1/1              if (~n_preset)
662        1/1                rx_lockup_detected_status &lt;= 1'b0;
663                         else
664        1/1                rx_lockup_detected_status &lt;= rx_lockup_detected_re |
665                                                         (rx_lockup_detected_status &amp;
666                                                         ~(write_rx_status &amp; pwdata[4]));
667                       end
668                     
669                       // DMA specific RX status registers
670                       generate if (p_has_dma == 1) begin : gen_dma_rx_sts
671                         reg rx_hresp_status_r;
672                         reg rx_buf_notrdy_status_r;
673                         // this sets bit 3 in the receive status register when an AHB hresp
674                         // error is received during RX DMA
675                         // Cleared by writing a 1 to this bit.
676                         // In AXI mode, hresp is set by disable_rx_pclk not rx_hresp_notok_pclk
677                         always@(posedge pclk or negedge n_preset)
678                         begin
679        1/1                if (~n_preset)
680        1/1                  rx_hresp_status_r &lt;= 1'b0;
681                           else
682        1/1                  rx_hresp_status_r &lt;= ((p_edma_axi == 1 &amp;&amp; disable_rx_pclk) ||
683                                                 ((rx_hresp_notok_pclk |
684                                                   (rx_hresp_status_r &amp; ~(write_rx_status &amp; pwdata[3])))));
685                     
686                         end
687                         // this sets bit 0 in the receive status register when there are no more
688                         // receive buffers available.
689                         // Cleared by writing a 1 to this bit.
690                         always@(posedge pclk or negedge n_preset)
691                         begin
692        1/1                if (~n_preset)
693        1/1                  rx_buf_notrdy_status_r &lt;= 1'b0;
694                           else
695        1/1                  rx_buf_notrdy_status_r &lt;= rx_buff_not_rdy_pclk |
696                                                       (rx_buf_notrdy_status_r &amp;
697                                                         ~(write_rx_status &amp; pwdata[0]));
698                         end
699                         assign rx_hresp_status      = rx_hresp_status_r;
700                         assign rx_buf_notrdy_status = rx_buf_notrdy_status_r;
701                       end
702                       else
703                       begin : gen_no_dma_rx_sts
704                         assign rx_hresp_status      = 1'b0;
705                         assign rx_buf_notrdy_status = 1'b0;
706                       end
707                       endgenerate
708                     
709                       // this sets bit 2 in the receive status register when receive data dma
710                       // cannot complete in time.
711                       // Cleared by writing a 1 to this bit.
712                       always@(posedge pclk or negedge n_preset)
713                       begin
714        1/1              if (~n_preset)
715        1/1                rx_overrun_status &lt;= 1'b0;
716                         else
717        1/1                rx_overrun_status &lt;= rx_dma_overrun_pclk |
718                                                 (rx_overrun_status &amp;
719                                                   ~(write_rx_status &amp; pwdata[2]));
720                       end
721                     
722                       // this sets bit 1 in the receive status register when a frame is received.
723                       // Cleared by writing a 1 to this bit.
724                       always@(posedge pclk or negedge n_preset)
725                       begin
726        1/1              if (~n_preset)
727        1/1                rx_frm_comp_status &lt;= 1'b0;
728                         else
729        1/1                rx_frm_comp_status &lt;= rx_ok_pclk |
730                                                   (rx_frm_comp_status &amp;
731                                                     ~(write_rx_status &amp; pwdata[1]));
732                       end
733                     
734                     
735                       //------------------------------------------------------------------------------
736                       // APB read of interrupts and status registers.
737                       //------------------------------------------------------------------------------
738                     
739                       // The prdata_ints should be registered externally.
740                       always @(*)
741                       begin
742        1/1              if (read_registers)
743        1/1                case (i_paddr)
744        1/1                  `gem_transmit_status  : prdata_ints = {21'd0,
745                                                                    dma_tx_lockup_detected_status,
746                                                                    tx_lockup_detected_status,
747                                                                    tx_hresp_status,
748                                                                    late_coll_status,
749                                                                    tx_underrun_status,
750                                                                    tx_frm_comp_status,
751                                                                    tx_buf_ex_mid_status,
752                                                                    tx_go_pclk,
753                                                                    too_many_ret_status,
754                                                                    coll_occured_status,
755                                                                    tx_buff_exh_status};
756        1/1                  `gem_receive_status : prdata_ints = {26'd0,
757                                                                    dma_rx_lockup_detected_status,
758                                                                    rx_lockup_detected_status,
759                                                                    rx_hresp_status,
760                                                                    rx_overrun_status,
761                                                                    rx_frm_comp_status,
762                                                                    rx_buf_notrdy_status};
763        1/1                  `gem_int_status     : prdata_ints = int_status[0];
764        1/1                  `gem_int_q1_status  : prdata_ints = int_status[1];
765        1/1                  `gem_int_q2_status  : prdata_ints = int_status[2];
766        1/1                  `gem_int_q3_status  : prdata_ints = int_status[3];
767        1/1                  `gem_int_q4_status  : prdata_ints = int_status[4];
768        1/1                  `gem_int_q5_status  : prdata_ints = int_status[5];
769        1/1                  `gem_int_q6_status  : prdata_ints = int_status[6];
770        1/1                  `gem_int_q7_status  : prdata_ints = int_status[7];
771        1/1                  `gem_int_q8_status  : prdata_ints = int_status[8];
772        1/1                  `gem_int_q9_status  : prdata_ints = int_status[9];
773        1/1                  `gem_int_q10_status : prdata_ints = int_status[10];
774        1/1                  `gem_int_q11_status : prdata_ints = int_status[11];
775        1/1                  `gem_int_q12_status : prdata_ints = int_status[12];
776        1/1                  `gem_int_q13_status : prdata_ints = int_status[13];
777        1/1                  `gem_int_q14_status : prdata_ints = int_status[14];
778        1/1                  `gem_int_q15_status : prdata_ints = int_status[15];
779        1/1                  `gem_int_mask       : prdata_ints = int_mask[0];
780        1/1                  `gem_int_q1_mask    : prdata_ints = int_mask[1];
781        1/1                  `gem_int_q2_mask    : prdata_ints = int_mask[2];
782        1/1                  `gem_int_q3_mask    : prdata_ints = int_mask[3];
783        1/1                  `gem_int_q4_mask    : prdata_ints = int_mask[4];
784        1/1                  `gem_int_q5_mask    : prdata_ints = int_mask[5];
785        1/1                  `gem_int_q6_mask    : prdata_ints = int_mask[6];
786        1/1                  `gem_int_q7_mask    : prdata_ints = int_mask[7];
787        1/1                  `gem_int_q8_mask    : prdata_ints = int_mask[8];
788        1/1                  `gem_int_q9_mask    : prdata_ints = int_mask[9];
789        1/1                  `gem_int_q10_mask   : prdata_ints = int_mask[10];
790        1/1                  `gem_int_q11_mask   : prdata_ints = int_mask[11];
791        1/1                  `gem_int_q12_mask   : prdata_ints = int_mask[12];
792        1/1                  `gem_int_q13_mask   : prdata_ints = int_mask[13];
793        1/1                  `gem_int_q14_mask   : prdata_ints = int_mask[14];
794        1/1                  `gem_int_q15_mask   : prdata_ints = int_mask[15];
795        1/1                  `gem_int_moderation : prdata_ints = {int_moderation};
796        1/1                  default             : prdata_ints = 32'h00000000;
797                           endcase
798                         else
799        1/1                prdata_ints = 32'h00000000;
800                       end
801                     
802                       // Perr signal is similar to above. This is registered to match previous implementation
803                       always @(posedge pclk or negedge n_preset)
804                       begin
805        1/1              if (~n_preset)
806        1/1                perr_ints &lt;= 1'b0;
807        1/1              else if (psel)
808        1/1                case (i_paddr)
809        1/1                  `gem_transmit_status  : perr_ints &lt;= 1'b0;
810        1/1                  `gem_receive_status   : perr_ints &lt;= 1'b0;
811        1/1                  `gem_int_status       : perr_ints &lt;= 1'b0;
812        1/1                  `gem_int_enable       : perr_ints &lt;= 1'b0;
813        1/1                  `gem_int_disable      : perr_ints &lt;= 1'b0;
814        1/1                  `gem_int_mask         : perr_ints &lt;= 1'b0;
815        1/1                  `gem_int_q1_status    : perr_ints &lt;= p_edma_queues &lt; 32'd2;
816        1/1                  `gem_int_q1_enable    : perr_ints &lt;= p_edma_queues &lt; 32'd2;
817        1/1                  `gem_int_q1_disable   : perr_ints &lt;= p_edma_queues &lt; 32'd2;
818        1/1                  `gem_int_q1_mask      : perr_ints &lt;= p_edma_queues &lt; 32'd2;
819        1/1                  `gem_int_q2_status    : perr_ints &lt;= p_edma_queues &lt; 32'd3;
820        1/1                  `gem_int_q2_enable    : perr_ints &lt;= p_edma_queues &lt; 32'd3;
821        1/1                  `gem_int_q2_disable   : perr_ints &lt;= p_edma_queues &lt; 32'd3;
822        1/1                  `gem_int_q2_mask      : perr_ints &lt;= p_edma_queues &lt; 32'd3;
823        1/1                  `gem_int_q3_status    : perr_ints &lt;= p_edma_queues &lt; 32'd4;
824        1/1                  `gem_int_q3_enable    : perr_ints &lt;= p_edma_queues &lt; 32'd4;
825        1/1                  `gem_int_q3_disable   : perr_ints &lt;= p_edma_queues &lt; 32'd4;
826        1/1                  `gem_int_q3_mask      : perr_ints &lt;= p_edma_queues &lt; 32'd4;
827        1/1                  `gem_int_q4_status    : perr_ints &lt;= p_edma_queues &lt; 32'd5;
828        1/1                  `gem_int_q4_enable    : perr_ints &lt;= p_edma_queues &lt; 32'd5;
829        1/1                  `gem_int_q4_disable   : perr_ints &lt;= p_edma_queues &lt; 32'd5;
830        1/1                  `gem_int_q4_mask      : perr_ints &lt;= p_edma_queues &lt; 32'd5;
831        1/1                  `gem_int_q5_status    : perr_ints &lt;= p_edma_queues &lt; 32'd6;
832        1/1                  `gem_int_q5_enable    : perr_ints &lt;= p_edma_queues &lt; 32'd6;
833        1/1                  `gem_int_q5_disable   : perr_ints &lt;= p_edma_queues &lt; 32'd6;
834        1/1                  `gem_int_q5_mask      : perr_ints &lt;= p_edma_queues &lt; 32'd6;
835        1/1                  `gem_int_q6_status    : perr_ints &lt;= p_edma_queues &lt; 32'd7;
836        1/1                  `gem_int_q6_enable    : perr_ints &lt;= p_edma_queues &lt; 32'd7;
837        1/1                  `gem_int_q6_disable   : perr_ints &lt;= p_edma_queues &lt; 32'd7;
838        1/1                  `gem_int_q6_mask      : perr_ints &lt;= p_edma_queues &lt; 32'd7;
839        1/1                  `gem_int_q7_status    : perr_ints &lt;= p_edma_queues &lt; 32'd8;
840        1/1                  `gem_int_q7_enable    : perr_ints &lt;= p_edma_queues &lt; 32'd8;
841        1/1                  `gem_int_q7_disable   : perr_ints &lt;= p_edma_queues &lt; 32'd8;
842        1/1                  `gem_int_q7_mask      : perr_ints &lt;= p_edma_queues &lt; 32'd8;
843        1/1                  `gem_int_q8_status    : perr_ints &lt;= p_edma_queues &lt; 32'd9;
844        1/1                  `gem_int_q8_enable    : perr_ints &lt;= p_edma_queues &lt; 32'd9;
845        1/1                  `gem_int_q8_disable   : perr_ints &lt;= p_edma_queues &lt; 32'd9;
846        1/1                  `gem_int_q8_mask      : perr_ints &lt;= p_edma_queues &lt; 32'd9;
847        1/1                  `gem_int_q9_status    : perr_ints &lt;= p_edma_queues &lt; 32'd10;
848        1/1                  `gem_int_q9_enable    : perr_ints &lt;= p_edma_queues &lt; 32'd10;
849        1/1                  `gem_int_q9_disable   : perr_ints &lt;= p_edma_queues &lt; 32'd10;
850        1/1                  `gem_int_q9_mask      : perr_ints &lt;= p_edma_queues &lt; 32'd10;
851        1/1                  `gem_int_q10_status   : perr_ints &lt;= p_edma_queues &lt; 32'd11;
852        1/1                  `gem_int_q10_enable   : perr_ints &lt;= p_edma_queues &lt; 32'd11;
853        1/1                  `gem_int_q10_disable  : perr_ints &lt;= p_edma_queues &lt; 32'd11;
854        1/1                  `gem_int_q10_mask     : perr_ints &lt;= p_edma_queues &lt; 32'd11;
855        1/1                  `gem_int_q11_status   : perr_ints &lt;= p_edma_queues &lt; 32'd12;
856        1/1                  `gem_int_q11_enable   : perr_ints &lt;= p_edma_queues &lt; 32'd12;
857        1/1                  `gem_int_q11_disable  : perr_ints &lt;= p_edma_queues &lt; 32'd12;
858        1/1                  `gem_int_q11_mask     : perr_ints &lt;= p_edma_queues &lt; 32'd12;
859        1/1                  `gem_int_q12_status   : perr_ints &lt;= p_edma_queues &lt; 32'd13;
860        1/1                  `gem_int_q12_enable   : perr_ints &lt;= p_edma_queues &lt; 32'd13;
861        1/1                  `gem_int_q12_disable  : perr_ints &lt;= p_edma_queues &lt; 32'd13;
862        1/1                  `gem_int_q12_mask     : perr_ints &lt;= p_edma_queues &lt; 32'd13;
863        1/1                  `gem_int_q13_status   : perr_ints &lt;= p_edma_queues &lt; 32'd14;
864        1/1                  `gem_int_q13_enable   : perr_ints &lt;= p_edma_queues &lt; 32'd14;
865        1/1                  `gem_int_q13_disable  : perr_ints &lt;= p_edma_queues &lt; 32'd14;
866        1/1                  `gem_int_q13_mask     : perr_ints &lt;= p_edma_queues &lt; 32'd14;
867        1/1                  `gem_int_q14_status   : perr_ints &lt;= p_edma_queues &lt; 32'd15;
868        1/1                  `gem_int_q14_enable   : perr_ints &lt;= p_edma_queues &lt; 32'd15;
869        1/1                  `gem_int_q14_disable  : perr_ints &lt;= p_edma_queues &lt; 32'd15;
870        1/1                  `gem_int_q14_mask     : perr_ints &lt;= p_edma_queues &lt; 32'd15;
871        1/1                  `gem_int_q15_status   : perr_ints &lt;= p_edma_queues &lt; 32'd16;
872        1/1                  `gem_int_q15_enable   : perr_ints &lt;= p_edma_queues &lt; 32'd16;
873        1/1                  `gem_int_q15_disable  : perr_ints &lt;= p_edma_queues &lt; 32'd16;
874        1/1                  `gem_int_q15_mask     : perr_ints &lt;= p_edma_queues &lt; 32'd16;
875        1/1                  `gem_int_moderation   : perr_ints &lt;= 1'b0;
876        1/1                  default               : perr_ints &lt;= 1'b1;  // No match for this module
877                           endcase
878                         else
879        1/1                perr_ints &lt;= 1'b0;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod535.html" >gem_reg_int_sts</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       548
 EXPRESSION (((p_edma_axi == 1'b1) &amp;&amp; disable_tx_pclk) || ((tx_hresp_notok_pclk | (gen_dma_tx_sts.tx_hresp_status_r &amp; (~(write_tx_status &amp; pwdata[8]))))))
             --------------------1--------------------    -----------------------------------------------2-----------------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       548
 SUB-EXPRESSION ((p_edma_axi == 1'b1) &amp;&amp; disable_tx_pclk)
                 ----------1---------    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>-</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>-</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       682
 EXPRESSION (((p_edma_axi == 1'b1) &amp;&amp; disable_rx_pclk) || ((rx_hresp_notok_pclk | (gen_dma_rx_sts.rx_hresp_status_r &amp; (~(write_rx_status &amp; pwdata[3]))))))
             --------------------1--------------------    -----------------------------------------------2-----------------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       682
 SUB-EXPRESSION ((p_edma_axi == 1'b1) &amp;&amp; disable_rx_pclk)
                 ----------1---------    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>-</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>-</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod535.html" >gem_reg_int_sts</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">60</td>
<td class="rt">12</td>
<td class="rt">20.00 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">372</td>
<td class="rt">164</td>
<td class="rt">44.09 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">186</td>
<td class="rt">82</td>
<td class="rt">44.09 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">186</td>
<td class="rt">82</td>
<td class="rt">44.09 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">60</td>
<td class="rt">12</td>
<td class="rt">20.00 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">372</td>
<td class="rt">164</td>
<td class="rt">44.09 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">186</td>
<td class="rt">82</td>
<td class="rt">44.09 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">186</td>
<td class="rt">82</td>
<td class="rt">44.09 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_paddr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_registers</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_registers</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>gigabit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>disable_tx_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>disable_rx_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ext_interrupt_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_frame_too_large_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>link_fault_signal_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>link_fault_status_pclk[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pcs_link_state</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pcs_an_complete</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>np_data_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_late_col_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_go_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_ok_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_ok_mod_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_ok_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_ok_mod_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_coll_occ_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_toomanyretry_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_pause_zero_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_pause_ok_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_pfc_pause_ok_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_underrun_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_buffers_ex_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_buff_ex_mid_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_hresp_notok_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_hresp_notok_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_buff_not_rdy_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_overrun_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_dma_int_queue[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_int_queue[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>man_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma_tx_lockup_detected</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma_rx_lockup_detected</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_lockup_detected</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_lockup_detected</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>timer_cmp_val_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tsu_incr_sec_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptp_sync_tx_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptp_del_tx_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptp_pdel_req_tx_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptp_pdel_resp_tx_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptp_sync_rx_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptp_del_rx_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptp_pdel_req_rx_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptp_pdel_resp_rx_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wol_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lpi_indicate_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lpi_indicate_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_pause_nz_pclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_moderation[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata_ints[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata_ints[9:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata_ints[15:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata_ints[17:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata_ints[31:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>perr_ints</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ethernet_int[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ethernet_int[15:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod535.html" >gem_reg_int_sts</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">145</td>
<td class="rt">144</td>
<td class="rt">99.31 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">242</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">402</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">526</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">593</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">606</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">618</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">632</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">644</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">714</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">726</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">742</td>
<td class="rt">37</td>
<td class="rt">37</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">805</td>
<td class="rt">70</td>
<td class="rt">70</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">287</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">317</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">545</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">556</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">569</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">679</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">692</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
242            if(~n_preset)
               <font color = "green">-1-</font>  
243              man_done_last <= 1'b1;
           <font color = "green">      ==></font>
244            else
245              man_done_last <= man_done;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
402            if (~n_preset)
               <font color = "green">-1-</font>  
403            begin
404              int_moderation <= 32'd0;
           <font color = "green">      ==></font>
405            end
406            else
407              if (write_registers) // begin if (write_registers)
                 <font color = "green">-2-</font>  
408              begin
409                case (i_paddr)
                   <font color = "red">-3-</font>  
410                  `gem_int_moderation :
411                  begin
412                    int_moderation <= pwdata;
           <font color = "red">            ==></font>
413                  end
414                  default : ;
           <font color = "green">          ==></font>
415                endcase
416              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h05c </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
526            if (~n_preset)
               <font color = "green">-1-</font>  
527              tx_lockup_detected_status <= 1'b0;
           <font color = "green">      ==></font>
528            else
529              tx_lockup_detected_status <= tx_lockup_detected_re |
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
593            if (~n_preset)
               <font color = "green">-1-</font>  
594              late_coll_status <= 1'b0;
           <font color = "green">      ==></font>
595            else
596              late_coll_status <= (tx_late_col_pclk & gigabit) |
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
606            if (~n_preset)
               <font color = "green">-1-</font>  
607              tx_underrun_status <= 1'b0;
           <font color = "green">      ==></font>
608            else
609              tx_underrun_status <= tx_underrun_pclk |
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
618            if (~n_preset)
               <font color = "green">-1-</font>  
619              tx_frm_comp_status <= 1'b0;
           <font color = "green">      ==></font>
620            else
621              tx_frm_comp_status <= tx_ok_pclk |
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
632            if (~n_preset)
               <font color = "green">-1-</font>  
633              too_many_ret_status <= 1'b0;
           <font color = "green">      ==></font>
634            else
635              too_many_ret_status <= tx_toomanyretry_pclk |
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
644            if (~n_preset)
               <font color = "green">-1-</font>  
645              coll_occured_status <= 1'b0;
           <font color = "green">      ==></font>
646            else
647              coll_occured_status <= tx_coll_occ_pclk |
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
661            if (~n_preset)
               <font color = "green">-1-</font>  
662              rx_lockup_detected_status <= 1'b0;
           <font color = "green">      ==></font>
663            else
664              rx_lockup_detected_status <= rx_lockup_detected_re |
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
714            if (~n_preset)
               <font color = "green">-1-</font>  
715              rx_overrun_status <= 1'b0;
           <font color = "green">      ==></font>
716            else
717              rx_overrun_status <= rx_dma_overrun_pclk |
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
726            if (~n_preset)
               <font color = "green">-1-</font>  
727              rx_frm_comp_status <= 1'b0;
           <font color = "green">      ==></font>
728            else
729              rx_frm_comp_status <= rx_ok_pclk |
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
742            if (read_registers)
               <font color = "green">-1-</font>  
743              case (i_paddr)
                 <font color = "green">-2-</font>  
744                `gem_transmit_status  : prdata_ints = {21'd0,
           <font color = "green">        ==></font>
745                                                       dma_tx_lockup_detected_status,
746                                                       tx_lockup_detected_status,
747                                                       tx_hresp_status,
748                                                       late_coll_status,
749                                                       tx_underrun_status,
750                                                       tx_frm_comp_status,
751                                                       tx_buf_ex_mid_status,
752                                                       tx_go_pclk,
753                                                       too_many_ret_status,
754                                                       coll_occured_status,
755                                                       tx_buff_exh_status};
756                `gem_receive_status : prdata_ints = {26'd0,
           <font color = "green">        ==></font>
757                                                       dma_rx_lockup_detected_status,
758                                                       rx_lockup_detected_status,
759                                                       rx_hresp_status,
760                                                       rx_overrun_status,
761                                                       rx_frm_comp_status,
762                                                       rx_buf_notrdy_status};
763                `gem_int_status     : prdata_ints = int_status[0];
           <font color = "green">        ==></font>
764                `gem_int_q1_status  : prdata_ints = int_status[1];
           <font color = "green">        ==></font>
765                `gem_int_q2_status  : prdata_ints = int_status[2];
           <font color = "green">        ==></font>
766                `gem_int_q3_status  : prdata_ints = int_status[3];
           <font color = "green">        ==></font>
767                `gem_int_q4_status  : prdata_ints = int_status[4];
           <font color = "green">        ==></font>
768                `gem_int_q5_status  : prdata_ints = int_status[5];
           <font color = "green">        ==></font>
769                `gem_int_q6_status  : prdata_ints = int_status[6];
           <font color = "green">        ==></font>
770                `gem_int_q7_status  : prdata_ints = int_status[7];
           <font color = "green">        ==></font>
771                `gem_int_q8_status  : prdata_ints = int_status[8];
           <font color = "green">        ==></font>
772                `gem_int_q9_status  : prdata_ints = int_status[9];
           <font color = "green">        ==></font>
773                `gem_int_q10_status : prdata_ints = int_status[10];
           <font color = "green">        ==></font>
774                `gem_int_q11_status : prdata_ints = int_status[11];
           <font color = "green">        ==></font>
775                `gem_int_q12_status : prdata_ints = int_status[12];
           <font color = "green">        ==></font>
776                `gem_int_q13_status : prdata_ints = int_status[13];
           <font color = "green">        ==></font>
777                `gem_int_q14_status : prdata_ints = int_status[14];
           <font color = "green">        ==></font>
778                `gem_int_q15_status : prdata_ints = int_status[15];
           <font color = "green">        ==></font>
779                `gem_int_mask       : prdata_ints = int_mask[0];
           <font color = "green">        ==></font>
780                `gem_int_q1_mask    : prdata_ints = int_mask[1];
           <font color = "green">        ==></font>
781                `gem_int_q2_mask    : prdata_ints = int_mask[2];
           <font color = "green">        ==></font>
782                `gem_int_q3_mask    : prdata_ints = int_mask[3];
           <font color = "green">        ==></font>
783                `gem_int_q4_mask    : prdata_ints = int_mask[4];
           <font color = "green">        ==></font>
784                `gem_int_q5_mask    : prdata_ints = int_mask[5];
           <font color = "green">        ==></font>
785                `gem_int_q6_mask    : prdata_ints = int_mask[6];
           <font color = "green">        ==></font>
786                `gem_int_q7_mask    : prdata_ints = int_mask[7];
           <font color = "green">        ==></font>
787                `gem_int_q8_mask    : prdata_ints = int_mask[8];
           <font color = "green">        ==></font>
788                `gem_int_q9_mask    : prdata_ints = int_mask[9];
           <font color = "green">        ==></font>
789                `gem_int_q10_mask   : prdata_ints = int_mask[10];
           <font color = "green">        ==></font>
790                `gem_int_q11_mask   : prdata_ints = int_mask[11];
           <font color = "green">        ==></font>
791                `gem_int_q12_mask   : prdata_ints = int_mask[12];
           <font color = "green">        ==></font>
792                `gem_int_q13_mask   : prdata_ints = int_mask[13];
           <font color = "green">        ==></font>
793                `gem_int_q14_mask   : prdata_ints = int_mask[14];
           <font color = "green">        ==></font>
794                `gem_int_q15_mask   : prdata_ints = int_mask[15];
           <font color = "green">        ==></font>
795                `gem_int_moderation : prdata_ints = {int_moderation};
           <font color = "green">        ==></font>
796                default             : prdata_ints = 32'h00000000;
           <font color = "green">        ==></font>
797              endcase
798            else
799              prdata_ints = 32'h00000000;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h014 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h020 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h024 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h400 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h404 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h408 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h40c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h410 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h414 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h418 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h41c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h420 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h424 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h428 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h42c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h430 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h434 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h438 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h030 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h640 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h644 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h648 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h64c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h650 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h654 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h658 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h6a0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h6a4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h6a8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h6ac </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h6b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h6b4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h6b8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h6bc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h05c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>default</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
805            if (~n_preset)
               <font color = "green">-1-</font>  
806              perr_ints <= 1'b0;
           <font color = "green">      ==></font>
807            else if (psel)
                    <font color = "green">-2-</font>  
808              case (i_paddr)
                 <font color = "green">-3-</font>  
809                `gem_transmit_status  : perr_ints <= 1'b0;
           <font color = "green">        ==></font>
810                `gem_receive_status   : perr_ints <= 1'b0;
           <font color = "green">        ==></font>
811                `gem_int_status       : perr_ints <= 1'b0;
           <font color = "green">        ==></font>
812                `gem_int_enable       : perr_ints <= 1'b0;
           <font color = "green">        ==></font>
813                `gem_int_disable      : perr_ints <= 1'b0;
           <font color = "green">        ==></font>
814                `gem_int_mask         : perr_ints <= 1'b0;
           <font color = "green">        ==></font>
815                `gem_int_q1_status    : perr_ints <= p_edma_queues < 32'd2;
           <font color = "green">        ==></font>
816                `gem_int_q1_enable    : perr_ints <= p_edma_queues < 32'd2;
           <font color = "green">        ==></font>
817                `gem_int_q1_disable   : perr_ints <= p_edma_queues < 32'd2;
           <font color = "green">        ==></font>
818                `gem_int_q1_mask      : perr_ints <= p_edma_queues < 32'd2;
           <font color = "green">        ==></font>
819                `gem_int_q2_status    : perr_ints <= p_edma_queues < 32'd3;
           <font color = "green">        ==></font>
820                `gem_int_q2_enable    : perr_ints <= p_edma_queues < 32'd3;
           <font color = "green">        ==></font>
821                `gem_int_q2_disable   : perr_ints <= p_edma_queues < 32'd3;
           <font color = "green">        ==></font>
822                `gem_int_q2_mask      : perr_ints <= p_edma_queues < 32'd3;
           <font color = "green">        ==></font>
823                `gem_int_q3_status    : perr_ints <= p_edma_queues < 32'd4;
           <font color = "green">        ==></font>
824                `gem_int_q3_enable    : perr_ints <= p_edma_queues < 32'd4;
           <font color = "green">        ==></font>
825                `gem_int_q3_disable   : perr_ints <= p_edma_queues < 32'd4;
           <font color = "green">        ==></font>
826                `gem_int_q3_mask      : perr_ints <= p_edma_queues < 32'd4;
           <font color = "green">        ==></font>
827                `gem_int_q4_status    : perr_ints <= p_edma_queues < 32'd5;
           <font color = "green">        ==></font>
828                `gem_int_q4_enable    : perr_ints <= p_edma_queues < 32'd5;
           <font color = "green">        ==></font>
829                `gem_int_q4_disable   : perr_ints <= p_edma_queues < 32'd5;
           <font color = "green">        ==></font>
830                `gem_int_q4_mask      : perr_ints <= p_edma_queues < 32'd5;
           <font color = "green">        ==></font>
831                `gem_int_q5_status    : perr_ints <= p_edma_queues < 32'd6;
           <font color = "green">        ==></font>
832                `gem_int_q5_enable    : perr_ints <= p_edma_queues < 32'd6;
           <font color = "green">        ==></font>
833                `gem_int_q5_disable   : perr_ints <= p_edma_queues < 32'd6;
           <font color = "green">        ==></font>
834                `gem_int_q5_mask      : perr_ints <= p_edma_queues < 32'd6;
           <font color = "green">        ==></font>
835                `gem_int_q6_status    : perr_ints <= p_edma_queues < 32'd7;
           <font color = "green">        ==></font>
836                `gem_int_q6_enable    : perr_ints <= p_edma_queues < 32'd7;
           <font color = "green">        ==></font>
837                `gem_int_q6_disable   : perr_ints <= p_edma_queues < 32'd7;
           <font color = "green">        ==></font>
838                `gem_int_q6_mask      : perr_ints <= p_edma_queues < 32'd7;
           <font color = "green">        ==></font>
839                `gem_int_q7_status    : perr_ints <= p_edma_queues < 32'd8;
           <font color = "green">        ==></font>
840                `gem_int_q7_enable    : perr_ints <= p_edma_queues < 32'd8;
           <font color = "green">        ==></font>
841                `gem_int_q7_disable   : perr_ints <= p_edma_queues < 32'd8;
           <font color = "green">        ==></font>
842                `gem_int_q7_mask      : perr_ints <= p_edma_queues < 32'd8;
           <font color = "green">        ==></font>
843                `gem_int_q8_status    : perr_ints <= p_edma_queues < 32'd9;
           <font color = "green">        ==></font>
844                `gem_int_q8_enable    : perr_ints <= p_edma_queues < 32'd9;
           <font color = "green">        ==></font>
845                `gem_int_q8_disable   : perr_ints <= p_edma_queues < 32'd9;
           <font color = "green">        ==></font>
846                `gem_int_q8_mask      : perr_ints <= p_edma_queues < 32'd9;
           <font color = "green">        ==></font>
847                `gem_int_q9_status    : perr_ints <= p_edma_queues < 32'd10;
           <font color = "green">        ==></font>
848                `gem_int_q9_enable    : perr_ints <= p_edma_queues < 32'd10;
           <font color = "green">        ==></font>
849                `gem_int_q9_disable   : perr_ints <= p_edma_queues < 32'd10;
           <font color = "green">        ==></font>
850                `gem_int_q9_mask      : perr_ints <= p_edma_queues < 32'd10;
           <font color = "green">        ==></font>
851                `gem_int_q10_status   : perr_ints <= p_edma_queues < 32'd11;
           <font color = "green">        ==></font>
852                `gem_int_q10_enable   : perr_ints <= p_edma_queues < 32'd11;
           <font color = "green">        ==></font>
853                `gem_int_q10_disable  : perr_ints <= p_edma_queues < 32'd11;
           <font color = "green">        ==></font>
854                `gem_int_q10_mask     : perr_ints <= p_edma_queues < 32'd11;
           <font color = "green">        ==></font>
855                `gem_int_q11_status   : perr_ints <= p_edma_queues < 32'd12;
           <font color = "green">        ==></font>
856                `gem_int_q11_enable   : perr_ints <= p_edma_queues < 32'd12;
           <font color = "green">        ==></font>
857                `gem_int_q11_disable  : perr_ints <= p_edma_queues < 32'd12;
           <font color = "green">        ==></font>
858                `gem_int_q11_mask     : perr_ints <= p_edma_queues < 32'd12;
           <font color = "green">        ==></font>
859                `gem_int_q12_status   : perr_ints <= p_edma_queues < 32'd13;
           <font color = "green">        ==></font>
860                `gem_int_q12_enable   : perr_ints <= p_edma_queues < 32'd13;
           <font color = "green">        ==></font>
861                `gem_int_q12_disable  : perr_ints <= p_edma_queues < 32'd13;
           <font color = "green">        ==></font>
862                `gem_int_q12_mask     : perr_ints <= p_edma_queues < 32'd13;
           <font color = "green">        ==></font>
863                `gem_int_q13_status   : perr_ints <= p_edma_queues < 32'd14;
           <font color = "green">        ==></font>
864                `gem_int_q13_enable   : perr_ints <= p_edma_queues < 32'd14;
           <font color = "green">        ==></font>
865                `gem_int_q13_disable  : perr_ints <= p_edma_queues < 32'd14;
           <font color = "green">        ==></font>
866                `gem_int_q13_mask     : perr_ints <= p_edma_queues < 32'd14;
           <font color = "green">        ==></font>
867                `gem_int_q14_status   : perr_ints <= p_edma_queues < 32'd15;
           <font color = "green">        ==></font>
868                `gem_int_q14_enable   : perr_ints <= p_edma_queues < 32'd15;
           <font color = "green">        ==></font>
869                `gem_int_q14_disable  : perr_ints <= p_edma_queues < 32'd15;
           <font color = "green">        ==></font>
870                `gem_int_q14_mask     : perr_ints <= p_edma_queues < 32'd15;
           <font color = "green">        ==></font>
871                `gem_int_q15_status   : perr_ints <= p_edma_queues < 32'd16;
           <font color = "green">        ==></font>
872                `gem_int_q15_enable   : perr_ints <= p_edma_queues < 32'd16;
           <font color = "green">        ==></font>
873                `gem_int_q15_disable  : perr_ints <= p_edma_queues < 32'd16;
           <font color = "green">        ==></font>
874                `gem_int_q15_mask     : perr_ints <= p_edma_queues < 32'd16;
           <font color = "green">        ==></font>
875                `gem_int_moderation   : perr_ints <= 1'b0;
           <font color = "green">        ==></font>
876                default               : perr_ints <= 1'b1;  // No match for this module
           <font color = "green">        ==></font>
877              endcase
878            else
879              perr_ints <= 1'b0;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h014 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h020 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h024 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h028 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h02c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h030 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h400 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h600 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h620 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h640 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h404 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h604 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h624 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h644 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h408 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h608 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h628 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h648 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h40c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h60c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h62c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h64c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h410 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h610 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h630 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h650 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h414 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h614 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h634 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h654 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h418 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h618 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h638 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h658 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h41c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h660 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h680 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h6a0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h420 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h664 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h684 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h6a4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h424 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h668 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h688 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h6a8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h428 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h66c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h68c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h6ac </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h42c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h670 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h690 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h6b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h430 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h674 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h694 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h6b4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h434 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h678 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h698 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h6b8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h438 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h67c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h69c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h6bc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h05c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
287              if (~n_preset)
                 <font color = "green">-1-</font>  
288                dma_rx_lockup_status <= 1'b0;
           <font color = "green">        ==></font>
289              else
290                dma_rx_lockup_status <= dma_rx_lockup_detected_re |
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
317              if (~n_preset)
                 <font color = "green">-1-</font>  
318                dma_tx_lockup_status <= 1'b0;
           <font color = "green">        ==></font>
319              else
320                dma_tx_lockup_status <= dma_tx_lockup_detected_re |
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
545              if (~n_preset)
                 <font color = "green">-1-</font>  
546                tx_hresp_status_r <= 1'b0;
           <font color = "green">        ==></font>
547              else
548                tx_hresp_status_r <= ((p_edma_axi == 1 && disable_tx_pclk) ||
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
556              if (~n_preset)
                 <font color = "green">-1-</font>  
557                tx_buf_ex_mid_status_r <= 1'b0;
           <font color = "green">        ==></font>
558              else
559                tx_buf_ex_mid_status_r <= tx_buff_ex_mid_pclk |
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
569              if (~n_preset)
                 <font color = "green">-1-</font>  
570                tx_buff_exh_status_r <= 1'b0;
           <font color = "green">        ==></font>
571              else
572                tx_buff_exh_status_r <= tx_buffers_ex_pclk |
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
679              if (~n_preset)
                 <font color = "green">-1-</font>  
680                rx_hresp_status_r <= 1'b0;
           <font color = "green">        ==></font>
681              else
682                rx_hresp_status_r <= ((p_edma_axi == 1 && disable_rx_pclk) ||
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
692              if (~n_preset)
                 <font color = "green">-1-</font>  
693                rx_buf_notrdy_status_r <= 1'b0;
           <font color = "green">        ==></font>
694              else
695                rx_buf_notrdy_status_r <= rx_buff_not_rdy_pclk |
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="tag_gem_reg_int_sts">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
