<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_WDataecc1bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_WDataecc1bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r.html">Component : ALT_ECC_NANDR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[6:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[14:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[22:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS</a> </td></tr>
<tr>
<td align="left">[23] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[30:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc4BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp86c96b5d236241ef3ef4e91fe1281788"></a><a class="anchor" id="ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga30426991418eceabcd110aa4d94acefd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ga30426991418eceabcd110aa4d94acefd">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga30426991418eceabcd110aa4d94acefd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f81390bb89421a38e6d7c8beff0eec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ga7f81390bb89421a38e6d7c8beff0eec2">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga7f81390bb89421a38e6d7c8beff0eec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b4a8d7fbfcb9c32793679c16ededa95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ga5b4a8d7fbfcb9c32793679c16ededa95">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga5b4a8d7fbfcb9c32793679c16ededa95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad20417eefc89e641458f433414cdb2f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#gad20417eefc89e641458f433414cdb2f1">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS_SET_MSK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:gad20417eefc89e641458f433414cdb2f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e4ab04b8e2ad6d956a187c61be4eec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ga5e4ab04b8e2ad6d956a187c61be4eec2">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffff80</td></tr>
<tr class="separator:ga5e4ab04b8e2ad6d956a187c61be4eec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b0330bc5706dba68139b8937d6f66b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ga57b0330bc5706dba68139b8937d6f66b">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga57b0330bc5706dba68139b8937d6f66b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29bf48250f5e5d90ddc635763cf4f2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#gaa29bf48250f5e5d90ddc635763cf4f2e">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td></tr>
<tr class="separator:gaa29bf48250f5e5d90ddc635763cf4f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafef2756b32f5bbdd475837590aa792f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#gafef2756b32f5bbdd475837590aa792f5">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td></tr>
<tr class="separator:gafef2756b32f5bbdd475837590aa792f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc5BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb4c47e2c4410f74cb5298cba2c99c24f"></a><a class="anchor" id="ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad7a53356a7079971435a2dc5deecba1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#gad7a53356a7079971435a2dc5deecba1d">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gad7a53356a7079971435a2dc5deecba1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33a21692919ab6839870e8735fdf10e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#gad33a21692919ab6839870e8735fdf10e">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gad33a21692919ab6839870e8735fdf10e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373686fc96b38ef6118c47c90172e14c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ga373686fc96b38ef6118c47c90172e14c">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga373686fc96b38ef6118c47c90172e14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55df8ffbe11067635be70660583f5d8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ga55df8ffbe11067635be70660583f5d8d">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS_SET_MSK</a>&#160;&#160;&#160;0x00007f00</td></tr>
<tr class="separator:ga55df8ffbe11067635be70660583f5d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9c7062d6ff8e8570d70b7fbb9e8ab5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#gaa9c7062d6ff8e8570d70b7fbb9e8ab5f">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS_CLR_MSK</a>&#160;&#160;&#160;0xffff80ff</td></tr>
<tr class="separator:gaa9c7062d6ff8e8570d70b7fbb9e8ab5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee9e4aed61cfc953b8795a0efd7c9aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#gaee9e4aed61cfc953b8795a0efd7c9aed">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaee9e4aed61cfc953b8795a0efd7c9aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga254b9c1891c7de20abef05f780e41c0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ga254b9c1891c7de20abef05f780e41c0f">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga254b9c1891c7de20abef05f780e41c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d5e1c0c222641596ede1e3553530a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#gad5d5e1c0c222641596ede1e3553530a1">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td></tr>
<tr class="separator:gad5d5e1c0c222641596ede1e3553530a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc6BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa47554cd000aefcc2cc5627f36740f7c"></a><a class="anchor" id="ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab67acc03c9153e10ac0f8454cda863a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#gab67acc03c9153e10ac0f8454cda863a1">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gab67acc03c9153e10ac0f8454cda863a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee1fda3adc9536f8bf0e3287e979e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ga1ee1fda3adc9536f8bf0e3287e979e9d">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga1ee1fda3adc9536f8bf0e3287e979e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafdcd5f35eeb6b3402e7af82e07cdbbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#gaafdcd5f35eeb6b3402e7af82e07cdbbf">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaafdcd5f35eeb6b3402e7af82e07cdbbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d873c6e26dd139a41424863b0b76536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ga9d873c6e26dd139a41424863b0b76536">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS_SET_MSK</a>&#160;&#160;&#160;0x007f0000</td></tr>
<tr class="separator:ga9d873c6e26dd139a41424863b0b76536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb06f90af51ecd5c1345ae33602dbbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ga7eb06f90af51ecd5c1345ae33602dbbb">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS_CLR_MSK</a>&#160;&#160;&#160;0xff80ffff</td></tr>
<tr class="separator:ga7eb06f90af51ecd5c1345ae33602dbbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11988d05413127eeb5f612a9739c510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#gac11988d05413127eeb5f612a9739c510">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gac11988d05413127eeb5f612a9739c510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d8d7f33050361946311efbc6d839e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#gaf4d8d7f33050361946311efbc6d839e3">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:gaf4d8d7f33050361946311efbc6d839e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bff732701ca487e165d4e6c8a74bf70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ga4bff732701ca487e165d4e6c8a74bf70">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td></tr>
<tr class="separator:ga4bff732701ca487e165d4e6c8a74bf70"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc7BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb4db9b5baadb8731f994b0d6d4c8a589"></a><a class="anchor" id="ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga532c518e01d541484c237ae61878a734"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ga532c518e01d541484c237ae61878a734">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga532c518e01d541484c237ae61878a734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04b952239f16bc2c2b5dbf51187ee79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#gaf04b952239f16bc2c2b5dbf51187ee79">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:gaf04b952239f16bc2c2b5dbf51187ee79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6829eedc55473616c1fc02dbf6db26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#gaac6829eedc55473616c1fc02dbf6db26">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaac6829eedc55473616c1fc02dbf6db26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a126783c4f3912e9eb3c4921085a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ga85a126783c4f3912e9eb3c4921085a4b">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS_SET_MSK</a>&#160;&#160;&#160;0x7f000000</td></tr>
<tr class="separator:ga85a126783c4f3912e9eb3c4921085a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d753cde98704c445d4f8f8cc50163fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ga0d753cde98704c445d4f8f8cc50163fa">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS_CLR_MSK</a>&#160;&#160;&#160;0x80ffffff</td></tr>
<tr class="separator:ga0d753cde98704c445d4f8f8cc50163fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadcba2a4b92286f71e717b9eeb3c5944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#gaadcba2a4b92286f71e717b9eeb3c5944">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaadcba2a4b92286f71e717b9eeb3c5944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae93dc8dab5624b5c0d62213ac6c2a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#gaae93dc8dab5624b5c0d62213ac6c2a76">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:gaae93dc8dab5624b5c0d62213ac6c2a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0787999d8e1f539f1c8d74431a5fb0d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ga0787999d8e1f539f1c8d74431a5fb0d9">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td></tr>
<tr class="separator:ga0787999d8e1f539f1c8d74431a5fb0d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_NANDR_WDATAECC1BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2c1b0261240f97fa19b3301fee89d2f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ga2c1b0261240f97fa19b3301fee89d2f9">ALT_ECC_NANDR_WDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga2c1b0261240f97fa19b3301fee89d2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecbd4ae6713e9571d09f4efc8e280ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#gaecbd4ae6713e9571d09f4efc8e280ec5">ALT_ECC_NANDR_WDATAECC1BUS_OFST</a>&#160;&#160;&#160;0x70</td></tr>
<tr class="separator:gaecbd4ae6713e9571d09f4efc8e280ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c9a67384fb33bae947c669e1246baed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ga6c9a67384fb33bae947c669e1246baed">ALT_ECC_NANDR_WDATAECC1BUS_ADDR</a>(base)&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#gaecbd4ae6713e9571d09f4efc8e280ec5">ALT_ECC_NANDR_WDATAECC1BUS_OFST</a>))</td></tr>
<tr class="separator:ga6c9a67384fb33bae947c669e1246baed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gacf9abebba77c99da0d5b2e9ca8fd35c1"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_NANDR_WDATAECC1BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#gacf9abebba77c99da0d5b2e9ca8fd35c1">ALT_ECC_NANDR_WDATAECC1BUS_t</a></td></tr>
<tr class="separator:gacf9abebba77c99da0d5b2e9ca8fd35c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s__s" id="struct_a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_NANDR_WDATAECC1BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_NANDR_WDATAECC1BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a773dac09cacc57a62ea91c57b9dbfcd9"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc4BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a973815822ee1fdd5af1cd4d04a4a9382"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a581b31cab408c2f1284887dff65c17c9"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc5BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adb0941d6d5f0f7d6fb2ddf60e84695f5"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a72abdd6b0278c0f50c15897e9d41bdbd"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc6BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3e251b5fc711389f608f3e3aa3f9c639"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abb63e7e547df7dd87b8b0b75aba403be"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc7BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a18406c43dcd4abbabeb4188638c63de9"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga30426991418eceabcd110aa4d94acefd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7f81390bb89421a38e6d7c8beff0eec2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5b4a8d7fbfcb9c32793679c16ededa95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad20417eefc89e641458f433414cdb2f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS_SET_MSK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5e4ab04b8e2ad6d956a187c61be4eec2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS_CLR_MSK&#160;&#160;&#160;0xffffff80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga57b0330bc5706dba68139b8937d6f66b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa29bf48250f5e5d90ddc635763cf4f2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gafef2756b32f5bbdd475837590aa792f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad7a53356a7079971435a2dc5deecba1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad33a21692919ab6839870e8735fdf10e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga373686fc96b38ef6118c47c90172e14c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga55df8ffbe11067635be70660583f5d8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS_SET_MSK&#160;&#160;&#160;0x00007f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa9c7062d6ff8e8570d70b7fbb9e8ab5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS_CLR_MSK&#160;&#160;&#160;0xffff80ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaee9e4aed61cfc953b8795a0efd7c9aed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga254b9c1891c7de20abef05f780e41c0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad5d5e1c0c222641596ede1e3553530a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab67acc03c9153e10ac0f8454cda863a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1ee1fda3adc9536f8bf0e3287e979e9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaafdcd5f35eeb6b3402e7af82e07cdbbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9d873c6e26dd139a41424863b0b76536"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS_SET_MSK&#160;&#160;&#160;0x007f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7eb06f90af51ecd5c1345ae33602dbbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS_CLR_MSK&#160;&#160;&#160;0xff80ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac11988d05413127eeb5f612a9739c510"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf4d8d7f33050361946311efbc6d839e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4bff732701ca487e165d4e6c8a74bf70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga532c518e01d541484c237ae61878a734"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf04b952239f16bc2c2b5dbf51187ee79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaac6829eedc55473616c1fc02dbf6db26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga85a126783c4f3912e9eb3c4921085a4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS_SET_MSK&#160;&#160;&#160;0x7f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0d753cde98704c445d4f8f8cc50163fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS_CLR_MSK&#160;&#160;&#160;0x80ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaadcba2a4b92286f71e717b9eeb3c5944"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaae93dc8dab5624b5c0d62213ac6c2a76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0787999d8e1f539f1c8d74431a5fb0d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_NANDR_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2c1b0261240f97fa19b3301fee89d2f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_NANDR_WDATAECC1BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="gaecbd4ae6713e9571d09f4efc8e280ec5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_OFST&#160;&#160;&#160;0x70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_NANDR_WDATAECC1BUS</a> register from the beginning of the component. </p>

</div>
</div>
<a class="anchor" id="ga6c9a67384fb33bae947c669e1246baed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_WDATAECC1BUS_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#gaecbd4ae6713e9571d09f4efc8e280ec5">ALT_ECC_NANDR_WDATAECC1BUS_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_NANDR_WDATAECC1BUS</a> register. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gacf9abebba77c99da0d5b2e9ca8fd35c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_NANDR_WDATAECC1BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html#gacf9abebba77c99da0d5b2e9ca8fd35c1">ALT_ECC_NANDR_WDATAECC1BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_NANDR_WDATAECC1BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:39 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
