---
layout: default
title: "Введение в проектирование на языке Verilog"
---

# Список лекций

| #   | Слайды | Примеры | Руководства | Задания |
|:---:| -------| ------- | ----------- | ------- |
| 0   | [Вводная лекция](https://docs.google.com/presentation/d/1TqlFGqrBzD166VZrZCWKFIKIriF4yPpPZ9JoIRr6bsQ) | [00_inv](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/00_inv) | [Icarus Verilog](./2025/00_icarus.md)   | [00_signext](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/00_signext) |
| 1a  | [Комбинационная логика](https://docs.google.com/presentation/d/1SRWW4OXgNHcIN5JQXkJ2pnRrEnh4AqmwCOXpr1bb-u4)  | [01_mux](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/01_mux) <br> [01_enc4](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/01_enc4) <br> [01_dec4](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/01_dec4) | - | [01_mux4](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/01_mux4) <br> [01_alu](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/01_alu) <br> [01_cmp](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/01_cmp) |
| 1b  | [Вычисления с плавающей точкой](https://docs.google.com/presentation/d/1fE9bVMfvQbaPWVOoztV1VZW1FPAAsZQbV8X-apcAPBk) | - | - | [01_fp16](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/01_fp16) |
| 2   | [Последовательностная логика](https://docs.google.com/presentation/d/17AkWxNowVI5ReDU2E5dFpsEf1z1eiVMFoMP2PQ6a8Aw) | [02_reg_file](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/02_reg_file) <br> [02_clkdiv](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/02_clkdiv) <br> [02_cnt](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/02_cnt) <br> [02_fdre](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/02_fdre) | - | [02_clkdiv](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/02_clkdiv) <br> [02_lfsr](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/02_lfsr) <br> [02_shiftreg](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/02_shiftreg) <br> [02_rf_2r1w](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/02_rf_2r1w) <br> [02_fifo](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/02_fifo)|
| 3   | [FPGA Altera Cyclone IV и САПР Quartus](https://docs.google.com/presentation/d/1jZzJNerbKeT8XLfLw1XMgh0c8-clpV-wZfe6RsCt5o8) | [03_blink](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/03_blink) <br> [03_blink_pll](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/03_blink_pll) [03_bin_display](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/03_bin_display)| [Установка Quartus](./2025/01_quartus.md) <br> [Настройка USB-Blaster](./2025/02_blaster.md) | [03_hex_display](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/03_hex_display) <br> [03_rnd_hex](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/03_rnd_hex) <br> [03_timer](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/03_timer) |
| 4а  | [Конечные автоматы, многотактные вычисления](https://docs.google.com/presentation/d/1jijMmZYQkn_vrQKY3OLAicbjm2WcAzfECV3oQxOXsO8) | [04_mul](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/04_mul) <br> [04_fsm_cnt](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/04_fsm_cnt) <br> [04_fsm_mul](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/04_fsm_mul) <br> [04_div3](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/04_div3) | - | - |
| 4b  | Интерфейс UART | [04_uart_loop](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/04_uart_loop) <br> [04_uart_tx](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/examples/2025/04_uart_tx) | - | - |
| 5   | [RISC-V: архитектура, микроархитектура и имплементация](https://docs.google.com/presentation/d/18qmQJa9JLM1TAxX4z2vEbKHeQaVG4v-3wVEy8Pt5V-k) | - | - | [05_cpu](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/05_cpu) |
| 6   | [Конвейерные вычисления](https://docs.google.com/presentation/d/10LPWZqqwGkNW45AFo-a64QdzvaN9OXWRo5L_dI8OWbE) | - | - | [06_fp16pipe](https://github.com/viktor-prutyanov/drec-fpga-intro/tree/master/problems/2025/06_fp16pipe) |