<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v</a>
defines: 
time_elapsed: 1.824s
ram usage: 43884 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpak61e59c/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:1</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:1</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:1</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpak61e59c/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpak61e59c/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpak61e59c/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v</a>, line:1, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:87
       |vpiFullName:work@test
       |vpiStmt:
       \_sys_func_call: ($display), line:88
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:88
           |vpiConstType:6
           |vpiDecompile:&#34;add2_5 = %0f&#34;
           |vpiSize:14
           |STRING:&#34;add2_5 = %0f&#34;
         |vpiArgument:
         \_ref_obj: (add2_5), line:88
           |vpiName:add2_5
       |vpiStmt:
       \_if_stmt: , line:89
         |vpiCondition:
         \_operation: , line:89
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (add2_5), line:89
             |vpiName:add2_5
             |vpiFullName:work@test.add2_5
           |vpiOperand:
           \_func_call: (add2), line:89
             |vpiName:add2
             |vpiFunction:
             \_function: (add2), line:3
               |vpiName:add2
               |vpiFullName:work@test.add2
               |vpiReturn:
               \_int_var: , line:3
               |vpiIODecl:
               \_io_decl: (x)
                 |vpiName:x
                 |vpiDirection:1
                 |vpiExpr:
                 \_int_var: , line:3, parent:x
                   |vpiFullName:x
               |vpiStmt:
               \_begin: , line:4, parent:add2
                 |vpiFullName:work@test.add2
                 |vpiStmt:
                 \_assignment: , line:5
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (x), line:5
                     |vpiName:x
                     |vpiFullName:work@test.add2.x
                   |vpiRhs:
                   \_constant: , line:5
                     |vpiConstType:2
                     |vpiDecompile:2.0
                     |REAL:2.000000
                 |vpiStmt:
                 \_assignment: , line:6
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (add2), line:6
                     |vpiName:add2
                     |vpiFullName:work@test.add2.add2
                   |vpiRhs:
                   \_ref_obj: (x), line:6
                     |vpiName:x
                     |vpiFullName:work@test.add2.x
             |vpiArgument:
             \_constant: , line:89
               |vpiConstType:7
               |vpiDecompile:5
               |vpiSize:32
               |INT:5
         |vpiStmt:
         \_assignment: , line:89
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (failed), line:89
             |vpiName:failed
             |vpiFullName:work@test.failed
           |vpiRhs:
           \_constant: , line:89
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_if_stmt: , line:90
         |vpiCondition:
         \_operation: , line:90
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (add2_5), line:90
             |vpiName:add2_5
             |vpiFullName:work@test.add2_5
           |vpiOperand:
           \_constant: , line:90
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
         |vpiStmt:
         \_assignment: , line:90
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (failed), line:90
             |vpiName:failed
             |vpiFullName:work@test.failed
           |vpiRhs:
           \_constant: , line:90
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_sys_func_call: ($display), line:92
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:92
           |vpiConstType:6
           |vpiDecompile:&#34;sub2_5 = %0f&#34;
           |vpiSize:14
           |STRING:&#34;sub2_5 = %0f&#34;
         |vpiArgument:
         \_ref_obj: (sub2_5), line:92
           |vpiName:sub2_5
       |vpiStmt:
       \_if_stmt: , line:93
         |vpiCondition:
         \_operation: , line:93
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (sub2_5), line:93
             |vpiName:sub2_5
             |vpiFullName:work@test.sub2_5
           |vpiOperand:
           \_func_call: (sub2), line:93
             |vpiName:sub2
             |vpiFunction:
             \_function: (sub2), line:10
               |vpiName:sub2
               |vpiFullName:work@test.sub2
               |vpiReturn:
               \_int_var: , line:10
               |vpiIODecl:
               \_io_decl: (x)
                 |vpiName:x
                 |vpiDirection:1
                 |vpiExpr:
                 \_int_var: , line:10, parent:x
                   |vpiFullName:x
               |vpiStmt:
               \_begin: , line:11, parent:sub2
                 |vpiFullName:work@test.sub2
                 |vpiStmt:
                 \_assignment: , line:12
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (x), line:12
                     |vpiName:x
                     |vpiFullName:work@test.sub2.x
                   |vpiRhs:
                   \_constant: , line:12
                     |vpiConstType:2
                     |vpiDecompile:2.0
                     |REAL:2.000000
                 |vpiStmt:
                 \_assignment: , line:13
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (sub2), line:13
                     |vpiName:sub2
                     |vpiFullName:work@test.sub2.sub2
                   |vpiRhs:
                   \_ref_obj: (x), line:13
                     |vpiName:x
                     |vpiFullName:work@test.sub2.x
             |vpiArgument:
             \_constant: , line:93
               |vpiConstType:7
               |vpiDecompile:5
               |vpiSize:32
               |INT:5
         |vpiStmt:
         \_assignment: , line:93
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (failed), line:93
             |vpiName:failed
             |vpiFullName:work@test.failed
           |vpiRhs:
           \_constant: , line:93
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_if_stmt: , line:94
         |vpiCondition:
         \_operation: , line:94
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (sub2_5), line:94
             |vpiName:sub2_5
             |vpiFullName:work@test.sub2_5
           |vpiOperand:
           \_constant: , line:94
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiStmt:
         \_assignment: , line:94
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (failed), line:94
             |vpiName:failed
             |vpiFullName:work@test.failed
           |vpiRhs:
           \_constant: , line:94
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_sys_func_call: ($display), line:96
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:96
           |vpiConstType:6
           |vpiDecompile:&#34;mul2_5 = %0f&#34;
           |vpiSize:14
           |STRING:&#34;mul2_5 = %0f&#34;
         |vpiArgument:
         \_ref_obj: (mul2_5), line:96
           |vpiName:mul2_5
       |vpiStmt:
       \_if_stmt: , line:97
         |vpiCondition:
         \_operation: , line:97
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (mul2_5), line:97
             |vpiName:mul2_5
             |vpiFullName:work@test.mul2_5
           |vpiOperand:
           \_func_call: (mul2), line:97
             |vpiName:mul2
             |vpiFunction:
             \_function: (mul2), line:17
               |vpiName:mul2
               |vpiFullName:work@test.mul2
               |vpiReturn:
               \_int_var: , line:17
               |vpiIODecl:
               \_io_decl: (x)
                 |vpiName:x
                 |vpiDirection:1
                 |vpiExpr:
                 \_int_var: , line:17, parent:x
                   |vpiFullName:x
               |vpiStmt:
               \_begin: , line:18, parent:mul2
                 |vpiFullName:work@test.mul2
                 |vpiStmt:
                 \_assignment: , line:19
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (x), line:19
                     |vpiName:x
                     |vpiFullName:work@test.mul2.x
                   |vpiRhs:
                   \_constant: , line:19
                     |vpiConstType:2
                     |vpiDecompile:2.0
                     |REAL:2.000000
                 |vpiStmt:
                 \_assignment: , line:20
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (mul2), line:20
                     |vpiName:mul2
                     |vpiFullName:work@test.mul2.mul2
                   |vpiRhs:
                   \_ref_obj: (x), line:20
                     |vpiName:x
                     |vpiFullName:work@test.mul2.x
             |vpiArgument:
             \_constant: , line:97
               |vpiConstType:7
               |vpiDecompile:5
               |vpiSize:32
               |INT:5
         |vpiStmt:
         \_assignment: , line:97
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (failed), line:97
             |vpiName:failed
             |vpiFullName:work@test.failed
           |vpiRhs:
           \_constant: , line:97
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_if_stmt: , line:98
         |vpiCondition:
         \_operation: , line:98
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (mul2_5), line:98
             |vpiName:mul2_5
             |vpiFullName:work@test.mul2_5
           |vpiOperand:
           \_constant: , line:98
             |vpiConstType:7
             |vpiDecompile:10
             |vpiSize:32
             |INT:10
         |vpiStmt:
         \_assignment: , line:98
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (failed), line:98
             |vpiName:failed
             |vpiFullName:work@test.failed
           |vpiRhs:
           \_constant: , line:98
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_sys_func_call: ($display), line:100
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:100
           |vpiConstType:6
           |vpiDecompile:&#34;div2_5 = %0f&#34;
           |vpiSize:14
           |STRING:&#34;div2_5 = %0f&#34;
         |vpiArgument:
         \_ref_obj: (div2_5), line:100
           |vpiName:div2_5
       |vpiStmt:
       \_if_stmt: , line:101
         |vpiCondition:
         \_operation: , line:101
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (div2_5), line:101
             |vpiName:div2_5
             |vpiFullName:work@test.div2_5
           |vpiOperand:
           \_func_call: (div2), line:101
             |vpiName:div2
             |vpiFunction:
             \_function: (div2), line:24
               |vpiName:div2
               |vpiFullName:work@test.div2
               |vpiReturn:
               \_int_var: , line:24
               |vpiIODecl:
               \_io_decl: (x)
                 |vpiName:x
                 |vpiDirection:1
                 |vpiExpr:
                 \_int_var: , line:24, parent:x
                   |vpiFullName:x
               |vpiStmt:
               \_begin: , line:25, parent:div2
                 |vpiFullName:work@test.div2
                 |vpiStmt:
                 \_assignment: , line:26
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (x), line:26
                     |vpiName:x
                     |vpiFullName:work@test.div2.x
                   |vpiRhs:
                   \_constant: , line:26
                     |vpiConstType:2
                     |vpiDecompile:2.0
                     |REAL:2.000000
                 |vpiStmt:
                 \_assignment: , line:27
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (div2), line:27
                     |vpiName:div2
                     |vpiFullName:work@test.div2.div2
                   |vpiRhs:
                   \_ref_obj: (x), line:27
                     |vpiName:x
                     |vpiFullName:work@test.div2.x
             |vpiArgument:
             \_constant: , line:101
               |vpiConstType:7
               |vpiDecompile:5
               |vpiSize:32
               |INT:5
         |vpiStmt:
         \_assignment: , line:101
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (failed), line:101
             |vpiName:failed
             |vpiFullName:work@test.failed
           |vpiRhs:
           \_constant: , line:101
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_if_stmt: , line:102
         |vpiCondition:
         \_operation: , line:102
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (div2_5), line:102
             |vpiName:div2_5
             |vpiFullName:work@test.div2_5
           |vpiOperand:
           \_constant: , line:102
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
         |vpiStmt:
         \_assignment: , line:102
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (failed), line:102
             |vpiName:failed
             |vpiFullName:work@test.failed
           |vpiRhs:
           \_constant: , line:102
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_sys_func_call: ($display), line:104
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:104
           |vpiConstType:6
           |vpiDecompile:&#34;mod2_5 = %0f&#34;
           |vpiSize:14
           |STRING:&#34;mod2_5 = %0f&#34;
         |vpiArgument:
         \_ref_obj: (mod2_5), line:104
           |vpiName:mod2_5
       |vpiStmt:
       \_if_stmt: , line:105
         |vpiCondition:
         \_operation: , line:105
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (mod2_5), line:105
             |vpiName:mod2_5
             |vpiFullName:work@test.mod2_5
           |vpiOperand:
           \_func_call: (mod2), line:105
             |vpiName:mod2
             |vpiFunction:
             \_function: (mod2), line:31
               |vpiName:mod2
               |vpiFullName:work@test.mod2
               |vpiReturn:
               \_int_var: , line:31
               |vpiIODecl:
               \_io_decl: (x)
                 |vpiName:x
                 |vpiDirection:1
                 |vpiExpr:
                 \_int_var: , line:31, parent:x
                   |vpiFullName:x
               |vpiStmt:
               \_begin: , line:32, parent:mod2
                 |vpiFullName:work@test.mod2
                 |vpiStmt:
                 \_assignment: , line:33
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (x), line:33
                     |vpiName:x
                     |vpiFullName:work@test.mod2.x
                   |vpiRhs:
                   \_constant: , line:33
                     |vpiConstType:2
                     |vpiDecompile:2.0
                     |REAL:2.000000
                 |vpiStmt:
                 \_assignment: , line:34
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (mod2), line:34
                     |vpiName:mod2
                     |vpiFullName:work@test.mod2.mod2
                   |vpiRhs:
                   \_ref_obj: (x), line:34
                     |vpiName:x
                     |vpiFullName:work@test.mod2.x
             |vpiArgument:
             \_constant: , line:105
               |vpiConstType:7
               |vpiDecompile:5
               |vpiSize:32
               |INT:5
         |vpiStmt:
         \_assignment: , line:105
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (failed), line:105
             |vpiName:failed
             |vpiFullName:work@test.failed
           |vpiRhs:
           \_constant: , line:105
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_if_stmt: , line:106
         |vpiCondition:
         \_operation: , line:106
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (mod2_5), line:106
             |vpiName:mod2_5
             |vpiFullName:work@test.mod2_5
           |vpiOperand:
           \_constant: , line:106
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiStmt:
         \_assignment: , line:106
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (failed), line:106
             |vpiName:failed
             |vpiFullName:work@test.failed
           |vpiRhs:
           \_constant: , line:106
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_sys_func_call: ($display), line:108
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:108
           |vpiConstType:6
           |vpiDecompile:&#34;add3_5 = %0f&#34;
           |vpiSize:14
           |STRING:&#34;add3_5 = %0f&#34;
         |vpiArgument:
         \_ref_obj: (add3_5), line:108
           |vpiName:add3_5
       |vpiStmt:
       \_if_stmt: , line:109
         |vpiCondition:
         \_operation: , line:109
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (add3_5), line:109
             |vpiName:add3_5
             |vpiFullName:work@test.add3_5
           |vpiOperand:
           \_func_call: (add3), line:109
             |vpiName:add3
             |vpiFunction:
             \_function: (add3), line:44
               |vpiName:add3
               |vpiFullName:work@test.add3
               |vpiReturn:
               \_int_var: , line:44
               |vpiIODecl:
               \_io_decl: (x)
                 |vpiName:x
                 |vpiDirection:1
                 |vpiExpr:
                 \_int_var: , line:44, parent:x
                   |vpiFullName:x
               |vpiStmt:
               \_begin: , line:45, parent:add3
                 |vpiFullName:work@test.add3
                 |vpiStmt:
                 \_assignment: , line:46
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (add3), line:46
                     |vpiName:add3
                     |vpiFullName:work@test.add3.add3
                   |vpiRhs:
                   \_ref_obj: (x), line:46
                     |vpiName:x
                     |vpiFullName:work@test.add3.x
                 |vpiStmt:
                 \_assignment: , line:47
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (add3), line:47
                     |vpiName:add3
                     |vpiFullName:work@test.add3.add3
                   |vpiRhs:
                   \_constant: , line:47
                     |vpiConstType:2
                     |vpiDecompile:3.0
                     |REAL:3.000000
             |vpiArgument:
             \_constant: , line:109
               |vpiConstType:7
               |vpiDecompile:5
               |vpiSize:32
               |INT:5
         |vpiStmt:
         \_assignment: , line:109
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (failed), line:109
             |vpiName:failed
             |vpiFullName:work@test.failed
           |vpiRhs:
           \_constant: , line:109
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_if_stmt: , line:110
         |vpiCondition:
         \_operation: , line:110
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (add3_5), line:110
             |vpiName:add3_5
             |vpiFullName:work@test.add3_5
           |vpiOperand:
           \_constant: , line:110
             |vpiConstType:7
             |vpiDecompile:8
             |vpiSize:32
             |INT:8
         |vpiStmt:
         \_assignment: , line:110
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (failed), line:110
             |vpiName:failed
             |vpiFullName:work@test.failed
           |vpiRhs:
           \_constant: , line:110
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_sys_func_call: ($display), line:112
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:112
           |vpiConstType:6
           |vpiDecompile:&#34;sub3_5 = %0f&#34;
           |vpiSize:14
           |STRING:&#34;sub3_5 = %0f&#34;
         |vpiArgument:
         \_ref_obj: (sub3_5), line:112
           |vpiName:sub3_5
       |vpiStmt:
       \_if_stmt: , line:113
         |vpiCondition:
         \_operation: , line:113
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (sub3_5), line:113
             |vpiName:sub3_5
             |vpiFullName:work@test.sub3_5
           |vpiOperand:
           \_func_call: (sub3), line:113
             |vpiName:sub3
             |vpiFunction:
             \_function: (sub3), line:51
               |vpiName:sub3
               |vpiFullName:work@test.sub3
               |vpiReturn:
               \_int_var: , line:51
               |vpiIODecl:
               \_io_decl: (x)
                 |vpiName:x
                 |vpiDirection:1
                 |vpiExpr:
                 \_int_var: , line:51, parent:x
                   |vpiFullName:x
               |vpiStmt:
               \_begin: , line:52, parent:sub3
                 |vpiFullName:work@test.sub3
                 |vpiStmt:
                 \_assignment: , line:53
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (sub3), line:53
                     |vpiName:sub3
                     |vpiFullName:work@test.sub3.sub3
                   |vpiRhs:
                   \_ref_obj: (x), line:53
                     |vpiName:x
                     |vpiFullName:work@test.sub3.x
                 |vpiStmt:
                 \_assignment: , line:54
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (sub3), line:54
                     |vpiName:sub3
                     |vpiFullName:work@test.sub3.sub3
                   |vpiRhs:
                   \_constant: , line:54
                     |vpiConstType:2
                     |vpiDecompile:3.0
                     |REAL:3.000000
             |vpiArgument:
             \_constant: , line:113
               |vpiConstType:7
               |vpiDecompile:5
               |vpiSize:32
               |INT:5
         |vpiStmt:
         \_assignment: , line:113
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (failed), line:113
             |vpiName:failed
             |vpiFullName:work@test.failed
           |vpiRhs:
           \_constant: , line:113
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_if_stmt: , line:114
         |vpiCondition:
         \_operation: , line:114
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (sub3_5), line:114
             |vpiName:sub3_5
             |vpiFullName:work@test.sub3_5
           |vpiOperand:
           \_constant: , line:114
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
         |vpiStmt:
         \_assignment: , line:114
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (failed), line:114
             |vpiName:failed
             |vpiFullName:work@test.failed
           |vpiRhs:
           \_constant: , line:114
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_sys_func_call: ($display), line:116
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:116
           |vpiConstType:6
           |vpiDecompile:&#34;mul3_5 = %0f&#34;
           |vpiSize:14
           |STRING:&#34;mul3_5 = %0f&#34;
         |vpiArgument:
         \_ref_obj: (mul3_5), line:116
           |vpiName:mul3_5
       |vpiStmt:
       \_if_stmt: , line:117
         |vpiCondition:
         \_operation: , line:117
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (mul3_5), line:117
             |vpiName:mul3_5
             |vpiFullName:work@test.mul3_5
           |vpiOperand:
           \_func_call: (mul3), line:117
             |vpiName:mul3
             |vpiFunction:
             \_function: (mul3), line:58
               |vpiName:mul3
               |vpiFullName:work@test.mul3
               |vpiReturn:
               \_int_var: , line:58
               |vpiIODecl:
               \_io_decl: (x)
                 |vpiName:x
                 |vpiDirection:1
                 |vpiExpr:
                 \_int_var: , line:58, parent:x
                   |vpiFullName:x
               |vpiStmt:
               \_begin: , line:59, parent:mul3
                 |vpiFullName:work@test.mul3
                 |vpiStmt:
                 \_assignment: , line:60
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (mul3), line:60
                     |vpiName:mul3
                     |vpiFullName:work@test.mul3.mul3
                   |vpiRhs:
                   \_ref_obj: (x), line:60
                     |vpiName:x
                     |vpiFullName:work@test.mul3.x
                 |vpiStmt:
                 \_assignment: , line:61
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (mul3), line:61
                     |vpiName:mul3
                     |vpiFullName:work@test.mul3.mul3
                   |vpiRhs:
                   \_constant: , line:61
                     |vpiConstType:2
                     |vpiDecompile:3.0
                     |REAL:3.000000
             |vpiArgument:
             \_constant: , line:117
               |vpiConstType:7
               |vpiDecompile:5
               |vpiSize:32
               |INT:5
         |vpiStmt:
         \_assignment: , line:117
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (failed), line:117
             |vpiName:failed
             |vpiFullName:work@test.failed
           |vpiRhs:
           \_constant: , line:117
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_if_stmt: , line:118
         |vpiCondition:
         \_operation: , line:118
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (mul3_5), line:118
             |vpiName:mul3_5
             |vpiFullName:work@test.mul3_5
           |vpiOperand:
           \_constant: , line:118
             |vpiConstType:7
             |vpiDecompile:15
             |vpiSize:32
             |INT:15
         |vpiStmt:
         \_assignment: , line:118
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (failed), line:118
             |vpiName:failed
             |vpiFullName:work@test.failed
           |vpiRhs:
           \_constant: , line:118
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_sys_func_call: ($display), line:120
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:120
           |vpiConstType:6
           |vpiDecompile:&#34;div3_5 = %0f&#34;
           |vpiSize:14
           |STRING:&#34;div3_5 = %0f&#34;
         |vpiArgument:
         \_ref_obj: (div3_5), line:120
           |vpiName:div3_5
       |vpiStmt:
       \_if_stmt: , line:121
         |vpiCondition:
         \_operation: , line:121
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (div3_5), line:121
             |vpiName:div3_5
             |vpiFullName:work@test.div3_5
           |vpiOperand:
           \_func_call: (div3), line:121
             |vpiName:div3
             |vpiFunction:
             \_function: (div3), line:65
               |vpiName:div3
               |vpiFullName:work@test.div3
               |vpiReturn:
               \_int_var: , line:65
               |vpiIODecl:
               \_io_decl: (x)
                 |vpiName:x
                 |vpiDirection:1
                 |vpiExpr:
                 \_int_var: , line:65, parent:x
                   |vpiFullName:x
               |vpiStmt:
               \_begin: , line:66, parent:div3
                 |vpiFullName:work@test.div3
                 |vpiStmt:
                 \_assignment: , line:67
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (div3), line:67
                     |vpiName:div3
                     |vpiFullName:work@test.div3.div3
                   |vpiRhs:
                   \_ref_obj: (x), line:67
                     |vpiName:x
                     |vpiFullName:work@test.div3.x
                 |vpiStmt:
                 \_assignment: , line:68
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (div3), line:68
                     |vpiName:div3
                     |vpiFullName:work@test.div3.div3
                   |vpiRhs:
                   \_constant: , line:68
                     |vpiConstType:2
                     |vpiDecompile:3.0
                     |REAL:3.000000
             |vpiArgument:
             \_constant: , line:121
               |vpiConstType:7
               |vpiDecompile:5
               |vpiSize:32
               |INT:5
         |vpiStmt:
         \_assignment: , line:121
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (failed), line:121
             |vpiName:failed
             |vpiFullName:work@test.failed
           |vpiRhs:
           \_constant: , line:121
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_if_stmt: , line:122
         |vpiCondition:
         \_operation: , line:122
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (div3_5), line:122
             |vpiName:div3_5
             |vpiFullName:work@test.div3_5
           |vpiOperand:
           \_constant: , line:122
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiStmt:
         \_assignment: , line:122
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (failed), line:122
             |vpiName:failed
             |vpiFullName:work@test.failed
           |vpiRhs:
           \_constant: , line:122
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_sys_func_call: ($display), line:124
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:124
           |vpiConstType:6
           |vpiDecompile:&#34;mod3_5 = %0f&#34;
           |vpiSize:14
           |STRING:&#34;mod3_5 = %0f&#34;
         |vpiArgument:
         \_ref_obj: (mod3_5), line:124
           |vpiName:mod3_5
       |vpiStmt:
       \_if_stmt: , line:125
         |vpiCondition:
         \_operation: , line:125
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (mod3_5), line:125
             |vpiName:mod3_5
             |vpiFullName:work@test.mod3_5
           |vpiOperand:
           \_func_call: (mod3), line:125
             |vpiName:mod3
             |vpiFunction:
             \_function: (mod3), line:72
               |vpiName:mod3
               |vpiFullName:work@test.mod3
               |vpiReturn:
               \_int_var: , line:72
               |vpiIODecl:
               \_io_decl: (x)
                 |vpiName:x
                 |vpiDirection:1
                 |vpiExpr:
                 \_int_var: , line:72, parent:x
                   |vpiFullName:x
               |vpiStmt:
               \_begin: , line:73, parent:mod3
                 |vpiFullName:work@test.mod3
                 |vpiStmt:
                 \_assignment: , line:74
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (mod3), line:74
                     |vpiName:mod3
                     |vpiFullName:work@test.mod3.mod3
                   |vpiRhs:
                   \_ref_obj: (x), line:74
                     |vpiName:x
                     |vpiFullName:work@test.mod3.x
                 |vpiStmt:
                 \_assignment: , line:75
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (mod3), line:75
                     |vpiName:mod3
                     |vpiFullName:work@test.mod3.mod3
                   |vpiRhs:
                   \_constant: , line:75
                     |vpiConstType:2
                     |vpiDecompile:3.0
                     |REAL:3.000000
             |vpiArgument:
             \_constant: , line:125
               |vpiConstType:7
               |vpiDecompile:5
               |vpiSize:32
               |INT:5
         |vpiStmt:
         \_assignment: , line:125
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (failed), line:125
             |vpiName:failed
             |vpiFullName:work@test.failed
           |vpiRhs:
           \_constant: , line:125
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_if_stmt: , line:126
         |vpiCondition:
         \_operation: , line:126
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (mod3_5), line:126
             |vpiName:mod3_5
             |vpiFullName:work@test.mod3_5
           |vpiOperand:
           \_constant: , line:126
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
         |vpiStmt:
         \_assignment: , line:126
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (failed), line:126
             |vpiName:failed
             |vpiFullName:work@test.failed
           |vpiRhs:
           \_constant: , line:126
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_if_else: , line:128
         |vpiCondition:
         \_ref_obj: (failed), line:128
           |vpiName:failed
           |vpiFullName:work@test.failed
         |vpiStmt:
         \_sys_func_call: ($display), line:129
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:129
             |vpiConstType:6
             |vpiDecompile:&#34;FAILED&#34;
             |vpiSize:8
             |STRING:&#34;FAILED&#34;
         |vpiElseStmt:
         \_sys_func_call: ($display), line:131
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:131
             |vpiConstType:6
             |vpiDecompile:&#34;PASSED&#34;
             |vpiSize:8
             |STRING:&#34;PASSED&#34;
   |vpiTaskFunc:
   \_function: (add2), line:3
   |vpiTaskFunc:
   \_function: (sub2), line:10
   |vpiTaskFunc:
   \_function: (mul2), line:17
   |vpiTaskFunc:
   \_function: (div2), line:24
   |vpiTaskFunc:
   \_function: (mod2), line:31
   |vpiTaskFunc:
   \_function: (add3), line:44
   |vpiTaskFunc:
   \_function: (sub3), line:51
   |vpiTaskFunc:
   \_function: (mul3), line:58
   |vpiTaskFunc:
   \_function: (div3), line:65
   |vpiTaskFunc:
   \_function: (mod3), line:72
   |vpiNet:
   \_logic_net: (failed), line:85
     |vpiName:failed
     |vpiFullName:work@test.failed
     |vpiNetType:48
   |vpiParamAssign:
   \_param_assign: , line:38
     |vpiRhs:
     \_sys_func_call: ($@@BAD_SYMBOL@@), line:38
       |vpiName:$@@BAD_SYMBOL@@
     |vpiLhs:
     \_parameter: (add2_5), line:38
       |vpiName:add2_5
       |vpiLocalParam:1
   |vpiParamAssign:
   \_param_assign: , line:39
     |vpiRhs:
     \_sys_func_call: ($@@BAD_SYMBOL@@), line:39
       |vpiName:$@@BAD_SYMBOL@@
     |vpiLhs:
     \_parameter: (sub2_5), line:39
       |vpiName:sub2_5
       |vpiLocalParam:1
   |vpiParamAssign:
   \_param_assign: , line:40
     |vpiRhs:
     \_sys_func_call: ($@@BAD_SYMBOL@@), line:40
       |vpiName:$@@BAD_SYMBOL@@
     |vpiLhs:
     \_parameter: (mul2_5), line:40
       |vpiName:mul2_5
       |vpiLocalParam:1
   |vpiParamAssign:
   \_param_assign: , line:41
     |vpiRhs:
     \_sys_func_call: ($@@BAD_SYMBOL@@), line:41
       |vpiName:$@@BAD_SYMBOL@@
     |vpiLhs:
     \_parameter: (div2_5), line:41
       |vpiName:div2_5
       |vpiLocalParam:1
   |vpiParamAssign:
   \_param_assign: , line:42
     |vpiRhs:
     \_sys_func_call: ($@@BAD_SYMBOL@@), line:42
       |vpiName:$@@BAD_SYMBOL@@
     |vpiLhs:
     \_parameter: (mod2_5), line:42
       |vpiName:mod2_5
       |vpiLocalParam:1
   |vpiParamAssign:
   \_param_assign: , line:79
     |vpiRhs:
     \_sys_func_call: ($@@BAD_SYMBOL@@), line:79
       |vpiName:$@@BAD_SYMBOL@@
     |vpiLhs:
     \_parameter: (add3_5), line:79
       |vpiName:add3_5
       |vpiLocalParam:1
   |vpiParamAssign:
   \_param_assign: , line:80
     |vpiRhs:
     \_sys_func_call: ($@@BAD_SYMBOL@@), line:80
       |vpiName:$@@BAD_SYMBOL@@
     |vpiLhs:
     \_parameter: (sub3_5), line:80
       |vpiName:sub3_5
       |vpiLocalParam:1
   |vpiParamAssign:
   \_param_assign: , line:81
     |vpiRhs:
     \_sys_func_call: ($@@BAD_SYMBOL@@), line:81
       |vpiName:$@@BAD_SYMBOL@@
     |vpiLhs:
     \_parameter: (mul3_5), line:81
       |vpiName:mul3_5
       |vpiLocalParam:1
   |vpiParamAssign:
   \_param_assign: , line:82
     |vpiRhs:
     \_sys_func_call: ($@@BAD_SYMBOL@@), line:82
       |vpiName:$@@BAD_SYMBOL@@
     |vpiLhs:
     \_parameter: (div3_5), line:82
       |vpiName:div3_5
       |vpiLocalParam:1
   |vpiParamAssign:
   \_param_assign: , line:83
     |vpiRhs:
     \_sys_func_call: ($@@BAD_SYMBOL@@), line:83
       |vpiName:$@@BAD_SYMBOL@@
     |vpiLhs:
     \_parameter: (mod3_5), line:83
       |vpiName:mod3_5
       |vpiLocalParam:1
   |vpiParameter:
   \_parameter: (add2_5), line:38
   |vpiParameter:
   \_parameter: (sub2_5), line:39
   |vpiParameter:
   \_parameter: (mul2_5), line:40
   |vpiParameter:
   \_parameter: (div2_5), line:41
   |vpiParameter:
   \_parameter: (mod2_5), line:42
   |vpiParameter:
   \_parameter: (add3_5), line:79
   |vpiParameter:
   \_parameter: (sub3_5), line:80
   |vpiParameter:
   \_parameter: (mul3_5), line:81
   |vpiParameter:
   \_parameter: (div3_5), line:82
   |vpiParameter:
   \_parameter: (mod3_5), line:83
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v</a>, line:1
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiNet:
   \_logic_net: (failed), line:85, parent:work@test
     |vpiName:failed
     |vpiFullName:work@test.failed
     |vpiNetType:48
   |vpiParameter:
   \_parameter: (add2_5), line:38
     |vpiName:add2_5
     |INT:0
   |vpiParameter:
   \_parameter: (add3_5), line:79
     |vpiName:add3_5
     |INT:0
   |vpiParameter:
   \_parameter: (div2_5), line:41
     |vpiName:div2_5
     |INT:0
   |vpiParameter:
   \_parameter: (div3_5), line:82
     |vpiName:div3_5
     |INT:0
   |vpiParameter:
   \_parameter: (mod2_5), line:42
     |vpiName:mod2_5
     |INT:0
   |vpiParameter:
   \_parameter: (mod3_5), line:83
     |vpiName:mod3_5
     |INT:0
   |vpiParameter:
   \_parameter: (mul2_5), line:40
     |vpiName:mul2_5
     |INT:0
   |vpiParameter:
   \_parameter: (mul3_5), line:81
     |vpiName:mul3_5
     |INT:0
   |vpiParameter:
   \_parameter: (sub2_5), line:39
     |vpiName:sub2_5
     |INT:0
   |vpiParameter:
   \_parameter: (sub3_5), line:80
     |vpiName:sub3_5
     |INT:0
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \add2_5 of type 41
Object: \add3_5 of type 41
Object: \div2_5 of type 41
Object: \div3_5 of type 41
Object: \mod2_5 of type 41
Object: \mod3_5 of type 41
Object: \mul2_5 of type 41
Object: \mul3_5 of type 41
Object: \sub2_5 of type 41
Object: \sub3_5 of type 41
Object: \failed of type 36
Object: \work_test of type 32
Object:  of type 24
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \add2_5 of type 608
Object:  of type 22
Object:  of type 39
Object: \add2_5 of type 608
Object: \add2 of type 19
Object:  of type 7
Object:  of type 3
Object: \failed of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \add2_5 of type 608
Object:  of type 7
Object:  of type 3
Object: \failed of type 608
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \sub2_5 of type 608
Object:  of type 22
Object:  of type 39
Object: \sub2_5 of type 608
Object: \sub2 of type 19
Object:  of type 7
Object:  of type 3
Object: \failed of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \sub2_5 of type 608
Object:  of type 7
Object:  of type 3
Object: \failed of type 608
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \mul2_5 of type 608
Object:  of type 22
Object:  of type 39
Object: \mul2_5 of type 608
Object: \mul2 of type 19
Object:  of type 7
Object:  of type 3
Object: \failed of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \mul2_5 of type 608
Object:  of type 7
Object:  of type 3
Object: \failed of type 608
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \div2_5 of type 608
Object:  of type 22
Object:  of type 39
Object: \div2_5 of type 608
Object: \div2 of type 19
Object:  of type 7
Object:  of type 3
Object: \failed of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \div2_5 of type 608
Object:  of type 7
Object:  of type 3
Object: \failed of type 608
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \mod2_5 of type 608
Object:  of type 22
Object:  of type 39
Object: \mod2_5 of type 608
Object: \mod2 of type 19
Object:  of type 7
Object:  of type 3
Object: \failed of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \mod2_5 of type 608
Object:  of type 7
Object:  of type 3
Object: \failed of type 608
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \add3_5 of type 608
Object:  of type 22
Object:  of type 39
Object: \add3_5 of type 608
Object: \add3 of type 19
Object:  of type 7
Object:  of type 3
Object: \failed of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \add3_5 of type 608
Object:  of type 7
Object:  of type 3
Object: \failed of type 608
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \sub3_5 of type 608
Object:  of type 22
Object:  of type 39
Object: \sub3_5 of type 608
Object: \sub3 of type 19
Object:  of type 7
Object:  of type 3
Object: \failed of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \sub3_5 of type 608
Object:  of type 7
Object:  of type 3
Object: \failed of type 608
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \mul3_5 of type 608
Object:  of type 22
Object:  of type 39
Object: \mul3_5 of type 608
Object: \mul3 of type 19
Object:  of type 7
Object:  of type 3
Object: \failed of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \mul3_5 of type 608
Object:  of type 7
Object:  of type 3
Object: \failed of type 608
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \div3_5 of type 608
Object:  of type 22
Object:  of type 39
Object: \div3_5 of type 608
Object: \div3 of type 19
Object:  of type 7
Object:  of type 3
Object: \failed of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \div3_5 of type 608
Object:  of type 7
Object:  of type 3
Object: \failed of type 608
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \mod3_5 of type 608
Object:  of type 22
Object:  of type 39
Object: \mod3_5 of type 608
Object: \mod3 of type 19
Object:  of type 7
Object:  of type 3
Object: \failed of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \mod3_5 of type 608
Object:  of type 7
Object:  of type 3
Object: \failed of type 608
Object:  of type 7
Object:  of type 23
Object: \failed of type 608
Object: \$display of type 56
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \add2_5 of type 41
Object: \sub2_5 of type 41
Object: \mul2_5 of type 41
Object: \div2_5 of type 41
Object: \mod2_5 of type 41
Object: \add3_5 of type 41
Object: \sub3_5 of type 41
Object: \mul3_5 of type 41
Object: \div3_5 of type 41
Object: \mod3_5 of type 41
Object:  of type 40
Object: \add2_5 of type 41
Object: \$__BAD_SYMBOL__ of type 56
Object:  of type 40
Object: \sub2_5 of type 41
Object: \$__BAD_SYMBOL__ of type 56
Object:  of type 40
Object: \mul2_5 of type 41
Object: \$__BAD_SYMBOL__ of type 56
Object:  of type 40
Object: \div2_5 of type 41
Object: \$__BAD_SYMBOL__ of type 56
Object:  of type 40
Object: \mod2_5 of type 41
Object: \$__BAD_SYMBOL__ of type 56
Object:  of type 40
Object: \add3_5 of type 41
Object: \$__BAD_SYMBOL__ of type 56
Object:  of type 40
Object: \sub3_5 of type 41
Object: \$__BAD_SYMBOL__ of type 56
Object:  of type 40
Object: \mul3_5 of type 41
Object: \$__BAD_SYMBOL__ of type 56
Object:  of type 40
Object: \div3_5 of type 41
Object: \$__BAD_SYMBOL__ of type 56
Object:  of type 40
Object: \mod3_5 of type 41
Object: \$__BAD_SYMBOL__ of type 56
Object: \failed of type 36
Object: \add2 of type 20
Object:  of type 612
Object:  of type 4
Object:  of type 3
Object: \x of type 608
Object:  of type 7
Object:  of type 3
Object: \add2 of type 608
Object: \x of type 608
Object: \x of type 28
Object: \sub2 of type 20
Object:  of type 612
Object:  of type 4
Object:  of type 3
Object: \x of type 608
Object:  of type 7
Object:  of type 3
Object: \sub2 of type 608
Object: \x of type 608
Object: \x of type 28
Object: \mul2 of type 20
Object:  of type 612
Object:  of type 4
Object:  of type 3
Object: \x of type 608
Object:  of type 7
Object:  of type 3
Object: \mul2 of type 608
Object: \x of type 608
Object: \x of type 28
Object: \div2 of type 20
Object:  of type 612
Object:  of type 4
Object:  of type 3
Object: \x of type 608
Object:  of type 7
Object:  of type 3
Object: \div2 of type 608
Object: \x of type 608
Object: \x of type 28
Object: \mod2 of type 20
Object:  of type 612
Object:  of type 4
Object:  of type 3
Object: \x of type 608
Object:  of type 7
Object:  of type 3
Object: \mod2 of type 608
Object: \x of type 608
Object: \x of type 28
Object: \add3 of type 20
Object:  of type 612
Object:  of type 4
Object:  of type 3
Object: \add3 of type 608
Object: \x of type 608
Object:  of type 3
Object: \add3 of type 608
Object:  of type 7
Object: \x of type 28
Object: \sub3 of type 20
Object:  of type 612
Object:  of type 4
Object:  of type 3
Object: \sub3 of type 608
Object: \x of type 608
Object:  of type 3
Object: \sub3 of type 608
Object:  of type 7
Object: \x of type 28
Object: \mul3 of type 20
Object:  of type 612
Object:  of type 4
Object:  of type 3
Object: \mul3 of type 608
Object: \x of type 608
Object:  of type 3
Object: \mul3 of type 608
Object:  of type 7
Object: \x of type 28
Object: \div3 of type 20
Object:  of type 612
Object:  of type 4
Object:  of type 3
Object: \div3 of type 608
Object: \x of type 608
Object:  of type 3
Object: \div3 of type 608
Object:  of type 7
Object: \x of type 28
Object: \mod3 of type 20
Object:  of type 612
Object:  of type 4
Object:  of type 3
Object: \mod3 of type 608
Object: \x of type 608
Object:  of type 3
Object: \mod3 of type 608
Object:  of type 7
Object: \x of type 28
Object: \builtin of type 600
Generating RTLIL representation for module `\work_test&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2186590] str=&#39;\work_test&#39;
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:38</a>.0-38.0&gt; [0x2187170] str=&#39;\add2_5&#39;
        AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:38</a>.0-38.0&gt; [0x2188800] str=&#39;\$__BAD_SYMBOL__&#39;
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-79" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:79</a>.0-79.0&gt; [0x2188550] str=&#39;\add3_5&#39;
        AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-79" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:79</a>.0-79.0&gt; [0x21876e0] str=&#39;\$__BAD_SYMBOL__&#39;
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-41" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:41</a>.0-41.0&gt; [0x21874b0] str=&#39;\div2_5&#39;
        AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-41" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:41</a>.0-41.0&gt; [0x2186890] str=&#39;\$__BAD_SYMBOL__&#39;
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-82" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:82</a>.0-82.0&gt; [0x2186e30] str=&#39;\div3_5&#39;
        AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-82" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:82</a>.0-82.0&gt; [0x21b4b80] str=&#39;\$__BAD_SYMBOL__&#39;
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-42" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:42</a>.0-42.0&gt; [0x2188430] str=&#39;\mod2_5&#39;
        AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-42" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:42</a>.0-42.0&gt; [0x2187ab0] str=&#39;\$__BAD_SYMBOL__&#39;
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-83" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:83</a>.0-83.0&gt; [0x2186cf0] str=&#39;\mod3_5&#39;
        AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-83" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:83</a>.0-83.0&gt; [0x21b4ca0] str=&#39;\$__BAD_SYMBOL__&#39;
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:40</a>.0-40.0&gt; [0x2186a60] str=&#39;\mul2_5&#39;
        AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:40</a>.0-40.0&gt; [0x2187390] str=&#39;\$__BAD_SYMBOL__&#39;
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-81" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:81</a>.0-81.0&gt; [0x2187ed0] str=&#39;\mul3_5&#39;
        AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-81" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:81</a>.0-81.0&gt; [0x21b4a60] str=&#39;\$__BAD_SYMBOL__&#39;
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:39</a>.0-39.0&gt; [0x2188920] str=&#39;\sub2_5&#39;
        AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:39</a>.0-39.0&gt; [0x21b4940] str=&#39;\$__BAD_SYMBOL__&#39;
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-80" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:80</a>.0-80.0&gt; [0x2187db0] str=&#39;\sub3_5&#39;
        AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-80" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:80</a>.0-80.0&gt; [0x21880f0] str=&#39;\$__BAD_SYMBOL__&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-85" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:85</a>.0-85.0&gt; [0x2188b40] str=&#39;\failed&#39; reg
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2188de0]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-87" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:87</a>.0-87.0&gt; [0x2188fe0]
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-88" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:88</a>.0-88.0&gt; [0x2189370] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-88" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:88</a>.0-88.0&gt; [0x21899f0] str=&#39;&#34;add2_5 = %0f&#34;&#39; bits=&#39;0010001001100001011001000110010000110010010111110011010100100000001111010010000000100101001100000110011000100010&#39;(112) range=[111:0] int=623928866
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-88" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:88</a>.0-88.0&gt; [0x2189760] str=&#39;\add2_5&#39;
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-89" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:89</a>.0-89.0&gt; [0x2189d30]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2189e50]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-89" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:89</a>.0-89.0&gt; [0x2189f70]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x218a0f0]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x218a210]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-89" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:89</a>.0-89.0&gt; [0x218a530] str=&#39;\add2_5&#39;
                    AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-89" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:89</a>.0-89.0&gt; [0x218a880] str=&#39;\add2&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-89" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:89</a>.0-89.0&gt; [0x218ad20] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x218ab50]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x218af10] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2199100]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-89" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:89</a>.0-89.0&gt; [0x2198ec0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-89" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:89</a>.0-89.0&gt; [0x2198fe0] str=&#39;\failed&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-89" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:89</a>.0-89.0&gt; [0x2199280] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-90" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:90</a>.0-90.0&gt; [0x2199440]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2199560]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-90" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:90</a>.0-90.0&gt; [0x2199680]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2199800]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2199920]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-90" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:90</a>.0-90.0&gt; [0x2199aa0] str=&#39;\add2_5&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-90" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:90</a>.0-90.0&gt; [0x2199de0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2199ca0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2199fa0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219a3e0]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-90" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:90</a>.0-90.0&gt; [0x219a0c0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-90" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:90</a>.0-90.0&gt; [0x219a1e0] str=&#39;\failed&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-90" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:90</a>.0-90.0&gt; [0x219a520] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-92" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:92</a>.0-92.0&gt; [0x219a6e0] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-92" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:92</a>.0-92.0&gt; [0x219a9a0] str=&#39;&#34;sub2_5 = %0f&#34;&#39; bits=&#39;0010001001110011011101010110001000110010010111110011010100100000001111010010000000100101001100000110011000100010&#39;(112) range=[111:0] int=623928866
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-92" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:92</a>.0-92.0&gt; [0x219a800] str=&#39;\sub2_5&#39;
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-93" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:93</a>.0-93.0&gt; [0x219ac20]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219ad40]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-93" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:93</a>.0-93.0&gt; [0x219ae60]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219afe0]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219b100]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-93" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:93</a>.0-93.0&gt; [0x219b280] str=&#39;\sub2_5&#39;
                    AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-93" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:93</a>.0-93.0&gt; [0x219b480] str=&#39;\sub2&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-93" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:93</a>.0-93.0&gt; [0x219b7a0] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219b600]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219b960] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219bd80]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-93" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:93</a>.0-93.0&gt; [0x219ba80]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-93" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:93</a>.0-93.0&gt; [0x219bba0] str=&#39;\failed&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-93" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:93</a>.0-93.0&gt; [0x219bea0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-94" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:94</a>.0-94.0&gt; [0x219c0b0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219c1d0]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-94" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:94</a>.0-94.0&gt; [0x219c2f0]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219c470]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219c590]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-94" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:94</a>.0-94.0&gt; [0x219c710] str=&#39;\sub2_5&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-94" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:94</a>.0-94.0&gt; [0x219ca50] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219c910]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219cc10] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219d050]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-94" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:94</a>.0-94.0&gt; [0x219cd30]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-94" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:94</a>.0-94.0&gt; [0x219ce50] str=&#39;\failed&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-94" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:94</a>.0-94.0&gt; [0x219d190] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-96" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:96</a>.0-96.0&gt; [0x219d350] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-96" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:96</a>.0-96.0&gt; [0x219d630] str=&#39;&#34;mul2_5 = %0f&#34;&#39; bits=&#39;0010001001101101011101010110110000110010010111110011010100100000001111010010000000100101001100000110011000100010&#39;(112) range=[111:0] int=623928866
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-96" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:96</a>.0-96.0&gt; [0x219d470] str=&#39;\mul2_5&#39;
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-97" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:97</a>.0-97.0&gt; [0x219d8b0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219d9d0]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-97" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:97</a>.0-97.0&gt; [0x219daf0]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219dc70]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219dd90]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-97" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:97</a>.0-97.0&gt; [0x219df10] str=&#39;\mul2_5&#39;
                    AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-97" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:97</a>.0-97.0&gt; [0x219e110] str=&#39;\mul2&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-97" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:97</a>.0-97.0&gt; [0x219e430] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219e290]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219e5f0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219ea10]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-97" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:97</a>.0-97.0&gt; [0x219e710]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-97" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:97</a>.0-97.0&gt; [0x219e830] str=&#39;\failed&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-97" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:97</a>.0-97.0&gt; [0x219eb30] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-98" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:98</a>.0-98.0&gt; [0x219ecf0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219ee10]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-98" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:98</a>.0-98.0&gt; [0x219ef30]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219f0b0]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219f1d0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-98" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:98</a>.0-98.0&gt; [0x219f350] str=&#39;\mul2_5&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-98" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:98</a>.0-98.0&gt; [0x219f690] bits=&#39;00000000000000000000000000001010&#39;(32) range=[31:0] int=10
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219f550]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219f850] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219fc90]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-98" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:98</a>.0-98.0&gt; [0x219f970]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-98" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:98</a>.0-98.0&gt; [0x219fa90] str=&#39;\failed&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-98" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:98</a>.0-98.0&gt; [0x219fdd0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-100" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:100</a>.0-100.0&gt; [0x21a0020] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-100" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:100</a>.0-100.0&gt; [0x21a0300] str=&#39;&#34;div2_5 = %0f&#34;&#39; bits=&#39;0010001001100100011010010111011000110010010111110011010100100000001111010010000000100101001100000110011000100010&#39;(112) range=[111:0] int=623928866
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-100" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:100</a>.0-100.0&gt; [0x21a0140] str=&#39;\div2_5&#39;
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-101" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:101</a>.0-101.0&gt; [0x21a0580]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a06a0]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-101" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:101</a>.0-101.0&gt; [0x21a07c0]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a0940]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a0a60]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-101" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:101</a>.0-101.0&gt; [0x21a0be0] str=&#39;\div2_5&#39;
                    AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-101" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:101</a>.0-101.0&gt; [0x21a0de0] str=&#39;\div2&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-101" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:101</a>.0-101.0&gt; [0x21a1100] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a0f60]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a12c0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a16e0]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-101" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:101</a>.0-101.0&gt; [0x21a13e0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-101" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:101</a>.0-101.0&gt; [0x21a1500] str=&#39;\failed&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-101" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:101</a>.0-101.0&gt; [0x21a1800] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-102" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:102</a>.0-102.0&gt; [0x21a19c0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a1ae0]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-102" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:102</a>.0-102.0&gt; [0x21a1c00]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a1d80]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a1ea0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-102" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:102</a>.0-102.0&gt; [0x21a2020] str=&#39;\div2_5&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-102" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:102</a>.0-102.0&gt; [0x21a2360] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a2220]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a2520] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a2960]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-102" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:102</a>.0-102.0&gt; [0x21a2640]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-102" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:102</a>.0-102.0&gt; [0x21a2760] str=&#39;\failed&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-102" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:102</a>.0-102.0&gt; [0x21a2aa0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-104" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:104</a>.0-104.0&gt; [0x21a2c60] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-104" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:104</a>.0-104.0&gt; [0x21a2f40] str=&#39;&#34;mod2_5 = %0f&#34;&#39; bits=&#39;0010001001101101011011110110010000110010010111110011010100100000001111010010000000100101001100000110011000100010&#39;(112) range=[111:0] int=623928866
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-104" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:104</a>.0-104.0&gt; [0x21a2d80] str=&#39;\mod2_5&#39;
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-105" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:105</a>.0-105.0&gt; [0x21a31c0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a32e0]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-105" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:105</a>.0-105.0&gt; [0x21a3400]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a3580]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a36a0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-105" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:105</a>.0-105.0&gt; [0x21a3820] str=&#39;\mod2_5&#39;
                    AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-105" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:105</a>.0-105.0&gt; [0x21a3a20] str=&#39;\mod2&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-105" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:105</a>.0-105.0&gt; [0x21a3d40] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a3ba0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a3f00] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a4320]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-105" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:105</a>.0-105.0&gt; [0x21a4020]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-105" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:105</a>.0-105.0&gt; [0x21a4140] str=&#39;\failed&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-105" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:105</a>.0-105.0&gt; [0x21a4440] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-106" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:106</a>.0-106.0&gt; [0x21a4600]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a4720]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-106" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:106</a>.0-106.0&gt; [0x21a4840]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a49c0]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a4ae0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-106" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:106</a>.0-106.0&gt; [0x21a4c60] str=&#39;\mod2_5&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-106" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:106</a>.0-106.0&gt; [0x21a4fa0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a4e60]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a5160] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a55a0]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-106" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:106</a>.0-106.0&gt; [0x21a5280]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-106" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:106</a>.0-106.0&gt; [0x21a53a0] str=&#39;\failed&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-106" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:106</a>.0-106.0&gt; [0x21a56e0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-108" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:108</a>.0-108.0&gt; [0x21a58a0] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-108" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:108</a>.0-108.0&gt; [0x21a5b80] str=&#39;&#34;add3_5 = %0f&#34;&#39; bits=&#39;0010001001100001011001000110010000110011010111110011010100100000001111010010000000100101001100000110011000100010&#39;(112) range=[111:0] int=623928866
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-108" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:108</a>.0-108.0&gt; [0x21a59c0] str=&#39;\add3_5&#39;
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-109" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:109</a>.0-109.0&gt; [0x21a5e00]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a5f20]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-109" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:109</a>.0-109.0&gt; [0x21a6040]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a61c0]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a62e0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-109" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:109</a>.0-109.0&gt; [0x21a6460] str=&#39;\add3_5&#39;
                    AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-109" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:109</a>.0-109.0&gt; [0x21a6660] str=&#39;\add3&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-109" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:109</a>.0-109.0&gt; [0x21a6980] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a67e0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a6b40] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a6f60]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-109" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:109</a>.0-109.0&gt; [0x21a6c60]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-109" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:109</a>.0-109.0&gt; [0x21a6d80] str=&#39;\failed&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-109" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:109</a>.0-109.0&gt; [0x21a7080] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-110" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:110</a>.0-110.0&gt; [0x21a7350]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a7470]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-110" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:110</a>.0-110.0&gt; [0x21a7590]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a76b0]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a77d0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-110" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:110</a>.0-110.0&gt; [0x21a7930] str=&#39;\add3_5&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-110" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:110</a>.0-110.0&gt; [0x21a7c70] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a7b30]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a7e30] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a8290]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-110" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:110</a>.0-110.0&gt; [0x21a7f50]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-110" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:110</a>.0-110.0&gt; [0x21a8090] str=&#39;\failed&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-110" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:110</a>.0-110.0&gt; [0x21a83d0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-112" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:112</a>.0-112.0&gt; [0x21a8590] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-112" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:112</a>.0-112.0&gt; [0x21a8870] str=&#39;&#34;sub3_5 = %0f&#34;&#39; bits=&#39;0010001001110011011101010110001000110011010111110011010100100000001111010010000000100101001100000110011000100010&#39;(112) range=[111:0] int=623928866
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-112" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:112</a>.0-112.0&gt; [0x21a86b0] str=&#39;\sub3_5&#39;
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-113" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:113</a>.0-113.0&gt; [0x21a8af0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a8c10]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-113" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:113</a>.0-113.0&gt; [0x21a8d30]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a8eb0]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a8fd0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-113" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:113</a>.0-113.0&gt; [0x21a9150] str=&#39;\sub3_5&#39;
                    AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-113" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:113</a>.0-113.0&gt; [0x21a9350] str=&#39;\sub3&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-113" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:113</a>.0-113.0&gt; [0x21a9670] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a94d0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a9830] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a9c50]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-113" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:113</a>.0-113.0&gt; [0x21a9950]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-113" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:113</a>.0-113.0&gt; [0x21a9a70] str=&#39;\failed&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-113" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:113</a>.0-113.0&gt; [0x21a9d70] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-114" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:114</a>.0-114.0&gt; [0x21a9f30]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21aa050]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-114" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:114</a>.0-114.0&gt; [0x21aa170]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21aa2f0]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21aa410]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-114" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:114</a>.0-114.0&gt; [0x21aa590] str=&#39;\sub3_5&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-114" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:114</a>.0-114.0&gt; [0x21aa8d0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21aa790]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21aaa90] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21aaed0]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-114" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:114</a>.0-114.0&gt; [0x21aabb0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-114" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:114</a>.0-114.0&gt; [0x21aacd0] str=&#39;\failed&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-114" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:114</a>.0-114.0&gt; [0x21ab010] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-116" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:116</a>.0-116.0&gt; [0x21ab1d0] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-116" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:116</a>.0-116.0&gt; [0x21ab4b0] str=&#39;&#34;mul3_5 = %0f&#34;&#39; bits=&#39;0010001001101101011101010110110000110011010111110011010100100000001111010010000000100101001100000110011000100010&#39;(112) range=[111:0] int=623928866
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-116" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:116</a>.0-116.0&gt; [0x21ab2f0] str=&#39;\mul3_5&#39;
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-117" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:117</a>.0-117.0&gt; [0x21ab730]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21ab850]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-117" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:117</a>.0-117.0&gt; [0x21ab970]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21abaf0]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21abc10]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-117" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:117</a>.0-117.0&gt; [0x21abd90] str=&#39;\mul3_5&#39;
                    AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-117" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:117</a>.0-117.0&gt; [0x21abf30] str=&#39;\mul3&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-117" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:117</a>.0-117.0&gt; [0x21ac170] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21ac050]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21ac2f0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21ac710]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-117" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:117</a>.0-117.0&gt; [0x21ac410]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-117" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:117</a>.0-117.0&gt; [0x21ac530] str=&#39;\failed&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-117" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:117</a>.0-117.0&gt; [0x21ac830] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-118" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:118</a>.0-118.0&gt; [0x21ac9d0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21acaf0]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-118" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:118</a>.0-118.0&gt; [0x21acc10]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21acd90]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21aced0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-118" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:118</a>.0-118.0&gt; [0x21ad070] str=&#39;\mul3_5&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-118" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:118</a>.0-118.0&gt; [0x21ad3b0] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21ad270]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21ad570] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21ad9b0]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-118" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:118</a>.0-118.0&gt; [0x21ad690]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-118" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:118</a>.0-118.0&gt; [0x21ad7b0] str=&#39;\failed&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-118" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:118</a>.0-118.0&gt; [0x21adaf0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-120" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:120</a>.0-120.0&gt; [0x21adcb0] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-120" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:120</a>.0-120.0&gt; [0x21ae010] str=&#39;&#34;div3_5 = %0f&#34;&#39; bits=&#39;0010001001100100011010010111011000110011010111110011010100100000001111010010000000100101001100000110011000100010&#39;(112) range=[111:0] int=623928866
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-120" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:120</a>.0-120.0&gt; [0x21addd0] str=&#39;\div3_5&#39;
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-121" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:121</a>.0-121.0&gt; [0x21ae290]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21ae3b0]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-121" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:121</a>.0-121.0&gt; [0x21ae4d0]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21ae650]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21ae770]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-121" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:121</a>.0-121.0&gt; [0x21ae8f0] str=&#39;\div3_5&#39;
                    AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-121" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:121</a>.0-121.0&gt; [0x21aeaf0] str=&#39;\div3&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-121" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:121</a>.0-121.0&gt; [0x21aee10] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21aec70]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21aefd0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21af3f0]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-121" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:121</a>.0-121.0&gt; [0x21af0f0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-121" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:121</a>.0-121.0&gt; [0x21af210] str=&#39;\failed&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-121" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:121</a>.0-121.0&gt; [0x21af510] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-122" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:122</a>.0-122.0&gt; [0x21af6d0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21af7f0]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-122" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:122</a>.0-122.0&gt; [0x21af910]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21afa90]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21afbb0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-122" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:122</a>.0-122.0&gt; [0x21afd30] str=&#39;\div3_5&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-122" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:122</a>.0-122.0&gt; [0x21b0070] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21aff30]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b0230] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b0670]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-122" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:122</a>.0-122.0&gt; [0x21b0350]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-122" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:122</a>.0-122.0&gt; [0x21b0470] str=&#39;\failed&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-122" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:122</a>.0-122.0&gt; [0x21b07b0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-124" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:124</a>.0-124.0&gt; [0x21b0970] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-124" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:124</a>.0-124.0&gt; [0x21b0c50] str=&#39;&#34;mod3_5 = %0f&#34;&#39; bits=&#39;0010001001101101011011110110010000110011010111110011010100100000001111010010000000100101001100000110011000100010&#39;(112) range=[111:0] int=623928866
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-124" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:124</a>.0-124.0&gt; [0x21b0a90] str=&#39;\mod3_5&#39;
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-125" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:125</a>.0-125.0&gt; [0x21b0ed0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b0ff0]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-125" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:125</a>.0-125.0&gt; [0x21b1110]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b1290]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b13b0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-125" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:125</a>.0-125.0&gt; [0x21b1530] str=&#39;\mod3_5&#39;
                    AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-125" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:125</a>.0-125.0&gt; [0x21b1730] str=&#39;\mod3&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-125" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:125</a>.0-125.0&gt; [0x21b1a50] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b18b0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b1c10] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b2030]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-125" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:125</a>.0-125.0&gt; [0x21b1d30]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-125" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:125</a>.0-125.0&gt; [0x21b1e50] str=&#39;\failed&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-125" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:125</a>.0-125.0&gt; [0x21b2150] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-126" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:126</a>.0-126.0&gt; [0x21b2310]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b2430]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-126" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:126</a>.0-126.0&gt; [0x21b2550]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b26d0]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b27f0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-126" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:126</a>.0-126.0&gt; [0x21b2970] str=&#39;\mod3_5&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-126" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:126</a>.0-126.0&gt; [0x21b2cb0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b2b70]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b2e70] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b32b0]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-126" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:126</a>.0-126.0&gt; [0x21b2f90]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-126" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:126</a>.0-126.0&gt; [0x21b30b0] str=&#39;\failed&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-126" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:126</a>.0-126.0&gt; [0x21b33f0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-128" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:128</a>.0-128.0&gt; [0x21b35b0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b36d0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-128" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:128</a>.0-128.0&gt; [0x21b37f0] str=&#39;\failed&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b39d0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b3af0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b4190]
                  AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-129" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:129</a>.0-129.0&gt; [0x21b3c30] str=&#39;$display&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-129" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:129</a>.0-129.0&gt; [0x21b3fc0] str=&#39;&#34;FAILED&#34;&#39; bits=&#39;0010001001000110010000010100100101001100010001010100010000100010&#39;(64) range=[63:0] int=1279607842
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b42b0]
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b43d0]
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b4610]
                  AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-131" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:131</a>.0-131.0&gt; [0x21b44f0] str=&#39;$display&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-131" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:131</a>.0-131.0&gt; [0x21b4730] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
      AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:3</a>.0-3.0&gt; [0x2187050] str=&#39;\add2&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:3</a>.0-3.0&gt; [0x21b4dc0] str=&#39;\add2&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:4</a>.0-4.0&gt; [0x21b4ee0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:5</a>.0-5.0&gt; [0x21b5000]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:5</a>.0-5.0&gt; [0x21b5120] str=&#39;\x&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:5</a>.0-5.0&gt; [0x21b5360] real=2.000000e+00
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:6</a>.0-6.0&gt; [0x21b5240]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:6</a>.0-6.0&gt; [0x21b5480] str=&#39;\add2&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:6</a>.0-6.0&gt; [0x21b55a0] str=&#39;\x&#39;
        AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b56c0] str=&#39;\x&#39; input
      AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:10</a>.0-10.0&gt; [0x21b57e0] str=&#39;\sub2&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:10</a>.0-10.0&gt; [0x21b5900] str=&#39;\sub2&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:11</a>.0-11.0&gt; [0x21b5a20]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:12</a>.0-12.0&gt; [0x21b5b40]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:12</a>.0-12.0&gt; [0x21b5c60] str=&#39;\x&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:12</a>.0-12.0&gt; [0x21b5ea0] real=2.000000e+00
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:13</a>.0-13.0&gt; [0x21b5d80]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:13</a>.0-13.0&gt; [0x21b5fc0] str=&#39;\sub2&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:13</a>.0-13.0&gt; [0x21b61a0] str=&#39;\x&#39;
        AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b6320] str=&#39;\x&#39; input
      AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:17</a>.0-17.0&gt; [0x21b6440] str=&#39;\mul2&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:17</a>.0-17.0&gt; [0x21b6560] str=&#39;\mul2&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:18</a>.0-18.0&gt; [0x21b6740]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:19</a>.0-19.0&gt; [0x21b6860]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:19</a>.0-19.0&gt; [0x21b69e0] str=&#39;\x&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:19</a>.0-19.0&gt; [0x21b6ce0] real=2.000000e+00
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:20</a>.0-20.0&gt; [0x21b6bc0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:20</a>.0-20.0&gt; [0x21b6e60] str=&#39;\mul2&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:20</a>.0-20.0&gt; [0x21b7080] str=&#39;\x&#39;
        AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b7220] str=&#39;\x&#39; input
      AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:24</a>.0-24.0&gt; [0x21b7340] str=&#39;\div2&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:24</a>.0-24.0&gt; [0x21b7460] str=&#39;\div2&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:25</a>.0-25.0&gt; [0x21b7640]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:26</a>.0-26.0&gt; [0x21b7760]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:26</a>.0-26.0&gt; [0x21b78e0] str=&#39;\x&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:26</a>.0-26.0&gt; [0x21b7c20] real=2.000000e+00
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:27</a>.0-27.0&gt; [0x21b7da0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:27</a>.0-27.0&gt; [0x21b7ec0] str=&#39;\div2&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:27</a>.0-27.0&gt; [0x21b7fe0] str=&#39;\x&#39;
        AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b8160] str=&#39;\x&#39; input
      AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:31</a>.0-31.0&gt; [0x21b8280] str=&#39;\mod2&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:31</a>.0-31.0&gt; [0x21b83a0] str=&#39;\mod2&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:32</a>.0-32.0&gt; [0x21b8580]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:33</a>.0-33.0&gt; [0x21b86a0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:33</a>.0-33.0&gt; [0x21b8820] str=&#39;\x&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:33</a>.0-33.0&gt; [0x21b8b40] real=2.000000e+00
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:34</a>.0-34.0&gt; [0x21b8cc0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:34</a>.0-34.0&gt; [0x21b8de0] str=&#39;\mod2&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:34</a>.0-34.0&gt; [0x21b8f00] str=&#39;\x&#39;
        AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21b9080] str=&#39;\x&#39; input
      AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-44" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:44</a>.0-44.0&gt; [0x21b92b0] str=&#39;\add3&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-44" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:44</a>.0-44.0&gt; [0x21b93d0] str=&#39;\add3&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-45" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:45</a>.0-45.0&gt; [0x21b9550]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:46</a>.0-46.0&gt; [0x21b9670]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:46</a>.0-46.0&gt; [0x21b97f0] str=&#39;\add3&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:46</a>.0-46.0&gt; [0x21b99d0] str=&#39;\x&#39;
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-47" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:47</a>.0-47.0&gt; [0x21b9b70]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-47" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:47</a>.0-47.0&gt; [0x21b9c90] str=&#39;\add3&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-47" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:47</a>.0-47.0&gt; [0x21b9fd0] real=3.000000e+00
        AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21ba150] str=&#39;\x&#39; input
      AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:51</a>.0-51.0&gt; [0x21ba270] str=&#39;\sub3&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:51</a>.0-51.0&gt; [0x21ba390] str=&#39;\sub3&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:52</a>.0-52.0&gt; [0x21ba4b0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:53</a>.0-53.0&gt; [0x21ba5d0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:53</a>.0-53.0&gt; [0x21ba750] str=&#39;\sub3&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:53</a>.0-53.0&gt; [0x21ba930] str=&#39;\x&#39;
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:54</a>.0-54.0&gt; [0x21baab0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:54</a>.0-54.0&gt; [0x21babd0] str=&#39;\sub3&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:54</a>.0-54.0&gt; [0x21baef0] real=3.000000e+00
        AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21bb070] str=&#39;\x&#39; input
      AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-58" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:58</a>.0-58.0&gt; [0x21bb190] str=&#39;\mul3&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-58" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:58</a>.0-58.0&gt; [0x21bb2b0] str=&#39;\mul3&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-59" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:59</a>.0-59.0&gt; [0x21bb3d0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:60</a>.0-60.0&gt; [0x21bb4f0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:60</a>.0-60.0&gt; [0x21bb670] str=&#39;\mul3&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:60</a>.0-60.0&gt; [0x21bb850] str=&#39;\x&#39;
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-61" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:61</a>.0-61.0&gt; [0x21bb9d0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-61" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:61</a>.0-61.0&gt; [0x21bbaf0] str=&#39;\mul3&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-61" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:61</a>.0-61.0&gt; [0x21bbe10] real=3.000000e+00
        AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21bbf90] str=&#39;\x&#39; input
      AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-65" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:65</a>.0-65.0&gt; [0x21bc0b0] str=&#39;\div3&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-65" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:65</a>.0-65.0&gt; [0x21bc1d0] str=&#39;\div3&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-66" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:66</a>.0-66.0&gt; [0x21bc2f0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-67" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:67</a>.0-67.0&gt; [0x21bc410]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-67" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:67</a>.0-67.0&gt; [0x21bc590] str=&#39;\div3&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-67" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:67</a>.0-67.0&gt; [0x21bc770] str=&#39;\x&#39;
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-68" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:68</a>.0-68.0&gt; [0x21bc8f0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-68" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:68</a>.0-68.0&gt; [0x21bca10] str=&#39;\div3&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-68" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:68</a>.0-68.0&gt; [0x21bcd30] real=3.000000e+00
        AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21bceb0] str=&#39;\x&#39; input
      AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-72" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:72</a>.0-72.0&gt; [0x21bcfd0] str=&#39;\mod3&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-72" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:72</a>.0-72.0&gt; [0x21bd0f0] str=&#39;\mod3&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-73" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:73</a>.0-73.0&gt; [0x21bd210]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-74" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:74</a>.0-74.0&gt; [0x21bd330]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-74" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:74</a>.0-74.0&gt; [0x21bd4b0] str=&#39;\mod3&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-74" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:74</a>.0-74.0&gt; [0x21bd690] str=&#39;\x&#39;
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-75" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:75</a>.0-75.0&gt; [0x21bd810]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-75" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:75</a>.0-75.0&gt; [0x21bd930] str=&#39;\mod3&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-75" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:75</a>.0-75.0&gt; [0x21bdc50] real=3.000000e+00
        AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21bddd0] str=&#39;\x&#39; input
<a href="../../../../third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/cfunc_assign_op_mixed.v:38</a>: ERROR: Can&#39;t resolve function name `\$__BAD_SYMBOL__&#39;.

</pre>
</body>