Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "ip_mmm256_opt_0_wrapper_xst.prj"
Verilog Include Directory          : {"E:\Code_Doctorat_Virtex5\Base_System_MMM\pcores\" "E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc5vlx50tff1136-1
Output File Name                   : "../implementation/ip_mmm256_opt_0_wrapper.ngc"

---- Source Options
Top Module Name                    : ip_mmm256_opt_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v3_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/cellule_full_adder.vhd" in Library ip_mmm256_opt_v1_00_a.
Entity <cellule_full_adder> compiled.
Entity <cellule_full_adder> (Architecture <Behavioral>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/reg.vhd" in Library ip_mmm256_opt_v1_00_a.
Entity <reg> compiled.
Entity <reg> (Architecture <Behavioral>) compiled.
Compiling vhdl file "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/propagate_adder.vhd" in Library ip_mmm256_opt_v1_00_a.
Entity <propagate_adder> compiled.
Entity <propagate_adder> (Architecture <Behavioral>) compiled.
Compiling vhdl file "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/FLIP_FLOP_D.vhd" in Library ip_mmm256_opt_v1_00_a.
Entity <FLIP_FLOP_D> compiled.
Entity <FLIP_FLOP_D> (Architecture <Behavioral>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy_f> compiled.
Entity <or_muxcy_f> (Architecture <implementation>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" in Library proc_common_v3_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v3_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" in Library proc_common_v3_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/multiplieur_accumulateur.vhd" in Library ip_mmm256_opt_v1_00_a.
Entity <multiplieur_accumulateur> compiled.
Entity <multiplieur_accumulateur> (Architecture <Behavioral>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" in Library proc_common_v3_00_a.
Package <Common_Types> compiled.
Package body <Common_Types> compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" in Library proc_common_v3_00_a.
Package <conv_funs_pkg> compiled.
Package body <conv_funs_pkg> compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <async_fifo_fg> compiled.
Entity <async_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <sync_fifo_fg> compiled.
Entity <sync_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <basic_sfifo_fg> compiled.
Entity <basic_sfifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" in Library proc_common_v3_00_a.
Entity <blk_mem_gen_wrapper> compiled.
Entity <blk_mem_gen_wrapper> (Architecture <implementation>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" in Library proc_common_v3_00_a.
Entity <addsub> compiled.
Entity <addsub> (Architecture <imp>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" in Library proc_common_v3_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" in Library proc_common_v3_00_a.
Entity <eval_timer> compiled.
Entity <eval_timer> (Architecture <imp>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v3_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_steer128> compiled.
Entity <ipif_steer128> (Architecture <IMP>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_mirror128> compiled.
Entity <ipif_mirror128> (Architecture <IMP>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" in Library proc_common_v3_00_a.
Entity <or_bits> compiled.
Entity <or_bits> (Architecture <implementation>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v3_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v3_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v3_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" in Library proc_common_v3_00_a.
Entity <pselect_mask> compiled.
Entity <pselect_mask> (Architecture <imp>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v3_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v3_00_a.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" in Library proc_common_v3_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" in Library proc_common_v3_00_a.
Entity <or_with_enable_f> compiled.
Entity <or_with_enable_f> (Architecture <implementation>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_i_f> compiled.
Entity <dynshreg_i_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot_f> compiled.
Entity <mux_onehot_f> (Architecture <imp>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" in Library proc_common_v3_00_a.
Entity <compare_vectors_f> compiled.
Entity <compare_vectors_f> (Architecture <imp>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" in Library proc_common_v3_00_a.
Entity <or_gate_f> compiled.
Entity <or_gate_f> (Architecture <imp>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" in Library proc_common_v3_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/control_MMM.vhd" in Library ip_mmm256_opt_v1_00_a.
Entity <CONTROL_MMM> compiled.
Entity <CONTROL_MMM> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/aig_addr_din.vhd" in Library ip_mmm256_opt_v1_00_a.
Entity <aig_addr_din> compiled.
Entity <aig_addr_din> (Architecture <Behavioral>) compiled.
Compiling vhdl file "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/stockage_unite.vhd" in Library ip_mmm256_opt_v1_00_a.
Entity <stockage_unite> compiled.
Entity <stockage_unite> (Architecture <Behavioral>) compiled.
Compiling vhdl file "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/etage_1.vhd" in Library ip_mmm256_opt_v1_00_a.
Entity <etage_1> compiled.
Entity <etage_1> (Architecture <Behavioral>) compiled.
Compiling vhdl file "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/etage_2.vhd" in Library ip_mmm256_opt_v1_00_a.
Entity <etage_2> compiled.
Entity <etage_2> (Architecture <Behavioral>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/montgomery_multiplication.vhd" in Library ip_mmm256_opt_v1_00_a.
Entity <montgomery_multiplication> compiled.
Entity <montgomery_multiplication> (Architecture <Behavioral>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/user_logic.vhd" in Library ip_mmm256_opt_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/ip_mmm256_opt.vhd" in Library ip_mmm256_opt_v1_00_a.
Entity <ip_mmm256_opt> compiled.
Entity <ip_mmm256_opt> (Architecture <IMP>) compiled.
Compiling vhdl file "E:/Code_Doctorat_Virtex5/Base_System_MMM/hdl/ip_mmm256_opt_0_wrapper.vhd" in Library work.
Entity <ip_mmm256_opt_0_wrapper> compiled.
Entity <ip_mmm256_opt_0_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ip_mmm256_opt_0_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <ip_mmm256_opt> in library <ip_mmm256_opt_v1_00_a> (architecture <IMP>) with generics.
	C_BASEADDR = "11000010000000000000000000000000"
	C_FAMILY = "virtex5"
	C_HIGHADDR = "11000010000000001111111111111111"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 10000
	C_SPLB_DWIDTH = 32
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 0

Analyzing hierarchy for entity <plbv46_slave_single> in library <plbv46_slave_single_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011000010000000000000000000000000",
	                          "0000000000000000000000000000000011000010000000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (4)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 32
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <user_logic> in library <ip_mmm256_opt_v1_00_a> (architecture <IMP>) with generics.
	C_NUM_REG = 3
	C_SLV_DWIDTH = 32
	N = 32
	e = 8
	m = 3

Analyzing hierarchy for entity <plb_slave_attachment> in library <plbv46_slave_single_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011000010000000000000000000000000",
	                          "0000000000000000000000000000000011000010000000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (4)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 0
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 1
	C_PLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <montgomery_multiplication> in library <ip_mmm256_opt_v1_00_a> (architecture <Behavioral>) with generics.
	N = 32
	e = 8
	m = 3

Analyzing hierarchy for entity <plb_address_decoder> in library <plbv46_slave_single_v1_01_a> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011000010000000000000000000000000",
	                          "0000000000000000000000000000000011000010000000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (4)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <control_MMM> in library <ip_mmm256_opt_v1_00_a> (architecture <BEHAVIORAL>) with generics.
	N = 32
	e = 8
	m = 3

Analyzing hierarchy for entity <aig_addr_din> in library <ip_mmm256_opt_v1_00_a> (architecture <Behavioral>) with generics.
	N = 32
	m = 3

Analyzing hierarchy for entity <stockage_unite> in library <ip_mmm256_opt_v1_00_a> (architecture <Behavioral>) with generics.
	N = 32
	m = 3

Analyzing hierarchy for entity <etage_1> in library <ip_mmm256_opt_v1_00_a> (architecture <Behavioral>) with generics.
	N = 32

Analyzing hierarchy for entity <reg> in library <ip_mmm256_opt_v1_00_a> (architecture <Behavioral>) with generics.
	N = 32

Analyzing hierarchy for entity <etage_2> in library <ip_mmm256_opt_v1_00_a> (architecture <Behavioral>) with generics.
	N = 32

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 16
	C_AW = 32
	C_BAR = "11000010000000000000000000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "00"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "01"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "10"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "11"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <or_gate128> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = false

Analyzing hierarchy for entity <multiplieur_accumulateur> in library <ip_mmm256_opt_v1_00_a> (architecture <Behavioral>) with generics.
	N = 32

Analyzing hierarchy for entity <propagate_adder> in library <ip_mmm256_opt_v1_00_a> (architecture <Behavioral>) with generics.
	N = 32

Analyzing hierarchy for entity <FLIP_FLOP_D> in library <ip_mmm256_opt_v1_00_a> (architecture <Behavioral>).

Analyzing hierarchy for entity <reg> in library <ip_mmm256_opt_v1_00_a> (architecture <Behavioral>) with generics.
	N = 32

Analyzing hierarchy for entity <or_muxcy> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_NUM_BITS = 1

Analyzing hierarchy for entity <reg> in library <ip_mmm256_opt_v1_00_a> (architecture <Behavioral>) with generics.
	N = 32

Analyzing hierarchy for entity <cellule_full_adder> in library <ip_mmm256_opt_v1_00_a> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ip_mmm256_opt_0_wrapper> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <ip_mmm256_opt_0_wrapper> analyzed. Unit <ip_mmm256_opt_0_wrapper> generated.

Analyzing generic Entity <ip_mmm256_opt> in library <ip_mmm256_opt_v1_00_a> (Architecture <IMP>).
	C_BASEADDR = "11000010000000000000000000000000"
	C_FAMILY = "virtex5"
	C_HIGHADDR = "11000010000000001111111111111111"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 10000
	C_SPLB_DWIDTH = 32
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 0
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <ip_mmm256_opt> analyzed. Unit <ip_mmm256_opt> generated.

Analyzing generic Entity <plbv46_slave_single> in library <plbv46_slave_single_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011000010000000000000000000000000",
	                          "0000000000000000000000000000000011000010000000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (4)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 32
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
Entity <plbv46_slave_single> analyzed. Unit <plbv46_slave_single> generated.

Analyzing generic Entity <plb_slave_attachment> in library <plbv46_slave_single_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011000010000000000000000000000000",
	                          "0000000000000000000000000000000011000010000000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (4)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 0
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 1
	C_PLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
Entity <plb_slave_attachment> analyzed. Unit <plb_slave_attachment> generated.

Analyzing generic Entity <plb_address_decoder> in library <plbv46_slave_single_v1_01_a> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011000010000000000000000000000000",
	                          "0000000000000000000000000000000011000010000000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (4)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect_f.1> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 16
	C_AW = 32
	C_BAR = "11000010000000000000000000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.1> analyzed. Unit <pselect_f.1> generated.

Analyzing generic Entity <pselect_f.2> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "00"
	C_FAMILY = "nofamily"
Entity <pselect_f.2> analyzed. Unit <pselect_f.2> generated.

Analyzing generic Entity <pselect_f.3> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "01"
	C_FAMILY = "nofamily"
Entity <pselect_f.3> analyzed. Unit <pselect_f.3> generated.

Analyzing generic Entity <pselect_f.4> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "10"
	C_FAMILY = "nofamily"
Entity <pselect_f.4> analyzed. Unit <pselect_f.4> generated.

Analyzing generic Entity <pselect_f.5> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "11"
	C_FAMILY = "nofamily"
Entity <pselect_f.5> analyzed. Unit <pselect_f.5> generated.

Analyzing generic Entity <or_gate128> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = false
Entity <or_gate128> analyzed. Unit <or_gate128> generated.

Analyzing generic Entity <or_muxcy> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_NUM_BITS = 1
Entity <or_muxcy> analyzed. Unit <or_muxcy> generated.

Analyzing generic Entity <user_logic> in library <ip_mmm256_opt_v1_00_a> (Architecture <IMP>).
	C_NUM_REG = 3
	C_SLV_DWIDTH = 32
	N = 32
	e = 8
	m = 3
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <user_logic> analyzed. Unit <user_logic> generated.

Analyzing generic Entity <montgomery_multiplication> in library <ip_mmm256_opt_v1_00_a> (Architecture <Behavioral>).
	N = 32
	e = 8
	m = 3
WARNING:Xst:753 - "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/montgomery_multiplication.vhd" line 380: Unconnected output port 'Cout' of component 'etage_1'.
WARNING:Xst:753 - "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/montgomery_multiplication.vhd" line 400: Unconnected output port 'Cout' of component 'etage_2'.
Entity <montgomery_multiplication> analyzed. Unit <montgomery_multiplication> generated.

Analyzing generic Entity <control_MMM> in library <ip_mmm256_opt_v1_00_a> (Architecture <BEHAVIORAL>).
	N = 32
	e = 8
	m = 3
Entity <control_MMM> analyzed. Unit <control_MMM> generated.

Analyzing generic Entity <aig_addr_din> in library <ip_mmm256_opt_v1_00_a> (Architecture <Behavioral>).
	N = 32
	m = 3
Entity <aig_addr_din> analyzed. Unit <aig_addr_din> generated.

Analyzing generic Entity <stockage_unite> in library <ip_mmm256_opt_v1_00_a> (Architecture <Behavioral>).
	N = 32
	m = 3
WARNING:Xst:2211 - "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/stockage_unite.vhd" line 68: Instantiating black box module <single_port_m>.
WARNING:Xst:2211 - "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/stockage_unite.vhd" line 77: Instantiating black box module <single_port_m>.
WARNING:Xst:2211 - "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/stockage_unite.vhd" line 85: Instantiating black box module <single_port_m>.
Entity <stockage_unite> analyzed. Unit <stockage_unite> generated.

Analyzing generic Entity <etage_1> in library <ip_mmm256_opt_v1_00_a> (Architecture <Behavioral>).
	N = 32
Entity <etage_1> analyzed. Unit <etage_1> generated.

Analyzing generic Entity <multiplieur_accumulateur> in library <ip_mmm256_opt_v1_00_a> (Architecture <Behavioral>).
	N = 32
WARNING:Xst:2211 - "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/multiplieur_accumulateur.vhd" line 91: Instantiating black box module <mul1>.
Entity <multiplieur_accumulateur> analyzed. Unit <multiplieur_accumulateur> generated.

Analyzing generic Entity <propagate_adder> in library <ip_mmm256_opt_v1_00_a> (Architecture <Behavioral>).
	N = 32
Entity <propagate_adder> analyzed. Unit <propagate_adder> generated.

Analyzing Entity <cellule_full_adder> in library <ip_mmm256_opt_v1_00_a> (Architecture <Behavioral>).
Entity <cellule_full_adder> analyzed. Unit <cellule_full_adder> generated.

Analyzing Entity <FLIP_FLOP_D> in library <ip_mmm256_opt_v1_00_a> (Architecture <Behavioral>).
Entity <FLIP_FLOP_D> analyzed. Unit <FLIP_FLOP_D> generated.

Analyzing generic Entity <reg> in library <ip_mmm256_opt_v1_00_a> (Architecture <Behavioral>).
	N = 32
Entity <reg> analyzed. Unit <reg> generated.

Analyzing generic Entity <etage_2> in library <ip_mmm256_opt_v1_00_a> (Architecture <Behavioral>).
	N = 32
Entity <etage_2> analyzed. Unit <etage_2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <pselect_f_1>.
    Related source file is "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<16:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_1> synthesized.


Synthesizing Unit <pselect_f_2>.
    Related source file is "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_2> synthesized.


Synthesizing Unit <pselect_f_3>.
    Related source file is "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_3> synthesized.


Synthesizing Unit <pselect_f_4>.
    Related source file is "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_4> synthesized.


Synthesizing Unit <pselect_f_5>.
    Related source file is "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_5> synthesized.


Synthesizing Unit <or_muxcy>.
    Related source file is "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd".
Unit <or_muxcy> synthesized.


Synthesizing Unit <control_MMM>.
    Related source file is "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/control_MMM.vhd".
WARNING:Xst:647 - Input <RESET_IP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <counter_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <sel_Z0>.
    Found 1-bit register for signal <sel_Reg_Nc>.
    Found 4-bit register for signal <Addr_WM>.
    Found 1-bit register for signal <Sel_Mem_M>.
    Found 1-bit register for signal <valid_result1>.
    Found 4-bit register for signal <Addr_W_AB>.
    Found 4-bit register for signal <addr_w_i>.
    Found 32-bit up counter for signal <counter_10>.
    Found 32-bit up counter for signal <counter_2>.
    Found 32-bit up counter for signal <counter_3>.
    Found 32-bit up counter for signal <counter_4>.
    Found 32-bit up counter for signal <counter_5>.
    Found 32-bit up counter for signal <counter_6>.
    Found 1-bit register for signal <N1_control_carry2>.
    Found 1-bit register for signal <N3_control_carry>.
    Found 32-bit up counter for signal <N_addr_a>.
    Found 32-bit register for signal <N_addr_b>.
    Found 32-bit adder for signal <N_addr_b$addsub0000> created at line 258.
    Found 32-bit register for signal <N_addr_m>.
    Found 32-bit adder for signal <N_addr_m$addsub0000> created at line 259.
    Found 1-bit register for signal <N_ce_qi>.
    Found 1-bit register for signal <N_Sel_Mem_A1>.
    Found 1-bit register for signal <N_Sel_Mem_B1>.
    Found 1-bit register for signal <N_status>.
    Found 1-bit register for signal <N_wr_en_fifo>.
    Summary:
	inferred   7 Counter(s).
	inferred  87 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <control_MMM> synthesized.


Synthesizing Unit <aig_addr_din>.
    Related source file is "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/aig_addr_din.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <select_addr_B1E> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <N2_addr_A1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 4-bit latch for signal <N1_addr_A1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <aig_addr_din> synthesized.


Synthesizing Unit <reg>.
    Related source file is "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/reg.vhd".
    Found 32-bit register for signal <Dout>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <reg> synthesized.


Synthesizing Unit <FLIP_FLOP_D>.
    Related source file is "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/FLIP_FLOP_D.vhd".
    Found 1-bit register for signal <dout>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FLIP_FLOP_D> synthesized.


Synthesizing Unit <or_gate128>.
    Related source file is "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate128> synthesized.


Synthesizing Unit <stockage_unite>.
    Related source file is "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/stockage_unite.vhd".
Unit <stockage_unite> synthesized.


Synthesizing Unit <cellule_full_adder>.
    Related source file is "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/cellule_full_adder.vhd".
Unit <cellule_full_adder> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:647 - Input <Bus_RNW_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_In_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_Valid_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <cs_s_h_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cs_ce_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_out_s_h<2:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_match_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <addr_out_s_h>.
    Found 1-bit register for signal <cs_out_i<0>>.
    Found 1-bit register for signal <cs_out_s_h<0>>.
    Found 1-bit register for signal <decode_hit_reg>.
    Found 4-bit register for signal <rdce_out_i>.
    Found 1-bit register for signal <rnw_s_h>.
    Found 4-bit register for signal <wrce_out_i>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <propagate_adder>.
    Related source file is "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/propagate_adder.vhd".
Unit <propagate_adder> synthesized.


Synthesizing Unit <plb_slave_attachment>.
    Related source file is "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd".
WARNING:Xst:647 - Input <PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <valid_plb_type> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <valid_plb_size> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <start_data_phase> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrdack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wait_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rddack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rdcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_data_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <set_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_ce_ld_enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_rd_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <sl_rdcomp_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_rddack_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_addrack_i> equivalent to <set_sl_busy> has been removed
    Register <sl_wrdack_i> equivalent to <sl_wrcomp_i> has been removed
    Register <wr_clear_sl_busy> equivalent to <sl_wrcomp_i> has been removed
    Found 1-bit register for signal <addr_cntl_cs<0>>.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 32-bit register for signal <bus2ip_addr_i>.
    Found 4-bit register for signal <bus2ip_be_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 1-bit register for signal <master_id<31>>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 4-bit register for signal <plb_be_reg>.
    Found 1-bit register for signal <plb_masterid_reg<0>>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 32-bit register for signal <plb_wrdbus_reg>.
    Found 1-bit register for signal <rd_clear_sl_busy>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sl_busy>.
    Found 2-bit register for signal <sl_mbusy_i>.
    Found 2-bit register for signal <sl_mrderr_i>.
    Found 2-bit register for signal <sl_mwrerr_i>.
    Found 32-bit register for signal <sl_rddbus_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Summary:
	inferred 161 D-type flip-flop(s).
Unit <plb_slave_attachment> synthesized.


Synthesizing Unit <multiplieur_accumulateur>.
    Related source file is "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/multiplieur_accumulateur.vhd".
WARNING:Xst:1780 - Signal <N_S1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <multiplieur_accumulateur> synthesized.


Synthesizing Unit <plbv46_slave_single>.
    Related source file is "E:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd".
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <plbv46_slave_single> synthesized.


Synthesizing Unit <etage_1>.
    Related source file is "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/etage_1.vhd".
Unit <etage_1> synthesized.


Synthesizing Unit <etage_2>.
    Related source file is "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/etage_2.vhd".
Unit <etage_2> synthesized.


Synthesizing Unit <montgomery_multiplication>.
    Related source file is "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/montgomery_multiplication.vhd".
WARNING:Xst:646 - Signal <N_PP> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <Exp_result>.
    Found 32-bit register for signal <N1_D>.
    Found 32-bit register for signal <N1_TS>.
    Found 32-bit register for signal <N2_D>.
    Found 32-bit register for signal <N2_q>.
    Found 32-bit register for signal <N2_TS>.
    Found 32-bit register for signal <N3_TS>.
    Found 32-bit register for signal <N4_TS>.
    Found 32-bit register for signal <N_M2>.
    Found 32-bit register for signal <N_Mc>.
    Summary:
	inferred 320 D-type flip-flop(s).
Unit <montgomery_multiplication> synthesized.


Synthesizing Unit <user_logic>.
    Related source file is "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/user_logic.vhd".
WARNING:Xst:646 - Signal <slv_reg2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <N_CE>.
    Found 32-bit register for signal <slv_reg0>.
    Found 32-bit register for signal <slv_reg1>.
    Summary:
	inferred  65 D-type flip-flop(s).
Unit <user_logic> synthesized.


Synthesizing Unit <ip_mmm256_opt>.
    Related source file is "E:/Code_Doctorat_Virtex5/Base_System_MMM/pcores/ip_mmm256_opt_v1_00_a/hdl/vhdl/ip_mmm256_opt.vhd".
WARNING:Xst:646 - Signal <ipif_Bus2IP_WrCE<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_Bus2IP_RdCE<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_Bus2IP_RNW> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_Bus2IP_CS<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_Bus2IP_Addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ip_mmm256_opt> synthesized.


Synthesizing Unit <ip_mmm256_opt_0_wrapper>.
    Related source file is "E:/Code_Doctorat_Virtex5/Base_System_MMM/hdl/ip_mmm256_opt_0_wrapper.vhd".
Unit <ip_mmm256_opt_0_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Counters                                             : 7
 32-bit up counter                                     : 7
# Registers                                            : 144
 1-bit register                                        : 110
 3-bit register                                        : 1
 32-bit register                                       : 26
 4-bit register                                        : 7
# Latches                                              : 1
 4-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <addr_out_s_h_3> of sequential type is unconnected in block <plb_address_decoder>.
WARNING:Xst:2677 - Node <addr_out_s_h_2> of sequential type is unconnected in block <plb_address_decoder>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Counters                                             : 7
 32-bit up counter                                     : 7
# Registers                                            : 971
 Flip-Flops                                            : 971
# Latches                                              : 1
 4-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <addr_cntl_cs_0> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <addr_cycle_flush> 
WARNING:Xst:2677 - Node <N_addr_b_4> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_5> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_6> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_7> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_8> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_9> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_10> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_11> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_12> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_13> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_14> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_15> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_16> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_17> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_18> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_19> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_20> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_21> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_22> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_23> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_24> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_25> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_26> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_27> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_28> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_29> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_30> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_b_31> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_4> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_5> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_6> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_7> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_8> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_9> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_10> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_11> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_12> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_13> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_14> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_15> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_16> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_17> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_18> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_19> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_20> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_21> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_22> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_23> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_24> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_25> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_26> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_27> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_28> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_29> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_30> of sequential type is unconnected in block <control_MMM>.
WARNING:Xst:2677 - Node <N_addr_m_31> of sequential type is unconnected in block <control_MMM>.

Optimizing unit <ip_mmm256_opt_0_wrapper> ...

Optimizing unit <control_MMM> ...

Optimizing unit <reg> ...

Optimizing unit <aig_addr_din> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <propagate_adder> ...

Optimizing unit <plb_slave_attachment> ...

Optimizing unit <etage_2> ...

Optimizing unit <montgomery_multiplication> ...

Optimizing unit <user_logic> ...
WARNING:Xst:1710 - FF/Latch <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1> (without init value) has a constant value of 0 in block <ip_mmm256_opt_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0> (without init value) has a constant value of 0 in block <ip_mmm256_opt_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1> (without init value) has a constant value of 0 in block <ip_mmm256_opt_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0> (without init value) has a constant value of 0 in block <ip_mmm256_opt_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h_0> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_3> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_0> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_1> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_2> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_3> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_4> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_5> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_6> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_7> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_8> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_9> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_10> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_11> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_12> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_13> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_14> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_15> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_16> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_17> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_18> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_19> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_20> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_21> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_22> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_23> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_24> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_25> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_26> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_27> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_30> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_31> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_30> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.
WARNING:Xst:2677 - Node <ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_31> of sequential type is unconnected in block <ip_mmm256_opt_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...

Final Macro Processing ...

Processing Unit <ip_mmm256_opt_0_wrapper> :
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_0>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_1>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_2>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_3>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_4>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_5>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_6>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_7>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_8>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_9>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_10>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_11>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_12>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_13>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_14>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_15>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_16>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_17>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_18>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_19>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_20>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_21>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_22>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_23>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_24>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_25>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_26>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_27>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_28>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_29>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_30>.
	Found 5-bit shift register for signal <ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/Dout_31>.
Unit <ip_mmm256_opt_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 923
 Flip-Flops                                            : 923
# Shift Registers                                      : 32
 5-bit shift register                                  : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/ip_mmm256_opt_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 201

Cell Usage :
# BELS                             : 1461
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 192
#      LUT2                        : 48
#      LUT3                        : 143
#      LUT4                        : 87
#      LUT5                        : 17
#      LUT6                        : 119
#      MUXCY                       : 223
#      MUXCY_L                     : 128
#      MUXF7                       : 2
#      VCC                         : 1
#      XOR2                        : 128
#      XORCY                       : 360
# FlipFlops/Latches                : 995
#      FDC                         : 448
#      FDCE                        : 263
#      FDE                         : 64
#      FDP                         : 33
#      FDR                         : 102
#      FDRE                        : 81
#      LD                          : 4
# Shift Registers                  : 32
#      SRLC16E                     : 32
# Others                           : 5
#      mul1                        : 2
#      single_port_m               : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             995  out of  28800     3%  
 Number of Slice LUTs:                  650  out of  28800     2%  
    Number used as Logic:               618  out of  28800     2%  
    Number used as Memory:               32  out of   7680     0%  
       Number used as SRL:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1168
   Number with an unused Flip Flop:     173  out of   1168    14%  
   Number with an unused LUT:           518  out of   1168    44%  
   Number of fully used LUT-FF pairs:   477  out of   1168    40%  
   Number of unique control sets:        41

IO Utilization: 
 Number of IOs:                         201
 Number of bonded IOBs:                   0  out of    480     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                 | Clock buffer(FF name)                                                           | Load  |
-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------+
SPLB_Clk                                                                                                     | NONE(ip_mmm256_opt_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h)| 1023  |
ip_mmm256_opt_0/USER_LOGIC_I/U/U2/N1_addr_A1_not0001(ip_mmm256_opt_0/USER_LOGIC_I/U/U2/N1_addr_A1_not00011:O)| NONE(*)(ip_mmm256_opt_0/USER_LOGIC_I/U/U2/N1_addr_A1_3)                         | 4     |
-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------+
Control Signal                                                                                                 | Buffer(FF name)                                    | Load  |
---------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------+
ip_mmm256_opt_0/USER_LOGIC_I/U/U1/op_in_inv(ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/reset_inv1_INV_0:O)          | NONE(ip_mmm256_opt_0/USER_LOGIC_I/U/N2_TS_0)       | 471   |
ip_mmm256_opt_0/USER_LOGIC_I/N_reset_write_A_B(ip_mmm256_opt_0/USER_LOGIC_I/N_reset_write_A_B1:O)              | NONE(ip_mmm256_opt_0/USER_LOGIC_I/U/U1/Addr_W_AB_0)| 70    |
ip_mmm256_opt_0/USER_LOGIC_I/N_reset_write_Cts(ip_mmm256_opt_0/USER_LOGIC_I/N_reset_write_Cts1:O)              | NONE(ip_mmm256_opt_0/USER_LOGIC_I/U/U1/Addr_WM_0)  | 70    |
ip_mmm256_opt_0/USER_LOGIC_I/N_RESET_IP(ip_mmm256_opt_0/USER_LOGIC_I/N_RESET_IP1:O)                            | NONE(ip_mmm256_opt_0/USER_LOGIC_I/U/N1_D_0)        | 64    |
ip_mmm256_opt_0/USER_LOGIC_I/U/N_valid_result1_inv(ip_mmm256_opt_0/USER_LOGIC_I/U/N_valid_result1_inv1_INV_0:O)| NONE(ip_mmm256_opt_0/USER_LOGIC_I/U/Exp_result_0)  | 32    |
ip_mmm256_opt_0/USER_LOGIC_I/U/N_wr_en_fifo_inv(ip_mmm256_opt_0/USER_LOGIC_I/U/N_wr_en_fifo_inv1_INV_0:O)      | NONE(ip_mmm256_opt_0/USER_LOGIC_I/U/N1_TS_0)       | 32    |
ip_mmm256_opt_0/USER_LOGIC_I/U/U4/U1/U4/reset_inv(ip_mmm256_opt_0/USER_LOGIC_I/U/U4/U1/U4/reset_inv1:O)        | NONE(ip_mmm256_opt_0/USER_LOGIC_I/U/U4/U1/U4/dout) | 2     |
ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U4/reset_inv(ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U4/reset_inv1:O)        | NONE(ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U4/dout) | 2     |
SPLB_Rst                                                                                                       | NONE                                               | 1     |
---------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.817ns (Maximum Frequency: 207.598MHz)
   Minimum input arrival time before clock: 4.447ns
   Maximum output required time after clock: 1.707ns
   Maximum combinational path delay: 0.336ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB_Clk'
  Clock period: 4.817ns (frequency: 207.598MHz)
  Total number of paths / destination ports: 29157 / 1184
-------------------------------------------------------------------------
Delay:               4.817ns (Levels of Logic = 35)
  Source:            ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U2/Dout_0 (FF)
  Destination:       ip_mmm256_opt_0/USER_LOGIC_I/U/N1_TS_31 (FF)
  Source Clock:      SPLB_Clk rising
  Destination Clock: SPLB_Clk rising

  Data Path: ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U2/Dout_0 to ip_mmm256_opt_0/USER_LOGIC_I/U/N1_TS_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.973  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U2/Dout_0 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U2/Dout_0)
     XOR2:I1->O            1   0.094   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u1[0].ui/XLXI_2 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u1[0].ui/XLXN_5)
     MUXCY_L:S->LO         1   0.372   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u1[0].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<1>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[1].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[2].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<3>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[3].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<4>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[4].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<5>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[5].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<6>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[6].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<7>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[7].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<8>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[8].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<9>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[9].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<10>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[10].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<11>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[11].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<12>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[12].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<13>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[13].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<14>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[14].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<15>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[15].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<16>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[16].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<17>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[17].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<18>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[18].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<19>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[19].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<20>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[20].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<21>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[21].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<22>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[22].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<23>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[23].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<24>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[24].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<25>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[25].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<26>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[26].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<27>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[27].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<28>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[28].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<29>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[29].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<30>)
     XORCY:CI->O           1   0.357   0.973  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[30].ui/XLXI_3 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/N_P<30>)
     XOR2:I1->O            1   0.094   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U2/u2[30].ui/XLXI_2 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U2/u2[30].ui/XLXN_5)
     MUXCY_L:S->LO         1   0.372   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U2/u2[30].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U2/n1<31>)
     XORCY:CI->O           1   0.357   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U2/u2[31].ui/XLXI_3 (ip_mmm256_opt_0/USER_LOGIC_I/U/N_LS<31>)
     FDC:D                    -0.018          ip_mmm256_opt_0/USER_LOGIC_I/U/N1_TS_31
    ----------------------------------------
    Total                      4.817ns (2.871ns logic, 1.946ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 25463 / 475
-------------------------------------------------------------------------
Offset:              4.447ns (Levels of Logic = 35)
  Source:            ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U1:p<0> (PAD)
  Destination:       ip_mmm256_opt_0/USER_LOGIC_I/U/N1_TS_31 (FF)
  Destination Clock: SPLB_Clk rising

  Data Path: ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U1:p<0> to ip_mmm256_opt_0/USER_LOGIC_I/U/N1_TS_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    mul1:p<0>              2   0.000   1.074  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U1 (ip_mmm256_opt_0/USER_LOGIC_I/U/N1_q<0>)
     XOR2:I0->O            1   0.094   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u1[0].ui/XLXI_2 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u1[0].ui/XLXN_5)
     MUXCY_L:S->LO         1   0.372   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u1[0].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<1>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[1].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[2].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<3>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[3].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<4>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[4].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<5>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[5].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<6>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[6].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<7>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[7].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<8>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[8].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<9>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[9].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<10>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[10].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<11>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[11].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<12>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[12].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<13>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[13].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<14>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[14].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<15>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[15].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<16>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[16].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<17>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[17].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<18>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[18].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<19>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[19].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<20>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[20].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<21>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[21].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<22>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[22].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<23>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[23].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<24>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[24].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<25>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[25].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<26>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[26].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<27>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[27].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<28>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[28].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<29>)
     MUXCY_L:CI->LO        1   0.026   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[29].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/n1<30>)
     XORCY:CI->O           1   0.357   0.973  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U3/u2[30].ui/XLXI_3 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/N_P<30>)
     XOR2:I1->O            1   0.094   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U2/u2[30].ui/XLXI_2 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U2/u2[30].ui/XLXN_5)
     MUXCY_L:S->LO         1   0.372   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U2/u2[30].ui/XLXI_7 (ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U2/n1<31>)
     XORCY:CI->O           1   0.357   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U2/u2[31].ui/XLXI_3 (ip_mmm256_opt_0/USER_LOGIC_I/U/N_LS<31>)
     FDC:D                    -0.018          ip_mmm256_opt_0/USER_LOGIC_I/U/N1_TS_31
    ----------------------------------------
    Total                      4.447ns (2.400ns logic, 2.047ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 429 / 216
-------------------------------------------------------------------------
Offset:              1.707ns (Levels of Logic = 1)
  Source:            ip_mmm256_opt_0/USER_LOGIC_I/slv_reg0_29 (FF)
  Destination:       ip_mmm256_opt_0/USER_LOGIC_I/U/U4/U1/U1:sclr (PAD)
  Source Clock:      SPLB_Clk rising

  Data Path: ip_mmm256_opt_0/USER_LOGIC_I/slv_reg0_29 to ip_mmm256_opt_0/USER_LOGIC_I/U/U4/U1/U1:sclr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            23   0.471   0.453  ip_mmm256_opt_0/USER_LOGIC_I/slv_reg0_29 (ip_mmm256_opt_0/USER_LOGIC_I/slv_reg0_29)
     INV:I->O            471   0.238   0.545  ip_mmm256_opt_0/USER_LOGIC_I/U/U6/UU5/reset_inv1_INV_0 (ip_mmm256_opt_0/USER_LOGIC_I/U/U1/op_in_inv)
    mul1:sclr                  0.000          ip_mmm256_opt_0/USER_LOGIC_I/U/U6/U1/U1
    ----------------------------------------
    Total                      1.707ns (0.709ns logic, 0.998ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ip_mmm256_opt_0/USER_LOGIC_I/U/U2/N1_addr_A1_not0001'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.736ns (Levels of Logic = 0)
  Source:            ip_mmm256_opt_0/USER_LOGIC_I/U/U2/N1_addr_A1_3 (LATCH)
  Destination:       ip_mmm256_opt_0/USER_LOGIC_I/U/U3/U1:addra<3> (PAD)
  Source Clock:      ip_mmm256_opt_0/USER_LOGIC_I/U/U2/N1_addr_A1_not0001 falling

  Data Path: ip_mmm256_opt_0/USER_LOGIC_I/U/U2/N1_addr_A1_3 to ip_mmm256_opt_0/USER_LOGIC_I/U/U3/U1:addra<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               0   0.736   0.000  ip_mmm256_opt_0/USER_LOGIC_I/U/U2/N1_addr_A1_3 (ip_mmm256_opt_0/USER_LOGIC_I/U/U2/N1_addr_A1_3)
    single_port_m:addra<3>        0.000          ip_mmm256_opt_0/USER_LOGIC_I/U/U3/U1
    ----------------------------------------
    Total                      0.736ns (0.736ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 69 / 69
-------------------------------------------------------------------------
Delay:               0.336ns (Levels of Logic = 0)
  Source:            ip_mmm256_opt_0/USER_LOGIC_I/U/U3/U1:douta<31> (PAD)
  Destination:       ip_mmm256_opt_0/USER_LOGIC_I/U/U4/U1/U1:a<31> (PAD)

  Data Path: ip_mmm256_opt_0/USER_LOGIC_I/U/U3/U1:douta<31> to ip_mmm256_opt_0/USER_LOGIC_I/U/U4/U1/U1:a<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    single_port_m:douta<31>    1   0.000   0.336  ip_mmm256_opt_0/USER_LOGIC_I/U/U3/U1 (ip_mmm256_opt_0/USER_LOGIC_I/U/N_A1<31>)
    mul1:a<31>                 0.000          ip_mmm256_opt_0/USER_LOGIC_I/U/U4/U1/U1
    ----------------------------------------
    Total                      0.336ns (0.000ns logic, 0.336ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.18 secs
 
--> 

Total memory usage is 457064 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  182 (   0 filtered)
Number of infos    :    3 (   0 filtered)

