// Seed: 187753307
module module_0 (
    input wire id_0,
    output supply0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input wire id_5,
    input wor id_6,
    input wire id_7,
    input wire id_8,
    input supply1 id_9,
    input uwire id_10
    , id_17,
    input supply1 id_11,
    output wand id_12,
    output tri1 id_13,
    output uwire id_14,
    input wire id_15
);
  assign id_13 = 1;
  wire id_18;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output tri1 id_2,
    input tri id_3,
    input supply1 id_4,
    output tri0 id_5,
    input supply0 id_6,
    output tri id_7,
    output wire id_8
    , id_17,
    input wand id_9,
    input wor id_10,
    input wor id_11,
    input tri1 id_12,
    input wire id_13,
    output uwire id_14,
    output wand id_15
);
  wire id_18;
  module_0(
      id_4,
      id_2,
      id_6,
      id_4,
      id_13,
      id_13,
      id_4,
      id_10,
      id_11,
      id_10,
      id_10,
      id_4,
      id_15,
      id_2,
      id_8,
      id_11
  );
  tri0 id_19, id_20 = id_3;
  assign id_14 = 1;
endmodule
