OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/alu/runs/RUN_2025.04.23_15.05.31/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   ALU
Die area:                 ( 0 0 ) ( 200000 200000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3644
Number of terminals:      29
Number of snets:          2
Number of nets:           337

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 211.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 27231.
[INFO DRT-0033] mcon shape region query size = 36816.
[INFO DRT-0033] met1 shape region query size = 7981.
[INFO DRT-0033] via shape region query size = 2640.
[INFO DRT-0033] met2 shape region query size = 1595.
[INFO DRT-0033] via2 shape region query size = 2112.
[INFO DRT-0033] met3 shape region query size = 1600.
[INFO DRT-0033] via3 shape region query size = 2112.
[INFO DRT-0033] met4 shape region query size = 672.
[INFO DRT-0033] via4 shape region query size = 112.
[INFO DRT-0033] met5 shape region query size = 140.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 706 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 193 unique inst patterns.
[INFO DRT-0084]   Complete 326 groups.
#scanned instances     = 3644
#unique  instances     = 211
#stdCellGenAp          = 5459
#stdCellValidPlanarAp  = 22
#stdCellValidViaAp     = 4160
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1111
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:53, elapsed time = 00:00:26, memory = 125.90 (MB), peak = 125.90 (MB)

Number of guides:     4027

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 28 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 28 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1103.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1208.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 749.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 62.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 17.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1869 vertical wires in 1 frboxes and 1270 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 232 vertical wires in 1 frboxes and 351 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 141.11 (MB), peak = 151.03 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 141.11 (MB), peak = 151.03 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 155.75 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 169.71 (MB).
    Completing 30% with 88 violations.
    elapsed time = 00:00:04, memory = 175.76 (MB).
    Completing 40% with 88 violations.
    elapsed time = 00:00:06, memory = 183.89 (MB).
    Completing 50% with 88 violations.
    elapsed time = 00:00:07, memory = 177.85 (MB).
    Completing 60% with 162 violations.
    elapsed time = 00:00:07, memory = 183.19 (MB).
    Completing 70% with 162 violations.
    elapsed time = 00:00:10, memory = 189.82 (MB).
    Completing 80% with 202 violations.
    elapsed time = 00:00:11, memory = 189.82 (MB).
    Completing 90% with 202 violations.
    elapsed time = 00:00:12, memory = 191.37 (MB).
    Completing 100% with 242 violations.
    elapsed time = 00:00:13, memory = 198.85 (MB).
[INFO DRT-0199]   Number of violations = 286.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0     24     34      8
Recheck              0     27     17      0
Short                0    155     20      0
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:14, memory = 526.62 (MB), peak = 526.62 (MB)
Total wire length = 55256 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 26835 um.
Total wire length on LAYER met2 = 24649 um.
Total wire length on LAYER met3 = 2066 um.
Total wire length on LAYER met4 = 1705 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3068.
Up-via summary (total 3068):

-----------------------
 FR_MASTERSLICE       0
            li1    1132
           met1    1820
           met2      80
           met3      36
           met4       0
-----------------------
                   3068


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 286 violations.
    elapsed time = 00:00:00, memory = 526.62 (MB).
    Completing 20% with 286 violations.
    elapsed time = 00:00:00, memory = 526.62 (MB).
    Completing 30% with 286 violations.
    elapsed time = 00:00:01, memory = 535.45 (MB).
    Completing 40% with 251 violations.
    elapsed time = 00:00:03, memory = 526.65 (MB).
    Completing 50% with 251 violations.
    elapsed time = 00:00:05, memory = 526.65 (MB).
    Completing 60% with 251 violations.
    elapsed time = 00:00:06, memory = 526.65 (MB).
    Completing 70% with 194 violations.
    elapsed time = 00:00:08, memory = 526.65 (MB).
    Completing 80% with 194 violations.
    elapsed time = 00:00:08, memory = 526.65 (MB).
    Completing 90% with 140 violations.
    elapsed time = 00:00:12, memory = 526.65 (MB).
    Completing 100% with 90 violations.
    elapsed time = 00:00:15, memory = 526.65 (MB).
[INFO DRT-0199]   Number of violations = 90.
Viol/Layer        met1   met2
Metal Spacing        7      9
Short               69      5
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:15, memory = 526.95 (MB), peak = 535.45 (MB)
Total wire length = 55251 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 26830 um.
Total wire length on LAYER met2 = 24666 um.
Total wire length on LAYER met3 = 2067 um.
Total wire length on LAYER met4 = 1686 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3116.
Up-via summary (total 3116):

-----------------------
 FR_MASTERSLICE       0
            li1    1132
           met1    1867
           met2      82
           met3      35
           met4       0
-----------------------
                   3116


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 90 violations.
    elapsed time = 00:00:00, memory = 526.95 (MB).
    Completing 20% with 90 violations.
    elapsed time = 00:00:00, memory = 526.95 (MB).
    Completing 30% with 90 violations.
    elapsed time = 00:00:00, memory = 526.95 (MB).
    Completing 40% with 81 violations.
    elapsed time = 00:00:02, memory = 526.95 (MB).
    Completing 50% with 81 violations.
    elapsed time = 00:00:04, memory = 526.95 (MB).
    Completing 60% with 81 violations.
    elapsed time = 00:00:04, memory = 526.95 (MB).
    Completing 70% with 74 violations.
    elapsed time = 00:00:07, memory = 526.95 (MB).
    Completing 80% with 74 violations.
    elapsed time = 00:00:08, memory = 526.95 (MB).
    Completing 90% with 98 violations.
    elapsed time = 00:00:10, memory = 526.95 (MB).
    Completing 100% with 86 violations.
    elapsed time = 00:00:12, memory = 534.22 (MB).
[INFO DRT-0199]   Number of violations = 86.
Viol/Layer        met1   met2
Metal Spacing        8      8
Short               64      6
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:12, memory = 537.25 (MB), peak = 537.25 (MB)
Total wire length = 55272 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 26830 um.
Total wire length on LAYER met2 = 24699 um.
Total wire length on LAYER met3 = 2068 um.
Total wire length on LAYER met4 = 1674 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3122.
Up-via summary (total 3122):

-----------------------
 FR_MASTERSLICE       0
            li1    1132
           met1    1878
           met2      77
           met3      35
           met4       0
-----------------------
                   3122


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 86 violations.
    elapsed time = 00:00:01, memory = 537.25 (MB).
    Completing 20% with 86 violations.
    elapsed time = 00:00:01, memory = 537.25 (MB).
    Completing 30% with 68 violations.
    elapsed time = 00:00:02, memory = 537.76 (MB).
    Completing 40% with 68 violations.
    elapsed time = 00:00:02, memory = 537.76 (MB).
    Completing 50% with 68 violations.
    elapsed time = 00:00:03, memory = 537.76 (MB).
    Completing 60% with 36 violations.
    elapsed time = 00:00:03, memory = 537.76 (MB).
    Completing 70% with 36 violations.
    elapsed time = 00:00:03, memory = 537.76 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:04, memory = 537.76 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:05, memory = 537.76 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:06, memory = 537.76 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:07, memory = 537.76 (MB), peak = 537.76 (MB)
Total wire length = 55272 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 26352 um.
Total wire length on LAYER met2 = 24764 um.
Total wire length on LAYER met3 = 2508 um.
Total wire length on LAYER met4 = 1647 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3217.
Up-via summary (total 3217):

-----------------------
 FR_MASTERSLICE       0
            li1    1132
           met1    1921
           met2     132
           met3      32
           met4       0
-----------------------
                   3217


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 537.76 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 537.76 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 537.76 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 537.76 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 537.76 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 537.76 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 537.76 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 537.76 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 537.76 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 537.76 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 537.76 (MB), peak = 537.76 (MB)
Total wire length = 55274 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 26370 um.
Total wire length on LAYER met2 = 24758 um.
Total wire length on LAYER met3 = 2497 um.
Total wire length on LAYER met4 = 1647 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3215.
Up-via summary (total 3215):

-----------------------
 FR_MASTERSLICE       0
            li1    1132
           met1    1921
           met2     130
           met3      32
           met4       0
-----------------------
                   3215


[INFO DRT-0198] Complete detail routing.
Total wire length = 55274 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 26370 um.
Total wire length on LAYER met2 = 24758 um.
Total wire length on LAYER met3 = 2497 um.
Total wire length on LAYER met4 = 1647 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3215.
Up-via summary (total 3215):

-----------------------
 FR_MASTERSLICE       0
            li1    1132
           met1    1921
           met2     130
           met3      32
           met4       0
-----------------------
                   3215


[INFO DRT-0267] cpu time = 00:01:26, elapsed time = 00:00:50, memory = 537.76 (MB), peak = 537.76 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/alu/runs/RUN_2025.04.23_15.05.31/results/routing/ALU.odb'…
Writing netlist to '/openlane/designs/alu/runs/RUN_2025.04.23_15.05.31/results/routing/ALU.nl.v'…
Writing powered netlist to '/openlane/designs/alu/runs/RUN_2025.04.23_15.05.31/results/routing/ALU.pnl.v'…
Writing layout to '/openlane/designs/alu/runs/RUN_2025.04.23_15.05.31/results/routing/ALU.def'…
