<dec f='linux-4.18.y/arch/x86/include/asm/nospec-branch.h' l='271' type='u64'/>
<doc f='linux-4.18.y/arch/x86/include/asm/nospec-branch.h' l='270'>/* The Intel SPEC CTRL MSR base value cache */</doc>
<def f='linux-4.18.y/arch/x86/kernel/cpu/bugs.c' l='42' type='u64'/>
<dec f='linux-4.18.y/arch/x86/kernel/cpu/bugs.c' l='43' type='typeof (x86_spec_ctrl_base)'/>
<use f='linux-4.18.y/arch/x86/kernel/cpu/bugs.c' l='43'/>
<use f='linux-4.18.y/arch/x86/kernel/cpu/bugs.c' l='43' u='a'/>
<use f='linux-4.18.y/arch/x86/kernel/cpu/bugs.c' l='43' u='a'/>
<use f='linux-4.18.y/arch/x86/kernel/cpu/bugs.c' l='79' u='w' c='check_bugs'/>
<use f='linux-4.18.y/arch/x86/kernel/cpu/bugs.c' l='155' u='r' c='x86_virt_spec_ctrl'/>
<use f='linux-4.18.y/arch/x86/kernel/cpu/bugs.c' l='528' u='w' c='__ssb_select_mitigation'/>
<use f='linux-4.18.y/arch/x86/kernel/cpu/bugs.c' l='530' u='r' c='__ssb_select_mitigation'/>
<use f='linux-4.18.y/arch/x86/kernel/cpu/bugs.c' l='638' u='r' c='x86_spec_ctrl_setup_ap'/>
<doc f='linux-4.18.y/arch/x86/kernel/cpu/bugs.c' l='38'>/*
 * Our boot-time value of the SPEC_CTRL MSR. We read it once so that any
 * writes to SPEC_CTRL contain whatever reserved bits have been set.
 */</doc>
<use f='linux-4.18.y/arch/x86/kernel/process.c' l='402' u='r' c='intel_set_ssb_state'/>
