Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto b3607008cb68435185361db4ce132f70 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FP_to_posit_tb_v_behav xil_defaultlib.FP_to_posit_tb_v xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/DSR_left_N_S.v" Line 1. Module DSR_left_N_S(S=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ecelrc/students/nroy1/posit/Posit_project/Posit_project.srcs/sources_1/imports/positfiles/DSR_right_N_S.v" Line 1. Module DSR_right_N_S(N=32,S=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LOD(N=2)
Compiling module xil_defaultlib.LOD(N=4)
Compiling module xil_defaultlib.LOD(N=8)
Compiling module xil_defaultlib.LOD(N=16)
Compiling module xil_defaultlib.LOD_N(N=16)
Compiling module xil_defaultlib.DSR_left_N_S(S=32'b0100)
Compiling module xil_defaultlib.DSR_right_N_S(N=32,S=32'b0100)
Compiling module xil_defaultlib.FP_to_posit_default
Compiling module xil_defaultlib.FP_to_posit_tb_v
Compiling module xil_defaultlib.glbl
Built simulation snapshot FP_to_posit_tb_v_behav
