INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/a/ahmad.malik/RippleAdder/RippleAdder.sim/sim_1/impl/timing/xsim/RippleAdder_testbench_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _1BitAdder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/a/ahmad.malik/RippleAdder/RippleAdder.srcs/sim_1/new/RippleAdder_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RippleAdder_testbench
