# 2016 Computer Science 244 - Semester Test 2 Memo

**Date:** 2016-11-14 | **Examiner:** Willem Bester

---

## Core Answers

### Short Questions
1. **Intel stack operations:** call/push/pop/ret modify ESP; cmp/test don't
2. **Mic-1 constraints:** H register position fixed in ALU operations
3. **Memory allocation:** Proportional = ratio-based frame distribution
4. **Pipeline hazards:** RAW (true), WAR (anti), WAW (output)
5. **Page replacement:** Second-chance uses reference & modify bits

### Calculations
- **Page algorithms:** Track frames, mark faults (F), count total
- **ALU tables:** F0/F1 select operation, ena/inva/inc modify behavior
- **Memory allocation:** Calculate ratios and round appropriately

### Long Answers

**Mic-1 Architecture:**
- 4 subcycles: memory, register read, ALU/shift, writeback
- Registers: PC, SP, LV, CPP, MAR, MDR, MBR, TOS, OPC, H
- Control store drives microinstructions

**Memory Management:**
- **Paging:** Fixed-size, transparent, internal fragmentation
- **Segmentation:** Variable-size, visible, external fragmentation
- **TLB:** Fast address translation cache
- **Demand paging:** Load pages only when needed

**File Systems:**
- **Unix inodes:** Multi-level indexing (direct, indirect, double, triple)
- **FAT:** Linked list via file allocation table
- **Trade-offs:** Access speed vs space efficiency

Total: Variable marks (calculated out of 80)
