{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616095710247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616095710247 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 20:28:30 2021 " "Processing started: Thu Mar 18 20:28:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616095710247 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095710247 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095710247 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616095710803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/i2c/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/i2c/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-rtl " "Found design unit 1: i2c_master-rtl" {  } { { "../source/i2c/i2c_master.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/i2c_master.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723384 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../source/i2c/i2c_master.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/i2c_master.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095723384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/counter_updown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/counter_updown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_updown-rtl " "Found design unit 1: counter_updown-rtl" {  } { { "../source/counter_updown.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/counter_updown.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723388 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_updown " "Found entity 1: counter_updown" {  } { { "../source/counter_updown.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/counter_updown.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095723388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/reg_table_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/reg_table_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_table_pkg " "Found design unit 1: reg_table_pkg" {  } { { "../source/reg_table_pkg.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/reg_table_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095723390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/infrastructure/modulo_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/infrastructure/modulo_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_divider-rtl " "Found design unit 1: modulo_divider-rtl" {  } { { "../source/infrastructure/modulo_divider.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/infrastructure/modulo_divider.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723394 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_divider " "Found entity 1: modulo_divider" {  } { { "../source/infrastructure/modulo_divider.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/infrastructure/modulo_divider.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095723394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/i2c/codec_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/i2c/codec_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec_controller-rtl " "Found design unit 1: codec_controller-rtl" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723397 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec_controller " "Found entity 1: codec_controller" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095723397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/infrastructure/signal_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/infrastructure/signal_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_checker-rtl " "Found design unit 1: signal_checker-rtl" {  } { { "../source/infrastructure/signal_checker.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/infrastructure/signal_checker.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723400 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_checker " "Found entity 1: signal_checker" {  } { { "../source/infrastructure/signal_checker.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/infrastructure/signal_checker.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095723400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/infrastructure/infrastructure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/infrastructure/infrastructure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 infrastructure-str " "Found design unit 1: infrastructure-str" {  } { { "../source/infrastructure/infrastructure.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/infrastructure/infrastructure.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723402 ""} { "Info" "ISGN_ENTITY_NAME" "1 infrastructure " "Found entity 1: infrastructure" {  } { { "../source/infrastructure/infrastructure.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/infrastructure/infrastructure.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095723402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/infrastructure/clock_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/infrastructure/clock_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_sync-rtl " "Found design unit 1: clock_sync-rtl" {  } { { "../source/infrastructure/clock_sync.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/infrastructure/clock_sync.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723402 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_sync " "Found entity 1: clock_sync" {  } { { "../source/infrastructure/clock_sync.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/infrastructure/clock_sync.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095723402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/vhdl_hex2sevseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/vhdl_hex2sevseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl_hex2sevseg-comb " "Found design unit 1: vhdl_hex2sevseg-comb" {  } { { "../source/midi/vhdl_hex2sevseg.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/vhdl_hex2sevseg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723409 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl_hex2sevseg " "Found entity 1: vhdl_hex2sevseg" {  } { { "../source/midi/vhdl_hex2sevseg.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/vhdl_hex2sevseg.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095723409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_top-bdf_type " "Found design unit 1: uart_top-bdf_type" {  } { { "../source/midi/uart_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/uart_top.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723412 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "../source/midi/uart_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/uart_top.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095723412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/uart_controller_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/uart_controller_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_controller_fsm-rtl " "Found design unit 1: uart_controller_fsm-rtl" {  } { { "../source/midi/uart_controller_fsm.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/uart_controller_fsm.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723414 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_controller_fsm " "Found entity 1: uart_controller_fsm" {  } { { "../source/midi/uart_controller_fsm.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/uart_controller_fsm.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095723414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/shiftreg_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/shiftreg_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg_uart-rtl " "Found design unit 1: shiftreg_uart-rtl" {  } { { "../source/midi/shiftreg_uart.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/shiftreg_uart.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723417 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_uart " "Found entity 1: shiftreg_uart" {  } { { "../source/midi/shiftreg_uart.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/shiftreg_uart.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095723417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/output_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/output_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_register-rtl " "Found design unit 1: output_register-rtl" {  } { { "../source/midi/output_register.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/output_register.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723418 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_register " "Found entity 1: output_register" {  } { { "../source/midi/output_register.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/output_register.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095723418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/flanken_detekt_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/flanken_detekt_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flanken_detekt_vhdl-rtl " "Found design unit 1: flanken_detekt_vhdl-rtl" {  } { { "../source/midi/flanken_detekt_vhdl.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/flanken_detekt_vhdl.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723418 ""} { "Info" "ISGN_ENTITY_NAME" "1 flanken_detekt_vhdl " "Found entity 1: flanken_detekt_vhdl" {  } { { "../source/midi/flanken_detekt_vhdl.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/flanken_detekt_vhdl.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095723418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/bit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/bit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_counter-rtl " "Found design unit 1: bit_counter-rtl" {  } { { "../source/midi/bit_counter.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/bit_counter.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723425 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_counter " "Found entity 1: bit_counter" {  } { { "../source/midi/bit_counter.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/bit_counter.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095723425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/baud_tick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/midi/baud_tick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_tick-rtl " "Found design unit 1: baud_tick-rtl" {  } { { "../source/midi/baud_tick.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/baud_tick.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723428 ""} { "Info" "ISGN_ENTITY_NAME" "1 baud_tick " "Found entity 1: baud_tick" {  } { { "../source/midi/baud_tick.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/midi/baud_tick.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095723428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/synthi_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bollhalder jonas/onedrive - zhaw/pm2_synthi_project/synthi_project/source/synthi_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synthi_top-str " "Found design unit 1: synthi_top-str" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723430 ""} { "Info" "ISGN_ENTITY_NAME" "1 synthi_top " "Found entity 1: synthi_top" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/synthi_top.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616095723430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095723430 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "codec_controller " "Elaborating entity \"codec_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616095723501 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_count codec_controller.vhd(70) " "VHDL Process Statement warning at codec_controller.vhd(70): inferring latch(es) for signal or variable \"next_count\", which holds its previous value in one or more paths through the process" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1616095723503 "|codec_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_count\[0\] codec_controller.vhd(70) " "Inferred latch for \"next_count\[0\]\" at codec_controller.vhd(70)" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095723504 "|codec_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_count\[1\] codec_controller.vhd(70) " "Inferred latch for \"next_count\[1\]\" at codec_controller.vhd(70)" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095723504 "|codec_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_count\[2\] codec_controller.vhd(70) " "Inferred latch for \"next_count\[2\]\" at codec_controller.vhd(70)" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095723504 "|codec_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_count\[3\] codec_controller.vhd(70) " "Inferred latch for \"next_count\[3\]\" at codec_controller.vhd(70)" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095723504 "|codec_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_count\[4\] codec_controller.vhd(70) " "Inferred latch for \"next_count\[4\]\" at codec_controller.vhd(70)" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095723504 "|codec_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_count\[5\] codec_controller.vhd(70) " "Inferred latch for \"next_count\[5\]\" at codec_controller.vhd(70)" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095723504 "|codec_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_count\[6\] codec_controller.vhd(70) " "Inferred latch for \"next_count\[6\]\" at codec_controller.vhd(70)" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095723506 "|codec_controller"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_count\[2\] " "Latch next_count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State.state_end " "Ports D and ENA on the latch are fed by the same signal State.state_end" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616095724133 ""}  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616095724133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_count\[3\] " "Latch next_count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State.state_end " "Ports D and ENA on the latch are fed by the same signal State.state_end" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616095724133 ""}  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616095724133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_count\[0\] " "Latch next_count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State.state_end " "Ports D and ENA on the latch are fed by the same signal State.state_end" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616095724134 ""}  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616095724134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_count\[1\] " "Latch next_count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State.state_end " "Ports D and ENA on the latch are fed by the same signal State.state_end" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616095724134 ""}  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616095724134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_count\[4\] " "Latch next_count\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State.state_end " "Ports D and ENA on the latch are fed by the same signal State.state_end" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616095724134 ""}  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616095724134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_count\[5\] " "Latch next_count\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State.state_end " "Ports D and ENA on the latch are fed by the same signal State.state_end" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616095724134 ""}  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616095724134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_count\[6\] " "Latch next_count\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State.state_end " "Ports D and ENA on the latch are fed by the same signal State.state_end" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616095724134 ""}  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616095724134 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "write_data_o\[7\] GND " "Pin \"write_data_o\[7\]\" is stuck at GND" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616095724157 "|codec_controller|write_data_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data_o\[8\] GND " "Pin \"write_data_o\[8\]\" is stuck at GND" {  } { { "../source/i2c/codec_controller.vhd" "" { Text "C:/Users/Bollhalder Jonas/OneDrive - ZHAW/PM2_Synthi_Project/synthi_project/source/i2c/codec_controller.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616095724157 "|codec_controller|write_data_o[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1616095724157 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616095724228 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616095724948 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616095724948 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616095725071 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616095725071 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616095725071 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616095725071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616095725137 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 18 20:28:45 2021 " "Processing ended: Thu Mar 18 20:28:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616095725137 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616095725137 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616095725137 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616095725137 ""}
