
module mod10(
    input clk,
    input rst,
    output reg[3:0] out1
    );
    always @(posedge clk)
    if (! rst)
    out1<= 4'b0000;
    else
    begin
    if(out1 == 4'b1010 )
     out1<= 0;
    else
       out1<=out1+1;
    end
    
endmodule
