[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADG5434BCPZ-REEL7 production of ANALOG DEVICES from the text: High Voltage Latch -Up Proof,  \nTriple/Quad SPDT Switches  \nData Sheet ADG5433 /ADG5434  \n \n Rev.  C Document Feedback  \nInformation furnished by Analog Devices is believed to be accurate and reliab le. However, no \nresponsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other \nrights of third parties that may result from its use. Specifications subject to change without notice. No \nlicense is granted by implicati on or otherwise under any patent or patent rights of Analog Devices. \nTrademarks and registered trademarks are the property of their respective owners.    \n \nOne Technology Way, P.O. Box 9106,  Norwood, MA 02062- 9106, U.S.A.  \nTel: 781.329.4700  ©2010– 2013 Analog Devices, Inc. All rights reserved.  \nTechnical Support  www.analog.com   FEATURES  \nLatch -up proof  \nHuman body model (H BM) ESD rating : 8 kV  \nLow on resistance (13.5 Ω) \n±9 V to ±22 V dual -supply operation  \n9 V to 4 0 V single- supply operation  \n48 V supply maximum ratings  \nFully specified at ±15 V, ±20 V, +12 V, and +36 V  \nVSS to V DD analog signal range  \nAPPLICATIONS  \nRelay replacement  \nAutomatic test equipment  \nData acquisition  \nInstrumentation  \nAvionics  \nAudio and video switching  \nCommunication systems  FUNCTIONAL BLOCK DIA GRAMS \n \nFigure 1. ADG5433 TSSOP and LFCSP_ WQ \n \nFigure 2. ADG5434 TSSOP  and LFCSP_WQ  \nGENERAL DESCRIPTION  \nThe ADG5433 and ADG5434 are monolithic indust rial CMOS \nanalog switches comprising three independently  selectable \nsingle -pole, double -throw (SPDT) switches and four indepen -\ndently selectable SPDT switches, r espectively.  \nAll channels exhibit break -before -make switching action that \nprevents  momentary shorting when switching channels. An EN \ninput on the ADG5433 (LFCSP and TSSOP package s) is used to \nenable or disable the device. When disabled, all channels are \nswitched off.  \nThe ultralow on resistance and on -resistance flatness of these \nswitches make them ideal solutions for data acquisition and gain \nswitching applications, where low distortion is critical.  \n PRODUCT HIGHLIGHTS  \n1. Trenc h isolation gu ards against latch -up. A dielectric trench  \nseparates the P and N channel transistors thereby preventing  \nlatch -up even under severe overvoltage conditions.  \n2. Low R ON.  \n3. Dual -supply operation. For applications where the analog \nsignal is bipolar, the ADG54 33/ADG 5434 can be operated \nfrom dual supplies up to ±22 V .  \n4. Single -supply operation. For applications where the analog \nsignal  is unipolar, the ADG54 33/ADG54 34 can be operated \nfrom a single -rail power supply up to 4 0 V.   \n5. 3 V logic  compatible digital inputs: VINH = 2.0 V , V INL = 0.8 V .  \n6. No V L logic power supply required.  \n IN1IN2IN3ENS1A\nD1\nS1B\nS2B\nD2\nS2AS3B\nD3S3A\nLOGICADG5433\nSWITCHES SHOWN FOR\nA LOGIC 1 INPUT.\n09207-001\nIN1IN2IN3IN4S1A\nD1\nS1B\nS2B\nD2\nS2AS4A\nD4\nS4B\nS3B\nD3\nS3A\nLOGICADG5434\nSWITCHESSHOWNFOR\nALOGIC1 INPUT.\n09207-002\nADG5433/ADG5434 Data Sheet \n \nRev. C | Page 2 of 24 TABLE OF CONTENTS  \nFeatures  .............................................................................................. 1 \nApplications  ....................................................................................... 1 \nFunctional Block  Diagrams  ............................................................. 1 \nGeneral Description  ......................................................................... 1 \nProduct Highlights  ........................................................................... 1 \nRevision History  ............................................................................... 2 \nSpecifications  ..................................................................................... 3 \n±15 V Dual Supply  ....................................................................... 3 \n±20 V Dual Supply  ....................................................................... 4 \n12 V Sin gle Supply  ........................................................................ 5 \n36 V Single Supply  ........................................................................ 6 Continuous Current per Channel, Sx or Dx  ..............................8  \nAbsolute Maximum Ratings  ............................................................9  \nESD Caution ...................................................................................9  \nPin Configuratio ns and Function Descriptions  ......................... 10 \nTypical Performance Characteristics  ........................................... 12 \nTest Circuits  ..................................................................................... 16 \nTerminolog y  .................................................................................... 18 \nTrench Isolation  .............................................................................. 19 \nApplications Information  .............................................................. 20 \nOutline Dimensions  ....................................................................... 21 \nOrdering Guide  .......................................................................... 22 \n \nREVISION HISTORY  \n6/13— Rev. B to Rev. C  \nChanges to Table 6  ............................................................................ 8 \nAdded Figure 6 ; Renumbered Sequentially  ................................ 10 \nChanges to Table 10 ........................................................................ 10 \nChanges to Figure 9  ........................................................................ 12 \nChanges to Figure 26 and Figure 27............................................. 16 \nDeleted  Figure 29 ............................................................................ 16 \nUpdated Outline Dimensions  ....................................................... 21 \nChanges to Ordering Guide  .......................................................... 22 \n5/12— Rev. A to Rev. B  \nRemoved Automotive Information (Throughout)  ....................... 1 \nChanges to Ordering Guide  .......................................................... 22 \nDeleted Automotive Products Section  ......................................... 22 \n6/11—Rev. 0 to Rev. A  \nChange to Features Section  ............................................................. 1 \nChange to I SS Parameter, Table 2 ..................................................... 5 \nChanges to Figure 4  ........................................................................ 10 \nUpdate d Outline Dimensions  ....................................................... 21 \nChanges to Ordering Guide  .......................................................... 22 \nAdded Automotive Products Section  .......................................... 22 \n10/10— Revision 0: Initial Version  \n \nData Sheet ADG5433/ADG5434 \n \nRev. C | Page 3 of 24 SPECIFICATIONS \n±15 V DUAL SUPPLY  \nVDD = +15 V ± 10%, V SS = −15 V ± 10%, GND = 0 V , unless otherwise noted.  \nTable 1.  \nParameter  25°C  −40°C  to +85°C  −40°C  to +125°C Unit  Test Conditions/Comments \nANALOG SWITCH       \nAnalog Signal Range    VDD to V SS  V   \nOn Resistance, R ON  13.5   Ω typ  VS = ±10 V, I S = −10 mA; see Figure 27 \n 15 18 22 Ω max  VDD = +13.5 V, V SS = −13.5 V  \nOn-Resistance Match Between \nChannels, ∆RON 0.3   Ω typ  VS = ±10 V , IS = −10 mA  \n 0.8 1.3 1.4 Ω max   \nOn-Resistance Flatness, R FLAT  (ON)  1.8   Ω typ  VS = ±10 V, I S = −10 mA  \n 2.2 2.6 3 Ω max   \nLEAKAGE CURRENTS      VDD = +16.5 V, V SS = −16.5 V  \nSource Off Leakage, I S (Off )  ±0.05   nA typ  VS = ±10 V, V D = \uf06d10 V  \n ±0.25 ±1 ±7 nA max   \nDrain Off Leakage, I D (Off )  ±0.1   nA typ  VS = ±10 V, V D = \uf06d10 V  \n ±0.4 ±4 ±30 nA max   \nChannel  On Leakage,  ID (On),  IS (On)  ±0.1   nA typ  VS = V D = ±10 V; see Figure 26 \n ±0.4 ±4 ±30 nA max   \nDIGITAL INPUTS       \nInput High Voltage, V INH   2.0 V min   \nInput Low Voltage, V INL   0.8 V max   \nInput Current, I INL or I INH 0.002   µA typ  VIN = V GND or V DD \n   ±0.1  µA max   \nDigital Input Capacitance, C IN 6   pF typ   \nDYNAMIC CHARACTERISTICS1       \nTransition Time, t TRANS ITION 157   ns typ  RL = 300 Ω, C L = 35 pF \n 207 245 272 ns max  VS = 10 V  \ntON (EN) 160   ns typ  RL = 300 Ω, C L = 35 pF  \n 196 241 274 ns max  VS = 10 V; see Figure 34 \ntOFF (EN) 91   ns typ  RL = 300 Ω, C L = 35 pF  \n 106 138 140 ns max  VS = 10 V; see Figure 34 \nBreak -Before -Make Time Delay, t D  45   ns typ  RL = 300 Ω, C L = 35 pF  \n   21 ns min  VS1 = V S2 = 10 V; see Figure 33 \nCharge Injection, Q INJ 130   pC typ  VS = 0 V, R S = 0 Ω, C L = 1 nF; see   \nFigure 35 \nOff Isolation  −60    dB typ  RL = 50 Ω, C L = 5 pF, f = 1 M Hz; see  \nFigure 29 \nChannel -to-Channel Crosstalk  −60    dB typ  RL = 50 Ω, CL = 5 pF, f = 1 MHz;  \nFigure 28 \nTotal Harmonic Distortion + Noise  0.01   % typ  RL = 1 kΩ, 15 V p-p, f = 20 Hz to 20  kHz;  \nsee Figure 30 \n−3 dB Bandwidth  145   MHz typ  RL = 50 Ω, C L = 5 pF; see Figure 31 \nInsertion Loss  −0.9   dB typ  RL = 50 Ω, C L = 5 pF, f = 1 MHz;  \nsee Figure 31 \nCS (Off )  14   pF typ  VS = 0 V, f = 1 MHz  \nCD (Off )  24   pF typ  VS = 0 V, f = 1 MHz  \nCD (On), C S (On)  53   pF typ  VS = 0 V, f = 1 MHz  \nADG5433/ADG5434 Data Sheet \n \nRev. C | Page 4 of 24 Parameter  25°C  −40°C  to +85°C  −40°C  to +125°C Unit  Test Conditions/Comments \nPOWER REQUIREMENTS      VDD = +16.5 V, V SS = −16.5 V  \nIDD 45   µA typ  Digital inputs = 0 V or V DD \n 55  70 µA max   \nISS 0.001   µA typ  Digital inputs = 0 V or V DD \n   1 µA max   \nVDD/VSS   ±9/±2 2 V min/V  max  GND = 0 V  \n \n1 Guaranteed by design; not subject to production test.  \n±20 V DUAL SUPPLY  \nVDD = +20 V ± 10%, V SS = −20 V ± 10%, GND = 0 V , unless otherwise noted.  \nTable 2.  \nParameter  25°C  −40°C  to +85°C  −40°C  to +125°C Unit  Test Conditions/Comments \nANALOG SWITCH       \nAnalog Signal Range    VDD to V SS  V   \nOn Resistance, R ON  12.5   Ω typ  VS = ±15 V, I S = −10 mA; see \nFigure 27 \n 14 17 21 Ω max  VDD = +18 V, V SS = −18 V  \nOn-Resistance Match Between \nChannels, ∆RON 0.3   Ω typ  VS = ±15 V , IS = −1 0 mA  \n 0.8 1.3 1.4 Ω max   \nOn-Resistance Flatness, R FLAT  (ON)  2.3   Ω typ  VS = ±15 V, I S = −10 mA  \n 2.7 3.1 3.5 Ω max   \nLEAKAGE CURRENTS      VDD = +22 V, V SS = −22 V  \nSource Off Leakage, I S (Off )  ±0.05   nA typ  VS = ±15 V, V D = \uf06d15 V  \n ±0.25 ±1 ±7 nA max   \nDrain Off Leakage, I D (Off )  ±0.1   nA typ  VS = ±15 V, V D = \uf06d15 V  \n ±0.4 ±4 ±30 nA max   \nChannel  On Leakage,  ID (On),  IS (On)  ±0.1   nA typ  VS = V D = ±15 V; see Figure 26 \n ±0.4 ±4 ±30 nA max   \nDIGITAL INPUTS       \nInput High Voltage, V INH    2.0 V min   \nInput Low Voltage, V INL    0.8 V max   \nInput Current, I INL or I INH 0.002    µA typ  VIN = V GND or V DD \n   ±0.1 µA max   \nDigital Input Capacitance, C IN 6   pF typ   \nDYNAMIC CHARACTERISTICS1       \nTransition Time, t TRANS ITION 150   ns typ  RL = 300 Ω, C L = 35 pF \n 199 230 253 ns max  VS = 10 V  \ntON (EN) 152   ns typ  RL = 300 Ω, C L = 35 pF  \n 186 223 253 ns max  VS = 10 V; see Figure 34 \ntOFF (EN)  90   ns typ  RL = 300 Ω, C L = 35 pF  \n 104 118 130 ns max  VS = 10 V; see Figure 34 \nBreak -Before -Make Time Delay, t D 36   ns typ  RL = 300 Ω, C L = 35 pF  \n   17 ns min  VS1 = V S2 = 10 V; see Figure 33 \nCharge Injection, Q INJ  176   pC typ  VS = 0 V, R S = 0 Ω, C L = 1 nF; see  \nFigure 35 \nOff Isolation  −60    dB typ  RL = 50 Ω, C L = 5 pF, f = 1MHz; see  \nFigure 29 \nChannel -to-Channel Crosstalk  −60    dB typ  RL = 50 Ω, CL = 5 pF, f = 1 MHz; see  \nFigure 28 \nTotal Harmonic Distortion + Noise  0.012   % typ  RL = 1 kΩ, 20 V p -p, f = 20 Hz to \n20 kHz; see  Figure 30  \n−3 dB Bandwidth  140   MHz typ  RL = 50 Ω, C L = 5 pF; see  Figure 31 \nData Sheet ADG5433/ADG5434 \n \nRev. C | Page 5 of 24 Parameter  25°C  −40°C  to +85°C  −40°C  to +125°C Unit  Test Conditions/Comments \nInsertion Loss  −0.8   dB typ  RL = 50 Ω, C L = 5 pF, f = 1 MHz;  \nsee Figure 31 \nCS (Off )  15   pF typ  VS = 0 V, f = 1 MHz  \nCD (Off )  23   pF typ  VS = 0 V, f = 1 MHz  \nCD (On), C S (On)  52   pF typ  VS = 0 V, f = 1 MHz  \nPOWER REQUIREMENTS      VDD = +22 V, V SS = −22 V  \nIDD 50   µA typ  Digital inputs = 0 V or V DD \n 70  110 µA max   \nISS 0.001   µA typ  Digital inputs = 0 V or V DD \n   1 µA max   \nVDD/VSS   ±9/±2 2 V min/V  max  GND = 0 V  \n \n1 Guaranteed by design; not subject to production test.  \n12 V SINGLE SUPPLY  \nVDD = 12 V ± 10%, V SS = 0 V , GND = 0 V , unless otherwise noted.  \nTable 3.  \nParameter  25°C  −40°C  to +85°C  −40°C  to +125°C Unit  Test Conditions/Comments \nANALOG SWITCH       \nAnalog Signal Range    0 V to V DD V  \nOn Resistance, R ON 26   Ω typ  VS = 0 V to 10 V, I S = −10 mA; see  \nFigure 27 \n 30 36 42 Ω max  VDD = 10.8 V, V SS = 0 V  \nOn-Resistance Match Between Channels, \n∆RON 0.3   Ω typ  VS = 0 V to 10 V, I S = −10 mA  \n 1 1.5 1.6 Ω max   \nOn-Resistance Flatness, R FLAT  (ON) 5.5   Ω typ  VS = 0 V to 10 V, I S = −10 mA  \n 6.5 8 12 Ω max   \nLEAKAGE CURRENTS      VDD = 13.2 V, V SS = 0 V  \nSource Off Leakage, I S (Off )  ±0.05   nA typ  VS = 1 V/10 V, V D = 10 V/ 1 V \n ±0.25  ±1 ±7 nA max   \nDrain Off Leakage, I D (Off )  ±0.1   nA typ  VS = 1 V/10 V, V D = 10 V/ 1 V \n ±0.4 ±4 ±30 nA max    \nChannel  On Leakage,  ID (On),  IS (On)  ±0.1   nA typ  VS = V D = 1 V/10 V; see Figure 26 \n ±0.4 ±4 ±30 nA max   \nDIGITAL INPUTS       \nInput High Voltage, V INH    2.0 V min   \nInput Low Voltage, V INL    0.8 V max   \nInput Current, I INL or I INH 0.002   µA typ  VIN = V GND or V DD \n   ±0.1 µA max   \nDigital Input Capacitance, C IN 6   pF typ   \nDYNAMIC CHARACTERISTICS1       \nTransition Time, t TRANS ITION 220   ns typ  RL = 300 Ω, C L = 35 pF \n 290 357 400 ns max  VS = 8 V  \ntON (EN) 228   ns typ  RL = 300 Ω , C L = 35 pF  \n 289 370 426 ns max  VS = 8 V; see Figure 34 \ntOFF (EN)  90   ns typ  RL = 300 Ω , C L = 35 pF  \n 115 131 151 ns max  VS = 8 V; see Figure 34 \nBreak -Before -Make Time Delay, t D  106   ns typ  RL = 300 Ω , C L = 35 pF  \n   54 ns min  VS1 = V S2 = 8 V; see Figure 33 \nCharge Injection, Q INJ  60   pC typ VS = 6 V, R S = 0 Ω , C L = 1 nF; see  \nFigure 35 \nOff Isolation  −60   dB typ  RL = 50 Ω, C L = 5 pF, f = 1 MHz; see  \nFigure 29 \nADG5433/ADG5434 Data Sheet \n \nRev. C | Page 6 of 24 Parameter  25°C  −40°C  to +85°C  −40°C  to +125°C Unit  Test Conditions/Comments \nChannel -to-Channel Crosstalk  −60   dB typ  RL = 50 Ω, CL = 5 pF, f = 1 MHz; see  \nFigure 28 \nTotal Harmonic Distortion + Noise  0.1   % typ  RL = 1 kΩ, 6 V p -p, f = 20 Hz to \n20 kHz; see Figure 30 \n−3 dB Bandwidth  150   MHz typ  RL = 50 Ω , C L = 5 pF; see  \nFigure 31 \nInsertion Loss  −0.8   dB typ  RL = 50 Ω, C L = 5 pF, f = 1 MHz; see  \nFigure 31 \nCS (Off )  18   pF typ  VS = 6 V, f = 1 MHz  \nCD (Off )  28   pF typ  VS = 6 V, f = 1 MHz  \nCD (On), C S (On)  54   pF typ  VS = 6 V, f = 1 MHz  \nPOWER REQUIREMENTS      VDD = 13.2 V  \nIDD 40   µA typ  Digital inputs = 0 V or V DD \n 50  65 µA max   \nVDD   9/40  V min/V  max  GND = 0 V, V SS = 0 V  \n \n1 Guaranteed by design; not subject to production test.  \n36 V SINGLE SUPPLY  \nVDD = 36 V ± 10%, V SS = 0 V , GND = 0 V , unless otherwise noted.  \nTable 4.  \nParameter  25°C  −40°C  to +85°C  −40°C  to +125°C Unit  Test Conditions/Comments \nANALOG SWITCH       \nAnalog Signal Range    0 V to V DD V  \nOn Resistance, R ON 14.5   Ω typ  VS = 0 V to  30 V, I S = −10 mA; see  \nFigure 27 \n 16 19 23 Ω max  VDD = 32.4 V, V SS = 0 V  \nOn-Resistance Match Between \nChannels, ∆RON 0.3   Ω typ  VS = 0 V to 30 V, I S = −10 mA  \n 0.8 1.3 1.4 Ω max   \nOn-Resistance Flatness, R FLAT  (ON) 3.5   Ω typ  VS = 0 V to 30 V, I S = −10 mA  \n 4.3 5.5 6.5 Ω max   \nLEAKAGE CURRENTS      VDD = 39.6 V, V SS = 0 V  \nSource Off Leakage, I S (Off )  ±0.05   nA typ  VS = 1 V/30 V, V D = 30 V/1 V  \n ±0.25 ±1 ±7 nA max   \nDrain Off Leakage, I D (Off )  ±0.1   nA typ  VS = 1 V/30 V, V D = 30 V/1 V  \n ±0.4 ±4 ±30 nA max    \nChannel  On Leakage,  ID (On),  IS (On)  ±0.1   nA typ  VS = V D = 1 V/30 V; see Figure 26 \n ±0.4 ±4 ±30 nA max   \nDIGITAL INPUTS       \nInput High Voltage, V INH    2.0 V min   \nInput Low Voltage, V INL    0.8 V max   \nInput Current, I INL or I INH 0.002   µA typ  VIN = V GND or V DD \n   ±0.1 µA max   \nDigital Input Capacitance, C IN 6   pF typ   \nDYNAMIC CHARACTERISTICS1       \nTransition Time, t TRANS ITION 180   ns typ  RL = 300 Ω, C L = 35 pF \n 262 274 289 ns max  VS = 18 V  \ntON (EN) 176   ns typ  RL = 300 Ω , C L = 35 pF  \n 216 238 268 ns max  VS = 18 V; see Figure 34 \ntOFF (EN)  98   ns typ  RL = 300 Ω , C L = 35 pF  \n 123 127 129 ns max  VS = 18 V; see Figure 34 \nBreak -Before -Make Time Delay, t D  50   ns typ  RL = 300 Ω, C L = 35 pF  \n   21 ns min  VS1 = V S2 = 18 V; see Figure 33 \nData Sheet ADG5433/ADG5434 \n \nRev. C | Page 7 of 24 Parameter  25°C  −40°C  to +85°C  −40°C  to +125°C Unit  Test Conditions/Comments \nCharge Injection, Q INJ  150   pC typ VS = 18 V, R S = 0 Ω, C L = 1 nF; see  \nFigure 35 \nOff Isolation  −60    dB typ  RL = 50 Ω, C L = 5 pF, f = 1 M Hz; see  \nFigure 29 \nChannel -to-Channel Crosstalk  −60    dB typ  RL = 50 Ω, CL = 5 pF, f = 1 MHz;  see  \nFigure 28 \nTotal Harmonic Distortion + Noise  0.4   % typ  RL = 1 kΩ, 18 V p -p, f = 20 Hz to \n20 kHz; see Figure 30 \n−3 dB Bandwidth  135   MHz typ  RL = 50 Ω, CL = 5 pF; see  Figure 31 \nInsertion Loss  −1   dB typ  RL = 50 Ω, C L = 5 pF, f = 1 MHz;  \nsee Figure 31 \nCS (Off )  18   pF typ  VS = 18 V, f = 1 MHz  \nCD (Off )  28   pF typ  VS = 18 V, f = 1 MHz  \nCD (On), C S (On)  46   pF typ  VS = 18 V, f = 1 MHz  \nPOWER REQUIREMENTS      VDD = 39.6 V  \nIDD 80   µA typ  Digital inputs = 0 V or V DD \n 100  130 µA max   \nVDD   9/40  V min/V  max  GND = 0 V, V SS = 0 V  \n \n1 Guaranteed by design; not subject to production test.  \nADG5433/ADG5434 Data Sheet \n \nRev. C | Page 8 of 24 CONTINUOUS CURRENT P ER CHANNEL, S x OR D x  \nTable 5. ADG5433  \nParameter  25°C  85°C  125°C  Unit  \nCONTINUOUS  CURRENT, Sx  OR D x     \nVDD = +15 V, V SS = −15 V      \nTSSOP (θJA = 112.6°C/W)  80 58 36 mA maximum  \nLFCSP (θJA = 30.4°C/W)  147 103 70 mA maximum  \nVDD = +20 V, V SS = −20 V      \nTSSOP (θJA = 112.6°C/W)  85 63 39 mA maximum  \nLFCSP (θJA = 30.4°C/W)  156 109 74 mA maximum  \nVDD = 12 V, V SS = 0 V      \nTSSOP (θJA = 112.6°C/W)  63 45 28 mA maximum  \nLFCSP (θJA = 30.4°C/W)  116 84 53 mA maximum  \nVDD = 36 V, V SS = 0 V      \nTSSOP (θJA = 112.6°C/W)  83 60 37 mA maximum  \nLFCSP (θJA = 30.4°C/W)  151 107 72 mA maximum  \nTable 6. ADG5434 \nParameter  25°C  85°C  125°C  Unit  \nCONTINUOUS CURRENT, Sx  OR D x     \nVDD = +15 V, V SS = −15 V      \nTSSOP (θJA = 112.6°C/W)  70 51 31 mA maximum  \nLFCSP (θJA = 30.4°C/W)  117 76 49 mA maximum  \nVDD = +20 V, V SS = −20 V      \nTSSOP  (θJA = 112.6°C/W)  74 54 33 mA maximum  \nLFCSP (θJA = 30.4 °C/W)  123 79 50 mA maximum  \nVDD = 12 V, V SS = 0 V      \nTSSOP (θJA = 112.6°C/W)  54 39 23 mA maximum  \nLFCSP (θJA = 30.4°C/W)  94 64 44 mA maximum  \nVDD = 36 V, V SS = 0 V      \nTSSOP (θJA = 112.6°C/W)  73 53 32 mA maximum  \nLFCSP (θJA = 30.4 °C/W)  120 78 50 mA maximum  \n \n \nData Sheet ADG5433/ADG5434\n \nRev. C | Page 9 of 24 ABSOLUTE MAXIMUM RATINGS \nTA = 25°C, unless otherwise noted. \nTable 7. \nParameter Rating \nVDD to V SS 48 V \nVDD to GND  −0.3 V to +48 V \nVSS to GND  +0.3 V to −48 V \nAnalog Inputs1 VSS − 0.3 V to V DD + 0.3 V or \n30 mA, whichever occurs \nfirst \nDigital Inputs1 VSS − 0.3 V to V DD + 0.3 V or \n30 mA, whichever occurs \nfirst \nPeak Current, Sx or Dx Pins  \nADG5433 280 mA (pulsed at 1 ms, \n10% duty cycle maximum) \nADG5434 240 mA (pulsed at 1 ms, 10% duty cycle maximum) \nContinuous Current, Sx or Dx2  Data + 15% \nTemperature Range  \nOperating  −40°C to +125°C \nStorage  −65°C to +150°C \nJunction Temperature 150°C \nThermal Impedance, θ JA  \n16-Lead TSSOP (4-Layer Board) 112.6°C/W \n20-Lead TSSOP (4-Layer Board) 143°C/W \n16-Lead LFCSP (4-Layer Board) 30.4°C/W \nReflow Soldering Peak \nTemperature, Pb Free 260(+0/−5)°C  \n1 Overvoltages at the INx, Sx, and Dx pins are clamped by internal diodes. \nLimit current to the maximum ratings given. \n2 See Table 5 and Table 6.  \nStresses above those listed under Absolute Maximum Ratings \nmay cause permanent damage to the device. This is a stress \nrating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect \ndevice reliability. \nOnly one absolute maximum rating can be applied at any  \none time.  \nESD CAUTION \n \n \n \n \n \nADG5433/ADG5434 Data Sheet\n \nRev. C | Page 10 of 24 PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS \n \n \nFigure 3. ADG5433 TSSOP Pin Configuration Figure 4. ADG5433 LFCSP_WQ Pin Configuration \nTable 8. ADG5433 Pin Function Descriptions \nPin No. \nMnemonic Description  TSSOP LFCSP_WQ \n1 15 V DD Most Positive Power Supply Potential. \n2 16 S1A Source Terminal 1A. This pi n can be an input or an output. \n3 1 D1 Drain Terminal 1. This pi n can be an input or an output. \n4 2 S1B Source Terminal 1B. This pi n can be an input or an output. \n5 3 S2B Source Terminal 2B. This pi n can be an input or an output. \n6 4 D2 Drain Terminal 2. This pi n can be an input or an output. \n7 5 S2A Source Terminal 2A. This pi n can be an input or an output. \n8 6 IN2 Logic Control Input 2. \n9 7 IN3 Logic Control Input 3. \n10 8 S3A Source Terminal 3A. This pi n can be an input or an output. \n11 9 D3 Drain Terminal 3. This pi n can be an input or an output. \n12 10 S3B Source Terminal 3B. This pi n can be an input or an output. \n13 11 V SS Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to \nground. \n14 12 EN Active Low Digital Input. When high, the device is disabled and all switches are off. When low, INx \nlogic inputs determine the on switches. \n15 13 IN1 Logic Control Input 1. \n16 14 GND Ground (0 V) Reference. \n EP Exposed \nPad The exposed pad is connected internally. For increa sed reliability of the solder joints and maximum \nthermal capability, it is recommended that the pad be soldered to the substrate, V SS. \n \nTable 9. ADG5433 Truth Table \nEN INx SxA SxB \n1 X Off  Off \n0 0  Off  On \n0 1  On Off \n \n  1\n23\n4\n567\n816\n1514\n13\n12\n11\n10\n9S1A\nD1\nS1B\nS2AD2S2BVDD\nIN1\nEN\nVSS\nS3A\nIN2 IN3D3S3BGND\nADG5433\nTOP VIEW\n(Not to Scale)\n09207-0031D1\n2 S1B\n3 S2B\n4D211VSS12 EN\n10 S3B\n9D 35S2A\n6IN2\n7IN3\n8S3A\n15\nV\nDD16\nS1A14\nGND13\nIN1\nNOTES\n1. EXPOSED PAD IS TIED TO SUBSTRATE, VSS.\n09207-005TOP VIEW\n(Not to Scale)ADG5433\nData Sheet ADG5433/ADG5434\n \nRev. C | Page 11 of 24  \nFigure 5. ADG5434 TSSOP Pin Configuration Figure 6. ADG5434 LFCSP_WQ Pin Configuration \nTable 10. ADG5434 Pin Function Descriptions \nPin No. \nMnemonic Description TSSOP LFCSP_WQ \n1 19 IN1 Logic Control Input 1. \n2 20 S1A Source Terminal 1A. This pi n can be an input or an output. \n3 1 D1 Drain Terminal 1. This pi n can be an input or an output. \n4 2 S1B Source Terminal 1B. This pi n can be an input or an output. \n5 3 V SS Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to \nground. \n6 4 GND Ground (0 V) Reference. \n7 5 S2B Source Terminal 2B. This pi n can be an input or an output. \n8 6 D2 Drain Terminal 2. This pi n can be an input or an output. \n9 7 S2A Source Terminal 2A. This pi n can be an input or an output. \n10 8 IN2 Logic Control Input 2. \n11 9 IN3 Logic Control Input 3. \n12 10 S3A Source Terminal 3A. This pi n can be an input or an output. \n13 11 D3 Drain Terminal 3. This pi n can be an input or an output. \n14 12 S3B Source Terminal 3B. This pi n can be an input or an output. \n15 N/A NC No Connect. \n16 13 V DD Most Positive Power Supply Potential. \n17 14 S4B Source Terminal 4B. This pi n can be an input or an output. \n18 15 D4 Drain Terminal 4. This pi n can be an input or an output. \n19 16 S4A Source Terminal 4A. This pi n can be an input or an output. \n20 17 IN4 Logic Control Input 4. \nN/A 18 EN Active Low Digital Input. When high, the device is disabled and all switches are off. When low, INx \nlogic inputs determine the on switches. \nN/A EP Exposed Pad The exposed pad is connected internally. For increa sed reliability of the solder joints and maximum \nthermal capability, it is recommended that the pad be soldered to the substrate, V\nSS. \n \nTable 11. ADG5434 Truth Table \nINx SxA SxB \n0  Off  On \n1  On Off \n 1\n234\n5\n6\n820\n19\n18\n1716\n15\n13S1A\nD1\nS1B\n7 S2BGNDVSSIN1\nS4A\nD4\nS4B\n14S3B\n9 S2A 12S3A\n10 IN2 11IN3D2 D3NCVDDIN4\nADG5434\nTOP VIEW\n(Not to Scale)\nNC = NO CONNECT\n09207-004D1\nS1B\nVSS\nGND\nS2BVDDS4BD4\nS3B\nD3D2S2AIN2S3AIN3\nENIN1S1AIN4S4A\n09207-00614\n13\n121\n3\n415\n112\n576 8910\n1920181716\nADG5434\nTOP VIEW\n(Not to Scale)\nNOTES\n1. THE EXPOSED PAD IS CONNECTED INTERNALLY.\n    FOR INCREASED RELIABILITY OF THE SOLDER\n    JOINTS AND MAXIMUM THERMAL CAPABILITY,\n    IT IS RECOMMENDED THAT THE PAD BE\n    SOLDERED TO THE SUBSTRATE, V SS.\nADG5433/ADG5434 Data Sheet \n \nRev. C | Page 12 of 24 TYPICAL PERFORMANCE CHARACTERISTICS  \n \nFigure 7. On Resistance as a Function of VS, VD (Dual Supply ) \n \n \nFigure 8. On Resistance as a Function of V S, VD (Dual Supply ) \n \nFigure 9. On Resistance as a Function of V S, VD (Single Supply )  \nFigure 10. On Resistance as a Function of V S, VD (Single Supply)  \n \n \nFigure 11. On Resistance as a Function of V S (VD) for Different Temperatures, \n±15 V Dual Supply  \n \nFigure 12. On Resistance as a Function of V S (VD) for Different Temperatures, \n±20 V Dual Supply  0510152025\n–18 –14 –10 –6 –2 2 6 10 14 18ON RESIS TANCE (Ω)\nVS, VD (V)TA = 25°C\nVDD = +9V\nVSS = –9VVDD = +10V\nVSS = –10V\nVDD = +11V\nVSS = –11V\nVDD = +13.5V\nVSS = –13.5V VDD = +15V\nVSS = –15V VDD = +16.5V\nVSS = –16.5V\n09207-047\n0246810121416\n–25 –20 –15 –10 –5 0 5 10 15 20 25ON RESIS TANCE (Ω)\nVS, VD (V)TA = 25°C\nVDD = +22V\nVSS = –22VVDD = +20V\nVSS = –20VVDD = +18V\nVSS = –18V\n09207-048\n05101520253035\n0 2 4 6 8 10 12 14ON RESIS TANCE (Ω)\nVS, VD (V)TA = 25°C\nVDD = 9V\nVSS = 0VVDD = 10V\nVSS = 0VVDD = 10.8V\nVSS = 0V\nVDD = 11V\nVSS = 0VVDD = 12V\nVSS = 0V VDD = 13.2V\nVSS = 0V\n09207-0440246810121416\n0 5 10 15 20 25 30 35 40 45ON RESIS TANCE (Ω)\nVS, VD (V)TA = 25°C\nVDD = 39.6V\nVSS = 0VVDD = 36V\nVSS = 0VVDD = 32.4V\nVSS = 0V\n09207-046\n0510152025\n–15 –10 –5 0 5 10 15ON RESIS TANCE (Ω)\nVS, VD (V)VDD = +15V\nVSS = –15VTA = +125°C\nTA = +85°C\nTA = +25°C\nTA = –40°C\n09207-049\n0510152025\n–20 –15 –10 –5 0 5 10 15 20ON RESIS TANCE (Ω)TA = +125°C\nTA = +85°C\nTA = +25°C\nTA = –40°C\nVS, VD (V)VDD = +20V\nVSS = –20V\n09207-045\nData Sheet ADG5433/ADG5434 \n \nRev. C | Page 13 of 24  \nFigure 13. On Resistance as a Function of V S (VD) for Different Temperatures, \n12 V Single Supply  \n \nFigure 14. On Resistance as a Function of V S (VD) for Different Temperatures, \n36 V Single Supply  \n \nFigure 15. Leakage Currents as a Function of Temperature, ±15 V Dual Supply   \nFigure 16. Leakage Currents as a Function of Temperature,  \n±20 V Dual Supply  \n \nFigure 17. Leakage Currents as a Function of Temperature,  \n12 V Single Supply  \n \nFigure 18. Leakage Currents as a Function of Temperature,  \n36 V Single Supply  0510152025303540\n0 2 4 6 8 10 12\nVS, VD (V)ON RESIS TANCE (Ω)TA = +125°C\nTA = +85°C\nTA = +25°C\nTA = –40°C\nVDD = 12V\nVSS = 0V\n09207-050\n0510152025\n0 5 10 15 20 25 30 35 40ON RESIS TANCE (Ω)TA = +125°C\nTA = +85°C\nTA = +25°C\nTA = –40°C\nVS, VD (V)VDD = 36V\nVSS = 0V\n09207-051\n0 25 50 75 100 125LEAKAGE CURRENT (nA)\nTEMPER ATURE (°C)0.6\n0.4\n–0.20\n–0.40.2VDD = +15V\nVSS = –15V\nVBIAS = +10V/–10V\nID, IS (ON) + +\nID, IS (ON) – –IS (OFF) + –\nID (OFF) – +\nID (OFF) + –IS (OFF) – +\n09207-0410 25 50 75 100 125LEAKAGE CURRENT (nA)\nTEMPER ATURE (°C)0.4\n0.2\n–0.20\n–0.4\n–0.6VDD = +20V\nVSS = –20V\nVBIAS = +15V/–15VID, IS (ON) + +\nIS (OFF) + –\nID (OFF) + –IS (OFF) – +ID, IS (ON) – –ID (OFF) – +\n09207-042\n0 25 50 75 100 125LEAKAGE CURRENT (nA)\nTEMPER ATURE (°C)0.4\n0.3\n–0.20\n–0.10.2\n0.1VDD = 12V\nVSS = 0V\nVBIAS = 1V/10V\nID, IS (ON) + +\nID, IS (ON) – –\nIS (OFF) + –\nID (OFF) – +\nID (OFF) + –IS (OFF) – +\n09207-040LEAKAGE CURRENT (nA)\nTEMPER ATURE (°C)0 25 50 75 100 1250.4\n0.2\n–0.20\n–0.4\n–0.6VDD = 36V\nVSS = 0V\nVBIAS = 1V/30V ID, IS (ON) + +\nIS (OFF) + –\nID (OFF) + –IS (OFF) – +ID, IS (ON) – –ID (OFF) – +\n09207-043\nADG5433/ADG5434 Data Sheet \n \nRev. C | Page 14 of 24  \nFigure 19. Off Isolation vs. Frequency  \n \n \nFigure 20. Crosstalk vs. Frequency  \n \n \nFigure 21. Charge Injection vs. Source Voltage   \nFigure 22. ACPSRR vs. Frequency  \n \n \nFigure 23. THD + N vs. Frequency  \n \n \nFigure 24. Bandwidth  0\n–10\n–20\n–30–40–50–60–70\n–80\n–90\n–100\n1k 10k 100k 1M 10M 100M 1GOFF ISOLATION (dB)\nFREQUENCY (Hz)\n09207-036TA = 25°C\nVDD = +15V\nVSS = –15V\n0\n–10\n–20\n–30–40–50–60–70–80\n–90\n–100\n10k 100k 1M 10M 100M 1GCROSSTALK (dB)\nFREQUENCY (Hz)\n09207-039TA = 25°C\nVDD = +15V\nVSS = –15V\n350\n0\n–20 40CHARGE INJECTION (pC)\nVS (V)\n09207-03350100150200250300\n10 0 10 20 30TA= 25°C\nVDD= +20V\nVSS= –20VVDD= +15V\nVSS= –15V\nVDD= +36V\nVSS= 0V\nVDD= +12V\nVSS= 0V0\n–10\n–20\n–30–40\n–50–60\n–70–80\n–90\n–100\n1k 10k 100k 1M 10MACPSRR (dB)\nFREQUENCY (Hz)\n09207-037NO DECOUPLING CAPACITORS\nDECOUPLING CAPACITORSTA = 25°C\nVDD = +15V\nVSS = –15V\n0.12\n0.10\n0.08\n0.06\n0.04\n0.02\n0\n0 20k 15k 10k 5kTHD + N (%)\nFREQUENCY (Hz)\n09207-038LOAD = 1kΩ\nTA = 25°CVDD= 12V, V SS= 0V, V S = 6V p-p\nVDD= 36V, V SS = 0V,  V S=18V p-p\nVDD= 15V, V SS = 15V,  V S=15V p-p\nVDD= 20V, V SS = 20V,  V S=20V p-p\n0\n–0.5\n–1.0\n–1.5–2.0\n–2.5\n–3.0\n–3.5–4.0\n–4.5\n–5.0\n1k 10k 100k 1M 10M 100M 1GINSERTION LOSS (dB)\nFREQUENCY (Hz)\n09207-035TA = 25°C\nVDD = +15V\nVSS = –15V\nData Sheet ADG5433/ADG5434 \n \nRev. C | Page 15 of 24  \nFigure 25. tTRANSITION  Times vs. Temperature   \n \n 350\n0\n–40 120TIME (ns)\nTEMPERATURE (°C)\n09207-03450100150200250300\n–20 0 20 40 60 80 100VDD= +12V, V SS = 0V\nVDD= +36V, V SS = 0V\nVDD= +15V, V SS = –15V\nVDD= +20V, V SS = –20V\nADG5433/ADG5434 Data Sheet\n \nRev. C | Page 16 of 24 TEST CIRCUITS \n \nFigure 26. On and Off Leakage \n \n \nFigure 27. On Resistance \n \nFigure 28. Channel-to-Channel Crosstalk \n Figure 29. Off Isolation \nFigure 30. THD + Noise \n \nFigure 31. Bandwidth \n \n   09206-023S1\nD\nVNC\nSVDIS (OFF)S2ID(ON)\nA\nA\n09207-021IDSSD\nVSV\nRON = V/I DS\nCHANNEL-TO-CHANNEL CROSSTALK = 20 logVOUTGNDSxA\nDx\nSxBVOUTNETWORK\nANALYZER\nRL\n50Ω\nR\n50Ω\nVS\nVSVDD VSS0.1µFVDD\n0.1µFVSS\nINx\n09207-030VOUT50ΩNETWORK\nANALYZER\nRL\n50ΩIN\nVINSxA\nDxVSVDD VSS0.1µFVDD\n0.1µFVSS\nGND50ΩNC\nSxB\nOFF ISOLATION = 20 logVOUT\nVS\n09207-028\nVOUTRSAUDIO PRECISION\nRL\n1kΩINx\nVINSx\nDxVS\nV p-pVDD VSS0.1µFVDD\n0.1µFVSS\nGND\n09207-031\nVOUT50ΩNETWORK\nANALYZER\nRL\n50ΩINx\nVINSxA\nDxVSVDD VSS0.1µFVDD\n0.1µFVSS\nGND50ΩNC\nSxB\nINSERTION LOSS = 20 logVOUT WITH SWITCH\nVOUT WITHOUT SWITCH\n09207-029\nData Sheet ADG5433/ADG5434\n \nRev. C | Page 17 of 24  \nFigure 32. Switching Timing \n \n \nFigure 33. Break-Before-Make Delay, t D \n \n \nFigure 34. Enable Delay, t ON (EN), t OFF (EN) \n \n \nFigure 35. Charge Injection \n INxVOUTDx\nSxAVDD VSSVDD VSS\nGNDCL\n35pFSxB\nVINVS0.1µF 0.1µF\nRL\n300Ω50%\n50%\n90%50%\n50%\n90%\ntON tOFFVIN\nVOUTVIN\n09207-024\nINxVOUTDx\nSxAVDD VSSVDD VSS\nGNDCL\n35pFSxB\nVINVS\nRL\n300Ω80%\ntD tDVOUTVIN\n09207-0250.1µF 0.1µF\nENIN2VDD VSSVDD VSS\nGNDADG5433\nIN1\nS1BS1A\nVIN0.1µF 0.1µF\nIN3VS\nVOUT D1\nCL\n35pF50%\n0.9VOUT 0.9VOUT\ntON (EN)50%\nVOUT\n0V0VENABLE\nDRIVE (V IN)\nOUTPUT3V\ntOFF (EN)\nRL\n300Ω50Ω\n09207-026\nVIN(NORMALLY\nCLOSED SWITCH)\nVOUTVIN(NORMALLY\nOPEN SWITCH)OFF\n∆VOUTON\nQINJ=CL×∆VOUTINxVOUTNC\nSxAVDD VSSVDD VSS\nGNDCL\n1nFDx\nVINVS0.1µF 0.1µF\nSxB\n09207-027\nADG5433/ADG5434 Data Sheet \n \nRev. C | Page 18 of 24 TERMINOLOGY  \nIDD \nIDD represents the p ositive supply current.  \nISS \nISS represents the n egative supply current.  \nVD, VS \nVD and VS represent t he analog voltage on Terminal D and \nTerminal S , respectively . \nRON \nRON is the o hmic resistance between Terminal D and \nTerminal  S.  \n∆RON \n∆RON represents t he difference between the R ON of any two \nchannels . \nRFLAT  (ON) \nThe difference between the maximum and minimum  value of \non resistance as measured  over the specified analog signal range \nis represented by R FLAT  (ON). \nIS (Off)  \nIS (Off) is the source leakage current with the switch off.  \nID (Off)  \nID (Off) is the drain leakage current with the switch off.  \nID (On), I S (On)  \nID (On) and I S (On) represent the channel leakage currents with \nthe switch on.  \nVINL  \nVINL is the maximum input voltage for Logic 0.  \nVINH  \nVINH is the minimum input voltage for Logic 1.  \nIINL, IINH \nIINL and I INH represent the low and high input currents of the \ndigital inputs.  \nCD (Off)  \nCD (Off) represents the off switch drain capacitance, which is \nmeasured with reference to ground.  \nCS (Off)  \nCS (Off) represents the off switch source capacitance, which is \nmeasur ed with reference to ground.  \nCD (On), C S (On)  \nCD (On) and C S (On) represent on switch capacitances, which \nare measured with reference to ground.  CIN \nCIN represents digital input capacitance.  \ntON (EN) \ntON (EN) represe nts the d elay time between the 50% and 90% \npoints of the digital input and switch on condition.  \ntOFF (EN) \ntOFF (EN) represents the d elay time between the 50% and 90% \npoints of the digital input and switch off condition.  \ntTRANS ITION  \nDelay time between the 50% and 90% points of the digital \ninputs and the switch on condition when switching from one \naddress state to another.  \ntD  \ntD repre sents the o ff time measured between the 80% point of \nboth sw itches when switching from one address state to another.   \nOff Isolation  \nOff isolation is a measure of unwanted signal coupling through \nan off channel.  \nCharge Injection  \nCharge injection is a measu re of the glitch impulse transferred \nfrom the digital input to the analog output during switching.  \nCrosstalk  \nCrosstalk is a  measure of unwanted signal that is coupled \nthrough from one channel to another as a result of parasitic \ncapacitance.  \nBandwidth  \nBandwidth is t he frequency at which the output is attenuated \nby 3 dB.  \nOn Response  \nOn response is t he frequency response of the on switch.  \nTotal Harmonic Distortion  + Noise (THD + N)  \nThe ratio of the harmonic amplitude plus noise of the signal to \nthe fundamental  is represented by THD + N . \nAC Power Supply Rejection Ratio  (ACPSRR)  \nACPSRR  is a measure of the ability of a part to avoid coupling \nnoise and spurious signals that ap pear on the supply voltage pin \nto the output of the switch.  The dc voltage on t he device is \nmodulated by a sine wave  of 0.62  V p-p. The ratio of the \namplitude of signal on the output to  the amplitude of the \nmodulation is the ACPSR R. \n \n \nData Sheet ADG5433/ADG5434 \n \nRev. C | Page 19 of 24 TRENCH ISOLATION  \nIn the ADG54 33/ADG5434,  an insulating oxide layer (trench) \nis placed between the NMOS and the PMOS transistors of each \nCMOS switch. Parasitic junctions, which occur between the transistors in junction isolated switches, are eliminated, and the result is a completely latch -up proof sw itch.  \nIn junction isolation, the N and P wells of the PMOS and \nNMOS transistors form a diode that is reverse -biased under \nnormal operation. However, during overvoltage conditions, this \ndiode can become  forward -biased. A silicon  controlled rectifier \n(SCR) type circuit is formed by the two transistors causing a \nsignificant amplification of the current  that, in turn, leads to \nlatch -up. With trench isolation, this diode is removed, and the \nresult is a latch -up proof switch.  \n \nFigure 36. Trench Isolation  \n \n09207-032NMOS PMOS\nP-WELL N-WELL\nBURIED OXIDE LAYER\nHANDLE WAFERTRENCH\nADG5433/ADG5434 Data Sheet \n \nRev. C | Page 20 of 24 APPLICATIONS INFORMA TION  \nThe ADG54xx family of switches and multiplexers provide a \nrobust solution for instrumentation, i ndustrial, aerospace and other \nharsh environments that are prone to latch -up, which is an \nundesirable high  current state that can lead to device failure and \npersist s until t he power supply is turned off. The \nADG5433/ADG5434 high voltage switches allow single -supply operation from 9  V to 40 V and dual supply operation from ±9  V \nto ±22  V . The ADG54 33/ADG5434 (as well as other select devices \nwithin this family ) achieve 8 kV human body model  ESD rating s, \nwhich provide  a robust solution eliminating the need for \nseparate protect circuitry designs in  some applications.  \n \nData Sheet ADG5433/ADG5434\n \nRev. C | Page 21 of 24 OUTLINE DIMENSIONS \n \nFigure 37. 16-Lead Thin Shrink  Small Outline Package [TSSOP] \n(RU-16) \nDimensions shown in millimeters \n \n \nFigure 38. 16-Lead Lead Frame Chip Scale Package [LFCSP_WQ] \n4 mm × 4 mm Body, Very Very Thin Quad \n(CP-16-17) \nDimensions shown in millimeters \n 16 9\n8 1\nPIN 1\nSEATING\nPLANE8°\n0°4.504.40\n4.306.40\nBSC5.105.00\n4.90\n0.65\nBSC0.150.051.20\nMAX\n0.20\n0.09 0.750.60\n0.45 0.30\n0.19\nCOPLANARITY\n0.10\nCOMPLIANT TO JEDEC STANDARDS MO-153-AB\n2.70\n2.60 SQ2.50\nCOMPLIANT\nTOJEDEC STANDARDS MO-220-WGGC.10.65\nBSC\nBOTTOM VIEW TOP VIEW16\n5 891213\n4EXPOSED\nPADPIN1\nINDICATOR4.104.00 SQ\n3.90\n0.45\n0.40\n0.35\nSEATING\nPLANE0.80\n0.750.700.05 MAX0.02 NOM\n0.20 REF0.20 MIN\nCOPLANARITY\n0.08PIN 1\nINDICATOR0.35\n0.30\n0.25\nFOR PROPER CONNECTION OF\nTHE EXPOSED PAD, REFER TOTHE PIN CONFIGURATION ANDFUNCTION DESCRIPTIONS\nSECTION OF THIS DATA SHEET.\n08-16-2010-C\nADG5433/ADG5434 Data Sheet\n \nRev. C | Page 22 of 24  \nFigure 39. 20-Lead Thin Shrink  Small Outline Package [TSSOP] \n(RU-20) \nDimensions shown in millimeters \n \n \nFigure 40. 20-Lead Lead Frame Chip Scale Package [LFCSP_WQ] \n4 mm × 4 mm Body, Very Very Thin Quad \n(CP-20-8) \nDimensions shown in millimeters \n \nORDERING GUIDE \nModel1 Temperature Range Description EN Pin Package Option \nADG5433BRUZ −40°C to +125°C  16-Lead Thin Shri nk Small Outline Package [TSSOP] Yes RU-16 \nADG5433BRUZ-REEL7 −40°C to +125°C  16-Lead Thin Shrink Small Outline Package [TSSOP] Yes RU-16 \nADG5433BCPZ-REEL7 −40°C to +125°C  16-Lead Lead Frame Chip Scale Package [LFCSP_WQ]  Yes CP-16-17 \nADG5434BRUZ −40°C to +125°C 20-Lead Thin Shri nk Small Outline Package [TSSOP] No RU-20 \nADG5434BRUZ-REEL7 −40°C to +125°C 20-Lead Thin Sh rink Small Outline Package [TSSOP] No RU-20 \nADG5434BCPZ-REEL7 −40°C to +125°C  20-Lead Lead Frame Chip Scale Package [LFCSP_WQ]  Yes CP-20-8 \n \n1 Z = RoHS Compliant Part.  \n COMPLIANT TO JEDEC STANDARDS MO-153-AC20\n111\n106.40 BSC4.50\n4.40\n4.30\nPIN 16.60\n6.506.40\nSEATING\nPLANE0.15\n0.05\n0.300.190.65\nBSC\n1.20 MAX0.200.090.75\n0.60\n0.458°0°\nCOPLANARIT Y\n0.10\n0.50\nBSC\n0.50\n0.40\n0.300.300.250.18\nCOMPLIANT TOJEDEC STANDARDS MO-220-WGGD.\n020509-BBOT TOM VIEW TOP VIEWEXPOSED\nPADPIN 1\nINDICATOR4.104.00 SQ3.90\nSEATING\nPLANE0.800.75\n0.700.05 MAX\n0.02 NOM\n0.20 REF0.25 MIN\nCOPLANARITY\n0.08PIN 1\nINDICATOR\n2.752.60 SQ\n2.35\nFOR PROPER CONNECTION OF\nTHE EXPOSED PAD, REFER TOTHE PIN CONFIGURATION AND\nFUNCTION DESCRIPTIONS\nSECTION OF THIS DATA SHEET.120\n6 10111516\n5\nData Sheet ADG5433/ADG5434 \n \nRev. C | Page 23 of 24 NOTES  \n \nADG5433/ADG5434 Data Sheet\n \nRev. C | Page 24 of 24 NOTES \n \n \n©2010–2013 Analog Devices, Inc. All ri ghts reserved. Trademarks and  \n registered trademarks are the prop erty of their respective owners. \n  D09207-0-6/13(C)  \n'}]
!==============================================================================!
### Component Summary: ADG5434BCPZ-REEL7

#### Key Specifications:
- **Voltage Ratings:**
  - Dual Supply: ±9 V to ±22 V
  - Single Supply: 9 V to 40 V
  - Maximum Supply Voltage: 48 V
- **Current Ratings:**
  - Continuous Current per Channel: 
    - TSSOP: 70 mA (at 25°C)
    - LFCSP: 117 mA (at 25°C)
- **Power Consumption:**
  - IDD: 50 µA (typical at ±20 V)
  - ISS: 0.001 µA (typical at ±20 V)
- **Operating Temperature Range:**
  - -40°C to +125°C
- **Package Type:**
  - 20-Lead Thin Shrink Small Outline Package (TSSOP)
  - 20-Lead Lead Frame Chip Scale Package (LFCSP_WQ)
- **Special Features:**
  - Latch-up proof design
  - ESD rating: 8 kV (Human Body Model)
  - Low on-resistance: 12.5 Ω (typical at ±15 V)
  - Break-before-make switching action
- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 (JEDEC J-STD-020E)

#### Description:
The ADG5434BCPZ-REEL7 is a high-voltage, latch-up proof, monolithic CMOS analog switch that features four independently selectable single-pole, double-throw (SPDT) switches. It is designed to operate with both dual and single supply voltages, making it versatile for various applications. The device is characterized by low on-resistance and excellent linearity, making it suitable for high-performance signal switching.

#### Typical Applications:
- **Relay Replacement:** The ADG5434 can replace mechanical relays in applications where reliability and speed are critical.
- **Automatic Test Equipment:** Ideal for switching signals in test setups, ensuring accurate measurements.
- **Data Acquisition Systems:** Used in systems that require precise signal routing with minimal distortion.
- **Instrumentation:** Suitable for use in sensitive measurement devices where signal integrity is paramount.
- **Avionics:** Can be utilized in aerospace applications due to its robust design and high ESD protection.
- **Audio and Video Switching:** Effective for routing audio and video signals without introducing significant distortion or noise.
- **Communication Systems:** Useful in various communication applications where signal switching is required.

This component is particularly advantageous in environments where high reliability and performance are essential, such as industrial, aerospace, and instrumentation applications.