//
// Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
//
// On Thu Jan 20 13:02:28 IST 2022
//
//
// Ports:
// Name                         I/O  size props
// RDY_subifc_put_compute_params_put  O     1
// subifc_get_compute_finish_get  O     1 const
// RDY_subifc_get_compute_finish_get  O     1
// get_inp_addr_0_get             O    10
// RDY_get_inp_addr_0_get         O     1
// get_inp_addr_1_get             O    10
// RDY_get_inp_addr_1_get         O     1
// get_inp_addr_2_get             O    10
// RDY_get_inp_addr_2_get         O     1
// get_inp_addr_3_get             O    10
// RDY_get_inp_addr_3_get         O     1
// get_inp_addr_4_get             O    10
// RDY_get_inp_addr_4_get         O     1
// get_inp_addr_5_get             O    10
// RDY_get_inp_addr_5_get         O     1
// get_inp_addr_6_get             O    10
// RDY_get_inp_addr_6_get         O     1
// get_inp_addr_7_get             O    10
// RDY_get_inp_addr_7_get         O     1
// get_inp_addr_8_get             O    10
// RDY_get_inp_addr_8_get         O     1
// get_inp_addr_9_get             O    10
// RDY_get_inp_addr_9_get         O     1
// get_inp_addr_10_get            O    10
// RDY_get_inp_addr_10_get        O     1
// get_inp_addr_11_get            O    10
// RDY_get_inp_addr_11_get        O     1
// get_inp_addr_12_get            O    10
// RDY_get_inp_addr_12_get        O     1
// get_inp_addr_13_get            O    10
// RDY_get_inp_addr_13_get        O     1
// get_inp_addr_14_get            O    10
// RDY_get_inp_addr_14_get        O     1
// get_inp_addr_15_get            O    10
// RDY_get_inp_addr_15_get        O     1
// get_inp_addr_16_get            O    10
// RDY_get_inp_addr_16_get        O     1
// get_inp_addr_17_get            O    10
// RDY_get_inp_addr_17_get        O     1
// get_inp_addr_18_get            O    10
// RDY_get_inp_addr_18_get        O     1
// get_inp_addr_19_get            O    10
// RDY_get_inp_addr_19_get        O     1
// get_inp_addr_20_get            O    10
// RDY_get_inp_addr_20_get        O     1
// get_inp_addr_21_get            O    10
// RDY_get_inp_addr_21_get        O     1
// get_inp_addr_22_get            O    10
// RDY_get_inp_addr_22_get        O     1
// get_inp_addr_23_get            O    10
// RDY_get_inp_addr_23_get        O     1
// get_inp_addr_24_get            O    10
// RDY_get_inp_addr_24_get        O     1
// get_inp_addr_25_get            O    10
// RDY_get_inp_addr_25_get        O     1
// get_inp_addr_26_get            O    10
// RDY_get_inp_addr_26_get        O     1
// get_inp_addr_27_get            O    10
// RDY_get_inp_addr_27_get        O     1
// get_inp_addr_28_get            O    10
// RDY_get_inp_addr_28_get        O     1
// get_inp_addr_29_get            O    10
// RDY_get_inp_addr_29_get        O     1
// get_inp_addr_30_get            O    10
// RDY_get_inp_addr_30_get        O     1
// get_inp_addr_31_get            O    10
// RDY_get_inp_addr_31_get        O     1
// RDY_put_inp_resp_0_put         O     1 reg
// RDY_put_inp_resp_1_put         O     1 reg
// RDY_put_inp_resp_2_put         O     1 reg
// RDY_put_inp_resp_3_put         O     1 reg
// RDY_put_inp_resp_4_put         O     1 reg
// RDY_put_inp_resp_5_put         O     1 reg
// RDY_put_inp_resp_6_put         O     1 reg
// RDY_put_inp_resp_7_put         O     1 reg
// RDY_put_inp_resp_8_put         O     1 reg
// RDY_put_inp_resp_9_put         O     1 reg
// RDY_put_inp_resp_10_put        O     1 reg
// RDY_put_inp_resp_11_put        O     1 reg
// RDY_put_inp_resp_12_put        O     1 reg
// RDY_put_inp_resp_13_put        O     1 reg
// RDY_put_inp_resp_14_put        O     1 reg
// RDY_put_inp_resp_15_put        O     1 reg
// RDY_put_inp_resp_16_put        O     1 reg
// RDY_put_inp_resp_17_put        O     1 reg
// RDY_put_inp_resp_18_put        O     1 reg
// RDY_put_inp_resp_19_put        O     1 reg
// RDY_put_inp_resp_20_put        O     1 reg
// RDY_put_inp_resp_21_put        O     1 reg
// RDY_put_inp_resp_22_put        O     1 reg
// RDY_put_inp_resp_23_put        O     1 reg
// RDY_put_inp_resp_24_put        O     1 reg
// RDY_put_inp_resp_25_put        O     1 reg
// RDY_put_inp_resp_26_put        O     1 reg
// RDY_put_inp_resp_27_put        O     1 reg
// RDY_put_inp_resp_28_put        O     1 reg
// RDY_put_inp_resp_29_put        O     1 reg
// RDY_put_inp_resp_30_put        O     1 reg
// RDY_put_inp_resp_31_put        O     1 reg
// get_wt_addr                    O    16 reg
// RDY_get_wt_addr                O     1
// RDY_put_wt_resp                O     1
// get_old_out_addr_0_get         O    10
// RDY_get_old_out_addr_0_get     O     1
// get_old_out_addr_1_get         O    10 reg
// RDY_get_old_out_addr_1_get     O     1
// get_old_out_addr_2_get         O    10 reg
// RDY_get_old_out_addr_2_get     O     1
// get_old_out_addr_3_get         O    10 reg
// RDY_get_old_out_addr_3_get     O     1
// get_old_out_addr_4_get         O    10 reg
// RDY_get_old_out_addr_4_get     O     1
// get_old_out_addr_5_get         O    10 reg
// RDY_get_old_out_addr_5_get     O     1
// get_old_out_addr_6_get         O    10 reg
// RDY_get_old_out_addr_6_get     O     1
// get_old_out_addr_7_get         O    10 reg
// RDY_get_old_out_addr_7_get     O     1
// get_old_out_addr_8_get         O    10 reg
// RDY_get_old_out_addr_8_get     O     1
// get_old_out_addr_9_get         O    10 reg
// RDY_get_old_out_addr_9_get     O     1
// get_old_out_addr_10_get        O    10 reg
// RDY_get_old_out_addr_10_get    O     1
// get_old_out_addr_11_get        O    10 reg
// RDY_get_old_out_addr_11_get    O     1
// get_old_out_addr_12_get        O    10 reg
// RDY_get_old_out_addr_12_get    O     1
// get_old_out_addr_13_get        O    10 reg
// RDY_get_old_out_addr_13_get    O     1
// get_old_out_addr_14_get        O    10 reg
// RDY_get_old_out_addr_14_get    O     1
// get_old_out_addr_15_get        O    10 reg
// RDY_get_old_out_addr_15_get    O     1
// get_old_out_addr_16_get        O    10 reg
// RDY_get_old_out_addr_16_get    O     1
// get_old_out_addr_17_get        O    10 reg
// RDY_get_old_out_addr_17_get    O     1
// get_old_out_addr_18_get        O    10 reg
// RDY_get_old_out_addr_18_get    O     1
// get_old_out_addr_19_get        O    10 reg
// RDY_get_old_out_addr_19_get    O     1
// get_old_out_addr_20_get        O    10 reg
// RDY_get_old_out_addr_20_get    O     1
// get_old_out_addr_21_get        O    10 reg
// RDY_get_old_out_addr_21_get    O     1
// get_old_out_addr_22_get        O    10 reg
// RDY_get_old_out_addr_22_get    O     1
// get_old_out_addr_23_get        O    10 reg
// RDY_get_old_out_addr_23_get    O     1
// get_old_out_addr_24_get        O    10 reg
// RDY_get_old_out_addr_24_get    O     1
// get_old_out_addr_25_get        O    10 reg
// RDY_get_old_out_addr_25_get    O     1
// get_old_out_addr_26_get        O    10 reg
// RDY_get_old_out_addr_26_get    O     1
// get_old_out_addr_27_get        O    10 reg
// RDY_get_old_out_addr_27_get    O     1
// get_old_out_addr_28_get        O    10 reg
// RDY_get_old_out_addr_28_get    O     1
// get_old_out_addr_29_get        O    10 reg
// RDY_get_old_out_addr_29_get    O     1
// get_old_out_addr_30_get        O    10 reg
// RDY_get_old_out_addr_30_get    O     1
// get_old_out_addr_31_get        O    10 reg
// RDY_get_old_out_addr_31_get    O     1
// RDY_put_old_out_resp_0_put     O     1
// RDY_put_old_out_resp_1_put     O     1
// RDY_put_old_out_resp_2_put     O     1
// RDY_put_old_out_resp_3_put     O     1
// RDY_put_old_out_resp_4_put     O     1
// RDY_put_old_out_resp_5_put     O     1
// RDY_put_old_out_resp_6_put     O     1
// RDY_put_old_out_resp_7_put     O     1
// RDY_put_old_out_resp_8_put     O     1
// RDY_put_old_out_resp_9_put     O     1
// RDY_put_old_out_resp_10_put    O     1
// RDY_put_old_out_resp_11_put    O     1
// RDY_put_old_out_resp_12_put    O     1
// RDY_put_old_out_resp_13_put    O     1
// RDY_put_old_out_resp_14_put    O     1
// RDY_put_old_out_resp_15_put    O     1
// RDY_put_old_out_resp_16_put    O     1
// RDY_put_old_out_resp_17_put    O     1
// RDY_put_old_out_resp_18_put    O     1
// RDY_put_old_out_resp_19_put    O     1
// RDY_put_old_out_resp_20_put    O     1
// RDY_put_old_out_resp_21_put    O     1
// RDY_put_old_out_resp_22_put    O     1
// RDY_put_old_out_resp_23_put    O     1
// RDY_put_old_out_resp_24_put    O     1
// RDY_put_old_out_resp_25_put    O     1
// RDY_put_old_out_resp_26_put    O     1
// RDY_put_old_out_resp_27_put    O     1
// RDY_put_old_out_resp_28_put    O     1
// RDY_put_old_out_resp_29_put    O     1
// RDY_put_old_out_resp_30_put    O     1
// RDY_put_old_out_resp_31_put    O     1
// get_new_output_data_0_get      O    41
// RDY_get_new_output_data_0_get  O     1
// get_new_output_data_1_get      O    41
// RDY_get_new_output_data_1_get  O     1
// get_new_output_data_2_get      O    41
// RDY_get_new_output_data_2_get  O     1
// get_new_output_data_3_get      O    41
// RDY_get_new_output_data_3_get  O     1
// get_new_output_data_4_get      O    41
// RDY_get_new_output_data_4_get  O     1
// get_new_output_data_5_get      O    41
// RDY_get_new_output_data_5_get  O     1
// get_new_output_data_6_get      O    41
// RDY_get_new_output_data_6_get  O     1
// get_new_output_data_7_get      O    41
// RDY_get_new_output_data_7_get  O     1
// get_new_output_data_8_get      O    41
// RDY_get_new_output_data_8_get  O     1
// get_new_output_data_9_get      O    41
// RDY_get_new_output_data_9_get  O     1
// get_new_output_data_10_get     O    41
// RDY_get_new_output_data_10_get  O     1
// get_new_output_data_11_get     O    41
// RDY_get_new_output_data_11_get  O     1
// get_new_output_data_12_get     O    41
// RDY_get_new_output_data_12_get  O     1
// get_new_output_data_13_get     O    41
// RDY_get_new_output_data_13_get  O     1
// get_new_output_data_14_get     O    41
// RDY_get_new_output_data_14_get  O     1
// get_new_output_data_15_get     O    41
// RDY_get_new_output_data_15_get  O     1
// get_new_output_data_16_get     O    41
// RDY_get_new_output_data_16_get  O     1
// get_new_output_data_17_get     O    41
// RDY_get_new_output_data_17_get  O     1
// get_new_output_data_18_get     O    41
// RDY_get_new_output_data_18_get  O     1
// get_new_output_data_19_get     O    41
// RDY_get_new_output_data_19_get  O     1
// get_new_output_data_20_get     O    41
// RDY_get_new_output_data_20_get  O     1
// get_new_output_data_21_get     O    41
// RDY_get_new_output_data_21_get  O     1
// get_new_output_data_22_get     O    41
// RDY_get_new_output_data_22_get  O     1
// get_new_output_data_23_get     O    41
// RDY_get_new_output_data_23_get  O     1
// get_new_output_data_24_get     O    41
// RDY_get_new_output_data_24_get  O     1
// get_new_output_data_25_get     O    41
// RDY_get_new_output_data_25_get  O     1
// get_new_output_data_26_get     O    41
// RDY_get_new_output_data_26_get  O     1
// get_new_output_data_27_get     O    41
// RDY_get_new_output_data_27_get  O     1
// get_new_output_data_28_get     O    41
// RDY_get_new_output_data_28_get  O     1
// get_new_output_data_29_get     O    41
// RDY_get_new_output_data_29_get  O     1
// get_new_output_data_30_get     O    41
// RDY_get_new_output_data_30_get  O     1
// get_new_output_data_31_get     O    41
// RDY_get_new_output_data_31_get  O     1
// CLK                            I     1 clock
// RST_N                          I     1 reset
// subifc_put_compute_params_put  I   120
// put_inp_resp_0_put             I     8 reg
// put_inp_resp_1_put             I     8 reg
// put_inp_resp_2_put             I     8 reg
// put_inp_resp_3_put             I     8 reg
// put_inp_resp_4_put             I     8 reg
// put_inp_resp_5_put             I     8 reg
// put_inp_resp_6_put             I     8 reg
// put_inp_resp_7_put             I     8 reg
// put_inp_resp_8_put             I     8 reg
// put_inp_resp_9_put             I     8 reg
// put_inp_resp_10_put            I     8 reg
// put_inp_resp_11_put            I     8 reg
// put_inp_resp_12_put            I     8 reg
// put_inp_resp_13_put            I     8 reg
// put_inp_resp_14_put            I     8 reg
// put_inp_resp_15_put            I     8 reg
// put_inp_resp_16_put            I     8 reg
// put_inp_resp_17_put            I     8 reg
// put_inp_resp_18_put            I     8 reg
// put_inp_resp_19_put            I     8 reg
// put_inp_resp_20_put            I     8 reg
// put_inp_resp_21_put            I     8 reg
// put_inp_resp_22_put            I     8 reg
// put_inp_resp_23_put            I     8 reg
// put_inp_resp_24_put            I     8 reg
// put_inp_resp_25_put            I     8 reg
// put_inp_resp_26_put            I     8 reg
// put_inp_resp_27_put            I     8 reg
// put_inp_resp_28_put            I     8 reg
// put_inp_resp_29_put            I     8 reg
// put_inp_resp_30_put            I     8 reg
// put_inp_resp_31_put            I     8 reg
// put_wt_resp_weights            I   256 reg
// put_old_out_resp_0_put         I    32
// put_old_out_resp_1_put         I    32
// put_old_out_resp_2_put         I    32
// put_old_out_resp_3_put         I    32
// put_old_out_resp_4_put         I    32
// put_old_out_resp_5_put         I    32
// put_old_out_resp_6_put         I    32
// put_old_out_resp_7_put         I    32
// put_old_out_resp_8_put         I    32
// put_old_out_resp_9_put         I    32
// put_old_out_resp_10_put        I    32
// put_old_out_resp_11_put        I    32
// put_old_out_resp_12_put        I    32
// put_old_out_resp_13_put        I    32
// put_old_out_resp_14_put        I    32
// put_old_out_resp_15_put        I    32
// put_old_out_resp_16_put        I    32
// put_old_out_resp_17_put        I    32
// put_old_out_resp_18_put        I    32
// put_old_out_resp_19_put        I    32
// put_old_out_resp_20_put        I    32
// put_old_out_resp_21_put        I    32
// put_old_out_resp_22_put        I    32
// put_old_out_resp_23_put        I    32
// put_old_out_resp_24_put        I    32
// put_old_out_resp_25_put        I    32
// put_old_out_resp_26_put        I    32
// put_old_out_resp_27_put        I    32
// put_old_out_resp_28_put        I    32
// put_old_out_resp_29_put        I    32
// put_old_out_resp_30_put        I    32
// put_old_out_resp_31_put        I    32
// EN_subifc_put_compute_params_put  I     1
// EN_put_inp_resp_0_put          I     1
// EN_put_inp_resp_1_put          I     1
// EN_put_inp_resp_2_put          I     1
// EN_put_inp_resp_3_put          I     1
// EN_put_inp_resp_4_put          I     1
// EN_put_inp_resp_5_put          I     1
// EN_put_inp_resp_6_put          I     1
// EN_put_inp_resp_7_put          I     1
// EN_put_inp_resp_8_put          I     1
// EN_put_inp_resp_9_put          I     1
// EN_put_inp_resp_10_put         I     1
// EN_put_inp_resp_11_put         I     1
// EN_put_inp_resp_12_put         I     1
// EN_put_inp_resp_13_put         I     1
// EN_put_inp_resp_14_put         I     1
// EN_put_inp_resp_15_put         I     1
// EN_put_inp_resp_16_put         I     1
// EN_put_inp_resp_17_put         I     1
// EN_put_inp_resp_18_put         I     1
// EN_put_inp_resp_19_put         I     1
// EN_put_inp_resp_20_put         I     1
// EN_put_inp_resp_21_put         I     1
// EN_put_inp_resp_22_put         I     1
// EN_put_inp_resp_23_put         I     1
// EN_put_inp_resp_24_put         I     1
// EN_put_inp_resp_25_put         I     1
// EN_put_inp_resp_26_put         I     1
// EN_put_inp_resp_27_put         I     1
// EN_put_inp_resp_28_put         I     1
// EN_put_inp_resp_29_put         I     1
// EN_put_inp_resp_30_put         I     1
// EN_put_inp_resp_31_put         I     1
// EN_put_wt_resp                 I     1
// EN_put_old_out_resp_0_put      I     1
// EN_put_old_out_resp_1_put      I     1
// EN_put_old_out_resp_2_put      I     1
// EN_put_old_out_resp_3_put      I     1
// EN_put_old_out_resp_4_put      I     1
// EN_put_old_out_resp_5_put      I     1
// EN_put_old_out_resp_6_put      I     1
// EN_put_old_out_resp_7_put      I     1
// EN_put_old_out_resp_8_put      I     1
// EN_put_old_out_resp_9_put      I     1
// EN_put_old_out_resp_10_put     I     1
// EN_put_old_out_resp_11_put     I     1
// EN_put_old_out_resp_12_put     I     1
// EN_put_old_out_resp_13_put     I     1
// EN_put_old_out_resp_14_put     I     1
// EN_put_old_out_resp_15_put     I     1
// EN_put_old_out_resp_16_put     I     1
// EN_put_old_out_resp_17_put     I     1
// EN_put_old_out_resp_18_put     I     1
// EN_put_old_out_resp_19_put     I     1
// EN_put_old_out_resp_20_put     I     1
// EN_put_old_out_resp_21_put     I     1
// EN_put_old_out_resp_22_put     I     1
// EN_put_old_out_resp_23_put     I     1
// EN_put_old_out_resp_24_put     I     1
// EN_put_old_out_resp_25_put     I     1
// EN_put_old_out_resp_26_put     I     1
// EN_put_old_out_resp_27_put     I     1
// EN_put_old_out_resp_28_put     I     1
// EN_put_old_out_resp_29_put     I     1
// EN_put_old_out_resp_30_put     I     1
// EN_put_old_out_resp_31_put     I     1
// EN_subifc_get_compute_finish_get  I     1
// EN_get_inp_addr_0_get          I     1 unused
// EN_get_inp_addr_1_get          I     1 unused
// EN_get_inp_addr_2_get          I     1 unused
// EN_get_inp_addr_3_get          I     1 unused
// EN_get_inp_addr_4_get          I     1 unused
// EN_get_inp_addr_5_get          I     1 unused
// EN_get_inp_addr_6_get          I     1 unused
// EN_get_inp_addr_7_get          I     1 unused
// EN_get_inp_addr_8_get          I     1 unused
// EN_get_inp_addr_9_get          I     1 unused
// EN_get_inp_addr_10_get         I     1 unused
// EN_get_inp_addr_11_get         I     1 unused
// EN_get_inp_addr_12_get         I     1 unused
// EN_get_inp_addr_13_get         I     1 unused
// EN_get_inp_addr_14_get         I     1 unused
// EN_get_inp_addr_15_get         I     1 unused
// EN_get_inp_addr_16_get         I     1 unused
// EN_get_inp_addr_17_get         I     1 unused
// EN_get_inp_addr_18_get         I     1 unused
// EN_get_inp_addr_19_get         I     1 unused
// EN_get_inp_addr_20_get         I     1 unused
// EN_get_inp_addr_21_get         I     1 unused
// EN_get_inp_addr_22_get         I     1 unused
// EN_get_inp_addr_23_get         I     1 unused
// EN_get_inp_addr_24_get         I     1 unused
// EN_get_inp_addr_25_get         I     1 unused
// EN_get_inp_addr_26_get         I     1 unused
// EN_get_inp_addr_27_get         I     1 unused
// EN_get_inp_addr_28_get         I     1 unused
// EN_get_inp_addr_29_get         I     1 unused
// EN_get_inp_addr_30_get         I     1 unused
// EN_get_inp_addr_31_get         I     1 unused
// EN_get_wt_addr                 I     1
// EN_get_old_out_addr_0_get      I     1 unused
// EN_get_old_out_addr_1_get      I     1 unused
// EN_get_old_out_addr_2_get      I     1 unused
// EN_get_old_out_addr_3_get      I     1 unused
// EN_get_old_out_addr_4_get      I     1 unused
// EN_get_old_out_addr_5_get      I     1 unused
// EN_get_old_out_addr_6_get      I     1 unused
// EN_get_old_out_addr_7_get      I     1 unused
// EN_get_old_out_addr_8_get      I     1 unused
// EN_get_old_out_addr_9_get      I     1 unused
// EN_get_old_out_addr_10_get     I     1 unused
// EN_get_old_out_addr_11_get     I     1 unused
// EN_get_old_out_addr_12_get     I     1 unused
// EN_get_old_out_addr_13_get     I     1 unused
// EN_get_old_out_addr_14_get     I     1 unused
// EN_get_old_out_addr_15_get     I     1 unused
// EN_get_old_out_addr_16_get     I     1 unused
// EN_get_old_out_addr_17_get     I     1 unused
// EN_get_old_out_addr_18_get     I     1 unused
// EN_get_old_out_addr_19_get     I     1 unused
// EN_get_old_out_addr_20_get     I     1 unused
// EN_get_old_out_addr_21_get     I     1 unused
// EN_get_old_out_addr_22_get     I     1 unused
// EN_get_old_out_addr_23_get     I     1 unused
// EN_get_old_out_addr_24_get     I     1 unused
// EN_get_old_out_addr_25_get     I     1 unused
// EN_get_old_out_addr_26_get     I     1 unused
// EN_get_old_out_addr_27_get     I     1 unused
// EN_get_old_out_addr_28_get     I     1 unused
// EN_get_old_out_addr_29_get     I     1 unused
// EN_get_old_out_addr_30_get     I     1 unused
// EN_get_old_out_addr_31_get     I     1 unused
// EN_get_new_output_data_0_get   I     1
// EN_get_new_output_data_1_get   I     1
// EN_get_new_output_data_2_get   I     1
// EN_get_new_output_data_3_get   I     1
// EN_get_new_output_data_4_get   I     1
// EN_get_new_output_data_5_get   I     1
// EN_get_new_output_data_6_get   I     1
// EN_get_new_output_data_7_get   I     1
// EN_get_new_output_data_8_get   I     1
// EN_get_new_output_data_9_get   I     1
// EN_get_new_output_data_10_get  I     1
// EN_get_new_output_data_11_get  I     1
// EN_get_new_output_data_12_get  I     1
// EN_get_new_output_data_13_get  I     1
// EN_get_new_output_data_14_get  I     1
// EN_get_new_output_data_15_get  I     1
// EN_get_new_output_data_16_get  I     1
// EN_get_new_output_data_17_get  I     1
// EN_get_new_output_data_18_get  I     1
// EN_get_new_output_data_19_get  I     1
// EN_get_new_output_data_20_get  I     1
// EN_get_new_output_data_21_get  I     1
// EN_get_new_output_data_22_get  I     1
// EN_get_new_output_data_23_get  I     1
// EN_get_new_output_data_24_get  I     1
// EN_get_new_output_data_25_get  I     1
// EN_get_new_output_data_26_get  I     1
// EN_get_new_output_data_27_get  I     1
// EN_get_new_output_data_28_get  I     1
// EN_get_new_output_data_29_get  I     1
// EN_get_new_output_data_30_get  I     1
// EN_get_new_output_data_31_get  I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkcompute(CLK,
		 RST_N,

		 subifc_put_compute_params_put,
		 EN_subifc_put_compute_params_put,
		 RDY_subifc_put_compute_params_put,

		 EN_subifc_get_compute_finish_get,
		 subifc_get_compute_finish_get,
		 RDY_subifc_get_compute_finish_get,

		 EN_get_inp_addr_0_get,
		 get_inp_addr_0_get,
		 RDY_get_inp_addr_0_get,

		 EN_get_inp_addr_1_get,
		 get_inp_addr_1_get,
		 RDY_get_inp_addr_1_get,

		 EN_get_inp_addr_2_get,
		 get_inp_addr_2_get,
		 RDY_get_inp_addr_2_get,

		 EN_get_inp_addr_3_get,
		 get_inp_addr_3_get,
		 RDY_get_inp_addr_3_get,

		 EN_get_inp_addr_4_get,
		 get_inp_addr_4_get,
		 RDY_get_inp_addr_4_get,

		 EN_get_inp_addr_5_get,
		 get_inp_addr_5_get,
		 RDY_get_inp_addr_5_get,

		 EN_get_inp_addr_6_get,
		 get_inp_addr_6_get,
		 RDY_get_inp_addr_6_get,

		 EN_get_inp_addr_7_get,
		 get_inp_addr_7_get,
		 RDY_get_inp_addr_7_get,

		 EN_get_inp_addr_8_get,
		 get_inp_addr_8_get,
		 RDY_get_inp_addr_8_get,

		 EN_get_inp_addr_9_get,
		 get_inp_addr_9_get,
		 RDY_get_inp_addr_9_get,

		 EN_get_inp_addr_10_get,
		 get_inp_addr_10_get,
		 RDY_get_inp_addr_10_get,

		 EN_get_inp_addr_11_get,
		 get_inp_addr_11_get,
		 RDY_get_inp_addr_11_get,

		 EN_get_inp_addr_12_get,
		 get_inp_addr_12_get,
		 RDY_get_inp_addr_12_get,

		 EN_get_inp_addr_13_get,
		 get_inp_addr_13_get,
		 RDY_get_inp_addr_13_get,

		 EN_get_inp_addr_14_get,
		 get_inp_addr_14_get,
		 RDY_get_inp_addr_14_get,

		 EN_get_inp_addr_15_get,
		 get_inp_addr_15_get,
		 RDY_get_inp_addr_15_get,

		 EN_get_inp_addr_16_get,
		 get_inp_addr_16_get,
		 RDY_get_inp_addr_16_get,

		 EN_get_inp_addr_17_get,
		 get_inp_addr_17_get,
		 RDY_get_inp_addr_17_get,

		 EN_get_inp_addr_18_get,
		 get_inp_addr_18_get,
		 RDY_get_inp_addr_18_get,

		 EN_get_inp_addr_19_get,
		 get_inp_addr_19_get,
		 RDY_get_inp_addr_19_get,

		 EN_get_inp_addr_20_get,
		 get_inp_addr_20_get,
		 RDY_get_inp_addr_20_get,

		 EN_get_inp_addr_21_get,
		 get_inp_addr_21_get,
		 RDY_get_inp_addr_21_get,

		 EN_get_inp_addr_22_get,
		 get_inp_addr_22_get,
		 RDY_get_inp_addr_22_get,

		 EN_get_inp_addr_23_get,
		 get_inp_addr_23_get,
		 RDY_get_inp_addr_23_get,

		 EN_get_inp_addr_24_get,
		 get_inp_addr_24_get,
		 RDY_get_inp_addr_24_get,

		 EN_get_inp_addr_25_get,
		 get_inp_addr_25_get,
		 RDY_get_inp_addr_25_get,

		 EN_get_inp_addr_26_get,
		 get_inp_addr_26_get,
		 RDY_get_inp_addr_26_get,

		 EN_get_inp_addr_27_get,
		 get_inp_addr_27_get,
		 RDY_get_inp_addr_27_get,

		 EN_get_inp_addr_28_get,
		 get_inp_addr_28_get,
		 RDY_get_inp_addr_28_get,

		 EN_get_inp_addr_29_get,
		 get_inp_addr_29_get,
		 RDY_get_inp_addr_29_get,

		 EN_get_inp_addr_30_get,
		 get_inp_addr_30_get,
		 RDY_get_inp_addr_30_get,

		 EN_get_inp_addr_31_get,
		 get_inp_addr_31_get,
		 RDY_get_inp_addr_31_get,

		 put_inp_resp_0_put,
		 EN_put_inp_resp_0_put,
		 RDY_put_inp_resp_0_put,

		 put_inp_resp_1_put,
		 EN_put_inp_resp_1_put,
		 RDY_put_inp_resp_1_put,

		 put_inp_resp_2_put,
		 EN_put_inp_resp_2_put,
		 RDY_put_inp_resp_2_put,

		 put_inp_resp_3_put,
		 EN_put_inp_resp_3_put,
		 RDY_put_inp_resp_3_put,

		 put_inp_resp_4_put,
		 EN_put_inp_resp_4_put,
		 RDY_put_inp_resp_4_put,

		 put_inp_resp_5_put,
		 EN_put_inp_resp_5_put,
		 RDY_put_inp_resp_5_put,

		 put_inp_resp_6_put,
		 EN_put_inp_resp_6_put,
		 RDY_put_inp_resp_6_put,

		 put_inp_resp_7_put,
		 EN_put_inp_resp_7_put,
		 RDY_put_inp_resp_7_put,

		 put_inp_resp_8_put,
		 EN_put_inp_resp_8_put,
		 RDY_put_inp_resp_8_put,

		 put_inp_resp_9_put,
		 EN_put_inp_resp_9_put,
		 RDY_put_inp_resp_9_put,

		 put_inp_resp_10_put,
		 EN_put_inp_resp_10_put,
		 RDY_put_inp_resp_10_put,

		 put_inp_resp_11_put,
		 EN_put_inp_resp_11_put,
		 RDY_put_inp_resp_11_put,

		 put_inp_resp_12_put,
		 EN_put_inp_resp_12_put,
		 RDY_put_inp_resp_12_put,

		 put_inp_resp_13_put,
		 EN_put_inp_resp_13_put,
		 RDY_put_inp_resp_13_put,

		 put_inp_resp_14_put,
		 EN_put_inp_resp_14_put,
		 RDY_put_inp_resp_14_put,

		 put_inp_resp_15_put,
		 EN_put_inp_resp_15_put,
		 RDY_put_inp_resp_15_put,

		 put_inp_resp_16_put,
		 EN_put_inp_resp_16_put,
		 RDY_put_inp_resp_16_put,

		 put_inp_resp_17_put,
		 EN_put_inp_resp_17_put,
		 RDY_put_inp_resp_17_put,

		 put_inp_resp_18_put,
		 EN_put_inp_resp_18_put,
		 RDY_put_inp_resp_18_put,

		 put_inp_resp_19_put,
		 EN_put_inp_resp_19_put,
		 RDY_put_inp_resp_19_put,

		 put_inp_resp_20_put,
		 EN_put_inp_resp_20_put,
		 RDY_put_inp_resp_20_put,

		 put_inp_resp_21_put,
		 EN_put_inp_resp_21_put,
		 RDY_put_inp_resp_21_put,

		 put_inp_resp_22_put,
		 EN_put_inp_resp_22_put,
		 RDY_put_inp_resp_22_put,

		 put_inp_resp_23_put,
		 EN_put_inp_resp_23_put,
		 RDY_put_inp_resp_23_put,

		 put_inp_resp_24_put,
		 EN_put_inp_resp_24_put,
		 RDY_put_inp_resp_24_put,

		 put_inp_resp_25_put,
		 EN_put_inp_resp_25_put,
		 RDY_put_inp_resp_25_put,

		 put_inp_resp_26_put,
		 EN_put_inp_resp_26_put,
		 RDY_put_inp_resp_26_put,

		 put_inp_resp_27_put,
		 EN_put_inp_resp_27_put,
		 RDY_put_inp_resp_27_put,

		 put_inp_resp_28_put,
		 EN_put_inp_resp_28_put,
		 RDY_put_inp_resp_28_put,

		 put_inp_resp_29_put,
		 EN_put_inp_resp_29_put,
		 RDY_put_inp_resp_29_put,

		 put_inp_resp_30_put,
		 EN_put_inp_resp_30_put,
		 RDY_put_inp_resp_30_put,

		 put_inp_resp_31_put,
		 EN_put_inp_resp_31_put,
		 RDY_put_inp_resp_31_put,

		 EN_get_wt_addr,
		 get_wt_addr,
		 RDY_get_wt_addr,

		 put_wt_resp_weights,
		 EN_put_wt_resp,
		 RDY_put_wt_resp,

		 EN_get_old_out_addr_0_get,
		 get_old_out_addr_0_get,
		 RDY_get_old_out_addr_0_get,

		 EN_get_old_out_addr_1_get,
		 get_old_out_addr_1_get,
		 RDY_get_old_out_addr_1_get,

		 EN_get_old_out_addr_2_get,
		 get_old_out_addr_2_get,
		 RDY_get_old_out_addr_2_get,

		 EN_get_old_out_addr_3_get,
		 get_old_out_addr_3_get,
		 RDY_get_old_out_addr_3_get,

		 EN_get_old_out_addr_4_get,
		 get_old_out_addr_4_get,
		 RDY_get_old_out_addr_4_get,

		 EN_get_old_out_addr_5_get,
		 get_old_out_addr_5_get,
		 RDY_get_old_out_addr_5_get,

		 EN_get_old_out_addr_6_get,
		 get_old_out_addr_6_get,
		 RDY_get_old_out_addr_6_get,

		 EN_get_old_out_addr_7_get,
		 get_old_out_addr_7_get,
		 RDY_get_old_out_addr_7_get,

		 EN_get_old_out_addr_8_get,
		 get_old_out_addr_8_get,
		 RDY_get_old_out_addr_8_get,

		 EN_get_old_out_addr_9_get,
		 get_old_out_addr_9_get,
		 RDY_get_old_out_addr_9_get,

		 EN_get_old_out_addr_10_get,
		 get_old_out_addr_10_get,
		 RDY_get_old_out_addr_10_get,

		 EN_get_old_out_addr_11_get,
		 get_old_out_addr_11_get,
		 RDY_get_old_out_addr_11_get,

		 EN_get_old_out_addr_12_get,
		 get_old_out_addr_12_get,
		 RDY_get_old_out_addr_12_get,

		 EN_get_old_out_addr_13_get,
		 get_old_out_addr_13_get,
		 RDY_get_old_out_addr_13_get,

		 EN_get_old_out_addr_14_get,
		 get_old_out_addr_14_get,
		 RDY_get_old_out_addr_14_get,

		 EN_get_old_out_addr_15_get,
		 get_old_out_addr_15_get,
		 RDY_get_old_out_addr_15_get,

		 EN_get_old_out_addr_16_get,
		 get_old_out_addr_16_get,
		 RDY_get_old_out_addr_16_get,

		 EN_get_old_out_addr_17_get,
		 get_old_out_addr_17_get,
		 RDY_get_old_out_addr_17_get,

		 EN_get_old_out_addr_18_get,
		 get_old_out_addr_18_get,
		 RDY_get_old_out_addr_18_get,

		 EN_get_old_out_addr_19_get,
		 get_old_out_addr_19_get,
		 RDY_get_old_out_addr_19_get,

		 EN_get_old_out_addr_20_get,
		 get_old_out_addr_20_get,
		 RDY_get_old_out_addr_20_get,

		 EN_get_old_out_addr_21_get,
		 get_old_out_addr_21_get,
		 RDY_get_old_out_addr_21_get,

		 EN_get_old_out_addr_22_get,
		 get_old_out_addr_22_get,
		 RDY_get_old_out_addr_22_get,

		 EN_get_old_out_addr_23_get,
		 get_old_out_addr_23_get,
		 RDY_get_old_out_addr_23_get,

		 EN_get_old_out_addr_24_get,
		 get_old_out_addr_24_get,
		 RDY_get_old_out_addr_24_get,

		 EN_get_old_out_addr_25_get,
		 get_old_out_addr_25_get,
		 RDY_get_old_out_addr_25_get,

		 EN_get_old_out_addr_26_get,
		 get_old_out_addr_26_get,
		 RDY_get_old_out_addr_26_get,

		 EN_get_old_out_addr_27_get,
		 get_old_out_addr_27_get,
		 RDY_get_old_out_addr_27_get,

		 EN_get_old_out_addr_28_get,
		 get_old_out_addr_28_get,
		 RDY_get_old_out_addr_28_get,

		 EN_get_old_out_addr_29_get,
		 get_old_out_addr_29_get,
		 RDY_get_old_out_addr_29_get,

		 EN_get_old_out_addr_30_get,
		 get_old_out_addr_30_get,
		 RDY_get_old_out_addr_30_get,

		 EN_get_old_out_addr_31_get,
		 get_old_out_addr_31_get,
		 RDY_get_old_out_addr_31_get,

		 put_old_out_resp_0_put,
		 EN_put_old_out_resp_0_put,
		 RDY_put_old_out_resp_0_put,

		 put_old_out_resp_1_put,
		 EN_put_old_out_resp_1_put,
		 RDY_put_old_out_resp_1_put,

		 put_old_out_resp_2_put,
		 EN_put_old_out_resp_2_put,
		 RDY_put_old_out_resp_2_put,

		 put_old_out_resp_3_put,
		 EN_put_old_out_resp_3_put,
		 RDY_put_old_out_resp_3_put,

		 put_old_out_resp_4_put,
		 EN_put_old_out_resp_4_put,
		 RDY_put_old_out_resp_4_put,

		 put_old_out_resp_5_put,
		 EN_put_old_out_resp_5_put,
		 RDY_put_old_out_resp_5_put,

		 put_old_out_resp_6_put,
		 EN_put_old_out_resp_6_put,
		 RDY_put_old_out_resp_6_put,

		 put_old_out_resp_7_put,
		 EN_put_old_out_resp_7_put,
		 RDY_put_old_out_resp_7_put,

		 put_old_out_resp_8_put,
		 EN_put_old_out_resp_8_put,
		 RDY_put_old_out_resp_8_put,

		 put_old_out_resp_9_put,
		 EN_put_old_out_resp_9_put,
		 RDY_put_old_out_resp_9_put,

		 put_old_out_resp_10_put,
		 EN_put_old_out_resp_10_put,
		 RDY_put_old_out_resp_10_put,

		 put_old_out_resp_11_put,
		 EN_put_old_out_resp_11_put,
		 RDY_put_old_out_resp_11_put,

		 put_old_out_resp_12_put,
		 EN_put_old_out_resp_12_put,
		 RDY_put_old_out_resp_12_put,

		 put_old_out_resp_13_put,
		 EN_put_old_out_resp_13_put,
		 RDY_put_old_out_resp_13_put,

		 put_old_out_resp_14_put,
		 EN_put_old_out_resp_14_put,
		 RDY_put_old_out_resp_14_put,

		 put_old_out_resp_15_put,
		 EN_put_old_out_resp_15_put,
		 RDY_put_old_out_resp_15_put,

		 put_old_out_resp_16_put,
		 EN_put_old_out_resp_16_put,
		 RDY_put_old_out_resp_16_put,

		 put_old_out_resp_17_put,
		 EN_put_old_out_resp_17_put,
		 RDY_put_old_out_resp_17_put,

		 put_old_out_resp_18_put,
		 EN_put_old_out_resp_18_put,
		 RDY_put_old_out_resp_18_put,

		 put_old_out_resp_19_put,
		 EN_put_old_out_resp_19_put,
		 RDY_put_old_out_resp_19_put,

		 put_old_out_resp_20_put,
		 EN_put_old_out_resp_20_put,
		 RDY_put_old_out_resp_20_put,

		 put_old_out_resp_21_put,
		 EN_put_old_out_resp_21_put,
		 RDY_put_old_out_resp_21_put,

		 put_old_out_resp_22_put,
		 EN_put_old_out_resp_22_put,
		 RDY_put_old_out_resp_22_put,

		 put_old_out_resp_23_put,
		 EN_put_old_out_resp_23_put,
		 RDY_put_old_out_resp_23_put,

		 put_old_out_resp_24_put,
		 EN_put_old_out_resp_24_put,
		 RDY_put_old_out_resp_24_put,

		 put_old_out_resp_25_put,
		 EN_put_old_out_resp_25_put,
		 RDY_put_old_out_resp_25_put,

		 put_old_out_resp_26_put,
		 EN_put_old_out_resp_26_put,
		 RDY_put_old_out_resp_26_put,

		 put_old_out_resp_27_put,
		 EN_put_old_out_resp_27_put,
		 RDY_put_old_out_resp_27_put,

		 put_old_out_resp_28_put,
		 EN_put_old_out_resp_28_put,
		 RDY_put_old_out_resp_28_put,

		 put_old_out_resp_29_put,
		 EN_put_old_out_resp_29_put,
		 RDY_put_old_out_resp_29_put,

		 put_old_out_resp_30_put,
		 EN_put_old_out_resp_30_put,
		 RDY_put_old_out_resp_30_put,

		 put_old_out_resp_31_put,
		 EN_put_old_out_resp_31_put,
		 RDY_put_old_out_resp_31_put,

		 EN_get_new_output_data_0_get,
		 get_new_output_data_0_get,
		 RDY_get_new_output_data_0_get,

		 EN_get_new_output_data_1_get,
		 get_new_output_data_1_get,
		 RDY_get_new_output_data_1_get,

		 EN_get_new_output_data_2_get,
		 get_new_output_data_2_get,
		 RDY_get_new_output_data_2_get,

		 EN_get_new_output_data_3_get,
		 get_new_output_data_3_get,
		 RDY_get_new_output_data_3_get,

		 EN_get_new_output_data_4_get,
		 get_new_output_data_4_get,
		 RDY_get_new_output_data_4_get,

		 EN_get_new_output_data_5_get,
		 get_new_output_data_5_get,
		 RDY_get_new_output_data_5_get,

		 EN_get_new_output_data_6_get,
		 get_new_output_data_6_get,
		 RDY_get_new_output_data_6_get,

		 EN_get_new_output_data_7_get,
		 get_new_output_data_7_get,
		 RDY_get_new_output_data_7_get,

		 EN_get_new_output_data_8_get,
		 get_new_output_data_8_get,
		 RDY_get_new_output_data_8_get,

		 EN_get_new_output_data_9_get,
		 get_new_output_data_9_get,
		 RDY_get_new_output_data_9_get,

		 EN_get_new_output_data_10_get,
		 get_new_output_data_10_get,
		 RDY_get_new_output_data_10_get,

		 EN_get_new_output_data_11_get,
		 get_new_output_data_11_get,
		 RDY_get_new_output_data_11_get,

		 EN_get_new_output_data_12_get,
		 get_new_output_data_12_get,
		 RDY_get_new_output_data_12_get,

		 EN_get_new_output_data_13_get,
		 get_new_output_data_13_get,
		 RDY_get_new_output_data_13_get,

		 EN_get_new_output_data_14_get,
		 get_new_output_data_14_get,
		 RDY_get_new_output_data_14_get,

		 EN_get_new_output_data_15_get,
		 get_new_output_data_15_get,
		 RDY_get_new_output_data_15_get,

		 EN_get_new_output_data_16_get,
		 get_new_output_data_16_get,
		 RDY_get_new_output_data_16_get,

		 EN_get_new_output_data_17_get,
		 get_new_output_data_17_get,
		 RDY_get_new_output_data_17_get,

		 EN_get_new_output_data_18_get,
		 get_new_output_data_18_get,
		 RDY_get_new_output_data_18_get,

		 EN_get_new_output_data_19_get,
		 get_new_output_data_19_get,
		 RDY_get_new_output_data_19_get,

		 EN_get_new_output_data_20_get,
		 get_new_output_data_20_get,
		 RDY_get_new_output_data_20_get,

		 EN_get_new_output_data_21_get,
		 get_new_output_data_21_get,
		 RDY_get_new_output_data_21_get,

		 EN_get_new_output_data_22_get,
		 get_new_output_data_22_get,
		 RDY_get_new_output_data_22_get,

		 EN_get_new_output_data_23_get,
		 get_new_output_data_23_get,
		 RDY_get_new_output_data_23_get,

		 EN_get_new_output_data_24_get,
		 get_new_output_data_24_get,
		 RDY_get_new_output_data_24_get,

		 EN_get_new_output_data_25_get,
		 get_new_output_data_25_get,
		 RDY_get_new_output_data_25_get,

		 EN_get_new_output_data_26_get,
		 get_new_output_data_26_get,
		 RDY_get_new_output_data_26_get,

		 EN_get_new_output_data_27_get,
		 get_new_output_data_27_get,
		 RDY_get_new_output_data_27_get,

		 EN_get_new_output_data_28_get,
		 get_new_output_data_28_get,
		 RDY_get_new_output_data_28_get,

		 EN_get_new_output_data_29_get,
		 get_new_output_data_29_get,
		 RDY_get_new_output_data_29_get,

		 EN_get_new_output_data_30_get,
		 get_new_output_data_30_get,
		 RDY_get_new_output_data_30_get,

		 EN_get_new_output_data_31_get,
		 get_new_output_data_31_get,
		 RDY_get_new_output_data_31_get);
  input  CLK;
  input  RST_N;

  // action method subifc_put_compute_params_put
  input  [119 : 0] subifc_put_compute_params_put;
  input  EN_subifc_put_compute_params_put;
  output RDY_subifc_put_compute_params_put;

  // actionvalue method subifc_get_compute_finish_get
  input  EN_subifc_get_compute_finish_get;
  output subifc_get_compute_finish_get;
  output RDY_subifc_get_compute_finish_get;

  // actionvalue method get_inp_addr_0_get
  input  EN_get_inp_addr_0_get;
  output [9 : 0] get_inp_addr_0_get;
  output RDY_get_inp_addr_0_get;

  // actionvalue method get_inp_addr_1_get
  input  EN_get_inp_addr_1_get;
  output [9 : 0] get_inp_addr_1_get;
  output RDY_get_inp_addr_1_get;

  // actionvalue method get_inp_addr_2_get
  input  EN_get_inp_addr_2_get;
  output [9 : 0] get_inp_addr_2_get;
  output RDY_get_inp_addr_2_get;

  // actionvalue method get_inp_addr_3_get
  input  EN_get_inp_addr_3_get;
  output [9 : 0] get_inp_addr_3_get;
  output RDY_get_inp_addr_3_get;

  // actionvalue method get_inp_addr_4_get
  input  EN_get_inp_addr_4_get;
  output [9 : 0] get_inp_addr_4_get;
  output RDY_get_inp_addr_4_get;

  // actionvalue method get_inp_addr_5_get
  input  EN_get_inp_addr_5_get;
  output [9 : 0] get_inp_addr_5_get;
  output RDY_get_inp_addr_5_get;

  // actionvalue method get_inp_addr_6_get
  input  EN_get_inp_addr_6_get;
  output [9 : 0] get_inp_addr_6_get;
  output RDY_get_inp_addr_6_get;

  // actionvalue method get_inp_addr_7_get
  input  EN_get_inp_addr_7_get;
  output [9 : 0] get_inp_addr_7_get;
  output RDY_get_inp_addr_7_get;

  // actionvalue method get_inp_addr_8_get
  input  EN_get_inp_addr_8_get;
  output [9 : 0] get_inp_addr_8_get;
  output RDY_get_inp_addr_8_get;

  // actionvalue method get_inp_addr_9_get
  input  EN_get_inp_addr_9_get;
  output [9 : 0] get_inp_addr_9_get;
  output RDY_get_inp_addr_9_get;

  // actionvalue method get_inp_addr_10_get
  input  EN_get_inp_addr_10_get;
  output [9 : 0] get_inp_addr_10_get;
  output RDY_get_inp_addr_10_get;

  // actionvalue method get_inp_addr_11_get
  input  EN_get_inp_addr_11_get;
  output [9 : 0] get_inp_addr_11_get;
  output RDY_get_inp_addr_11_get;

  // actionvalue method get_inp_addr_12_get
  input  EN_get_inp_addr_12_get;
  output [9 : 0] get_inp_addr_12_get;
  output RDY_get_inp_addr_12_get;

  // actionvalue method get_inp_addr_13_get
  input  EN_get_inp_addr_13_get;
  output [9 : 0] get_inp_addr_13_get;
  output RDY_get_inp_addr_13_get;

  // actionvalue method get_inp_addr_14_get
  input  EN_get_inp_addr_14_get;
  output [9 : 0] get_inp_addr_14_get;
  output RDY_get_inp_addr_14_get;

  // actionvalue method get_inp_addr_15_get
  input  EN_get_inp_addr_15_get;
  output [9 : 0] get_inp_addr_15_get;
  output RDY_get_inp_addr_15_get;

  // actionvalue method get_inp_addr_16_get
  input  EN_get_inp_addr_16_get;
  output [9 : 0] get_inp_addr_16_get;
  output RDY_get_inp_addr_16_get;

  // actionvalue method get_inp_addr_17_get
  input  EN_get_inp_addr_17_get;
  output [9 : 0] get_inp_addr_17_get;
  output RDY_get_inp_addr_17_get;

  // actionvalue method get_inp_addr_18_get
  input  EN_get_inp_addr_18_get;
  output [9 : 0] get_inp_addr_18_get;
  output RDY_get_inp_addr_18_get;

  // actionvalue method get_inp_addr_19_get
  input  EN_get_inp_addr_19_get;
  output [9 : 0] get_inp_addr_19_get;
  output RDY_get_inp_addr_19_get;

  // actionvalue method get_inp_addr_20_get
  input  EN_get_inp_addr_20_get;
  output [9 : 0] get_inp_addr_20_get;
  output RDY_get_inp_addr_20_get;

  // actionvalue method get_inp_addr_21_get
  input  EN_get_inp_addr_21_get;
  output [9 : 0] get_inp_addr_21_get;
  output RDY_get_inp_addr_21_get;

  // actionvalue method get_inp_addr_22_get
  input  EN_get_inp_addr_22_get;
  output [9 : 0] get_inp_addr_22_get;
  output RDY_get_inp_addr_22_get;

  // actionvalue method get_inp_addr_23_get
  input  EN_get_inp_addr_23_get;
  output [9 : 0] get_inp_addr_23_get;
  output RDY_get_inp_addr_23_get;

  // actionvalue method get_inp_addr_24_get
  input  EN_get_inp_addr_24_get;
  output [9 : 0] get_inp_addr_24_get;
  output RDY_get_inp_addr_24_get;

  // actionvalue method get_inp_addr_25_get
  input  EN_get_inp_addr_25_get;
  output [9 : 0] get_inp_addr_25_get;
  output RDY_get_inp_addr_25_get;

  // actionvalue method get_inp_addr_26_get
  input  EN_get_inp_addr_26_get;
  output [9 : 0] get_inp_addr_26_get;
  output RDY_get_inp_addr_26_get;

  // actionvalue method get_inp_addr_27_get
  input  EN_get_inp_addr_27_get;
  output [9 : 0] get_inp_addr_27_get;
  output RDY_get_inp_addr_27_get;

  // actionvalue method get_inp_addr_28_get
  input  EN_get_inp_addr_28_get;
  output [9 : 0] get_inp_addr_28_get;
  output RDY_get_inp_addr_28_get;

  // actionvalue method get_inp_addr_29_get
  input  EN_get_inp_addr_29_get;
  output [9 : 0] get_inp_addr_29_get;
  output RDY_get_inp_addr_29_get;

  // actionvalue method get_inp_addr_30_get
  input  EN_get_inp_addr_30_get;
  output [9 : 0] get_inp_addr_30_get;
  output RDY_get_inp_addr_30_get;

  // actionvalue method get_inp_addr_31_get
  input  EN_get_inp_addr_31_get;
  output [9 : 0] get_inp_addr_31_get;
  output RDY_get_inp_addr_31_get;

  // action method put_inp_resp_0_put
  input  [7 : 0] put_inp_resp_0_put;
  input  EN_put_inp_resp_0_put;
  output RDY_put_inp_resp_0_put;

  // action method put_inp_resp_1_put
  input  [7 : 0] put_inp_resp_1_put;
  input  EN_put_inp_resp_1_put;
  output RDY_put_inp_resp_1_put;

  // action method put_inp_resp_2_put
  input  [7 : 0] put_inp_resp_2_put;
  input  EN_put_inp_resp_2_put;
  output RDY_put_inp_resp_2_put;

  // action method put_inp_resp_3_put
  input  [7 : 0] put_inp_resp_3_put;
  input  EN_put_inp_resp_3_put;
  output RDY_put_inp_resp_3_put;

  // action method put_inp_resp_4_put
  input  [7 : 0] put_inp_resp_4_put;
  input  EN_put_inp_resp_4_put;
  output RDY_put_inp_resp_4_put;

  // action method put_inp_resp_5_put
  input  [7 : 0] put_inp_resp_5_put;
  input  EN_put_inp_resp_5_put;
  output RDY_put_inp_resp_5_put;

  // action method put_inp_resp_6_put
  input  [7 : 0] put_inp_resp_6_put;
  input  EN_put_inp_resp_6_put;
  output RDY_put_inp_resp_6_put;

  // action method put_inp_resp_7_put
  input  [7 : 0] put_inp_resp_7_put;
  input  EN_put_inp_resp_7_put;
  output RDY_put_inp_resp_7_put;

  // action method put_inp_resp_8_put
  input  [7 : 0] put_inp_resp_8_put;
  input  EN_put_inp_resp_8_put;
  output RDY_put_inp_resp_8_put;

  // action method put_inp_resp_9_put
  input  [7 : 0] put_inp_resp_9_put;
  input  EN_put_inp_resp_9_put;
  output RDY_put_inp_resp_9_put;

  // action method put_inp_resp_10_put
  input  [7 : 0] put_inp_resp_10_put;
  input  EN_put_inp_resp_10_put;
  output RDY_put_inp_resp_10_put;

  // action method put_inp_resp_11_put
  input  [7 : 0] put_inp_resp_11_put;
  input  EN_put_inp_resp_11_put;
  output RDY_put_inp_resp_11_put;

  // action method put_inp_resp_12_put
  input  [7 : 0] put_inp_resp_12_put;
  input  EN_put_inp_resp_12_put;
  output RDY_put_inp_resp_12_put;

  // action method put_inp_resp_13_put
  input  [7 : 0] put_inp_resp_13_put;
  input  EN_put_inp_resp_13_put;
  output RDY_put_inp_resp_13_put;

  // action method put_inp_resp_14_put
  input  [7 : 0] put_inp_resp_14_put;
  input  EN_put_inp_resp_14_put;
  output RDY_put_inp_resp_14_put;

  // action method put_inp_resp_15_put
  input  [7 : 0] put_inp_resp_15_put;
  input  EN_put_inp_resp_15_put;
  output RDY_put_inp_resp_15_put;

  // action method put_inp_resp_16_put
  input  [7 : 0] put_inp_resp_16_put;
  input  EN_put_inp_resp_16_put;
  output RDY_put_inp_resp_16_put;

  // action method put_inp_resp_17_put
  input  [7 : 0] put_inp_resp_17_put;
  input  EN_put_inp_resp_17_put;
  output RDY_put_inp_resp_17_put;

  // action method put_inp_resp_18_put
  input  [7 : 0] put_inp_resp_18_put;
  input  EN_put_inp_resp_18_put;
  output RDY_put_inp_resp_18_put;

  // action method put_inp_resp_19_put
  input  [7 : 0] put_inp_resp_19_put;
  input  EN_put_inp_resp_19_put;
  output RDY_put_inp_resp_19_put;

  // action method put_inp_resp_20_put
  input  [7 : 0] put_inp_resp_20_put;
  input  EN_put_inp_resp_20_put;
  output RDY_put_inp_resp_20_put;

  // action method put_inp_resp_21_put
  input  [7 : 0] put_inp_resp_21_put;
  input  EN_put_inp_resp_21_put;
  output RDY_put_inp_resp_21_put;

  // action method put_inp_resp_22_put
  input  [7 : 0] put_inp_resp_22_put;
  input  EN_put_inp_resp_22_put;
  output RDY_put_inp_resp_22_put;

  // action method put_inp_resp_23_put
  input  [7 : 0] put_inp_resp_23_put;
  input  EN_put_inp_resp_23_put;
  output RDY_put_inp_resp_23_put;

  // action method put_inp_resp_24_put
  input  [7 : 0] put_inp_resp_24_put;
  input  EN_put_inp_resp_24_put;
  output RDY_put_inp_resp_24_put;

  // action method put_inp_resp_25_put
  input  [7 : 0] put_inp_resp_25_put;
  input  EN_put_inp_resp_25_put;
  output RDY_put_inp_resp_25_put;

  // action method put_inp_resp_26_put
  input  [7 : 0] put_inp_resp_26_put;
  input  EN_put_inp_resp_26_put;
  output RDY_put_inp_resp_26_put;

  // action method put_inp_resp_27_put
  input  [7 : 0] put_inp_resp_27_put;
  input  EN_put_inp_resp_27_put;
  output RDY_put_inp_resp_27_put;

  // action method put_inp_resp_28_put
  input  [7 : 0] put_inp_resp_28_put;
  input  EN_put_inp_resp_28_put;
  output RDY_put_inp_resp_28_put;

  // action method put_inp_resp_29_put
  input  [7 : 0] put_inp_resp_29_put;
  input  EN_put_inp_resp_29_put;
  output RDY_put_inp_resp_29_put;

  // action method put_inp_resp_30_put
  input  [7 : 0] put_inp_resp_30_put;
  input  EN_put_inp_resp_30_put;
  output RDY_put_inp_resp_30_put;

  // action method put_inp_resp_31_put
  input  [7 : 0] put_inp_resp_31_put;
  input  EN_put_inp_resp_31_put;
  output RDY_put_inp_resp_31_put;

  // actionvalue method get_wt_addr
  input  EN_get_wt_addr;
  output [15 : 0] get_wt_addr;
  output RDY_get_wt_addr;

  // action method put_wt_resp
  input  [255 : 0] put_wt_resp_weights;
  input  EN_put_wt_resp;
  output RDY_put_wt_resp;

  // actionvalue method get_old_out_addr_0_get
  input  EN_get_old_out_addr_0_get;
  output [9 : 0] get_old_out_addr_0_get;
  output RDY_get_old_out_addr_0_get;

  // actionvalue method get_old_out_addr_1_get
  input  EN_get_old_out_addr_1_get;
  output [9 : 0] get_old_out_addr_1_get;
  output RDY_get_old_out_addr_1_get;

  // actionvalue method get_old_out_addr_2_get
  input  EN_get_old_out_addr_2_get;
  output [9 : 0] get_old_out_addr_2_get;
  output RDY_get_old_out_addr_2_get;

  // actionvalue method get_old_out_addr_3_get
  input  EN_get_old_out_addr_3_get;
  output [9 : 0] get_old_out_addr_3_get;
  output RDY_get_old_out_addr_3_get;

  // actionvalue method get_old_out_addr_4_get
  input  EN_get_old_out_addr_4_get;
  output [9 : 0] get_old_out_addr_4_get;
  output RDY_get_old_out_addr_4_get;

  // actionvalue method get_old_out_addr_5_get
  input  EN_get_old_out_addr_5_get;
  output [9 : 0] get_old_out_addr_5_get;
  output RDY_get_old_out_addr_5_get;

  // actionvalue method get_old_out_addr_6_get
  input  EN_get_old_out_addr_6_get;
  output [9 : 0] get_old_out_addr_6_get;
  output RDY_get_old_out_addr_6_get;

  // actionvalue method get_old_out_addr_7_get
  input  EN_get_old_out_addr_7_get;
  output [9 : 0] get_old_out_addr_7_get;
  output RDY_get_old_out_addr_7_get;

  // actionvalue method get_old_out_addr_8_get
  input  EN_get_old_out_addr_8_get;
  output [9 : 0] get_old_out_addr_8_get;
  output RDY_get_old_out_addr_8_get;

  // actionvalue method get_old_out_addr_9_get
  input  EN_get_old_out_addr_9_get;
  output [9 : 0] get_old_out_addr_9_get;
  output RDY_get_old_out_addr_9_get;

  // actionvalue method get_old_out_addr_10_get
  input  EN_get_old_out_addr_10_get;
  output [9 : 0] get_old_out_addr_10_get;
  output RDY_get_old_out_addr_10_get;

  // actionvalue method get_old_out_addr_11_get
  input  EN_get_old_out_addr_11_get;
  output [9 : 0] get_old_out_addr_11_get;
  output RDY_get_old_out_addr_11_get;

  // actionvalue method get_old_out_addr_12_get
  input  EN_get_old_out_addr_12_get;
  output [9 : 0] get_old_out_addr_12_get;
  output RDY_get_old_out_addr_12_get;

  // actionvalue method get_old_out_addr_13_get
  input  EN_get_old_out_addr_13_get;
  output [9 : 0] get_old_out_addr_13_get;
  output RDY_get_old_out_addr_13_get;

  // actionvalue method get_old_out_addr_14_get
  input  EN_get_old_out_addr_14_get;
  output [9 : 0] get_old_out_addr_14_get;
  output RDY_get_old_out_addr_14_get;

  // actionvalue method get_old_out_addr_15_get
  input  EN_get_old_out_addr_15_get;
  output [9 : 0] get_old_out_addr_15_get;
  output RDY_get_old_out_addr_15_get;

  // actionvalue method get_old_out_addr_16_get
  input  EN_get_old_out_addr_16_get;
  output [9 : 0] get_old_out_addr_16_get;
  output RDY_get_old_out_addr_16_get;

  // actionvalue method get_old_out_addr_17_get
  input  EN_get_old_out_addr_17_get;
  output [9 : 0] get_old_out_addr_17_get;
  output RDY_get_old_out_addr_17_get;

  // actionvalue method get_old_out_addr_18_get
  input  EN_get_old_out_addr_18_get;
  output [9 : 0] get_old_out_addr_18_get;
  output RDY_get_old_out_addr_18_get;

  // actionvalue method get_old_out_addr_19_get
  input  EN_get_old_out_addr_19_get;
  output [9 : 0] get_old_out_addr_19_get;
  output RDY_get_old_out_addr_19_get;

  // actionvalue method get_old_out_addr_20_get
  input  EN_get_old_out_addr_20_get;
  output [9 : 0] get_old_out_addr_20_get;
  output RDY_get_old_out_addr_20_get;

  // actionvalue method get_old_out_addr_21_get
  input  EN_get_old_out_addr_21_get;
  output [9 : 0] get_old_out_addr_21_get;
  output RDY_get_old_out_addr_21_get;

  // actionvalue method get_old_out_addr_22_get
  input  EN_get_old_out_addr_22_get;
  output [9 : 0] get_old_out_addr_22_get;
  output RDY_get_old_out_addr_22_get;

  // actionvalue method get_old_out_addr_23_get
  input  EN_get_old_out_addr_23_get;
  output [9 : 0] get_old_out_addr_23_get;
  output RDY_get_old_out_addr_23_get;

  // actionvalue method get_old_out_addr_24_get
  input  EN_get_old_out_addr_24_get;
  output [9 : 0] get_old_out_addr_24_get;
  output RDY_get_old_out_addr_24_get;

  // actionvalue method get_old_out_addr_25_get
  input  EN_get_old_out_addr_25_get;
  output [9 : 0] get_old_out_addr_25_get;
  output RDY_get_old_out_addr_25_get;

  // actionvalue method get_old_out_addr_26_get
  input  EN_get_old_out_addr_26_get;
  output [9 : 0] get_old_out_addr_26_get;
  output RDY_get_old_out_addr_26_get;

  // actionvalue method get_old_out_addr_27_get
  input  EN_get_old_out_addr_27_get;
  output [9 : 0] get_old_out_addr_27_get;
  output RDY_get_old_out_addr_27_get;

  // actionvalue method get_old_out_addr_28_get
  input  EN_get_old_out_addr_28_get;
  output [9 : 0] get_old_out_addr_28_get;
  output RDY_get_old_out_addr_28_get;

  // actionvalue method get_old_out_addr_29_get
  input  EN_get_old_out_addr_29_get;
  output [9 : 0] get_old_out_addr_29_get;
  output RDY_get_old_out_addr_29_get;

  // actionvalue method get_old_out_addr_30_get
  input  EN_get_old_out_addr_30_get;
  output [9 : 0] get_old_out_addr_30_get;
  output RDY_get_old_out_addr_30_get;

  // actionvalue method get_old_out_addr_31_get
  input  EN_get_old_out_addr_31_get;
  output [9 : 0] get_old_out_addr_31_get;
  output RDY_get_old_out_addr_31_get;

  // action method put_old_out_resp_0_put
  input  [31 : 0] put_old_out_resp_0_put;
  input  EN_put_old_out_resp_0_put;
  output RDY_put_old_out_resp_0_put;

  // action method put_old_out_resp_1_put
  input  [31 : 0] put_old_out_resp_1_put;
  input  EN_put_old_out_resp_1_put;
  output RDY_put_old_out_resp_1_put;

  // action method put_old_out_resp_2_put
  input  [31 : 0] put_old_out_resp_2_put;
  input  EN_put_old_out_resp_2_put;
  output RDY_put_old_out_resp_2_put;

  // action method put_old_out_resp_3_put
  input  [31 : 0] put_old_out_resp_3_put;
  input  EN_put_old_out_resp_3_put;
  output RDY_put_old_out_resp_3_put;

  // action method put_old_out_resp_4_put
  input  [31 : 0] put_old_out_resp_4_put;
  input  EN_put_old_out_resp_4_put;
  output RDY_put_old_out_resp_4_put;

  // action method put_old_out_resp_5_put
  input  [31 : 0] put_old_out_resp_5_put;
  input  EN_put_old_out_resp_5_put;
  output RDY_put_old_out_resp_5_put;

  // action method put_old_out_resp_6_put
  input  [31 : 0] put_old_out_resp_6_put;
  input  EN_put_old_out_resp_6_put;
  output RDY_put_old_out_resp_6_put;

  // action method put_old_out_resp_7_put
  input  [31 : 0] put_old_out_resp_7_put;
  input  EN_put_old_out_resp_7_put;
  output RDY_put_old_out_resp_7_put;

  // action method put_old_out_resp_8_put
  input  [31 : 0] put_old_out_resp_8_put;
  input  EN_put_old_out_resp_8_put;
  output RDY_put_old_out_resp_8_put;

  // action method put_old_out_resp_9_put
  input  [31 : 0] put_old_out_resp_9_put;
  input  EN_put_old_out_resp_9_put;
  output RDY_put_old_out_resp_9_put;

  // action method put_old_out_resp_10_put
  input  [31 : 0] put_old_out_resp_10_put;
  input  EN_put_old_out_resp_10_put;
  output RDY_put_old_out_resp_10_put;

  // action method put_old_out_resp_11_put
  input  [31 : 0] put_old_out_resp_11_put;
  input  EN_put_old_out_resp_11_put;
  output RDY_put_old_out_resp_11_put;

  // action method put_old_out_resp_12_put
  input  [31 : 0] put_old_out_resp_12_put;
  input  EN_put_old_out_resp_12_put;
  output RDY_put_old_out_resp_12_put;

  // action method put_old_out_resp_13_put
  input  [31 : 0] put_old_out_resp_13_put;
  input  EN_put_old_out_resp_13_put;
  output RDY_put_old_out_resp_13_put;

  // action method put_old_out_resp_14_put
  input  [31 : 0] put_old_out_resp_14_put;
  input  EN_put_old_out_resp_14_put;
  output RDY_put_old_out_resp_14_put;

  // action method put_old_out_resp_15_put
  input  [31 : 0] put_old_out_resp_15_put;
  input  EN_put_old_out_resp_15_put;
  output RDY_put_old_out_resp_15_put;

  // action method put_old_out_resp_16_put
  input  [31 : 0] put_old_out_resp_16_put;
  input  EN_put_old_out_resp_16_put;
  output RDY_put_old_out_resp_16_put;

  // action method put_old_out_resp_17_put
  input  [31 : 0] put_old_out_resp_17_put;
  input  EN_put_old_out_resp_17_put;
  output RDY_put_old_out_resp_17_put;

  // action method put_old_out_resp_18_put
  input  [31 : 0] put_old_out_resp_18_put;
  input  EN_put_old_out_resp_18_put;
  output RDY_put_old_out_resp_18_put;

  // action method put_old_out_resp_19_put
  input  [31 : 0] put_old_out_resp_19_put;
  input  EN_put_old_out_resp_19_put;
  output RDY_put_old_out_resp_19_put;

  // action method put_old_out_resp_20_put
  input  [31 : 0] put_old_out_resp_20_put;
  input  EN_put_old_out_resp_20_put;
  output RDY_put_old_out_resp_20_put;

  // action method put_old_out_resp_21_put
  input  [31 : 0] put_old_out_resp_21_put;
  input  EN_put_old_out_resp_21_put;
  output RDY_put_old_out_resp_21_put;

  // action method put_old_out_resp_22_put
  input  [31 : 0] put_old_out_resp_22_put;
  input  EN_put_old_out_resp_22_put;
  output RDY_put_old_out_resp_22_put;

  // action method put_old_out_resp_23_put
  input  [31 : 0] put_old_out_resp_23_put;
  input  EN_put_old_out_resp_23_put;
  output RDY_put_old_out_resp_23_put;

  // action method put_old_out_resp_24_put
  input  [31 : 0] put_old_out_resp_24_put;
  input  EN_put_old_out_resp_24_put;
  output RDY_put_old_out_resp_24_put;

  // action method put_old_out_resp_25_put
  input  [31 : 0] put_old_out_resp_25_put;
  input  EN_put_old_out_resp_25_put;
  output RDY_put_old_out_resp_25_put;

  // action method put_old_out_resp_26_put
  input  [31 : 0] put_old_out_resp_26_put;
  input  EN_put_old_out_resp_26_put;
  output RDY_put_old_out_resp_26_put;

  // action method put_old_out_resp_27_put
  input  [31 : 0] put_old_out_resp_27_put;
  input  EN_put_old_out_resp_27_put;
  output RDY_put_old_out_resp_27_put;

  // action method put_old_out_resp_28_put
  input  [31 : 0] put_old_out_resp_28_put;
  input  EN_put_old_out_resp_28_put;
  output RDY_put_old_out_resp_28_put;

  // action method put_old_out_resp_29_put
  input  [31 : 0] put_old_out_resp_29_put;
  input  EN_put_old_out_resp_29_put;
  output RDY_put_old_out_resp_29_put;

  // action method put_old_out_resp_30_put
  input  [31 : 0] put_old_out_resp_30_put;
  input  EN_put_old_out_resp_30_put;
  output RDY_put_old_out_resp_30_put;

  // action method put_old_out_resp_31_put
  input  [31 : 0] put_old_out_resp_31_put;
  input  EN_put_old_out_resp_31_put;
  output RDY_put_old_out_resp_31_put;

  // actionvalue method get_new_output_data_0_get
  input  EN_get_new_output_data_0_get;
  output [40 : 0] get_new_output_data_0_get;
  output RDY_get_new_output_data_0_get;

  // actionvalue method get_new_output_data_1_get
  input  EN_get_new_output_data_1_get;
  output [40 : 0] get_new_output_data_1_get;
  output RDY_get_new_output_data_1_get;

  // actionvalue method get_new_output_data_2_get
  input  EN_get_new_output_data_2_get;
  output [40 : 0] get_new_output_data_2_get;
  output RDY_get_new_output_data_2_get;

  // actionvalue method get_new_output_data_3_get
  input  EN_get_new_output_data_3_get;
  output [40 : 0] get_new_output_data_3_get;
  output RDY_get_new_output_data_3_get;

  // actionvalue method get_new_output_data_4_get
  input  EN_get_new_output_data_4_get;
  output [40 : 0] get_new_output_data_4_get;
  output RDY_get_new_output_data_4_get;

  // actionvalue method get_new_output_data_5_get
  input  EN_get_new_output_data_5_get;
  output [40 : 0] get_new_output_data_5_get;
  output RDY_get_new_output_data_5_get;

  // actionvalue method get_new_output_data_6_get
  input  EN_get_new_output_data_6_get;
  output [40 : 0] get_new_output_data_6_get;
  output RDY_get_new_output_data_6_get;

  // actionvalue method get_new_output_data_7_get
  input  EN_get_new_output_data_7_get;
  output [40 : 0] get_new_output_data_7_get;
  output RDY_get_new_output_data_7_get;

  // actionvalue method get_new_output_data_8_get
  input  EN_get_new_output_data_8_get;
  output [40 : 0] get_new_output_data_8_get;
  output RDY_get_new_output_data_8_get;

  // actionvalue method get_new_output_data_9_get
  input  EN_get_new_output_data_9_get;
  output [40 : 0] get_new_output_data_9_get;
  output RDY_get_new_output_data_9_get;

  // actionvalue method get_new_output_data_10_get
  input  EN_get_new_output_data_10_get;
  output [40 : 0] get_new_output_data_10_get;
  output RDY_get_new_output_data_10_get;

  // actionvalue method get_new_output_data_11_get
  input  EN_get_new_output_data_11_get;
  output [40 : 0] get_new_output_data_11_get;
  output RDY_get_new_output_data_11_get;

  // actionvalue method get_new_output_data_12_get
  input  EN_get_new_output_data_12_get;
  output [40 : 0] get_new_output_data_12_get;
  output RDY_get_new_output_data_12_get;

  // actionvalue method get_new_output_data_13_get
  input  EN_get_new_output_data_13_get;
  output [40 : 0] get_new_output_data_13_get;
  output RDY_get_new_output_data_13_get;

  // actionvalue method get_new_output_data_14_get
  input  EN_get_new_output_data_14_get;
  output [40 : 0] get_new_output_data_14_get;
  output RDY_get_new_output_data_14_get;

  // actionvalue method get_new_output_data_15_get
  input  EN_get_new_output_data_15_get;
  output [40 : 0] get_new_output_data_15_get;
  output RDY_get_new_output_data_15_get;

  // actionvalue method get_new_output_data_16_get
  input  EN_get_new_output_data_16_get;
  output [40 : 0] get_new_output_data_16_get;
  output RDY_get_new_output_data_16_get;

  // actionvalue method get_new_output_data_17_get
  input  EN_get_new_output_data_17_get;
  output [40 : 0] get_new_output_data_17_get;
  output RDY_get_new_output_data_17_get;

  // actionvalue method get_new_output_data_18_get
  input  EN_get_new_output_data_18_get;
  output [40 : 0] get_new_output_data_18_get;
  output RDY_get_new_output_data_18_get;

  // actionvalue method get_new_output_data_19_get
  input  EN_get_new_output_data_19_get;
  output [40 : 0] get_new_output_data_19_get;
  output RDY_get_new_output_data_19_get;

  // actionvalue method get_new_output_data_20_get
  input  EN_get_new_output_data_20_get;
  output [40 : 0] get_new_output_data_20_get;
  output RDY_get_new_output_data_20_get;

  // actionvalue method get_new_output_data_21_get
  input  EN_get_new_output_data_21_get;
  output [40 : 0] get_new_output_data_21_get;
  output RDY_get_new_output_data_21_get;

  // actionvalue method get_new_output_data_22_get
  input  EN_get_new_output_data_22_get;
  output [40 : 0] get_new_output_data_22_get;
  output RDY_get_new_output_data_22_get;

  // actionvalue method get_new_output_data_23_get
  input  EN_get_new_output_data_23_get;
  output [40 : 0] get_new_output_data_23_get;
  output RDY_get_new_output_data_23_get;

  // actionvalue method get_new_output_data_24_get
  input  EN_get_new_output_data_24_get;
  output [40 : 0] get_new_output_data_24_get;
  output RDY_get_new_output_data_24_get;

  // actionvalue method get_new_output_data_25_get
  input  EN_get_new_output_data_25_get;
  output [40 : 0] get_new_output_data_25_get;
  output RDY_get_new_output_data_25_get;

  // actionvalue method get_new_output_data_26_get
  input  EN_get_new_output_data_26_get;
  output [40 : 0] get_new_output_data_26_get;
  output RDY_get_new_output_data_26_get;

  // actionvalue method get_new_output_data_27_get
  input  EN_get_new_output_data_27_get;
  output [40 : 0] get_new_output_data_27_get;
  output RDY_get_new_output_data_27_get;

  // actionvalue method get_new_output_data_28_get
  input  EN_get_new_output_data_28_get;
  output [40 : 0] get_new_output_data_28_get;
  output RDY_get_new_output_data_28_get;

  // actionvalue method get_new_output_data_29_get
  input  EN_get_new_output_data_29_get;
  output [40 : 0] get_new_output_data_29_get;
  output RDY_get_new_output_data_29_get;

  // actionvalue method get_new_output_data_30_get
  input  EN_get_new_output_data_30_get;
  output [40 : 0] get_new_output_data_30_get;
  output RDY_get_new_output_data_30_get;

  // actionvalue method get_new_output_data_31_get
  input  EN_get_new_output_data_31_get;
  output [40 : 0] get_new_output_data_31_get;
  output RDY_get_new_output_data_31_get;

  // signals for module outputs
  wire [40 : 0] get_new_output_data_0_get,
		get_new_output_data_10_get,
		get_new_output_data_11_get,
		get_new_output_data_12_get,
		get_new_output_data_13_get,
		get_new_output_data_14_get,
		get_new_output_data_15_get,
		get_new_output_data_16_get,
		get_new_output_data_17_get,
		get_new_output_data_18_get,
		get_new_output_data_19_get,
		get_new_output_data_1_get,
		get_new_output_data_20_get,
		get_new_output_data_21_get,
		get_new_output_data_22_get,
		get_new_output_data_23_get,
		get_new_output_data_24_get,
		get_new_output_data_25_get,
		get_new_output_data_26_get,
		get_new_output_data_27_get,
		get_new_output_data_28_get,
		get_new_output_data_29_get,
		get_new_output_data_2_get,
		get_new_output_data_30_get,
		get_new_output_data_31_get,
		get_new_output_data_3_get,
		get_new_output_data_4_get,
		get_new_output_data_5_get,
		get_new_output_data_6_get,
		get_new_output_data_7_get,
		get_new_output_data_8_get,
		get_new_output_data_9_get;
  wire [15 : 0] get_wt_addr;
  wire [9 : 0] get_inp_addr_0_get,
	       get_inp_addr_10_get,
	       get_inp_addr_11_get,
	       get_inp_addr_12_get,
	       get_inp_addr_13_get,
	       get_inp_addr_14_get,
	       get_inp_addr_15_get,
	       get_inp_addr_16_get,
	       get_inp_addr_17_get,
	       get_inp_addr_18_get,
	       get_inp_addr_19_get,
	       get_inp_addr_1_get,
	       get_inp_addr_20_get,
	       get_inp_addr_21_get,
	       get_inp_addr_22_get,
	       get_inp_addr_23_get,
	       get_inp_addr_24_get,
	       get_inp_addr_25_get,
	       get_inp_addr_26_get,
	       get_inp_addr_27_get,
	       get_inp_addr_28_get,
	       get_inp_addr_29_get,
	       get_inp_addr_2_get,
	       get_inp_addr_30_get,
	       get_inp_addr_31_get,
	       get_inp_addr_3_get,
	       get_inp_addr_4_get,
	       get_inp_addr_5_get,
	       get_inp_addr_6_get,
	       get_inp_addr_7_get,
	       get_inp_addr_8_get,
	       get_inp_addr_9_get,
	       get_old_out_addr_0_get,
	       get_old_out_addr_10_get,
	       get_old_out_addr_11_get,
	       get_old_out_addr_12_get,
	       get_old_out_addr_13_get,
	       get_old_out_addr_14_get,
	       get_old_out_addr_15_get,
	       get_old_out_addr_16_get,
	       get_old_out_addr_17_get,
	       get_old_out_addr_18_get,
	       get_old_out_addr_19_get,
	       get_old_out_addr_1_get,
	       get_old_out_addr_20_get,
	       get_old_out_addr_21_get,
	       get_old_out_addr_22_get,
	       get_old_out_addr_23_get,
	       get_old_out_addr_24_get,
	       get_old_out_addr_25_get,
	       get_old_out_addr_26_get,
	       get_old_out_addr_27_get,
	       get_old_out_addr_28_get,
	       get_old_out_addr_29_get,
	       get_old_out_addr_2_get,
	       get_old_out_addr_30_get,
	       get_old_out_addr_31_get,
	       get_old_out_addr_3_get,
	       get_old_out_addr_4_get,
	       get_old_out_addr_5_get,
	       get_old_out_addr_6_get,
	       get_old_out_addr_7_get,
	       get_old_out_addr_8_get,
	       get_old_out_addr_9_get;
  wire RDY_get_inp_addr_0_get,
       RDY_get_inp_addr_10_get,
       RDY_get_inp_addr_11_get,
       RDY_get_inp_addr_12_get,
       RDY_get_inp_addr_13_get,
       RDY_get_inp_addr_14_get,
       RDY_get_inp_addr_15_get,
       RDY_get_inp_addr_16_get,
       RDY_get_inp_addr_17_get,
       RDY_get_inp_addr_18_get,
       RDY_get_inp_addr_19_get,
       RDY_get_inp_addr_1_get,
       RDY_get_inp_addr_20_get,
       RDY_get_inp_addr_21_get,
       RDY_get_inp_addr_22_get,
       RDY_get_inp_addr_23_get,
       RDY_get_inp_addr_24_get,
       RDY_get_inp_addr_25_get,
       RDY_get_inp_addr_26_get,
       RDY_get_inp_addr_27_get,
       RDY_get_inp_addr_28_get,
       RDY_get_inp_addr_29_get,
       RDY_get_inp_addr_2_get,
       RDY_get_inp_addr_30_get,
       RDY_get_inp_addr_31_get,
       RDY_get_inp_addr_3_get,
       RDY_get_inp_addr_4_get,
       RDY_get_inp_addr_5_get,
       RDY_get_inp_addr_6_get,
       RDY_get_inp_addr_7_get,
       RDY_get_inp_addr_8_get,
       RDY_get_inp_addr_9_get,
       RDY_get_new_output_data_0_get,
       RDY_get_new_output_data_10_get,
       RDY_get_new_output_data_11_get,
       RDY_get_new_output_data_12_get,
       RDY_get_new_output_data_13_get,
       RDY_get_new_output_data_14_get,
       RDY_get_new_output_data_15_get,
       RDY_get_new_output_data_16_get,
       RDY_get_new_output_data_17_get,
       RDY_get_new_output_data_18_get,
       RDY_get_new_output_data_19_get,
       RDY_get_new_output_data_1_get,
       RDY_get_new_output_data_20_get,
       RDY_get_new_output_data_21_get,
       RDY_get_new_output_data_22_get,
       RDY_get_new_output_data_23_get,
       RDY_get_new_output_data_24_get,
       RDY_get_new_output_data_25_get,
       RDY_get_new_output_data_26_get,
       RDY_get_new_output_data_27_get,
       RDY_get_new_output_data_28_get,
       RDY_get_new_output_data_29_get,
       RDY_get_new_output_data_2_get,
       RDY_get_new_output_data_30_get,
       RDY_get_new_output_data_31_get,
       RDY_get_new_output_data_3_get,
       RDY_get_new_output_data_4_get,
       RDY_get_new_output_data_5_get,
       RDY_get_new_output_data_6_get,
       RDY_get_new_output_data_7_get,
       RDY_get_new_output_data_8_get,
       RDY_get_new_output_data_9_get,
       RDY_get_old_out_addr_0_get,
       RDY_get_old_out_addr_10_get,
       RDY_get_old_out_addr_11_get,
       RDY_get_old_out_addr_12_get,
       RDY_get_old_out_addr_13_get,
       RDY_get_old_out_addr_14_get,
       RDY_get_old_out_addr_15_get,
       RDY_get_old_out_addr_16_get,
       RDY_get_old_out_addr_17_get,
       RDY_get_old_out_addr_18_get,
       RDY_get_old_out_addr_19_get,
       RDY_get_old_out_addr_1_get,
       RDY_get_old_out_addr_20_get,
       RDY_get_old_out_addr_21_get,
       RDY_get_old_out_addr_22_get,
       RDY_get_old_out_addr_23_get,
       RDY_get_old_out_addr_24_get,
       RDY_get_old_out_addr_25_get,
       RDY_get_old_out_addr_26_get,
       RDY_get_old_out_addr_27_get,
       RDY_get_old_out_addr_28_get,
       RDY_get_old_out_addr_29_get,
       RDY_get_old_out_addr_2_get,
       RDY_get_old_out_addr_30_get,
       RDY_get_old_out_addr_31_get,
       RDY_get_old_out_addr_3_get,
       RDY_get_old_out_addr_4_get,
       RDY_get_old_out_addr_5_get,
       RDY_get_old_out_addr_6_get,
       RDY_get_old_out_addr_7_get,
       RDY_get_old_out_addr_8_get,
       RDY_get_old_out_addr_9_get,
       RDY_get_wt_addr,
       RDY_put_inp_resp_0_put,
       RDY_put_inp_resp_10_put,
       RDY_put_inp_resp_11_put,
       RDY_put_inp_resp_12_put,
       RDY_put_inp_resp_13_put,
       RDY_put_inp_resp_14_put,
       RDY_put_inp_resp_15_put,
       RDY_put_inp_resp_16_put,
       RDY_put_inp_resp_17_put,
       RDY_put_inp_resp_18_put,
       RDY_put_inp_resp_19_put,
       RDY_put_inp_resp_1_put,
       RDY_put_inp_resp_20_put,
       RDY_put_inp_resp_21_put,
       RDY_put_inp_resp_22_put,
       RDY_put_inp_resp_23_put,
       RDY_put_inp_resp_24_put,
       RDY_put_inp_resp_25_put,
       RDY_put_inp_resp_26_put,
       RDY_put_inp_resp_27_put,
       RDY_put_inp_resp_28_put,
       RDY_put_inp_resp_29_put,
       RDY_put_inp_resp_2_put,
       RDY_put_inp_resp_30_put,
       RDY_put_inp_resp_31_put,
       RDY_put_inp_resp_3_put,
       RDY_put_inp_resp_4_put,
       RDY_put_inp_resp_5_put,
       RDY_put_inp_resp_6_put,
       RDY_put_inp_resp_7_put,
       RDY_put_inp_resp_8_put,
       RDY_put_inp_resp_9_put,
       RDY_put_old_out_resp_0_put,
       RDY_put_old_out_resp_10_put,
       RDY_put_old_out_resp_11_put,
       RDY_put_old_out_resp_12_put,
       RDY_put_old_out_resp_13_put,
       RDY_put_old_out_resp_14_put,
       RDY_put_old_out_resp_15_put,
       RDY_put_old_out_resp_16_put,
       RDY_put_old_out_resp_17_put,
       RDY_put_old_out_resp_18_put,
       RDY_put_old_out_resp_19_put,
       RDY_put_old_out_resp_1_put,
       RDY_put_old_out_resp_20_put,
       RDY_put_old_out_resp_21_put,
       RDY_put_old_out_resp_22_put,
       RDY_put_old_out_resp_23_put,
       RDY_put_old_out_resp_24_put,
       RDY_put_old_out_resp_25_put,
       RDY_put_old_out_resp_26_put,
       RDY_put_old_out_resp_27_put,
       RDY_put_old_out_resp_28_put,
       RDY_put_old_out_resp_29_put,
       RDY_put_old_out_resp_2_put,
       RDY_put_old_out_resp_30_put,
       RDY_put_old_out_resp_31_put,
       RDY_put_old_out_resp_3_put,
       RDY_put_old_out_resp_4_put,
       RDY_put_old_out_resp_5_put,
       RDY_put_old_out_resp_6_put,
       RDY_put_old_out_resp_7_put,
       RDY_put_old_out_resp_8_put,
       RDY_put_old_out_resp_9_put,
       RDY_put_wt_resp,
       RDY_subifc_get_compute_finish_get,
       RDY_subifc_put_compute_params_put,
       subifc_get_compute_finish_get;

  // inlined wires
  wire inst1_wr_wt_req$whas;

  // register inst1_rg_h_cntr
  reg [7 : 0] inst1_rg_h_cntr;
  wire [7 : 0] inst1_rg_h_cntr$D_IN;
  wire inst1_rg_h_cntr$EN;

  // register inst1_rg_inp_addr_0
  reg [9 : 0] inst1_rg_inp_addr_0;
  wire [9 : 0] inst1_rg_inp_addr_0$D_IN;
  wire inst1_rg_inp_addr_0$EN;

  // register inst1_rg_inp_addr_1
  reg [9 : 0] inst1_rg_inp_addr_1;
  wire [9 : 0] inst1_rg_inp_addr_1$D_IN;
  wire inst1_rg_inp_addr_1$EN;

  // register inst1_rg_inp_addr_10
  reg [9 : 0] inst1_rg_inp_addr_10;
  wire [9 : 0] inst1_rg_inp_addr_10$D_IN;
  wire inst1_rg_inp_addr_10$EN;

  // register inst1_rg_inp_addr_11
  reg [9 : 0] inst1_rg_inp_addr_11;
  wire [9 : 0] inst1_rg_inp_addr_11$D_IN;
  wire inst1_rg_inp_addr_11$EN;

  // register inst1_rg_inp_addr_12
  reg [9 : 0] inst1_rg_inp_addr_12;
  wire [9 : 0] inst1_rg_inp_addr_12$D_IN;
  wire inst1_rg_inp_addr_12$EN;

  // register inst1_rg_inp_addr_13
  reg [9 : 0] inst1_rg_inp_addr_13;
  wire [9 : 0] inst1_rg_inp_addr_13$D_IN;
  wire inst1_rg_inp_addr_13$EN;

  // register inst1_rg_inp_addr_14
  reg [9 : 0] inst1_rg_inp_addr_14;
  wire [9 : 0] inst1_rg_inp_addr_14$D_IN;
  wire inst1_rg_inp_addr_14$EN;

  // register inst1_rg_inp_addr_15
  reg [9 : 0] inst1_rg_inp_addr_15;
  wire [9 : 0] inst1_rg_inp_addr_15$D_IN;
  wire inst1_rg_inp_addr_15$EN;

  // register inst1_rg_inp_addr_16
  reg [9 : 0] inst1_rg_inp_addr_16;
  wire [9 : 0] inst1_rg_inp_addr_16$D_IN;
  wire inst1_rg_inp_addr_16$EN;

  // register inst1_rg_inp_addr_17
  reg [9 : 0] inst1_rg_inp_addr_17;
  wire [9 : 0] inst1_rg_inp_addr_17$D_IN;
  wire inst1_rg_inp_addr_17$EN;

  // register inst1_rg_inp_addr_18
  reg [9 : 0] inst1_rg_inp_addr_18;
  wire [9 : 0] inst1_rg_inp_addr_18$D_IN;
  wire inst1_rg_inp_addr_18$EN;

  // register inst1_rg_inp_addr_19
  reg [9 : 0] inst1_rg_inp_addr_19;
  wire [9 : 0] inst1_rg_inp_addr_19$D_IN;
  wire inst1_rg_inp_addr_19$EN;

  // register inst1_rg_inp_addr_2
  reg [9 : 0] inst1_rg_inp_addr_2;
  wire [9 : 0] inst1_rg_inp_addr_2$D_IN;
  wire inst1_rg_inp_addr_2$EN;

  // register inst1_rg_inp_addr_20
  reg [9 : 0] inst1_rg_inp_addr_20;
  wire [9 : 0] inst1_rg_inp_addr_20$D_IN;
  wire inst1_rg_inp_addr_20$EN;

  // register inst1_rg_inp_addr_21
  reg [9 : 0] inst1_rg_inp_addr_21;
  wire [9 : 0] inst1_rg_inp_addr_21$D_IN;
  wire inst1_rg_inp_addr_21$EN;

  // register inst1_rg_inp_addr_22
  reg [9 : 0] inst1_rg_inp_addr_22;
  wire [9 : 0] inst1_rg_inp_addr_22$D_IN;
  wire inst1_rg_inp_addr_22$EN;

  // register inst1_rg_inp_addr_23
  reg [9 : 0] inst1_rg_inp_addr_23;
  wire [9 : 0] inst1_rg_inp_addr_23$D_IN;
  wire inst1_rg_inp_addr_23$EN;

  // register inst1_rg_inp_addr_24
  reg [9 : 0] inst1_rg_inp_addr_24;
  wire [9 : 0] inst1_rg_inp_addr_24$D_IN;
  wire inst1_rg_inp_addr_24$EN;

  // register inst1_rg_inp_addr_25
  reg [9 : 0] inst1_rg_inp_addr_25;
  wire [9 : 0] inst1_rg_inp_addr_25$D_IN;
  wire inst1_rg_inp_addr_25$EN;

  // register inst1_rg_inp_addr_26
  reg [9 : 0] inst1_rg_inp_addr_26;
  wire [9 : 0] inst1_rg_inp_addr_26$D_IN;
  wire inst1_rg_inp_addr_26$EN;

  // register inst1_rg_inp_addr_27
  reg [9 : 0] inst1_rg_inp_addr_27;
  wire [9 : 0] inst1_rg_inp_addr_27$D_IN;
  wire inst1_rg_inp_addr_27$EN;

  // register inst1_rg_inp_addr_28
  reg [9 : 0] inst1_rg_inp_addr_28;
  wire [9 : 0] inst1_rg_inp_addr_28$D_IN;
  wire inst1_rg_inp_addr_28$EN;

  // register inst1_rg_inp_addr_29
  reg [9 : 0] inst1_rg_inp_addr_29;
  wire [9 : 0] inst1_rg_inp_addr_29$D_IN;
  wire inst1_rg_inp_addr_29$EN;

  // register inst1_rg_inp_addr_3
  reg [9 : 0] inst1_rg_inp_addr_3;
  wire [9 : 0] inst1_rg_inp_addr_3$D_IN;
  wire inst1_rg_inp_addr_3$EN;

  // register inst1_rg_inp_addr_30
  reg [9 : 0] inst1_rg_inp_addr_30;
  wire [9 : 0] inst1_rg_inp_addr_30$D_IN;
  wire inst1_rg_inp_addr_30$EN;

  // register inst1_rg_inp_addr_31
  reg [9 : 0] inst1_rg_inp_addr_31;
  wire [9 : 0] inst1_rg_inp_addr_31$D_IN;
  wire inst1_rg_inp_addr_31$EN;

  // register inst1_rg_inp_addr_4
  reg [9 : 0] inst1_rg_inp_addr_4;
  wire [9 : 0] inst1_rg_inp_addr_4$D_IN;
  wire inst1_rg_inp_addr_4$EN;

  // register inst1_rg_inp_addr_5
  reg [9 : 0] inst1_rg_inp_addr_5;
  wire [9 : 0] inst1_rg_inp_addr_5$D_IN;
  wire inst1_rg_inp_addr_5$EN;

  // register inst1_rg_inp_addr_6
  reg [9 : 0] inst1_rg_inp_addr_6;
  wire [9 : 0] inst1_rg_inp_addr_6$D_IN;
  wire inst1_rg_inp_addr_6$EN;

  // register inst1_rg_inp_addr_7
  reg [9 : 0] inst1_rg_inp_addr_7;
  wire [9 : 0] inst1_rg_inp_addr_7$D_IN;
  wire inst1_rg_inp_addr_7$EN;

  // register inst1_rg_inp_addr_8
  reg [9 : 0] inst1_rg_inp_addr_8;
  wire [9 : 0] inst1_rg_inp_addr_8$D_IN;
  wire inst1_rg_inp_addr_8$EN;

  // register inst1_rg_inp_addr_9
  reg [9 : 0] inst1_rg_inp_addr_9;
  wire [9 : 0] inst1_rg_inp_addr_9$D_IN;
  wire inst1_rg_inp_addr_9$EN;

  // register inst1_rg_inp_col_addr
  reg [7 : 0] inst1_rg_inp_col_addr;
  wire [7 : 0] inst1_rg_inp_col_addr$D_IN;
  wire inst1_rg_inp_col_addr$EN;

  // register inst1_rg_inp_row_addr
  reg [7 : 0] inst1_rg_inp_row_addr;
  wire [7 : 0] inst1_rg_inp_row_addr$D_IN;
  wire inst1_rg_inp_row_addr$EN;

  // register inst1_rg_inp_triangle
  reg inst1_rg_inp_triangle;
  wire inst1_rg_inp_triangle$D_IN, inst1_rg_inp_triangle$EN;

  // register inst1_rg_new_out_addr_0
  reg [7 : 0] inst1_rg_new_out_addr_0;
  wire [7 : 0] inst1_rg_new_out_addr_0$D_IN;
  wire inst1_rg_new_out_addr_0$EN;

  // register inst1_rg_new_out_addr_1
  reg [7 : 0] inst1_rg_new_out_addr_1;
  wire [7 : 0] inst1_rg_new_out_addr_1$D_IN;
  wire inst1_rg_new_out_addr_1$EN;

  // register inst1_rg_new_out_addr_10
  reg [7 : 0] inst1_rg_new_out_addr_10;
  wire [7 : 0] inst1_rg_new_out_addr_10$D_IN;
  wire inst1_rg_new_out_addr_10$EN;

  // register inst1_rg_new_out_addr_11
  reg [7 : 0] inst1_rg_new_out_addr_11;
  wire [7 : 0] inst1_rg_new_out_addr_11$D_IN;
  wire inst1_rg_new_out_addr_11$EN;

  // register inst1_rg_new_out_addr_12
  reg [7 : 0] inst1_rg_new_out_addr_12;
  wire [7 : 0] inst1_rg_new_out_addr_12$D_IN;
  wire inst1_rg_new_out_addr_12$EN;

  // register inst1_rg_new_out_addr_13
  reg [7 : 0] inst1_rg_new_out_addr_13;
  wire [7 : 0] inst1_rg_new_out_addr_13$D_IN;
  wire inst1_rg_new_out_addr_13$EN;

  // register inst1_rg_new_out_addr_14
  reg [7 : 0] inst1_rg_new_out_addr_14;
  wire [7 : 0] inst1_rg_new_out_addr_14$D_IN;
  wire inst1_rg_new_out_addr_14$EN;

  // register inst1_rg_new_out_addr_15
  reg [7 : 0] inst1_rg_new_out_addr_15;
  wire [7 : 0] inst1_rg_new_out_addr_15$D_IN;
  wire inst1_rg_new_out_addr_15$EN;

  // register inst1_rg_new_out_addr_16
  reg [7 : 0] inst1_rg_new_out_addr_16;
  wire [7 : 0] inst1_rg_new_out_addr_16$D_IN;
  wire inst1_rg_new_out_addr_16$EN;

  // register inst1_rg_new_out_addr_17
  reg [7 : 0] inst1_rg_new_out_addr_17;
  wire [7 : 0] inst1_rg_new_out_addr_17$D_IN;
  wire inst1_rg_new_out_addr_17$EN;

  // register inst1_rg_new_out_addr_18
  reg [7 : 0] inst1_rg_new_out_addr_18;
  wire [7 : 0] inst1_rg_new_out_addr_18$D_IN;
  wire inst1_rg_new_out_addr_18$EN;

  // register inst1_rg_new_out_addr_19
  reg [7 : 0] inst1_rg_new_out_addr_19;
  wire [7 : 0] inst1_rg_new_out_addr_19$D_IN;
  wire inst1_rg_new_out_addr_19$EN;

  // register inst1_rg_new_out_addr_2
  reg [7 : 0] inst1_rg_new_out_addr_2;
  wire [7 : 0] inst1_rg_new_out_addr_2$D_IN;
  wire inst1_rg_new_out_addr_2$EN;

  // register inst1_rg_new_out_addr_20
  reg [7 : 0] inst1_rg_new_out_addr_20;
  wire [7 : 0] inst1_rg_new_out_addr_20$D_IN;
  wire inst1_rg_new_out_addr_20$EN;

  // register inst1_rg_new_out_addr_21
  reg [7 : 0] inst1_rg_new_out_addr_21;
  wire [7 : 0] inst1_rg_new_out_addr_21$D_IN;
  wire inst1_rg_new_out_addr_21$EN;

  // register inst1_rg_new_out_addr_22
  reg [7 : 0] inst1_rg_new_out_addr_22;
  wire [7 : 0] inst1_rg_new_out_addr_22$D_IN;
  wire inst1_rg_new_out_addr_22$EN;

  // register inst1_rg_new_out_addr_23
  reg [7 : 0] inst1_rg_new_out_addr_23;
  wire [7 : 0] inst1_rg_new_out_addr_23$D_IN;
  wire inst1_rg_new_out_addr_23$EN;

  // register inst1_rg_new_out_addr_24
  reg [7 : 0] inst1_rg_new_out_addr_24;
  wire [7 : 0] inst1_rg_new_out_addr_24$D_IN;
  wire inst1_rg_new_out_addr_24$EN;

  // register inst1_rg_new_out_addr_25
  reg [7 : 0] inst1_rg_new_out_addr_25;
  wire [7 : 0] inst1_rg_new_out_addr_25$D_IN;
  wire inst1_rg_new_out_addr_25$EN;

  // register inst1_rg_new_out_addr_26
  reg [7 : 0] inst1_rg_new_out_addr_26;
  wire [7 : 0] inst1_rg_new_out_addr_26$D_IN;
  wire inst1_rg_new_out_addr_26$EN;

  // register inst1_rg_new_out_addr_27
  reg [7 : 0] inst1_rg_new_out_addr_27;
  wire [7 : 0] inst1_rg_new_out_addr_27$D_IN;
  wire inst1_rg_new_out_addr_27$EN;

  // register inst1_rg_new_out_addr_28
  reg [7 : 0] inst1_rg_new_out_addr_28;
  wire [7 : 0] inst1_rg_new_out_addr_28$D_IN;
  wire inst1_rg_new_out_addr_28$EN;

  // register inst1_rg_new_out_addr_29
  reg [7 : 0] inst1_rg_new_out_addr_29;
  wire [7 : 0] inst1_rg_new_out_addr_29$D_IN;
  wire inst1_rg_new_out_addr_29$EN;

  // register inst1_rg_new_out_addr_3
  reg [7 : 0] inst1_rg_new_out_addr_3;
  wire [7 : 0] inst1_rg_new_out_addr_3$D_IN;
  wire inst1_rg_new_out_addr_3$EN;

  // register inst1_rg_new_out_addr_30
  reg [7 : 0] inst1_rg_new_out_addr_30;
  wire [7 : 0] inst1_rg_new_out_addr_30$D_IN;
  wire inst1_rg_new_out_addr_30$EN;

  // register inst1_rg_new_out_addr_31
  reg [7 : 0] inst1_rg_new_out_addr_31;
  wire [7 : 0] inst1_rg_new_out_addr_31$D_IN;
  wire inst1_rg_new_out_addr_31$EN;

  // register inst1_rg_new_out_addr_4
  reg [7 : 0] inst1_rg_new_out_addr_4;
  wire [7 : 0] inst1_rg_new_out_addr_4$D_IN;
  wire inst1_rg_new_out_addr_4$EN;

  // register inst1_rg_new_out_addr_5
  reg [7 : 0] inst1_rg_new_out_addr_5;
  wire [7 : 0] inst1_rg_new_out_addr_5$D_IN;
  wire inst1_rg_new_out_addr_5$EN;

  // register inst1_rg_new_out_addr_6
  reg [7 : 0] inst1_rg_new_out_addr_6;
  wire [7 : 0] inst1_rg_new_out_addr_6$D_IN;
  wire inst1_rg_new_out_addr_6$EN;

  // register inst1_rg_new_out_addr_7
  reg [7 : 0] inst1_rg_new_out_addr_7;
  wire [7 : 0] inst1_rg_new_out_addr_7$D_IN;
  wire inst1_rg_new_out_addr_7$EN;

  // register inst1_rg_new_out_addr_8
  reg [7 : 0] inst1_rg_new_out_addr_8;
  wire [7 : 0] inst1_rg_new_out_addr_8$D_IN;
  wire inst1_rg_new_out_addr_8$EN;

  // register inst1_rg_new_out_addr_9
  reg [7 : 0] inst1_rg_new_out_addr_9;
  wire [7 : 0] inst1_rg_new_out_addr_9$D_IN;
  wire inst1_rg_new_out_addr_9$EN;

  // register inst1_rg_new_out_cntr
  reg [7 : 0] inst1_rg_new_out_cntr;
  reg [7 : 0] inst1_rg_new_out_cntr$D_IN;
  wire inst1_rg_new_out_cntr$EN;

  // register inst1_rg_old_out_addr
  reg [7 : 0] inst1_rg_old_out_addr;
  wire [7 : 0] inst1_rg_old_out_addr$D_IN;
  wire inst1_rg_old_out_addr$EN;

  // register inst1_rg_old_out_req_0
  reg [9 : 0] inst1_rg_old_out_req_0;
  wire [9 : 0] inst1_rg_old_out_req_0$D_IN;
  wire inst1_rg_old_out_req_0$EN;

  // register inst1_rg_old_out_req_1
  reg [9 : 0] inst1_rg_old_out_req_1;
  wire [9 : 0] inst1_rg_old_out_req_1$D_IN;
  wire inst1_rg_old_out_req_1$EN;

  // register inst1_rg_old_out_req_10
  reg [9 : 0] inst1_rg_old_out_req_10;
  wire [9 : 0] inst1_rg_old_out_req_10$D_IN;
  wire inst1_rg_old_out_req_10$EN;

  // register inst1_rg_old_out_req_11
  reg [9 : 0] inst1_rg_old_out_req_11;
  wire [9 : 0] inst1_rg_old_out_req_11$D_IN;
  wire inst1_rg_old_out_req_11$EN;

  // register inst1_rg_old_out_req_12
  reg [9 : 0] inst1_rg_old_out_req_12;
  wire [9 : 0] inst1_rg_old_out_req_12$D_IN;
  wire inst1_rg_old_out_req_12$EN;

  // register inst1_rg_old_out_req_13
  reg [9 : 0] inst1_rg_old_out_req_13;
  wire [9 : 0] inst1_rg_old_out_req_13$D_IN;
  wire inst1_rg_old_out_req_13$EN;

  // register inst1_rg_old_out_req_14
  reg [9 : 0] inst1_rg_old_out_req_14;
  wire [9 : 0] inst1_rg_old_out_req_14$D_IN;
  wire inst1_rg_old_out_req_14$EN;

  // register inst1_rg_old_out_req_15
  reg [9 : 0] inst1_rg_old_out_req_15;
  wire [9 : 0] inst1_rg_old_out_req_15$D_IN;
  wire inst1_rg_old_out_req_15$EN;

  // register inst1_rg_old_out_req_16
  reg [9 : 0] inst1_rg_old_out_req_16;
  wire [9 : 0] inst1_rg_old_out_req_16$D_IN;
  wire inst1_rg_old_out_req_16$EN;

  // register inst1_rg_old_out_req_17
  reg [9 : 0] inst1_rg_old_out_req_17;
  wire [9 : 0] inst1_rg_old_out_req_17$D_IN;
  wire inst1_rg_old_out_req_17$EN;

  // register inst1_rg_old_out_req_18
  reg [9 : 0] inst1_rg_old_out_req_18;
  wire [9 : 0] inst1_rg_old_out_req_18$D_IN;
  wire inst1_rg_old_out_req_18$EN;

  // register inst1_rg_old_out_req_19
  reg [9 : 0] inst1_rg_old_out_req_19;
  wire [9 : 0] inst1_rg_old_out_req_19$D_IN;
  wire inst1_rg_old_out_req_19$EN;

  // register inst1_rg_old_out_req_2
  reg [9 : 0] inst1_rg_old_out_req_2;
  wire [9 : 0] inst1_rg_old_out_req_2$D_IN;
  wire inst1_rg_old_out_req_2$EN;

  // register inst1_rg_old_out_req_20
  reg [9 : 0] inst1_rg_old_out_req_20;
  wire [9 : 0] inst1_rg_old_out_req_20$D_IN;
  wire inst1_rg_old_out_req_20$EN;

  // register inst1_rg_old_out_req_21
  reg [9 : 0] inst1_rg_old_out_req_21;
  wire [9 : 0] inst1_rg_old_out_req_21$D_IN;
  wire inst1_rg_old_out_req_21$EN;

  // register inst1_rg_old_out_req_22
  reg [9 : 0] inst1_rg_old_out_req_22;
  wire [9 : 0] inst1_rg_old_out_req_22$D_IN;
  wire inst1_rg_old_out_req_22$EN;

  // register inst1_rg_old_out_req_23
  reg [9 : 0] inst1_rg_old_out_req_23;
  wire [9 : 0] inst1_rg_old_out_req_23$D_IN;
  wire inst1_rg_old_out_req_23$EN;

  // register inst1_rg_old_out_req_24
  reg [9 : 0] inst1_rg_old_out_req_24;
  wire [9 : 0] inst1_rg_old_out_req_24$D_IN;
  wire inst1_rg_old_out_req_24$EN;

  // register inst1_rg_old_out_req_25
  reg [9 : 0] inst1_rg_old_out_req_25;
  wire [9 : 0] inst1_rg_old_out_req_25$D_IN;
  wire inst1_rg_old_out_req_25$EN;

  // register inst1_rg_old_out_req_26
  reg [9 : 0] inst1_rg_old_out_req_26;
  wire [9 : 0] inst1_rg_old_out_req_26$D_IN;
  wire inst1_rg_old_out_req_26$EN;

  // register inst1_rg_old_out_req_27
  reg [9 : 0] inst1_rg_old_out_req_27;
  wire [9 : 0] inst1_rg_old_out_req_27$D_IN;
  wire inst1_rg_old_out_req_27$EN;

  // register inst1_rg_old_out_req_28
  reg [9 : 0] inst1_rg_old_out_req_28;
  wire [9 : 0] inst1_rg_old_out_req_28$D_IN;
  wire inst1_rg_old_out_req_28$EN;

  // register inst1_rg_old_out_req_29
  reg [9 : 0] inst1_rg_old_out_req_29;
  wire [9 : 0] inst1_rg_old_out_req_29$D_IN;
  wire inst1_rg_old_out_req_29$EN;

  // register inst1_rg_old_out_req_3
  reg [9 : 0] inst1_rg_old_out_req_3;
  wire [9 : 0] inst1_rg_old_out_req_3$D_IN;
  wire inst1_rg_old_out_req_3$EN;

  // register inst1_rg_old_out_req_30
  reg [9 : 0] inst1_rg_old_out_req_30;
  wire [9 : 0] inst1_rg_old_out_req_30$D_IN;
  wire inst1_rg_old_out_req_30$EN;

  // register inst1_rg_old_out_req_31
  reg [9 : 0] inst1_rg_old_out_req_31;
  wire [9 : 0] inst1_rg_old_out_req_31$D_IN;
  wire inst1_rg_old_out_req_31$EN;

  // register inst1_rg_old_out_req_4
  reg [9 : 0] inst1_rg_old_out_req_4;
  wire [9 : 0] inst1_rg_old_out_req_4$D_IN;
  wire inst1_rg_old_out_req_4$EN;

  // register inst1_rg_old_out_req_5
  reg [9 : 0] inst1_rg_old_out_req_5;
  wire [9 : 0] inst1_rg_old_out_req_5$D_IN;
  wire inst1_rg_old_out_req_5$EN;

  // register inst1_rg_old_out_req_6
  reg [9 : 0] inst1_rg_old_out_req_6;
  wire [9 : 0] inst1_rg_old_out_req_6$D_IN;
  wire inst1_rg_old_out_req_6$EN;

  // register inst1_rg_old_out_req_7
  reg [9 : 0] inst1_rg_old_out_req_7;
  wire [9 : 0] inst1_rg_old_out_req_7$D_IN;
  wire inst1_rg_old_out_req_7$EN;

  // register inst1_rg_old_out_req_8
  reg [9 : 0] inst1_rg_old_out_req_8;
  wire [9 : 0] inst1_rg_old_out_req_8$D_IN;
  wire inst1_rg_old_out_req_8$EN;

  // register inst1_rg_old_out_req_9
  reg [9 : 0] inst1_rg_old_out_req_9;
  wire [9 : 0] inst1_rg_old_out_req_9$D_IN;
  wire inst1_rg_old_out_req_9$EN;

  // register inst1_rg_op_traingle_cntr
  reg [7 : 0] inst1_rg_op_traingle_cntr;
  wire [7 : 0] inst1_rg_op_traingle_cntr$D_IN;
  wire inst1_rg_op_traingle_cntr$EN;

  // register inst1_rg_op_triangle
  reg inst1_rg_op_triangle;
  wire inst1_rg_op_triangle$D_IN, inst1_rg_op_triangle$EN;

  // register inst1_rg_params
  reg [120 : 0] inst1_rg_params;
  wire [120 : 0] inst1_rg_params$D_IN;
  wire inst1_rg_params$EN;

  // register inst1_rg_row_cntr
  reg [7 : 0] inst1_rg_row_cntr;
  wire [7 : 0] inst1_rg_row_cntr$D_IN;
  wire inst1_rg_row_cntr$EN;

  // register inst1_rg_valid_col_0
  reg inst1_rg_valid_col_0;
  wire inst1_rg_valid_col_0$D_IN, inst1_rg_valid_col_0$EN;

  // register inst1_rg_valid_col_1
  reg inst1_rg_valid_col_1;
  wire inst1_rg_valid_col_1$D_IN, inst1_rg_valid_col_1$EN;

  // register inst1_rg_valid_col_10
  reg inst1_rg_valid_col_10;
  wire inst1_rg_valid_col_10$D_IN, inst1_rg_valid_col_10$EN;

  // register inst1_rg_valid_col_11
  reg inst1_rg_valid_col_11;
  wire inst1_rg_valid_col_11$D_IN, inst1_rg_valid_col_11$EN;

  // register inst1_rg_valid_col_12
  reg inst1_rg_valid_col_12;
  wire inst1_rg_valid_col_12$D_IN, inst1_rg_valid_col_12$EN;

  // register inst1_rg_valid_col_13
  reg inst1_rg_valid_col_13;
  wire inst1_rg_valid_col_13$D_IN, inst1_rg_valid_col_13$EN;

  // register inst1_rg_valid_col_14
  reg inst1_rg_valid_col_14;
  wire inst1_rg_valid_col_14$D_IN, inst1_rg_valid_col_14$EN;

  // register inst1_rg_valid_col_15
  reg inst1_rg_valid_col_15;
  wire inst1_rg_valid_col_15$D_IN, inst1_rg_valid_col_15$EN;

  // register inst1_rg_valid_col_16
  reg inst1_rg_valid_col_16;
  wire inst1_rg_valid_col_16$D_IN, inst1_rg_valid_col_16$EN;

  // register inst1_rg_valid_col_17
  reg inst1_rg_valid_col_17;
  wire inst1_rg_valid_col_17$D_IN, inst1_rg_valid_col_17$EN;

  // register inst1_rg_valid_col_18
  reg inst1_rg_valid_col_18;
  wire inst1_rg_valid_col_18$D_IN, inst1_rg_valid_col_18$EN;

  // register inst1_rg_valid_col_19
  reg inst1_rg_valid_col_19;
  wire inst1_rg_valid_col_19$D_IN, inst1_rg_valid_col_19$EN;

  // register inst1_rg_valid_col_2
  reg inst1_rg_valid_col_2;
  wire inst1_rg_valid_col_2$D_IN, inst1_rg_valid_col_2$EN;

  // register inst1_rg_valid_col_20
  reg inst1_rg_valid_col_20;
  wire inst1_rg_valid_col_20$D_IN, inst1_rg_valid_col_20$EN;

  // register inst1_rg_valid_col_21
  reg inst1_rg_valid_col_21;
  wire inst1_rg_valid_col_21$D_IN, inst1_rg_valid_col_21$EN;

  // register inst1_rg_valid_col_22
  reg inst1_rg_valid_col_22;
  wire inst1_rg_valid_col_22$D_IN, inst1_rg_valid_col_22$EN;

  // register inst1_rg_valid_col_23
  reg inst1_rg_valid_col_23;
  wire inst1_rg_valid_col_23$D_IN, inst1_rg_valid_col_23$EN;

  // register inst1_rg_valid_col_24
  reg inst1_rg_valid_col_24;
  wire inst1_rg_valid_col_24$D_IN, inst1_rg_valid_col_24$EN;

  // register inst1_rg_valid_col_25
  reg inst1_rg_valid_col_25;
  wire inst1_rg_valid_col_25$D_IN, inst1_rg_valid_col_25$EN;

  // register inst1_rg_valid_col_26
  reg inst1_rg_valid_col_26;
  wire inst1_rg_valid_col_26$D_IN, inst1_rg_valid_col_26$EN;

  // register inst1_rg_valid_col_27
  reg inst1_rg_valid_col_27;
  wire inst1_rg_valid_col_27$D_IN, inst1_rg_valid_col_27$EN;

  // register inst1_rg_valid_col_28
  reg inst1_rg_valid_col_28;
  wire inst1_rg_valid_col_28$D_IN, inst1_rg_valid_col_28$EN;

  // register inst1_rg_valid_col_29
  reg inst1_rg_valid_col_29;
  wire inst1_rg_valid_col_29$D_IN, inst1_rg_valid_col_29$EN;

  // register inst1_rg_valid_col_3
  reg inst1_rg_valid_col_3;
  wire inst1_rg_valid_col_3$D_IN, inst1_rg_valid_col_3$EN;

  // register inst1_rg_valid_col_30
  reg inst1_rg_valid_col_30;
  wire inst1_rg_valid_col_30$D_IN, inst1_rg_valid_col_30$EN;

  // register inst1_rg_valid_col_31
  reg inst1_rg_valid_col_31;
  wire inst1_rg_valid_col_31$D_IN, inst1_rg_valid_col_31$EN;

  // register inst1_rg_valid_col_4
  reg inst1_rg_valid_col_4;
  wire inst1_rg_valid_col_4$D_IN, inst1_rg_valid_col_4$EN;

  // register inst1_rg_valid_col_5
  reg inst1_rg_valid_col_5;
  wire inst1_rg_valid_col_5$D_IN, inst1_rg_valid_col_5$EN;

  // register inst1_rg_valid_col_6
  reg inst1_rg_valid_col_6;
  wire inst1_rg_valid_col_6$D_IN, inst1_rg_valid_col_6$EN;

  // register inst1_rg_valid_col_7
  reg inst1_rg_valid_col_7;
  wire inst1_rg_valid_col_7$D_IN, inst1_rg_valid_col_7$EN;

  // register inst1_rg_valid_col_8
  reg inst1_rg_valid_col_8;
  wire inst1_rg_valid_col_8$D_IN, inst1_rg_valid_col_8$EN;

  // register inst1_rg_valid_col_9
  reg inst1_rg_valid_col_9;
  wire inst1_rg_valid_col_9$D_IN, inst1_rg_valid_col_9$EN;

  // register inst1_rg_valid_row_0
  reg inst1_rg_valid_row_0;
  wire inst1_rg_valid_row_0$D_IN, inst1_rg_valid_row_0$EN;

  // register inst1_rg_valid_row_1
  reg inst1_rg_valid_row_1;
  wire inst1_rg_valid_row_1$D_IN, inst1_rg_valid_row_1$EN;

  // register inst1_rg_valid_row_10
  reg inst1_rg_valid_row_10;
  wire inst1_rg_valid_row_10$D_IN, inst1_rg_valid_row_10$EN;

  // register inst1_rg_valid_row_11
  reg inst1_rg_valid_row_11;
  wire inst1_rg_valid_row_11$D_IN, inst1_rg_valid_row_11$EN;

  // register inst1_rg_valid_row_12
  reg inst1_rg_valid_row_12;
  wire inst1_rg_valid_row_12$D_IN, inst1_rg_valid_row_12$EN;

  // register inst1_rg_valid_row_13
  reg inst1_rg_valid_row_13;
  wire inst1_rg_valid_row_13$D_IN, inst1_rg_valid_row_13$EN;

  // register inst1_rg_valid_row_14
  reg inst1_rg_valid_row_14;
  wire inst1_rg_valid_row_14$D_IN, inst1_rg_valid_row_14$EN;

  // register inst1_rg_valid_row_15
  reg inst1_rg_valid_row_15;
  wire inst1_rg_valid_row_15$D_IN, inst1_rg_valid_row_15$EN;

  // register inst1_rg_valid_row_16
  reg inst1_rg_valid_row_16;
  wire inst1_rg_valid_row_16$D_IN, inst1_rg_valid_row_16$EN;

  // register inst1_rg_valid_row_17
  reg inst1_rg_valid_row_17;
  wire inst1_rg_valid_row_17$D_IN, inst1_rg_valid_row_17$EN;

  // register inst1_rg_valid_row_18
  reg inst1_rg_valid_row_18;
  wire inst1_rg_valid_row_18$D_IN, inst1_rg_valid_row_18$EN;

  // register inst1_rg_valid_row_19
  reg inst1_rg_valid_row_19;
  wire inst1_rg_valid_row_19$D_IN, inst1_rg_valid_row_19$EN;

  // register inst1_rg_valid_row_2
  reg inst1_rg_valid_row_2;
  wire inst1_rg_valid_row_2$D_IN, inst1_rg_valid_row_2$EN;

  // register inst1_rg_valid_row_20
  reg inst1_rg_valid_row_20;
  wire inst1_rg_valid_row_20$D_IN, inst1_rg_valid_row_20$EN;

  // register inst1_rg_valid_row_21
  reg inst1_rg_valid_row_21;
  wire inst1_rg_valid_row_21$D_IN, inst1_rg_valid_row_21$EN;

  // register inst1_rg_valid_row_22
  reg inst1_rg_valid_row_22;
  wire inst1_rg_valid_row_22$D_IN, inst1_rg_valid_row_22$EN;

  // register inst1_rg_valid_row_23
  reg inst1_rg_valid_row_23;
  wire inst1_rg_valid_row_23$D_IN, inst1_rg_valid_row_23$EN;

  // register inst1_rg_valid_row_24
  reg inst1_rg_valid_row_24;
  wire inst1_rg_valid_row_24$D_IN, inst1_rg_valid_row_24$EN;

  // register inst1_rg_valid_row_25
  reg inst1_rg_valid_row_25;
  wire inst1_rg_valid_row_25$D_IN, inst1_rg_valid_row_25$EN;

  // register inst1_rg_valid_row_26
  reg inst1_rg_valid_row_26;
  wire inst1_rg_valid_row_26$D_IN, inst1_rg_valid_row_26$EN;

  // register inst1_rg_valid_row_27
  reg inst1_rg_valid_row_27;
  wire inst1_rg_valid_row_27$D_IN, inst1_rg_valid_row_27$EN;

  // register inst1_rg_valid_row_28
  reg inst1_rg_valid_row_28;
  wire inst1_rg_valid_row_28$D_IN, inst1_rg_valid_row_28$EN;

  // register inst1_rg_valid_row_29
  reg inst1_rg_valid_row_29;
  wire inst1_rg_valid_row_29$D_IN, inst1_rg_valid_row_29$EN;

  // register inst1_rg_valid_row_3
  reg inst1_rg_valid_row_3;
  wire inst1_rg_valid_row_3$D_IN, inst1_rg_valid_row_3$EN;

  // register inst1_rg_valid_row_30
  reg inst1_rg_valid_row_30;
  wire inst1_rg_valid_row_30$D_IN, inst1_rg_valid_row_30$EN;

  // register inst1_rg_valid_row_31
  reg inst1_rg_valid_row_31;
  wire inst1_rg_valid_row_31$D_IN, inst1_rg_valid_row_31$EN;

  // register inst1_rg_valid_row_4
  reg inst1_rg_valid_row_4;
  wire inst1_rg_valid_row_4$D_IN, inst1_rg_valid_row_4$EN;

  // register inst1_rg_valid_row_5
  reg inst1_rg_valid_row_5;
  wire inst1_rg_valid_row_5$D_IN, inst1_rg_valid_row_5$EN;

  // register inst1_rg_valid_row_6
  reg inst1_rg_valid_row_6;
  wire inst1_rg_valid_row_6$D_IN, inst1_rg_valid_row_6$EN;

  // register inst1_rg_valid_row_7
  reg inst1_rg_valid_row_7;
  wire inst1_rg_valid_row_7$D_IN, inst1_rg_valid_row_7$EN;

  // register inst1_rg_valid_row_8
  reg inst1_rg_valid_row_8;
  wire inst1_rg_valid_row_8$D_IN, inst1_rg_valid_row_8$EN;

  // register inst1_rg_valid_row_9
  reg inst1_rg_valid_row_9;
  wire inst1_rg_valid_row_9$D_IN, inst1_rg_valid_row_9$EN;

  // register inst1_rg_w_cntr
  reg [7 : 0] inst1_rg_w_cntr;
  wire [7 : 0] inst1_rg_w_cntr$D_IN;
  wire inst1_rg_w_cntr$EN;

  // register inst1_rg_weightload
  reg inst1_rg_weightload;
  wire inst1_rg_weightload$D_IN, inst1_rg_weightload$EN;

  // register inst1_rg_weightload_req
  reg inst1_rg_weightload_req;
  wire inst1_rg_weightload_req$D_IN, inst1_rg_weightload_req$EN;

  // register inst1_rg_which_buffer
  reg inst1_rg_which_buffer;
  wire inst1_rg_which_buffer$D_IN, inst1_rg_which_buffer$EN;

  // register inst1_rg_wt_addr
  reg [7 : 0] inst1_rg_wt_addr;
  wire [7 : 0] inst1_rg_wt_addr$D_IN;
  wire inst1_rg_wt_addr$EN;

  // register inst1_rg_wt_cntr
  reg [7 : 0] inst1_rg_wt_cntr;
  wire [7 : 0] inst1_rg_wt_cntr$D_IN;
  wire inst1_rg_wt_cntr$EN;

  // register inst1_rg_zero_cntr
  reg [7 : 0] inst1_rg_zero_cntr;
  wire [7 : 0] inst1_rg_zero_cntr$D_IN;
  wire inst1_rg_zero_cntr$EN;

  // ports of submodule inst1_ff_inp_count
  wire [7 : 0] inst1_ff_inp_count$D_IN;
  wire inst1_ff_inp_count$CLR, inst1_ff_inp_count$DEQ, inst1_ff_inp_count$ENQ;

  // ports of submodule inst1_ff_wt_coord
  wire [7 : 0] inst1_ff_wt_coord$D_IN, inst1_ff_wt_coord$D_OUT;
  wire inst1_ff_wt_coord$CLR,
       inst1_ff_wt_coord$DEQ,
       inst1_ff_wt_coord$EMPTY_N,
       inst1_ff_wt_coord$ENQ,
       inst1_ff_wt_coord$FULL_N;

  // ports of submodule inst1_systolic
  wire [31 : 0] inst1_systolic$subifc_cols_0_subifc_get_acc_get,
		inst1_systolic$subifc_cols_0_subifc_put_acc_put,
		inst1_systolic$subifc_cols_10_subifc_get_acc_get,
		inst1_systolic$subifc_cols_10_subifc_put_acc_put,
		inst1_systolic$subifc_cols_11_subifc_get_acc_get,
		inst1_systolic$subifc_cols_11_subifc_put_acc_put,
		inst1_systolic$subifc_cols_12_subifc_get_acc_get,
		inst1_systolic$subifc_cols_12_subifc_put_acc_put,
		inst1_systolic$subifc_cols_13_subifc_get_acc_get,
		inst1_systolic$subifc_cols_13_subifc_put_acc_put,
		inst1_systolic$subifc_cols_14_subifc_get_acc_get,
		inst1_systolic$subifc_cols_14_subifc_put_acc_put,
		inst1_systolic$subifc_cols_15_subifc_get_acc_get,
		inst1_systolic$subifc_cols_15_subifc_put_acc_put,
		inst1_systolic$subifc_cols_16_subifc_get_acc_get,
		inst1_systolic$subifc_cols_16_subifc_put_acc_put,
		inst1_systolic$subifc_cols_17_subifc_get_acc_get,
		inst1_systolic$subifc_cols_17_subifc_put_acc_put,
		inst1_systolic$subifc_cols_18_subifc_get_acc_get,
		inst1_systolic$subifc_cols_18_subifc_put_acc_put,
		inst1_systolic$subifc_cols_19_subifc_get_acc_get,
		inst1_systolic$subifc_cols_19_subifc_put_acc_put,
		inst1_systolic$subifc_cols_1_subifc_get_acc_get,
		inst1_systolic$subifc_cols_1_subifc_put_acc_put,
		inst1_systolic$subifc_cols_20_subifc_get_acc_get,
		inst1_systolic$subifc_cols_20_subifc_put_acc_put,
		inst1_systolic$subifc_cols_21_subifc_get_acc_get,
		inst1_systolic$subifc_cols_21_subifc_put_acc_put,
		inst1_systolic$subifc_cols_22_subifc_get_acc_get,
		inst1_systolic$subifc_cols_22_subifc_put_acc_put,
		inst1_systolic$subifc_cols_23_subifc_get_acc_get,
		inst1_systolic$subifc_cols_23_subifc_put_acc_put,
		inst1_systolic$subifc_cols_24_subifc_get_acc_get,
		inst1_systolic$subifc_cols_24_subifc_put_acc_put,
		inst1_systolic$subifc_cols_25_subifc_get_acc_get,
		inst1_systolic$subifc_cols_25_subifc_put_acc_put,
		inst1_systolic$subifc_cols_26_subifc_get_acc_get,
		inst1_systolic$subifc_cols_26_subifc_put_acc_put,
		inst1_systolic$subifc_cols_27_subifc_get_acc_get,
		inst1_systolic$subifc_cols_27_subifc_put_acc_put,
		inst1_systolic$subifc_cols_28_subifc_get_acc_get,
		inst1_systolic$subifc_cols_28_subifc_put_acc_put,
		inst1_systolic$subifc_cols_29_subifc_get_acc_get,
		inst1_systolic$subifc_cols_29_subifc_put_acc_put,
		inst1_systolic$subifc_cols_2_subifc_get_acc_get,
		inst1_systolic$subifc_cols_2_subifc_put_acc_put,
		inst1_systolic$subifc_cols_30_subifc_get_acc_get,
		inst1_systolic$subifc_cols_30_subifc_put_acc_put,
		inst1_systolic$subifc_cols_31_subifc_get_acc_get,
		inst1_systolic$subifc_cols_31_subifc_put_acc_put,
		inst1_systolic$subifc_cols_3_subifc_get_acc_get,
		inst1_systolic$subifc_cols_3_subifc_put_acc_put,
		inst1_systolic$subifc_cols_4_subifc_get_acc_get,
		inst1_systolic$subifc_cols_4_subifc_put_acc_put,
		inst1_systolic$subifc_cols_5_subifc_get_acc_get,
		inst1_systolic$subifc_cols_5_subifc_put_acc_put,
		inst1_systolic$subifc_cols_6_subifc_get_acc_get,
		inst1_systolic$subifc_cols_6_subifc_put_acc_put,
		inst1_systolic$subifc_cols_7_subifc_get_acc_get,
		inst1_systolic$subifc_cols_7_subifc_put_acc_put,
		inst1_systolic$subifc_cols_8_subifc_get_acc_get,
		inst1_systolic$subifc_cols_8_subifc_put_acc_put,
		inst1_systolic$subifc_cols_9_subifc_get_acc_get,
		inst1_systolic$subifc_cols_9_subifc_put_acc_put;
  wire [15 : 0] inst1_systolic$subifc_cols_0_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_10_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_11_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_12_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_13_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_14_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_15_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_16_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_17_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_18_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_19_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_1_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_20_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_21_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_22_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_23_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_24_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_25_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_26_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_27_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_28_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_29_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_2_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_30_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_31_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_3_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_4_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_5_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_6_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_7_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_8_subifc_put_wgt_put,
		inst1_systolic$subifc_cols_9_subifc_put_wgt_put;
  wire [7 : 0] inst1_systolic$subifc_rows_0_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_10_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_11_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_12_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_13_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_14_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_15_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_16_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_17_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_18_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_19_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_1_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_20_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_21_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_22_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_23_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_24_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_25_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_26_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_27_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_28_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_29_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_2_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_30_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_31_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_3_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_4_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_5_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_6_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_7_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_8_subifc_put_inp_put,
	       inst1_systolic$subifc_rows_9_subifc_put_inp_put;
  wire inst1_systolic$EN_subifc_cols_0_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_0_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_0_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_10_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_10_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_10_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_11_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_11_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_11_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_12_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_12_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_12_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_13_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_13_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_13_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_14_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_14_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_14_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_15_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_15_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_15_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_16_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_16_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_16_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_17_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_17_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_17_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_18_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_18_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_18_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_19_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_19_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_19_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_1_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_1_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_1_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_20_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_20_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_20_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_21_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_21_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_21_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_22_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_22_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_22_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_23_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_23_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_23_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_24_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_24_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_24_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_25_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_25_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_25_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_26_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_26_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_26_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_27_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_27_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_27_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_28_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_28_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_28_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_29_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_29_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_29_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_2_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_2_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_2_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_30_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_30_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_30_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_31_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_31_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_31_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_3_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_3_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_3_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_4_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_4_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_4_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_5_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_5_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_5_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_6_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_6_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_6_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_7_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_7_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_7_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_8_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_8_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_8_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_cols_9_subifc_get_acc_get,
       inst1_systolic$EN_subifc_cols_9_subifc_put_acc_put,
       inst1_systolic$EN_subifc_cols_9_subifc_put_wgt_put,
       inst1_systolic$EN_subifc_rows_0_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_10_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_11_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_12_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_13_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_14_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_15_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_16_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_17_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_18_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_19_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_1_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_20_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_21_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_22_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_23_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_24_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_25_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_26_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_27_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_28_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_29_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_2_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_30_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_31_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_3_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_4_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_5_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_6_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_7_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_8_subifc_put_inp_put,
       inst1_systolic$EN_subifc_rows_9_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_cols_0_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_0_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_10_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_10_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_11_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_11_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_12_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_12_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_13_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_13_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_14_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_14_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_15_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_15_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_16_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_16_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_17_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_17_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_18_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_18_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_19_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_19_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_1_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_1_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_20_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_20_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_21_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_21_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_22_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_22_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_23_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_23_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_24_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_24_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_25_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_25_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_26_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_26_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_27_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_27_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_28_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_28_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_29_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_29_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_2_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_2_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_30_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_30_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_31_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_31_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_3_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_3_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_4_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_4_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_5_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_5_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_6_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_6_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_7_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_7_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_8_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_8_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_cols_9_subifc_get_acc_get,
       inst1_systolic$RDY_subifc_cols_9_subifc_put_acc_put,
       inst1_systolic$RDY_subifc_rows_0_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_10_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_11_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_12_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_13_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_14_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_15_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_16_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_17_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_18_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_19_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_1_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_20_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_21_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_22_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_23_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_24_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_25_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_26_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_27_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_28_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_29_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_2_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_30_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_31_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_3_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_4_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_5_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_6_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_7_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_8_subifc_put_inp_put,
       inst1_systolic$RDY_subifc_rows_9_subifc_put_inp_put;

  // inputs to muxes for submodule ports
  wire [120 : 0] MUX_inst1_rg_params$write_1__VAL_2;
  wire [7 : 0] MUX_inst1_rg_h_cntr$write_1__VAL_1,
	       MUX_inst1_rg_inp_col_addr$write_1__VAL_1,
	       MUX_inst1_rg_new_out_addr_0$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_1$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_10$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_11$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_12$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_13$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_14$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_15$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_16$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_17$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_18$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_19$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_2$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_20$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_21$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_22$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_23$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_24$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_25$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_26$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_27$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_28$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_29$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_3$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_30$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_31$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_4$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_5$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_6$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_7$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_8$write_1__VAL_2,
	       MUX_inst1_rg_new_out_addr_9$write_1__VAL_2,
	       MUX_inst1_rg_new_out_cntr$write_1__VAL_2,
	       MUX_inst1_rg_old_out_addr$write_1__VAL_2,
	       MUX_inst1_rg_row_cntr$write_1__VAL_1,
	       MUX_inst1_rg_w_cntr$write_1__VAL_1,
	       MUX_inst1_rg_wt_addr$write_1__VAL_2,
	       MUX_inst1_rg_wt_cntr$write_1__VAL_1,
	       MUX_inst1_rg_zero_cntr$write_1__VAL_2;
  wire MUX_inst1_rg_h_cntr$write_1__SEL_1,
       MUX_inst1_rg_inp_col_addr$write_1__SEL_1,
       MUX_inst1_rg_inp_triangle$write_1__SEL_1,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_10,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_11,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_12,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_13,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_14,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_15,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_16,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_17,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_18,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_19,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_2,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_20,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_21,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_22,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_23,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_24,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_25,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_26,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_27,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_28,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_29,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_3,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_30,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_31,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_32,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_33,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_4,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_5,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_6,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_7,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_8,
       MUX_inst1_rg_new_out_cntr$write_1__SEL_9,
       MUX_inst1_rg_weightload$write_1__SEL_1,
       MUX_inst1_rg_weightload_req$write_1__SEL_1,
       MUX_inst1_rg_zero_cntr$write_1__SEL_1,
       MUX_inst1_systolic$subifc_cols_0_subifc_put_acc_put_1__SEL_2;

  // declarations used by system tasks
  // synopsys translate_off
  reg [63 : 0] v__h45944;
  // synopsys translate_on

  // remaining internal signals
  wire [15 : 0] subifc_put_compute_params_put_BITS_66_TO_59_19_ETC___d721;
  wire [14 : 0] lv_wt_addr__h36517, x__h36563, y__h36566;
  wire [7 : 0] lv_addr__h23818,
	       x__h23910,
	       x__h23944,
	       x__h24949,
	       x__h24966,
	       x__h24979,
	       x__h24981,
	       x__h55928,
	       x__h56912,
	       y__h23546,
	       y__h23592,
	       y__h24926,
	       y__h24943,
	       y__h24950,
	       y__h24980;
  wire NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d101,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d108,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d115,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d122,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d129,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d136,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d143,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d150,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d157,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d164,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d17,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d171,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d178,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d185,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d192,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d199,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d206,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d213,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d220,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d227,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d234,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d24,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d31,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d38,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d45,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d52,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d59,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d66,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d73,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d80,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d87,
       NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d94,
       inst1_rg_h_cntr_46_EQ_inst1_rg_params_BITS_74__ETC___d249,
       inst1_rg_h_cntr_46_ULT_0_CONCAT_inst1_rg_param_ETC___d286,
       inst1_rg_w_cntr_50_EQ_inst1_rg_params_BITS_66__ETC___d253,
       inst1_rg_wt_cntr_29_EQ_inst1_rg_params_BITS_58_ETC___d734;

  // action method subifc_put_compute_params_put
  assign RDY_subifc_put_compute_params_put = !inst1_rg_params[120] ;

  // actionvalue method subifc_get_compute_finish_get
  assign subifc_get_compute_finish_get = 1'd1 ;
  assign RDY_subifc_get_compute_finish_get =
	     inst1_rg_params[120] && inst1_rg_new_out_cntr == 8'd0 ;

  // actionvalue method get_inp_addr_0_get
  assign get_inp_addr_0_get =
	     { inst1_rg_inp_col_addr,
	       inst1_rg_inp_triangle,
	       inst1_rg_h_cntr_46_ULT_0_CONCAT_inst1_rg_param_ETC___d286 ||
	       x__h24979 < y__h24980 } ;
  assign RDY_get_inp_addr_0_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_1_get
  assign get_inp_addr_1_get =
	     { inst1_rg_inp_addr_0[9:1],
	       inst1_rg_inp_addr_0[0] ||
	       inst1_rg_inp_addr_0[1] && inst1_rg_params[58:51] <= 8'd1 } ;
  assign RDY_get_inp_addr_1_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_2_get
  assign get_inp_addr_2_get =
	     { inst1_rg_inp_addr_1[9:1],
	       inst1_rg_inp_addr_1[0] ||
	       inst1_rg_inp_addr_1[1] && inst1_rg_params[58:51] <= 8'd2 } ;
  assign RDY_get_inp_addr_2_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_3_get
  assign get_inp_addr_3_get =
	     { inst1_rg_inp_addr_2[9:1],
	       inst1_rg_inp_addr_2[0] ||
	       inst1_rg_inp_addr_2[1] && inst1_rg_params[58:51] <= 8'd3 } ;
  assign RDY_get_inp_addr_3_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_4_get
  assign get_inp_addr_4_get =
	     { inst1_rg_inp_addr_3[9:1],
	       inst1_rg_inp_addr_3[0] ||
	       inst1_rg_inp_addr_3[1] && inst1_rg_params[58:51] <= 8'd4 } ;
  assign RDY_get_inp_addr_4_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_5_get
  assign get_inp_addr_5_get =
	     { inst1_rg_inp_addr_4[9:1],
	       inst1_rg_inp_addr_4[0] ||
	       inst1_rg_inp_addr_4[1] && inst1_rg_params[58:51] <= 8'd5 } ;
  assign RDY_get_inp_addr_5_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_6_get
  assign get_inp_addr_6_get =
	     { inst1_rg_inp_addr_5[9:1],
	       inst1_rg_inp_addr_5[0] ||
	       inst1_rg_inp_addr_5[1] && inst1_rg_params[58:51] <= 8'd6 } ;
  assign RDY_get_inp_addr_6_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_7_get
  assign get_inp_addr_7_get =
	     { inst1_rg_inp_addr_6[9:1],
	       inst1_rg_inp_addr_6[0] ||
	       inst1_rg_inp_addr_6[1] && inst1_rg_params[58:51] <= 8'd7 } ;
  assign RDY_get_inp_addr_7_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_8_get
  assign get_inp_addr_8_get =
	     { inst1_rg_inp_addr_7[9:1],
	       inst1_rg_inp_addr_7[0] ||
	       inst1_rg_inp_addr_7[1] && inst1_rg_params[58:51] <= 8'd8 } ;
  assign RDY_get_inp_addr_8_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_9_get
  assign get_inp_addr_9_get =
	     { inst1_rg_inp_addr_8[9:1],
	       inst1_rg_inp_addr_8[0] ||
	       inst1_rg_inp_addr_8[1] && inst1_rg_params[58:51] <= 8'd9 } ;
  assign RDY_get_inp_addr_9_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_10_get
  assign get_inp_addr_10_get =
	     { inst1_rg_inp_addr_9[9:1],
	       inst1_rg_inp_addr_9[0] ||
	       inst1_rg_inp_addr_9[1] && inst1_rg_params[58:51] <= 8'd10 } ;
  assign RDY_get_inp_addr_10_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_11_get
  assign get_inp_addr_11_get =
	     { inst1_rg_inp_addr_10[9:1],
	       inst1_rg_inp_addr_10[0] ||
	       inst1_rg_inp_addr_10[1] && inst1_rg_params[58:51] <= 8'd11 } ;
  assign RDY_get_inp_addr_11_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_12_get
  assign get_inp_addr_12_get =
	     { inst1_rg_inp_addr_11[9:1],
	       inst1_rg_inp_addr_11[0] ||
	       inst1_rg_inp_addr_11[1] && inst1_rg_params[58:51] <= 8'd12 } ;
  assign RDY_get_inp_addr_12_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_13_get
  assign get_inp_addr_13_get =
	     { inst1_rg_inp_addr_12[9:1],
	       inst1_rg_inp_addr_12[0] ||
	       inst1_rg_inp_addr_12[1] && inst1_rg_params[58:51] <= 8'd13 } ;
  assign RDY_get_inp_addr_13_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_14_get
  assign get_inp_addr_14_get =
	     { inst1_rg_inp_addr_13[9:1],
	       inst1_rg_inp_addr_13[0] ||
	       inst1_rg_inp_addr_13[1] && inst1_rg_params[58:51] <= 8'd14 } ;
  assign RDY_get_inp_addr_14_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_15_get
  assign get_inp_addr_15_get =
	     { inst1_rg_inp_addr_14[9:1],
	       inst1_rg_inp_addr_14[0] ||
	       inst1_rg_inp_addr_14[1] && inst1_rg_params[58:51] <= 8'd15 } ;
  assign RDY_get_inp_addr_15_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_16_get
  assign get_inp_addr_16_get =
	     { inst1_rg_inp_addr_15[9:1],
	       inst1_rg_inp_addr_15[0] ||
	       inst1_rg_inp_addr_15[1] && inst1_rg_params[58:51] <= 8'd16 } ;
  assign RDY_get_inp_addr_16_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_17_get
  assign get_inp_addr_17_get =
	     { inst1_rg_inp_addr_16[9:1],
	       inst1_rg_inp_addr_16[0] ||
	       inst1_rg_inp_addr_16[1] && inst1_rg_params[58:51] <= 8'd17 } ;
  assign RDY_get_inp_addr_17_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_18_get
  assign get_inp_addr_18_get =
	     { inst1_rg_inp_addr_17[9:1],
	       inst1_rg_inp_addr_17[0] ||
	       inst1_rg_inp_addr_17[1] && inst1_rg_params[58:51] <= 8'd18 } ;
  assign RDY_get_inp_addr_18_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_19_get
  assign get_inp_addr_19_get =
	     { inst1_rg_inp_addr_18[9:1],
	       inst1_rg_inp_addr_18[0] ||
	       inst1_rg_inp_addr_18[1] && inst1_rg_params[58:51] <= 8'd19 } ;
  assign RDY_get_inp_addr_19_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_20_get
  assign get_inp_addr_20_get =
	     { inst1_rg_inp_addr_19[9:1],
	       inst1_rg_inp_addr_19[0] ||
	       inst1_rg_inp_addr_19[1] && inst1_rg_params[58:51] <= 8'd20 } ;
  assign RDY_get_inp_addr_20_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_21_get
  assign get_inp_addr_21_get =
	     { inst1_rg_inp_addr_20[9:1],
	       inst1_rg_inp_addr_20[0] ||
	       inst1_rg_inp_addr_20[1] && inst1_rg_params[58:51] <= 8'd21 } ;
  assign RDY_get_inp_addr_21_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_22_get
  assign get_inp_addr_22_get =
	     { inst1_rg_inp_addr_21[9:1],
	       inst1_rg_inp_addr_21[0] ||
	       inst1_rg_inp_addr_21[1] && inst1_rg_params[58:51] <= 8'd22 } ;
  assign RDY_get_inp_addr_22_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_23_get
  assign get_inp_addr_23_get =
	     { inst1_rg_inp_addr_22[9:1],
	       inst1_rg_inp_addr_22[0] ||
	       inst1_rg_inp_addr_22[1] && inst1_rg_params[58:51] <= 8'd23 } ;
  assign RDY_get_inp_addr_23_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_24_get
  assign get_inp_addr_24_get =
	     { inst1_rg_inp_addr_23[9:1],
	       inst1_rg_inp_addr_23[0] ||
	       inst1_rg_inp_addr_23[1] && inst1_rg_params[58:51] <= 8'd24 } ;
  assign RDY_get_inp_addr_24_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_25_get
  assign get_inp_addr_25_get =
	     { inst1_rg_inp_addr_24[9:1],
	       inst1_rg_inp_addr_24[0] ||
	       inst1_rg_inp_addr_24[1] && inst1_rg_params[58:51] <= 8'd25 } ;
  assign RDY_get_inp_addr_25_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_26_get
  assign get_inp_addr_26_get =
	     { inst1_rg_inp_addr_25[9:1],
	       inst1_rg_inp_addr_25[0] ||
	       inst1_rg_inp_addr_25[1] && inst1_rg_params[58:51] <= 8'd26 } ;
  assign RDY_get_inp_addr_26_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_27_get
  assign get_inp_addr_27_get =
	     { inst1_rg_inp_addr_26[9:1],
	       inst1_rg_inp_addr_26[0] ||
	       inst1_rg_inp_addr_26[1] && inst1_rg_params[58:51] <= 8'd27 } ;
  assign RDY_get_inp_addr_27_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_28_get
  assign get_inp_addr_28_get =
	     { inst1_rg_inp_addr_27[9:1],
	       inst1_rg_inp_addr_27[0] ||
	       inst1_rg_inp_addr_27[1] && inst1_rg_params[58:51] <= 8'd28 } ;
  assign RDY_get_inp_addr_28_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_29_get
  assign get_inp_addr_29_get =
	     { inst1_rg_inp_addr_28[9:1],
	       inst1_rg_inp_addr_28[0] ||
	       inst1_rg_inp_addr_28[1] && inst1_rg_params[58:51] <= 8'd29 } ;
  assign RDY_get_inp_addr_29_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_30_get
  assign get_inp_addr_30_get =
	     { inst1_rg_inp_addr_29[9:1],
	       inst1_rg_inp_addr_29[0] ||
	       inst1_rg_inp_addr_29[1] && inst1_rg_params[58:51] <= 8'd30 } ;
  assign RDY_get_inp_addr_30_get = RDY_get_inp_addr_31_get ;

  // actionvalue method get_inp_addr_31_get
  assign get_inp_addr_31_get =
	     { inst1_rg_inp_addr_30[9:1],
	       inst1_rg_inp_addr_30[0] ||
	       inst1_rg_inp_addr_30[1] && inst1_rg_params[58:51] <= 8'd31 } ;
  assign RDY_get_inp_addr_31_get =
	     inst1_rg_params[120] && !inst1_rg_weightload &&
	     inst1_rg_row_cntr != 8'd0 ;

  // action method put_inp_resp_0_put
  assign RDY_put_inp_resp_0_put =
	     inst1_systolic$RDY_subifc_rows_0_subifc_put_inp_put ;

  // action method put_inp_resp_1_put
  assign RDY_put_inp_resp_1_put =
	     inst1_systolic$RDY_subifc_rows_1_subifc_put_inp_put ;

  // action method put_inp_resp_2_put
  assign RDY_put_inp_resp_2_put =
	     inst1_systolic$RDY_subifc_rows_2_subifc_put_inp_put ;

  // action method put_inp_resp_3_put
  assign RDY_put_inp_resp_3_put =
	     inst1_systolic$RDY_subifc_rows_3_subifc_put_inp_put ;

  // action method put_inp_resp_4_put
  assign RDY_put_inp_resp_4_put =
	     inst1_systolic$RDY_subifc_rows_4_subifc_put_inp_put ;

  // action method put_inp_resp_5_put
  assign RDY_put_inp_resp_5_put =
	     inst1_systolic$RDY_subifc_rows_5_subifc_put_inp_put ;

  // action method put_inp_resp_6_put
  assign RDY_put_inp_resp_6_put =
	     inst1_systolic$RDY_subifc_rows_6_subifc_put_inp_put ;

  // action method put_inp_resp_7_put
  assign RDY_put_inp_resp_7_put =
	     inst1_systolic$RDY_subifc_rows_7_subifc_put_inp_put ;

  // action method put_inp_resp_8_put
  assign RDY_put_inp_resp_8_put =
	     inst1_systolic$RDY_subifc_rows_8_subifc_put_inp_put ;

  // action method put_inp_resp_9_put
  assign RDY_put_inp_resp_9_put =
	     inst1_systolic$RDY_subifc_rows_9_subifc_put_inp_put ;

  // action method put_inp_resp_10_put
  assign RDY_put_inp_resp_10_put =
	     inst1_systolic$RDY_subifc_rows_10_subifc_put_inp_put ;

  // action method put_inp_resp_11_put
  assign RDY_put_inp_resp_11_put =
	     inst1_systolic$RDY_subifc_rows_11_subifc_put_inp_put ;

  // action method put_inp_resp_12_put
  assign RDY_put_inp_resp_12_put =
	     inst1_systolic$RDY_subifc_rows_12_subifc_put_inp_put ;

  // action method put_inp_resp_13_put
  assign RDY_put_inp_resp_13_put =
	     inst1_systolic$RDY_subifc_rows_13_subifc_put_inp_put ;

  // action method put_inp_resp_14_put
  assign RDY_put_inp_resp_14_put =
	     inst1_systolic$RDY_subifc_rows_14_subifc_put_inp_put ;

  // action method put_inp_resp_15_put
  assign RDY_put_inp_resp_15_put =
	     inst1_systolic$RDY_subifc_rows_15_subifc_put_inp_put ;

  // action method put_inp_resp_16_put
  assign RDY_put_inp_resp_16_put =
	     inst1_systolic$RDY_subifc_rows_16_subifc_put_inp_put ;

  // action method put_inp_resp_17_put
  assign RDY_put_inp_resp_17_put =
	     inst1_systolic$RDY_subifc_rows_17_subifc_put_inp_put ;

  // action method put_inp_resp_18_put
  assign RDY_put_inp_resp_18_put =
	     inst1_systolic$RDY_subifc_rows_18_subifc_put_inp_put ;

  // action method put_inp_resp_19_put
  assign RDY_put_inp_resp_19_put =
	     inst1_systolic$RDY_subifc_rows_19_subifc_put_inp_put ;

  // action method put_inp_resp_20_put
  assign RDY_put_inp_resp_20_put =
	     inst1_systolic$RDY_subifc_rows_20_subifc_put_inp_put ;

  // action method put_inp_resp_21_put
  assign RDY_put_inp_resp_21_put =
	     inst1_systolic$RDY_subifc_rows_21_subifc_put_inp_put ;

  // action method put_inp_resp_22_put
  assign RDY_put_inp_resp_22_put =
	     inst1_systolic$RDY_subifc_rows_22_subifc_put_inp_put ;

  // action method put_inp_resp_23_put
  assign RDY_put_inp_resp_23_put =
	     inst1_systolic$RDY_subifc_rows_23_subifc_put_inp_put ;

  // action method put_inp_resp_24_put
  assign RDY_put_inp_resp_24_put =
	     inst1_systolic$RDY_subifc_rows_24_subifc_put_inp_put ;

  // action method put_inp_resp_25_put
  assign RDY_put_inp_resp_25_put =
	     inst1_systolic$RDY_subifc_rows_25_subifc_put_inp_put ;

  // action method put_inp_resp_26_put
  assign RDY_put_inp_resp_26_put =
	     inst1_systolic$RDY_subifc_rows_26_subifc_put_inp_put ;

  // action method put_inp_resp_27_put
  assign RDY_put_inp_resp_27_put =
	     inst1_systolic$RDY_subifc_rows_27_subifc_put_inp_put ;

  // action method put_inp_resp_28_put
  assign RDY_put_inp_resp_28_put =
	     inst1_systolic$RDY_subifc_rows_28_subifc_put_inp_put ;

  // action method put_inp_resp_29_put
  assign RDY_put_inp_resp_29_put =
	     inst1_systolic$RDY_subifc_rows_29_subifc_put_inp_put ;

  // action method put_inp_resp_30_put
  assign RDY_put_inp_resp_30_put =
	     inst1_systolic$RDY_subifc_rows_30_subifc_put_inp_put ;

  // action method put_inp_resp_31_put
  assign RDY_put_inp_resp_31_put =
	     inst1_systolic$RDY_subifc_rows_31_subifc_put_inp_put ;

  // actionvalue method get_wt_addr
  assign get_wt_addr = { inst1_rg_wt_addr, inst1_rg_params[50:43] } ;
  assign RDY_get_wt_addr =
	     inst1_rg_params[120] &&
	     inst1_rg_wt_cntr < inst1_rg_params[58:51] &&
	     inst1_ff_wt_coord$FULL_N &&
	     inst1_wr_wt_req$whas ;

  // action method put_wt_resp
  assign RDY_put_wt_resp =
	     inst1_rg_params[120] && inst1_rg_weightload &&
	     inst1_ff_wt_coord$EMPTY_N ;

  // actionvalue method get_old_out_addr_0_get
  assign get_old_out_addr_0_get =
	     { inst1_rg_old_out_addr, inst1_rg_op_triangle, 1'h0 } ;
  assign RDY_get_old_out_addr_0_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_0 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_1_get
  assign get_old_out_addr_1_get = inst1_rg_old_out_req_0 ;
  assign RDY_get_old_out_addr_1_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_1 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_2_get
  assign get_old_out_addr_2_get = inst1_rg_old_out_req_1 ;
  assign RDY_get_old_out_addr_2_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_2 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_3_get
  assign get_old_out_addr_3_get = inst1_rg_old_out_req_2 ;
  assign RDY_get_old_out_addr_3_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_3 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_4_get
  assign get_old_out_addr_4_get = inst1_rg_old_out_req_3 ;
  assign RDY_get_old_out_addr_4_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_4 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_5_get
  assign get_old_out_addr_5_get = inst1_rg_old_out_req_4 ;
  assign RDY_get_old_out_addr_5_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_5 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_6_get
  assign get_old_out_addr_6_get = inst1_rg_old_out_req_5 ;
  assign RDY_get_old_out_addr_6_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_6 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_7_get
  assign get_old_out_addr_7_get = inst1_rg_old_out_req_6 ;
  assign RDY_get_old_out_addr_7_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_7 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_8_get
  assign get_old_out_addr_8_get = inst1_rg_old_out_req_7 ;
  assign RDY_get_old_out_addr_8_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_8 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_9_get
  assign get_old_out_addr_9_get = inst1_rg_old_out_req_8 ;
  assign RDY_get_old_out_addr_9_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_9 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_10_get
  assign get_old_out_addr_10_get = inst1_rg_old_out_req_9 ;
  assign RDY_get_old_out_addr_10_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_10 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_11_get
  assign get_old_out_addr_11_get = inst1_rg_old_out_req_10 ;
  assign RDY_get_old_out_addr_11_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_11 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_12_get
  assign get_old_out_addr_12_get = inst1_rg_old_out_req_11 ;
  assign RDY_get_old_out_addr_12_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_12 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_13_get
  assign get_old_out_addr_13_get = inst1_rg_old_out_req_12 ;
  assign RDY_get_old_out_addr_13_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_13 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_14_get
  assign get_old_out_addr_14_get = inst1_rg_old_out_req_13 ;
  assign RDY_get_old_out_addr_14_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_14 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_15_get
  assign get_old_out_addr_15_get = inst1_rg_old_out_req_14 ;
  assign RDY_get_old_out_addr_15_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_15 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_16_get
  assign get_old_out_addr_16_get = inst1_rg_old_out_req_15 ;
  assign RDY_get_old_out_addr_16_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_16 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_17_get
  assign get_old_out_addr_17_get = inst1_rg_old_out_req_16 ;
  assign RDY_get_old_out_addr_17_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_17 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_18_get
  assign get_old_out_addr_18_get = inst1_rg_old_out_req_17 ;
  assign RDY_get_old_out_addr_18_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_18 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_19_get
  assign get_old_out_addr_19_get = inst1_rg_old_out_req_18 ;
  assign RDY_get_old_out_addr_19_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_19 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_20_get
  assign get_old_out_addr_20_get = inst1_rg_old_out_req_19 ;
  assign RDY_get_old_out_addr_20_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_20 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_21_get
  assign get_old_out_addr_21_get = inst1_rg_old_out_req_20 ;
  assign RDY_get_old_out_addr_21_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_21 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_22_get
  assign get_old_out_addr_22_get = inst1_rg_old_out_req_21 ;
  assign RDY_get_old_out_addr_22_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_22 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_23_get
  assign get_old_out_addr_23_get = inst1_rg_old_out_req_22 ;
  assign RDY_get_old_out_addr_23_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_23 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_24_get
  assign get_old_out_addr_24_get = inst1_rg_old_out_req_23 ;
  assign RDY_get_old_out_addr_24_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_24 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_25_get
  assign get_old_out_addr_25_get = inst1_rg_old_out_req_24 ;
  assign RDY_get_old_out_addr_25_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_25 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_26_get
  assign get_old_out_addr_26_get = inst1_rg_old_out_req_25 ;
  assign RDY_get_old_out_addr_26_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_26 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_27_get
  assign get_old_out_addr_27_get = inst1_rg_old_out_req_26 ;
  assign RDY_get_old_out_addr_27_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_27 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_28_get
  assign get_old_out_addr_28_get = inst1_rg_old_out_req_27 ;
  assign RDY_get_old_out_addr_28_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_28 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_29_get
  assign get_old_out_addr_29_get = inst1_rg_old_out_req_28 ;
  assign RDY_get_old_out_addr_29_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_29 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_30_get
  assign get_old_out_addr_30_get = inst1_rg_old_out_req_29 ;
  assign RDY_get_old_out_addr_30_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_30 &&
	     RDY_get_inp_addr_31_get ;

  // actionvalue method get_old_out_addr_31_get
  assign get_old_out_addr_31_get = inst1_rg_old_out_req_30 ;
  assign RDY_get_old_out_addr_31_get =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_rg_valid_col_31 &&
	     RDY_get_inp_addr_31_get ;

  // action method put_old_out_resp_0_put
  assign RDY_put_old_out_resp_0_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_0_subifc_put_acc_put ;

  // action method put_old_out_resp_1_put
  assign RDY_put_old_out_resp_1_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_1_subifc_put_acc_put ;

  // action method put_old_out_resp_2_put
  assign RDY_put_old_out_resp_2_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_2_subifc_put_acc_put ;

  // action method put_old_out_resp_3_put
  assign RDY_put_old_out_resp_3_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_3_subifc_put_acc_put ;

  // action method put_old_out_resp_4_put
  assign RDY_put_old_out_resp_4_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_4_subifc_put_acc_put ;

  // action method put_old_out_resp_5_put
  assign RDY_put_old_out_resp_5_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_5_subifc_put_acc_put ;

  // action method put_old_out_resp_6_put
  assign RDY_put_old_out_resp_6_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_6_subifc_put_acc_put ;

  // action method put_old_out_resp_7_put
  assign RDY_put_old_out_resp_7_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_7_subifc_put_acc_put ;

  // action method put_old_out_resp_8_put
  assign RDY_put_old_out_resp_8_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_8_subifc_put_acc_put ;

  // action method put_old_out_resp_9_put
  assign RDY_put_old_out_resp_9_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_9_subifc_put_acc_put ;

  // action method put_old_out_resp_10_put
  assign RDY_put_old_out_resp_10_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_10_subifc_put_acc_put ;

  // action method put_old_out_resp_11_put
  assign RDY_put_old_out_resp_11_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_11_subifc_put_acc_put ;

  // action method put_old_out_resp_12_put
  assign RDY_put_old_out_resp_12_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_12_subifc_put_acc_put ;

  // action method put_old_out_resp_13_put
  assign RDY_put_old_out_resp_13_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_13_subifc_put_acc_put ;

  // action method put_old_out_resp_14_put
  assign RDY_put_old_out_resp_14_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_14_subifc_put_acc_put ;

  // action method put_old_out_resp_15_put
  assign RDY_put_old_out_resp_15_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_15_subifc_put_acc_put ;

  // action method put_old_out_resp_16_put
  assign RDY_put_old_out_resp_16_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_16_subifc_put_acc_put ;

  // action method put_old_out_resp_17_put
  assign RDY_put_old_out_resp_17_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_17_subifc_put_acc_put ;

  // action method put_old_out_resp_18_put
  assign RDY_put_old_out_resp_18_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_18_subifc_put_acc_put ;

  // action method put_old_out_resp_19_put
  assign RDY_put_old_out_resp_19_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_19_subifc_put_acc_put ;

  // action method put_old_out_resp_20_put
  assign RDY_put_old_out_resp_20_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_20_subifc_put_acc_put ;

  // action method put_old_out_resp_21_put
  assign RDY_put_old_out_resp_21_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_21_subifc_put_acc_put ;

  // action method put_old_out_resp_22_put
  assign RDY_put_old_out_resp_22_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_22_subifc_put_acc_put ;

  // action method put_old_out_resp_23_put
  assign RDY_put_old_out_resp_23_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_23_subifc_put_acc_put ;

  // action method put_old_out_resp_24_put
  assign RDY_put_old_out_resp_24_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_24_subifc_put_acc_put ;

  // action method put_old_out_resp_25_put
  assign RDY_put_old_out_resp_25_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_25_subifc_put_acc_put ;

  // action method put_old_out_resp_26_put
  assign RDY_put_old_out_resp_26_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_26_subifc_put_acc_put ;

  // action method put_old_out_resp_27_put
  assign RDY_put_old_out_resp_27_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_27_subifc_put_acc_put ;

  // action method put_old_out_resp_28_put
  assign RDY_put_old_out_resp_28_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_28_subifc_put_acc_put ;

  // action method put_old_out_resp_29_put
  assign RDY_put_old_out_resp_29_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_29_subifc_put_acc_put ;

  // action method put_old_out_resp_30_put
  assign RDY_put_old_out_resp_30_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_30_subifc_put_acc_put ;

  // action method put_old_out_resp_31_put
  assign RDY_put_old_out_resp_31_put =
	     inst1_rg_params[120] && inst1_rg_params[18] &&
	     inst1_systolic$RDY_subifc_cols_31_subifc_put_acc_put ;

  // actionvalue method get_new_output_data_0_get
  assign get_new_output_data_0_get =
	     { inst1_rg_new_out_addr_0,
	       inst1_systolic$subifc_cols_0_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_0_get =
	     inst1_rg_valid_col_0 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_0_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_1_get
  assign get_new_output_data_1_get =
	     { inst1_rg_new_out_addr_1,
	       inst1_systolic$subifc_cols_1_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_1_get =
	     inst1_rg_valid_col_1 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_1_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_2_get
  assign get_new_output_data_2_get =
	     { inst1_rg_new_out_addr_2,
	       inst1_systolic$subifc_cols_2_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_2_get =
	     inst1_rg_valid_col_2 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_2_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_3_get
  assign get_new_output_data_3_get =
	     { inst1_rg_new_out_addr_3,
	       inst1_systolic$subifc_cols_3_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_3_get =
	     inst1_rg_valid_col_3 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_3_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_4_get
  assign get_new_output_data_4_get =
	     { inst1_rg_new_out_addr_4,
	       inst1_systolic$subifc_cols_4_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_4_get =
	     inst1_rg_valid_col_4 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_4_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_5_get
  assign get_new_output_data_5_get =
	     { inst1_rg_new_out_addr_5,
	       inst1_systolic$subifc_cols_5_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_5_get =
	     inst1_rg_valid_col_5 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_5_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_6_get
  assign get_new_output_data_6_get =
	     { inst1_rg_new_out_addr_6,
	       inst1_systolic$subifc_cols_6_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_6_get =
	     inst1_rg_valid_col_6 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_6_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_7_get
  assign get_new_output_data_7_get =
	     { inst1_rg_new_out_addr_7,
	       inst1_systolic$subifc_cols_7_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_7_get =
	     inst1_rg_valid_col_7 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_7_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_8_get
  assign get_new_output_data_8_get =
	     { inst1_rg_new_out_addr_8,
	       inst1_systolic$subifc_cols_8_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_8_get =
	     inst1_rg_valid_col_8 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_8_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_9_get
  assign get_new_output_data_9_get =
	     { inst1_rg_new_out_addr_9,
	       inst1_systolic$subifc_cols_9_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_9_get =
	     inst1_rg_valid_col_9 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_9_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_10_get
  assign get_new_output_data_10_get =
	     { inst1_rg_new_out_addr_10,
	       inst1_systolic$subifc_cols_10_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_10_get =
	     inst1_rg_valid_col_10 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_10_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_11_get
  assign get_new_output_data_11_get =
	     { inst1_rg_new_out_addr_11,
	       inst1_systolic$subifc_cols_11_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_11_get =
	     inst1_rg_valid_col_11 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_11_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_12_get
  assign get_new_output_data_12_get =
	     { inst1_rg_new_out_addr_12,
	       inst1_systolic$subifc_cols_12_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_12_get =
	     inst1_rg_valid_col_12 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_12_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_13_get
  assign get_new_output_data_13_get =
	     { inst1_rg_new_out_addr_13,
	       inst1_systolic$subifc_cols_13_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_13_get =
	     inst1_rg_valid_col_13 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_13_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_14_get
  assign get_new_output_data_14_get =
	     { inst1_rg_new_out_addr_14,
	       inst1_systolic$subifc_cols_14_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_14_get =
	     inst1_rg_valid_col_14 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_14_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_15_get
  assign get_new_output_data_15_get =
	     { inst1_rg_new_out_addr_15,
	       inst1_systolic$subifc_cols_15_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_15_get =
	     inst1_rg_valid_col_15 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_15_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_16_get
  assign get_new_output_data_16_get =
	     { inst1_rg_new_out_addr_16,
	       inst1_systolic$subifc_cols_16_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_16_get =
	     inst1_rg_valid_col_16 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_16_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_17_get
  assign get_new_output_data_17_get =
	     { inst1_rg_new_out_addr_17,
	       inst1_systolic$subifc_cols_17_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_17_get =
	     inst1_rg_valid_col_17 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_17_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_18_get
  assign get_new_output_data_18_get =
	     { inst1_rg_new_out_addr_18,
	       inst1_systolic$subifc_cols_18_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_18_get =
	     inst1_rg_valid_col_18 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_18_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_19_get
  assign get_new_output_data_19_get =
	     { inst1_rg_new_out_addr_19,
	       inst1_systolic$subifc_cols_19_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_19_get =
	     inst1_rg_valid_col_19 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_19_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_20_get
  assign get_new_output_data_20_get =
	     { inst1_rg_new_out_addr_20,
	       inst1_systolic$subifc_cols_20_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_20_get =
	     inst1_rg_valid_col_20 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_20_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_21_get
  assign get_new_output_data_21_get =
	     { inst1_rg_new_out_addr_21,
	       inst1_systolic$subifc_cols_21_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_21_get =
	     inst1_rg_valid_col_21 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_21_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_22_get
  assign get_new_output_data_22_get =
	     { inst1_rg_new_out_addr_22,
	       inst1_systolic$subifc_cols_22_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_22_get =
	     inst1_rg_valid_col_22 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_22_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_23_get
  assign get_new_output_data_23_get =
	     { inst1_rg_new_out_addr_23,
	       inst1_systolic$subifc_cols_23_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_23_get =
	     inst1_rg_valid_col_23 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_23_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_24_get
  assign get_new_output_data_24_get =
	     { inst1_rg_new_out_addr_24,
	       inst1_systolic$subifc_cols_24_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_24_get =
	     inst1_rg_valid_col_24 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_24_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_25_get
  assign get_new_output_data_25_get =
	     { inst1_rg_new_out_addr_25,
	       inst1_systolic$subifc_cols_25_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_25_get =
	     inst1_rg_valid_col_25 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_25_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_26_get
  assign get_new_output_data_26_get =
	     { inst1_rg_new_out_addr_26,
	       inst1_systolic$subifc_cols_26_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_26_get =
	     inst1_rg_valid_col_26 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_26_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_27_get
  assign get_new_output_data_27_get =
	     { inst1_rg_new_out_addr_27,
	       inst1_systolic$subifc_cols_27_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_27_get =
	     inst1_rg_valid_col_27 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_27_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_28_get
  assign get_new_output_data_28_get =
	     { inst1_rg_new_out_addr_28,
	       inst1_systolic$subifc_cols_28_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_28_get =
	     inst1_rg_valid_col_28 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_28_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_29_get
  assign get_new_output_data_29_get =
	     { inst1_rg_new_out_addr_29,
	       inst1_systolic$subifc_cols_29_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_29_get =
	     inst1_rg_valid_col_29 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_29_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_30_get
  assign get_new_output_data_30_get =
	     { inst1_rg_new_out_addr_30,
	       inst1_systolic$subifc_cols_30_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_30_get =
	     inst1_rg_valid_col_30 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_30_subifc_get_acc_get ;

  // actionvalue method get_new_output_data_31_get
  assign get_new_output_data_31_get =
	     { inst1_rg_new_out_addr_31,
	       inst1_systolic$subifc_cols_31_subifc_get_acc_get,
	       inst1_rg_which_buffer } ;
  assign RDY_get_new_output_data_31_get =
	     inst1_rg_valid_col_31 && inst1_rg_new_out_cntr != 8'd0 &&
	     inst1_systolic$RDY_subifc_cols_31_subifc_get_acc_get ;

  // submodule inst1_ff_inp_count
  FIFO2 #(.width(32'd8), .guarded(1'd1)) inst1_ff_inp_count(.RST(RST_N),
							    .CLK(CLK),
							    .D_IN(inst1_ff_inp_count$D_IN),
							    .ENQ(inst1_ff_inp_count$ENQ),
							    .DEQ(inst1_ff_inp_count$DEQ),
							    .CLR(inst1_ff_inp_count$CLR),
							    .D_OUT(),
							    .FULL_N(),
							    .EMPTY_N());

  // submodule inst1_ff_wt_coord
  FIFO2 #(.width(32'd8), .guarded(1'd1)) inst1_ff_wt_coord(.RST(RST_N),
							   .CLK(CLK),
							   .D_IN(inst1_ff_wt_coord$D_IN),
							   .ENQ(inst1_ff_wt_coord$ENQ),
							   .DEQ(inst1_ff_wt_coord$DEQ),
							   .CLR(inst1_ff_wt_coord$CLR),
							   .D_OUT(inst1_ff_wt_coord$D_OUT),
							   .FULL_N(inst1_ff_wt_coord$FULL_N),
							   .EMPTY_N(inst1_ff_wt_coord$EMPTY_N));

  // submodule inst1_systolic
  mksystolic_ws inst1_systolic(.CLK(CLK),
			       .RST_N(RST_N),
			       .subifc_cols_0_subifc_put_acc_put(inst1_systolic$subifc_cols_0_subifc_put_acc_put),
			       .subifc_cols_0_subifc_put_wgt_put(inst1_systolic$subifc_cols_0_subifc_put_wgt_put),
			       .subifc_cols_10_subifc_put_acc_put(inst1_systolic$subifc_cols_10_subifc_put_acc_put),
			       .subifc_cols_10_subifc_put_wgt_put(inst1_systolic$subifc_cols_10_subifc_put_wgt_put),
			       .subifc_cols_11_subifc_put_acc_put(inst1_systolic$subifc_cols_11_subifc_put_acc_put),
			       .subifc_cols_11_subifc_put_wgt_put(inst1_systolic$subifc_cols_11_subifc_put_wgt_put),
			       .subifc_cols_12_subifc_put_acc_put(inst1_systolic$subifc_cols_12_subifc_put_acc_put),
			       .subifc_cols_12_subifc_put_wgt_put(inst1_systolic$subifc_cols_12_subifc_put_wgt_put),
			       .subifc_cols_13_subifc_put_acc_put(inst1_systolic$subifc_cols_13_subifc_put_acc_put),
			       .subifc_cols_13_subifc_put_wgt_put(inst1_systolic$subifc_cols_13_subifc_put_wgt_put),
			       .subifc_cols_14_subifc_put_acc_put(inst1_systolic$subifc_cols_14_subifc_put_acc_put),
			       .subifc_cols_14_subifc_put_wgt_put(inst1_systolic$subifc_cols_14_subifc_put_wgt_put),
			       .subifc_cols_15_subifc_put_acc_put(inst1_systolic$subifc_cols_15_subifc_put_acc_put),
			       .subifc_cols_15_subifc_put_wgt_put(inst1_systolic$subifc_cols_15_subifc_put_wgt_put),
			       .subifc_cols_16_subifc_put_acc_put(inst1_systolic$subifc_cols_16_subifc_put_acc_put),
			       .subifc_cols_16_subifc_put_wgt_put(inst1_systolic$subifc_cols_16_subifc_put_wgt_put),
			       .subifc_cols_17_subifc_put_acc_put(inst1_systolic$subifc_cols_17_subifc_put_acc_put),
			       .subifc_cols_17_subifc_put_wgt_put(inst1_systolic$subifc_cols_17_subifc_put_wgt_put),
			       .subifc_cols_18_subifc_put_acc_put(inst1_systolic$subifc_cols_18_subifc_put_acc_put),
			       .subifc_cols_18_subifc_put_wgt_put(inst1_systolic$subifc_cols_18_subifc_put_wgt_put),
			       .subifc_cols_19_subifc_put_acc_put(inst1_systolic$subifc_cols_19_subifc_put_acc_put),
			       .subifc_cols_19_subifc_put_wgt_put(inst1_systolic$subifc_cols_19_subifc_put_wgt_put),
			       .subifc_cols_1_subifc_put_acc_put(inst1_systolic$subifc_cols_1_subifc_put_acc_put),
			       .subifc_cols_1_subifc_put_wgt_put(inst1_systolic$subifc_cols_1_subifc_put_wgt_put),
			       .subifc_cols_20_subifc_put_acc_put(inst1_systolic$subifc_cols_20_subifc_put_acc_put),
			       .subifc_cols_20_subifc_put_wgt_put(inst1_systolic$subifc_cols_20_subifc_put_wgt_put),
			       .subifc_cols_21_subifc_put_acc_put(inst1_systolic$subifc_cols_21_subifc_put_acc_put),
			       .subifc_cols_21_subifc_put_wgt_put(inst1_systolic$subifc_cols_21_subifc_put_wgt_put),
			       .subifc_cols_22_subifc_put_acc_put(inst1_systolic$subifc_cols_22_subifc_put_acc_put),
			       .subifc_cols_22_subifc_put_wgt_put(inst1_systolic$subifc_cols_22_subifc_put_wgt_put),
			       .subifc_cols_23_subifc_put_acc_put(inst1_systolic$subifc_cols_23_subifc_put_acc_put),
			       .subifc_cols_23_subifc_put_wgt_put(inst1_systolic$subifc_cols_23_subifc_put_wgt_put),
			       .subifc_cols_24_subifc_put_acc_put(inst1_systolic$subifc_cols_24_subifc_put_acc_put),
			       .subifc_cols_24_subifc_put_wgt_put(inst1_systolic$subifc_cols_24_subifc_put_wgt_put),
			       .subifc_cols_25_subifc_put_acc_put(inst1_systolic$subifc_cols_25_subifc_put_acc_put),
			       .subifc_cols_25_subifc_put_wgt_put(inst1_systolic$subifc_cols_25_subifc_put_wgt_put),
			       .subifc_cols_26_subifc_put_acc_put(inst1_systolic$subifc_cols_26_subifc_put_acc_put),
			       .subifc_cols_26_subifc_put_wgt_put(inst1_systolic$subifc_cols_26_subifc_put_wgt_put),
			       .subifc_cols_27_subifc_put_acc_put(inst1_systolic$subifc_cols_27_subifc_put_acc_put),
			       .subifc_cols_27_subifc_put_wgt_put(inst1_systolic$subifc_cols_27_subifc_put_wgt_put),
			       .subifc_cols_28_subifc_put_acc_put(inst1_systolic$subifc_cols_28_subifc_put_acc_put),
			       .subifc_cols_28_subifc_put_wgt_put(inst1_systolic$subifc_cols_28_subifc_put_wgt_put),
			       .subifc_cols_29_subifc_put_acc_put(inst1_systolic$subifc_cols_29_subifc_put_acc_put),
			       .subifc_cols_29_subifc_put_wgt_put(inst1_systolic$subifc_cols_29_subifc_put_wgt_put),
			       .subifc_cols_2_subifc_put_acc_put(inst1_systolic$subifc_cols_2_subifc_put_acc_put),
			       .subifc_cols_2_subifc_put_wgt_put(inst1_systolic$subifc_cols_2_subifc_put_wgt_put),
			       .subifc_cols_30_subifc_put_acc_put(inst1_systolic$subifc_cols_30_subifc_put_acc_put),
			       .subifc_cols_30_subifc_put_wgt_put(inst1_systolic$subifc_cols_30_subifc_put_wgt_put),
			       .subifc_cols_31_subifc_put_acc_put(inst1_systolic$subifc_cols_31_subifc_put_acc_put),
			       .subifc_cols_31_subifc_put_wgt_put(inst1_systolic$subifc_cols_31_subifc_put_wgt_put),
			       .subifc_cols_3_subifc_put_acc_put(inst1_systolic$subifc_cols_3_subifc_put_acc_put),
			       .subifc_cols_3_subifc_put_wgt_put(inst1_systolic$subifc_cols_3_subifc_put_wgt_put),
			       .subifc_cols_4_subifc_put_acc_put(inst1_systolic$subifc_cols_4_subifc_put_acc_put),
			       .subifc_cols_4_subifc_put_wgt_put(inst1_systolic$subifc_cols_4_subifc_put_wgt_put),
			       .subifc_cols_5_subifc_put_acc_put(inst1_systolic$subifc_cols_5_subifc_put_acc_put),
			       .subifc_cols_5_subifc_put_wgt_put(inst1_systolic$subifc_cols_5_subifc_put_wgt_put),
			       .subifc_cols_6_subifc_put_acc_put(inst1_systolic$subifc_cols_6_subifc_put_acc_put),
			       .subifc_cols_6_subifc_put_wgt_put(inst1_systolic$subifc_cols_6_subifc_put_wgt_put),
			       .subifc_cols_7_subifc_put_acc_put(inst1_systolic$subifc_cols_7_subifc_put_acc_put),
			       .subifc_cols_7_subifc_put_wgt_put(inst1_systolic$subifc_cols_7_subifc_put_wgt_put),
			       .subifc_cols_8_subifc_put_acc_put(inst1_systolic$subifc_cols_8_subifc_put_acc_put),
			       .subifc_cols_8_subifc_put_wgt_put(inst1_systolic$subifc_cols_8_subifc_put_wgt_put),
			       .subifc_cols_9_subifc_put_acc_put(inst1_systolic$subifc_cols_9_subifc_put_acc_put),
			       .subifc_cols_9_subifc_put_wgt_put(inst1_systolic$subifc_cols_9_subifc_put_wgt_put),
			       .subifc_rows_0_subifc_put_inp_put(inst1_systolic$subifc_rows_0_subifc_put_inp_put),
			       .subifc_rows_10_subifc_put_inp_put(inst1_systolic$subifc_rows_10_subifc_put_inp_put),
			       .subifc_rows_11_subifc_put_inp_put(inst1_systolic$subifc_rows_11_subifc_put_inp_put),
			       .subifc_rows_12_subifc_put_inp_put(inst1_systolic$subifc_rows_12_subifc_put_inp_put),
			       .subifc_rows_13_subifc_put_inp_put(inst1_systolic$subifc_rows_13_subifc_put_inp_put),
			       .subifc_rows_14_subifc_put_inp_put(inst1_systolic$subifc_rows_14_subifc_put_inp_put),
			       .subifc_rows_15_subifc_put_inp_put(inst1_systolic$subifc_rows_15_subifc_put_inp_put),
			       .subifc_rows_16_subifc_put_inp_put(inst1_systolic$subifc_rows_16_subifc_put_inp_put),
			       .subifc_rows_17_subifc_put_inp_put(inst1_systolic$subifc_rows_17_subifc_put_inp_put),
			       .subifc_rows_18_subifc_put_inp_put(inst1_systolic$subifc_rows_18_subifc_put_inp_put),
			       .subifc_rows_19_subifc_put_inp_put(inst1_systolic$subifc_rows_19_subifc_put_inp_put),
			       .subifc_rows_1_subifc_put_inp_put(inst1_systolic$subifc_rows_1_subifc_put_inp_put),
			       .subifc_rows_20_subifc_put_inp_put(inst1_systolic$subifc_rows_20_subifc_put_inp_put),
			       .subifc_rows_21_subifc_put_inp_put(inst1_systolic$subifc_rows_21_subifc_put_inp_put),
			       .subifc_rows_22_subifc_put_inp_put(inst1_systolic$subifc_rows_22_subifc_put_inp_put),
			       .subifc_rows_23_subifc_put_inp_put(inst1_systolic$subifc_rows_23_subifc_put_inp_put),
			       .subifc_rows_24_subifc_put_inp_put(inst1_systolic$subifc_rows_24_subifc_put_inp_put),
			       .subifc_rows_25_subifc_put_inp_put(inst1_systolic$subifc_rows_25_subifc_put_inp_put),
			       .subifc_rows_26_subifc_put_inp_put(inst1_systolic$subifc_rows_26_subifc_put_inp_put),
			       .subifc_rows_27_subifc_put_inp_put(inst1_systolic$subifc_rows_27_subifc_put_inp_put),
			       .subifc_rows_28_subifc_put_inp_put(inst1_systolic$subifc_rows_28_subifc_put_inp_put),
			       .subifc_rows_29_subifc_put_inp_put(inst1_systolic$subifc_rows_29_subifc_put_inp_put),
			       .subifc_rows_2_subifc_put_inp_put(inst1_systolic$subifc_rows_2_subifc_put_inp_put),
			       .subifc_rows_30_subifc_put_inp_put(inst1_systolic$subifc_rows_30_subifc_put_inp_put),
			       .subifc_rows_31_subifc_put_inp_put(inst1_systolic$subifc_rows_31_subifc_put_inp_put),
			       .subifc_rows_3_subifc_put_inp_put(inst1_systolic$subifc_rows_3_subifc_put_inp_put),
			       .subifc_rows_4_subifc_put_inp_put(inst1_systolic$subifc_rows_4_subifc_put_inp_put),
			       .subifc_rows_5_subifc_put_inp_put(inst1_systolic$subifc_rows_5_subifc_put_inp_put),
			       .subifc_rows_6_subifc_put_inp_put(inst1_systolic$subifc_rows_6_subifc_put_inp_put),
			       .subifc_rows_7_subifc_put_inp_put(inst1_systolic$subifc_rows_7_subifc_put_inp_put),
			       .subifc_rows_8_subifc_put_inp_put(inst1_systolic$subifc_rows_8_subifc_put_inp_put),
			       .subifc_rows_9_subifc_put_inp_put(inst1_systolic$subifc_rows_9_subifc_put_inp_put),
			       .EN_subifc_rows_0_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_0_subifc_put_inp_put),
			       .EN_subifc_rows_1_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_1_subifc_put_inp_put),
			       .EN_subifc_rows_2_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_2_subifc_put_inp_put),
			       .EN_subifc_rows_3_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_3_subifc_put_inp_put),
			       .EN_subifc_rows_4_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_4_subifc_put_inp_put),
			       .EN_subifc_rows_5_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_5_subifc_put_inp_put),
			       .EN_subifc_rows_6_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_6_subifc_put_inp_put),
			       .EN_subifc_rows_7_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_7_subifc_put_inp_put),
			       .EN_subifc_rows_8_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_8_subifc_put_inp_put),
			       .EN_subifc_rows_9_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_9_subifc_put_inp_put),
			       .EN_subifc_rows_10_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_10_subifc_put_inp_put),
			       .EN_subifc_rows_11_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_11_subifc_put_inp_put),
			       .EN_subifc_rows_12_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_12_subifc_put_inp_put),
			       .EN_subifc_rows_13_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_13_subifc_put_inp_put),
			       .EN_subifc_rows_14_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_14_subifc_put_inp_put),
			       .EN_subifc_rows_15_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_15_subifc_put_inp_put),
			       .EN_subifc_rows_16_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_16_subifc_put_inp_put),
			       .EN_subifc_rows_17_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_17_subifc_put_inp_put),
			       .EN_subifc_rows_18_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_18_subifc_put_inp_put),
			       .EN_subifc_rows_19_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_19_subifc_put_inp_put),
			       .EN_subifc_rows_20_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_20_subifc_put_inp_put),
			       .EN_subifc_rows_21_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_21_subifc_put_inp_put),
			       .EN_subifc_rows_22_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_22_subifc_put_inp_put),
			       .EN_subifc_rows_23_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_23_subifc_put_inp_put),
			       .EN_subifc_rows_24_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_24_subifc_put_inp_put),
			       .EN_subifc_rows_25_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_25_subifc_put_inp_put),
			       .EN_subifc_rows_26_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_26_subifc_put_inp_put),
			       .EN_subifc_rows_27_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_27_subifc_put_inp_put),
			       .EN_subifc_rows_28_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_28_subifc_put_inp_put),
			       .EN_subifc_rows_29_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_29_subifc_put_inp_put),
			       .EN_subifc_rows_30_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_30_subifc_put_inp_put),
			       .EN_subifc_rows_31_subifc_put_inp_put(inst1_systolic$EN_subifc_rows_31_subifc_put_inp_put),
			       .EN_subifc_cols_0_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_0_subifc_put_wgt_put),
			       .EN_subifc_cols_0_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_0_subifc_put_acc_put),
			       .EN_subifc_cols_0_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_0_subifc_get_acc_get),
			       .EN_subifc_cols_1_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_1_subifc_put_wgt_put),
			       .EN_subifc_cols_1_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_1_subifc_put_acc_put),
			       .EN_subifc_cols_1_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_1_subifc_get_acc_get),
			       .EN_subifc_cols_2_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_2_subifc_put_wgt_put),
			       .EN_subifc_cols_2_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_2_subifc_put_acc_put),
			       .EN_subifc_cols_2_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_2_subifc_get_acc_get),
			       .EN_subifc_cols_3_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_3_subifc_put_wgt_put),
			       .EN_subifc_cols_3_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_3_subifc_put_acc_put),
			       .EN_subifc_cols_3_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_3_subifc_get_acc_get),
			       .EN_subifc_cols_4_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_4_subifc_put_wgt_put),
			       .EN_subifc_cols_4_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_4_subifc_put_acc_put),
			       .EN_subifc_cols_4_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_4_subifc_get_acc_get),
			       .EN_subifc_cols_5_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_5_subifc_put_wgt_put),
			       .EN_subifc_cols_5_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_5_subifc_put_acc_put),
			       .EN_subifc_cols_5_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_5_subifc_get_acc_get),
			       .EN_subifc_cols_6_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_6_subifc_put_wgt_put),
			       .EN_subifc_cols_6_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_6_subifc_put_acc_put),
			       .EN_subifc_cols_6_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_6_subifc_get_acc_get),
			       .EN_subifc_cols_7_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_7_subifc_put_wgt_put),
			       .EN_subifc_cols_7_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_7_subifc_put_acc_put),
			       .EN_subifc_cols_7_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_7_subifc_get_acc_get),
			       .EN_subifc_cols_8_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_8_subifc_put_wgt_put),
			       .EN_subifc_cols_8_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_8_subifc_put_acc_put),
			       .EN_subifc_cols_8_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_8_subifc_get_acc_get),
			       .EN_subifc_cols_9_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_9_subifc_put_wgt_put),
			       .EN_subifc_cols_9_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_9_subifc_put_acc_put),
			       .EN_subifc_cols_9_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_9_subifc_get_acc_get),
			       .EN_subifc_cols_10_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_10_subifc_put_wgt_put),
			       .EN_subifc_cols_10_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_10_subifc_put_acc_put),
			       .EN_subifc_cols_10_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_10_subifc_get_acc_get),
			       .EN_subifc_cols_11_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_11_subifc_put_wgt_put),
			       .EN_subifc_cols_11_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_11_subifc_put_acc_put),
			       .EN_subifc_cols_11_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_11_subifc_get_acc_get),
			       .EN_subifc_cols_12_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_12_subifc_put_wgt_put),
			       .EN_subifc_cols_12_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_12_subifc_put_acc_put),
			       .EN_subifc_cols_12_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_12_subifc_get_acc_get),
			       .EN_subifc_cols_13_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_13_subifc_put_wgt_put),
			       .EN_subifc_cols_13_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_13_subifc_put_acc_put),
			       .EN_subifc_cols_13_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_13_subifc_get_acc_get),
			       .EN_subifc_cols_14_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_14_subifc_put_wgt_put),
			       .EN_subifc_cols_14_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_14_subifc_put_acc_put),
			       .EN_subifc_cols_14_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_14_subifc_get_acc_get),
			       .EN_subifc_cols_15_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_15_subifc_put_wgt_put),
			       .EN_subifc_cols_15_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_15_subifc_put_acc_put),
			       .EN_subifc_cols_15_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_15_subifc_get_acc_get),
			       .EN_subifc_cols_16_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_16_subifc_put_wgt_put),
			       .EN_subifc_cols_16_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_16_subifc_put_acc_put),
			       .EN_subifc_cols_16_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_16_subifc_get_acc_get),
			       .EN_subifc_cols_17_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_17_subifc_put_wgt_put),
			       .EN_subifc_cols_17_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_17_subifc_put_acc_put),
			       .EN_subifc_cols_17_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_17_subifc_get_acc_get),
			       .EN_subifc_cols_18_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_18_subifc_put_wgt_put),
			       .EN_subifc_cols_18_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_18_subifc_put_acc_put),
			       .EN_subifc_cols_18_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_18_subifc_get_acc_get),
			       .EN_subifc_cols_19_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_19_subifc_put_wgt_put),
			       .EN_subifc_cols_19_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_19_subifc_put_acc_put),
			       .EN_subifc_cols_19_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_19_subifc_get_acc_get),
			       .EN_subifc_cols_20_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_20_subifc_put_wgt_put),
			       .EN_subifc_cols_20_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_20_subifc_put_acc_put),
			       .EN_subifc_cols_20_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_20_subifc_get_acc_get),
			       .EN_subifc_cols_21_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_21_subifc_put_wgt_put),
			       .EN_subifc_cols_21_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_21_subifc_put_acc_put),
			       .EN_subifc_cols_21_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_21_subifc_get_acc_get),
			       .EN_subifc_cols_22_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_22_subifc_put_wgt_put),
			       .EN_subifc_cols_22_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_22_subifc_put_acc_put),
			       .EN_subifc_cols_22_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_22_subifc_get_acc_get),
			       .EN_subifc_cols_23_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_23_subifc_put_wgt_put),
			       .EN_subifc_cols_23_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_23_subifc_put_acc_put),
			       .EN_subifc_cols_23_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_23_subifc_get_acc_get),
			       .EN_subifc_cols_24_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_24_subifc_put_wgt_put),
			       .EN_subifc_cols_24_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_24_subifc_put_acc_put),
			       .EN_subifc_cols_24_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_24_subifc_get_acc_get),
			       .EN_subifc_cols_25_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_25_subifc_put_wgt_put),
			       .EN_subifc_cols_25_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_25_subifc_put_acc_put),
			       .EN_subifc_cols_25_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_25_subifc_get_acc_get),
			       .EN_subifc_cols_26_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_26_subifc_put_wgt_put),
			       .EN_subifc_cols_26_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_26_subifc_put_acc_put),
			       .EN_subifc_cols_26_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_26_subifc_get_acc_get),
			       .EN_subifc_cols_27_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_27_subifc_put_wgt_put),
			       .EN_subifc_cols_27_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_27_subifc_put_acc_put),
			       .EN_subifc_cols_27_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_27_subifc_get_acc_get),
			       .EN_subifc_cols_28_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_28_subifc_put_wgt_put),
			       .EN_subifc_cols_28_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_28_subifc_put_acc_put),
			       .EN_subifc_cols_28_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_28_subifc_get_acc_get),
			       .EN_subifc_cols_29_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_29_subifc_put_wgt_put),
			       .EN_subifc_cols_29_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_29_subifc_put_acc_put),
			       .EN_subifc_cols_29_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_29_subifc_get_acc_get),
			       .EN_subifc_cols_30_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_30_subifc_put_wgt_put),
			       .EN_subifc_cols_30_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_30_subifc_put_acc_put),
			       .EN_subifc_cols_30_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_30_subifc_get_acc_get),
			       .EN_subifc_cols_31_subifc_put_wgt_put(inst1_systolic$EN_subifc_cols_31_subifc_put_wgt_put),
			       .EN_subifc_cols_31_subifc_put_acc_put(inst1_systolic$EN_subifc_cols_31_subifc_put_acc_put),
			       .EN_subifc_cols_31_subifc_get_acc_get(inst1_systolic$EN_subifc_cols_31_subifc_get_acc_get),
			       .RDY_subifc_rows_0_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_0_subifc_put_inp_put),
			       .RDY_subifc_rows_1_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_1_subifc_put_inp_put),
			       .RDY_subifc_rows_2_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_2_subifc_put_inp_put),
			       .RDY_subifc_rows_3_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_3_subifc_put_inp_put),
			       .RDY_subifc_rows_4_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_4_subifc_put_inp_put),
			       .RDY_subifc_rows_5_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_5_subifc_put_inp_put),
			       .RDY_subifc_rows_6_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_6_subifc_put_inp_put),
			       .RDY_subifc_rows_7_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_7_subifc_put_inp_put),
			       .RDY_subifc_rows_8_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_8_subifc_put_inp_put),
			       .RDY_subifc_rows_9_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_9_subifc_put_inp_put),
			       .RDY_subifc_rows_10_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_10_subifc_put_inp_put),
			       .RDY_subifc_rows_11_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_11_subifc_put_inp_put),
			       .RDY_subifc_rows_12_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_12_subifc_put_inp_put),
			       .RDY_subifc_rows_13_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_13_subifc_put_inp_put),
			       .RDY_subifc_rows_14_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_14_subifc_put_inp_put),
			       .RDY_subifc_rows_15_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_15_subifc_put_inp_put),
			       .RDY_subifc_rows_16_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_16_subifc_put_inp_put),
			       .RDY_subifc_rows_17_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_17_subifc_put_inp_put),
			       .RDY_subifc_rows_18_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_18_subifc_put_inp_put),
			       .RDY_subifc_rows_19_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_19_subifc_put_inp_put),
			       .RDY_subifc_rows_20_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_20_subifc_put_inp_put),
			       .RDY_subifc_rows_21_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_21_subifc_put_inp_put),
			       .RDY_subifc_rows_22_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_22_subifc_put_inp_put),
			       .RDY_subifc_rows_23_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_23_subifc_put_inp_put),
			       .RDY_subifc_rows_24_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_24_subifc_put_inp_put),
			       .RDY_subifc_rows_25_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_25_subifc_put_inp_put),
			       .RDY_subifc_rows_26_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_26_subifc_put_inp_put),
			       .RDY_subifc_rows_27_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_27_subifc_put_inp_put),
			       .RDY_subifc_rows_28_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_28_subifc_put_inp_put),
			       .RDY_subifc_rows_29_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_29_subifc_put_inp_put),
			       .RDY_subifc_rows_30_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_30_subifc_put_inp_put),
			       .RDY_subifc_rows_31_subifc_put_inp_put(inst1_systolic$RDY_subifc_rows_31_subifc_put_inp_put),
			       .RDY_subifc_cols_0_subifc_put_wgt_put(),
			       .RDY_subifc_cols_0_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_0_subifc_put_acc_put),
			       .subifc_cols_0_subifc_get_acc_get(inst1_systolic$subifc_cols_0_subifc_get_acc_get),
			       .RDY_subifc_cols_0_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_0_subifc_get_acc_get),
			       .RDY_subifc_cols_1_subifc_put_wgt_put(),
			       .RDY_subifc_cols_1_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_1_subifc_put_acc_put),
			       .subifc_cols_1_subifc_get_acc_get(inst1_systolic$subifc_cols_1_subifc_get_acc_get),
			       .RDY_subifc_cols_1_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_1_subifc_get_acc_get),
			       .RDY_subifc_cols_2_subifc_put_wgt_put(),
			       .RDY_subifc_cols_2_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_2_subifc_put_acc_put),
			       .subifc_cols_2_subifc_get_acc_get(inst1_systolic$subifc_cols_2_subifc_get_acc_get),
			       .RDY_subifc_cols_2_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_2_subifc_get_acc_get),
			       .RDY_subifc_cols_3_subifc_put_wgt_put(),
			       .RDY_subifc_cols_3_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_3_subifc_put_acc_put),
			       .subifc_cols_3_subifc_get_acc_get(inst1_systolic$subifc_cols_3_subifc_get_acc_get),
			       .RDY_subifc_cols_3_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_3_subifc_get_acc_get),
			       .RDY_subifc_cols_4_subifc_put_wgt_put(),
			       .RDY_subifc_cols_4_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_4_subifc_put_acc_put),
			       .subifc_cols_4_subifc_get_acc_get(inst1_systolic$subifc_cols_4_subifc_get_acc_get),
			       .RDY_subifc_cols_4_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_4_subifc_get_acc_get),
			       .RDY_subifc_cols_5_subifc_put_wgt_put(),
			       .RDY_subifc_cols_5_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_5_subifc_put_acc_put),
			       .subifc_cols_5_subifc_get_acc_get(inst1_systolic$subifc_cols_5_subifc_get_acc_get),
			       .RDY_subifc_cols_5_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_5_subifc_get_acc_get),
			       .RDY_subifc_cols_6_subifc_put_wgt_put(),
			       .RDY_subifc_cols_6_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_6_subifc_put_acc_put),
			       .subifc_cols_6_subifc_get_acc_get(inst1_systolic$subifc_cols_6_subifc_get_acc_get),
			       .RDY_subifc_cols_6_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_6_subifc_get_acc_get),
			       .RDY_subifc_cols_7_subifc_put_wgt_put(),
			       .RDY_subifc_cols_7_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_7_subifc_put_acc_put),
			       .subifc_cols_7_subifc_get_acc_get(inst1_systolic$subifc_cols_7_subifc_get_acc_get),
			       .RDY_subifc_cols_7_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_7_subifc_get_acc_get),
			       .RDY_subifc_cols_8_subifc_put_wgt_put(),
			       .RDY_subifc_cols_8_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_8_subifc_put_acc_put),
			       .subifc_cols_8_subifc_get_acc_get(inst1_systolic$subifc_cols_8_subifc_get_acc_get),
			       .RDY_subifc_cols_8_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_8_subifc_get_acc_get),
			       .RDY_subifc_cols_9_subifc_put_wgt_put(),
			       .RDY_subifc_cols_9_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_9_subifc_put_acc_put),
			       .subifc_cols_9_subifc_get_acc_get(inst1_systolic$subifc_cols_9_subifc_get_acc_get),
			       .RDY_subifc_cols_9_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_9_subifc_get_acc_get),
			       .RDY_subifc_cols_10_subifc_put_wgt_put(),
			       .RDY_subifc_cols_10_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_10_subifc_put_acc_put),
			       .subifc_cols_10_subifc_get_acc_get(inst1_systolic$subifc_cols_10_subifc_get_acc_get),
			       .RDY_subifc_cols_10_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_10_subifc_get_acc_get),
			       .RDY_subifc_cols_11_subifc_put_wgt_put(),
			       .RDY_subifc_cols_11_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_11_subifc_put_acc_put),
			       .subifc_cols_11_subifc_get_acc_get(inst1_systolic$subifc_cols_11_subifc_get_acc_get),
			       .RDY_subifc_cols_11_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_11_subifc_get_acc_get),
			       .RDY_subifc_cols_12_subifc_put_wgt_put(),
			       .RDY_subifc_cols_12_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_12_subifc_put_acc_put),
			       .subifc_cols_12_subifc_get_acc_get(inst1_systolic$subifc_cols_12_subifc_get_acc_get),
			       .RDY_subifc_cols_12_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_12_subifc_get_acc_get),
			       .RDY_subifc_cols_13_subifc_put_wgt_put(),
			       .RDY_subifc_cols_13_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_13_subifc_put_acc_put),
			       .subifc_cols_13_subifc_get_acc_get(inst1_systolic$subifc_cols_13_subifc_get_acc_get),
			       .RDY_subifc_cols_13_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_13_subifc_get_acc_get),
			       .RDY_subifc_cols_14_subifc_put_wgt_put(),
			       .RDY_subifc_cols_14_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_14_subifc_put_acc_put),
			       .subifc_cols_14_subifc_get_acc_get(inst1_systolic$subifc_cols_14_subifc_get_acc_get),
			       .RDY_subifc_cols_14_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_14_subifc_get_acc_get),
			       .RDY_subifc_cols_15_subifc_put_wgt_put(),
			       .RDY_subifc_cols_15_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_15_subifc_put_acc_put),
			       .subifc_cols_15_subifc_get_acc_get(inst1_systolic$subifc_cols_15_subifc_get_acc_get),
			       .RDY_subifc_cols_15_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_15_subifc_get_acc_get),
			       .RDY_subifc_cols_16_subifc_put_wgt_put(),
			       .RDY_subifc_cols_16_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_16_subifc_put_acc_put),
			       .subifc_cols_16_subifc_get_acc_get(inst1_systolic$subifc_cols_16_subifc_get_acc_get),
			       .RDY_subifc_cols_16_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_16_subifc_get_acc_get),
			       .RDY_subifc_cols_17_subifc_put_wgt_put(),
			       .RDY_subifc_cols_17_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_17_subifc_put_acc_put),
			       .subifc_cols_17_subifc_get_acc_get(inst1_systolic$subifc_cols_17_subifc_get_acc_get),
			       .RDY_subifc_cols_17_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_17_subifc_get_acc_get),
			       .RDY_subifc_cols_18_subifc_put_wgt_put(),
			       .RDY_subifc_cols_18_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_18_subifc_put_acc_put),
			       .subifc_cols_18_subifc_get_acc_get(inst1_systolic$subifc_cols_18_subifc_get_acc_get),
			       .RDY_subifc_cols_18_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_18_subifc_get_acc_get),
			       .RDY_subifc_cols_19_subifc_put_wgt_put(),
			       .RDY_subifc_cols_19_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_19_subifc_put_acc_put),
			       .subifc_cols_19_subifc_get_acc_get(inst1_systolic$subifc_cols_19_subifc_get_acc_get),
			       .RDY_subifc_cols_19_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_19_subifc_get_acc_get),
			       .RDY_subifc_cols_20_subifc_put_wgt_put(),
			       .RDY_subifc_cols_20_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_20_subifc_put_acc_put),
			       .subifc_cols_20_subifc_get_acc_get(inst1_systolic$subifc_cols_20_subifc_get_acc_get),
			       .RDY_subifc_cols_20_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_20_subifc_get_acc_get),
			       .RDY_subifc_cols_21_subifc_put_wgt_put(),
			       .RDY_subifc_cols_21_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_21_subifc_put_acc_put),
			       .subifc_cols_21_subifc_get_acc_get(inst1_systolic$subifc_cols_21_subifc_get_acc_get),
			       .RDY_subifc_cols_21_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_21_subifc_get_acc_get),
			       .RDY_subifc_cols_22_subifc_put_wgt_put(),
			       .RDY_subifc_cols_22_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_22_subifc_put_acc_put),
			       .subifc_cols_22_subifc_get_acc_get(inst1_systolic$subifc_cols_22_subifc_get_acc_get),
			       .RDY_subifc_cols_22_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_22_subifc_get_acc_get),
			       .RDY_subifc_cols_23_subifc_put_wgt_put(),
			       .RDY_subifc_cols_23_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_23_subifc_put_acc_put),
			       .subifc_cols_23_subifc_get_acc_get(inst1_systolic$subifc_cols_23_subifc_get_acc_get),
			       .RDY_subifc_cols_23_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_23_subifc_get_acc_get),
			       .RDY_subifc_cols_24_subifc_put_wgt_put(),
			       .RDY_subifc_cols_24_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_24_subifc_put_acc_put),
			       .subifc_cols_24_subifc_get_acc_get(inst1_systolic$subifc_cols_24_subifc_get_acc_get),
			       .RDY_subifc_cols_24_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_24_subifc_get_acc_get),
			       .RDY_subifc_cols_25_subifc_put_wgt_put(),
			       .RDY_subifc_cols_25_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_25_subifc_put_acc_put),
			       .subifc_cols_25_subifc_get_acc_get(inst1_systolic$subifc_cols_25_subifc_get_acc_get),
			       .RDY_subifc_cols_25_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_25_subifc_get_acc_get),
			       .RDY_subifc_cols_26_subifc_put_wgt_put(),
			       .RDY_subifc_cols_26_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_26_subifc_put_acc_put),
			       .subifc_cols_26_subifc_get_acc_get(inst1_systolic$subifc_cols_26_subifc_get_acc_get),
			       .RDY_subifc_cols_26_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_26_subifc_get_acc_get),
			       .RDY_subifc_cols_27_subifc_put_wgt_put(),
			       .RDY_subifc_cols_27_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_27_subifc_put_acc_put),
			       .subifc_cols_27_subifc_get_acc_get(inst1_systolic$subifc_cols_27_subifc_get_acc_get),
			       .RDY_subifc_cols_27_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_27_subifc_get_acc_get),
			       .RDY_subifc_cols_28_subifc_put_wgt_put(),
			       .RDY_subifc_cols_28_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_28_subifc_put_acc_put),
			       .subifc_cols_28_subifc_get_acc_get(inst1_systolic$subifc_cols_28_subifc_get_acc_get),
			       .RDY_subifc_cols_28_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_28_subifc_get_acc_get),
			       .RDY_subifc_cols_29_subifc_put_wgt_put(),
			       .RDY_subifc_cols_29_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_29_subifc_put_acc_put),
			       .subifc_cols_29_subifc_get_acc_get(inst1_systolic$subifc_cols_29_subifc_get_acc_get),
			       .RDY_subifc_cols_29_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_29_subifc_get_acc_get),
			       .RDY_subifc_cols_30_subifc_put_wgt_put(),
			       .RDY_subifc_cols_30_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_30_subifc_put_acc_put),
			       .subifc_cols_30_subifc_get_acc_get(inst1_systolic$subifc_cols_30_subifc_get_acc_get),
			       .RDY_subifc_cols_30_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_30_subifc_get_acc_get),
			       .RDY_subifc_cols_31_subifc_put_wgt_put(),
			       .RDY_subifc_cols_31_subifc_put_acc_put(inst1_systolic$RDY_subifc_cols_31_subifc_put_acc_put),
			       .subifc_cols_31_subifc_get_acc_get(inst1_systolic$subifc_cols_31_subifc_get_acc_get),
			       .RDY_subifc_cols_31_subifc_get_acc_get(inst1_systolic$RDY_subifc_cols_31_subifc_get_acc_get));

  // inputs to muxes for submodule ports
  assign MUX_inst1_rg_h_cntr$write_1__SEL_1 =
	     RDY_get_inp_addr_31_get &&
	     !inst1_rg_h_cntr_46_EQ_inst1_rg_params_BITS_74__ETC___d249 &&
	     inst1_rg_w_cntr_50_EQ_inst1_rg_params_BITS_66__ETC___d253 ;
  assign MUX_inst1_rg_inp_col_addr$write_1__SEL_1 =
	     RDY_get_inp_addr_31_get &&
	     (!inst1_rg_h_cntr_46_EQ_inst1_rg_params_BITS_74__ETC___d249 ||
	      !inst1_rg_w_cntr_50_EQ_inst1_rg_params_BITS_66__ETC___d253) ;
  assign MUX_inst1_rg_inp_triangle$write_1__SEL_1 =
	     RDY_get_inp_addr_31_get &&
	     inst1_rg_h_cntr_46_EQ_inst1_rg_params_BITS_74__ETC___d249 &&
	     inst1_rg_w_cntr_50_EQ_inst1_rg_params_BITS_66__ETC___d253 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_2 =
	     EN_get_new_output_data_31_get &&
	     inst1_rg_params[50:43] == 8'd32 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_3 =
	     EN_get_new_output_data_30_get &&
	     inst1_rg_params[50:43] == 8'd31 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_4 =
	     EN_get_new_output_data_29_get &&
	     inst1_rg_params[50:43] == 8'd30 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_5 =
	     EN_get_new_output_data_28_get &&
	     inst1_rg_params[50:43] == 8'd29 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_6 =
	     EN_get_new_output_data_27_get &&
	     inst1_rg_params[50:43] == 8'd28 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_7 =
	     EN_get_new_output_data_26_get &&
	     inst1_rg_params[50:43] == 8'd27 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_8 =
	     EN_get_new_output_data_25_get &&
	     inst1_rg_params[50:43] == 8'd26 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_9 =
	     EN_get_new_output_data_24_get &&
	     inst1_rg_params[50:43] == 8'd25 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_10 =
	     EN_get_new_output_data_23_get &&
	     inst1_rg_params[50:43] == 8'd24 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_11 =
	     EN_get_new_output_data_22_get &&
	     inst1_rg_params[50:43] == 8'd23 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_12 =
	     EN_get_new_output_data_21_get &&
	     inst1_rg_params[50:43] == 8'd22 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_13 =
	     EN_get_new_output_data_20_get &&
	     inst1_rg_params[50:43] == 8'd21 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_14 =
	     EN_get_new_output_data_19_get &&
	     inst1_rg_params[50:43] == 8'd20 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_15 =
	     EN_get_new_output_data_18_get &&
	     inst1_rg_params[50:43] == 8'd19 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_16 =
	     EN_get_new_output_data_17_get &&
	     inst1_rg_params[50:43] == 8'd18 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_17 =
	     EN_get_new_output_data_16_get &&
	     inst1_rg_params[50:43] == 8'd17 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_18 =
	     EN_get_new_output_data_15_get &&
	     inst1_rg_params[50:43] == 8'd16 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_19 =
	     EN_get_new_output_data_14_get &&
	     inst1_rg_params[50:43] == 8'd15 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_20 =
	     EN_get_new_output_data_13_get &&
	     inst1_rg_params[50:43] == 8'd14 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_21 =
	     EN_get_new_output_data_12_get &&
	     inst1_rg_params[50:43] == 8'd13 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_22 =
	     EN_get_new_output_data_11_get &&
	     inst1_rg_params[50:43] == 8'd12 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_23 =
	     EN_get_new_output_data_10_get &&
	     inst1_rg_params[50:43] == 8'd11 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_24 =
	     EN_get_new_output_data_9_get && inst1_rg_params[50:43] == 8'd10 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_25 =
	     EN_get_new_output_data_8_get && inst1_rg_params[50:43] == 8'd9 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_26 =
	     EN_get_new_output_data_7_get && inst1_rg_params[50:43] == 8'd8 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_27 =
	     EN_get_new_output_data_6_get && inst1_rg_params[50:43] == 8'd7 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_28 =
	     EN_get_new_output_data_5_get && inst1_rg_params[50:43] == 8'd6 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_29 =
	     EN_get_new_output_data_4_get && inst1_rg_params[50:43] == 8'd5 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_30 =
	     EN_get_new_output_data_3_get && inst1_rg_params[50:43] == 8'd4 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_31 =
	     EN_get_new_output_data_2_get && inst1_rg_params[50:43] == 8'd3 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_32 =
	     EN_get_new_output_data_1_get && inst1_rg_params[50:43] == 8'd2 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__SEL_33 =
	     EN_get_new_output_data_0_get && inst1_rg_params[50:43] == 8'd1 ;
  assign MUX_inst1_rg_weightload$write_1__SEL_1 =
	     EN_put_wt_resp && inst1_ff_wt_coord$D_OUT == 8'd31 ;
  assign MUX_inst1_rg_weightload_req$write_1__SEL_1 =
	     EN_get_wt_addr &&
	     inst1_rg_wt_cntr_29_EQ_inst1_rg_params_BITS_58_ETC___d734 ;
  assign MUX_inst1_rg_zero_cntr$write_1__SEL_1 =
	     EN_subifc_put_compute_params_put &&
	     !subifc_put_compute_params_put[18] ;
  assign MUX_inst1_systolic$subifc_cols_0_subifc_put_acc_put_1__SEL_2 =
	     inst1_systolic$RDY_subifc_cols_0_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d17 ;
  assign MUX_inst1_rg_h_cntr$write_1__VAL_1 = inst1_rg_h_cntr + 8'd1 ;
  assign MUX_inst1_rg_inp_col_addr$write_1__VAL_1 =
	     inst1_rg_w_cntr_50_EQ_inst1_rg_params_BITS_66__ETC___d253 ?
	       lv_addr__h23818 :
	       x__h23944 ;
  assign MUX_inst1_rg_new_out_addr_0$write_1__VAL_2 =
	     inst1_rg_new_out_addr_0 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_1$write_1__VAL_2 =
	     inst1_rg_new_out_addr_1 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_10$write_1__VAL_2 =
	     inst1_rg_new_out_addr_10 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_11$write_1__VAL_2 =
	     inst1_rg_new_out_addr_11 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_12$write_1__VAL_2 =
	     inst1_rg_new_out_addr_12 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_13$write_1__VAL_2 =
	     inst1_rg_new_out_addr_13 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_14$write_1__VAL_2 =
	     inst1_rg_new_out_addr_14 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_15$write_1__VAL_2 =
	     inst1_rg_new_out_addr_15 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_16$write_1__VAL_2 =
	     inst1_rg_new_out_addr_16 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_17$write_1__VAL_2 =
	     inst1_rg_new_out_addr_17 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_18$write_1__VAL_2 =
	     inst1_rg_new_out_addr_18 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_19$write_1__VAL_2 =
	     inst1_rg_new_out_addr_19 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_2$write_1__VAL_2 =
	     inst1_rg_new_out_addr_2 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_20$write_1__VAL_2 =
	     inst1_rg_new_out_addr_20 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_21$write_1__VAL_2 =
	     inst1_rg_new_out_addr_21 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_22$write_1__VAL_2 =
	     inst1_rg_new_out_addr_22 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_23$write_1__VAL_2 =
	     inst1_rg_new_out_addr_23 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_24$write_1__VAL_2 =
	     inst1_rg_new_out_addr_24 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_25$write_1__VAL_2 =
	     inst1_rg_new_out_addr_25 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_26$write_1__VAL_2 =
	     inst1_rg_new_out_addr_26 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_27$write_1__VAL_2 =
	     inst1_rg_new_out_addr_27 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_28$write_1__VAL_2 =
	     inst1_rg_new_out_addr_28 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_29$write_1__VAL_2 =
	     inst1_rg_new_out_addr_29 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_3$write_1__VAL_2 =
	     inst1_rg_new_out_addr_3 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_30$write_1__VAL_2 =
	     inst1_rg_new_out_addr_30 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_31$write_1__VAL_2 =
	     inst1_rg_new_out_addr_31 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_4$write_1__VAL_2 =
	     inst1_rg_new_out_addr_4 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_5$write_1__VAL_2 =
	     inst1_rg_new_out_addr_5 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_6$write_1__VAL_2 =
	     inst1_rg_new_out_addr_6 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_7$write_1__VAL_2 =
	     inst1_rg_new_out_addr_7 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_8$write_1__VAL_2 =
	     inst1_rg_new_out_addr_8 + 8'd1 ;
  assign MUX_inst1_rg_new_out_addr_9$write_1__VAL_2 =
	     inst1_rg_new_out_addr_9 + 8'd1 ;
  assign MUX_inst1_rg_new_out_cntr$write_1__VAL_2 =
	     inst1_rg_new_out_cntr - 8'd1 ;
  assign MUX_inst1_rg_old_out_addr$write_1__VAL_2 =
	     inst1_rg_old_out_addr + 8'd1 ;
  assign MUX_inst1_rg_params$write_1__VAL_2 =
	     { 1'd1, subifc_put_compute_params_put } ;
  assign MUX_inst1_rg_row_cntr$write_1__VAL_1 =
	     (inst1_rg_row_cntr == 8'd0) ?
	       inst1_rg_row_cntr :
	       inst1_rg_row_cntr - 8'd1 ;
  assign MUX_inst1_rg_w_cntr$write_1__VAL_1 =
	     inst1_rg_w_cntr_50_EQ_inst1_rg_params_BITS_66__ETC___d253 ?
	       8'd0 :
	       x__h23910 ;
  assign MUX_inst1_rg_wt_addr$write_1__VAL_2 = inst1_rg_wt_addr - 8'd1 ;
  assign MUX_inst1_rg_wt_cntr$write_1__VAL_1 = inst1_rg_wt_cntr + 8'd1 ;
  assign MUX_inst1_rg_zero_cntr$write_1__VAL_2 = inst1_rg_zero_cntr - 8'd1 ;

  // inlined wires
  assign inst1_wr_wt_req$whas =
	     inst1_rg_params[120] && inst1_rg_weightload_req ;

  // register inst1_rg_h_cntr
  assign inst1_rg_h_cntr$D_IN =
	     MUX_inst1_rg_h_cntr$write_1__SEL_1 ?
	       MUX_inst1_rg_h_cntr$write_1__VAL_1 :
	       8'd0 ;
  assign inst1_rg_h_cntr$EN =
	     RDY_get_inp_addr_31_get &&
	     !inst1_rg_h_cntr_46_EQ_inst1_rg_params_BITS_74__ETC___d249 &&
	     inst1_rg_w_cntr_50_EQ_inst1_rg_params_BITS_66__ETC___d253 ||
	     EN_subifc_put_compute_params_put ;

  // register inst1_rg_inp_addr_0
  assign inst1_rg_inp_addr_0$D_IN =
	     EN_subifc_put_compute_params_put ? 10'h2A8 : get_inp_addr_0_get ;
  assign inst1_rg_inp_addr_0$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_1
  assign inst1_rg_inp_addr_1$D_IN =
	     EN_subifc_put_compute_params_put ? 10'h2A8 : get_inp_addr_1_get ;
  assign inst1_rg_inp_addr_1$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_10
  assign inst1_rg_inp_addr_10$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       get_inp_addr_10_get ;
  assign inst1_rg_inp_addr_10$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_11
  assign inst1_rg_inp_addr_11$D_IN =
	     RDY_get_inp_addr_31_get ? get_inp_addr_11_get : 10'h2A8 ;
  assign inst1_rg_inp_addr_11$EN =
	     RDY_get_inp_addr_31_get || EN_subifc_put_compute_params_put ;

  // register inst1_rg_inp_addr_12
  assign inst1_rg_inp_addr_12$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       get_inp_addr_12_get ;
  assign inst1_rg_inp_addr_12$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_13
  assign inst1_rg_inp_addr_13$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       get_inp_addr_13_get ;
  assign inst1_rg_inp_addr_13$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_14
  assign inst1_rg_inp_addr_14$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       get_inp_addr_14_get ;
  assign inst1_rg_inp_addr_14$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_15
  assign inst1_rg_inp_addr_15$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       get_inp_addr_15_get ;
  assign inst1_rg_inp_addr_15$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_16
  assign inst1_rg_inp_addr_16$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       get_inp_addr_16_get ;
  assign inst1_rg_inp_addr_16$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_17
  assign inst1_rg_inp_addr_17$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       get_inp_addr_17_get ;
  assign inst1_rg_inp_addr_17$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_18
  assign inst1_rg_inp_addr_18$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       get_inp_addr_18_get ;
  assign inst1_rg_inp_addr_18$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_19
  assign inst1_rg_inp_addr_19$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       get_inp_addr_19_get ;
  assign inst1_rg_inp_addr_19$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_2
  assign inst1_rg_inp_addr_2$D_IN =
	     EN_subifc_put_compute_params_put ? 10'h2A8 : get_inp_addr_2_get ;
  assign inst1_rg_inp_addr_2$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_20
  assign inst1_rg_inp_addr_20$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       get_inp_addr_20_get ;
  assign inst1_rg_inp_addr_20$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_21
  assign inst1_rg_inp_addr_21$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       get_inp_addr_21_get ;
  assign inst1_rg_inp_addr_21$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_22
  assign inst1_rg_inp_addr_22$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       get_inp_addr_22_get ;
  assign inst1_rg_inp_addr_22$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_23
  assign inst1_rg_inp_addr_23$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       get_inp_addr_23_get ;
  assign inst1_rg_inp_addr_23$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_24
  assign inst1_rg_inp_addr_24$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       get_inp_addr_24_get ;
  assign inst1_rg_inp_addr_24$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_25
  assign inst1_rg_inp_addr_25$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       get_inp_addr_25_get ;
  assign inst1_rg_inp_addr_25$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_26
  assign inst1_rg_inp_addr_26$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       get_inp_addr_26_get ;
  assign inst1_rg_inp_addr_26$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_27
  assign inst1_rg_inp_addr_27$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       get_inp_addr_27_get ;
  assign inst1_rg_inp_addr_27$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_28
  assign inst1_rg_inp_addr_28$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       get_inp_addr_28_get ;
  assign inst1_rg_inp_addr_28$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_29
  assign inst1_rg_inp_addr_29$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       get_inp_addr_29_get ;
  assign inst1_rg_inp_addr_29$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_3
  assign inst1_rg_inp_addr_3$D_IN =
	     EN_subifc_put_compute_params_put ? 10'h2A8 : get_inp_addr_3_get ;
  assign inst1_rg_inp_addr_3$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_30
  assign inst1_rg_inp_addr_30$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       get_inp_addr_30_get ;
  assign inst1_rg_inp_addr_30$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_31
  assign inst1_rg_inp_addr_31$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       get_inp_addr_31_get ;
  assign inst1_rg_inp_addr_31$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_4
  assign inst1_rg_inp_addr_4$D_IN =
	     EN_subifc_put_compute_params_put ? 10'h2A8 : get_inp_addr_4_get ;
  assign inst1_rg_inp_addr_4$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_5
  assign inst1_rg_inp_addr_5$D_IN =
	     EN_subifc_put_compute_params_put ? 10'h2A8 : get_inp_addr_5_get ;
  assign inst1_rg_inp_addr_5$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_6
  assign inst1_rg_inp_addr_6$D_IN =
	     EN_subifc_put_compute_params_put ? 10'h2A8 : get_inp_addr_6_get ;
  assign inst1_rg_inp_addr_6$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_7
  assign inst1_rg_inp_addr_7$D_IN =
	     EN_subifc_put_compute_params_put ? 10'h2A8 : get_inp_addr_7_get ;
  assign inst1_rg_inp_addr_7$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_8
  assign inst1_rg_inp_addr_8$D_IN =
	     EN_subifc_put_compute_params_put ? 10'h2A8 : get_inp_addr_8_get ;
  assign inst1_rg_inp_addr_8$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_inp_addr_9
  assign inst1_rg_inp_addr_9$D_IN =
	     RDY_get_inp_addr_31_get ? get_inp_addr_9_get : 10'h2A8 ;
  assign inst1_rg_inp_addr_9$EN =
	     RDY_get_inp_addr_31_get || EN_subifc_put_compute_params_put ;

  // register inst1_rg_inp_col_addr
  assign inst1_rg_inp_col_addr$D_IN =
	     MUX_inst1_rg_inp_col_addr$write_1__SEL_1 ?
	       MUX_inst1_rg_inp_col_addr$write_1__VAL_1 :
	       subifc_put_compute_params_put[112:105] ;
  assign inst1_rg_inp_col_addr$EN =
	     RDY_get_inp_addr_31_get &&
	     (!inst1_rg_h_cntr_46_EQ_inst1_rg_params_BITS_74__ETC___d249 ||
	      !inst1_rg_w_cntr_50_EQ_inst1_rg_params_BITS_66__ETC___d253) ||
	     EN_subifc_put_compute_params_put ;

  // register inst1_rg_inp_row_addr
  assign inst1_rg_inp_row_addr$D_IN =
	     MUX_inst1_rg_h_cntr$write_1__SEL_1 ?
	       lv_addr__h23818 :
	       subifc_put_compute_params_put[112:105] ;
  assign inst1_rg_inp_row_addr$EN =
	     RDY_get_inp_addr_31_get &&
	     !inst1_rg_h_cntr_46_EQ_inst1_rg_params_BITS_74__ETC___d249 &&
	     inst1_rg_w_cntr_50_EQ_inst1_rg_params_BITS_66__ETC___d253 ||
	     EN_subifc_put_compute_params_put ;

  // register inst1_rg_inp_triangle
  assign inst1_rg_inp_triangle$D_IN =
	     !MUX_inst1_rg_inp_triangle$write_1__SEL_1 ;
  assign inst1_rg_inp_triangle$EN =
	     RDY_get_inp_addr_31_get &&
	     inst1_rg_h_cntr_46_EQ_inst1_rg_params_BITS_74__ETC___d249 &&
	     inst1_rg_w_cntr_50_EQ_inst1_rg_params_BITS_66__ETC___d253 ||
	     EN_subifc_put_compute_params_put ;

  // register inst1_rg_new_out_addr_0
  assign inst1_rg_new_out_addr_0$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_0$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_0$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_0_get ;

  // register inst1_rg_new_out_addr_1
  assign inst1_rg_new_out_addr_1$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_1$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_1$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_1_get ;

  // register inst1_rg_new_out_addr_10
  assign inst1_rg_new_out_addr_10$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_10$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_10$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_10_get ;

  // register inst1_rg_new_out_addr_11
  assign inst1_rg_new_out_addr_11$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_11$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_11$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_11_get ;

  // register inst1_rg_new_out_addr_12
  assign inst1_rg_new_out_addr_12$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_12$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_12$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_12_get ;

  // register inst1_rg_new_out_addr_13
  assign inst1_rg_new_out_addr_13$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_13$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_13$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_13_get ;

  // register inst1_rg_new_out_addr_14
  assign inst1_rg_new_out_addr_14$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_14$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_14$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_14_get ;

  // register inst1_rg_new_out_addr_15
  assign inst1_rg_new_out_addr_15$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_15$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_15$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_15_get ;

  // register inst1_rg_new_out_addr_16
  assign inst1_rg_new_out_addr_16$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_16$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_16$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_16_get ;

  // register inst1_rg_new_out_addr_17
  assign inst1_rg_new_out_addr_17$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_17$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_17$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_17_get ;

  // register inst1_rg_new_out_addr_18
  assign inst1_rg_new_out_addr_18$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_18$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_18$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_18_get ;

  // register inst1_rg_new_out_addr_19
  assign inst1_rg_new_out_addr_19$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_19$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_19$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_19_get ;

  // register inst1_rg_new_out_addr_2
  assign inst1_rg_new_out_addr_2$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_2$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_2$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_2_get ;

  // register inst1_rg_new_out_addr_20
  assign inst1_rg_new_out_addr_20$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_20$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_20$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_20_get ;

  // register inst1_rg_new_out_addr_21
  assign inst1_rg_new_out_addr_21$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_21$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_21$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_21_get ;

  // register inst1_rg_new_out_addr_22
  assign inst1_rg_new_out_addr_22$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_22$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_22$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_22_get ;

  // register inst1_rg_new_out_addr_23
  assign inst1_rg_new_out_addr_23$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_23$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_23$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_23_get ;

  // register inst1_rg_new_out_addr_24
  assign inst1_rg_new_out_addr_24$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_24$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_24$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_24_get ;

  // register inst1_rg_new_out_addr_25
  assign inst1_rg_new_out_addr_25$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_25$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_25$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_25_get ;

  // register inst1_rg_new_out_addr_26
  assign inst1_rg_new_out_addr_26$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_26$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_26$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_26_get ;

  // register inst1_rg_new_out_addr_27
  assign inst1_rg_new_out_addr_27$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_27$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_27$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_27_get ;

  // register inst1_rg_new_out_addr_28
  assign inst1_rg_new_out_addr_28$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_28$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_28$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_28_get ;

  // register inst1_rg_new_out_addr_29
  assign inst1_rg_new_out_addr_29$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_29$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_29$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_29_get ;

  // register inst1_rg_new_out_addr_3
  assign inst1_rg_new_out_addr_3$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_3$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_3$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_3_get ;

  // register inst1_rg_new_out_addr_30
  assign inst1_rg_new_out_addr_30$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_30$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_30$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_30_get ;

  // register inst1_rg_new_out_addr_31
  assign inst1_rg_new_out_addr_31$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_31$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_31$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_31_get ;

  // register inst1_rg_new_out_addr_4
  assign inst1_rg_new_out_addr_4$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_4$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_4$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_4_get ;

  // register inst1_rg_new_out_addr_5
  assign inst1_rg_new_out_addr_5$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_5$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_5$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_5_get ;

  // register inst1_rg_new_out_addr_6
  assign inst1_rg_new_out_addr_6$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_6$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_6$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_6_get ;

  // register inst1_rg_new_out_addr_7
  assign inst1_rg_new_out_addr_7$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_7$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_7$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_7_get ;

  // register inst1_rg_new_out_addr_8
  assign inst1_rg_new_out_addr_8$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_8$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_8$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_8_get ;

  // register inst1_rg_new_out_addr_9
  assign inst1_rg_new_out_addr_9$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_new_out_addr_9$write_1__VAL_2 ;
  assign inst1_rg_new_out_addr_9$EN =
	     EN_subifc_put_compute_params_put ||
	     EN_get_new_output_data_9_get ;

  // register inst1_rg_new_out_cntr
  always@(EN_subifc_put_compute_params_put or
	  subifc_put_compute_params_put_BITS_66_TO_59_19_ETC___d721 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_2 or
	  MUX_inst1_rg_new_out_cntr$write_1__VAL_2 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_3 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_4 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_5 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_6 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_7 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_8 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_9 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_10 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_11 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_12 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_13 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_14 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_15 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_16 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_17 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_18 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_19 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_20 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_21 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_22 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_23 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_24 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_25 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_26 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_27 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_28 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_29 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_30 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_31 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_32 or
	  MUX_inst1_rg_new_out_cntr$write_1__SEL_33)
  case (1'b1)
    EN_subifc_put_compute_params_put:
	inst1_rg_new_out_cntr$D_IN =
	    subifc_put_compute_params_put_BITS_66_TO_59_19_ETC___d721[7:0];
    MUX_inst1_rg_new_out_cntr$write_1__SEL_2:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_3:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_4:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_5:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_6:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_7:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_8:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_9:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_10:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_11:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_12:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_13:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_14:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_15:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_16:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_17:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_18:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_19:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_20:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_21:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_22:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_23:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_24:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_25:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_26:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_27:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_28:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_29:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_30:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_31:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_32:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    MUX_inst1_rg_new_out_cntr$write_1__SEL_33:
	inst1_rg_new_out_cntr$D_IN = MUX_inst1_rg_new_out_cntr$write_1__VAL_2;
    default: inst1_rg_new_out_cntr$D_IN =
		 8'b10101010 /* unspecified value */ ;
  endcase
  assign inst1_rg_new_out_cntr$EN =
	     EN_get_new_output_data_0_get && inst1_rg_params[50:43] == 8'd1 ||
	     EN_get_new_output_data_1_get && inst1_rg_params[50:43] == 8'd2 ||
	     EN_get_new_output_data_2_get && inst1_rg_params[50:43] == 8'd3 ||
	     EN_get_new_output_data_3_get && inst1_rg_params[50:43] == 8'd4 ||
	     EN_get_new_output_data_4_get && inst1_rg_params[50:43] == 8'd5 ||
	     EN_get_new_output_data_5_get && inst1_rg_params[50:43] == 8'd6 ||
	     EN_get_new_output_data_6_get && inst1_rg_params[50:43] == 8'd7 ||
	     EN_get_new_output_data_7_get && inst1_rg_params[50:43] == 8'd8 ||
	     EN_get_new_output_data_8_get && inst1_rg_params[50:43] == 8'd9 ||
	     EN_get_new_output_data_9_get &&
	     inst1_rg_params[50:43] == 8'd10 ||
	     EN_get_new_output_data_10_get &&
	     inst1_rg_params[50:43] == 8'd11 ||
	     EN_get_new_output_data_11_get &&
	     inst1_rg_params[50:43] == 8'd12 ||
	     EN_get_new_output_data_12_get &&
	     inst1_rg_params[50:43] == 8'd13 ||
	     EN_get_new_output_data_13_get &&
	     inst1_rg_params[50:43] == 8'd14 ||
	     EN_get_new_output_data_14_get &&
	     inst1_rg_params[50:43] == 8'd15 ||
	     EN_get_new_output_data_15_get &&
	     inst1_rg_params[50:43] == 8'd16 ||
	     EN_get_new_output_data_16_get &&
	     inst1_rg_params[50:43] == 8'd17 ||
	     EN_get_new_output_data_17_get &&
	     inst1_rg_params[50:43] == 8'd18 ||
	     EN_get_new_output_data_18_get &&
	     inst1_rg_params[50:43] == 8'd19 ||
	     EN_get_new_output_data_19_get &&
	     inst1_rg_params[50:43] == 8'd20 ||
	     EN_get_new_output_data_20_get &&
	     inst1_rg_params[50:43] == 8'd21 ||
	     EN_get_new_output_data_21_get &&
	     inst1_rg_params[50:43] == 8'd22 ||
	     EN_get_new_output_data_22_get &&
	     inst1_rg_params[50:43] == 8'd23 ||
	     EN_get_new_output_data_23_get &&
	     inst1_rg_params[50:43] == 8'd24 ||
	     EN_get_new_output_data_24_get &&
	     inst1_rg_params[50:43] == 8'd25 ||
	     EN_get_new_output_data_25_get &&
	     inst1_rg_params[50:43] == 8'd26 ||
	     EN_get_new_output_data_26_get &&
	     inst1_rg_params[50:43] == 8'd27 ||
	     EN_get_new_output_data_27_get &&
	     inst1_rg_params[50:43] == 8'd28 ||
	     EN_get_new_output_data_28_get &&
	     inst1_rg_params[50:43] == 8'd29 ||
	     EN_get_new_output_data_29_get &&
	     inst1_rg_params[50:43] == 8'd30 ||
	     EN_get_new_output_data_30_get &&
	     inst1_rg_params[50:43] == 8'd31 ||
	     EN_get_new_output_data_31_get &&
	     inst1_rg_params[50:43] == 8'd32 ||
	     EN_subifc_put_compute_params_put ;

  // register inst1_rg_old_out_addr
  assign inst1_rg_old_out_addr$D_IN =
	     EN_subifc_put_compute_params_put ?
	       subifc_put_compute_params_put[97:90] :
	       MUX_inst1_rg_old_out_addr$write_1__VAL_2 ;
  assign inst1_rg_old_out_addr$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_0
  assign inst1_rg_old_out_req_0$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       get_old_out_addr_0_get ;
  assign inst1_rg_old_out_req_0$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_1
  assign inst1_rg_old_out_req_1$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_0 ;
  assign inst1_rg_old_out_req_1$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_10
  assign inst1_rg_old_out_req_10$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_9 ;
  assign inst1_rg_old_out_req_10$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_11
  assign inst1_rg_old_out_req_11$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_10 ;
  assign inst1_rg_old_out_req_11$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_12
  assign inst1_rg_old_out_req_12$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_11 ;
  assign inst1_rg_old_out_req_12$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_13
  assign inst1_rg_old_out_req_13$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_12 ;
  assign inst1_rg_old_out_req_13$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_14
  assign inst1_rg_old_out_req_14$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_13 ;
  assign inst1_rg_old_out_req_14$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_15
  assign inst1_rg_old_out_req_15$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_14 ;
  assign inst1_rg_old_out_req_15$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_16
  assign inst1_rg_old_out_req_16$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_15 ;
  assign inst1_rg_old_out_req_16$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_17
  assign inst1_rg_old_out_req_17$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_16 ;
  assign inst1_rg_old_out_req_17$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_18
  assign inst1_rg_old_out_req_18$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_17 ;
  assign inst1_rg_old_out_req_18$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_19
  assign inst1_rg_old_out_req_19$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_18 ;
  assign inst1_rg_old_out_req_19$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_2
  assign inst1_rg_old_out_req_2$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_1 ;
  assign inst1_rg_old_out_req_2$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_20
  assign inst1_rg_old_out_req_20$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_19 ;
  assign inst1_rg_old_out_req_20$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_21
  assign inst1_rg_old_out_req_21$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_20 ;
  assign inst1_rg_old_out_req_21$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_22
  assign inst1_rg_old_out_req_22$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_21 ;
  assign inst1_rg_old_out_req_22$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_23
  assign inst1_rg_old_out_req_23$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_22 ;
  assign inst1_rg_old_out_req_23$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_24
  assign inst1_rg_old_out_req_24$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_23 ;
  assign inst1_rg_old_out_req_24$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_25
  assign inst1_rg_old_out_req_25$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_24 ;
  assign inst1_rg_old_out_req_25$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_26
  assign inst1_rg_old_out_req_26$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_25 ;
  assign inst1_rg_old_out_req_26$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_27
  assign inst1_rg_old_out_req_27$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_26 ;
  assign inst1_rg_old_out_req_27$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_28
  assign inst1_rg_old_out_req_28$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_27 ;
  assign inst1_rg_old_out_req_28$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_29
  assign inst1_rg_old_out_req_29$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_28 ;
  assign inst1_rg_old_out_req_29$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_3
  assign inst1_rg_old_out_req_3$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_2 ;
  assign inst1_rg_old_out_req_3$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_30
  assign inst1_rg_old_out_req_30$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_29 ;
  assign inst1_rg_old_out_req_30$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_31
  assign inst1_rg_old_out_req_31$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_30 ;
  assign inst1_rg_old_out_req_31$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_4
  assign inst1_rg_old_out_req_4$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_3 ;
  assign inst1_rg_old_out_req_4$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_5
  assign inst1_rg_old_out_req_5$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_4 ;
  assign inst1_rg_old_out_req_5$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_6
  assign inst1_rg_old_out_req_6$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_5 ;
  assign inst1_rg_old_out_req_6$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_7
  assign inst1_rg_old_out_req_7$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_6 ;
  assign inst1_rg_old_out_req_7$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_8
  assign inst1_rg_old_out_req_8$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_7 ;
  assign inst1_rg_old_out_req_8$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_old_out_req_9
  assign inst1_rg_old_out_req_9$D_IN =
	     EN_subifc_put_compute_params_put ?
	       10'h2A8 :
	       inst1_rg_old_out_req_8 ;
  assign inst1_rg_old_out_req_9$EN =
	     EN_subifc_put_compute_params_put || RDY_get_inp_addr_31_get ;

  // register inst1_rg_op_traingle_cntr
  assign inst1_rg_op_traingle_cntr$D_IN = 8'h0 ;
  assign inst1_rg_op_traingle_cntr$EN = 1'b0 ;

  // register inst1_rg_op_triangle
  assign inst1_rg_op_triangle$D_IN =
	     !MUX_inst1_rg_inp_triangle$write_1__SEL_1 ;
  assign inst1_rg_op_triangle$EN =
	     RDY_get_inp_addr_31_get &&
	     inst1_rg_h_cntr_46_EQ_inst1_rg_params_BITS_74__ETC___d249 &&
	     inst1_rg_w_cntr_50_EQ_inst1_rg_params_BITS_66__ETC___d253 ||
	     EN_subifc_put_compute_params_put ;

  // register inst1_rg_params
  assign inst1_rg_params$D_IN =
	     EN_subifc_get_compute_finish_get ?
	       121'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       MUX_inst1_rg_params$write_1__VAL_2 ;
  assign inst1_rg_params$EN =
	     EN_subifc_get_compute_finish_get ||
	     EN_subifc_put_compute_params_put ;

  // register inst1_rg_row_cntr
  assign inst1_rg_row_cntr$D_IN =
	     MUX_inst1_rg_inp_triangle$write_1__SEL_1 ?
	       MUX_inst1_rg_row_cntr$write_1__VAL_1 :
	       8'd32 ;
  assign inst1_rg_row_cntr$EN =
	     RDY_get_inp_addr_31_get &&
	     inst1_rg_h_cntr_46_EQ_inst1_rg_params_BITS_74__ETC___d249 &&
	     inst1_rg_w_cntr_50_EQ_inst1_rg_params_BITS_66__ETC___d253 ||
	     EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_0
  assign inst1_rg_valid_col_0$D_IN =
	     subifc_put_compute_params_put[50:43] != 8'd0 ;
  assign inst1_rg_valid_col_0$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_1
  assign inst1_rg_valid_col_1$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd1 ;
  assign inst1_rg_valid_col_1$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_10
  assign inst1_rg_valid_col_10$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd10 ;
  assign inst1_rg_valid_col_10$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_11
  assign inst1_rg_valid_col_11$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd11 ;
  assign inst1_rg_valid_col_11$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_12
  assign inst1_rg_valid_col_12$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd12 ;
  assign inst1_rg_valid_col_12$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_13
  assign inst1_rg_valid_col_13$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd13 ;
  assign inst1_rg_valid_col_13$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_14
  assign inst1_rg_valid_col_14$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd14 ;
  assign inst1_rg_valid_col_14$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_15
  assign inst1_rg_valid_col_15$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd15 ;
  assign inst1_rg_valid_col_15$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_16
  assign inst1_rg_valid_col_16$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd16 ;
  assign inst1_rg_valid_col_16$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_17
  assign inst1_rg_valid_col_17$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd17 ;
  assign inst1_rg_valid_col_17$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_18
  assign inst1_rg_valid_col_18$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd18 ;
  assign inst1_rg_valid_col_18$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_19
  assign inst1_rg_valid_col_19$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd19 ;
  assign inst1_rg_valid_col_19$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_2
  assign inst1_rg_valid_col_2$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd2 ;
  assign inst1_rg_valid_col_2$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_20
  assign inst1_rg_valid_col_20$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd20 ;
  assign inst1_rg_valid_col_20$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_21
  assign inst1_rg_valid_col_21$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd21 ;
  assign inst1_rg_valid_col_21$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_22
  assign inst1_rg_valid_col_22$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd22 ;
  assign inst1_rg_valid_col_22$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_23
  assign inst1_rg_valid_col_23$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd23 ;
  assign inst1_rg_valid_col_23$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_24
  assign inst1_rg_valid_col_24$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd24 ;
  assign inst1_rg_valid_col_24$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_25
  assign inst1_rg_valid_col_25$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd25 ;
  assign inst1_rg_valid_col_25$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_26
  assign inst1_rg_valid_col_26$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd26 ;
  assign inst1_rg_valid_col_26$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_27
  assign inst1_rg_valid_col_27$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd27 ;
  assign inst1_rg_valid_col_27$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_28
  assign inst1_rg_valid_col_28$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd28 ;
  assign inst1_rg_valid_col_28$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_29
  assign inst1_rg_valid_col_29$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd29 ;
  assign inst1_rg_valid_col_29$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_3
  assign inst1_rg_valid_col_3$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd3 ;
  assign inst1_rg_valid_col_3$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_30
  assign inst1_rg_valid_col_30$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd30 ;
  assign inst1_rg_valid_col_30$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_31
  assign inst1_rg_valid_col_31$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd31 ;
  assign inst1_rg_valid_col_31$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_4
  assign inst1_rg_valid_col_4$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd4 ;
  assign inst1_rg_valid_col_4$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_5
  assign inst1_rg_valid_col_5$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd5 ;
  assign inst1_rg_valid_col_5$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_6
  assign inst1_rg_valid_col_6$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd6 ;
  assign inst1_rg_valid_col_6$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_7
  assign inst1_rg_valid_col_7$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd7 ;
  assign inst1_rg_valid_col_7$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_8
  assign inst1_rg_valid_col_8$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd8 ;
  assign inst1_rg_valid_col_8$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_col_9
  assign inst1_rg_valid_col_9$D_IN =
	     subifc_put_compute_params_put[50:43] > 8'd9 ;
  assign inst1_rg_valid_col_9$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_0
  assign inst1_rg_valid_row_0$D_IN =
	     subifc_put_compute_params_put[58:51] != 8'd0 ;
  assign inst1_rg_valid_row_0$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_1
  assign inst1_rg_valid_row_1$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd1 ;
  assign inst1_rg_valid_row_1$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_10
  assign inst1_rg_valid_row_10$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd10 ;
  assign inst1_rg_valid_row_10$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_11
  assign inst1_rg_valid_row_11$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd11 ;
  assign inst1_rg_valid_row_11$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_12
  assign inst1_rg_valid_row_12$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd12 ;
  assign inst1_rg_valid_row_12$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_13
  assign inst1_rg_valid_row_13$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd13 ;
  assign inst1_rg_valid_row_13$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_14
  assign inst1_rg_valid_row_14$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd14 ;
  assign inst1_rg_valid_row_14$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_15
  assign inst1_rg_valid_row_15$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd15 ;
  assign inst1_rg_valid_row_15$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_16
  assign inst1_rg_valid_row_16$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd16 ;
  assign inst1_rg_valid_row_16$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_17
  assign inst1_rg_valid_row_17$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd17 ;
  assign inst1_rg_valid_row_17$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_18
  assign inst1_rg_valid_row_18$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd18 ;
  assign inst1_rg_valid_row_18$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_19
  assign inst1_rg_valid_row_19$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd19 ;
  assign inst1_rg_valid_row_19$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_2
  assign inst1_rg_valid_row_2$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd2 ;
  assign inst1_rg_valid_row_2$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_20
  assign inst1_rg_valid_row_20$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd20 ;
  assign inst1_rg_valid_row_20$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_21
  assign inst1_rg_valid_row_21$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd21 ;
  assign inst1_rg_valid_row_21$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_22
  assign inst1_rg_valid_row_22$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd22 ;
  assign inst1_rg_valid_row_22$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_23
  assign inst1_rg_valid_row_23$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd23 ;
  assign inst1_rg_valid_row_23$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_24
  assign inst1_rg_valid_row_24$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd24 ;
  assign inst1_rg_valid_row_24$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_25
  assign inst1_rg_valid_row_25$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd25 ;
  assign inst1_rg_valid_row_25$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_26
  assign inst1_rg_valid_row_26$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd26 ;
  assign inst1_rg_valid_row_26$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_27
  assign inst1_rg_valid_row_27$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd27 ;
  assign inst1_rg_valid_row_27$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_28
  assign inst1_rg_valid_row_28$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd28 ;
  assign inst1_rg_valid_row_28$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_29
  assign inst1_rg_valid_row_29$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd29 ;
  assign inst1_rg_valid_row_29$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_3
  assign inst1_rg_valid_row_3$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd3 ;
  assign inst1_rg_valid_row_3$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_30
  assign inst1_rg_valid_row_30$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd30 ;
  assign inst1_rg_valid_row_30$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_31
  assign inst1_rg_valid_row_31$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd31 ;
  assign inst1_rg_valid_row_31$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_4
  assign inst1_rg_valid_row_4$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd4 ;
  assign inst1_rg_valid_row_4$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_5
  assign inst1_rg_valid_row_5$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd5 ;
  assign inst1_rg_valid_row_5$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_6
  assign inst1_rg_valid_row_6$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd6 ;
  assign inst1_rg_valid_row_6$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_7
  assign inst1_rg_valid_row_7$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd7 ;
  assign inst1_rg_valid_row_7$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_8
  assign inst1_rg_valid_row_8$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd8 ;
  assign inst1_rg_valid_row_8$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_valid_row_9
  assign inst1_rg_valid_row_9$D_IN =
	     subifc_put_compute_params_put[58:51] > 8'd9 ;
  assign inst1_rg_valid_row_9$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_w_cntr
  assign inst1_rg_w_cntr$D_IN =
	     MUX_inst1_rg_inp_col_addr$write_1__SEL_1 ?
	       MUX_inst1_rg_w_cntr$write_1__VAL_1 :
	       8'd0 ;
  assign inst1_rg_w_cntr$EN =
	     RDY_get_inp_addr_31_get &&
	     (!inst1_rg_h_cntr_46_EQ_inst1_rg_params_BITS_74__ETC___d249 ||
	      !inst1_rg_w_cntr_50_EQ_inst1_rg_params_BITS_66__ETC___d253) ||
	     EN_subifc_put_compute_params_put ;

  // register inst1_rg_weightload
  assign inst1_rg_weightload$D_IN = !MUX_inst1_rg_weightload$write_1__SEL_1 ;
  assign inst1_rg_weightload$EN =
	     EN_put_wt_resp && inst1_ff_wt_coord$D_OUT == 8'd31 ||
	     EN_subifc_put_compute_params_put ;

  // register inst1_rg_weightload_req
  assign inst1_rg_weightload_req$D_IN =
	     !MUX_inst1_rg_weightload_req$write_1__SEL_1 ;
  assign inst1_rg_weightload_req$EN =
	     EN_get_wt_addr &&
	     inst1_rg_wt_cntr_29_EQ_inst1_rg_params_BITS_58_ETC___d734 ||
	     EN_subifc_put_compute_params_put ;

  // register inst1_rg_which_buffer
  assign inst1_rg_which_buffer$D_IN = subifc_put_compute_params_put[97] ;
  assign inst1_rg_which_buffer$EN = EN_subifc_put_compute_params_put ;

  // register inst1_rg_wt_addr
  assign inst1_rg_wt_addr$D_IN =
	     EN_subifc_put_compute_params_put ?
	       lv_wt_addr__h36517[7:0] :
	       MUX_inst1_rg_wt_addr$write_1__VAL_2 ;
  assign inst1_rg_wt_addr$EN =
	     EN_subifc_put_compute_params_put || EN_get_wt_addr ;

  // register inst1_rg_wt_cntr
  assign inst1_rg_wt_cntr$D_IN =
	     EN_get_wt_addr ? MUX_inst1_rg_wt_cntr$write_1__VAL_1 : 8'd0 ;
  assign inst1_rg_wt_cntr$EN =
	     EN_get_wt_addr || EN_subifc_put_compute_params_put ;

  // register inst1_rg_zero_cntr
  assign inst1_rg_zero_cntr$D_IN =
	     MUX_inst1_rg_zero_cntr$write_1__SEL_1 ?
	       subifc_put_compute_params_put_BITS_66_TO_59_19_ETC___d721[7:0] :
	       MUX_inst1_rg_zero_cntr$write_1__VAL_2 ;
  assign inst1_rg_zero_cntr$EN =
	     EN_subifc_put_compute_params_put &&
	     !subifc_put_compute_params_put[18] ||
	     MUX_inst1_systolic$subifc_cols_0_subifc_put_acc_put_1__SEL_2 ;

  // submodule inst1_ff_inp_count
  assign inst1_ff_inp_count$D_IN = 8'h0 ;
  assign inst1_ff_inp_count$ENQ = 1'b0 ;
  assign inst1_ff_inp_count$DEQ = 1'b0 ;
  assign inst1_ff_inp_count$CLR = 1'b0 ;

  // submodule inst1_ff_wt_coord
  assign inst1_ff_wt_coord$D_IN = x__h55928 + inst1_rg_wt_cntr ;
  assign inst1_ff_wt_coord$ENQ = EN_get_wt_addr ;
  assign inst1_ff_wt_coord$DEQ = EN_put_wt_resp ;
  assign inst1_ff_wt_coord$CLR = 1'b0 ;

  // submodule inst1_systolic
  assign inst1_systolic$subifc_cols_0_subifc_put_acc_put =
	     EN_put_old_out_resp_0_put ? put_old_out_resp_0_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_0_subifc_put_wgt_put =
	     { put_wt_resp_weights[7:0], x__h56912 } ;
  assign inst1_systolic$subifc_cols_10_subifc_put_acc_put =
	     EN_put_old_out_resp_10_put ? put_old_out_resp_10_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_10_subifc_put_wgt_put =
	     { put_wt_resp_weights[87:80], x__h56912 } ;
  assign inst1_systolic$subifc_cols_11_subifc_put_acc_put =
	     EN_put_old_out_resp_11_put ? put_old_out_resp_11_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_11_subifc_put_wgt_put =
	     { put_wt_resp_weights[95:88], x__h56912 } ;
  assign inst1_systolic$subifc_cols_12_subifc_put_acc_put =
	     EN_put_old_out_resp_12_put ? put_old_out_resp_12_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_12_subifc_put_wgt_put =
	     { put_wt_resp_weights[103:96], x__h56912 } ;
  assign inst1_systolic$subifc_cols_13_subifc_put_acc_put =
	     EN_put_old_out_resp_13_put ? put_old_out_resp_13_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_13_subifc_put_wgt_put =
	     { put_wt_resp_weights[111:104], x__h56912 } ;
  assign inst1_systolic$subifc_cols_14_subifc_put_acc_put =
	     EN_put_old_out_resp_14_put ? put_old_out_resp_14_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_14_subifc_put_wgt_put =
	     { put_wt_resp_weights[119:112], x__h56912 } ;
  assign inst1_systolic$subifc_cols_15_subifc_put_acc_put =
	     EN_put_old_out_resp_15_put ? put_old_out_resp_15_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_15_subifc_put_wgt_put =
	     { put_wt_resp_weights[127:120], x__h56912 } ;
  assign inst1_systolic$subifc_cols_16_subifc_put_acc_put =
	     EN_put_old_out_resp_16_put ? put_old_out_resp_16_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_16_subifc_put_wgt_put =
	     { put_wt_resp_weights[135:128], x__h56912 } ;
  assign inst1_systolic$subifc_cols_17_subifc_put_acc_put =
	     EN_put_old_out_resp_17_put ? put_old_out_resp_17_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_17_subifc_put_wgt_put =
	     { put_wt_resp_weights[143:136], x__h56912 } ;
  assign inst1_systolic$subifc_cols_18_subifc_put_acc_put =
	     EN_put_old_out_resp_18_put ? put_old_out_resp_18_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_18_subifc_put_wgt_put =
	     { put_wt_resp_weights[151:144], x__h56912 } ;
  assign inst1_systolic$subifc_cols_19_subifc_put_acc_put =
	     EN_put_old_out_resp_19_put ? put_old_out_resp_19_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_19_subifc_put_wgt_put =
	     { put_wt_resp_weights[159:152], x__h56912 } ;
  assign inst1_systolic$subifc_cols_1_subifc_put_acc_put =
	     EN_put_old_out_resp_1_put ? put_old_out_resp_1_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_1_subifc_put_wgt_put =
	     { put_wt_resp_weights[15:8], x__h56912 } ;
  assign inst1_systolic$subifc_cols_20_subifc_put_acc_put =
	     EN_put_old_out_resp_20_put ? put_old_out_resp_20_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_20_subifc_put_wgt_put =
	     { put_wt_resp_weights[167:160], x__h56912 } ;
  assign inst1_systolic$subifc_cols_21_subifc_put_acc_put =
	     EN_put_old_out_resp_21_put ? put_old_out_resp_21_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_21_subifc_put_wgt_put =
	     { put_wt_resp_weights[175:168], x__h56912 } ;
  assign inst1_systolic$subifc_cols_22_subifc_put_acc_put =
	     EN_put_old_out_resp_22_put ? put_old_out_resp_22_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_22_subifc_put_wgt_put =
	     { put_wt_resp_weights[183:176], x__h56912 } ;
  assign inst1_systolic$subifc_cols_23_subifc_put_acc_put =
	     EN_put_old_out_resp_23_put ? put_old_out_resp_23_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_23_subifc_put_wgt_put =
	     { put_wt_resp_weights[191:184], x__h56912 } ;
  assign inst1_systolic$subifc_cols_24_subifc_put_acc_put =
	     EN_put_old_out_resp_24_put ? put_old_out_resp_24_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_24_subifc_put_wgt_put =
	     { put_wt_resp_weights[199:192], x__h56912 } ;
  assign inst1_systolic$subifc_cols_25_subifc_put_acc_put =
	     EN_put_old_out_resp_25_put ? put_old_out_resp_25_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_25_subifc_put_wgt_put =
	     { put_wt_resp_weights[207:200], x__h56912 } ;
  assign inst1_systolic$subifc_cols_26_subifc_put_acc_put =
	     EN_put_old_out_resp_26_put ? put_old_out_resp_26_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_26_subifc_put_wgt_put =
	     { put_wt_resp_weights[215:208], x__h56912 } ;
  assign inst1_systolic$subifc_cols_27_subifc_put_acc_put =
	     EN_put_old_out_resp_27_put ? put_old_out_resp_27_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_27_subifc_put_wgt_put =
	     { put_wt_resp_weights[223:216], x__h56912 } ;
  assign inst1_systolic$subifc_cols_28_subifc_put_acc_put =
	     EN_put_old_out_resp_28_put ? put_old_out_resp_28_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_28_subifc_put_wgt_put =
	     { put_wt_resp_weights[231:224], x__h56912 } ;
  assign inst1_systolic$subifc_cols_29_subifc_put_acc_put =
	     EN_put_old_out_resp_29_put ? put_old_out_resp_29_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_29_subifc_put_wgt_put =
	     { put_wt_resp_weights[239:232], x__h56912 } ;
  assign inst1_systolic$subifc_cols_2_subifc_put_acc_put =
	     EN_put_old_out_resp_2_put ? put_old_out_resp_2_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_2_subifc_put_wgt_put =
	     { put_wt_resp_weights[23:16], x__h56912 } ;
  assign inst1_systolic$subifc_cols_30_subifc_put_acc_put =
	     EN_put_old_out_resp_30_put ? put_old_out_resp_30_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_30_subifc_put_wgt_put =
	     { put_wt_resp_weights[247:240], x__h56912 } ;
  assign inst1_systolic$subifc_cols_31_subifc_put_acc_put =
	     EN_put_old_out_resp_31_put ? put_old_out_resp_31_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_31_subifc_put_wgt_put =
	     { put_wt_resp_weights[255:248], x__h56912 } ;
  assign inst1_systolic$subifc_cols_3_subifc_put_acc_put =
	     EN_put_old_out_resp_3_put ? put_old_out_resp_3_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_3_subifc_put_wgt_put =
	     { put_wt_resp_weights[31:24], x__h56912 } ;
  assign inst1_systolic$subifc_cols_4_subifc_put_acc_put =
	     EN_put_old_out_resp_4_put ? put_old_out_resp_4_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_4_subifc_put_wgt_put =
	     { put_wt_resp_weights[39:32], x__h56912 } ;
  assign inst1_systolic$subifc_cols_5_subifc_put_acc_put =
	     EN_put_old_out_resp_5_put ? put_old_out_resp_5_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_5_subifc_put_wgt_put =
	     { put_wt_resp_weights[47:40], x__h56912 } ;
  assign inst1_systolic$subifc_cols_6_subifc_put_acc_put =
	     EN_put_old_out_resp_6_put ? put_old_out_resp_6_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_6_subifc_put_wgt_put =
	     { put_wt_resp_weights[55:48], x__h56912 } ;
  assign inst1_systolic$subifc_cols_7_subifc_put_acc_put =
	     EN_put_old_out_resp_7_put ? put_old_out_resp_7_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_7_subifc_put_wgt_put =
	     { put_wt_resp_weights[63:56], x__h56912 } ;
  assign inst1_systolic$subifc_cols_8_subifc_put_acc_put =
	     EN_put_old_out_resp_8_put ? put_old_out_resp_8_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_8_subifc_put_wgt_put =
	     { put_wt_resp_weights[71:64], x__h56912 } ;
  assign inst1_systolic$subifc_cols_9_subifc_put_acc_put =
	     EN_put_old_out_resp_9_put ? put_old_out_resp_9_put : 32'd0 ;
  assign inst1_systolic$subifc_cols_9_subifc_put_wgt_put =
	     { put_wt_resp_weights[79:72], x__h56912 } ;
  assign inst1_systolic$subifc_rows_0_subifc_put_inp_put =
	     put_inp_resp_0_put ;
  assign inst1_systolic$subifc_rows_10_subifc_put_inp_put =
	     put_inp_resp_10_put ;
  assign inst1_systolic$subifc_rows_11_subifc_put_inp_put =
	     put_inp_resp_11_put ;
  assign inst1_systolic$subifc_rows_12_subifc_put_inp_put =
	     put_inp_resp_12_put ;
  assign inst1_systolic$subifc_rows_13_subifc_put_inp_put =
	     put_inp_resp_13_put ;
  assign inst1_systolic$subifc_rows_14_subifc_put_inp_put =
	     put_inp_resp_14_put ;
  assign inst1_systolic$subifc_rows_15_subifc_put_inp_put =
	     put_inp_resp_15_put ;
  assign inst1_systolic$subifc_rows_16_subifc_put_inp_put =
	     put_inp_resp_16_put ;
  assign inst1_systolic$subifc_rows_17_subifc_put_inp_put =
	     put_inp_resp_17_put ;
  assign inst1_systolic$subifc_rows_18_subifc_put_inp_put =
	     put_inp_resp_18_put ;
  assign inst1_systolic$subifc_rows_19_subifc_put_inp_put =
	     put_inp_resp_19_put ;
  assign inst1_systolic$subifc_rows_1_subifc_put_inp_put =
	     put_inp_resp_1_put ;
  assign inst1_systolic$subifc_rows_20_subifc_put_inp_put =
	     put_inp_resp_20_put ;
  assign inst1_systolic$subifc_rows_21_subifc_put_inp_put =
	     put_inp_resp_21_put ;
  assign inst1_systolic$subifc_rows_22_subifc_put_inp_put =
	     put_inp_resp_22_put ;
  assign inst1_systolic$subifc_rows_23_subifc_put_inp_put =
	     put_inp_resp_23_put ;
  assign inst1_systolic$subifc_rows_24_subifc_put_inp_put =
	     put_inp_resp_24_put ;
  assign inst1_systolic$subifc_rows_25_subifc_put_inp_put =
	     put_inp_resp_25_put ;
  assign inst1_systolic$subifc_rows_26_subifc_put_inp_put =
	     put_inp_resp_26_put ;
  assign inst1_systolic$subifc_rows_27_subifc_put_inp_put =
	     put_inp_resp_27_put ;
  assign inst1_systolic$subifc_rows_28_subifc_put_inp_put =
	     put_inp_resp_28_put ;
  assign inst1_systolic$subifc_rows_29_subifc_put_inp_put =
	     put_inp_resp_29_put ;
  assign inst1_systolic$subifc_rows_2_subifc_put_inp_put =
	     put_inp_resp_2_put ;
  assign inst1_systolic$subifc_rows_30_subifc_put_inp_put =
	     put_inp_resp_30_put ;
  assign inst1_systolic$subifc_rows_31_subifc_put_inp_put =
	     put_inp_resp_31_put ;
  assign inst1_systolic$subifc_rows_3_subifc_put_inp_put =
	     put_inp_resp_3_put ;
  assign inst1_systolic$subifc_rows_4_subifc_put_inp_put =
	     put_inp_resp_4_put ;
  assign inst1_systolic$subifc_rows_5_subifc_put_inp_put =
	     put_inp_resp_5_put ;
  assign inst1_systolic$subifc_rows_6_subifc_put_inp_put =
	     put_inp_resp_6_put ;
  assign inst1_systolic$subifc_rows_7_subifc_put_inp_put =
	     put_inp_resp_7_put ;
  assign inst1_systolic$subifc_rows_8_subifc_put_inp_put =
	     put_inp_resp_8_put ;
  assign inst1_systolic$subifc_rows_9_subifc_put_inp_put =
	     put_inp_resp_9_put ;
  assign inst1_systolic$EN_subifc_rows_0_subifc_put_inp_put =
	     EN_put_inp_resp_0_put ;
  assign inst1_systolic$EN_subifc_rows_1_subifc_put_inp_put =
	     EN_put_inp_resp_1_put ;
  assign inst1_systolic$EN_subifc_rows_2_subifc_put_inp_put =
	     EN_put_inp_resp_2_put ;
  assign inst1_systolic$EN_subifc_rows_3_subifc_put_inp_put =
	     EN_put_inp_resp_3_put ;
  assign inst1_systolic$EN_subifc_rows_4_subifc_put_inp_put =
	     EN_put_inp_resp_4_put ;
  assign inst1_systolic$EN_subifc_rows_5_subifc_put_inp_put =
	     EN_put_inp_resp_5_put ;
  assign inst1_systolic$EN_subifc_rows_6_subifc_put_inp_put =
	     EN_put_inp_resp_6_put ;
  assign inst1_systolic$EN_subifc_rows_7_subifc_put_inp_put =
	     EN_put_inp_resp_7_put ;
  assign inst1_systolic$EN_subifc_rows_8_subifc_put_inp_put =
	     EN_put_inp_resp_8_put ;
  assign inst1_systolic$EN_subifc_rows_9_subifc_put_inp_put =
	     EN_put_inp_resp_9_put ;
  assign inst1_systolic$EN_subifc_rows_10_subifc_put_inp_put =
	     EN_put_inp_resp_10_put ;
  assign inst1_systolic$EN_subifc_rows_11_subifc_put_inp_put =
	     EN_put_inp_resp_11_put ;
  assign inst1_systolic$EN_subifc_rows_12_subifc_put_inp_put =
	     EN_put_inp_resp_12_put ;
  assign inst1_systolic$EN_subifc_rows_13_subifc_put_inp_put =
	     EN_put_inp_resp_13_put ;
  assign inst1_systolic$EN_subifc_rows_14_subifc_put_inp_put =
	     EN_put_inp_resp_14_put ;
  assign inst1_systolic$EN_subifc_rows_15_subifc_put_inp_put =
	     EN_put_inp_resp_15_put ;
  assign inst1_systolic$EN_subifc_rows_16_subifc_put_inp_put =
	     EN_put_inp_resp_16_put ;
  assign inst1_systolic$EN_subifc_rows_17_subifc_put_inp_put =
	     EN_put_inp_resp_17_put ;
  assign inst1_systolic$EN_subifc_rows_18_subifc_put_inp_put =
	     EN_put_inp_resp_18_put ;
  assign inst1_systolic$EN_subifc_rows_19_subifc_put_inp_put =
	     EN_put_inp_resp_19_put ;
  assign inst1_systolic$EN_subifc_rows_20_subifc_put_inp_put =
	     EN_put_inp_resp_20_put ;
  assign inst1_systolic$EN_subifc_rows_21_subifc_put_inp_put =
	     EN_put_inp_resp_21_put ;
  assign inst1_systolic$EN_subifc_rows_22_subifc_put_inp_put =
	     EN_put_inp_resp_22_put ;
  assign inst1_systolic$EN_subifc_rows_23_subifc_put_inp_put =
	     EN_put_inp_resp_23_put ;
  assign inst1_systolic$EN_subifc_rows_24_subifc_put_inp_put =
	     EN_put_inp_resp_24_put ;
  assign inst1_systolic$EN_subifc_rows_25_subifc_put_inp_put =
	     EN_put_inp_resp_25_put ;
  assign inst1_systolic$EN_subifc_rows_26_subifc_put_inp_put =
	     EN_put_inp_resp_26_put ;
  assign inst1_systolic$EN_subifc_rows_27_subifc_put_inp_put =
	     EN_put_inp_resp_27_put ;
  assign inst1_systolic$EN_subifc_rows_28_subifc_put_inp_put =
	     EN_put_inp_resp_28_put ;
  assign inst1_systolic$EN_subifc_rows_29_subifc_put_inp_put =
	     EN_put_inp_resp_29_put ;
  assign inst1_systolic$EN_subifc_rows_30_subifc_put_inp_put =
	     EN_put_inp_resp_30_put ;
  assign inst1_systolic$EN_subifc_rows_31_subifc_put_inp_put =
	     EN_put_inp_resp_31_put ;
  assign inst1_systolic$EN_subifc_cols_0_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] != 8'd0 ;
  assign inst1_systolic$EN_subifc_cols_0_subifc_put_acc_put =
	     EN_put_old_out_resp_0_put ||
	     inst1_systolic$RDY_subifc_cols_0_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d17 ;
  assign inst1_systolic$EN_subifc_cols_0_subifc_get_acc_get =
	     EN_get_new_output_data_0_get ;
  assign inst1_systolic$EN_subifc_cols_1_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd1 ;
  assign inst1_systolic$EN_subifc_cols_1_subifc_put_acc_put =
	     EN_put_old_out_resp_1_put ||
	     inst1_systolic$RDY_subifc_cols_1_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d24 ;
  assign inst1_systolic$EN_subifc_cols_1_subifc_get_acc_get =
	     EN_get_new_output_data_1_get ;
  assign inst1_systolic$EN_subifc_cols_2_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd2 ;
  assign inst1_systolic$EN_subifc_cols_2_subifc_put_acc_put =
	     EN_put_old_out_resp_2_put ||
	     inst1_systolic$RDY_subifc_cols_2_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d31 ;
  assign inst1_systolic$EN_subifc_cols_2_subifc_get_acc_get =
	     EN_get_new_output_data_2_get ;
  assign inst1_systolic$EN_subifc_cols_3_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd3 ;
  assign inst1_systolic$EN_subifc_cols_3_subifc_put_acc_put =
	     EN_put_old_out_resp_3_put ||
	     inst1_systolic$RDY_subifc_cols_3_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d38 ;
  assign inst1_systolic$EN_subifc_cols_3_subifc_get_acc_get =
	     EN_get_new_output_data_3_get ;
  assign inst1_systolic$EN_subifc_cols_4_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd4 ;
  assign inst1_systolic$EN_subifc_cols_4_subifc_put_acc_put =
	     EN_put_old_out_resp_4_put ||
	     inst1_systolic$RDY_subifc_cols_4_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d45 ;
  assign inst1_systolic$EN_subifc_cols_4_subifc_get_acc_get =
	     EN_get_new_output_data_4_get ;
  assign inst1_systolic$EN_subifc_cols_5_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd5 ;
  assign inst1_systolic$EN_subifc_cols_5_subifc_put_acc_put =
	     EN_put_old_out_resp_5_put ||
	     inst1_systolic$RDY_subifc_cols_5_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d52 ;
  assign inst1_systolic$EN_subifc_cols_5_subifc_get_acc_get =
	     EN_get_new_output_data_5_get ;
  assign inst1_systolic$EN_subifc_cols_6_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd6 ;
  assign inst1_systolic$EN_subifc_cols_6_subifc_put_acc_put =
	     EN_put_old_out_resp_6_put ||
	     inst1_systolic$RDY_subifc_cols_6_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d59 ;
  assign inst1_systolic$EN_subifc_cols_6_subifc_get_acc_get =
	     EN_get_new_output_data_6_get ;
  assign inst1_systolic$EN_subifc_cols_7_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd7 ;
  assign inst1_systolic$EN_subifc_cols_7_subifc_put_acc_put =
	     EN_put_old_out_resp_7_put ||
	     inst1_systolic$RDY_subifc_cols_7_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d66 ;
  assign inst1_systolic$EN_subifc_cols_7_subifc_get_acc_get =
	     EN_get_new_output_data_7_get ;
  assign inst1_systolic$EN_subifc_cols_8_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd8 ;
  assign inst1_systolic$EN_subifc_cols_8_subifc_put_acc_put =
	     EN_put_old_out_resp_8_put ||
	     inst1_systolic$RDY_subifc_cols_8_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d73 ;
  assign inst1_systolic$EN_subifc_cols_8_subifc_get_acc_get =
	     EN_get_new_output_data_8_get ;
  assign inst1_systolic$EN_subifc_cols_9_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd9 ;
  assign inst1_systolic$EN_subifc_cols_9_subifc_put_acc_put =
	     EN_put_old_out_resp_9_put ||
	     inst1_systolic$RDY_subifc_cols_9_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d80 ;
  assign inst1_systolic$EN_subifc_cols_9_subifc_get_acc_get =
	     EN_get_new_output_data_9_get ;
  assign inst1_systolic$EN_subifc_cols_10_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd10 ;
  assign inst1_systolic$EN_subifc_cols_10_subifc_put_acc_put =
	     EN_put_old_out_resp_10_put ||
	     inst1_systolic$RDY_subifc_cols_10_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d87 ;
  assign inst1_systolic$EN_subifc_cols_10_subifc_get_acc_get =
	     EN_get_new_output_data_10_get ;
  assign inst1_systolic$EN_subifc_cols_11_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd11 ;
  assign inst1_systolic$EN_subifc_cols_11_subifc_put_acc_put =
	     EN_put_old_out_resp_11_put ||
	     inst1_systolic$RDY_subifc_cols_11_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d94 ;
  assign inst1_systolic$EN_subifc_cols_11_subifc_get_acc_get =
	     EN_get_new_output_data_11_get ;
  assign inst1_systolic$EN_subifc_cols_12_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd12 ;
  assign inst1_systolic$EN_subifc_cols_12_subifc_put_acc_put =
	     EN_put_old_out_resp_12_put ||
	     inst1_systolic$RDY_subifc_cols_12_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d101 ;
  assign inst1_systolic$EN_subifc_cols_12_subifc_get_acc_get =
	     EN_get_new_output_data_12_get ;
  assign inst1_systolic$EN_subifc_cols_13_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd13 ;
  assign inst1_systolic$EN_subifc_cols_13_subifc_put_acc_put =
	     EN_put_old_out_resp_13_put ||
	     inst1_systolic$RDY_subifc_cols_13_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d108 ;
  assign inst1_systolic$EN_subifc_cols_13_subifc_get_acc_get =
	     EN_get_new_output_data_13_get ;
  assign inst1_systolic$EN_subifc_cols_14_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd14 ;
  assign inst1_systolic$EN_subifc_cols_14_subifc_put_acc_put =
	     EN_put_old_out_resp_14_put ||
	     inst1_systolic$RDY_subifc_cols_14_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d115 ;
  assign inst1_systolic$EN_subifc_cols_14_subifc_get_acc_get =
	     EN_get_new_output_data_14_get ;
  assign inst1_systolic$EN_subifc_cols_15_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd15 ;
  assign inst1_systolic$EN_subifc_cols_15_subifc_put_acc_put =
	     EN_put_old_out_resp_15_put ||
	     inst1_systolic$RDY_subifc_cols_15_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d122 ;
  assign inst1_systolic$EN_subifc_cols_15_subifc_get_acc_get =
	     EN_get_new_output_data_15_get ;
  assign inst1_systolic$EN_subifc_cols_16_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd16 ;
  assign inst1_systolic$EN_subifc_cols_16_subifc_put_acc_put =
	     EN_put_old_out_resp_16_put ||
	     inst1_systolic$RDY_subifc_cols_16_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d129 ;
  assign inst1_systolic$EN_subifc_cols_16_subifc_get_acc_get =
	     EN_get_new_output_data_16_get ;
  assign inst1_systolic$EN_subifc_cols_17_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd17 ;
  assign inst1_systolic$EN_subifc_cols_17_subifc_put_acc_put =
	     EN_put_old_out_resp_17_put ||
	     inst1_systolic$RDY_subifc_cols_17_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d136 ;
  assign inst1_systolic$EN_subifc_cols_17_subifc_get_acc_get =
	     EN_get_new_output_data_17_get ;
  assign inst1_systolic$EN_subifc_cols_18_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd18 ;
  assign inst1_systolic$EN_subifc_cols_18_subifc_put_acc_put =
	     EN_put_old_out_resp_18_put ||
	     inst1_systolic$RDY_subifc_cols_18_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d143 ;
  assign inst1_systolic$EN_subifc_cols_18_subifc_get_acc_get =
	     EN_get_new_output_data_18_get ;
  assign inst1_systolic$EN_subifc_cols_19_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd19 ;
  assign inst1_systolic$EN_subifc_cols_19_subifc_put_acc_put =
	     EN_put_old_out_resp_19_put ||
	     inst1_systolic$RDY_subifc_cols_19_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d150 ;
  assign inst1_systolic$EN_subifc_cols_19_subifc_get_acc_get =
	     EN_get_new_output_data_19_get ;
  assign inst1_systolic$EN_subifc_cols_20_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd20 ;
  assign inst1_systolic$EN_subifc_cols_20_subifc_put_acc_put =
	     EN_put_old_out_resp_20_put ||
	     inst1_systolic$RDY_subifc_cols_20_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d157 ;
  assign inst1_systolic$EN_subifc_cols_20_subifc_get_acc_get =
	     EN_get_new_output_data_20_get ;
  assign inst1_systolic$EN_subifc_cols_21_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd21 ;
  assign inst1_systolic$EN_subifc_cols_21_subifc_put_acc_put =
	     EN_put_old_out_resp_21_put ||
	     inst1_systolic$RDY_subifc_cols_21_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d164 ;
  assign inst1_systolic$EN_subifc_cols_21_subifc_get_acc_get =
	     EN_get_new_output_data_21_get ;
  assign inst1_systolic$EN_subifc_cols_22_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd22 ;
  assign inst1_systolic$EN_subifc_cols_22_subifc_put_acc_put =
	     EN_put_old_out_resp_22_put ||
	     inst1_systolic$RDY_subifc_cols_22_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d171 ;
  assign inst1_systolic$EN_subifc_cols_22_subifc_get_acc_get =
	     EN_get_new_output_data_22_get ;
  assign inst1_systolic$EN_subifc_cols_23_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd23 ;
  assign inst1_systolic$EN_subifc_cols_23_subifc_put_acc_put =
	     EN_put_old_out_resp_23_put ||
	     inst1_systolic$RDY_subifc_cols_23_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d178 ;
  assign inst1_systolic$EN_subifc_cols_23_subifc_get_acc_get =
	     EN_get_new_output_data_23_get ;
  assign inst1_systolic$EN_subifc_cols_24_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd24 ;
  assign inst1_systolic$EN_subifc_cols_24_subifc_put_acc_put =
	     EN_put_old_out_resp_24_put ||
	     inst1_systolic$RDY_subifc_cols_24_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d185 ;
  assign inst1_systolic$EN_subifc_cols_24_subifc_get_acc_get =
	     EN_get_new_output_data_24_get ;
  assign inst1_systolic$EN_subifc_cols_25_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd25 ;
  assign inst1_systolic$EN_subifc_cols_25_subifc_put_acc_put =
	     EN_put_old_out_resp_25_put ||
	     inst1_systolic$RDY_subifc_cols_25_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d192 ;
  assign inst1_systolic$EN_subifc_cols_25_subifc_get_acc_get =
	     EN_get_new_output_data_25_get ;
  assign inst1_systolic$EN_subifc_cols_26_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd26 ;
  assign inst1_systolic$EN_subifc_cols_26_subifc_put_acc_put =
	     EN_put_old_out_resp_26_put ||
	     inst1_systolic$RDY_subifc_cols_26_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d199 ;
  assign inst1_systolic$EN_subifc_cols_26_subifc_get_acc_get =
	     EN_get_new_output_data_26_get ;
  assign inst1_systolic$EN_subifc_cols_27_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd27 ;
  assign inst1_systolic$EN_subifc_cols_27_subifc_put_acc_put =
	     EN_put_old_out_resp_27_put ||
	     inst1_systolic$RDY_subifc_cols_27_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d206 ;
  assign inst1_systolic$EN_subifc_cols_27_subifc_get_acc_get =
	     EN_get_new_output_data_27_get ;
  assign inst1_systolic$EN_subifc_cols_28_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd28 ;
  assign inst1_systolic$EN_subifc_cols_28_subifc_put_acc_put =
	     EN_put_old_out_resp_28_put ||
	     inst1_systolic$RDY_subifc_cols_28_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d213 ;
  assign inst1_systolic$EN_subifc_cols_28_subifc_get_acc_get =
	     EN_get_new_output_data_28_get ;
  assign inst1_systolic$EN_subifc_cols_29_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd29 ;
  assign inst1_systolic$EN_subifc_cols_29_subifc_put_acc_put =
	     EN_put_old_out_resp_29_put ||
	     inst1_systolic$RDY_subifc_cols_29_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d220 ;
  assign inst1_systolic$EN_subifc_cols_29_subifc_get_acc_get =
	     EN_get_new_output_data_29_get ;
  assign inst1_systolic$EN_subifc_cols_30_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd30 ;
  assign inst1_systolic$EN_subifc_cols_30_subifc_put_acc_put =
	     EN_put_old_out_resp_30_put ||
	     inst1_systolic$RDY_subifc_cols_30_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d227 ;
  assign inst1_systolic$EN_subifc_cols_30_subifc_get_acc_get =
	     EN_get_new_output_data_30_get ;
  assign inst1_systolic$EN_subifc_cols_31_subifc_put_wgt_put =
	     EN_put_wt_resp && inst1_rg_params[50:43] > 8'd31 ;
  assign inst1_systolic$EN_subifc_cols_31_subifc_put_acc_put =
	     EN_put_old_out_resp_31_put ||
	     inst1_systolic$RDY_subifc_cols_31_subifc_put_acc_put &&
	     inst1_rg_params[120] &&
	     NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d234 ;
  assign inst1_systolic$EN_subifc_cols_31_subifc_get_acc_get =
	     EN_get_new_output_data_31_get ;

  // remaining internal signals
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d101 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_12 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d108 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_13 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d115 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_14 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d122 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_15 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d129 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_16 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d136 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_17 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d143 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_18 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d150 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_19 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d157 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_20 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d164 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_21 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d17 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_0 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d171 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_22 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d178 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_23 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d185 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_24 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d192 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_25 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d199 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_26 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d206 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_27 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d213 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_28 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d220 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_29 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d227 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_30 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d234 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_31 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d24 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_1 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d31 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_2 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d38 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_3 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d45 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_4 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d52 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_5 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d59 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_6 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d66 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_7 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d73 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_8 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d80 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_9 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d87 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_10 ;
  assign NOT_inst1_rg_weightload_AND_NOT_inst1_rg_zero__ETC___d94 =
	     !inst1_rg_weightload && inst1_rg_zero_cntr != 8'd0 &&
	     !inst1_rg_params[18] &&
	     inst1_rg_valid_col_11 ;
  assign inst1_rg_h_cntr_46_EQ_inst1_rg_params_BITS_74__ETC___d249 =
	     inst1_rg_h_cntr == y__h23546 ;
  assign inst1_rg_h_cntr_46_ULT_0_CONCAT_inst1_rg_param_ETC___d286 =
	     inst1_rg_h_cntr < y__h24926 || inst1_rg_w_cntr < y__h24943 ||
	     x__h24949 < y__h24950 ;
  assign inst1_rg_w_cntr_50_EQ_inst1_rg_params_BITS_66__ETC___d253 =
	     inst1_rg_w_cntr == y__h23592 ;
  assign inst1_rg_wt_cntr_29_EQ_inst1_rg_params_BITS_58_ETC___d734 =
	     inst1_rg_wt_cntr == inst1_rg_params[58:51] - 8'd1 ;
  assign lv_addr__h23818 =
	     inst1_rg_inp_row_addr + { 4'd0, inst1_rg_params[42:39] } ;
  assign lv_wt_addr__h36517 = x__h36563 - 15'd1 ;
  assign subifc_put_compute_params_put_BITS_66_TO_59_19_ETC___d721 =
	     subifc_put_compute_params_put[66:59] *
	     subifc_put_compute_params_put[74:67] ;
  assign x__h23910 = inst1_rg_w_cntr + 8'd1 ;
  assign x__h23944 =
	     inst1_rg_inp_col_addr + { 4'd0, inst1_rg_params[38:35] } ;
  assign x__h24949 = x__h24966 - 8'd1 ;
  assign x__h24966 = inst1_rg_params[74:67] - inst1_rg_h_cntr ;
  assign x__h24979 = x__h24981 - 8'd1 ;
  assign x__h24981 = inst1_rg_params[66:59] - inst1_rg_w_cntr ;
  assign x__h36563 = subifc_put_compute_params_put[89:75] + y__h36566 ;
  assign x__h55928 = 8'd32 - inst1_rg_params[58:51] ;
  assign x__h56912 = inst1_ff_wt_coord$D_OUT + 8'd1 ;
  assign y__h23546 = inst1_rg_params[74:67] - 8'd1 ;
  assign y__h23592 = inst1_rg_params[66:59] - 8'd1 ;
  assign y__h24926 = { 4'd0, inst1_rg_params[26:23] } ;
  assign y__h24943 = { 4'd0, inst1_rg_params[34:31] } ;
  assign y__h24950 = { 4'd0, inst1_rg_params[22:19] } ;
  assign y__h24980 = { 4'd0, inst1_rg_params[30:27] } ;
  assign y__h36566 = { 7'd0, subifc_put_compute_params_put[58:51] } ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        inst1_rg_h_cntr <= `BSV_ASSIGNMENT_DELAY 8'd0;
	inst1_rg_inp_addr_0 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_1 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_10 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_11 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_12 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_13 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_14 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_15 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_16 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_17 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_18 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_19 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_2 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_20 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_21 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_22 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_23 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_24 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_25 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_26 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_27 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_28 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_29 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_3 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_30 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_31 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_4 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_5 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_6 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_7 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_8 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_addr_9 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_inp_col_addr <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_inp_row_addr <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_inp_triangle <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_new_out_addr_0 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_1 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_10 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_11 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_12 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_13 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_14 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_15 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_16 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_17 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_18 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_19 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_2 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_20 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_21 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_22 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_23 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_24 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_25 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_26 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_27 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_28 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_29 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_3 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_30 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_31 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_4 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_5 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_6 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_7 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_8 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_addr_9 <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_new_out_cntr <= `BSV_ASSIGNMENT_DELAY 8'd0;
	inst1_rg_old_out_addr <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_old_out_req_0 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_1 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_10 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_11 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_12 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_13 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_14 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_15 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_16 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_17 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_18 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_19 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_2 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_20 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_21 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_22 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_23 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_24 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_25 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_26 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_27 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_28 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_29 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_3 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_30 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_31 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_4 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_5 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_6 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_7 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_8 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_old_out_req_9 <= `BSV_ASSIGNMENT_DELAY 10'h2AA;
	inst1_rg_op_traingle_cntr <= `BSV_ASSIGNMENT_DELAY 8'd0;
	inst1_rg_op_triangle <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_params <= `BSV_ASSIGNMENT_DELAY
	    121'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	inst1_rg_row_cntr <= `BSV_ASSIGNMENT_DELAY 8'd0;
	inst1_rg_valid_col_0 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_10 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_11 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_12 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_13 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_14 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_15 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_16 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_17 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_18 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_19 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_20 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_21 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_22 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_23 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_24 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_25 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_26 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_27 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_28 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_29 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_3 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_30 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_31 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_4 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_5 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_6 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_7 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_8 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_col_9 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_0 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_10 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_11 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_12 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_13 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_14 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_15 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_16 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_17 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_18 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_19 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_20 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_21 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_22 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_23 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_24 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_25 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_26 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_27 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_28 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_29 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_3 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_30 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_31 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_4 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_5 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_6 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_7 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_8 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_valid_row_9 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_w_cntr <= `BSV_ASSIGNMENT_DELAY 8'd0;
	inst1_rg_weightload <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_weightload_req <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_which_buffer <= `BSV_ASSIGNMENT_DELAY 1'd0;
	inst1_rg_wt_addr <= `BSV_ASSIGNMENT_DELAY 8'hAA;
	inst1_rg_wt_cntr <= `BSV_ASSIGNMENT_DELAY 8'd0;
	inst1_rg_zero_cntr <= `BSV_ASSIGNMENT_DELAY 8'd0;
      end
    else
      begin
        if (inst1_rg_h_cntr$EN)
	  inst1_rg_h_cntr <= `BSV_ASSIGNMENT_DELAY inst1_rg_h_cntr$D_IN;
	if (inst1_rg_inp_addr_0$EN)
	  inst1_rg_inp_addr_0 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_0$D_IN;
	if (inst1_rg_inp_addr_1$EN)
	  inst1_rg_inp_addr_1 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_1$D_IN;
	if (inst1_rg_inp_addr_10$EN)
	  inst1_rg_inp_addr_10 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_10$D_IN;
	if (inst1_rg_inp_addr_11$EN)
	  inst1_rg_inp_addr_11 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_11$D_IN;
	if (inst1_rg_inp_addr_12$EN)
	  inst1_rg_inp_addr_12 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_12$D_IN;
	if (inst1_rg_inp_addr_13$EN)
	  inst1_rg_inp_addr_13 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_13$D_IN;
	if (inst1_rg_inp_addr_14$EN)
	  inst1_rg_inp_addr_14 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_14$D_IN;
	if (inst1_rg_inp_addr_15$EN)
	  inst1_rg_inp_addr_15 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_15$D_IN;
	if (inst1_rg_inp_addr_16$EN)
	  inst1_rg_inp_addr_16 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_16$D_IN;
	if (inst1_rg_inp_addr_17$EN)
	  inst1_rg_inp_addr_17 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_17$D_IN;
	if (inst1_rg_inp_addr_18$EN)
	  inst1_rg_inp_addr_18 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_18$D_IN;
	if (inst1_rg_inp_addr_19$EN)
	  inst1_rg_inp_addr_19 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_19$D_IN;
	if (inst1_rg_inp_addr_2$EN)
	  inst1_rg_inp_addr_2 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_2$D_IN;
	if (inst1_rg_inp_addr_20$EN)
	  inst1_rg_inp_addr_20 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_20$D_IN;
	if (inst1_rg_inp_addr_21$EN)
	  inst1_rg_inp_addr_21 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_21$D_IN;
	if (inst1_rg_inp_addr_22$EN)
	  inst1_rg_inp_addr_22 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_22$D_IN;
	if (inst1_rg_inp_addr_23$EN)
	  inst1_rg_inp_addr_23 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_23$D_IN;
	if (inst1_rg_inp_addr_24$EN)
	  inst1_rg_inp_addr_24 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_24$D_IN;
	if (inst1_rg_inp_addr_25$EN)
	  inst1_rg_inp_addr_25 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_25$D_IN;
	if (inst1_rg_inp_addr_26$EN)
	  inst1_rg_inp_addr_26 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_26$D_IN;
	if (inst1_rg_inp_addr_27$EN)
	  inst1_rg_inp_addr_27 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_27$D_IN;
	if (inst1_rg_inp_addr_28$EN)
	  inst1_rg_inp_addr_28 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_28$D_IN;
	if (inst1_rg_inp_addr_29$EN)
	  inst1_rg_inp_addr_29 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_29$D_IN;
	if (inst1_rg_inp_addr_3$EN)
	  inst1_rg_inp_addr_3 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_3$D_IN;
	if (inst1_rg_inp_addr_30$EN)
	  inst1_rg_inp_addr_30 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_30$D_IN;
	if (inst1_rg_inp_addr_31$EN)
	  inst1_rg_inp_addr_31 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_31$D_IN;
	if (inst1_rg_inp_addr_4$EN)
	  inst1_rg_inp_addr_4 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_4$D_IN;
	if (inst1_rg_inp_addr_5$EN)
	  inst1_rg_inp_addr_5 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_5$D_IN;
	if (inst1_rg_inp_addr_6$EN)
	  inst1_rg_inp_addr_6 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_6$D_IN;
	if (inst1_rg_inp_addr_7$EN)
	  inst1_rg_inp_addr_7 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_7$D_IN;
	if (inst1_rg_inp_addr_8$EN)
	  inst1_rg_inp_addr_8 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_8$D_IN;
	if (inst1_rg_inp_addr_9$EN)
	  inst1_rg_inp_addr_9 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_addr_9$D_IN;
	if (inst1_rg_inp_col_addr$EN)
	  inst1_rg_inp_col_addr <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_col_addr$D_IN;
	if (inst1_rg_inp_row_addr$EN)
	  inst1_rg_inp_row_addr <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_row_addr$D_IN;
	if (inst1_rg_inp_triangle$EN)
	  inst1_rg_inp_triangle <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_inp_triangle$D_IN;
	if (inst1_rg_new_out_addr_0$EN)
	  inst1_rg_new_out_addr_0 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_0$D_IN;
	if (inst1_rg_new_out_addr_1$EN)
	  inst1_rg_new_out_addr_1 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_1$D_IN;
	if (inst1_rg_new_out_addr_10$EN)
	  inst1_rg_new_out_addr_10 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_10$D_IN;
	if (inst1_rg_new_out_addr_11$EN)
	  inst1_rg_new_out_addr_11 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_11$D_IN;
	if (inst1_rg_new_out_addr_12$EN)
	  inst1_rg_new_out_addr_12 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_12$D_IN;
	if (inst1_rg_new_out_addr_13$EN)
	  inst1_rg_new_out_addr_13 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_13$D_IN;
	if (inst1_rg_new_out_addr_14$EN)
	  inst1_rg_new_out_addr_14 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_14$D_IN;
	if (inst1_rg_new_out_addr_15$EN)
	  inst1_rg_new_out_addr_15 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_15$D_IN;
	if (inst1_rg_new_out_addr_16$EN)
	  inst1_rg_new_out_addr_16 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_16$D_IN;
	if (inst1_rg_new_out_addr_17$EN)
	  inst1_rg_new_out_addr_17 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_17$D_IN;
	if (inst1_rg_new_out_addr_18$EN)
	  inst1_rg_new_out_addr_18 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_18$D_IN;
	if (inst1_rg_new_out_addr_19$EN)
	  inst1_rg_new_out_addr_19 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_19$D_IN;
	if (inst1_rg_new_out_addr_2$EN)
	  inst1_rg_new_out_addr_2 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_2$D_IN;
	if (inst1_rg_new_out_addr_20$EN)
	  inst1_rg_new_out_addr_20 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_20$D_IN;
	if (inst1_rg_new_out_addr_21$EN)
	  inst1_rg_new_out_addr_21 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_21$D_IN;
	if (inst1_rg_new_out_addr_22$EN)
	  inst1_rg_new_out_addr_22 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_22$D_IN;
	if (inst1_rg_new_out_addr_23$EN)
	  inst1_rg_new_out_addr_23 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_23$D_IN;
	if (inst1_rg_new_out_addr_24$EN)
	  inst1_rg_new_out_addr_24 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_24$D_IN;
	if (inst1_rg_new_out_addr_25$EN)
	  inst1_rg_new_out_addr_25 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_25$D_IN;
	if (inst1_rg_new_out_addr_26$EN)
	  inst1_rg_new_out_addr_26 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_26$D_IN;
	if (inst1_rg_new_out_addr_27$EN)
	  inst1_rg_new_out_addr_27 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_27$D_IN;
	if (inst1_rg_new_out_addr_28$EN)
	  inst1_rg_new_out_addr_28 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_28$D_IN;
	if (inst1_rg_new_out_addr_29$EN)
	  inst1_rg_new_out_addr_29 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_29$D_IN;
	if (inst1_rg_new_out_addr_3$EN)
	  inst1_rg_new_out_addr_3 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_3$D_IN;
	if (inst1_rg_new_out_addr_30$EN)
	  inst1_rg_new_out_addr_30 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_30$D_IN;
	if (inst1_rg_new_out_addr_31$EN)
	  inst1_rg_new_out_addr_31 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_31$D_IN;
	if (inst1_rg_new_out_addr_4$EN)
	  inst1_rg_new_out_addr_4 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_4$D_IN;
	if (inst1_rg_new_out_addr_5$EN)
	  inst1_rg_new_out_addr_5 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_5$D_IN;
	if (inst1_rg_new_out_addr_6$EN)
	  inst1_rg_new_out_addr_6 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_6$D_IN;
	if (inst1_rg_new_out_addr_7$EN)
	  inst1_rg_new_out_addr_7 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_7$D_IN;
	if (inst1_rg_new_out_addr_8$EN)
	  inst1_rg_new_out_addr_8 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_8$D_IN;
	if (inst1_rg_new_out_addr_9$EN)
	  inst1_rg_new_out_addr_9 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_addr_9$D_IN;
	if (inst1_rg_new_out_cntr$EN)
	  inst1_rg_new_out_cntr <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_new_out_cntr$D_IN;
	if (inst1_rg_old_out_addr$EN)
	  inst1_rg_old_out_addr <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_addr$D_IN;
	if (inst1_rg_old_out_req_0$EN)
	  inst1_rg_old_out_req_0 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_0$D_IN;
	if (inst1_rg_old_out_req_1$EN)
	  inst1_rg_old_out_req_1 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_1$D_IN;
	if (inst1_rg_old_out_req_10$EN)
	  inst1_rg_old_out_req_10 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_10$D_IN;
	if (inst1_rg_old_out_req_11$EN)
	  inst1_rg_old_out_req_11 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_11$D_IN;
	if (inst1_rg_old_out_req_12$EN)
	  inst1_rg_old_out_req_12 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_12$D_IN;
	if (inst1_rg_old_out_req_13$EN)
	  inst1_rg_old_out_req_13 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_13$D_IN;
	if (inst1_rg_old_out_req_14$EN)
	  inst1_rg_old_out_req_14 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_14$D_IN;
	if (inst1_rg_old_out_req_15$EN)
	  inst1_rg_old_out_req_15 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_15$D_IN;
	if (inst1_rg_old_out_req_16$EN)
	  inst1_rg_old_out_req_16 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_16$D_IN;
	if (inst1_rg_old_out_req_17$EN)
	  inst1_rg_old_out_req_17 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_17$D_IN;
	if (inst1_rg_old_out_req_18$EN)
	  inst1_rg_old_out_req_18 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_18$D_IN;
	if (inst1_rg_old_out_req_19$EN)
	  inst1_rg_old_out_req_19 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_19$D_IN;
	if (inst1_rg_old_out_req_2$EN)
	  inst1_rg_old_out_req_2 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_2$D_IN;
	if (inst1_rg_old_out_req_20$EN)
	  inst1_rg_old_out_req_20 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_20$D_IN;
	if (inst1_rg_old_out_req_21$EN)
	  inst1_rg_old_out_req_21 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_21$D_IN;
	if (inst1_rg_old_out_req_22$EN)
	  inst1_rg_old_out_req_22 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_22$D_IN;
	if (inst1_rg_old_out_req_23$EN)
	  inst1_rg_old_out_req_23 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_23$D_IN;
	if (inst1_rg_old_out_req_24$EN)
	  inst1_rg_old_out_req_24 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_24$D_IN;
	if (inst1_rg_old_out_req_25$EN)
	  inst1_rg_old_out_req_25 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_25$D_IN;
	if (inst1_rg_old_out_req_26$EN)
	  inst1_rg_old_out_req_26 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_26$D_IN;
	if (inst1_rg_old_out_req_27$EN)
	  inst1_rg_old_out_req_27 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_27$D_IN;
	if (inst1_rg_old_out_req_28$EN)
	  inst1_rg_old_out_req_28 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_28$D_IN;
	if (inst1_rg_old_out_req_29$EN)
	  inst1_rg_old_out_req_29 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_29$D_IN;
	if (inst1_rg_old_out_req_3$EN)
	  inst1_rg_old_out_req_3 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_3$D_IN;
	if (inst1_rg_old_out_req_30$EN)
	  inst1_rg_old_out_req_30 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_30$D_IN;
	if (inst1_rg_old_out_req_31$EN)
	  inst1_rg_old_out_req_31 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_31$D_IN;
	if (inst1_rg_old_out_req_4$EN)
	  inst1_rg_old_out_req_4 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_4$D_IN;
	if (inst1_rg_old_out_req_5$EN)
	  inst1_rg_old_out_req_5 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_5$D_IN;
	if (inst1_rg_old_out_req_6$EN)
	  inst1_rg_old_out_req_6 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_6$D_IN;
	if (inst1_rg_old_out_req_7$EN)
	  inst1_rg_old_out_req_7 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_7$D_IN;
	if (inst1_rg_old_out_req_8$EN)
	  inst1_rg_old_out_req_8 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_8$D_IN;
	if (inst1_rg_old_out_req_9$EN)
	  inst1_rg_old_out_req_9 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_old_out_req_9$D_IN;
	if (inst1_rg_op_traingle_cntr$EN)
	  inst1_rg_op_traingle_cntr <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_op_traingle_cntr$D_IN;
	if (inst1_rg_op_triangle$EN)
	  inst1_rg_op_triangle <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_op_triangle$D_IN;
	if (inst1_rg_params$EN)
	  inst1_rg_params <= `BSV_ASSIGNMENT_DELAY inst1_rg_params$D_IN;
	if (inst1_rg_row_cntr$EN)
	  inst1_rg_row_cntr <= `BSV_ASSIGNMENT_DELAY inst1_rg_row_cntr$D_IN;
	if (inst1_rg_valid_col_0$EN)
	  inst1_rg_valid_col_0 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_0$D_IN;
	if (inst1_rg_valid_col_1$EN)
	  inst1_rg_valid_col_1 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_1$D_IN;
	if (inst1_rg_valid_col_10$EN)
	  inst1_rg_valid_col_10 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_10$D_IN;
	if (inst1_rg_valid_col_11$EN)
	  inst1_rg_valid_col_11 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_11$D_IN;
	if (inst1_rg_valid_col_12$EN)
	  inst1_rg_valid_col_12 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_12$D_IN;
	if (inst1_rg_valid_col_13$EN)
	  inst1_rg_valid_col_13 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_13$D_IN;
	if (inst1_rg_valid_col_14$EN)
	  inst1_rg_valid_col_14 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_14$D_IN;
	if (inst1_rg_valid_col_15$EN)
	  inst1_rg_valid_col_15 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_15$D_IN;
	if (inst1_rg_valid_col_16$EN)
	  inst1_rg_valid_col_16 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_16$D_IN;
	if (inst1_rg_valid_col_17$EN)
	  inst1_rg_valid_col_17 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_17$D_IN;
	if (inst1_rg_valid_col_18$EN)
	  inst1_rg_valid_col_18 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_18$D_IN;
	if (inst1_rg_valid_col_19$EN)
	  inst1_rg_valid_col_19 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_19$D_IN;
	if (inst1_rg_valid_col_2$EN)
	  inst1_rg_valid_col_2 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_2$D_IN;
	if (inst1_rg_valid_col_20$EN)
	  inst1_rg_valid_col_20 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_20$D_IN;
	if (inst1_rg_valid_col_21$EN)
	  inst1_rg_valid_col_21 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_21$D_IN;
	if (inst1_rg_valid_col_22$EN)
	  inst1_rg_valid_col_22 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_22$D_IN;
	if (inst1_rg_valid_col_23$EN)
	  inst1_rg_valid_col_23 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_23$D_IN;
	if (inst1_rg_valid_col_24$EN)
	  inst1_rg_valid_col_24 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_24$D_IN;
	if (inst1_rg_valid_col_25$EN)
	  inst1_rg_valid_col_25 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_25$D_IN;
	if (inst1_rg_valid_col_26$EN)
	  inst1_rg_valid_col_26 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_26$D_IN;
	if (inst1_rg_valid_col_27$EN)
	  inst1_rg_valid_col_27 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_27$D_IN;
	if (inst1_rg_valid_col_28$EN)
	  inst1_rg_valid_col_28 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_28$D_IN;
	if (inst1_rg_valid_col_29$EN)
	  inst1_rg_valid_col_29 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_29$D_IN;
	if (inst1_rg_valid_col_3$EN)
	  inst1_rg_valid_col_3 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_3$D_IN;
	if (inst1_rg_valid_col_30$EN)
	  inst1_rg_valid_col_30 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_30$D_IN;
	if (inst1_rg_valid_col_31$EN)
	  inst1_rg_valid_col_31 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_31$D_IN;
	if (inst1_rg_valid_col_4$EN)
	  inst1_rg_valid_col_4 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_4$D_IN;
	if (inst1_rg_valid_col_5$EN)
	  inst1_rg_valid_col_5 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_5$D_IN;
	if (inst1_rg_valid_col_6$EN)
	  inst1_rg_valid_col_6 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_6$D_IN;
	if (inst1_rg_valid_col_7$EN)
	  inst1_rg_valid_col_7 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_7$D_IN;
	if (inst1_rg_valid_col_8$EN)
	  inst1_rg_valid_col_8 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_8$D_IN;
	if (inst1_rg_valid_col_9$EN)
	  inst1_rg_valid_col_9 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_col_9$D_IN;
	if (inst1_rg_valid_row_0$EN)
	  inst1_rg_valid_row_0 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_0$D_IN;
	if (inst1_rg_valid_row_1$EN)
	  inst1_rg_valid_row_1 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_1$D_IN;
	if (inst1_rg_valid_row_10$EN)
	  inst1_rg_valid_row_10 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_10$D_IN;
	if (inst1_rg_valid_row_11$EN)
	  inst1_rg_valid_row_11 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_11$D_IN;
	if (inst1_rg_valid_row_12$EN)
	  inst1_rg_valid_row_12 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_12$D_IN;
	if (inst1_rg_valid_row_13$EN)
	  inst1_rg_valid_row_13 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_13$D_IN;
	if (inst1_rg_valid_row_14$EN)
	  inst1_rg_valid_row_14 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_14$D_IN;
	if (inst1_rg_valid_row_15$EN)
	  inst1_rg_valid_row_15 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_15$D_IN;
	if (inst1_rg_valid_row_16$EN)
	  inst1_rg_valid_row_16 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_16$D_IN;
	if (inst1_rg_valid_row_17$EN)
	  inst1_rg_valid_row_17 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_17$D_IN;
	if (inst1_rg_valid_row_18$EN)
	  inst1_rg_valid_row_18 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_18$D_IN;
	if (inst1_rg_valid_row_19$EN)
	  inst1_rg_valid_row_19 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_19$D_IN;
	if (inst1_rg_valid_row_2$EN)
	  inst1_rg_valid_row_2 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_2$D_IN;
	if (inst1_rg_valid_row_20$EN)
	  inst1_rg_valid_row_20 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_20$D_IN;
	if (inst1_rg_valid_row_21$EN)
	  inst1_rg_valid_row_21 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_21$D_IN;
	if (inst1_rg_valid_row_22$EN)
	  inst1_rg_valid_row_22 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_22$D_IN;
	if (inst1_rg_valid_row_23$EN)
	  inst1_rg_valid_row_23 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_23$D_IN;
	if (inst1_rg_valid_row_24$EN)
	  inst1_rg_valid_row_24 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_24$D_IN;
	if (inst1_rg_valid_row_25$EN)
	  inst1_rg_valid_row_25 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_25$D_IN;
	if (inst1_rg_valid_row_26$EN)
	  inst1_rg_valid_row_26 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_26$D_IN;
	if (inst1_rg_valid_row_27$EN)
	  inst1_rg_valid_row_27 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_27$D_IN;
	if (inst1_rg_valid_row_28$EN)
	  inst1_rg_valid_row_28 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_28$D_IN;
	if (inst1_rg_valid_row_29$EN)
	  inst1_rg_valid_row_29 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_29$D_IN;
	if (inst1_rg_valid_row_3$EN)
	  inst1_rg_valid_row_3 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_3$D_IN;
	if (inst1_rg_valid_row_30$EN)
	  inst1_rg_valid_row_30 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_30$D_IN;
	if (inst1_rg_valid_row_31$EN)
	  inst1_rg_valid_row_31 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_31$D_IN;
	if (inst1_rg_valid_row_4$EN)
	  inst1_rg_valid_row_4 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_4$D_IN;
	if (inst1_rg_valid_row_5$EN)
	  inst1_rg_valid_row_5 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_5$D_IN;
	if (inst1_rg_valid_row_6$EN)
	  inst1_rg_valid_row_6 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_6$D_IN;
	if (inst1_rg_valid_row_7$EN)
	  inst1_rg_valid_row_7 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_7$D_IN;
	if (inst1_rg_valid_row_8$EN)
	  inst1_rg_valid_row_8 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_8$D_IN;
	if (inst1_rg_valid_row_9$EN)
	  inst1_rg_valid_row_9 <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_valid_row_9$D_IN;
	if (inst1_rg_w_cntr$EN)
	  inst1_rg_w_cntr <= `BSV_ASSIGNMENT_DELAY inst1_rg_w_cntr$D_IN;
	if (inst1_rg_weightload$EN)
	  inst1_rg_weightload <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_weightload$D_IN;
	if (inst1_rg_weightload_req$EN)
	  inst1_rg_weightload_req <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_weightload_req$D_IN;
	if (inst1_rg_which_buffer$EN)
	  inst1_rg_which_buffer <= `BSV_ASSIGNMENT_DELAY
	      inst1_rg_which_buffer$D_IN;
	if (inst1_rg_wt_addr$EN)
	  inst1_rg_wt_addr <= `BSV_ASSIGNMENT_DELAY inst1_rg_wt_addr$D_IN;
	if (inst1_rg_wt_cntr$EN)
	  inst1_rg_wt_cntr <= `BSV_ASSIGNMENT_DELAY inst1_rg_wt_cntr$D_IN;
	if (inst1_rg_zero_cntr$EN)
	  inst1_rg_zero_cntr <= `BSV_ASSIGNMENT_DELAY inst1_rg_zero_cntr$D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    inst1_rg_h_cntr = 8'hAA;
    inst1_rg_inp_addr_0 = 10'h2AA;
    inst1_rg_inp_addr_1 = 10'h2AA;
    inst1_rg_inp_addr_10 = 10'h2AA;
    inst1_rg_inp_addr_11 = 10'h2AA;
    inst1_rg_inp_addr_12 = 10'h2AA;
    inst1_rg_inp_addr_13 = 10'h2AA;
    inst1_rg_inp_addr_14 = 10'h2AA;
    inst1_rg_inp_addr_15 = 10'h2AA;
    inst1_rg_inp_addr_16 = 10'h2AA;
    inst1_rg_inp_addr_17 = 10'h2AA;
    inst1_rg_inp_addr_18 = 10'h2AA;
    inst1_rg_inp_addr_19 = 10'h2AA;
    inst1_rg_inp_addr_2 = 10'h2AA;
    inst1_rg_inp_addr_20 = 10'h2AA;
    inst1_rg_inp_addr_21 = 10'h2AA;
    inst1_rg_inp_addr_22 = 10'h2AA;
    inst1_rg_inp_addr_23 = 10'h2AA;
    inst1_rg_inp_addr_24 = 10'h2AA;
    inst1_rg_inp_addr_25 = 10'h2AA;
    inst1_rg_inp_addr_26 = 10'h2AA;
    inst1_rg_inp_addr_27 = 10'h2AA;
    inst1_rg_inp_addr_28 = 10'h2AA;
    inst1_rg_inp_addr_29 = 10'h2AA;
    inst1_rg_inp_addr_3 = 10'h2AA;
    inst1_rg_inp_addr_30 = 10'h2AA;
    inst1_rg_inp_addr_31 = 10'h2AA;
    inst1_rg_inp_addr_4 = 10'h2AA;
    inst1_rg_inp_addr_5 = 10'h2AA;
    inst1_rg_inp_addr_6 = 10'h2AA;
    inst1_rg_inp_addr_7 = 10'h2AA;
    inst1_rg_inp_addr_8 = 10'h2AA;
    inst1_rg_inp_addr_9 = 10'h2AA;
    inst1_rg_inp_col_addr = 8'hAA;
    inst1_rg_inp_row_addr = 8'hAA;
    inst1_rg_inp_triangle = 1'h0;
    inst1_rg_new_out_addr_0 = 8'hAA;
    inst1_rg_new_out_addr_1 = 8'hAA;
    inst1_rg_new_out_addr_10 = 8'hAA;
    inst1_rg_new_out_addr_11 = 8'hAA;
    inst1_rg_new_out_addr_12 = 8'hAA;
    inst1_rg_new_out_addr_13 = 8'hAA;
    inst1_rg_new_out_addr_14 = 8'hAA;
    inst1_rg_new_out_addr_15 = 8'hAA;
    inst1_rg_new_out_addr_16 = 8'hAA;
    inst1_rg_new_out_addr_17 = 8'hAA;
    inst1_rg_new_out_addr_18 = 8'hAA;
    inst1_rg_new_out_addr_19 = 8'hAA;
    inst1_rg_new_out_addr_2 = 8'hAA;
    inst1_rg_new_out_addr_20 = 8'hAA;
    inst1_rg_new_out_addr_21 = 8'hAA;
    inst1_rg_new_out_addr_22 = 8'hAA;
    inst1_rg_new_out_addr_23 = 8'hAA;
    inst1_rg_new_out_addr_24 = 8'hAA;
    inst1_rg_new_out_addr_25 = 8'hAA;
    inst1_rg_new_out_addr_26 = 8'hAA;
    inst1_rg_new_out_addr_27 = 8'hAA;
    inst1_rg_new_out_addr_28 = 8'hAA;
    inst1_rg_new_out_addr_29 = 8'hAA;
    inst1_rg_new_out_addr_3 = 8'hAA;
    inst1_rg_new_out_addr_30 = 8'hAA;
    inst1_rg_new_out_addr_31 = 8'hAA;
    inst1_rg_new_out_addr_4 = 8'hAA;
    inst1_rg_new_out_addr_5 = 8'hAA;
    inst1_rg_new_out_addr_6 = 8'hAA;
    inst1_rg_new_out_addr_7 = 8'hAA;
    inst1_rg_new_out_addr_8 = 8'hAA;
    inst1_rg_new_out_addr_9 = 8'hAA;
    inst1_rg_new_out_cntr = 8'hAA;
    inst1_rg_old_out_addr = 8'hAA;
    inst1_rg_old_out_req_0 = 10'h2AA;
    inst1_rg_old_out_req_1 = 10'h2AA;
    inst1_rg_old_out_req_10 = 10'h2AA;
    inst1_rg_old_out_req_11 = 10'h2AA;
    inst1_rg_old_out_req_12 = 10'h2AA;
    inst1_rg_old_out_req_13 = 10'h2AA;
    inst1_rg_old_out_req_14 = 10'h2AA;
    inst1_rg_old_out_req_15 = 10'h2AA;
    inst1_rg_old_out_req_16 = 10'h2AA;
    inst1_rg_old_out_req_17 = 10'h2AA;
    inst1_rg_old_out_req_18 = 10'h2AA;
    inst1_rg_old_out_req_19 = 10'h2AA;
    inst1_rg_old_out_req_2 = 10'h2AA;
    inst1_rg_old_out_req_20 = 10'h2AA;
    inst1_rg_old_out_req_21 = 10'h2AA;
    inst1_rg_old_out_req_22 = 10'h2AA;
    inst1_rg_old_out_req_23 = 10'h2AA;
    inst1_rg_old_out_req_24 = 10'h2AA;
    inst1_rg_old_out_req_25 = 10'h2AA;
    inst1_rg_old_out_req_26 = 10'h2AA;
    inst1_rg_old_out_req_27 = 10'h2AA;
    inst1_rg_old_out_req_28 = 10'h2AA;
    inst1_rg_old_out_req_29 = 10'h2AA;
    inst1_rg_old_out_req_3 = 10'h2AA;
    inst1_rg_old_out_req_30 = 10'h2AA;
    inst1_rg_old_out_req_31 = 10'h2AA;
    inst1_rg_old_out_req_4 = 10'h2AA;
    inst1_rg_old_out_req_5 = 10'h2AA;
    inst1_rg_old_out_req_6 = 10'h2AA;
    inst1_rg_old_out_req_7 = 10'h2AA;
    inst1_rg_old_out_req_8 = 10'h2AA;
    inst1_rg_old_out_req_9 = 10'h2AA;
    inst1_rg_op_traingle_cntr = 8'hAA;
    inst1_rg_op_triangle = 1'h0;
    inst1_rg_params = 121'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    inst1_rg_row_cntr = 8'hAA;
    inst1_rg_valid_col_0 = 1'h0;
    inst1_rg_valid_col_1 = 1'h0;
    inst1_rg_valid_col_10 = 1'h0;
    inst1_rg_valid_col_11 = 1'h0;
    inst1_rg_valid_col_12 = 1'h0;
    inst1_rg_valid_col_13 = 1'h0;
    inst1_rg_valid_col_14 = 1'h0;
    inst1_rg_valid_col_15 = 1'h0;
    inst1_rg_valid_col_16 = 1'h0;
    inst1_rg_valid_col_17 = 1'h0;
    inst1_rg_valid_col_18 = 1'h0;
    inst1_rg_valid_col_19 = 1'h0;
    inst1_rg_valid_col_2 = 1'h0;
    inst1_rg_valid_col_20 = 1'h0;
    inst1_rg_valid_col_21 = 1'h0;
    inst1_rg_valid_col_22 = 1'h0;
    inst1_rg_valid_col_23 = 1'h0;
    inst1_rg_valid_col_24 = 1'h0;
    inst1_rg_valid_col_25 = 1'h0;
    inst1_rg_valid_col_26 = 1'h0;
    inst1_rg_valid_col_27 = 1'h0;
    inst1_rg_valid_col_28 = 1'h0;
    inst1_rg_valid_col_29 = 1'h0;
    inst1_rg_valid_col_3 = 1'h0;
    inst1_rg_valid_col_30 = 1'h0;
    inst1_rg_valid_col_31 = 1'h0;
    inst1_rg_valid_col_4 = 1'h0;
    inst1_rg_valid_col_5 = 1'h0;
    inst1_rg_valid_col_6 = 1'h0;
    inst1_rg_valid_col_7 = 1'h0;
    inst1_rg_valid_col_8 = 1'h0;
    inst1_rg_valid_col_9 = 1'h0;
    inst1_rg_valid_row_0 = 1'h0;
    inst1_rg_valid_row_1 = 1'h0;
    inst1_rg_valid_row_10 = 1'h0;
    inst1_rg_valid_row_11 = 1'h0;
    inst1_rg_valid_row_12 = 1'h0;
    inst1_rg_valid_row_13 = 1'h0;
    inst1_rg_valid_row_14 = 1'h0;
    inst1_rg_valid_row_15 = 1'h0;
    inst1_rg_valid_row_16 = 1'h0;
    inst1_rg_valid_row_17 = 1'h0;
    inst1_rg_valid_row_18 = 1'h0;
    inst1_rg_valid_row_19 = 1'h0;
    inst1_rg_valid_row_2 = 1'h0;
    inst1_rg_valid_row_20 = 1'h0;
    inst1_rg_valid_row_21 = 1'h0;
    inst1_rg_valid_row_22 = 1'h0;
    inst1_rg_valid_row_23 = 1'h0;
    inst1_rg_valid_row_24 = 1'h0;
    inst1_rg_valid_row_25 = 1'h0;
    inst1_rg_valid_row_26 = 1'h0;
    inst1_rg_valid_row_27 = 1'h0;
    inst1_rg_valid_row_28 = 1'h0;
    inst1_rg_valid_row_29 = 1'h0;
    inst1_rg_valid_row_3 = 1'h0;
    inst1_rg_valid_row_30 = 1'h0;
    inst1_rg_valid_row_31 = 1'h0;
    inst1_rg_valid_row_4 = 1'h0;
    inst1_rg_valid_row_5 = 1'h0;
    inst1_rg_valid_row_6 = 1'h0;
    inst1_rg_valid_row_7 = 1'h0;
    inst1_rg_valid_row_8 = 1'h0;
    inst1_rg_valid_row_9 = 1'h0;
    inst1_rg_w_cntr = 8'hAA;
    inst1_rg_weightload = 1'h0;
    inst1_rg_weightload_req = 1'h0;
    inst1_rg_which_buffer = 1'h0;
    inst1_rg_wt_addr = 8'hAA;
    inst1_rg_wt_cntr = 8'hAA;
    inst1_rg_zero_cntr = 8'hAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_subifc_put_compute_params_put)
	begin
	  v__h45944 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_subifc_put_compute_params_put)
	$display(v__h45944,
		 "Received GEMM params",
		 subifc_put_compute_params_put[66:59],
		 subifc_put_compute_params_put[74:67],
		 subifc_put_compute_params_put_BITS_66_TO_59_19_ETC___d721[7:0]);
  end
  // synopsys translate_on
endmodule  // mkcompute

