
Code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000abc0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000019c  0800ad90  0800ad90  0000bd90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800af2c  0800af2c  0000c08c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800af2c  0800af2c  0000bf2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800af34  0800af34  0000c08c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800af34  0800af34  0000bf34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800af38  0800af38  0000bf38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  0800af3c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b38  2000008c  0800afc8  0000c08c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000bc4  0800afc8  0000cbc4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c08c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ff89  00000000  00000000  0000c0bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000048ae  00000000  00000000  0002c045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016e0  00000000  00000000  000308f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001260  00000000  00000000  00031fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ae3a  00000000  00000000  00033238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cf68  00000000  00000000  0005e072  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f8592  00000000  00000000  0007afda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017356c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006620  00000000  00000000  001735b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  00179bd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000008c 	.word	0x2000008c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ad78 	.word	0x0800ad78

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000090 	.word	0x20000090
 800020c:	0800ad78 	.word	0x0800ad78

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <board_get_unique_id>:
#include <stddef.h>
#include <stdint.h>

// Minimal stub for board_get_unique_id required by tinyusb board API.
// Returns 0 bytes (no unique id available).
size_t board_get_unique_id(uint8_t id[], size_t max_len) {
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
 80005f4:	6039      	str	r1, [r7, #0]
    (void)id;
    (void)max_len;
    return 0;
 80005f6:	2300      	movs	r3, #0
}
 80005f8:	4618      	mov	r0, r3
 80005fa:	370c      	adds	r7, #12
 80005fc:	46bd      	mov	sp, r7
 80005fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000602:	4770      	bx	lr

08000604 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b086      	sub	sp, #24
 8000608:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060a:	f000 fe4b 	bl	80012a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800060e:	f000 f83f 	bl	8000690 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000612:	f000 f9eb 	bl	80009ec <_ZL12MX_GPIO_Initv>
  MX_ADC1_Init();
 8000616:	f000 f8bd 	bl	8000794 <_ZL12MX_ADC1_Initv>
  MX_I2C2_Init();
 800061a:	f000 f917 	bl	800084c <_ZL12MX_I2C2_Initv>
  MX_SPI1_Init();
 800061e:	f000 f949 	bl	80008b4 <_ZL12MX_SPI1_Initv>
  MX_UART4_Init();
 8000622:	f000 f983 	bl	800092c <_ZL13MX_UART4_Initv>
  MX_USB_OTG_FS_PCD_Init();
 8000626:	f000 f9af 	bl	8000988 <_ZL22MX_USB_OTG_FS_PCD_Initv>
 800062a:	2300      	movs	r3, #0
 800062c:	71fb      	strb	r3, [r7, #7]
// Init device stack on roothub port
#if TUSB_VERSION_NUMBER > 2000  // 0.20.0
TU_ATTR_DEPRECATED("Please use tusb_init(rhport, rh_init) instead")
#endif
TU_ATTR_ALWAYS_INLINE static inline bool tud_init (uint8_t rhport) {
  const tusb_rhport_init_t rh_init = {
 800062e:	2301      	movs	r3, #1
 8000630:	713b      	strb	r3, [r7, #4]
 8000632:	2300      	movs	r3, #0
 8000634:	717b      	strb	r3, [r7, #5]
    .role = TUSB_ROLE_DEVICE,
    .speed = TUD_OPT_HIGH_SPEED ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL
  };
  return tud_rhport_init(rhport, &rh_init);
 8000636:	1d3a      	adds	r2, r7, #4
 8000638:	79fb      	ldrb	r3, [r7, #7]
 800063a:	4611      	mov	r1, r2
 800063c:	4618      	mov	r0, r3
 800063e:	f005 faaf 	bl	8005ba0 <tud_rhport_init>
 8000642:	bf00      	nop
  /* USER CODE BEGIN 2 */

  tud_init(BOARD_TUD_RHPORT);

  uint32_t current_tick;
  uint32_t last_send_tick = 0;
 8000644:	2300      	movs	r3, #0
 8000646:	617b      	str	r3, [r7, #20]
  const uint32_t send_interval_ms = 100; // Send every 100ms
 8000648:	2364      	movs	r3, #100	@ 0x64
 800064a:	613b      	str	r3, [r7, #16]
void tud_task_ext(uint32_t timeout_ms, bool in_isr);

// Task function should be called in main/rtos loop
TU_ATTR_ALWAYS_INLINE static inline
void tud_task (void) {
  tud_task_ext(UINT32_MAX, false);
 800064c:	2100      	movs	r1, #0
 800064e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000652:	f005 fbf7 	bl	8005e44 <tud_task_ext>
}
 8000656:	bf00      	nop

    /* USER CODE BEGIN 3 */

    tud_task();

    current_tick = HAL_GetTick(); // Get the current system tick (ms)
 8000658:	f000 fe8a 	bl	8001370 <HAL_GetTick>
 800065c:	60f8      	str	r0, [r7, #12]

    // Check if it's time to send data
    if (current_tick - last_send_tick >= send_interval_ms)
 800065e:	68fa      	ldr	r2, [r7, #12]
 8000660:	697b      	ldr	r3, [r7, #20]
 8000662:	1ad3      	subs	r3, r2, r3
 8000664:	2b63      	cmp	r3, #99	@ 0x63
 8000666:	d9f1      	bls.n	800064c <main+0x48>
    {
      last_send_tick = current_tick;
 8000668:	68fb      	ldr	r3, [r7, #12]
 800066a:	617b      	str	r3, [r7, #20]

      // 1. Format the tick count into a string with a newline
      int len = snprintf(usb_tx_buffer, MAX_TICK_MSG_LEN, "Tick: %lu ms\r\n", current_tick);
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	4a06      	ldr	r2, [pc, #24]	@ (8000688 <main+0x84>)
 8000670:	2128      	movs	r1, #40	@ 0x28
 8000672:	4806      	ldr	r0, [pc, #24]	@ (800068c <main+0x88>)
 8000674:	f009 fecc 	bl	800a410 <sniprintf>
 8000678:	60b8      	str	r0, [r7, #8]

      // 2. Use the new helper function to send the data
      cdc_send_string(usb_tx_buffer, len);
 800067a:	68bb      	ldr	r3, [r7, #8]
 800067c:	4619      	mov	r1, r3
 800067e:	4803      	ldr	r0, [pc, #12]	@ (800068c <main+0x88>)
 8000680:	f000 fa86 	bl	8000b90 <_Z15cdc_send_stringPKcj>
    }
  }
 8000684:	e7e2      	b.n	800064c <main+0x48>
 8000686:	bf00      	nop
 8000688:	0800ad90 	.word	0x0800ad90
 800068c:	200006c8 	.word	0x200006c8

08000690 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b094      	sub	sp, #80	@ 0x50
 8000694:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000696:	f107 031c 	add.w	r3, r7, #28
 800069a:	2234      	movs	r2, #52	@ 0x34
 800069c:	2100      	movs	r1, #0
 800069e:	4618      	mov	r0, r3
 80006a0:	f009 feec 	bl	800a47c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a4:	f107 0308 	add.w	r3, r7, #8
 80006a8:	2200      	movs	r2, #0
 80006aa:	601a      	str	r2, [r3, #0]
 80006ac:	605a      	str	r2, [r3, #4]
 80006ae:	609a      	str	r2, [r3, #8]
 80006b0:	60da      	str	r2, [r3, #12]
 80006b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006b4:	2300      	movs	r3, #0
 80006b6:	607b      	str	r3, [r7, #4]
 80006b8:	4b34      	ldr	r3, [pc, #208]	@ (800078c <SystemClock_Config+0xfc>)
 80006ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006bc:	4a33      	ldr	r2, [pc, #204]	@ (800078c <SystemClock_Config+0xfc>)
 80006be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80006c4:	4b31      	ldr	r3, [pc, #196]	@ (800078c <SystemClock_Config+0xfc>)
 80006c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006cc:	607b      	str	r3, [r7, #4]
 80006ce:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006d0:	2300      	movs	r3, #0
 80006d2:	603b      	str	r3, [r7, #0]
 80006d4:	4b2e      	ldr	r3, [pc, #184]	@ (8000790 <SystemClock_Config+0x100>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a2d      	ldr	r2, [pc, #180]	@ (8000790 <SystemClock_Config+0x100>)
 80006da:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80006de:	6013      	str	r3, [r2, #0]
 80006e0:	4b2b      	ldr	r3, [pc, #172]	@ (8000790 <SystemClock_Config+0x100>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006e8:	603b      	str	r3, [r7, #0]
 80006ea:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006ec:	2301      	movs	r3, #1
 80006ee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006f0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006f4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006f6:	2302      	movs	r3, #2
 80006f8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006fa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006fe:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000700:	2304      	movs	r3, #4
 8000702:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000704:	23b4      	movs	r3, #180	@ 0xb4
 8000706:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000708:	2302      	movs	r3, #2
 800070a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800070c:	2309      	movs	r3, #9
 800070e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000710:	2302      	movs	r3, #2
 8000712:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000714:	f107 031c 	add.w	r3, r7, #28
 8000718:	4618      	mov	r0, r3
 800071a:	f002 fccd 	bl	80030b8 <HAL_RCC_OscConfig>
 800071e:	4603      	mov	r3, r0
 8000720:	2b00      	cmp	r3, #0
 8000722:	bf14      	ite	ne
 8000724:	2301      	movne	r3, #1
 8000726:	2300      	moveq	r3, #0
 8000728:	b2db      	uxtb	r3, r3
 800072a:	2b00      	cmp	r3, #0
 800072c:	d001      	beq.n	8000732 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800072e:	f000 fa64 	bl	8000bfa <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000732:	f001 fdfd 	bl	8002330 <HAL_PWREx_EnableOverDrive>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	bf14      	ite	ne
 800073c:	2301      	movne	r3, #1
 800073e:	2300      	moveq	r3, #0
 8000740:	b2db      	uxtb	r3, r3
 8000742:	2b00      	cmp	r3, #0
 8000744:	d001      	beq.n	800074a <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000746:	f000 fa58 	bl	8000bfa <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800074a:	230f      	movs	r3, #15
 800074c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800074e:	2302      	movs	r3, #2
 8000750:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000752:	2300      	movs	r3, #0
 8000754:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000756:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800075a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800075c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000760:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000762:	f107 0308 	add.w	r3, r7, #8
 8000766:	2105      	movs	r1, #5
 8000768:	4618      	mov	r0, r3
 800076a:	f001 fe31 	bl	80023d0 <HAL_RCC_ClockConfig>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	bf14      	ite	ne
 8000774:	2301      	movne	r3, #1
 8000776:	2300      	moveq	r3, #0
 8000778:	b2db      	uxtb	r3, r3
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 800077e:	f000 fa3c 	bl	8000bfa <Error_Handler>
  }
}
 8000782:	bf00      	nop
 8000784:	3750      	adds	r7, #80	@ 0x50
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	40023800 	.word	0x40023800
 8000790:	40007000 	.word	0x40007000

08000794 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b084      	sub	sp, #16
 8000798:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800079a:	463b      	mov	r3, r7
 800079c:	2200      	movs	r2, #0
 800079e:	601a      	str	r2, [r3, #0]
 80007a0:	605a      	str	r2, [r3, #4]
 80007a2:	609a      	str	r2, [r3, #8]
 80007a4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80007a6:	4b26      	ldr	r3, [pc, #152]	@ (8000840 <_ZL12MX_ADC1_Initv+0xac>)
 80007a8:	4a26      	ldr	r2, [pc, #152]	@ (8000844 <_ZL12MX_ADC1_Initv+0xb0>)
 80007aa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80007ac:	4b24      	ldr	r3, [pc, #144]	@ (8000840 <_ZL12MX_ADC1_Initv+0xac>)
 80007ae:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80007b2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007b4:	4b22      	ldr	r3, [pc, #136]	@ (8000840 <_ZL12MX_ADC1_Initv+0xac>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80007ba:	4b21      	ldr	r3, [pc, #132]	@ (8000840 <_ZL12MX_ADC1_Initv+0xac>)
 80007bc:	2200      	movs	r2, #0
 80007be:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007c0:	4b1f      	ldr	r3, [pc, #124]	@ (8000840 <_ZL12MX_ADC1_Initv+0xac>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007c6:	4b1e      	ldr	r3, [pc, #120]	@ (8000840 <_ZL12MX_ADC1_Initv+0xac>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007ce:	4b1c      	ldr	r3, [pc, #112]	@ (8000840 <_ZL12MX_ADC1_Initv+0xac>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007d4:	4b1a      	ldr	r3, [pc, #104]	@ (8000840 <_ZL12MX_ADC1_Initv+0xac>)
 80007d6:	4a1c      	ldr	r2, [pc, #112]	@ (8000848 <_ZL12MX_ADC1_Initv+0xb4>)
 80007d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007da:	4b19      	ldr	r3, [pc, #100]	@ (8000840 <_ZL12MX_ADC1_Initv+0xac>)
 80007dc:	2200      	movs	r2, #0
 80007de:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80007e0:	4b17      	ldr	r3, [pc, #92]	@ (8000840 <_ZL12MX_ADC1_Initv+0xac>)
 80007e2:	2201      	movs	r2, #1
 80007e4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007e6:	4b16      	ldr	r3, [pc, #88]	@ (8000840 <_ZL12MX_ADC1_Initv+0xac>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007ee:	4b14      	ldr	r3, [pc, #80]	@ (8000840 <_ZL12MX_ADC1_Initv+0xac>)
 80007f0:	2201      	movs	r2, #1
 80007f2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007f4:	4812      	ldr	r0, [pc, #72]	@ (8000840 <_ZL12MX_ADC1_Initv+0xac>)
 80007f6:	f000 fdeb 	bl	80013d0 <HAL_ADC_Init>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	bf14      	ite	ne
 8000800:	2301      	movne	r3, #1
 8000802:	2300      	moveq	r3, #0
 8000804:	b2db      	uxtb	r3, r3
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <_ZL12MX_ADC1_Initv+0x7a>
  {
    Error_Handler();
 800080a:	f000 f9f6 	bl	8000bfa <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800080e:	2303      	movs	r3, #3
 8000810:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000812:	2301      	movs	r3, #1
 8000814:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000816:	2300      	movs	r3, #0
 8000818:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800081a:	463b      	mov	r3, r7
 800081c:	4619      	mov	r1, r3
 800081e:	4808      	ldr	r0, [pc, #32]	@ (8000840 <_ZL12MX_ADC1_Initv+0xac>)
 8000820:	f000 fe1a 	bl	8001458 <HAL_ADC_ConfigChannel>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	bf14      	ite	ne
 800082a:	2301      	movne	r3, #1
 800082c:	2300      	moveq	r3, #0
 800082e:	b2db      	uxtb	r3, r3
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <_ZL12MX_ADC1_Initv+0xa4>
  {
    Error_Handler();
 8000834:	f000 f9e1 	bl	8000bfa <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000838:	bf00      	nop
 800083a:	3710      	adds	r7, #16
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}
 8000840:	200000a8 	.word	0x200000a8
 8000844:	40012000 	.word	0x40012000
 8000848:	0f000001 	.word	0x0f000001

0800084c <_ZL12MX_I2C2_Initv>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000850:	4b15      	ldr	r3, [pc, #84]	@ (80008a8 <_ZL12MX_I2C2_Initv+0x5c>)
 8000852:	4a16      	ldr	r2, [pc, #88]	@ (80008ac <_ZL12MX_I2C2_Initv+0x60>)
 8000854:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000856:	4b14      	ldr	r3, [pc, #80]	@ (80008a8 <_ZL12MX_I2C2_Initv+0x5c>)
 8000858:	4a15      	ldr	r2, [pc, #84]	@ (80008b0 <_ZL12MX_I2C2_Initv+0x64>)
 800085a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800085c:	4b12      	ldr	r3, [pc, #72]	@ (80008a8 <_ZL12MX_I2C2_Initv+0x5c>)
 800085e:	2200      	movs	r2, #0
 8000860:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000862:	4b11      	ldr	r3, [pc, #68]	@ (80008a8 <_ZL12MX_I2C2_Initv+0x5c>)
 8000864:	2200      	movs	r2, #0
 8000866:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000868:	4b0f      	ldr	r3, [pc, #60]	@ (80008a8 <_ZL12MX_I2C2_Initv+0x5c>)
 800086a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800086e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000870:	4b0d      	ldr	r3, [pc, #52]	@ (80008a8 <_ZL12MX_I2C2_Initv+0x5c>)
 8000872:	2200      	movs	r2, #0
 8000874:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000876:	4b0c      	ldr	r3, [pc, #48]	@ (80008a8 <_ZL12MX_I2C2_Initv+0x5c>)
 8000878:	2200      	movs	r2, #0
 800087a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800087c:	4b0a      	ldr	r3, [pc, #40]	@ (80008a8 <_ZL12MX_I2C2_Initv+0x5c>)
 800087e:	2200      	movs	r2, #0
 8000880:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000882:	4b09      	ldr	r3, [pc, #36]	@ (80008a8 <_ZL12MX_I2C2_Initv+0x5c>)
 8000884:	2200      	movs	r2, #0
 8000886:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000888:	4807      	ldr	r0, [pc, #28]	@ (80008a8 <_ZL12MX_I2C2_Initv+0x5c>)
 800088a:	f001 fad3 	bl	8001e34 <HAL_I2C_Init>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	bf14      	ite	ne
 8000894:	2301      	movne	r3, #1
 8000896:	2300      	moveq	r3, #0
 8000898:	b2db      	uxtb	r3, r3
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <_ZL12MX_I2C2_Initv+0x56>
  {
    Error_Handler();
 800089e:	f000 f9ac 	bl	8000bfa <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80008a2:	bf00      	nop
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	200000f0 	.word	0x200000f0
 80008ac:	40005800 	.word	0x40005800
 80008b0:	000186a0 	.word	0x000186a0

080008b4 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80008b8:	4b1a      	ldr	r3, [pc, #104]	@ (8000924 <_ZL12MX_SPI1_Initv+0x70>)
 80008ba:	4a1b      	ldr	r2, [pc, #108]	@ (8000928 <_ZL12MX_SPI1_Initv+0x74>)
 80008bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80008be:	4b19      	ldr	r3, [pc, #100]	@ (8000924 <_ZL12MX_SPI1_Initv+0x70>)
 80008c0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80008c4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80008c6:	4b17      	ldr	r3, [pc, #92]	@ (8000924 <_ZL12MX_SPI1_Initv+0x70>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008cc:	4b15      	ldr	r3, [pc, #84]	@ (8000924 <_ZL12MX_SPI1_Initv+0x70>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008d2:	4b14      	ldr	r3, [pc, #80]	@ (8000924 <_ZL12MX_SPI1_Initv+0x70>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008d8:	4b12      	ldr	r3, [pc, #72]	@ (8000924 <_ZL12MX_SPI1_Initv+0x70>)
 80008da:	2200      	movs	r2, #0
 80008dc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80008de:	4b11      	ldr	r3, [pc, #68]	@ (8000924 <_ZL12MX_SPI1_Initv+0x70>)
 80008e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008e4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80008e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000924 <_ZL12MX_SPI1_Initv+0x70>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008ec:	4b0d      	ldr	r3, [pc, #52]	@ (8000924 <_ZL12MX_SPI1_Initv+0x70>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000924 <_ZL12MX_SPI1_Initv+0x70>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008f8:	4b0a      	ldr	r3, [pc, #40]	@ (8000924 <_ZL12MX_SPI1_Initv+0x70>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80008fe:	4b09      	ldr	r3, [pc, #36]	@ (8000924 <_ZL12MX_SPI1_Initv+0x70>)
 8000900:	220a      	movs	r2, #10
 8000902:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000904:	4807      	ldr	r0, [pc, #28]	@ (8000924 <_ZL12MX_SPI1_Initv+0x70>)
 8000906:	f002 fe75 	bl	80035f4 <HAL_SPI_Init>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	bf14      	ite	ne
 8000910:	2301      	movne	r3, #1
 8000912:	2300      	moveq	r3, #0
 8000914:	b2db      	uxtb	r3, r3
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <_ZL12MX_SPI1_Initv+0x6a>
  {
    Error_Handler();
 800091a:	f000 f96e 	bl	8000bfa <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800091e:	bf00      	nop
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	20000144 	.word	0x20000144
 8000928:	40013000 	.word	0x40013000

0800092c <_ZL13MX_UART4_Initv>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000930:	4b13      	ldr	r3, [pc, #76]	@ (8000980 <_ZL13MX_UART4_Initv+0x54>)
 8000932:	4a14      	ldr	r2, [pc, #80]	@ (8000984 <_ZL13MX_UART4_Initv+0x58>)
 8000934:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000936:	4b12      	ldr	r3, [pc, #72]	@ (8000980 <_ZL13MX_UART4_Initv+0x54>)
 8000938:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800093c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800093e:	4b10      	ldr	r3, [pc, #64]	@ (8000980 <_ZL13MX_UART4_Initv+0x54>)
 8000940:	2200      	movs	r2, #0
 8000942:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000944:	4b0e      	ldr	r3, [pc, #56]	@ (8000980 <_ZL13MX_UART4_Initv+0x54>)
 8000946:	2200      	movs	r2, #0
 8000948:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800094a:	4b0d      	ldr	r3, [pc, #52]	@ (8000980 <_ZL13MX_UART4_Initv+0x54>)
 800094c:	2200      	movs	r2, #0
 800094e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000950:	4b0b      	ldr	r3, [pc, #44]	@ (8000980 <_ZL13MX_UART4_Initv+0x54>)
 8000952:	220c      	movs	r2, #12
 8000954:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000956:	4b0a      	ldr	r3, [pc, #40]	@ (8000980 <_ZL13MX_UART4_Initv+0x54>)
 8000958:	2200      	movs	r2, #0
 800095a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800095c:	4b08      	ldr	r3, [pc, #32]	@ (8000980 <_ZL13MX_UART4_Initv+0x54>)
 800095e:	2200      	movs	r2, #0
 8000960:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000962:	4807      	ldr	r0, [pc, #28]	@ (8000980 <_ZL13MX_UART4_Initv+0x54>)
 8000964:	f002 fecf 	bl	8003706 <HAL_UART_Init>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	bf14      	ite	ne
 800096e:	2301      	movne	r3, #1
 8000970:	2300      	moveq	r3, #0
 8000972:	b2db      	uxtb	r3, r3
 8000974:	2b00      	cmp	r3, #0
 8000976:	d001      	beq.n	800097c <_ZL13MX_UART4_Initv+0x50>
  {
    Error_Handler();
 8000978:	f000 f93f 	bl	8000bfa <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800097c:	bf00      	nop
 800097e:	bd80      	pop	{r7, pc}
 8000980:	2000019c 	.word	0x2000019c
 8000984:	40004c00 	.word	0x40004c00

08000988 <_ZL22MX_USB_OTG_FS_PCD_Initv>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800098c:	4b16      	ldr	r3, [pc, #88]	@ (80009e8 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800098e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000992:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000994:	4b14      	ldr	r3, [pc, #80]	@ (80009e8 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8000996:	2206      	movs	r2, #6
 8000998:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800099a:	4b13      	ldr	r3, [pc, #76]	@ (80009e8 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800099c:	2202      	movs	r2, #2
 800099e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80009a0:	4b11      	ldr	r3, [pc, #68]	@ (80009e8 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80009a6:	4b10      	ldr	r3, [pc, #64]	@ (80009e8 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 80009a8:	2202      	movs	r2, #2
 80009aa:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80009ac:	4b0e      	ldr	r3, [pc, #56]	@ (80009e8 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80009b2:	4b0d      	ldr	r3, [pc, #52]	@ (80009e8 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80009b8:	4b0b      	ldr	r3, [pc, #44]	@ (80009e8 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80009be:	4b0a      	ldr	r3, [pc, #40]	@ (80009e8 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80009c4:	4b08      	ldr	r3, [pc, #32]	@ (80009e8 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80009ca:	4807      	ldr	r0, [pc, #28]	@ (80009e8 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 80009cc:	f001 fb76 	bl	80020bc <HAL_PCD_Init>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	bf14      	ite	ne
 80009d6:	2301      	movne	r3, #1
 80009d8:	2300      	moveq	r3, #0
 80009da:	b2db      	uxtb	r3, r3
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x5c>
  {
    Error_Handler();
 80009e0:	f000 f90b 	bl	8000bfa <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80009e4:	bf00      	nop
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	200001e4 	.word	0x200001e4

080009ec <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b08a      	sub	sp, #40	@ 0x28
 80009f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f2:	f107 0314 	add.w	r3, r7, #20
 80009f6:	2200      	movs	r2, #0
 80009f8:	601a      	str	r2, [r3, #0]
 80009fa:	605a      	str	r2, [r3, #4]
 80009fc:	609a      	str	r2, [r3, #8]
 80009fe:	60da      	str	r2, [r3, #12]
 8000a00:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a02:	2300      	movs	r3, #0
 8000a04:	613b      	str	r3, [r7, #16]
 8000a06:	4b5d      	ldr	r3, [pc, #372]	@ (8000b7c <_ZL12MX_GPIO_Initv+0x190>)
 8000a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0a:	4a5c      	ldr	r2, [pc, #368]	@ (8000b7c <_ZL12MX_GPIO_Initv+0x190>)
 8000a0c:	f043 0304 	orr.w	r3, r3, #4
 8000a10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a12:	4b5a      	ldr	r3, [pc, #360]	@ (8000b7c <_ZL12MX_GPIO_Initv+0x190>)
 8000a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a16:	f003 0304 	and.w	r3, r3, #4
 8000a1a:	613b      	str	r3, [r7, #16]
 8000a1c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a1e:	2300      	movs	r3, #0
 8000a20:	60fb      	str	r3, [r7, #12]
 8000a22:	4b56      	ldr	r3, [pc, #344]	@ (8000b7c <_ZL12MX_GPIO_Initv+0x190>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a26:	4a55      	ldr	r2, [pc, #340]	@ (8000b7c <_ZL12MX_GPIO_Initv+0x190>)
 8000a28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a2e:	4b53      	ldr	r3, [pc, #332]	@ (8000b7c <_ZL12MX_GPIO_Initv+0x190>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a36:	60fb      	str	r3, [r7, #12]
 8000a38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	60bb      	str	r3, [r7, #8]
 8000a3e:	4b4f      	ldr	r3, [pc, #316]	@ (8000b7c <_ZL12MX_GPIO_Initv+0x190>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a42:	4a4e      	ldr	r2, [pc, #312]	@ (8000b7c <_ZL12MX_GPIO_Initv+0x190>)
 8000a44:	f043 0301 	orr.w	r3, r3, #1
 8000a48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a4a:	4b4c      	ldr	r3, [pc, #304]	@ (8000b7c <_ZL12MX_GPIO_Initv+0x190>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4e:	f003 0301 	and.w	r3, r3, #1
 8000a52:	60bb      	str	r3, [r7, #8]
 8000a54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a56:	2300      	movs	r3, #0
 8000a58:	607b      	str	r3, [r7, #4]
 8000a5a:	4b48      	ldr	r3, [pc, #288]	@ (8000b7c <_ZL12MX_GPIO_Initv+0x190>)
 8000a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5e:	4a47      	ldr	r2, [pc, #284]	@ (8000b7c <_ZL12MX_GPIO_Initv+0x190>)
 8000a60:	f043 0302 	orr.w	r3, r3, #2
 8000a64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a66:	4b45      	ldr	r3, [pc, #276]	@ (8000b7c <_ZL12MX_GPIO_Initv+0x190>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6a:	f003 0302 	and.w	r3, r3, #2
 8000a6e:	607b      	str	r3, [r7, #4]
 8000a70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a72:	2300      	movs	r3, #0
 8000a74:	603b      	str	r3, [r7, #0]
 8000a76:	4b41      	ldr	r3, [pc, #260]	@ (8000b7c <_ZL12MX_GPIO_Initv+0x190>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a7a:	4a40      	ldr	r2, [pc, #256]	@ (8000b7c <_ZL12MX_GPIO_Initv+0x190>)
 8000a7c:	f043 0308 	orr.w	r3, r3, #8
 8000a80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a82:	4b3e      	ldr	r3, [pc, #248]	@ (8000b7c <_ZL12MX_GPIO_Initv+0x190>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a86:	f003 0308 	and.w	r3, r3, #8
 8000a8a:	603b      	str	r3, [r7, #0]
 8000a8c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI_CS1_Pin|LORA_DIO0_Pin|PYRO3_TRIGGER_Pin|PRYO2_TRIGGER_Pin
 8000a8e:	2200      	movs	r2, #0
 8000a90:	f246 018e 	movw	r1, #24718	@ 0x608e
 8000a94:	483a      	ldr	r0, [pc, #232]	@ (8000b80 <_ZL12MX_GPIO_Initv+0x194>)
 8000a96:	f001 f9b3 	bl	8001e00 <HAL_GPIO_WritePin>
                          |PRYO1_TRIGGER_Pin|LORA_RESET_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LORA_CS_Pin|BARO_CS_Pin|FLASH_CS_Pin|FLASH_RESET_Pin
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	f44f 71f8 	mov.w	r1, #496	@ 0x1f0
 8000aa0:	4838      	ldr	r0, [pc, #224]	@ (8000b84 <_ZL12MX_GPIO_Initv+0x198>)
 8000aa2:	f001 f9ad 	bl	8001e00 <HAL_GPIO_WritePin>
                          |FLASH_WP_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SPI_CS1_Pin LORA_DIO0_Pin PYRO3_TRIGGER_Pin PRYO2_TRIGGER_Pin
                           PRYO1_TRIGGER_Pin LORA_RESET_Pin */
  GPIO_InitStruct.Pin = SPI_CS1_Pin|LORA_DIO0_Pin|PYRO3_TRIGGER_Pin|PRYO2_TRIGGER_Pin
 8000aa6:	f246 038e 	movw	r3, #24718	@ 0x608e
 8000aaa:	617b      	str	r3, [r7, #20]
                          |PRYO1_TRIGGER_Pin|LORA_RESET_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aac:	2301      	movs	r3, #1
 8000aae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ab8:	f107 0314 	add.w	r3, r7, #20
 8000abc:	4619      	mov	r1, r3
 8000abe:	4830      	ldr	r0, [pc, #192]	@ (8000b80 <_ZL12MX_GPIO_Initv+0x194>)
 8000ac0:	f001 f80a 	bl	8001ad8 <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_INT1_Pin */
  GPIO_InitStruct.Pin = IMU_INT1_Pin;
 8000ac4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ac8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000aca:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ace:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMU_INT1_GPIO_Port, &GPIO_InitStruct);
 8000ad4:	f107 0314 	add.w	r3, r7, #20
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4829      	ldr	r0, [pc, #164]	@ (8000b80 <_ZL12MX_GPIO_Initv+0x194>)
 8000adc:	f000 fffc 	bl	8001ad8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SERVO3_Pin SERVO2_Pin SERVO1_Pin */
  GPIO_InitStruct.Pin = SERVO3_Pin|SERVO2_Pin|SERVO1_Pin;
 8000ae0:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000ae4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae6:	2302      	movs	r3, #2
 8000ae8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aea:	2300      	movs	r3, #0
 8000aec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aee:	2300      	movs	r3, #0
 8000af0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000af2:	2301      	movs	r3, #1
 8000af4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000af6:	f107 0314 	add.w	r3, r7, #20
 8000afa:	4619      	mov	r1, r3
 8000afc:	4822      	ldr	r0, [pc, #136]	@ (8000b88 <_ZL12MX_GPIO_Initv+0x19c>)
 8000afe:	f000 ffeb 	bl	8001ad8 <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_CS_Pin */
  GPIO_InitStruct.Pin = IMU_CS_Pin;
 8000b02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b08:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMU_CS_GPIO_Port, &GPIO_InitStruct);
 8000b12:	f107 0314 	add.w	r3, r7, #20
 8000b16:	4619      	mov	r1, r3
 8000b18:	481b      	ldr	r0, [pc, #108]	@ (8000b88 <_ZL12MX_GPIO_Initv+0x19c>)
 8000b1a:	f000 ffdd 	bl	8001ad8 <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_INT2_Pin */
  GPIO_InitStruct.Pin = IMU_INT2_Pin;
 8000b1e:	2304      	movs	r3, #4
 8000b20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b22:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMU_INT2_GPIO_Port, &GPIO_InitStruct);
 8000b2c:	f107 0314 	add.w	r3, r7, #20
 8000b30:	4619      	mov	r1, r3
 8000b32:	4816      	ldr	r0, [pc, #88]	@ (8000b8c <_ZL12MX_GPIO_Initv+0x1a0>)
 8000b34:	f000 ffd0 	bl	8001ad8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LORA_CS_Pin BARO_CS_Pin FLASH_CS_Pin FLASH_RESET_Pin
                           FLASH_WP_Pin */
  GPIO_InitStruct.Pin = LORA_CS_Pin|BARO_CS_Pin|FLASH_CS_Pin|FLASH_RESET_Pin
 8000b38:	f44f 73f8 	mov.w	r3, #496	@ 0x1f0
 8000b3c:	617b      	str	r3, [r7, #20]
                          |FLASH_WP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b3e:	2301      	movs	r3, #1
 8000b40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b42:	2300      	movs	r3, #0
 8000b44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b46:	2300      	movs	r3, #0
 8000b48:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b4a:	f107 0314 	add.w	r3, r7, #20
 8000b4e:	4619      	mov	r1, r3
 8000b50:	480c      	ldr	r0, [pc, #48]	@ (8000b84 <_ZL12MX_GPIO_Initv+0x198>)
 8000b52:	f000 ffc1 	bl	8001ad8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPS_INT_Pin */
  GPIO_InitStruct.Pin = GPS_INT_Pin;
 8000b56:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b5c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b62:	2300      	movs	r3, #0
 8000b64:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPS_INT_GPIO_Port, &GPIO_InitStruct);
 8000b66:	f107 0314 	add.w	r3, r7, #20
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	4805      	ldr	r0, [pc, #20]	@ (8000b84 <_ZL12MX_GPIO_Initv+0x198>)
 8000b6e:	f000 ffb3 	bl	8001ad8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b72:	bf00      	nop
 8000b74:	3728      	adds	r7, #40	@ 0x28
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	40023800 	.word	0x40023800
 8000b80:	40020800 	.word	0x40020800
 8000b84:	40020400 	.word	0x40020400
 8000b88:	40020000 	.word	0x40020000
 8000b8c:	40020c00 	.word	0x40020c00

08000b90 <_Z15cdc_send_stringPKcj>:
 * * @param str Pointer to the character array (string) to send.
 * @param len Length of the string (in bytes).
 * @retval The number of bytes successfully written to the USB buffer.
 */
size_t cdc_send_string(const char* str, size_t len)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b086      	sub	sp, #24
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
 8000b98:	6039      	str	r1, [r7, #0]
TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_ready(void) {
  return tud_cdc_n_ready(0);
}

TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_connected(void) {
  return tud_cdc_n_connected(0);
 8000b9a:	2000      	movs	r0, #0
 8000b9c:	f003 fbd0 	bl	8004340 <tud_cdc_n_connected>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	bf00      	nop
    // 1. Check if the USB CDC interface is connected to the host
    if (!tud_cdc_connected())
 8000ba4:	f083 0301 	eor.w	r3, r3, #1
 8000ba8:	b2db      	uxtb	r3, r3
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <_Z15cdc_send_stringPKcj+0x22>
    {
        return 0; // Not connected, nothing sent
 8000bae:	2300      	movs	r3, #0
 8000bb0:	e01f      	b.n	8000bf2 <_Z15cdc_send_stringPKcj+0x62>
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write_flush(void) {
  return tud_cdc_n_write_flush(0);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write_available(void) {
  return tud_cdc_n_write_available(0);
 8000bb2:	2000      	movs	r0, #0
 8000bb4:	f003 fc4a 	bl	800444c <tud_cdc_n_write_available>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	bf00      	nop
    }

    // 2. Check if the USB transmit buffer has enough space for the whole string
    if (tud_cdc_write_available() < len)
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	bf8c      	ite	hi
 8000bc2:	2301      	movhi	r3, #1
 8000bc4:	2300      	movls	r3, #0
 8000bc6:	b2db      	uxtb	r3, r3
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <_Z15cdc_send_stringPKcj+0x40>
    {
        // Not enough space, we can either:
        // a) Return 0 (what we do here, for simplicity)
        // b) Write only what fits (more complex, but better for high throughput)
        return 0; 
 8000bcc:	2300      	movs	r3, #0
 8000bce:	e010      	b.n	8000bf2 <_Z15cdc_send_stringPKcj+0x62>
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	613b      	str	r3, [r7, #16]
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	60fb      	str	r3, [r7, #12]
  return tud_cdc_n_write(0, buffer, bufsize);
 8000bd8:	68fa      	ldr	r2, [r7, #12]
 8000bda:	6939      	ldr	r1, [r7, #16]
 8000bdc:	2000      	movs	r0, #0
 8000bde:	f003 fbf5 	bl	80043cc <tud_cdc_n_write>
 8000be2:	4603      	mov	r3, r0
 8000be4:	bf00      	nop
    }

    // 3. Write the string to the USB buffer
    size_t written_len = tud_cdc_write(str, len);
 8000be6:	617b      	str	r3, [r7, #20]
  return tud_cdc_n_write_flush(0);
 8000be8:	2000      	movs	r0, #0
 8000bea:	f003 fc11 	bl	8004410 <tud_cdc_n_write_flush>
 8000bee:	bf00      	nop
    // 4. Flush the buffer to ensure the data is sent immediately
    // NOTE: For better performance, you might only flush periodically, 
    // but for simple messages, flushing immediately is often best.
    tud_cdc_write_flush();

    return written_len;
 8000bf0:	697b      	ldr	r3, [r7, #20]
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	3718      	adds	r7, #24
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}

08000bfa <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bfa:	b480      	push	{r7}
 8000bfc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bfe:	b672      	cpsid	i
}
 8000c00:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c02:	bf00      	nop
 8000c04:	e7fd      	b.n	8000c02 <Error_Handler+0x8>
	...

08000c08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b083      	sub	sp, #12
 8000c0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c0e:	2300      	movs	r3, #0
 8000c10:	607b      	str	r3, [r7, #4]
 8000c12:	4b10      	ldr	r3, [pc, #64]	@ (8000c54 <HAL_MspInit+0x4c>)
 8000c14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c16:	4a0f      	ldr	r2, [pc, #60]	@ (8000c54 <HAL_MspInit+0x4c>)
 8000c18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c1e:	4b0d      	ldr	r3, [pc, #52]	@ (8000c54 <HAL_MspInit+0x4c>)
 8000c20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c26:	607b      	str	r3, [r7, #4]
 8000c28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	603b      	str	r3, [r7, #0]
 8000c2e:	4b09      	ldr	r3, [pc, #36]	@ (8000c54 <HAL_MspInit+0x4c>)
 8000c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c32:	4a08      	ldr	r2, [pc, #32]	@ (8000c54 <HAL_MspInit+0x4c>)
 8000c34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c38:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c3a:	4b06      	ldr	r3, [pc, #24]	@ (8000c54 <HAL_MspInit+0x4c>)
 8000c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c42:	603b      	str	r3, [r7, #0]
 8000c44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c46:	bf00      	nop
 8000c48:	370c      	adds	r7, #12
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop
 8000c54:	40023800 	.word	0x40023800

08000c58 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b08a      	sub	sp, #40	@ 0x28
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c60:	f107 0314 	add.w	r3, r7, #20
 8000c64:	2200      	movs	r2, #0
 8000c66:	601a      	str	r2, [r3, #0]
 8000c68:	605a      	str	r2, [r3, #4]
 8000c6a:	609a      	str	r2, [r3, #8]
 8000c6c:	60da      	str	r2, [r3, #12]
 8000c6e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a17      	ldr	r2, [pc, #92]	@ (8000cd4 <HAL_ADC_MspInit+0x7c>)
 8000c76:	4293      	cmp	r3, r2
 8000c78:	d127      	bne.n	8000cca <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	613b      	str	r3, [r7, #16]
 8000c7e:	4b16      	ldr	r3, [pc, #88]	@ (8000cd8 <HAL_ADC_MspInit+0x80>)
 8000c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c82:	4a15      	ldr	r2, [pc, #84]	@ (8000cd8 <HAL_ADC_MspInit+0x80>)
 8000c84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c88:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c8a:	4b13      	ldr	r3, [pc, #76]	@ (8000cd8 <HAL_ADC_MspInit+0x80>)
 8000c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000c92:	613b      	str	r3, [r7, #16]
 8000c94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c96:	2300      	movs	r3, #0
 8000c98:	60fb      	str	r3, [r7, #12]
 8000c9a:	4b0f      	ldr	r3, [pc, #60]	@ (8000cd8 <HAL_ADC_MspInit+0x80>)
 8000c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9e:	4a0e      	ldr	r2, [pc, #56]	@ (8000cd8 <HAL_ADC_MspInit+0x80>)
 8000ca0:	f043 0301 	orr.w	r3, r3, #1
 8000ca4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ca6:	4b0c      	ldr	r3, [pc, #48]	@ (8000cd8 <HAL_ADC_MspInit+0x80>)
 8000ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000caa:	f003 0301 	and.w	r3, r3, #1
 8000cae:	60fb      	str	r3, [r7, #12]
 8000cb0:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = PYRO2_CONT_Pin|PYRO1_CONT_Pin|PYRO_ARMED_Pin|PYRO3_CONT_Pin;
 8000cb2:	230f      	movs	r3, #15
 8000cb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cb6:	2303      	movs	r3, #3
 8000cb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cbe:	f107 0314 	add.w	r3, r7, #20
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	4805      	ldr	r0, [pc, #20]	@ (8000cdc <HAL_ADC_MspInit+0x84>)
 8000cc6:	f000 ff07 	bl	8001ad8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000cca:	bf00      	nop
 8000ccc:	3728      	adds	r7, #40	@ 0x28
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	40012000 	.word	0x40012000
 8000cd8:	40023800 	.word	0x40023800
 8000cdc:	40020000 	.word	0x40020000

08000ce0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b08a      	sub	sp, #40	@ 0x28
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ce8:	f107 0314 	add.w	r3, r7, #20
 8000cec:	2200      	movs	r2, #0
 8000cee:	601a      	str	r2, [r3, #0]
 8000cf0:	605a      	str	r2, [r3, #4]
 8000cf2:	609a      	str	r2, [r3, #8]
 8000cf4:	60da      	str	r2, [r3, #12]
 8000cf6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4a29      	ldr	r2, [pc, #164]	@ (8000da4 <HAL_I2C_MspInit+0xc4>)
 8000cfe:	4293      	cmp	r3, r2
 8000d00:	d14b      	bne.n	8000d9a <HAL_I2C_MspInit+0xba>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d02:	2300      	movs	r3, #0
 8000d04:	613b      	str	r3, [r7, #16]
 8000d06:	4b28      	ldr	r3, [pc, #160]	@ (8000da8 <HAL_I2C_MspInit+0xc8>)
 8000d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d0a:	4a27      	ldr	r2, [pc, #156]	@ (8000da8 <HAL_I2C_MspInit+0xc8>)
 8000d0c:	f043 0302 	orr.w	r3, r3, #2
 8000d10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d12:	4b25      	ldr	r3, [pc, #148]	@ (8000da8 <HAL_I2C_MspInit+0xc8>)
 8000d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d16:	f003 0302 	and.w	r3, r3, #2
 8000d1a:	613b      	str	r3, [r7, #16]
 8000d1c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d1e:	2300      	movs	r3, #0
 8000d20:	60fb      	str	r3, [r7, #12]
 8000d22:	4b21      	ldr	r3, [pc, #132]	@ (8000da8 <HAL_I2C_MspInit+0xc8>)
 8000d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d26:	4a20      	ldr	r2, [pc, #128]	@ (8000da8 <HAL_I2C_MspInit+0xc8>)
 8000d28:	f043 0304 	orr.w	r3, r3, #4
 8000d2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d2e:	4b1e      	ldr	r3, [pc, #120]	@ (8000da8 <HAL_I2C_MspInit+0xc8>)
 8000d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d32:	f003 0304 	and.w	r3, r3, #4
 8000d36:	60fb      	str	r3, [r7, #12]
 8000d38:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PC12     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d40:	2312      	movs	r3, #18
 8000d42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d44:	2300      	movs	r3, #0
 8000d46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d48:	2303      	movs	r3, #3
 8000d4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000d4c:	2304      	movs	r3, #4
 8000d4e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d50:	f107 0314 	add.w	r3, r7, #20
 8000d54:	4619      	mov	r1, r3
 8000d56:	4815      	ldr	r0, [pc, #84]	@ (8000dac <HAL_I2C_MspInit+0xcc>)
 8000d58:	f000 febe 	bl	8001ad8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000d5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d62:	2312      	movs	r3, #18
 8000d64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d66:	2300      	movs	r3, #0
 8000d68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d6a:	2303      	movs	r3, #3
 8000d6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000d6e:	2304      	movs	r3, #4
 8000d70:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d72:	f107 0314 	add.w	r3, r7, #20
 8000d76:	4619      	mov	r1, r3
 8000d78:	480d      	ldr	r0, [pc, #52]	@ (8000db0 <HAL_I2C_MspInit+0xd0>)
 8000d7a:	f000 fead 	bl	8001ad8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000d7e:	2300      	movs	r3, #0
 8000d80:	60bb      	str	r3, [r7, #8]
 8000d82:	4b09      	ldr	r3, [pc, #36]	@ (8000da8 <HAL_I2C_MspInit+0xc8>)
 8000d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d86:	4a08      	ldr	r2, [pc, #32]	@ (8000da8 <HAL_I2C_MspInit+0xc8>)
 8000d88:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d8e:	4b06      	ldr	r3, [pc, #24]	@ (8000da8 <HAL_I2C_MspInit+0xc8>)
 8000d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000d96:	60bb      	str	r3, [r7, #8]
 8000d98:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8000d9a:	bf00      	nop
 8000d9c:	3728      	adds	r7, #40	@ 0x28
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	40005800 	.word	0x40005800
 8000da8:	40023800 	.word	0x40023800
 8000dac:	40020400 	.word	0x40020400
 8000db0:	40020800 	.word	0x40020800

08000db4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b08a      	sub	sp, #40	@ 0x28
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dbc:	f107 0314 	add.w	r3, r7, #20
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]
 8000dc4:	605a      	str	r2, [r3, #4]
 8000dc6:	609a      	str	r2, [r3, #8]
 8000dc8:	60da      	str	r2, [r3, #12]
 8000dca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a19      	ldr	r2, [pc, #100]	@ (8000e38 <HAL_SPI_MspInit+0x84>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d12b      	bne.n	8000e2e <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	613b      	str	r3, [r7, #16]
 8000dda:	4b18      	ldr	r3, [pc, #96]	@ (8000e3c <HAL_SPI_MspInit+0x88>)
 8000ddc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dde:	4a17      	ldr	r2, [pc, #92]	@ (8000e3c <HAL_SPI_MspInit+0x88>)
 8000de0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000de4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000de6:	4b15      	ldr	r3, [pc, #84]	@ (8000e3c <HAL_SPI_MspInit+0x88>)
 8000de8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000dee:	613b      	str	r3, [r7, #16]
 8000df0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df2:	2300      	movs	r3, #0
 8000df4:	60fb      	str	r3, [r7, #12]
 8000df6:	4b11      	ldr	r3, [pc, #68]	@ (8000e3c <HAL_SPI_MspInit+0x88>)
 8000df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfa:	4a10      	ldr	r2, [pc, #64]	@ (8000e3c <HAL_SPI_MspInit+0x88>)
 8000dfc:	f043 0301 	orr.w	r3, r3, #1
 8000e00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e02:	4b0e      	ldr	r3, [pc, #56]	@ (8000e3c <HAL_SPI_MspInit+0x88>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e06:	f003 0301 	and.w	r3, r3, #1
 8000e0a:	60fb      	str	r3, [r7, #12]
 8000e0c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000e0e:	23e0      	movs	r3, #224	@ 0xe0
 8000e10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e12:	2302      	movs	r3, #2
 8000e14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e16:	2300      	movs	r3, #0
 8000e18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e1a:	2303      	movs	r3, #3
 8000e1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e1e:	2305      	movs	r3, #5
 8000e20:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e22:	f107 0314 	add.w	r3, r7, #20
 8000e26:	4619      	mov	r1, r3
 8000e28:	4805      	ldr	r0, [pc, #20]	@ (8000e40 <HAL_SPI_MspInit+0x8c>)
 8000e2a:	f000 fe55 	bl	8001ad8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000e2e:	bf00      	nop
 8000e30:	3728      	adds	r7, #40	@ 0x28
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	40013000 	.word	0x40013000
 8000e3c:	40023800 	.word	0x40023800
 8000e40:	40020000 	.word	0x40020000

08000e44 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b08a      	sub	sp, #40	@ 0x28
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e4c:	f107 0314 	add.w	r3, r7, #20
 8000e50:	2200      	movs	r2, #0
 8000e52:	601a      	str	r2, [r3, #0]
 8000e54:	605a      	str	r2, [r3, #4]
 8000e56:	609a      	str	r2, [r3, #8]
 8000e58:	60da      	str	r2, [r3, #12]
 8000e5a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4a19      	ldr	r2, [pc, #100]	@ (8000ec8 <HAL_UART_MspInit+0x84>)
 8000e62:	4293      	cmp	r3, r2
 8000e64:	d12c      	bne.n	8000ec0 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000e66:	2300      	movs	r3, #0
 8000e68:	613b      	str	r3, [r7, #16]
 8000e6a:	4b18      	ldr	r3, [pc, #96]	@ (8000ecc <HAL_UART_MspInit+0x88>)
 8000e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e6e:	4a17      	ldr	r2, [pc, #92]	@ (8000ecc <HAL_UART_MspInit+0x88>)
 8000e70:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000e74:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e76:	4b15      	ldr	r3, [pc, #84]	@ (8000ecc <HAL_UART_MspInit+0x88>)
 8000e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e7a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000e7e:	613b      	str	r3, [r7, #16]
 8000e80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e82:	2300      	movs	r3, #0
 8000e84:	60fb      	str	r3, [r7, #12]
 8000e86:	4b11      	ldr	r3, [pc, #68]	@ (8000ecc <HAL_UART_MspInit+0x88>)
 8000e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e8a:	4a10      	ldr	r2, [pc, #64]	@ (8000ecc <HAL_UART_MspInit+0x88>)
 8000e8c:	f043 0304 	orr.w	r3, r3, #4
 8000e90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e92:	4b0e      	ldr	r3, [pc, #56]	@ (8000ecc <HAL_UART_MspInit+0x88>)
 8000e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e96:	f003 0304 	and.w	r3, r3, #4
 8000e9a:	60fb      	str	r3, [r7, #12]
 8000e9c:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000e9e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000ea2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea4:	2302      	movs	r3, #2
 8000ea6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eac:	2303      	movs	r3, #3
 8000eae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000eb0:	2308      	movs	r3, #8
 8000eb2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eb4:	f107 0314 	add.w	r3, r7, #20
 8000eb8:	4619      	mov	r1, r3
 8000eba:	4805      	ldr	r0, [pc, #20]	@ (8000ed0 <HAL_UART_MspInit+0x8c>)
 8000ebc:	f000 fe0c 	bl	8001ad8 <HAL_GPIO_Init>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 8000ec0:	bf00      	nop
 8000ec2:	3728      	adds	r7, #40	@ 0x28
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	40004c00 	.word	0x40004c00
 8000ecc:	40023800 	.word	0x40023800
 8000ed0:	40020800 	.word	0x40020800

08000ed4 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b0a0      	sub	sp, #128	@ 0x80
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000edc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	601a      	str	r2, [r3, #0]
 8000ee4:	605a      	str	r2, [r3, #4]
 8000ee6:	609a      	str	r2, [r3, #8]
 8000ee8:	60da      	str	r2, [r3, #12]
 8000eea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000eec:	f107 0310 	add.w	r3, r7, #16
 8000ef0:	225c      	movs	r2, #92	@ 0x5c
 8000ef2:	2100      	movs	r1, #0
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f009 fac1 	bl	800a47c <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f02:	d154      	bne.n	8000fae <HAL_PCD_MspInit+0xda>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8000f04:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f08:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIM = 4;
 8000f0a:	2304      	movs	r3, #4
 8000f0c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 96;
 8000f0e:	2360      	movs	r3, #96	@ 0x60
 8000f10:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8000f12:	2302      	movs	r3, #2
 8000f14:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV4;
 8000f16:	2304      	movs	r3, #4
 8000f18:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLSAIP;
 8000f1e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000f22:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f24:	f107 0310 	add.w	r3, r7, #16
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f001 fb6b 	bl	8002604 <HAL_RCCEx_PeriphCLKConfig>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d001      	beq.n	8000f38 <HAL_PCD_MspInit+0x64>
    {
      Error_Handler();
 8000f34:	f7ff fe61 	bl	8000bfa <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f38:	2300      	movs	r3, #0
 8000f3a:	60fb      	str	r3, [r7, #12]
 8000f3c:	4b1e      	ldr	r3, [pc, #120]	@ (8000fb8 <HAL_PCD_MspInit+0xe4>)
 8000f3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f40:	4a1d      	ldr	r2, [pc, #116]	@ (8000fb8 <HAL_PCD_MspInit+0xe4>)
 8000f42:	f043 0301 	orr.w	r3, r3, #1
 8000f46:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f48:	4b1b      	ldr	r3, [pc, #108]	@ (8000fb8 <HAL_PCD_MspInit+0xe4>)
 8000f4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4c:	f003 0301 	and.w	r3, r3, #1
 8000f50:	60fb      	str	r3, [r7, #12]
 8000f52:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000f54:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000f58:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f5a:	2302      	movs	r3, #2
 8000f5c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f62:	2303      	movs	r3, #3
 8000f64:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000f66:	230a      	movs	r3, #10
 8000f68:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f6a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4812      	ldr	r0, [pc, #72]	@ (8000fbc <HAL_PCD_MspInit+0xe8>)
 8000f72:	f000 fdb1 	bl	8001ad8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000f76:	4b10      	ldr	r3, [pc, #64]	@ (8000fb8 <HAL_PCD_MspInit+0xe4>)
 8000f78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f7a:	4a0f      	ldr	r2, [pc, #60]	@ (8000fb8 <HAL_PCD_MspInit+0xe4>)
 8000f7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f80:	6353      	str	r3, [r2, #52]	@ 0x34
 8000f82:	2300      	movs	r3, #0
 8000f84:	60bb      	str	r3, [r7, #8]
 8000f86:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb8 <HAL_PCD_MspInit+0xe4>)
 8000f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f8a:	4a0b      	ldr	r2, [pc, #44]	@ (8000fb8 <HAL_PCD_MspInit+0xe4>)
 8000f8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f90:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f92:	4b09      	ldr	r3, [pc, #36]	@ (8000fb8 <HAL_PCD_MspInit+0xe4>)
 8000f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f9a:	60bb      	str	r3, [r7, #8]
 8000f9c:	68bb      	ldr	r3, [r7, #8]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	2043      	movs	r0, #67	@ 0x43
 8000fa4:	f000 fd61 	bl	8001a6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8000fa8:	2043      	movs	r0, #67	@ 0x43
 8000faa:	f000 fd7a 	bl	8001aa2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8000fae:	bf00      	nop
 8000fb0:	3780      	adds	r7, #128	@ 0x80
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	40023800 	.word	0x40023800
 8000fbc:	40020000 	.word	0x40020000

08000fc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fc4:	bf00      	nop
 8000fc6:	e7fd      	b.n	8000fc4 <NMI_Handler+0x4>

08000fc8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fcc:	bf00      	nop
 8000fce:	e7fd      	b.n	8000fcc <HardFault_Handler+0x4>

08000fd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fd4:	bf00      	nop
 8000fd6:	e7fd      	b.n	8000fd4 <MemManage_Handler+0x4>

08000fd8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fdc:	bf00      	nop
 8000fde:	e7fd      	b.n	8000fdc <BusFault_Handler+0x4>

08000fe0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fe4:	bf00      	nop
 8000fe6:	e7fd      	b.n	8000fe4 <UsageFault_Handler+0x4>

08000fe8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fec:	bf00      	nop
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr

08000ff6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ff6:	b480      	push	{r7}
 8000ff8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ffa:	bf00      	nop
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr

08001004 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001008:	bf00      	nop
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr

08001012 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001012:	b580      	push	{r7, lr}
 8001014:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001016:	f000 f997 	bl	8001348 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800101a:	bf00      	nop
 800101c:	bd80      	pop	{r7, pc}

0800101e <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800101e:	b580      	push	{r7, lr}
 8001020:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  tud_int_handler(0);
 8001022:	2000      	movs	r0, #0
 8001024:	f008 fa1a 	bl	800945c <dcd_int_handler>

  return;
 8001028:	bf00      	nop
  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800102a:	bd80      	pop	{r7, pc}

0800102c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001034:	4a14      	ldr	r2, [pc, #80]	@ (8001088 <_sbrk+0x5c>)
 8001036:	4b15      	ldr	r3, [pc, #84]	@ (800108c <_sbrk+0x60>)
 8001038:	1ad3      	subs	r3, r2, r3
 800103a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001040:	4b13      	ldr	r3, [pc, #76]	@ (8001090 <_sbrk+0x64>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d102      	bne.n	800104e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001048:	4b11      	ldr	r3, [pc, #68]	@ (8001090 <_sbrk+0x64>)
 800104a:	4a12      	ldr	r2, [pc, #72]	@ (8001094 <_sbrk+0x68>)
 800104c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800104e:	4b10      	ldr	r3, [pc, #64]	@ (8001090 <_sbrk+0x64>)
 8001050:	681a      	ldr	r2, [r3, #0]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4413      	add	r3, r2
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	429a      	cmp	r2, r3
 800105a:	d207      	bcs.n	800106c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800105c:	f009 fa16 	bl	800a48c <__errno>
 8001060:	4603      	mov	r3, r0
 8001062:	220c      	movs	r2, #12
 8001064:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001066:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800106a:	e009      	b.n	8001080 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800106c:	4b08      	ldr	r3, [pc, #32]	@ (8001090 <_sbrk+0x64>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001072:	4b07      	ldr	r3, [pc, #28]	@ (8001090 <_sbrk+0x64>)
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4413      	add	r3, r2
 800107a:	4a05      	ldr	r2, [pc, #20]	@ (8001090 <_sbrk+0x64>)
 800107c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800107e:	68fb      	ldr	r3, [r7, #12]
}
 8001080:	4618      	mov	r0, r3
 8001082:	3718      	adds	r7, #24
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	20020000 	.word	0x20020000
 800108c:	00000400 	.word	0x00000400
 8001090:	200006f0 	.word	0x200006f0
 8001094:	20000bc8 	.word	0x20000bc8

08001098 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800109c:	4b06      	ldr	r3, [pc, #24]	@ (80010b8 <SystemInit+0x20>)
 800109e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010a2:	4a05      	ldr	r2, [pc, #20]	@ (80010b8 <SystemInit+0x20>)
 80010a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010ac:	bf00      	nop
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	e000ed00 	.word	0xe000ed00

080010bc <board_usb_get_serial>:
  board_led_write(false);
}

// Get USB Serial number string from unique ID if available. Return number of character.
// Input is string descriptor from index 1 (index 0 is type + len)
static inline size_t board_usb_get_serial(uint16_t desc_str1[], size_t max_chars) {
 80010bc:	b590      	push	{r4, r7, lr}
 80010be:	b08f      	sub	sp, #60	@ 0x3c
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	6039      	str	r1, [r7, #0]
  uint8_t uid[16] TU_ATTR_ALIGNED(4);
  size_t uid_len;

  // TODO work with make, but not working with esp32s3 cmake
  uid_len = board_get_unique_id(uid, sizeof(uid));
 80010c6:	f107 0318 	add.w	r3, r7, #24
 80010ca:	2110      	movs	r1, #16
 80010cc:	4618      	mov	r0, r3
 80010ce:	f7ff fa8d 	bl	80005ec <board_get_unique_id>
 80010d2:	6378      	str	r0, [r7, #52]	@ 0x34

  if ( uid_len > max_chars / 2u ) {
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	085b      	lsrs	r3, r3, #1
 80010d8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80010da:	429a      	cmp	r2, r3
 80010dc:	d902      	bls.n	80010e4 <board_usb_get_serial+0x28>
    uid_len = max_chars / 2u;
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	085b      	lsrs	r3, r3, #1
 80010e2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  for ( size_t i = 0; i < uid_len; i++ ) {
 80010e4:	2300      	movs	r3, #0
 80010e6:	633b      	str	r3, [r7, #48]	@ 0x30
 80010e8:	e030      	b.n	800114c <board_usb_get_serial+0x90>
    for ( size_t j = 0; j < 2; j++ ) {
 80010ea:	2300      	movs	r3, #0
 80010ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80010ee:	e027      	b.n	8001140 <board_usb_get_serial+0x84>
      const unsigned char nibble_to_hex[16] = {
 80010f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001160 <board_usb_get_serial+0xa4>)
 80010f2:	f107 0408 	add.w	r4, r7, #8
 80010f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
          '0', '1', '2', '3', '4', '5', '6', '7',
          '8', '9', 'A', 'B', 'C', 'D', 'E', 'F'
      };
      const uint8_t nibble = (uint8_t) ((uid[i] >> (j * 4u)) & 0xfu);
 80010fc:	f107 0218 	add.w	r2, r7, #24
 8001100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001102:	4413      	add	r3, r2
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	461a      	mov	r2, r3
 8001108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	fa42 f303 	asr.w	r3, r2, r3
 8001110:	b2db      	uxtb	r3, r3
 8001112:	f003 030f 	and.w	r3, r3, #15
 8001116:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
      desc_str1[i * 2 + (1 - j)] = nibble_to_hex[nibble]; // UTF-16-LE
 800111a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800111e:	3338      	adds	r3, #56	@ 0x38
 8001120:	443b      	add	r3, r7
 8001122:	f813 1c30 	ldrb.w	r1, [r3, #-48]
 8001126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001128:	005a      	lsls	r2, r3, #1
 800112a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	3301      	adds	r3, #1
 8001130:	005b      	lsls	r3, r3, #1
 8001132:	687a      	ldr	r2, [r7, #4]
 8001134:	4413      	add	r3, r2
 8001136:	460a      	mov	r2, r1
 8001138:	801a      	strh	r2, [r3, #0]
    for ( size_t j = 0; j < 2; j++ ) {
 800113a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800113c:	3301      	adds	r3, #1
 800113e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001142:	2b01      	cmp	r3, #1
 8001144:	d9d4      	bls.n	80010f0 <board_usb_get_serial+0x34>
  for ( size_t i = 0; i < uid_len; i++ ) {
 8001146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001148:	3301      	adds	r3, #1
 800114a:	633b      	str	r3, [r7, #48]	@ 0x30
 800114c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800114e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001150:	429a      	cmp	r2, r3
 8001152:	d3ca      	bcc.n	80010ea <board_usb_get_serial+0x2e>
    }
  }

  return 2 * uid_len;
 8001154:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001156:	005b      	lsls	r3, r3, #1
}
 8001158:	4618      	mov	r0, r3
 800115a:	373c      	adds	r7, #60	@ 0x3c
 800115c:	46bd      	mov	sp, r7
 800115e:	bd90      	pop	{r4, r7, pc}
 8001160:	0800ada0 	.word	0x0800ada0

08001164 <tud_descriptor_device_cb>:
};

// Invoked when received GET DEVICE DESCRIPTOR
// Application return pointer to descriptor
uint8_t const * tud_descriptor_device_cb(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  return (uint8_t const *) &desc_device;
 8001168:	4b02      	ldr	r3, [pc, #8]	@ (8001174 <tud_descriptor_device_cb+0x10>)
}
 800116a:	4618      	mov	r0, r3
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr
 8001174:	0800adec 	.word	0x0800adec

08001178 <tud_descriptor_configuration_cb>:

// Invoked when received GET CONFIGURATION DESCRIPTOR
// Application return pointer to descriptor
// Descriptor contents must exist long enough for transfer to complete
uint8_t const * tud_descriptor_configuration_cb(uint8_t index)
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	71fb      	strb	r3, [r7, #7]

#if TUD_OPT_HIGH_SPEED
  // Although we are highspeed, host may be fullspeed.
  return (tud_speed_get() == TUSB_SPEED_HIGH) ?  desc_hs_configuration : desc_fs_configuration;
#else
  return desc_fs_configuration;
 8001182:	4b03      	ldr	r3, [pc, #12]	@ (8001190 <tud_descriptor_configuration_cb+0x18>)
#endif
}
 8001184:	4618      	mov	r0, r3
 8001186:	370c      	adds	r7, #12
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr
 8001190:	0800ae00 	.word	0x0800ae00

08001194 <tud_descriptor_string_cb>:

static uint16_t _desc_str[32 + 1];

// Invoked when received GET STRING DESCRIPTOR request
// Application return pointer to descriptor, whose contents must exist long enough for transfer to complete
uint16_t const *tud_descriptor_string_cb(uint8_t index, uint16_t langid) {
 8001194:	b580      	push	{r7, lr}
 8001196:	b086      	sub	sp, #24
 8001198:	af00      	add	r7, sp, #0
 800119a:	4603      	mov	r3, r0
 800119c:	460a      	mov	r2, r1
 800119e:	71fb      	strb	r3, [r7, #7]
 80011a0:	4613      	mov	r3, r2
 80011a2:	80bb      	strh	r3, [r7, #4]
  (void) langid;
  size_t chr_count;

  switch ( index ) {
 80011a4:	79fb      	ldrb	r3, [r7, #7]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d002      	beq.n	80011b0 <tud_descriptor_string_cb+0x1c>
 80011aa:	2b03      	cmp	r3, #3
 80011ac:	d009      	beq.n	80011c2 <tud_descriptor_string_cb+0x2e>
 80011ae:	e00f      	b.n	80011d0 <tud_descriptor_string_cb+0x3c>
    case STRID_LANGID:
      memcpy(&_desc_str[1], string_desc_arr[0], 2);
 80011b0:	4b24      	ldr	r3, [pc, #144]	@ (8001244 <tud_descriptor_string_cb+0xb0>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	881b      	ldrh	r3, [r3, #0]
 80011b6:	b29a      	uxth	r2, r3
 80011b8:	4b23      	ldr	r3, [pc, #140]	@ (8001248 <tud_descriptor_string_cb+0xb4>)
 80011ba:	805a      	strh	r2, [r3, #2]
      chr_count = 1;
 80011bc:	2301      	movs	r3, #1
 80011be:	617b      	str	r3, [r7, #20]
      break;
 80011c0:	e030      	b.n	8001224 <tud_descriptor_string_cb+0x90>

    case STRID_SERIAL:
      chr_count = board_usb_get_serial(_desc_str + 1, 32);
 80011c2:	4b22      	ldr	r3, [pc, #136]	@ (800124c <tud_descriptor_string_cb+0xb8>)
 80011c4:	2120      	movs	r1, #32
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7ff ff78 	bl	80010bc <board_usb_get_serial>
 80011cc:	6178      	str	r0, [r7, #20]
      break;
 80011ce:	e029      	b.n	8001224 <tud_descriptor_string_cb+0x90>

    default:
      // Note: the 0xEE index string is a Microsoft OS 1.0 Descriptors.
      // https://docs.microsoft.com/en-us/windows-hardware/drivers/usbcon/microsoft-defined-usb-descriptors

      if ( !(index < sizeof(string_desc_arr) / sizeof(string_desc_arr[0])) ) return NULL;
 80011d0:	79fb      	ldrb	r3, [r7, #7]
 80011d2:	2b04      	cmp	r3, #4
 80011d4:	d901      	bls.n	80011da <tud_descriptor_string_cb+0x46>
 80011d6:	2300      	movs	r3, #0
 80011d8:	e02f      	b.n	800123a <tud_descriptor_string_cb+0xa6>

      const char *str = string_desc_arr[index];
 80011da:	79fb      	ldrb	r3, [r7, #7]
 80011dc:	4a19      	ldr	r2, [pc, #100]	@ (8001244 <tud_descriptor_string_cb+0xb0>)
 80011de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011e2:	60fb      	str	r3, [r7, #12]

      // Cap at max char
      chr_count = strlen(str);
 80011e4:	68f8      	ldr	r0, [r7, #12]
 80011e6:	f7ff f813 	bl	8000210 <strlen>
 80011ea:	6178      	str	r0, [r7, #20]
      size_t const max_count = sizeof(_desc_str) / sizeof(_desc_str[0]) - 1; // -1 for string type
 80011ec:	2320      	movs	r3, #32
 80011ee:	60bb      	str	r3, [r7, #8]
      if ( chr_count > max_count ) chr_count = max_count;
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	2b20      	cmp	r3, #32
 80011f4:	d901      	bls.n	80011fa <tud_descriptor_string_cb+0x66>
 80011f6:	2320      	movs	r3, #32
 80011f8:	617b      	str	r3, [r7, #20]

      // Convert ASCII string into UTF-16
      for ( size_t i = 0; i < chr_count; i++ ) {
 80011fa:	2300      	movs	r3, #0
 80011fc:	613b      	str	r3, [r7, #16]
 80011fe:	e00c      	b.n	800121a <tud_descriptor_string_cb+0x86>
        _desc_str[1 + i] = str[i];
 8001200:	68fa      	ldr	r2, [r7, #12]
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	4413      	add	r3, r2
 8001206:	781a      	ldrb	r2, [r3, #0]
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	3301      	adds	r3, #1
 800120c:	4611      	mov	r1, r2
 800120e:	4a0e      	ldr	r2, [pc, #56]	@ (8001248 <tud_descriptor_string_cb+0xb4>)
 8001210:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      for ( size_t i = 0; i < chr_count; i++ ) {
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	3301      	adds	r3, #1
 8001218:	613b      	str	r3, [r7, #16]
 800121a:	693a      	ldr	r2, [r7, #16]
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	429a      	cmp	r2, r3
 8001220:	d3ee      	bcc.n	8001200 <tud_descriptor_string_cb+0x6c>
      }
      break;
 8001222:	bf00      	nop
  }

  // first byte is length (including header), second byte is string type
  _desc_str[0] = (uint16_t) ((TUSB_DESC_STRING << 8) | (2 * chr_count + 2));
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	3301      	adds	r3, #1
 8001228:	b29b      	uxth	r3, r3
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	b29b      	uxth	r3, r3
 800122e:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001232:	b29a      	uxth	r2, r3
 8001234:	4b04      	ldr	r3, [pc, #16]	@ (8001248 <tud_descriptor_string_cb+0xb4>)
 8001236:	801a      	strh	r2, [r3, #0]

  return _desc_str;
 8001238:	4b03      	ldr	r3, [pc, #12]	@ (8001248 <tud_descriptor_string_cb+0xb4>)
}
 800123a:	4618      	mov	r0, r3
 800123c:	3718      	adds	r7, #24
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	20000004 	.word	0x20000004
 8001248:	200006f4 	.word	0x200006f4
 800124c:	200006f6 	.word	0x200006f6

08001250 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001250:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001288 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001254:	f7ff ff20 	bl	8001098 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001258:	480c      	ldr	r0, [pc, #48]	@ (800128c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800125a:	490d      	ldr	r1, [pc, #52]	@ (8001290 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800125c:	4a0d      	ldr	r2, [pc, #52]	@ (8001294 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800125e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001260:	e002      	b.n	8001268 <LoopCopyDataInit>

08001262 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001262:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001264:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001266:	3304      	adds	r3, #4

08001268 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001268:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800126a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800126c:	d3f9      	bcc.n	8001262 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800126e:	4a0a      	ldr	r2, [pc, #40]	@ (8001298 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001270:	4c0a      	ldr	r4, [pc, #40]	@ (800129c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001272:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001274:	e001      	b.n	800127a <LoopFillZerobss>

08001276 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001276:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001278:	3204      	adds	r2, #4

0800127a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800127a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800127c:	d3fb      	bcc.n	8001276 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800127e:	f009 f90b 	bl	800a498 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001282:	f7ff f9bf 	bl	8000604 <main>
  bx  lr    
 8001286:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001288:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800128c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001290:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8001294:	0800af3c 	.word	0x0800af3c
  ldr r2, =_sbss
 8001298:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 800129c:	20000bc4 	.word	0x20000bc4

080012a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012a0:	e7fe      	b.n	80012a0 <ADC_IRQHandler>
	...

080012a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012a8:	4b0e      	ldr	r3, [pc, #56]	@ (80012e4 <HAL_Init+0x40>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a0d      	ldr	r2, [pc, #52]	@ (80012e4 <HAL_Init+0x40>)
 80012ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012b4:	4b0b      	ldr	r3, [pc, #44]	@ (80012e4 <HAL_Init+0x40>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a0a      	ldr	r2, [pc, #40]	@ (80012e4 <HAL_Init+0x40>)
 80012ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012c0:	4b08      	ldr	r3, [pc, #32]	@ (80012e4 <HAL_Init+0x40>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a07      	ldr	r2, [pc, #28]	@ (80012e4 <HAL_Init+0x40>)
 80012c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012cc:	2003      	movs	r0, #3
 80012ce:	f000 fbc1 	bl	8001a54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012d2:	200f      	movs	r0, #15
 80012d4:	f000 f808 	bl	80012e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012d8:	f7ff fc96 	bl	8000c08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012dc:	2300      	movs	r3, #0
}
 80012de:	4618      	mov	r0, r3
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	40023c00 	.word	0x40023c00

080012e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012f0:	4b12      	ldr	r3, [pc, #72]	@ (800133c <HAL_InitTick+0x54>)
 80012f2:	681a      	ldr	r2, [r3, #0]
 80012f4:	4b12      	ldr	r3, [pc, #72]	@ (8001340 <HAL_InitTick+0x58>)
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	4619      	mov	r1, r3
 80012fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001302:	fbb2 f3f3 	udiv	r3, r2, r3
 8001306:	4618      	mov	r0, r3
 8001308:	f000 fbd9 	bl	8001abe <HAL_SYSTICK_Config>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001312:	2301      	movs	r3, #1
 8001314:	e00e      	b.n	8001334 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2b0f      	cmp	r3, #15
 800131a:	d80a      	bhi.n	8001332 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800131c:	2200      	movs	r2, #0
 800131e:	6879      	ldr	r1, [r7, #4]
 8001320:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001324:	f000 fba1 	bl	8001a6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001328:	4a06      	ldr	r2, [pc, #24]	@ (8001344 <HAL_InitTick+0x5c>)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800132e:	2300      	movs	r3, #0
 8001330:	e000      	b.n	8001334 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001332:	2301      	movs	r3, #1
}
 8001334:	4618      	mov	r0, r3
 8001336:	3708      	adds	r7, #8
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	20000000 	.word	0x20000000
 8001340:	2000001c 	.word	0x2000001c
 8001344:	20000018 	.word	0x20000018

08001348 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800134c:	4b06      	ldr	r3, [pc, #24]	@ (8001368 <HAL_IncTick+0x20>)
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	461a      	mov	r2, r3
 8001352:	4b06      	ldr	r3, [pc, #24]	@ (800136c <HAL_IncTick+0x24>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4413      	add	r3, r2
 8001358:	4a04      	ldr	r2, [pc, #16]	@ (800136c <HAL_IncTick+0x24>)
 800135a:	6013      	str	r3, [r2, #0]
}
 800135c:	bf00      	nop
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	2000001c 	.word	0x2000001c
 800136c:	20000738 	.word	0x20000738

08001370 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  return uwTick;
 8001374:	4b03      	ldr	r3, [pc, #12]	@ (8001384 <HAL_GetTick+0x14>)
 8001376:	681b      	ldr	r3, [r3, #0]
}
 8001378:	4618      	mov	r0, r3
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	20000738 	.word	0x20000738

08001388 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001390:	f7ff ffee 	bl	8001370 <HAL_GetTick>
 8001394:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80013a0:	d005      	beq.n	80013ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013a2:	4b0a      	ldr	r3, [pc, #40]	@ (80013cc <HAL_Delay+0x44>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	461a      	mov	r2, r3
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	4413      	add	r3, r2
 80013ac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80013ae:	bf00      	nop
 80013b0:	f7ff ffde 	bl	8001370 <HAL_GetTick>
 80013b4:	4602      	mov	r2, r0
 80013b6:	68bb      	ldr	r3, [r7, #8]
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	68fa      	ldr	r2, [r7, #12]
 80013bc:	429a      	cmp	r2, r3
 80013be:	d8f7      	bhi.n	80013b0 <HAL_Delay+0x28>
  {
  }
}
 80013c0:	bf00      	nop
 80013c2:	bf00      	nop
 80013c4:	3710      	adds	r7, #16
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	2000001c 	.word	0x2000001c

080013d0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b084      	sub	sp, #16
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013d8:	2300      	movs	r3, #0
 80013da:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d101      	bne.n	80013e6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
 80013e4:	e033      	b.n	800144e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d109      	bne.n	8001402 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80013ee:	6878      	ldr	r0, [r7, #4]
 80013f0:	f7ff fc32 	bl	8000c58 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2200      	movs	r2, #0
 80013f8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	2200      	movs	r2, #0
 80013fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001406:	f003 0310 	and.w	r3, r3, #16
 800140a:	2b00      	cmp	r3, #0
 800140c:	d118      	bne.n	8001440 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001412:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001416:	f023 0302 	bic.w	r3, r3, #2
 800141a:	f043 0202 	orr.w	r2, r3, #2
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001422:	6878      	ldr	r0, [r7, #4]
 8001424:	f000 f94a 	bl	80016bc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2200      	movs	r2, #0
 800142c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001432:	f023 0303 	bic.w	r3, r3, #3
 8001436:	f043 0201 	orr.w	r2, r3, #1
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	641a      	str	r2, [r3, #64]	@ 0x40
 800143e:	e001      	b.n	8001444 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001440:	2301      	movs	r3, #1
 8001442:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2200      	movs	r2, #0
 8001448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800144c:	7bfb      	ldrb	r3, [r7, #15]
}
 800144e:	4618      	mov	r0, r3
 8001450:	3710      	adds	r7, #16
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
	...

08001458 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001458:	b480      	push	{r7}
 800145a:	b085      	sub	sp, #20
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
 8001460:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001462:	2300      	movs	r3, #0
 8001464:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800146c:	2b01      	cmp	r3, #1
 800146e:	d101      	bne.n	8001474 <HAL_ADC_ConfigChannel+0x1c>
 8001470:	2302      	movs	r3, #2
 8001472:	e113      	b.n	800169c <HAL_ADC_ConfigChannel+0x244>
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2201      	movs	r2, #1
 8001478:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	2b09      	cmp	r3, #9
 8001482:	d925      	bls.n	80014d0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	68d9      	ldr	r1, [r3, #12]
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	b29b      	uxth	r3, r3
 8001490:	461a      	mov	r2, r3
 8001492:	4613      	mov	r3, r2
 8001494:	005b      	lsls	r3, r3, #1
 8001496:	4413      	add	r3, r2
 8001498:	3b1e      	subs	r3, #30
 800149a:	2207      	movs	r2, #7
 800149c:	fa02 f303 	lsl.w	r3, r2, r3
 80014a0:	43da      	mvns	r2, r3
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	400a      	ands	r2, r1
 80014a8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	68d9      	ldr	r1, [r3, #12]
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	689a      	ldr	r2, [r3, #8]
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	b29b      	uxth	r3, r3
 80014ba:	4618      	mov	r0, r3
 80014bc:	4603      	mov	r3, r0
 80014be:	005b      	lsls	r3, r3, #1
 80014c0:	4403      	add	r3, r0
 80014c2:	3b1e      	subs	r3, #30
 80014c4:	409a      	lsls	r2, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	430a      	orrs	r2, r1
 80014cc:	60da      	str	r2, [r3, #12]
 80014ce:	e022      	b.n	8001516 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	6919      	ldr	r1, [r3, #16]
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	b29b      	uxth	r3, r3
 80014dc:	461a      	mov	r2, r3
 80014de:	4613      	mov	r3, r2
 80014e0:	005b      	lsls	r3, r3, #1
 80014e2:	4413      	add	r3, r2
 80014e4:	2207      	movs	r2, #7
 80014e6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ea:	43da      	mvns	r2, r3
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	400a      	ands	r2, r1
 80014f2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	6919      	ldr	r1, [r3, #16]
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	689a      	ldr	r2, [r3, #8]
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	b29b      	uxth	r3, r3
 8001504:	4618      	mov	r0, r3
 8001506:	4603      	mov	r3, r0
 8001508:	005b      	lsls	r3, r3, #1
 800150a:	4403      	add	r3, r0
 800150c:	409a      	lsls	r2, r3
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	430a      	orrs	r2, r1
 8001514:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	2b06      	cmp	r3, #6
 800151c:	d824      	bhi.n	8001568 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	685a      	ldr	r2, [r3, #4]
 8001528:	4613      	mov	r3, r2
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	4413      	add	r3, r2
 800152e:	3b05      	subs	r3, #5
 8001530:	221f      	movs	r2, #31
 8001532:	fa02 f303 	lsl.w	r3, r2, r3
 8001536:	43da      	mvns	r2, r3
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	400a      	ands	r2, r1
 800153e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	b29b      	uxth	r3, r3
 800154c:	4618      	mov	r0, r3
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	685a      	ldr	r2, [r3, #4]
 8001552:	4613      	mov	r3, r2
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	4413      	add	r3, r2
 8001558:	3b05      	subs	r3, #5
 800155a:	fa00 f203 	lsl.w	r2, r0, r3
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	430a      	orrs	r2, r1
 8001564:	635a      	str	r2, [r3, #52]	@ 0x34
 8001566:	e04c      	b.n	8001602 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	2b0c      	cmp	r3, #12
 800156e:	d824      	bhi.n	80015ba <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	685a      	ldr	r2, [r3, #4]
 800157a:	4613      	mov	r3, r2
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	4413      	add	r3, r2
 8001580:	3b23      	subs	r3, #35	@ 0x23
 8001582:	221f      	movs	r2, #31
 8001584:	fa02 f303 	lsl.w	r3, r2, r3
 8001588:	43da      	mvns	r2, r3
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	400a      	ands	r2, r1
 8001590:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	b29b      	uxth	r3, r3
 800159e:	4618      	mov	r0, r3
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	685a      	ldr	r2, [r3, #4]
 80015a4:	4613      	mov	r3, r2
 80015a6:	009b      	lsls	r3, r3, #2
 80015a8:	4413      	add	r3, r2
 80015aa:	3b23      	subs	r3, #35	@ 0x23
 80015ac:	fa00 f203 	lsl.w	r2, r0, r3
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	430a      	orrs	r2, r1
 80015b6:	631a      	str	r2, [r3, #48]	@ 0x30
 80015b8:	e023      	b.n	8001602 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	685a      	ldr	r2, [r3, #4]
 80015c4:	4613      	mov	r3, r2
 80015c6:	009b      	lsls	r3, r3, #2
 80015c8:	4413      	add	r3, r2
 80015ca:	3b41      	subs	r3, #65	@ 0x41
 80015cc:	221f      	movs	r2, #31
 80015ce:	fa02 f303 	lsl.w	r3, r2, r3
 80015d2:	43da      	mvns	r2, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	400a      	ands	r2, r1
 80015da:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	b29b      	uxth	r3, r3
 80015e8:	4618      	mov	r0, r3
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	685a      	ldr	r2, [r3, #4]
 80015ee:	4613      	mov	r3, r2
 80015f0:	009b      	lsls	r3, r3, #2
 80015f2:	4413      	add	r3, r2
 80015f4:	3b41      	subs	r3, #65	@ 0x41
 80015f6:	fa00 f203 	lsl.w	r2, r0, r3
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	430a      	orrs	r2, r1
 8001600:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001602:	4b29      	ldr	r3, [pc, #164]	@ (80016a8 <HAL_ADC_ConfigChannel+0x250>)
 8001604:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a28      	ldr	r2, [pc, #160]	@ (80016ac <HAL_ADC_ConfigChannel+0x254>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d10f      	bne.n	8001630 <HAL_ADC_ConfigChannel+0x1d8>
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	2b12      	cmp	r3, #18
 8001616:	d10b      	bne.n	8001630 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a1d      	ldr	r2, [pc, #116]	@ (80016ac <HAL_ADC_ConfigChannel+0x254>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d12b      	bne.n	8001692 <HAL_ADC_ConfigChannel+0x23a>
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4a1c      	ldr	r2, [pc, #112]	@ (80016b0 <HAL_ADC_ConfigChannel+0x258>)
 8001640:	4293      	cmp	r3, r2
 8001642:	d003      	beq.n	800164c <HAL_ADC_ConfigChannel+0x1f4>
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	2b11      	cmp	r3, #17
 800164a:	d122      	bne.n	8001692 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a11      	ldr	r2, [pc, #68]	@ (80016b0 <HAL_ADC_ConfigChannel+0x258>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d111      	bne.n	8001692 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800166e:	4b11      	ldr	r3, [pc, #68]	@ (80016b4 <HAL_ADC_ConfigChannel+0x25c>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a11      	ldr	r2, [pc, #68]	@ (80016b8 <HAL_ADC_ConfigChannel+0x260>)
 8001674:	fba2 2303 	umull	r2, r3, r2, r3
 8001678:	0c9a      	lsrs	r2, r3, #18
 800167a:	4613      	mov	r3, r2
 800167c:	009b      	lsls	r3, r3, #2
 800167e:	4413      	add	r3, r2
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001684:	e002      	b.n	800168c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	3b01      	subs	r3, #1
 800168a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d1f9      	bne.n	8001686 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2200      	movs	r2, #0
 8001696:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800169a:	2300      	movs	r3, #0
}
 800169c:	4618      	mov	r0, r3
 800169e:	3714      	adds	r7, #20
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr
 80016a8:	40012300 	.word	0x40012300
 80016ac:	40012000 	.word	0x40012000
 80016b0:	10000012 	.word	0x10000012
 80016b4:	20000000 	.word	0x20000000
 80016b8:	431bde83 	.word	0x431bde83

080016bc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80016bc:	b480      	push	{r7}
 80016be:	b085      	sub	sp, #20
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80016c4:	4b79      	ldr	r3, [pc, #484]	@ (80018ac <ADC_Init+0x1f0>)
 80016c6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	685a      	ldr	r2, [r3, #4]
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	431a      	orrs	r2, r3
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	685a      	ldr	r2, [r3, #4]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80016f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	6859      	ldr	r1, [r3, #4]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	691b      	ldr	r3, [r3, #16]
 80016fc:	021a      	lsls	r2, r3, #8
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	430a      	orrs	r2, r1
 8001704:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	685a      	ldr	r2, [r3, #4]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001714:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	6859      	ldr	r1, [r3, #4]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	689a      	ldr	r2, [r3, #8]
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	430a      	orrs	r2, r1
 8001726:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	689a      	ldr	r2, [r3, #8]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001736:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	6899      	ldr	r1, [r3, #8]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	68da      	ldr	r2, [r3, #12]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	430a      	orrs	r2, r1
 8001748:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800174e:	4a58      	ldr	r2, [pc, #352]	@ (80018b0 <ADC_Init+0x1f4>)
 8001750:	4293      	cmp	r3, r2
 8001752:	d022      	beq.n	800179a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	689a      	ldr	r2, [r3, #8]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001762:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	6899      	ldr	r1, [r3, #8]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	430a      	orrs	r2, r1
 8001774:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	689a      	ldr	r2, [r3, #8]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001784:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	6899      	ldr	r1, [r3, #8]
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	430a      	orrs	r2, r1
 8001796:	609a      	str	r2, [r3, #8]
 8001798:	e00f      	b.n	80017ba <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	689a      	ldr	r2, [r3, #8]
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80017a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	689a      	ldr	r2, [r3, #8]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80017b8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	689a      	ldr	r2, [r3, #8]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f022 0202 	bic.w	r2, r2, #2
 80017c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	6899      	ldr	r1, [r3, #8]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	7e1b      	ldrb	r3, [r3, #24]
 80017d4:	005a      	lsls	r2, r3, #1
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	430a      	orrs	r2, r1
 80017dc:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d01b      	beq.n	8001820 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	685a      	ldr	r2, [r3, #4]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80017f6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	685a      	ldr	r2, [r3, #4]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001806:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	6859      	ldr	r1, [r3, #4]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001812:	3b01      	subs	r3, #1
 8001814:	035a      	lsls	r2, r3, #13
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	430a      	orrs	r2, r1
 800181c:	605a      	str	r2, [r3, #4]
 800181e:	e007      	b.n	8001830 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	685a      	ldr	r2, [r3, #4]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800182e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800183e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	69db      	ldr	r3, [r3, #28]
 800184a:	3b01      	subs	r3, #1
 800184c:	051a      	lsls	r2, r3, #20
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	430a      	orrs	r2, r1
 8001854:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	689a      	ldr	r2, [r3, #8]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001864:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	6899      	ldr	r1, [r3, #8]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001872:	025a      	lsls	r2, r3, #9
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	430a      	orrs	r2, r1
 800187a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	689a      	ldr	r2, [r3, #8]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800188a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	6899      	ldr	r1, [r3, #8]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	695b      	ldr	r3, [r3, #20]
 8001896:	029a      	lsls	r2, r3, #10
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	430a      	orrs	r2, r1
 800189e:	609a      	str	r2, [r3, #8]
}
 80018a0:	bf00      	nop
 80018a2:	3714      	adds	r7, #20
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr
 80018ac:	40012300 	.word	0x40012300
 80018b0:	0f000001 	.word	0x0f000001

080018b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b085      	sub	sp, #20
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	f003 0307 	and.w	r3, r3, #7
 80018c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018c4:	4b0c      	ldr	r3, [pc, #48]	@ (80018f8 <__NVIC_SetPriorityGrouping+0x44>)
 80018c6:	68db      	ldr	r3, [r3, #12]
 80018c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018ca:	68ba      	ldr	r2, [r7, #8]
 80018cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018d0:	4013      	ands	r3, r2
 80018d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018e6:	4a04      	ldr	r2, [pc, #16]	@ (80018f8 <__NVIC_SetPriorityGrouping+0x44>)
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	60d3      	str	r3, [r2, #12]
}
 80018ec:	bf00      	nop
 80018ee:	3714      	adds	r7, #20
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr
 80018f8:	e000ed00 	.word	0xe000ed00

080018fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001900:	4b04      	ldr	r3, [pc, #16]	@ (8001914 <__NVIC_GetPriorityGrouping+0x18>)
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	0a1b      	lsrs	r3, r3, #8
 8001906:	f003 0307 	and.w	r3, r3, #7
}
 800190a:	4618      	mov	r0, r3
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr
 8001914:	e000ed00 	.word	0xe000ed00

08001918 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0
 800191e:	4603      	mov	r3, r0
 8001920:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001922:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001926:	2b00      	cmp	r3, #0
 8001928:	db0b      	blt.n	8001942 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800192a:	79fb      	ldrb	r3, [r7, #7]
 800192c:	f003 021f 	and.w	r2, r3, #31
 8001930:	4907      	ldr	r1, [pc, #28]	@ (8001950 <__NVIC_EnableIRQ+0x38>)
 8001932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001936:	095b      	lsrs	r3, r3, #5
 8001938:	2001      	movs	r0, #1
 800193a:	fa00 f202 	lsl.w	r2, r0, r2
 800193e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001942:	bf00      	nop
 8001944:	370c      	adds	r7, #12
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	e000e100 	.word	0xe000e100

08001954 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	4603      	mov	r3, r0
 800195c:	6039      	str	r1, [r7, #0]
 800195e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001960:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001964:	2b00      	cmp	r3, #0
 8001966:	db0a      	blt.n	800197e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	b2da      	uxtb	r2, r3
 800196c:	490c      	ldr	r1, [pc, #48]	@ (80019a0 <__NVIC_SetPriority+0x4c>)
 800196e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001972:	0112      	lsls	r2, r2, #4
 8001974:	b2d2      	uxtb	r2, r2
 8001976:	440b      	add	r3, r1
 8001978:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800197c:	e00a      	b.n	8001994 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	b2da      	uxtb	r2, r3
 8001982:	4908      	ldr	r1, [pc, #32]	@ (80019a4 <__NVIC_SetPriority+0x50>)
 8001984:	79fb      	ldrb	r3, [r7, #7]
 8001986:	f003 030f 	and.w	r3, r3, #15
 800198a:	3b04      	subs	r3, #4
 800198c:	0112      	lsls	r2, r2, #4
 800198e:	b2d2      	uxtb	r2, r2
 8001990:	440b      	add	r3, r1
 8001992:	761a      	strb	r2, [r3, #24]
}
 8001994:	bf00      	nop
 8001996:	370c      	adds	r7, #12
 8001998:	46bd      	mov	sp, r7
 800199a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199e:	4770      	bx	lr
 80019a0:	e000e100 	.word	0xe000e100
 80019a4:	e000ed00 	.word	0xe000ed00

080019a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b089      	sub	sp, #36	@ 0x24
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	60f8      	str	r0, [r7, #12]
 80019b0:	60b9      	str	r1, [r7, #8]
 80019b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	f003 0307 	and.w	r3, r3, #7
 80019ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019bc:	69fb      	ldr	r3, [r7, #28]
 80019be:	f1c3 0307 	rsb	r3, r3, #7
 80019c2:	2b04      	cmp	r3, #4
 80019c4:	bf28      	it	cs
 80019c6:	2304      	movcs	r3, #4
 80019c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019ca:	69fb      	ldr	r3, [r7, #28]
 80019cc:	3304      	adds	r3, #4
 80019ce:	2b06      	cmp	r3, #6
 80019d0:	d902      	bls.n	80019d8 <NVIC_EncodePriority+0x30>
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	3b03      	subs	r3, #3
 80019d6:	e000      	b.n	80019da <NVIC_EncodePriority+0x32>
 80019d8:	2300      	movs	r3, #0
 80019da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80019e0:	69bb      	ldr	r3, [r7, #24]
 80019e2:	fa02 f303 	lsl.w	r3, r2, r3
 80019e6:	43da      	mvns	r2, r3
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	401a      	ands	r2, r3
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019f0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	fa01 f303 	lsl.w	r3, r1, r3
 80019fa:	43d9      	mvns	r1, r3
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a00:	4313      	orrs	r3, r2
         );
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	3724      	adds	r7, #36	@ 0x24
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr
	...

08001a10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	3b01      	subs	r3, #1
 8001a1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a20:	d301      	bcc.n	8001a26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a22:	2301      	movs	r3, #1
 8001a24:	e00f      	b.n	8001a46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a26:	4a0a      	ldr	r2, [pc, #40]	@ (8001a50 <SysTick_Config+0x40>)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	3b01      	subs	r3, #1
 8001a2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a2e:	210f      	movs	r1, #15
 8001a30:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001a34:	f7ff ff8e 	bl	8001954 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a38:	4b05      	ldr	r3, [pc, #20]	@ (8001a50 <SysTick_Config+0x40>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a3e:	4b04      	ldr	r3, [pc, #16]	@ (8001a50 <SysTick_Config+0x40>)
 8001a40:	2207      	movs	r2, #7
 8001a42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a44:	2300      	movs	r3, #0
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	e000e010 	.word	0xe000e010

08001a54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f7ff ff29 	bl	80018b4 <__NVIC_SetPriorityGrouping>
}
 8001a62:	bf00      	nop
 8001a64:	3708      	adds	r7, #8
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}

08001a6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	b086      	sub	sp, #24
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	4603      	mov	r3, r0
 8001a72:	60b9      	str	r1, [r7, #8]
 8001a74:	607a      	str	r2, [r7, #4]
 8001a76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a7c:	f7ff ff3e 	bl	80018fc <__NVIC_GetPriorityGrouping>
 8001a80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a82:	687a      	ldr	r2, [r7, #4]
 8001a84:	68b9      	ldr	r1, [r7, #8]
 8001a86:	6978      	ldr	r0, [r7, #20]
 8001a88:	f7ff ff8e 	bl	80019a8 <NVIC_EncodePriority>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a92:	4611      	mov	r1, r2
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff ff5d 	bl	8001954 <__NVIC_SetPriority>
}
 8001a9a:	bf00      	nop
 8001a9c:	3718      	adds	r7, #24
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}

08001aa2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aa2:	b580      	push	{r7, lr}
 8001aa4:	b082      	sub	sp, #8
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001aac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f7ff ff31 	bl	8001918 <__NVIC_EnableIRQ>
}
 8001ab6:	bf00      	nop
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}

08001abe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001abe:	b580      	push	{r7, lr}
 8001ac0:	b082      	sub	sp, #8
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ac6:	6878      	ldr	r0, [r7, #4]
 8001ac8:	f7ff ffa2 	bl	8001a10 <SysTick_Config>
 8001acc:	4603      	mov	r3, r0
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3708      	adds	r7, #8
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
	...

08001ad8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b089      	sub	sp, #36	@ 0x24
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001aea:	2300      	movs	r3, #0
 8001aec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001aee:	2300      	movs	r3, #0
 8001af0:	61fb      	str	r3, [r7, #28]
 8001af2:	e165      	b.n	8001dc0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001af4:	2201      	movs	r2, #1
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	fa02 f303 	lsl.w	r3, r2, r3
 8001afc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	697a      	ldr	r2, [r7, #20]
 8001b04:	4013      	ands	r3, r2
 8001b06:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b08:	693a      	ldr	r2, [r7, #16]
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	f040 8154 	bne.w	8001dba <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	f003 0303 	and.w	r3, r3, #3
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d005      	beq.n	8001b2a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b26:	2b02      	cmp	r3, #2
 8001b28:	d130      	bne.n	8001b8c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	689b      	ldr	r3, [r3, #8]
 8001b2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b30:	69fb      	ldr	r3, [r7, #28]
 8001b32:	005b      	lsls	r3, r3, #1
 8001b34:	2203      	movs	r2, #3
 8001b36:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3a:	43db      	mvns	r3, r3
 8001b3c:	69ba      	ldr	r2, [r7, #24]
 8001b3e:	4013      	ands	r3, r2
 8001b40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	68da      	ldr	r2, [r3, #12]
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4e:	69ba      	ldr	r2, [r7, #24]
 8001b50:	4313      	orrs	r3, r2
 8001b52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	69ba      	ldr	r2, [r7, #24]
 8001b58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b60:	2201      	movs	r2, #1
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	fa02 f303 	lsl.w	r3, r2, r3
 8001b68:	43db      	mvns	r3, r3
 8001b6a:	69ba      	ldr	r2, [r7, #24]
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	091b      	lsrs	r3, r3, #4
 8001b76:	f003 0201 	and.w	r2, r3, #1
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b80:	69ba      	ldr	r2, [r7, #24]
 8001b82:	4313      	orrs	r3, r2
 8001b84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	69ba      	ldr	r2, [r7, #24]
 8001b8a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f003 0303 	and.w	r3, r3, #3
 8001b94:	2b03      	cmp	r3, #3
 8001b96:	d017      	beq.n	8001bc8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	005b      	lsls	r3, r3, #1
 8001ba2:	2203      	movs	r2, #3
 8001ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba8:	43db      	mvns	r3, r3
 8001baa:	69ba      	ldr	r2, [r7, #24]
 8001bac:	4013      	ands	r3, r2
 8001bae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	689a      	ldr	r2, [r3, #8]
 8001bb4:	69fb      	ldr	r3, [r7, #28]
 8001bb6:	005b      	lsls	r3, r3, #1
 8001bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbc:	69ba      	ldr	r2, [r7, #24]
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	69ba      	ldr	r2, [r7, #24]
 8001bc6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f003 0303 	and.w	r3, r3, #3
 8001bd0:	2b02      	cmp	r3, #2
 8001bd2:	d123      	bne.n	8001c1c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001bd4:	69fb      	ldr	r3, [r7, #28]
 8001bd6:	08da      	lsrs	r2, r3, #3
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	3208      	adds	r2, #8
 8001bdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001be0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	f003 0307 	and.w	r3, r3, #7
 8001be8:	009b      	lsls	r3, r3, #2
 8001bea:	220f      	movs	r2, #15
 8001bec:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf0:	43db      	mvns	r3, r3
 8001bf2:	69ba      	ldr	r2, [r7, #24]
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	691a      	ldr	r2, [r3, #16]
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	f003 0307 	and.w	r3, r3, #7
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	fa02 f303 	lsl.w	r3, r2, r3
 8001c08:	69ba      	ldr	r2, [r7, #24]
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	08da      	lsrs	r2, r3, #3
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	3208      	adds	r2, #8
 8001c16:	69b9      	ldr	r1, [r7, #24]
 8001c18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c22:	69fb      	ldr	r3, [r7, #28]
 8001c24:	005b      	lsls	r3, r3, #1
 8001c26:	2203      	movs	r2, #3
 8001c28:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2c:	43db      	mvns	r3, r3
 8001c2e:	69ba      	ldr	r2, [r7, #24]
 8001c30:	4013      	ands	r3, r2
 8001c32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f003 0203 	and.w	r2, r3, #3
 8001c3c:	69fb      	ldr	r3, [r7, #28]
 8001c3e:	005b      	lsls	r3, r3, #1
 8001c40:	fa02 f303 	lsl.w	r3, r2, r3
 8001c44:	69ba      	ldr	r2, [r7, #24]
 8001c46:	4313      	orrs	r3, r2
 8001c48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	69ba      	ldr	r2, [r7, #24]
 8001c4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	f000 80ae 	beq.w	8001dba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c5e:	2300      	movs	r3, #0
 8001c60:	60fb      	str	r3, [r7, #12]
 8001c62:	4b5d      	ldr	r3, [pc, #372]	@ (8001dd8 <HAL_GPIO_Init+0x300>)
 8001c64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c66:	4a5c      	ldr	r2, [pc, #368]	@ (8001dd8 <HAL_GPIO_Init+0x300>)
 8001c68:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c6e:	4b5a      	ldr	r3, [pc, #360]	@ (8001dd8 <HAL_GPIO_Init+0x300>)
 8001c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c76:	60fb      	str	r3, [r7, #12]
 8001c78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c7a:	4a58      	ldr	r2, [pc, #352]	@ (8001ddc <HAL_GPIO_Init+0x304>)
 8001c7c:	69fb      	ldr	r3, [r7, #28]
 8001c7e:	089b      	lsrs	r3, r3, #2
 8001c80:	3302      	adds	r3, #2
 8001c82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c88:	69fb      	ldr	r3, [r7, #28]
 8001c8a:	f003 0303 	and.w	r3, r3, #3
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	220f      	movs	r2, #15
 8001c92:	fa02 f303 	lsl.w	r3, r2, r3
 8001c96:	43db      	mvns	r3, r3
 8001c98:	69ba      	ldr	r2, [r7, #24]
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	4a4f      	ldr	r2, [pc, #316]	@ (8001de0 <HAL_GPIO_Init+0x308>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d025      	beq.n	8001cf2 <HAL_GPIO_Init+0x21a>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4a4e      	ldr	r2, [pc, #312]	@ (8001de4 <HAL_GPIO_Init+0x30c>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d01f      	beq.n	8001cee <HAL_GPIO_Init+0x216>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	4a4d      	ldr	r2, [pc, #308]	@ (8001de8 <HAL_GPIO_Init+0x310>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d019      	beq.n	8001cea <HAL_GPIO_Init+0x212>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	4a4c      	ldr	r2, [pc, #304]	@ (8001dec <HAL_GPIO_Init+0x314>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d013      	beq.n	8001ce6 <HAL_GPIO_Init+0x20e>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4a4b      	ldr	r2, [pc, #300]	@ (8001df0 <HAL_GPIO_Init+0x318>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d00d      	beq.n	8001ce2 <HAL_GPIO_Init+0x20a>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	4a4a      	ldr	r2, [pc, #296]	@ (8001df4 <HAL_GPIO_Init+0x31c>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d007      	beq.n	8001cde <HAL_GPIO_Init+0x206>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4a49      	ldr	r2, [pc, #292]	@ (8001df8 <HAL_GPIO_Init+0x320>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d101      	bne.n	8001cda <HAL_GPIO_Init+0x202>
 8001cd6:	2306      	movs	r3, #6
 8001cd8:	e00c      	b.n	8001cf4 <HAL_GPIO_Init+0x21c>
 8001cda:	2307      	movs	r3, #7
 8001cdc:	e00a      	b.n	8001cf4 <HAL_GPIO_Init+0x21c>
 8001cde:	2305      	movs	r3, #5
 8001ce0:	e008      	b.n	8001cf4 <HAL_GPIO_Init+0x21c>
 8001ce2:	2304      	movs	r3, #4
 8001ce4:	e006      	b.n	8001cf4 <HAL_GPIO_Init+0x21c>
 8001ce6:	2303      	movs	r3, #3
 8001ce8:	e004      	b.n	8001cf4 <HAL_GPIO_Init+0x21c>
 8001cea:	2302      	movs	r3, #2
 8001cec:	e002      	b.n	8001cf4 <HAL_GPIO_Init+0x21c>
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e000      	b.n	8001cf4 <HAL_GPIO_Init+0x21c>
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	69fa      	ldr	r2, [r7, #28]
 8001cf6:	f002 0203 	and.w	r2, r2, #3
 8001cfa:	0092      	lsls	r2, r2, #2
 8001cfc:	4093      	lsls	r3, r2
 8001cfe:	69ba      	ldr	r2, [r7, #24]
 8001d00:	4313      	orrs	r3, r2
 8001d02:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d04:	4935      	ldr	r1, [pc, #212]	@ (8001ddc <HAL_GPIO_Init+0x304>)
 8001d06:	69fb      	ldr	r3, [r7, #28]
 8001d08:	089b      	lsrs	r3, r3, #2
 8001d0a:	3302      	adds	r3, #2
 8001d0c:	69ba      	ldr	r2, [r7, #24]
 8001d0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d12:	4b3a      	ldr	r3, [pc, #232]	@ (8001dfc <HAL_GPIO_Init+0x324>)
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	43db      	mvns	r3, r3
 8001d1c:	69ba      	ldr	r2, [r7, #24]
 8001d1e:	4013      	ands	r3, r2
 8001d20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d003      	beq.n	8001d36 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001d2e:	69ba      	ldr	r2, [r7, #24]
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	4313      	orrs	r3, r2
 8001d34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d36:	4a31      	ldr	r2, [pc, #196]	@ (8001dfc <HAL_GPIO_Init+0x324>)
 8001d38:	69bb      	ldr	r3, [r7, #24]
 8001d3a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d3c:	4b2f      	ldr	r3, [pc, #188]	@ (8001dfc <HAL_GPIO_Init+0x324>)
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	43db      	mvns	r3, r3
 8001d46:	69ba      	ldr	r2, [r7, #24]
 8001d48:	4013      	ands	r3, r2
 8001d4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d003      	beq.n	8001d60 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001d58:	69ba      	ldr	r2, [r7, #24]
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d60:	4a26      	ldr	r2, [pc, #152]	@ (8001dfc <HAL_GPIO_Init+0x324>)
 8001d62:	69bb      	ldr	r3, [r7, #24]
 8001d64:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d66:	4b25      	ldr	r3, [pc, #148]	@ (8001dfc <HAL_GPIO_Init+0x324>)
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	43db      	mvns	r3, r3
 8001d70:	69ba      	ldr	r2, [r7, #24]
 8001d72:	4013      	ands	r3, r2
 8001d74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d003      	beq.n	8001d8a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001d82:	69ba      	ldr	r2, [r7, #24]
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	4313      	orrs	r3, r2
 8001d88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d8a:	4a1c      	ldr	r2, [pc, #112]	@ (8001dfc <HAL_GPIO_Init+0x324>)
 8001d8c:	69bb      	ldr	r3, [r7, #24]
 8001d8e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d90:	4b1a      	ldr	r3, [pc, #104]	@ (8001dfc <HAL_GPIO_Init+0x324>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	43db      	mvns	r3, r3
 8001d9a:	69ba      	ldr	r2, [r7, #24]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d003      	beq.n	8001db4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001dac:	69ba      	ldr	r2, [r7, #24]
 8001dae:	693b      	ldr	r3, [r7, #16]
 8001db0:	4313      	orrs	r3, r2
 8001db2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001db4:	4a11      	ldr	r2, [pc, #68]	@ (8001dfc <HAL_GPIO_Init+0x324>)
 8001db6:	69bb      	ldr	r3, [r7, #24]
 8001db8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	61fb      	str	r3, [r7, #28]
 8001dc0:	69fb      	ldr	r3, [r7, #28]
 8001dc2:	2b0f      	cmp	r3, #15
 8001dc4:	f67f ae96 	bls.w	8001af4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001dc8:	bf00      	nop
 8001dca:	bf00      	nop
 8001dcc:	3724      	adds	r7, #36	@ 0x24
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	40023800 	.word	0x40023800
 8001ddc:	40013800 	.word	0x40013800
 8001de0:	40020000 	.word	0x40020000
 8001de4:	40020400 	.word	0x40020400
 8001de8:	40020800 	.word	0x40020800
 8001dec:	40020c00 	.word	0x40020c00
 8001df0:	40021000 	.word	0x40021000
 8001df4:	40021400 	.word	0x40021400
 8001df8:	40021800 	.word	0x40021800
 8001dfc:	40013c00 	.word	0x40013c00

08001e00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	460b      	mov	r3, r1
 8001e0a:	807b      	strh	r3, [r7, #2]
 8001e0c:	4613      	mov	r3, r2
 8001e0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e10:	787b      	ldrb	r3, [r7, #1]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d003      	beq.n	8001e1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e16:	887a      	ldrh	r2, [r7, #2]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e1c:	e003      	b.n	8001e26 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e1e:	887b      	ldrh	r3, [r7, #2]
 8001e20:	041a      	lsls	r2, r3, #16
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	619a      	str	r2, [r3, #24]
}
 8001e26:	bf00      	nop
 8001e28:	370c      	adds	r7, #12
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
	...

08001e34 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d101      	bne.n	8001e46 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e42:	2301      	movs	r3, #1
 8001e44:	e12b      	b.n	800209e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d106      	bne.n	8001e60 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2200      	movs	r2, #0
 8001e56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f7fe ff40 	bl	8000ce0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2224      	movs	r2, #36	@ 0x24
 8001e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f022 0201 	bic.w	r2, r2, #1
 8001e76:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001e86:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001e96:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001e98:	f000 fb8c 	bl	80025b4 <HAL_RCC_GetPCLK1Freq>
 8001e9c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	4a81      	ldr	r2, [pc, #516]	@ (80020a8 <HAL_I2C_Init+0x274>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d807      	bhi.n	8001eb8 <HAL_I2C_Init+0x84>
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	4a80      	ldr	r2, [pc, #512]	@ (80020ac <HAL_I2C_Init+0x278>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	bf94      	ite	ls
 8001eb0:	2301      	movls	r3, #1
 8001eb2:	2300      	movhi	r3, #0
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	e006      	b.n	8001ec6 <HAL_I2C_Init+0x92>
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	4a7d      	ldr	r2, [pc, #500]	@ (80020b0 <HAL_I2C_Init+0x27c>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	bf94      	ite	ls
 8001ec0:	2301      	movls	r3, #1
 8001ec2:	2300      	movhi	r3, #0
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e0e7      	b.n	800209e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	4a78      	ldr	r2, [pc, #480]	@ (80020b4 <HAL_I2C_Init+0x280>)
 8001ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ed6:	0c9b      	lsrs	r3, r3, #18
 8001ed8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	68ba      	ldr	r2, [r7, #8]
 8001eea:	430a      	orrs	r2, r1
 8001eec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	6a1b      	ldr	r3, [r3, #32]
 8001ef4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	4a6a      	ldr	r2, [pc, #424]	@ (80020a8 <HAL_I2C_Init+0x274>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d802      	bhi.n	8001f08 <HAL_I2C_Init+0xd4>
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	3301      	adds	r3, #1
 8001f06:	e009      	b.n	8001f1c <HAL_I2C_Init+0xe8>
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001f0e:	fb02 f303 	mul.w	r3, r2, r3
 8001f12:	4a69      	ldr	r2, [pc, #420]	@ (80020b8 <HAL_I2C_Init+0x284>)
 8001f14:	fba2 2303 	umull	r2, r3, r2, r3
 8001f18:	099b      	lsrs	r3, r3, #6
 8001f1a:	3301      	adds	r3, #1
 8001f1c:	687a      	ldr	r2, [r7, #4]
 8001f1e:	6812      	ldr	r2, [r2, #0]
 8001f20:	430b      	orrs	r3, r1
 8001f22:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	69db      	ldr	r3, [r3, #28]
 8001f2a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001f2e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	495c      	ldr	r1, [pc, #368]	@ (80020a8 <HAL_I2C_Init+0x274>)
 8001f38:	428b      	cmp	r3, r1
 8001f3a:	d819      	bhi.n	8001f70 <HAL_I2C_Init+0x13c>
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	1e59      	subs	r1, r3, #1
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	005b      	lsls	r3, r3, #1
 8001f46:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f4a:	1c59      	adds	r1, r3, #1
 8001f4c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001f50:	400b      	ands	r3, r1
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d00a      	beq.n	8001f6c <HAL_I2C_Init+0x138>
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	1e59      	subs	r1, r3, #1
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	005b      	lsls	r3, r3, #1
 8001f60:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f64:	3301      	adds	r3, #1
 8001f66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f6a:	e051      	b.n	8002010 <HAL_I2C_Init+0x1dc>
 8001f6c:	2304      	movs	r3, #4
 8001f6e:	e04f      	b.n	8002010 <HAL_I2C_Init+0x1dc>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d111      	bne.n	8001f9c <HAL_I2C_Init+0x168>
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	1e58      	subs	r0, r3, #1
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6859      	ldr	r1, [r3, #4]
 8001f80:	460b      	mov	r3, r1
 8001f82:	005b      	lsls	r3, r3, #1
 8001f84:	440b      	add	r3, r1
 8001f86:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	bf0c      	ite	eq
 8001f94:	2301      	moveq	r3, #1
 8001f96:	2300      	movne	r3, #0
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	e012      	b.n	8001fc2 <HAL_I2C_Init+0x18e>
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	1e58      	subs	r0, r3, #1
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6859      	ldr	r1, [r3, #4]
 8001fa4:	460b      	mov	r3, r1
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	440b      	add	r3, r1
 8001faa:	0099      	lsls	r1, r3, #2
 8001fac:	440b      	add	r3, r1
 8001fae:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	bf0c      	ite	eq
 8001fbc:	2301      	moveq	r3, #1
 8001fbe:	2300      	movne	r3, #0
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <HAL_I2C_Init+0x196>
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e022      	b.n	8002010 <HAL_I2C_Init+0x1dc>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d10e      	bne.n	8001ff0 <HAL_I2C_Init+0x1bc>
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	1e58      	subs	r0, r3, #1
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6859      	ldr	r1, [r3, #4]
 8001fda:	460b      	mov	r3, r1
 8001fdc:	005b      	lsls	r3, r3, #1
 8001fde:	440b      	add	r3, r1
 8001fe0:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fe4:	3301      	adds	r3, #1
 8001fe6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001fee:	e00f      	b.n	8002010 <HAL_I2C_Init+0x1dc>
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	1e58      	subs	r0, r3, #1
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6859      	ldr	r1, [r3, #4]
 8001ff8:	460b      	mov	r3, r1
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	440b      	add	r3, r1
 8001ffe:	0099      	lsls	r1, r3, #2
 8002000:	440b      	add	r3, r1
 8002002:	fbb0 f3f3 	udiv	r3, r0, r3
 8002006:	3301      	adds	r3, #1
 8002008:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800200c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002010:	6879      	ldr	r1, [r7, #4]
 8002012:	6809      	ldr	r1, [r1, #0]
 8002014:	4313      	orrs	r3, r2
 8002016:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	69da      	ldr	r2, [r3, #28]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6a1b      	ldr	r3, [r3, #32]
 800202a:	431a      	orrs	r2, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	430a      	orrs	r2, r1
 8002032:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800203e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002042:	687a      	ldr	r2, [r7, #4]
 8002044:	6911      	ldr	r1, [r2, #16]
 8002046:	687a      	ldr	r2, [r7, #4]
 8002048:	68d2      	ldr	r2, [r2, #12]
 800204a:	4311      	orrs	r1, r2
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	6812      	ldr	r2, [r2, #0]
 8002050:	430b      	orrs	r3, r1
 8002052:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	695a      	ldr	r2, [r3, #20]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	699b      	ldr	r3, [r3, #24]
 8002066:	431a      	orrs	r2, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	430a      	orrs	r2, r1
 800206e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f042 0201 	orr.w	r2, r2, #1
 800207e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2200      	movs	r2, #0
 8002084:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2220      	movs	r2, #32
 800208a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2200      	movs	r2, #0
 8002092:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2200      	movs	r2, #0
 8002098:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800209c:	2300      	movs	r3, #0
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3710      	adds	r7, #16
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	000186a0 	.word	0x000186a0
 80020ac:	001e847f 	.word	0x001e847f
 80020b0:	003d08ff 	.word	0x003d08ff
 80020b4:	431bde83 	.word	0x431bde83
 80020b8:	10624dd3 	.word	0x10624dd3

080020bc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b086      	sub	sp, #24
 80020c0:	af02      	add	r7, sp, #8
 80020c2:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d101      	bne.n	80020ce <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	e108      	b.n	80022e0 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d106      	bne.n	80020ee <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f7fe fef3 	bl	8000ed4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2203      	movs	r2, #3
 80020f2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80020fc:	d102      	bne.n	8002104 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2200      	movs	r2, #0
 8002102:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4618      	mov	r0, r3
 800210a:	f001 fe25 	bl	8003d58 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6818      	ldr	r0, [r3, #0]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	7c1a      	ldrb	r2, [r3, #16]
 8002116:	f88d 2000 	strb.w	r2, [sp]
 800211a:	3304      	adds	r3, #4
 800211c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800211e:	f001 fdb7 	bl	8003c90 <USB_CoreInit>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d005      	beq.n	8002134 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2202      	movs	r2, #2
 800212c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	e0d5      	b.n	80022e0 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2100      	movs	r1, #0
 800213a:	4618      	mov	r0, r3
 800213c:	f001 fe1d 	bl	8003d7a <USB_SetCurrentMode>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d005      	beq.n	8002152 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2202      	movs	r2, #2
 800214a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e0c6      	b.n	80022e0 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002152:	2300      	movs	r3, #0
 8002154:	73fb      	strb	r3, [r7, #15]
 8002156:	e04a      	b.n	80021ee <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002158:	7bfa      	ldrb	r2, [r7, #15]
 800215a:	6879      	ldr	r1, [r7, #4]
 800215c:	4613      	mov	r3, r2
 800215e:	00db      	lsls	r3, r3, #3
 8002160:	4413      	add	r3, r2
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	440b      	add	r3, r1
 8002166:	3315      	adds	r3, #21
 8002168:	2201      	movs	r2, #1
 800216a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800216c:	7bfa      	ldrb	r2, [r7, #15]
 800216e:	6879      	ldr	r1, [r7, #4]
 8002170:	4613      	mov	r3, r2
 8002172:	00db      	lsls	r3, r3, #3
 8002174:	4413      	add	r3, r2
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	440b      	add	r3, r1
 800217a:	3314      	adds	r3, #20
 800217c:	7bfa      	ldrb	r2, [r7, #15]
 800217e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002180:	7bfa      	ldrb	r2, [r7, #15]
 8002182:	7bfb      	ldrb	r3, [r7, #15]
 8002184:	b298      	uxth	r0, r3
 8002186:	6879      	ldr	r1, [r7, #4]
 8002188:	4613      	mov	r3, r2
 800218a:	00db      	lsls	r3, r3, #3
 800218c:	4413      	add	r3, r2
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	440b      	add	r3, r1
 8002192:	332e      	adds	r3, #46	@ 0x2e
 8002194:	4602      	mov	r2, r0
 8002196:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002198:	7bfa      	ldrb	r2, [r7, #15]
 800219a:	6879      	ldr	r1, [r7, #4]
 800219c:	4613      	mov	r3, r2
 800219e:	00db      	lsls	r3, r3, #3
 80021a0:	4413      	add	r3, r2
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	440b      	add	r3, r1
 80021a6:	3318      	adds	r3, #24
 80021a8:	2200      	movs	r2, #0
 80021aa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80021ac:	7bfa      	ldrb	r2, [r7, #15]
 80021ae:	6879      	ldr	r1, [r7, #4]
 80021b0:	4613      	mov	r3, r2
 80021b2:	00db      	lsls	r3, r3, #3
 80021b4:	4413      	add	r3, r2
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	440b      	add	r3, r1
 80021ba:	331c      	adds	r3, #28
 80021bc:	2200      	movs	r2, #0
 80021be:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80021c0:	7bfa      	ldrb	r2, [r7, #15]
 80021c2:	6879      	ldr	r1, [r7, #4]
 80021c4:	4613      	mov	r3, r2
 80021c6:	00db      	lsls	r3, r3, #3
 80021c8:	4413      	add	r3, r2
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	440b      	add	r3, r1
 80021ce:	3320      	adds	r3, #32
 80021d0:	2200      	movs	r2, #0
 80021d2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80021d4:	7bfa      	ldrb	r2, [r7, #15]
 80021d6:	6879      	ldr	r1, [r7, #4]
 80021d8:	4613      	mov	r3, r2
 80021da:	00db      	lsls	r3, r3, #3
 80021dc:	4413      	add	r3, r2
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	440b      	add	r3, r1
 80021e2:	3324      	adds	r3, #36	@ 0x24
 80021e4:	2200      	movs	r2, #0
 80021e6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021e8:	7bfb      	ldrb	r3, [r7, #15]
 80021ea:	3301      	adds	r3, #1
 80021ec:	73fb      	strb	r3, [r7, #15]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	791b      	ldrb	r3, [r3, #4]
 80021f2:	7bfa      	ldrb	r2, [r7, #15]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d3af      	bcc.n	8002158 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021f8:	2300      	movs	r3, #0
 80021fa:	73fb      	strb	r3, [r7, #15]
 80021fc:	e044      	b.n	8002288 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80021fe:	7bfa      	ldrb	r2, [r7, #15]
 8002200:	6879      	ldr	r1, [r7, #4]
 8002202:	4613      	mov	r3, r2
 8002204:	00db      	lsls	r3, r3, #3
 8002206:	4413      	add	r3, r2
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	440b      	add	r3, r1
 800220c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002210:	2200      	movs	r2, #0
 8002212:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002214:	7bfa      	ldrb	r2, [r7, #15]
 8002216:	6879      	ldr	r1, [r7, #4]
 8002218:	4613      	mov	r3, r2
 800221a:	00db      	lsls	r3, r3, #3
 800221c:	4413      	add	r3, r2
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	440b      	add	r3, r1
 8002222:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002226:	7bfa      	ldrb	r2, [r7, #15]
 8002228:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800222a:	7bfa      	ldrb	r2, [r7, #15]
 800222c:	6879      	ldr	r1, [r7, #4]
 800222e:	4613      	mov	r3, r2
 8002230:	00db      	lsls	r3, r3, #3
 8002232:	4413      	add	r3, r2
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	440b      	add	r3, r1
 8002238:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800223c:	2200      	movs	r2, #0
 800223e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002240:	7bfa      	ldrb	r2, [r7, #15]
 8002242:	6879      	ldr	r1, [r7, #4]
 8002244:	4613      	mov	r3, r2
 8002246:	00db      	lsls	r3, r3, #3
 8002248:	4413      	add	r3, r2
 800224a:	009b      	lsls	r3, r3, #2
 800224c:	440b      	add	r3, r1
 800224e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002252:	2200      	movs	r2, #0
 8002254:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002256:	7bfa      	ldrb	r2, [r7, #15]
 8002258:	6879      	ldr	r1, [r7, #4]
 800225a:	4613      	mov	r3, r2
 800225c:	00db      	lsls	r3, r3, #3
 800225e:	4413      	add	r3, r2
 8002260:	009b      	lsls	r3, r3, #2
 8002262:	440b      	add	r3, r1
 8002264:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002268:	2200      	movs	r2, #0
 800226a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800226c:	7bfa      	ldrb	r2, [r7, #15]
 800226e:	6879      	ldr	r1, [r7, #4]
 8002270:	4613      	mov	r3, r2
 8002272:	00db      	lsls	r3, r3, #3
 8002274:	4413      	add	r3, r2
 8002276:	009b      	lsls	r3, r3, #2
 8002278:	440b      	add	r3, r1
 800227a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800227e:	2200      	movs	r2, #0
 8002280:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002282:	7bfb      	ldrb	r3, [r7, #15]
 8002284:	3301      	adds	r3, #1
 8002286:	73fb      	strb	r3, [r7, #15]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	791b      	ldrb	r3, [r3, #4]
 800228c:	7bfa      	ldrb	r2, [r7, #15]
 800228e:	429a      	cmp	r2, r3
 8002290:	d3b5      	bcc.n	80021fe <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6818      	ldr	r0, [r3, #0]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	7c1a      	ldrb	r2, [r3, #16]
 800229a:	f88d 2000 	strb.w	r2, [sp]
 800229e:	3304      	adds	r3, #4
 80022a0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022a2:	f001 fdb7 	bl	8003e14 <USB_DevInit>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d005      	beq.n	80022b8 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2202      	movs	r2, #2
 80022b0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e013      	b.n	80022e0 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2200      	movs	r2, #0
 80022bc:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2201      	movs	r2, #1
 80022c2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	7b1b      	ldrb	r3, [r3, #12]
 80022ca:	2b01      	cmp	r3, #1
 80022cc:	d102      	bne.n	80022d4 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	f000 f80a 	bl	80022e8 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4618      	mov	r0, r3
 80022da:	f001 ff72 	bl	80041c2 <USB_DevDisconnect>

  return HAL_OK;
 80022de:	2300      	movs	r3, #0
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3710      	adds	r7, #16
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b085      	sub	sp, #20
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2201      	movs	r2, #1
 80022fa:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2200      	movs	r2, #0
 8002302:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	699b      	ldr	r3, [r3, #24]
 800230a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002316:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800231a:	f043 0303 	orr.w	r3, r3, #3
 800231e:	68fa      	ldr	r2, [r7, #12]
 8002320:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002322:	2300      	movs	r3, #0
}
 8002324:	4618      	mov	r0, r3
 8002326:	3714      	adds	r7, #20
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr

08002330 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002336:	2300      	movs	r3, #0
 8002338:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800233a:	2300      	movs	r3, #0
 800233c:	603b      	str	r3, [r7, #0]
 800233e:	4b20      	ldr	r3, [pc, #128]	@ (80023c0 <HAL_PWREx_EnableOverDrive+0x90>)
 8002340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002342:	4a1f      	ldr	r2, [pc, #124]	@ (80023c0 <HAL_PWREx_EnableOverDrive+0x90>)
 8002344:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002348:	6413      	str	r3, [r2, #64]	@ 0x40
 800234a:	4b1d      	ldr	r3, [pc, #116]	@ (80023c0 <HAL_PWREx_EnableOverDrive+0x90>)
 800234c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800234e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002352:	603b      	str	r3, [r7, #0]
 8002354:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002356:	4b1b      	ldr	r3, [pc, #108]	@ (80023c4 <HAL_PWREx_EnableOverDrive+0x94>)
 8002358:	2201      	movs	r2, #1
 800235a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800235c:	f7ff f808 	bl	8001370 <HAL_GetTick>
 8002360:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002362:	e009      	b.n	8002378 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002364:	f7ff f804 	bl	8001370 <HAL_GetTick>
 8002368:	4602      	mov	r2, r0
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002372:	d901      	bls.n	8002378 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002374:	2303      	movs	r3, #3
 8002376:	e01f      	b.n	80023b8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002378:	4b13      	ldr	r3, [pc, #76]	@ (80023c8 <HAL_PWREx_EnableOverDrive+0x98>)
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002380:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002384:	d1ee      	bne.n	8002364 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002386:	4b11      	ldr	r3, [pc, #68]	@ (80023cc <HAL_PWREx_EnableOverDrive+0x9c>)
 8002388:	2201      	movs	r2, #1
 800238a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800238c:	f7fe fff0 	bl	8001370 <HAL_GetTick>
 8002390:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002392:	e009      	b.n	80023a8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002394:	f7fe ffec 	bl	8001370 <HAL_GetTick>
 8002398:	4602      	mov	r2, r0
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80023a2:	d901      	bls.n	80023a8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80023a4:	2303      	movs	r3, #3
 80023a6:	e007      	b.n	80023b8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80023a8:	4b07      	ldr	r3, [pc, #28]	@ (80023c8 <HAL_PWREx_EnableOverDrive+0x98>)
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80023b4:	d1ee      	bne.n	8002394 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80023b6:	2300      	movs	r3, #0
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3708      	adds	r7, #8
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	40023800 	.word	0x40023800
 80023c4:	420e0040 	.word	0x420e0040
 80023c8:	40007000 	.word	0x40007000
 80023cc:	420e0044 	.word	0x420e0044

080023d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b084      	sub	sp, #16
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
 80023d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d101      	bne.n	80023e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e0cc      	b.n	800257e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023e4:	4b68      	ldr	r3, [pc, #416]	@ (8002588 <HAL_RCC_ClockConfig+0x1b8>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f003 030f 	and.w	r3, r3, #15
 80023ec:	683a      	ldr	r2, [r7, #0]
 80023ee:	429a      	cmp	r2, r3
 80023f0:	d90c      	bls.n	800240c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023f2:	4b65      	ldr	r3, [pc, #404]	@ (8002588 <HAL_RCC_ClockConfig+0x1b8>)
 80023f4:	683a      	ldr	r2, [r7, #0]
 80023f6:	b2d2      	uxtb	r2, r2
 80023f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023fa:	4b63      	ldr	r3, [pc, #396]	@ (8002588 <HAL_RCC_ClockConfig+0x1b8>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 030f 	and.w	r3, r3, #15
 8002402:	683a      	ldr	r2, [r7, #0]
 8002404:	429a      	cmp	r2, r3
 8002406:	d001      	beq.n	800240c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e0b8      	b.n	800257e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0302 	and.w	r3, r3, #2
 8002414:	2b00      	cmp	r3, #0
 8002416:	d020      	beq.n	800245a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 0304 	and.w	r3, r3, #4
 8002420:	2b00      	cmp	r3, #0
 8002422:	d005      	beq.n	8002430 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002424:	4b59      	ldr	r3, [pc, #356]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	4a58      	ldr	r2, [pc, #352]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 800242a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800242e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 0308 	and.w	r3, r3, #8
 8002438:	2b00      	cmp	r3, #0
 800243a:	d005      	beq.n	8002448 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800243c:	4b53      	ldr	r3, [pc, #332]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	4a52      	ldr	r2, [pc, #328]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 8002442:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002446:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002448:	4b50      	ldr	r3, [pc, #320]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	494d      	ldr	r1, [pc, #308]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 8002456:	4313      	orrs	r3, r2
 8002458:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 0301 	and.w	r3, r3, #1
 8002462:	2b00      	cmp	r3, #0
 8002464:	d044      	beq.n	80024f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	2b01      	cmp	r3, #1
 800246c:	d107      	bne.n	800247e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800246e:	4b47      	ldr	r3, [pc, #284]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d119      	bne.n	80024ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e07f      	b.n	800257e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	2b02      	cmp	r3, #2
 8002484:	d003      	beq.n	800248e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800248a:	2b03      	cmp	r3, #3
 800248c:	d107      	bne.n	800249e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800248e:	4b3f      	ldr	r3, [pc, #252]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002496:	2b00      	cmp	r3, #0
 8002498:	d109      	bne.n	80024ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e06f      	b.n	800257e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800249e:	4b3b      	ldr	r3, [pc, #236]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f003 0302 	and.w	r3, r3, #2
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d101      	bne.n	80024ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e067      	b.n	800257e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024ae:	4b37      	ldr	r3, [pc, #220]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	f023 0203 	bic.w	r2, r3, #3
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	4934      	ldr	r1, [pc, #208]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 80024bc:	4313      	orrs	r3, r2
 80024be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024c0:	f7fe ff56 	bl	8001370 <HAL_GetTick>
 80024c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024c6:	e00a      	b.n	80024de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024c8:	f7fe ff52 	bl	8001370 <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d901      	bls.n	80024de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024da:	2303      	movs	r3, #3
 80024dc:	e04f      	b.n	800257e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024de:	4b2b      	ldr	r3, [pc, #172]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	f003 020c 	and.w	r2, r3, #12
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d1eb      	bne.n	80024c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024f0:	4b25      	ldr	r3, [pc, #148]	@ (8002588 <HAL_RCC_ClockConfig+0x1b8>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 030f 	and.w	r3, r3, #15
 80024f8:	683a      	ldr	r2, [r7, #0]
 80024fa:	429a      	cmp	r2, r3
 80024fc:	d20c      	bcs.n	8002518 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024fe:	4b22      	ldr	r3, [pc, #136]	@ (8002588 <HAL_RCC_ClockConfig+0x1b8>)
 8002500:	683a      	ldr	r2, [r7, #0]
 8002502:	b2d2      	uxtb	r2, r2
 8002504:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002506:	4b20      	ldr	r3, [pc, #128]	@ (8002588 <HAL_RCC_ClockConfig+0x1b8>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 030f 	and.w	r3, r3, #15
 800250e:	683a      	ldr	r2, [r7, #0]
 8002510:	429a      	cmp	r2, r3
 8002512:	d001      	beq.n	8002518 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e032      	b.n	800257e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f003 0304 	and.w	r3, r3, #4
 8002520:	2b00      	cmp	r3, #0
 8002522:	d008      	beq.n	8002536 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002524:	4b19      	ldr	r3, [pc, #100]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	4916      	ldr	r1, [pc, #88]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 8002532:	4313      	orrs	r3, r2
 8002534:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0308 	and.w	r3, r3, #8
 800253e:	2b00      	cmp	r3, #0
 8002540:	d009      	beq.n	8002556 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002542:	4b12      	ldr	r3, [pc, #72]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	691b      	ldr	r3, [r3, #16]
 800254e:	00db      	lsls	r3, r3, #3
 8002550:	490e      	ldr	r1, [pc, #56]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 8002552:	4313      	orrs	r3, r2
 8002554:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002556:	f000 fb7f 	bl	8002c58 <HAL_RCC_GetSysClockFreq>
 800255a:	4602      	mov	r2, r0
 800255c:	4b0b      	ldr	r3, [pc, #44]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	091b      	lsrs	r3, r3, #4
 8002562:	f003 030f 	and.w	r3, r3, #15
 8002566:	490a      	ldr	r1, [pc, #40]	@ (8002590 <HAL_RCC_ClockConfig+0x1c0>)
 8002568:	5ccb      	ldrb	r3, [r1, r3]
 800256a:	fa22 f303 	lsr.w	r3, r2, r3
 800256e:	4a09      	ldr	r2, [pc, #36]	@ (8002594 <HAL_RCC_ClockConfig+0x1c4>)
 8002570:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002572:	4b09      	ldr	r3, [pc, #36]	@ (8002598 <HAL_RCC_ClockConfig+0x1c8>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4618      	mov	r0, r3
 8002578:	f7fe feb6 	bl	80012e8 <HAL_InitTick>

  return HAL_OK;
 800257c:	2300      	movs	r3, #0
}
 800257e:	4618      	mov	r0, r3
 8002580:	3710      	adds	r7, #16
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	40023c00 	.word	0x40023c00
 800258c:	40023800 	.word	0x40023800
 8002590:	0800add4 	.word	0x0800add4
 8002594:	20000000 	.word	0x20000000
 8002598:	20000018 	.word	0x20000018

0800259c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025a0:	4b03      	ldr	r3, [pc, #12]	@ (80025b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80025a2:	681b      	ldr	r3, [r3, #0]
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop
 80025b0:	20000000 	.word	0x20000000

080025b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80025b8:	f7ff fff0 	bl	800259c <HAL_RCC_GetHCLKFreq>
 80025bc:	4602      	mov	r2, r0
 80025be:	4b05      	ldr	r3, [pc, #20]	@ (80025d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	0a9b      	lsrs	r3, r3, #10
 80025c4:	f003 0307 	and.w	r3, r3, #7
 80025c8:	4903      	ldr	r1, [pc, #12]	@ (80025d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80025ca:	5ccb      	ldrb	r3, [r1, r3]
 80025cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	40023800 	.word	0x40023800
 80025d8:	0800ade4 	.word	0x0800ade4

080025dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80025e0:	f7ff ffdc 	bl	800259c <HAL_RCC_GetHCLKFreq>
 80025e4:	4602      	mov	r2, r0
 80025e6:	4b05      	ldr	r3, [pc, #20]	@ (80025fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	0b5b      	lsrs	r3, r3, #13
 80025ec:	f003 0307 	and.w	r3, r3, #7
 80025f0:	4903      	ldr	r1, [pc, #12]	@ (8002600 <HAL_RCC_GetPCLK2Freq+0x24>)
 80025f2:	5ccb      	ldrb	r3, [r1, r3]
 80025f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	40023800 	.word	0x40023800
 8002600:	0800ade4 	.word	0x0800ade4

08002604 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b08c      	sub	sp, #48	@ 0x30
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800260c:	2300      	movs	r3, #0
 800260e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8002610:	2300      	movs	r3, #0
 8002612:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8002614:	2300      	movs	r3, #0
 8002616:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8002618:	2300      	movs	r3, #0
 800261a:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 800261c:	2300      	movs	r3, #0
 800261e:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8002620:	2300      	movs	r3, #0
 8002622:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8002624:	2300      	movs	r3, #0
 8002626:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8002628:	2300      	movs	r3, #0
 800262a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 800262c:	2300      	movs	r3, #0
 800262e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f003 0301 	and.w	r3, r3, #1
 8002638:	2b00      	cmp	r3, #0
 800263a:	d010      	beq.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 800263c:	4b6f      	ldr	r3, [pc, #444]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800263e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002642:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800264a:	496c      	ldr	r1, [pc, #432]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800264c:	4313      	orrs	r3, r2
 800264e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002656:	2b00      	cmp	r3, #0
 8002658:	d101      	bne.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 800265a:	2301      	movs	r3, #1
 800265c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 0302 	and.w	r3, r3, #2
 8002666:	2b00      	cmp	r3, #0
 8002668:	d010      	beq.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800266a:	4b64      	ldr	r3, [pc, #400]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800266c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002670:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002678:	4960      	ldr	r1, [pc, #384]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800267a:	4313      	orrs	r3, r2
 800267c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002684:	2b00      	cmp	r3, #0
 8002686:	d101      	bne.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8002688:	2301      	movs	r3, #1
 800268a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 0304 	and.w	r3, r3, #4
 8002694:	2b00      	cmp	r3, #0
 8002696:	d017      	beq.n	80026c8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002698:	4b58      	ldr	r3, [pc, #352]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800269a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800269e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a6:	4955      	ldr	r1, [pc, #340]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80026a8:	4313      	orrs	r3, r2
 80026aa:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80026b6:	d101      	bne.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80026b8:	2301      	movs	r3, #1
 80026ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d101      	bne.n	80026c8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 80026c4:	2301      	movs	r3, #1
 80026c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 0308 	and.w	r3, r3, #8
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d017      	beq.n	8002704 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80026d4:	4b49      	ldr	r3, [pc, #292]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80026d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80026da:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026e2:	4946      	ldr	r1, [pc, #280]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80026e4:	4313      	orrs	r3, r2
 80026e6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80026f2:	d101      	bne.n	80026f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80026f4:	2301      	movs	r3, #1
 80026f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d101      	bne.n	8002704 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8002700:	2301      	movs	r3, #1
 8002702:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 0320 	and.w	r3, r3, #32
 800270c:	2b00      	cmp	r3, #0
 800270e:	f000 808a 	beq.w	8002826 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002712:	2300      	movs	r3, #0
 8002714:	60bb      	str	r3, [r7, #8]
 8002716:	4b39      	ldr	r3, [pc, #228]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800271a:	4a38      	ldr	r2, [pc, #224]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800271c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002720:	6413      	str	r3, [r2, #64]	@ 0x40
 8002722:	4b36      	ldr	r3, [pc, #216]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002726:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800272a:	60bb      	str	r3, [r7, #8]
 800272c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800272e:	4b34      	ldr	r3, [pc, #208]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a33      	ldr	r2, [pc, #204]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002734:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002738:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800273a:	f7fe fe19 	bl	8001370 <HAL_GetTick>
 800273e:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8002740:	e008      	b.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002742:	f7fe fe15 	bl	8001370 <HAL_GetTick>
 8002746:	4602      	mov	r2, r0
 8002748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800274a:	1ad3      	subs	r3, r2, r3
 800274c:	2b02      	cmp	r3, #2
 800274e:	d901      	bls.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	e278      	b.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8002754:	4b2a      	ldr	r3, [pc, #168]	@ (8002800 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800275c:	2b00      	cmp	r3, #0
 800275e:	d0f0      	beq.n	8002742 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002760:	4b26      	ldr	r3, [pc, #152]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002762:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002764:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002768:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800276a:	6a3b      	ldr	r3, [r7, #32]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d02f      	beq.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002774:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002778:	6a3a      	ldr	r2, [r7, #32]
 800277a:	429a      	cmp	r2, r3
 800277c:	d028      	beq.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800277e:	4b1f      	ldr	r3, [pc, #124]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002780:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002782:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002786:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002788:	4b1e      	ldr	r3, [pc, #120]	@ (8002804 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800278a:	2201      	movs	r2, #1
 800278c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800278e:	4b1d      	ldr	r3, [pc, #116]	@ (8002804 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8002790:	2200      	movs	r2, #0
 8002792:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002794:	4a19      	ldr	r2, [pc, #100]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002796:	6a3b      	ldr	r3, [r7, #32]
 8002798:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800279a:	4b18      	ldr	r3, [pc, #96]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800279c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800279e:	f003 0301 	and.w	r3, r3, #1
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	d114      	bne.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80027a6:	f7fe fde3 	bl	8001370 <HAL_GetTick>
 80027aa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027ac:	e00a      	b.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ae:	f7fe fddf 	bl	8001370 <HAL_GetTick>
 80027b2:	4602      	mov	r2, r0
 80027b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027bc:	4293      	cmp	r3, r2
 80027be:	d901      	bls.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80027c0:	2303      	movs	r3, #3
 80027c2:	e240      	b.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027c4:	4b0d      	ldr	r3, [pc, #52]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80027c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027c8:	f003 0302 	and.w	r3, r3, #2
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d0ee      	beq.n	80027ae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80027d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80027dc:	d114      	bne.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x204>
 80027de:	4b07      	ldr	r3, [pc, #28]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ea:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80027ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027f2:	4902      	ldr	r1, [pc, #8]	@ (80027fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80027f4:	4313      	orrs	r3, r2
 80027f6:	608b      	str	r3, [r1, #8]
 80027f8:	e00c      	b.n	8002814 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80027fa:	bf00      	nop
 80027fc:	40023800 	.word	0x40023800
 8002800:	40007000 	.word	0x40007000
 8002804:	42470e40 	.word	0x42470e40
 8002808:	4b4a      	ldr	r3, [pc, #296]	@ (8002934 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	4a49      	ldr	r2, [pc, #292]	@ (8002934 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800280e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002812:	6093      	str	r3, [r2, #8]
 8002814:	4b47      	ldr	r3, [pc, #284]	@ (8002934 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002816:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002820:	4944      	ldr	r1, [pc, #272]	@ (8002934 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002822:	4313      	orrs	r3, r2
 8002824:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f003 0310 	and.w	r3, r3, #16
 800282e:	2b00      	cmp	r3, #0
 8002830:	d004      	beq.n	800283c <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8002838:	4b3f      	ldr	r3, [pc, #252]	@ (8002938 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800283a:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002844:	2b00      	cmp	r3, #0
 8002846:	d00a      	beq.n	800285e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8002848:	4b3a      	ldr	r3, [pc, #232]	@ (8002934 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800284a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800284e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002856:	4937      	ldr	r1, [pc, #220]	@ (8002934 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002858:	4313      	orrs	r3, r2
 800285a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002866:	2b00      	cmp	r3, #0
 8002868:	d00a      	beq.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800286a:	4b32      	ldr	r3, [pc, #200]	@ (8002934 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800286c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002870:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002878:	492e      	ldr	r1, [pc, #184]	@ (8002934 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800287a:	4313      	orrs	r3, r2
 800287c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002888:	2b00      	cmp	r3, #0
 800288a:	d011      	beq.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800288c:	4b29      	ldr	r3, [pc, #164]	@ (8002934 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800288e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002892:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800289a:	4926      	ldr	r1, [pc, #152]	@ (8002934 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800289c:	4313      	orrs	r3, r2
 800289e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80028aa:	d101      	bne.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 80028ac:	2301      	movs	r3, #1
 80028ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d00a      	beq.n	80028d2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80028bc:	4b1d      	ldr	r3, [pc, #116]	@ (8002934 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80028be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028c2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ca:	491a      	ldr	r1, [pc, #104]	@ (8002934 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80028cc:	4313      	orrs	r3, r2
 80028ce:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d011      	beq.n	8002902 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80028de:	4b15      	ldr	r3, [pc, #84]	@ (8002934 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80028e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028e4:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028ec:	4911      	ldr	r1, [pc, #68]	@ (8002934 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80028ee:	4313      	orrs	r3, r2
 80028f0:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80028fc:	d101      	bne.n	8002902 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80028fe:	2301      	movs	r3, #1
 8002900:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8002902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002904:	2b01      	cmp	r3, #1
 8002906:	d005      	beq.n	8002914 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002910:	f040 80ff 	bne.w	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002914:	4b09      	ldr	r3, [pc, #36]	@ (800293c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002916:	2200      	movs	r2, #0
 8002918:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800291a:	f7fe fd29 	bl	8001370 <HAL_GetTick>
 800291e:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002920:	e00e      	b.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002922:	f7fe fd25 	bl	8001370 <HAL_GetTick>
 8002926:	4602      	mov	r2, r0
 8002928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800292a:	1ad3      	subs	r3, r2, r3
 800292c:	2b02      	cmp	r3, #2
 800292e:	d907      	bls.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002930:	2303      	movs	r3, #3
 8002932:	e188      	b.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002934:	40023800 	.word	0x40023800
 8002938:	424711e0 	.word	0x424711e0
 800293c:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002940:	4b7e      	ldr	r3, [pc, #504]	@ (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002948:	2b00      	cmp	r3, #0
 800294a:	d1ea      	bne.n	8002922 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f003 0301 	and.w	r3, r3, #1
 8002954:	2b00      	cmp	r3, #0
 8002956:	d003      	beq.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800295c:	2b00      	cmp	r3, #0
 800295e:	d009      	beq.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002968:	2b00      	cmp	r3, #0
 800296a:	d028      	beq.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002970:	2b00      	cmp	r3, #0
 8002972:	d124      	bne.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002974:	4b71      	ldr	r3, [pc, #452]	@ (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002976:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800297a:	0c1b      	lsrs	r3, r3, #16
 800297c:	f003 0303 	and.w	r3, r3, #3
 8002980:	3301      	adds	r3, #1
 8002982:	005b      	lsls	r3, r3, #1
 8002984:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002986:	4b6d      	ldr	r3, [pc, #436]	@ (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002988:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800298c:	0e1b      	lsrs	r3, r3, #24
 800298e:	f003 030f 	and.w	r3, r3, #15
 8002992:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	685a      	ldr	r2, [r3, #4]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	019b      	lsls	r3, r3, #6
 800299e:	431a      	orrs	r2, r3
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	085b      	lsrs	r3, r3, #1
 80029a4:	3b01      	subs	r3, #1
 80029a6:	041b      	lsls	r3, r3, #16
 80029a8:	431a      	orrs	r2, r3
 80029aa:	69bb      	ldr	r3, [r7, #24]
 80029ac:	061b      	lsls	r3, r3, #24
 80029ae:	431a      	orrs	r2, r3
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	695b      	ldr	r3, [r3, #20]
 80029b4:	071b      	lsls	r3, r3, #28
 80029b6:	4961      	ldr	r1, [pc, #388]	@ (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80029b8:	4313      	orrs	r3, r2
 80029ba:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 0304 	and.w	r3, r3, #4
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d004      	beq.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80029d2:	d00a      	beq.n	80029ea <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d035      	beq.n	8002a4c <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80029e8:	d130      	bne.n	8002a4c <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80029ea:	4b54      	ldr	r3, [pc, #336]	@ (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80029ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80029f0:	0c1b      	lsrs	r3, r3, #16
 80029f2:	f003 0303 	and.w	r3, r3, #3
 80029f6:	3301      	adds	r3, #1
 80029f8:	005b      	lsls	r3, r3, #1
 80029fa:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80029fc:	4b4f      	ldr	r3, [pc, #316]	@ (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80029fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a02:	0f1b      	lsrs	r3, r3, #28
 8002a04:	f003 0307 	and.w	r3, r3, #7
 8002a08:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	685a      	ldr	r2, [r3, #4]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	019b      	lsls	r3, r3, #6
 8002a14:	431a      	orrs	r2, r3
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	085b      	lsrs	r3, r3, #1
 8002a1a:	3b01      	subs	r3, #1
 8002a1c:	041b      	lsls	r3, r3, #16
 8002a1e:	431a      	orrs	r2, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	691b      	ldr	r3, [r3, #16]
 8002a24:	061b      	lsls	r3, r3, #24
 8002a26:	431a      	orrs	r2, r3
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	071b      	lsls	r3, r3, #28
 8002a2c:	4943      	ldr	r1, [pc, #268]	@ (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002a34:	4b41      	ldr	r3, [pc, #260]	@ (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002a36:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002a3a:	f023 021f 	bic.w	r2, r3, #31
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a42:	3b01      	subs	r3, #1
 8002a44:	493d      	ldr	r1, [pc, #244]	@ (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002a46:	4313      	orrs	r3, r2
 8002a48:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d029      	beq.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002a60:	d124      	bne.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002a62:	4b36      	ldr	r3, [pc, #216]	@ (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002a64:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a68:	0c1b      	lsrs	r3, r3, #16
 8002a6a:	f003 0303 	and.w	r3, r3, #3
 8002a6e:	3301      	adds	r3, #1
 8002a70:	005b      	lsls	r3, r3, #1
 8002a72:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002a74:	4b31      	ldr	r3, [pc, #196]	@ (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002a76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a7a:	0f1b      	lsrs	r3, r3, #28
 8002a7c:	f003 0307 	and.w	r3, r3, #7
 8002a80:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	685a      	ldr	r2, [r3, #4]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	019b      	lsls	r3, r3, #6
 8002a8c:	431a      	orrs	r2, r3
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	68db      	ldr	r3, [r3, #12]
 8002a92:	085b      	lsrs	r3, r3, #1
 8002a94:	3b01      	subs	r3, #1
 8002a96:	041b      	lsls	r3, r3, #16
 8002a98:	431a      	orrs	r2, r3
 8002a9a:	69bb      	ldr	r3, [r7, #24]
 8002a9c:	061b      	lsls	r3, r3, #24
 8002a9e:	431a      	orrs	r2, r3
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	071b      	lsls	r3, r3, #28
 8002aa4:	4925      	ldr	r1, [pc, #148]	@ (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d016      	beq.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	685a      	ldr	r2, [r3, #4]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	019b      	lsls	r3, r3, #6
 8002ac2:	431a      	orrs	r2, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	085b      	lsrs	r3, r3, #1
 8002aca:	3b01      	subs	r3, #1
 8002acc:	041b      	lsls	r3, r3, #16
 8002ace:	431a      	orrs	r2, r3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	691b      	ldr	r3, [r3, #16]
 8002ad4:	061b      	lsls	r3, r3, #24
 8002ad6:	431a      	orrs	r2, r3
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	695b      	ldr	r3, [r3, #20]
 8002adc:	071b      	lsls	r3, r3, #28
 8002ade:	4917      	ldr	r1, [pc, #92]	@ (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002ae6:	4b16      	ldr	r3, [pc, #88]	@ (8002b40 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8002ae8:	2201      	movs	r2, #1
 8002aea:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002aec:	f7fe fc40 	bl	8001370 <HAL_GetTick>
 8002af0:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002af2:	e008      	b.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002af4:	f7fe fc3c 	bl	8001370 <HAL_GetTick>
 8002af8:	4602      	mov	r2, r0
 8002afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d901      	bls.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002b02:	2303      	movs	r3, #3
 8002b04:	e09f      	b.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002b06:	4b0d      	ldr	r3, [pc, #52]	@ (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d0f0      	beq.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 8002b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	f040 8095 	bne.w	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002b1a:	4b0a      	ldr	r3, [pc, #40]	@ (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002b20:	f7fe fc26 	bl	8001370 <HAL_GetTick>
 8002b24:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002b26:	e00f      	b.n	8002b48 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002b28:	f7fe fc22 	bl	8001370 <HAL_GetTick>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	2b02      	cmp	r3, #2
 8002b34:	d908      	bls.n	8002b48 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002b36:	2303      	movs	r3, #3
 8002b38:	e085      	b.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002b3a:	bf00      	nop
 8002b3c:	40023800 	.word	0x40023800
 8002b40:	42470068 	.word	0x42470068
 8002b44:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002b48:	4b41      	ldr	r3, [pc, #260]	@ (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002b50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002b54:	d0e8      	beq.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0304 	and.w	r3, r3, #4
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d003      	beq.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d009      	beq.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d02b      	beq.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d127      	bne.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8002b7e:	4b34      	ldr	r3, [pc, #208]	@ (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b84:	0c1b      	lsrs	r3, r3, #16
 8002b86:	f003 0303 	and.w	r3, r3, #3
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	005b      	lsls	r3, r3, #1
 8002b8e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	699a      	ldr	r2, [r3, #24]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	69db      	ldr	r3, [r3, #28]
 8002b98:	019b      	lsls	r3, r3, #6
 8002b9a:	431a      	orrs	r2, r3
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	085b      	lsrs	r3, r3, #1
 8002ba0:	3b01      	subs	r3, #1
 8002ba2:	041b      	lsls	r3, r3, #16
 8002ba4:	431a      	orrs	r2, r3
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002baa:	061b      	lsls	r3, r3, #24
 8002bac:	4928      	ldr	r1, [pc, #160]	@ (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002bb4:	4b26      	ldr	r3, [pc, #152]	@ (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002bb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002bba:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bc2:	3b01      	subs	r3, #1
 8002bc4:	021b      	lsls	r3, r3, #8
 8002bc6:	4922      	ldr	r1, [pc, #136]	@ (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d01d      	beq.n	8002c16 <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bde:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002be2:	d118      	bne.n	8002c16 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002be4:	4b1a      	ldr	r3, [pc, #104]	@ (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bea:	0e1b      	lsrs	r3, r3, #24
 8002bec:	f003 030f 	and.w	r3, r3, #15
 8002bf0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	699a      	ldr	r2, [r3, #24]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	69db      	ldr	r3, [r3, #28]
 8002bfa:	019b      	lsls	r3, r3, #6
 8002bfc:	431a      	orrs	r2, r3
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6a1b      	ldr	r3, [r3, #32]
 8002c02:	085b      	lsrs	r3, r3, #1
 8002c04:	3b01      	subs	r3, #1
 8002c06:	041b      	lsls	r3, r3, #16
 8002c08:	431a      	orrs	r2, r3
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	061b      	lsls	r3, r3, #24
 8002c0e:	4910      	ldr	r1, [pc, #64]	@ (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002c10:	4313      	orrs	r3, r2
 8002c12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002c16:	4b0f      	ldr	r3, [pc, #60]	@ (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8002c18:	2201      	movs	r2, #1
 8002c1a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002c1c:	f7fe fba8 	bl	8001370 <HAL_GetTick>
 8002c20:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002c22:	e008      	b.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002c24:	f7fe fba4 	bl	8001370 <HAL_GetTick>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c2c:	1ad3      	subs	r3, r2, r3
 8002c2e:	2b02      	cmp	r3, #2
 8002c30:	d901      	bls.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002c32:	2303      	movs	r3, #3
 8002c34:	e007      	b.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002c36:	4b06      	ldr	r3, [pc, #24]	@ (8002c50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002c3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002c42:	d1ef      	bne.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8002c44:	2300      	movs	r3, #0
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3730      	adds	r7, #48	@ 0x30
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	40023800 	.word	0x40023800
 8002c54:	42470070 	.word	0x42470070

08002c58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c5c:	b0ae      	sub	sp, #184	@ 0xb8
 8002c5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002c60:	2300      	movs	r3, #0
 8002c62:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002c66:	2300      	movs	r3, #0
 8002c68:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002c72:	2300      	movs	r3, #0
 8002c74:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c7e:	4bcb      	ldr	r3, [pc, #812]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x354>)
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	f003 030c 	and.w	r3, r3, #12
 8002c86:	2b0c      	cmp	r3, #12
 8002c88:	f200 8206 	bhi.w	8003098 <HAL_RCC_GetSysClockFreq+0x440>
 8002c8c:	a201      	add	r2, pc, #4	@ (adr r2, 8002c94 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c92:	bf00      	nop
 8002c94:	08002cc9 	.word	0x08002cc9
 8002c98:	08003099 	.word	0x08003099
 8002c9c:	08003099 	.word	0x08003099
 8002ca0:	08003099 	.word	0x08003099
 8002ca4:	08002cd1 	.word	0x08002cd1
 8002ca8:	08003099 	.word	0x08003099
 8002cac:	08003099 	.word	0x08003099
 8002cb0:	08003099 	.word	0x08003099
 8002cb4:	08002cd9 	.word	0x08002cd9
 8002cb8:	08003099 	.word	0x08003099
 8002cbc:	08003099 	.word	0x08003099
 8002cc0:	08003099 	.word	0x08003099
 8002cc4:	08002ec9 	.word	0x08002ec9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002cc8:	4bb9      	ldr	r3, [pc, #740]	@ (8002fb0 <HAL_RCC_GetSysClockFreq+0x358>)
 8002cca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002cce:	e1e7      	b.n	80030a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002cd0:	4bb8      	ldr	r3, [pc, #736]	@ (8002fb4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002cd2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002cd6:	e1e3      	b.n	80030a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002cd8:	4bb4      	ldr	r3, [pc, #720]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x354>)
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002ce0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ce4:	4bb1      	ldr	r3, [pc, #708]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x354>)
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d071      	beq.n	8002dd4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cf0:	4bae      	ldr	r3, [pc, #696]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x354>)
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	099b      	lsrs	r3, r3, #6
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002cfc:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002d00:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002d04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d08:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002d12:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002d16:	4622      	mov	r2, r4
 8002d18:	462b      	mov	r3, r5
 8002d1a:	f04f 0000 	mov.w	r0, #0
 8002d1e:	f04f 0100 	mov.w	r1, #0
 8002d22:	0159      	lsls	r1, r3, #5
 8002d24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d28:	0150      	lsls	r0, r2, #5
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	4621      	mov	r1, r4
 8002d30:	1a51      	subs	r1, r2, r1
 8002d32:	6439      	str	r1, [r7, #64]	@ 0x40
 8002d34:	4629      	mov	r1, r5
 8002d36:	eb63 0301 	sbc.w	r3, r3, r1
 8002d3a:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d3c:	f04f 0200 	mov.w	r2, #0
 8002d40:	f04f 0300 	mov.w	r3, #0
 8002d44:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002d48:	4649      	mov	r1, r9
 8002d4a:	018b      	lsls	r3, r1, #6
 8002d4c:	4641      	mov	r1, r8
 8002d4e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d52:	4641      	mov	r1, r8
 8002d54:	018a      	lsls	r2, r1, #6
 8002d56:	4641      	mov	r1, r8
 8002d58:	1a51      	subs	r1, r2, r1
 8002d5a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002d5c:	4649      	mov	r1, r9
 8002d5e:	eb63 0301 	sbc.w	r3, r3, r1
 8002d62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d64:	f04f 0200 	mov.w	r2, #0
 8002d68:	f04f 0300 	mov.w	r3, #0
 8002d6c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002d70:	4649      	mov	r1, r9
 8002d72:	00cb      	lsls	r3, r1, #3
 8002d74:	4641      	mov	r1, r8
 8002d76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d7a:	4641      	mov	r1, r8
 8002d7c:	00ca      	lsls	r2, r1, #3
 8002d7e:	4610      	mov	r0, r2
 8002d80:	4619      	mov	r1, r3
 8002d82:	4603      	mov	r3, r0
 8002d84:	4622      	mov	r2, r4
 8002d86:	189b      	adds	r3, r3, r2
 8002d88:	633b      	str	r3, [r7, #48]	@ 0x30
 8002d8a:	462b      	mov	r3, r5
 8002d8c:	460a      	mov	r2, r1
 8002d8e:	eb42 0303 	adc.w	r3, r2, r3
 8002d92:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d94:	f04f 0200 	mov.w	r2, #0
 8002d98:	f04f 0300 	mov.w	r3, #0
 8002d9c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002da0:	4629      	mov	r1, r5
 8002da2:	024b      	lsls	r3, r1, #9
 8002da4:	4621      	mov	r1, r4
 8002da6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002daa:	4621      	mov	r1, r4
 8002dac:	024a      	lsls	r2, r1, #9
 8002dae:	4610      	mov	r0, r2
 8002db0:	4619      	mov	r1, r3
 8002db2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002db6:	2200      	movs	r2, #0
 8002db8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002dbc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002dc0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002dc4:	f7fd fa7c 	bl	80002c0 <__aeabi_uldivmod>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	460b      	mov	r3, r1
 8002dcc:	4613      	mov	r3, r2
 8002dce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002dd2:	e067      	b.n	8002ea4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dd4:	4b75      	ldr	r3, [pc, #468]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x354>)
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	099b      	lsrs	r3, r3, #6
 8002dda:	2200      	movs	r2, #0
 8002ddc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002de0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002de4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002de8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002dec:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002dee:	2300      	movs	r3, #0
 8002df0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002df2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002df6:	4622      	mov	r2, r4
 8002df8:	462b      	mov	r3, r5
 8002dfa:	f04f 0000 	mov.w	r0, #0
 8002dfe:	f04f 0100 	mov.w	r1, #0
 8002e02:	0159      	lsls	r1, r3, #5
 8002e04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e08:	0150      	lsls	r0, r2, #5
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	460b      	mov	r3, r1
 8002e0e:	4621      	mov	r1, r4
 8002e10:	1a51      	subs	r1, r2, r1
 8002e12:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002e14:	4629      	mov	r1, r5
 8002e16:	eb63 0301 	sbc.w	r3, r3, r1
 8002e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e1c:	f04f 0200 	mov.w	r2, #0
 8002e20:	f04f 0300 	mov.w	r3, #0
 8002e24:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002e28:	4649      	mov	r1, r9
 8002e2a:	018b      	lsls	r3, r1, #6
 8002e2c:	4641      	mov	r1, r8
 8002e2e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e32:	4641      	mov	r1, r8
 8002e34:	018a      	lsls	r2, r1, #6
 8002e36:	4641      	mov	r1, r8
 8002e38:	ebb2 0a01 	subs.w	sl, r2, r1
 8002e3c:	4649      	mov	r1, r9
 8002e3e:	eb63 0b01 	sbc.w	fp, r3, r1
 8002e42:	f04f 0200 	mov.w	r2, #0
 8002e46:	f04f 0300 	mov.w	r3, #0
 8002e4a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002e4e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002e52:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e56:	4692      	mov	sl, r2
 8002e58:	469b      	mov	fp, r3
 8002e5a:	4623      	mov	r3, r4
 8002e5c:	eb1a 0303 	adds.w	r3, sl, r3
 8002e60:	623b      	str	r3, [r7, #32]
 8002e62:	462b      	mov	r3, r5
 8002e64:	eb4b 0303 	adc.w	r3, fp, r3
 8002e68:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e6a:	f04f 0200 	mov.w	r2, #0
 8002e6e:	f04f 0300 	mov.w	r3, #0
 8002e72:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002e76:	4629      	mov	r1, r5
 8002e78:	028b      	lsls	r3, r1, #10
 8002e7a:	4621      	mov	r1, r4
 8002e7c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e80:	4621      	mov	r1, r4
 8002e82:	028a      	lsls	r2, r1, #10
 8002e84:	4610      	mov	r0, r2
 8002e86:	4619      	mov	r1, r3
 8002e88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002e90:	677a      	str	r2, [r7, #116]	@ 0x74
 8002e92:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002e96:	f7fd fa13 	bl	80002c0 <__aeabi_uldivmod>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	460b      	mov	r3, r1
 8002e9e:	4613      	mov	r3, r2
 8002ea0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002ea4:	4b41      	ldr	r3, [pc, #260]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x354>)
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	0c1b      	lsrs	r3, r3, #16
 8002eaa:	f003 0303 	and.w	r3, r3, #3
 8002eae:	3301      	adds	r3, #1
 8002eb0:	005b      	lsls	r3, r3, #1
 8002eb2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002eb6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002eba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002ebe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ec2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002ec6:	e0eb      	b.n	80030a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ec8:	4b38      	ldr	r3, [pc, #224]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x354>)
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002ed0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ed4:	4b35      	ldr	r3, [pc, #212]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x354>)
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d06b      	beq.n	8002fb8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ee0:	4b32      	ldr	r3, [pc, #200]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x354>)
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	099b      	lsrs	r3, r3, #6
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002eea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002eec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002eee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ef2:	663b      	str	r3, [r7, #96]	@ 0x60
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	667b      	str	r3, [r7, #100]	@ 0x64
 8002ef8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002efc:	4622      	mov	r2, r4
 8002efe:	462b      	mov	r3, r5
 8002f00:	f04f 0000 	mov.w	r0, #0
 8002f04:	f04f 0100 	mov.w	r1, #0
 8002f08:	0159      	lsls	r1, r3, #5
 8002f0a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f0e:	0150      	lsls	r0, r2, #5
 8002f10:	4602      	mov	r2, r0
 8002f12:	460b      	mov	r3, r1
 8002f14:	4621      	mov	r1, r4
 8002f16:	1a51      	subs	r1, r2, r1
 8002f18:	61b9      	str	r1, [r7, #24]
 8002f1a:	4629      	mov	r1, r5
 8002f1c:	eb63 0301 	sbc.w	r3, r3, r1
 8002f20:	61fb      	str	r3, [r7, #28]
 8002f22:	f04f 0200 	mov.w	r2, #0
 8002f26:	f04f 0300 	mov.w	r3, #0
 8002f2a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002f2e:	4659      	mov	r1, fp
 8002f30:	018b      	lsls	r3, r1, #6
 8002f32:	4651      	mov	r1, sl
 8002f34:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f38:	4651      	mov	r1, sl
 8002f3a:	018a      	lsls	r2, r1, #6
 8002f3c:	4651      	mov	r1, sl
 8002f3e:	ebb2 0801 	subs.w	r8, r2, r1
 8002f42:	4659      	mov	r1, fp
 8002f44:	eb63 0901 	sbc.w	r9, r3, r1
 8002f48:	f04f 0200 	mov.w	r2, #0
 8002f4c:	f04f 0300 	mov.w	r3, #0
 8002f50:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f54:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f58:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f5c:	4690      	mov	r8, r2
 8002f5e:	4699      	mov	r9, r3
 8002f60:	4623      	mov	r3, r4
 8002f62:	eb18 0303 	adds.w	r3, r8, r3
 8002f66:	613b      	str	r3, [r7, #16]
 8002f68:	462b      	mov	r3, r5
 8002f6a:	eb49 0303 	adc.w	r3, r9, r3
 8002f6e:	617b      	str	r3, [r7, #20]
 8002f70:	f04f 0200 	mov.w	r2, #0
 8002f74:	f04f 0300 	mov.w	r3, #0
 8002f78:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002f7c:	4629      	mov	r1, r5
 8002f7e:	024b      	lsls	r3, r1, #9
 8002f80:	4621      	mov	r1, r4
 8002f82:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002f86:	4621      	mov	r1, r4
 8002f88:	024a      	lsls	r2, r1, #9
 8002f8a:	4610      	mov	r0, r2
 8002f8c:	4619      	mov	r1, r3
 8002f8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002f92:	2200      	movs	r2, #0
 8002f94:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002f96:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002f98:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002f9c:	f7fd f990 	bl	80002c0 <__aeabi_uldivmod>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	460b      	mov	r3, r1
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002faa:	e065      	b.n	8003078 <HAL_RCC_GetSysClockFreq+0x420>
 8002fac:	40023800 	.word	0x40023800
 8002fb0:	00f42400 	.word	0x00f42400
 8002fb4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fb8:	4b3d      	ldr	r3, [pc, #244]	@ (80030b0 <HAL_RCC_GetSysClockFreq+0x458>)
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	099b      	lsrs	r3, r3, #6
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	4611      	mov	r1, r2
 8002fc4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002fc8:	653b      	str	r3, [r7, #80]	@ 0x50
 8002fca:	2300      	movs	r3, #0
 8002fcc:	657b      	str	r3, [r7, #84]	@ 0x54
 8002fce:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002fd2:	4642      	mov	r2, r8
 8002fd4:	464b      	mov	r3, r9
 8002fd6:	f04f 0000 	mov.w	r0, #0
 8002fda:	f04f 0100 	mov.w	r1, #0
 8002fde:	0159      	lsls	r1, r3, #5
 8002fe0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002fe4:	0150      	lsls	r0, r2, #5
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	460b      	mov	r3, r1
 8002fea:	4641      	mov	r1, r8
 8002fec:	1a51      	subs	r1, r2, r1
 8002fee:	60b9      	str	r1, [r7, #8]
 8002ff0:	4649      	mov	r1, r9
 8002ff2:	eb63 0301 	sbc.w	r3, r3, r1
 8002ff6:	60fb      	str	r3, [r7, #12]
 8002ff8:	f04f 0200 	mov.w	r2, #0
 8002ffc:	f04f 0300 	mov.w	r3, #0
 8003000:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003004:	4659      	mov	r1, fp
 8003006:	018b      	lsls	r3, r1, #6
 8003008:	4651      	mov	r1, sl
 800300a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800300e:	4651      	mov	r1, sl
 8003010:	018a      	lsls	r2, r1, #6
 8003012:	4651      	mov	r1, sl
 8003014:	1a54      	subs	r4, r2, r1
 8003016:	4659      	mov	r1, fp
 8003018:	eb63 0501 	sbc.w	r5, r3, r1
 800301c:	f04f 0200 	mov.w	r2, #0
 8003020:	f04f 0300 	mov.w	r3, #0
 8003024:	00eb      	lsls	r3, r5, #3
 8003026:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800302a:	00e2      	lsls	r2, r4, #3
 800302c:	4614      	mov	r4, r2
 800302e:	461d      	mov	r5, r3
 8003030:	4643      	mov	r3, r8
 8003032:	18e3      	adds	r3, r4, r3
 8003034:	603b      	str	r3, [r7, #0]
 8003036:	464b      	mov	r3, r9
 8003038:	eb45 0303 	adc.w	r3, r5, r3
 800303c:	607b      	str	r3, [r7, #4]
 800303e:	f04f 0200 	mov.w	r2, #0
 8003042:	f04f 0300 	mov.w	r3, #0
 8003046:	e9d7 4500 	ldrd	r4, r5, [r7]
 800304a:	4629      	mov	r1, r5
 800304c:	028b      	lsls	r3, r1, #10
 800304e:	4621      	mov	r1, r4
 8003050:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003054:	4621      	mov	r1, r4
 8003056:	028a      	lsls	r2, r1, #10
 8003058:	4610      	mov	r0, r2
 800305a:	4619      	mov	r1, r3
 800305c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003060:	2200      	movs	r2, #0
 8003062:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003064:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003066:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800306a:	f7fd f929 	bl	80002c0 <__aeabi_uldivmod>
 800306e:	4602      	mov	r2, r0
 8003070:	460b      	mov	r3, r1
 8003072:	4613      	mov	r3, r2
 8003074:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003078:	4b0d      	ldr	r3, [pc, #52]	@ (80030b0 <HAL_RCC_GetSysClockFreq+0x458>)
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	0f1b      	lsrs	r3, r3, #28
 800307e:	f003 0307 	and.w	r3, r3, #7
 8003082:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003086:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800308a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800308e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003092:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003096:	e003      	b.n	80030a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003098:	4b06      	ldr	r3, [pc, #24]	@ (80030b4 <HAL_RCC_GetSysClockFreq+0x45c>)
 800309a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800309e:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030a0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	37b8      	adds	r7, #184	@ 0xb8
 80030a8:	46bd      	mov	sp, r7
 80030aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030ae:	bf00      	nop
 80030b0:	40023800 	.word	0x40023800
 80030b4:	00f42400 	.word	0x00f42400

080030b8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b086      	sub	sp, #24
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d101      	bne.n	80030ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e28d      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0301 	and.w	r3, r3, #1
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	f000 8083 	beq.w	80031de <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80030d8:	4b94      	ldr	r3, [pc, #592]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	f003 030c 	and.w	r3, r3, #12
 80030e0:	2b04      	cmp	r3, #4
 80030e2:	d019      	beq.n	8003118 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80030e4:	4b91      	ldr	r3, [pc, #580]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	f003 030c 	and.w	r3, r3, #12
        || \
 80030ec:	2b08      	cmp	r3, #8
 80030ee:	d106      	bne.n	80030fe <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80030f0:	4b8e      	ldr	r3, [pc, #568]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80030fc:	d00c      	beq.n	8003118 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030fe:	4b8b      	ldr	r3, [pc, #556]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003106:	2b0c      	cmp	r3, #12
 8003108:	d112      	bne.n	8003130 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800310a:	4b88      	ldr	r3, [pc, #544]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003112:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003116:	d10b      	bne.n	8003130 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003118:	4b84      	ldr	r3, [pc, #528]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003120:	2b00      	cmp	r3, #0
 8003122:	d05b      	beq.n	80031dc <HAL_RCC_OscConfig+0x124>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d157      	bne.n	80031dc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	e25a      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003138:	d106      	bne.n	8003148 <HAL_RCC_OscConfig+0x90>
 800313a:	4b7c      	ldr	r3, [pc, #496]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a7b      	ldr	r2, [pc, #492]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 8003140:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003144:	6013      	str	r3, [r2, #0]
 8003146:	e01d      	b.n	8003184 <HAL_RCC_OscConfig+0xcc>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003150:	d10c      	bne.n	800316c <HAL_RCC_OscConfig+0xb4>
 8003152:	4b76      	ldr	r3, [pc, #472]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a75      	ldr	r2, [pc, #468]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 8003158:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800315c:	6013      	str	r3, [r2, #0]
 800315e:	4b73      	ldr	r3, [pc, #460]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a72      	ldr	r2, [pc, #456]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 8003164:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003168:	6013      	str	r3, [r2, #0]
 800316a:	e00b      	b.n	8003184 <HAL_RCC_OscConfig+0xcc>
 800316c:	4b6f      	ldr	r3, [pc, #444]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a6e      	ldr	r2, [pc, #440]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 8003172:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003176:	6013      	str	r3, [r2, #0]
 8003178:	4b6c      	ldr	r3, [pc, #432]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a6b      	ldr	r2, [pc, #428]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 800317e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003182:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d013      	beq.n	80031b4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800318c:	f7fe f8f0 	bl	8001370 <HAL_GetTick>
 8003190:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003192:	e008      	b.n	80031a6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003194:	f7fe f8ec 	bl	8001370 <HAL_GetTick>
 8003198:	4602      	mov	r2, r0
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	2b64      	cmp	r3, #100	@ 0x64
 80031a0:	d901      	bls.n	80031a6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80031a2:	2303      	movs	r3, #3
 80031a4:	e21f      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031a6:	4b61      	ldr	r3, [pc, #388]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d0f0      	beq.n	8003194 <HAL_RCC_OscConfig+0xdc>
 80031b2:	e014      	b.n	80031de <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031b4:	f7fe f8dc 	bl	8001370 <HAL_GetTick>
 80031b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031ba:	e008      	b.n	80031ce <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031bc:	f7fe f8d8 	bl	8001370 <HAL_GetTick>
 80031c0:	4602      	mov	r2, r0
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	1ad3      	subs	r3, r2, r3
 80031c6:	2b64      	cmp	r3, #100	@ 0x64
 80031c8:	d901      	bls.n	80031ce <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80031ca:	2303      	movs	r3, #3
 80031cc:	e20b      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031ce:	4b57      	ldr	r3, [pc, #348]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d1f0      	bne.n	80031bc <HAL_RCC_OscConfig+0x104>
 80031da:	e000      	b.n	80031de <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 0302 	and.w	r3, r3, #2
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d06f      	beq.n	80032ca <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80031ea:	4b50      	ldr	r3, [pc, #320]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f003 030c 	and.w	r3, r3, #12
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d017      	beq.n	8003226 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80031f6:	4b4d      	ldr	r3, [pc, #308]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 80031f8:	689b      	ldr	r3, [r3, #8]
 80031fa:	f003 030c 	and.w	r3, r3, #12
        || \
 80031fe:	2b08      	cmp	r3, #8
 8003200:	d105      	bne.n	800320e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003202:	4b4a      	ldr	r3, [pc, #296]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d00b      	beq.n	8003226 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800320e:	4b47      	ldr	r3, [pc, #284]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003216:	2b0c      	cmp	r3, #12
 8003218:	d11c      	bne.n	8003254 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800321a:	4b44      	ldr	r3, [pc, #272]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003222:	2b00      	cmp	r3, #0
 8003224:	d116      	bne.n	8003254 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003226:	4b41      	ldr	r3, [pc, #260]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 0302 	and.w	r3, r3, #2
 800322e:	2b00      	cmp	r3, #0
 8003230:	d005      	beq.n	800323e <HAL_RCC_OscConfig+0x186>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	68db      	ldr	r3, [r3, #12]
 8003236:	2b01      	cmp	r3, #1
 8003238:	d001      	beq.n	800323e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e1d3      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800323e:	4b3b      	ldr	r3, [pc, #236]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	691b      	ldr	r3, [r3, #16]
 800324a:	00db      	lsls	r3, r3, #3
 800324c:	4937      	ldr	r1, [pc, #220]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 800324e:	4313      	orrs	r3, r2
 8003250:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003252:	e03a      	b.n	80032ca <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	68db      	ldr	r3, [r3, #12]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d020      	beq.n	800329e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800325c:	4b34      	ldr	r3, [pc, #208]	@ (8003330 <HAL_RCC_OscConfig+0x278>)
 800325e:	2201      	movs	r2, #1
 8003260:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003262:	f7fe f885 	bl	8001370 <HAL_GetTick>
 8003266:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003268:	e008      	b.n	800327c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800326a:	f7fe f881 	bl	8001370 <HAL_GetTick>
 800326e:	4602      	mov	r2, r0
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	1ad3      	subs	r3, r2, r3
 8003274:	2b02      	cmp	r3, #2
 8003276:	d901      	bls.n	800327c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e1b4      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800327c:	4b2b      	ldr	r3, [pc, #172]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 0302 	and.w	r3, r3, #2
 8003284:	2b00      	cmp	r3, #0
 8003286:	d0f0      	beq.n	800326a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003288:	4b28      	ldr	r3, [pc, #160]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	691b      	ldr	r3, [r3, #16]
 8003294:	00db      	lsls	r3, r3, #3
 8003296:	4925      	ldr	r1, [pc, #148]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 8003298:	4313      	orrs	r3, r2
 800329a:	600b      	str	r3, [r1, #0]
 800329c:	e015      	b.n	80032ca <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800329e:	4b24      	ldr	r3, [pc, #144]	@ (8003330 <HAL_RCC_OscConfig+0x278>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032a4:	f7fe f864 	bl	8001370 <HAL_GetTick>
 80032a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032aa:	e008      	b.n	80032be <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032ac:	f7fe f860 	bl	8001370 <HAL_GetTick>
 80032b0:	4602      	mov	r2, r0
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d901      	bls.n	80032be <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	e193      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032be:	4b1b      	ldr	r3, [pc, #108]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0302 	and.w	r3, r3, #2
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d1f0      	bne.n	80032ac <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 0308 	and.w	r3, r3, #8
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d036      	beq.n	8003344 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	695b      	ldr	r3, [r3, #20]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d016      	beq.n	800330c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032de:	4b15      	ldr	r3, [pc, #84]	@ (8003334 <HAL_RCC_OscConfig+0x27c>)
 80032e0:	2201      	movs	r2, #1
 80032e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032e4:	f7fe f844 	bl	8001370 <HAL_GetTick>
 80032e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032ea:	e008      	b.n	80032fe <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032ec:	f7fe f840 	bl	8001370 <HAL_GetTick>
 80032f0:	4602      	mov	r2, r0
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d901      	bls.n	80032fe <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e173      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032fe:	4b0b      	ldr	r3, [pc, #44]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 8003300:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003302:	f003 0302 	and.w	r3, r3, #2
 8003306:	2b00      	cmp	r3, #0
 8003308:	d0f0      	beq.n	80032ec <HAL_RCC_OscConfig+0x234>
 800330a:	e01b      	b.n	8003344 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800330c:	4b09      	ldr	r3, [pc, #36]	@ (8003334 <HAL_RCC_OscConfig+0x27c>)
 800330e:	2200      	movs	r2, #0
 8003310:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003312:	f7fe f82d 	bl	8001370 <HAL_GetTick>
 8003316:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003318:	e00e      	b.n	8003338 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800331a:	f7fe f829 	bl	8001370 <HAL_GetTick>
 800331e:	4602      	mov	r2, r0
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	2b02      	cmp	r3, #2
 8003326:	d907      	bls.n	8003338 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003328:	2303      	movs	r3, #3
 800332a:	e15c      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
 800332c:	40023800 	.word	0x40023800
 8003330:	42470000 	.word	0x42470000
 8003334:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003338:	4b8a      	ldr	r3, [pc, #552]	@ (8003564 <HAL_RCC_OscConfig+0x4ac>)
 800333a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800333c:	f003 0302 	and.w	r3, r3, #2
 8003340:	2b00      	cmp	r3, #0
 8003342:	d1ea      	bne.n	800331a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f003 0304 	and.w	r3, r3, #4
 800334c:	2b00      	cmp	r3, #0
 800334e:	f000 8097 	beq.w	8003480 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003352:	2300      	movs	r3, #0
 8003354:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003356:	4b83      	ldr	r3, [pc, #524]	@ (8003564 <HAL_RCC_OscConfig+0x4ac>)
 8003358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800335a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800335e:	2b00      	cmp	r3, #0
 8003360:	d10f      	bne.n	8003382 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003362:	2300      	movs	r3, #0
 8003364:	60bb      	str	r3, [r7, #8]
 8003366:	4b7f      	ldr	r3, [pc, #508]	@ (8003564 <HAL_RCC_OscConfig+0x4ac>)
 8003368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800336a:	4a7e      	ldr	r2, [pc, #504]	@ (8003564 <HAL_RCC_OscConfig+0x4ac>)
 800336c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003370:	6413      	str	r3, [r2, #64]	@ 0x40
 8003372:	4b7c      	ldr	r3, [pc, #496]	@ (8003564 <HAL_RCC_OscConfig+0x4ac>)
 8003374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003376:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800337a:	60bb      	str	r3, [r7, #8]
 800337c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800337e:	2301      	movs	r3, #1
 8003380:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003382:	4b79      	ldr	r3, [pc, #484]	@ (8003568 <HAL_RCC_OscConfig+0x4b0>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800338a:	2b00      	cmp	r3, #0
 800338c:	d118      	bne.n	80033c0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800338e:	4b76      	ldr	r3, [pc, #472]	@ (8003568 <HAL_RCC_OscConfig+0x4b0>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a75      	ldr	r2, [pc, #468]	@ (8003568 <HAL_RCC_OscConfig+0x4b0>)
 8003394:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003398:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800339a:	f7fd ffe9 	bl	8001370 <HAL_GetTick>
 800339e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033a0:	e008      	b.n	80033b4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033a2:	f7fd ffe5 	bl	8001370 <HAL_GetTick>
 80033a6:	4602      	mov	r2, r0
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	1ad3      	subs	r3, r2, r3
 80033ac:	2b02      	cmp	r3, #2
 80033ae:	d901      	bls.n	80033b4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80033b0:	2303      	movs	r3, #3
 80033b2:	e118      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033b4:	4b6c      	ldr	r3, [pc, #432]	@ (8003568 <HAL_RCC_OscConfig+0x4b0>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d0f0      	beq.n	80033a2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d106      	bne.n	80033d6 <HAL_RCC_OscConfig+0x31e>
 80033c8:	4b66      	ldr	r3, [pc, #408]	@ (8003564 <HAL_RCC_OscConfig+0x4ac>)
 80033ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033cc:	4a65      	ldr	r2, [pc, #404]	@ (8003564 <HAL_RCC_OscConfig+0x4ac>)
 80033ce:	f043 0301 	orr.w	r3, r3, #1
 80033d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80033d4:	e01c      	b.n	8003410 <HAL_RCC_OscConfig+0x358>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	2b05      	cmp	r3, #5
 80033dc:	d10c      	bne.n	80033f8 <HAL_RCC_OscConfig+0x340>
 80033de:	4b61      	ldr	r3, [pc, #388]	@ (8003564 <HAL_RCC_OscConfig+0x4ac>)
 80033e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033e2:	4a60      	ldr	r2, [pc, #384]	@ (8003564 <HAL_RCC_OscConfig+0x4ac>)
 80033e4:	f043 0304 	orr.w	r3, r3, #4
 80033e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80033ea:	4b5e      	ldr	r3, [pc, #376]	@ (8003564 <HAL_RCC_OscConfig+0x4ac>)
 80033ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033ee:	4a5d      	ldr	r2, [pc, #372]	@ (8003564 <HAL_RCC_OscConfig+0x4ac>)
 80033f0:	f043 0301 	orr.w	r3, r3, #1
 80033f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80033f6:	e00b      	b.n	8003410 <HAL_RCC_OscConfig+0x358>
 80033f8:	4b5a      	ldr	r3, [pc, #360]	@ (8003564 <HAL_RCC_OscConfig+0x4ac>)
 80033fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033fc:	4a59      	ldr	r2, [pc, #356]	@ (8003564 <HAL_RCC_OscConfig+0x4ac>)
 80033fe:	f023 0301 	bic.w	r3, r3, #1
 8003402:	6713      	str	r3, [r2, #112]	@ 0x70
 8003404:	4b57      	ldr	r3, [pc, #348]	@ (8003564 <HAL_RCC_OscConfig+0x4ac>)
 8003406:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003408:	4a56      	ldr	r2, [pc, #344]	@ (8003564 <HAL_RCC_OscConfig+0x4ac>)
 800340a:	f023 0304 	bic.w	r3, r3, #4
 800340e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d015      	beq.n	8003444 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003418:	f7fd ffaa 	bl	8001370 <HAL_GetTick>
 800341c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800341e:	e00a      	b.n	8003436 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003420:	f7fd ffa6 	bl	8001370 <HAL_GetTick>
 8003424:	4602      	mov	r2, r0
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	1ad3      	subs	r3, r2, r3
 800342a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800342e:	4293      	cmp	r3, r2
 8003430:	d901      	bls.n	8003436 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003432:	2303      	movs	r3, #3
 8003434:	e0d7      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003436:	4b4b      	ldr	r3, [pc, #300]	@ (8003564 <HAL_RCC_OscConfig+0x4ac>)
 8003438:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800343a:	f003 0302 	and.w	r3, r3, #2
 800343e:	2b00      	cmp	r3, #0
 8003440:	d0ee      	beq.n	8003420 <HAL_RCC_OscConfig+0x368>
 8003442:	e014      	b.n	800346e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003444:	f7fd ff94 	bl	8001370 <HAL_GetTick>
 8003448:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800344a:	e00a      	b.n	8003462 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800344c:	f7fd ff90 	bl	8001370 <HAL_GetTick>
 8003450:	4602      	mov	r2, r0
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	f241 3288 	movw	r2, #5000	@ 0x1388
 800345a:	4293      	cmp	r3, r2
 800345c:	d901      	bls.n	8003462 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800345e:	2303      	movs	r3, #3
 8003460:	e0c1      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003462:	4b40      	ldr	r3, [pc, #256]	@ (8003564 <HAL_RCC_OscConfig+0x4ac>)
 8003464:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003466:	f003 0302 	and.w	r3, r3, #2
 800346a:	2b00      	cmp	r3, #0
 800346c:	d1ee      	bne.n	800344c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800346e:	7dfb      	ldrb	r3, [r7, #23]
 8003470:	2b01      	cmp	r3, #1
 8003472:	d105      	bne.n	8003480 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003474:	4b3b      	ldr	r3, [pc, #236]	@ (8003564 <HAL_RCC_OscConfig+0x4ac>)
 8003476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003478:	4a3a      	ldr	r2, [pc, #232]	@ (8003564 <HAL_RCC_OscConfig+0x4ac>)
 800347a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800347e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	699b      	ldr	r3, [r3, #24]
 8003484:	2b00      	cmp	r3, #0
 8003486:	f000 80ad 	beq.w	80035e4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800348a:	4b36      	ldr	r3, [pc, #216]	@ (8003564 <HAL_RCC_OscConfig+0x4ac>)
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	f003 030c 	and.w	r3, r3, #12
 8003492:	2b08      	cmp	r3, #8
 8003494:	d060      	beq.n	8003558 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	699b      	ldr	r3, [r3, #24]
 800349a:	2b02      	cmp	r3, #2
 800349c:	d145      	bne.n	800352a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800349e:	4b33      	ldr	r3, [pc, #204]	@ (800356c <HAL_RCC_OscConfig+0x4b4>)
 80034a0:	2200      	movs	r2, #0
 80034a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034a4:	f7fd ff64 	bl	8001370 <HAL_GetTick>
 80034a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034aa:	e008      	b.n	80034be <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034ac:	f7fd ff60 	bl	8001370 <HAL_GetTick>
 80034b0:	4602      	mov	r2, r0
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	1ad3      	subs	r3, r2, r3
 80034b6:	2b02      	cmp	r3, #2
 80034b8:	d901      	bls.n	80034be <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80034ba:	2303      	movs	r3, #3
 80034bc:	e093      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034be:	4b29      	ldr	r3, [pc, #164]	@ (8003564 <HAL_RCC_OscConfig+0x4ac>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d1f0      	bne.n	80034ac <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	69da      	ldr	r2, [r3, #28]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a1b      	ldr	r3, [r3, #32]
 80034d2:	431a      	orrs	r2, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d8:	019b      	lsls	r3, r3, #6
 80034da:	431a      	orrs	r2, r3
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034e0:	085b      	lsrs	r3, r3, #1
 80034e2:	3b01      	subs	r3, #1
 80034e4:	041b      	lsls	r3, r3, #16
 80034e6:	431a      	orrs	r2, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ec:	061b      	lsls	r3, r3, #24
 80034ee:	431a      	orrs	r2, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034f4:	071b      	lsls	r3, r3, #28
 80034f6:	491b      	ldr	r1, [pc, #108]	@ (8003564 <HAL_RCC_OscConfig+0x4ac>)
 80034f8:	4313      	orrs	r3, r2
 80034fa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034fc:	4b1b      	ldr	r3, [pc, #108]	@ (800356c <HAL_RCC_OscConfig+0x4b4>)
 80034fe:	2201      	movs	r2, #1
 8003500:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003502:	f7fd ff35 	bl	8001370 <HAL_GetTick>
 8003506:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003508:	e008      	b.n	800351c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800350a:	f7fd ff31 	bl	8001370 <HAL_GetTick>
 800350e:	4602      	mov	r2, r0
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	1ad3      	subs	r3, r2, r3
 8003514:	2b02      	cmp	r3, #2
 8003516:	d901      	bls.n	800351c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003518:	2303      	movs	r3, #3
 800351a:	e064      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800351c:	4b11      	ldr	r3, [pc, #68]	@ (8003564 <HAL_RCC_OscConfig+0x4ac>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003524:	2b00      	cmp	r3, #0
 8003526:	d0f0      	beq.n	800350a <HAL_RCC_OscConfig+0x452>
 8003528:	e05c      	b.n	80035e4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800352a:	4b10      	ldr	r3, [pc, #64]	@ (800356c <HAL_RCC_OscConfig+0x4b4>)
 800352c:	2200      	movs	r2, #0
 800352e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003530:	f7fd ff1e 	bl	8001370 <HAL_GetTick>
 8003534:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003536:	e008      	b.n	800354a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003538:	f7fd ff1a 	bl	8001370 <HAL_GetTick>
 800353c:	4602      	mov	r2, r0
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	2b02      	cmp	r3, #2
 8003544:	d901      	bls.n	800354a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003546:	2303      	movs	r3, #3
 8003548:	e04d      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800354a:	4b06      	ldr	r3, [pc, #24]	@ (8003564 <HAL_RCC_OscConfig+0x4ac>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d1f0      	bne.n	8003538 <HAL_RCC_OscConfig+0x480>
 8003556:	e045      	b.n	80035e4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	699b      	ldr	r3, [r3, #24]
 800355c:	2b01      	cmp	r3, #1
 800355e:	d107      	bne.n	8003570 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e040      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
 8003564:	40023800 	.word	0x40023800
 8003568:	40007000 	.word	0x40007000
 800356c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003570:	4b1f      	ldr	r3, [pc, #124]	@ (80035f0 <HAL_RCC_OscConfig+0x538>)
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	699b      	ldr	r3, [r3, #24]
 800357a:	2b01      	cmp	r3, #1
 800357c:	d030      	beq.n	80035e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003588:	429a      	cmp	r2, r3
 800358a:	d129      	bne.n	80035e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003596:	429a      	cmp	r2, r3
 8003598:	d122      	bne.n	80035e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800359a:	68fa      	ldr	r2, [r7, #12]
 800359c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80035a0:	4013      	ands	r3, r2
 80035a2:	687a      	ldr	r2, [r7, #4]
 80035a4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80035a6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d119      	bne.n	80035e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035b6:	085b      	lsrs	r3, r3, #1
 80035b8:	3b01      	subs	r3, #1
 80035ba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035bc:	429a      	cmp	r2, r3
 80035be:	d10f      	bne.n	80035e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035ca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d107      	bne.n	80035e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035da:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035dc:	429a      	cmp	r2, r3
 80035de:	d001      	beq.n	80035e4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e000      	b.n	80035e6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80035e4:	2300      	movs	r3, #0
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	3718      	adds	r7, #24
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	40023800 	.word	0x40023800

080035f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b082      	sub	sp, #8
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d101      	bne.n	8003606 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e07b      	b.n	80036fe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800360a:	2b00      	cmp	r3, #0
 800360c:	d108      	bne.n	8003620 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003616:	d009      	beq.n	800362c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2200      	movs	r2, #0
 800361c:	61da      	str	r2, [r3, #28]
 800361e:	e005      	b.n	800362c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2200      	movs	r2, #0
 8003624:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003638:	b2db      	uxtb	r3, r3
 800363a:	2b00      	cmp	r3, #0
 800363c:	d106      	bne.n	800364c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2200      	movs	r2, #0
 8003642:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f7fd fbb4 	bl	8000db4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2202      	movs	r2, #2
 8003650:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003662:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003674:	431a      	orrs	r2, r3
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	68db      	ldr	r3, [r3, #12]
 800367a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800367e:	431a      	orrs	r2, r3
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	691b      	ldr	r3, [r3, #16]
 8003684:	f003 0302 	and.w	r3, r3, #2
 8003688:	431a      	orrs	r2, r3
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	695b      	ldr	r3, [r3, #20]
 800368e:	f003 0301 	and.w	r3, r3, #1
 8003692:	431a      	orrs	r2, r3
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	699b      	ldr	r3, [r3, #24]
 8003698:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800369c:	431a      	orrs	r2, r3
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	69db      	ldr	r3, [r3, #28]
 80036a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80036a6:	431a      	orrs	r2, r3
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6a1b      	ldr	r3, [r3, #32]
 80036ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036b0:	ea42 0103 	orr.w	r1, r2, r3
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036b8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	430a      	orrs	r2, r1
 80036c2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	699b      	ldr	r3, [r3, #24]
 80036c8:	0c1b      	lsrs	r3, r3, #16
 80036ca:	f003 0104 	and.w	r1, r3, #4
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d2:	f003 0210 	and.w	r2, r3, #16
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	430a      	orrs	r2, r1
 80036dc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	69da      	ldr	r2, [r3, #28]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036ec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2200      	movs	r2, #0
 80036f2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80036fc:	2300      	movs	r3, #0
}
 80036fe:	4618      	mov	r0, r3
 8003700:	3708      	adds	r7, #8
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}

08003706 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003706:	b580      	push	{r7, lr}
 8003708:	b082      	sub	sp, #8
 800370a:	af00      	add	r7, sp, #0
 800370c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d101      	bne.n	8003718 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	e042      	b.n	800379e <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800371e:	b2db      	uxtb	r3, r3
 8003720:	2b00      	cmp	r3, #0
 8003722:	d106      	bne.n	8003732 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2200      	movs	r2, #0
 8003728:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800372c:	6878      	ldr	r0, [r7, #4]
 800372e:	f7fd fb89 	bl	8000e44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2224      	movs	r2, #36	@ 0x24
 8003736:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	68da      	ldr	r2, [r3, #12]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003748:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f000 f82c 	bl	80037a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	691a      	ldr	r2, [r3, #16]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800375e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	695a      	ldr	r2, [r3, #20]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800376e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	68da      	ldr	r2, [r3, #12]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800377e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2200      	movs	r2, #0
 8003784:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2220      	movs	r2, #32
 800378a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2220      	movs	r2, #32
 8003792:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2200      	movs	r2, #0
 800379a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800379c:	2300      	movs	r3, #0
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3708      	adds	r7, #8
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
	...

080037a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037ac:	b0c0      	sub	sp, #256	@ 0x100
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	691b      	ldr	r3, [r3, #16]
 80037bc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80037c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037c4:	68d9      	ldr	r1, [r3, #12]
 80037c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	ea40 0301 	orr.w	r3, r0, r1
 80037d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80037d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037d6:	689a      	ldr	r2, [r3, #8]
 80037d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037dc:	691b      	ldr	r3, [r3, #16]
 80037de:	431a      	orrs	r2, r3
 80037e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037e4:	695b      	ldr	r3, [r3, #20]
 80037e6:	431a      	orrs	r2, r3
 80037e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037ec:	69db      	ldr	r3, [r3, #28]
 80037ee:	4313      	orrs	r3, r2
 80037f0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80037f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003800:	f021 010c 	bic.w	r1, r1, #12
 8003804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800380e:	430b      	orrs	r3, r1
 8003810:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003812:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	695b      	ldr	r3, [r3, #20]
 800381a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800381e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003822:	6999      	ldr	r1, [r3, #24]
 8003824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	ea40 0301 	orr.w	r3, r0, r1
 800382e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	4b8f      	ldr	r3, [pc, #572]	@ (8003a74 <UART_SetConfig+0x2cc>)
 8003838:	429a      	cmp	r2, r3
 800383a:	d005      	beq.n	8003848 <UART_SetConfig+0xa0>
 800383c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003840:	681a      	ldr	r2, [r3, #0]
 8003842:	4b8d      	ldr	r3, [pc, #564]	@ (8003a78 <UART_SetConfig+0x2d0>)
 8003844:	429a      	cmp	r2, r3
 8003846:	d104      	bne.n	8003852 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003848:	f7fe fec8 	bl	80025dc <HAL_RCC_GetPCLK2Freq>
 800384c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003850:	e003      	b.n	800385a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003852:	f7fe feaf 	bl	80025b4 <HAL_RCC_GetPCLK1Freq>
 8003856:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800385a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800385e:	69db      	ldr	r3, [r3, #28]
 8003860:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003864:	f040 810c 	bne.w	8003a80 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003868:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800386c:	2200      	movs	r2, #0
 800386e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003872:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003876:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800387a:	4622      	mov	r2, r4
 800387c:	462b      	mov	r3, r5
 800387e:	1891      	adds	r1, r2, r2
 8003880:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003882:	415b      	adcs	r3, r3
 8003884:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003886:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800388a:	4621      	mov	r1, r4
 800388c:	eb12 0801 	adds.w	r8, r2, r1
 8003890:	4629      	mov	r1, r5
 8003892:	eb43 0901 	adc.w	r9, r3, r1
 8003896:	f04f 0200 	mov.w	r2, #0
 800389a:	f04f 0300 	mov.w	r3, #0
 800389e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80038a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80038a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80038aa:	4690      	mov	r8, r2
 80038ac:	4699      	mov	r9, r3
 80038ae:	4623      	mov	r3, r4
 80038b0:	eb18 0303 	adds.w	r3, r8, r3
 80038b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80038b8:	462b      	mov	r3, r5
 80038ba:	eb49 0303 	adc.w	r3, r9, r3
 80038be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80038c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	2200      	movs	r2, #0
 80038ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80038ce:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80038d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80038d6:	460b      	mov	r3, r1
 80038d8:	18db      	adds	r3, r3, r3
 80038da:	653b      	str	r3, [r7, #80]	@ 0x50
 80038dc:	4613      	mov	r3, r2
 80038de:	eb42 0303 	adc.w	r3, r2, r3
 80038e2:	657b      	str	r3, [r7, #84]	@ 0x54
 80038e4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80038e8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80038ec:	f7fc fce8 	bl	80002c0 <__aeabi_uldivmod>
 80038f0:	4602      	mov	r2, r0
 80038f2:	460b      	mov	r3, r1
 80038f4:	4b61      	ldr	r3, [pc, #388]	@ (8003a7c <UART_SetConfig+0x2d4>)
 80038f6:	fba3 2302 	umull	r2, r3, r3, r2
 80038fa:	095b      	lsrs	r3, r3, #5
 80038fc:	011c      	lsls	r4, r3, #4
 80038fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003902:	2200      	movs	r2, #0
 8003904:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003908:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800390c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003910:	4642      	mov	r2, r8
 8003912:	464b      	mov	r3, r9
 8003914:	1891      	adds	r1, r2, r2
 8003916:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003918:	415b      	adcs	r3, r3
 800391a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800391c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003920:	4641      	mov	r1, r8
 8003922:	eb12 0a01 	adds.w	sl, r2, r1
 8003926:	4649      	mov	r1, r9
 8003928:	eb43 0b01 	adc.w	fp, r3, r1
 800392c:	f04f 0200 	mov.w	r2, #0
 8003930:	f04f 0300 	mov.w	r3, #0
 8003934:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003938:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800393c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003940:	4692      	mov	sl, r2
 8003942:	469b      	mov	fp, r3
 8003944:	4643      	mov	r3, r8
 8003946:	eb1a 0303 	adds.w	r3, sl, r3
 800394a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800394e:	464b      	mov	r3, r9
 8003950:	eb4b 0303 	adc.w	r3, fp, r3
 8003954:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	2200      	movs	r2, #0
 8003960:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003964:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003968:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800396c:	460b      	mov	r3, r1
 800396e:	18db      	adds	r3, r3, r3
 8003970:	643b      	str	r3, [r7, #64]	@ 0x40
 8003972:	4613      	mov	r3, r2
 8003974:	eb42 0303 	adc.w	r3, r2, r3
 8003978:	647b      	str	r3, [r7, #68]	@ 0x44
 800397a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800397e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003982:	f7fc fc9d 	bl	80002c0 <__aeabi_uldivmod>
 8003986:	4602      	mov	r2, r0
 8003988:	460b      	mov	r3, r1
 800398a:	4611      	mov	r1, r2
 800398c:	4b3b      	ldr	r3, [pc, #236]	@ (8003a7c <UART_SetConfig+0x2d4>)
 800398e:	fba3 2301 	umull	r2, r3, r3, r1
 8003992:	095b      	lsrs	r3, r3, #5
 8003994:	2264      	movs	r2, #100	@ 0x64
 8003996:	fb02 f303 	mul.w	r3, r2, r3
 800399a:	1acb      	subs	r3, r1, r3
 800399c:	00db      	lsls	r3, r3, #3
 800399e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80039a2:	4b36      	ldr	r3, [pc, #216]	@ (8003a7c <UART_SetConfig+0x2d4>)
 80039a4:	fba3 2302 	umull	r2, r3, r3, r2
 80039a8:	095b      	lsrs	r3, r3, #5
 80039aa:	005b      	lsls	r3, r3, #1
 80039ac:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80039b0:	441c      	add	r4, r3
 80039b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039b6:	2200      	movs	r2, #0
 80039b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80039bc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80039c0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80039c4:	4642      	mov	r2, r8
 80039c6:	464b      	mov	r3, r9
 80039c8:	1891      	adds	r1, r2, r2
 80039ca:	63b9      	str	r1, [r7, #56]	@ 0x38
 80039cc:	415b      	adcs	r3, r3
 80039ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80039d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80039d4:	4641      	mov	r1, r8
 80039d6:	1851      	adds	r1, r2, r1
 80039d8:	6339      	str	r1, [r7, #48]	@ 0x30
 80039da:	4649      	mov	r1, r9
 80039dc:	414b      	adcs	r3, r1
 80039de:	637b      	str	r3, [r7, #52]	@ 0x34
 80039e0:	f04f 0200 	mov.w	r2, #0
 80039e4:	f04f 0300 	mov.w	r3, #0
 80039e8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80039ec:	4659      	mov	r1, fp
 80039ee:	00cb      	lsls	r3, r1, #3
 80039f0:	4651      	mov	r1, sl
 80039f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80039f6:	4651      	mov	r1, sl
 80039f8:	00ca      	lsls	r2, r1, #3
 80039fa:	4610      	mov	r0, r2
 80039fc:	4619      	mov	r1, r3
 80039fe:	4603      	mov	r3, r0
 8003a00:	4642      	mov	r2, r8
 8003a02:	189b      	adds	r3, r3, r2
 8003a04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003a08:	464b      	mov	r3, r9
 8003a0a:	460a      	mov	r2, r1
 8003a0c:	eb42 0303 	adc.w	r3, r2, r3
 8003a10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003a14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003a20:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003a24:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003a28:	460b      	mov	r3, r1
 8003a2a:	18db      	adds	r3, r3, r3
 8003a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003a2e:	4613      	mov	r3, r2
 8003a30:	eb42 0303 	adc.w	r3, r2, r3
 8003a34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a36:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003a3a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003a3e:	f7fc fc3f 	bl	80002c0 <__aeabi_uldivmod>
 8003a42:	4602      	mov	r2, r0
 8003a44:	460b      	mov	r3, r1
 8003a46:	4b0d      	ldr	r3, [pc, #52]	@ (8003a7c <UART_SetConfig+0x2d4>)
 8003a48:	fba3 1302 	umull	r1, r3, r3, r2
 8003a4c:	095b      	lsrs	r3, r3, #5
 8003a4e:	2164      	movs	r1, #100	@ 0x64
 8003a50:	fb01 f303 	mul.w	r3, r1, r3
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	00db      	lsls	r3, r3, #3
 8003a58:	3332      	adds	r3, #50	@ 0x32
 8003a5a:	4a08      	ldr	r2, [pc, #32]	@ (8003a7c <UART_SetConfig+0x2d4>)
 8003a5c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a60:	095b      	lsrs	r3, r3, #5
 8003a62:	f003 0207 	and.w	r2, r3, #7
 8003a66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4422      	add	r2, r4
 8003a6e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003a70:	e106      	b.n	8003c80 <UART_SetConfig+0x4d8>
 8003a72:	bf00      	nop
 8003a74:	40011000 	.word	0x40011000
 8003a78:	40011400 	.word	0x40011400
 8003a7c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a84:	2200      	movs	r2, #0
 8003a86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003a8a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003a8e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003a92:	4642      	mov	r2, r8
 8003a94:	464b      	mov	r3, r9
 8003a96:	1891      	adds	r1, r2, r2
 8003a98:	6239      	str	r1, [r7, #32]
 8003a9a:	415b      	adcs	r3, r3
 8003a9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a9e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003aa2:	4641      	mov	r1, r8
 8003aa4:	1854      	adds	r4, r2, r1
 8003aa6:	4649      	mov	r1, r9
 8003aa8:	eb43 0501 	adc.w	r5, r3, r1
 8003aac:	f04f 0200 	mov.w	r2, #0
 8003ab0:	f04f 0300 	mov.w	r3, #0
 8003ab4:	00eb      	lsls	r3, r5, #3
 8003ab6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003aba:	00e2      	lsls	r2, r4, #3
 8003abc:	4614      	mov	r4, r2
 8003abe:	461d      	mov	r5, r3
 8003ac0:	4643      	mov	r3, r8
 8003ac2:	18e3      	adds	r3, r4, r3
 8003ac4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003ac8:	464b      	mov	r3, r9
 8003aca:	eb45 0303 	adc.w	r3, r5, r3
 8003ace:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003ad2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003ade:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003ae2:	f04f 0200 	mov.w	r2, #0
 8003ae6:	f04f 0300 	mov.w	r3, #0
 8003aea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003aee:	4629      	mov	r1, r5
 8003af0:	008b      	lsls	r3, r1, #2
 8003af2:	4621      	mov	r1, r4
 8003af4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003af8:	4621      	mov	r1, r4
 8003afa:	008a      	lsls	r2, r1, #2
 8003afc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003b00:	f7fc fbde 	bl	80002c0 <__aeabi_uldivmod>
 8003b04:	4602      	mov	r2, r0
 8003b06:	460b      	mov	r3, r1
 8003b08:	4b60      	ldr	r3, [pc, #384]	@ (8003c8c <UART_SetConfig+0x4e4>)
 8003b0a:	fba3 2302 	umull	r2, r3, r3, r2
 8003b0e:	095b      	lsrs	r3, r3, #5
 8003b10:	011c      	lsls	r4, r3, #4
 8003b12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b16:	2200      	movs	r2, #0
 8003b18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003b1c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003b20:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003b24:	4642      	mov	r2, r8
 8003b26:	464b      	mov	r3, r9
 8003b28:	1891      	adds	r1, r2, r2
 8003b2a:	61b9      	str	r1, [r7, #24]
 8003b2c:	415b      	adcs	r3, r3
 8003b2e:	61fb      	str	r3, [r7, #28]
 8003b30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b34:	4641      	mov	r1, r8
 8003b36:	1851      	adds	r1, r2, r1
 8003b38:	6139      	str	r1, [r7, #16]
 8003b3a:	4649      	mov	r1, r9
 8003b3c:	414b      	adcs	r3, r1
 8003b3e:	617b      	str	r3, [r7, #20]
 8003b40:	f04f 0200 	mov.w	r2, #0
 8003b44:	f04f 0300 	mov.w	r3, #0
 8003b48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003b4c:	4659      	mov	r1, fp
 8003b4e:	00cb      	lsls	r3, r1, #3
 8003b50:	4651      	mov	r1, sl
 8003b52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b56:	4651      	mov	r1, sl
 8003b58:	00ca      	lsls	r2, r1, #3
 8003b5a:	4610      	mov	r0, r2
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	4603      	mov	r3, r0
 8003b60:	4642      	mov	r2, r8
 8003b62:	189b      	adds	r3, r3, r2
 8003b64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003b68:	464b      	mov	r3, r9
 8003b6a:	460a      	mov	r2, r1
 8003b6c:	eb42 0303 	adc.w	r3, r2, r3
 8003b70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003b7e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003b80:	f04f 0200 	mov.w	r2, #0
 8003b84:	f04f 0300 	mov.w	r3, #0
 8003b88:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003b8c:	4649      	mov	r1, r9
 8003b8e:	008b      	lsls	r3, r1, #2
 8003b90:	4641      	mov	r1, r8
 8003b92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b96:	4641      	mov	r1, r8
 8003b98:	008a      	lsls	r2, r1, #2
 8003b9a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003b9e:	f7fc fb8f 	bl	80002c0 <__aeabi_uldivmod>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	460b      	mov	r3, r1
 8003ba6:	4611      	mov	r1, r2
 8003ba8:	4b38      	ldr	r3, [pc, #224]	@ (8003c8c <UART_SetConfig+0x4e4>)
 8003baa:	fba3 2301 	umull	r2, r3, r3, r1
 8003bae:	095b      	lsrs	r3, r3, #5
 8003bb0:	2264      	movs	r2, #100	@ 0x64
 8003bb2:	fb02 f303 	mul.w	r3, r2, r3
 8003bb6:	1acb      	subs	r3, r1, r3
 8003bb8:	011b      	lsls	r3, r3, #4
 8003bba:	3332      	adds	r3, #50	@ 0x32
 8003bbc:	4a33      	ldr	r2, [pc, #204]	@ (8003c8c <UART_SetConfig+0x4e4>)
 8003bbe:	fba2 2303 	umull	r2, r3, r2, r3
 8003bc2:	095b      	lsrs	r3, r3, #5
 8003bc4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003bc8:	441c      	add	r4, r3
 8003bca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003bce:	2200      	movs	r2, #0
 8003bd0:	673b      	str	r3, [r7, #112]	@ 0x70
 8003bd2:	677a      	str	r2, [r7, #116]	@ 0x74
 8003bd4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003bd8:	4642      	mov	r2, r8
 8003bda:	464b      	mov	r3, r9
 8003bdc:	1891      	adds	r1, r2, r2
 8003bde:	60b9      	str	r1, [r7, #8]
 8003be0:	415b      	adcs	r3, r3
 8003be2:	60fb      	str	r3, [r7, #12]
 8003be4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003be8:	4641      	mov	r1, r8
 8003bea:	1851      	adds	r1, r2, r1
 8003bec:	6039      	str	r1, [r7, #0]
 8003bee:	4649      	mov	r1, r9
 8003bf0:	414b      	adcs	r3, r1
 8003bf2:	607b      	str	r3, [r7, #4]
 8003bf4:	f04f 0200 	mov.w	r2, #0
 8003bf8:	f04f 0300 	mov.w	r3, #0
 8003bfc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003c00:	4659      	mov	r1, fp
 8003c02:	00cb      	lsls	r3, r1, #3
 8003c04:	4651      	mov	r1, sl
 8003c06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c0a:	4651      	mov	r1, sl
 8003c0c:	00ca      	lsls	r2, r1, #3
 8003c0e:	4610      	mov	r0, r2
 8003c10:	4619      	mov	r1, r3
 8003c12:	4603      	mov	r3, r0
 8003c14:	4642      	mov	r2, r8
 8003c16:	189b      	adds	r3, r3, r2
 8003c18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003c1a:	464b      	mov	r3, r9
 8003c1c:	460a      	mov	r2, r1
 8003c1e:	eb42 0303 	adc.w	r3, r2, r3
 8003c22:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003c24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	663b      	str	r3, [r7, #96]	@ 0x60
 8003c2e:	667a      	str	r2, [r7, #100]	@ 0x64
 8003c30:	f04f 0200 	mov.w	r2, #0
 8003c34:	f04f 0300 	mov.w	r3, #0
 8003c38:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003c3c:	4649      	mov	r1, r9
 8003c3e:	008b      	lsls	r3, r1, #2
 8003c40:	4641      	mov	r1, r8
 8003c42:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c46:	4641      	mov	r1, r8
 8003c48:	008a      	lsls	r2, r1, #2
 8003c4a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003c4e:	f7fc fb37 	bl	80002c0 <__aeabi_uldivmod>
 8003c52:	4602      	mov	r2, r0
 8003c54:	460b      	mov	r3, r1
 8003c56:	4b0d      	ldr	r3, [pc, #52]	@ (8003c8c <UART_SetConfig+0x4e4>)
 8003c58:	fba3 1302 	umull	r1, r3, r3, r2
 8003c5c:	095b      	lsrs	r3, r3, #5
 8003c5e:	2164      	movs	r1, #100	@ 0x64
 8003c60:	fb01 f303 	mul.w	r3, r1, r3
 8003c64:	1ad3      	subs	r3, r2, r3
 8003c66:	011b      	lsls	r3, r3, #4
 8003c68:	3332      	adds	r3, #50	@ 0x32
 8003c6a:	4a08      	ldr	r2, [pc, #32]	@ (8003c8c <UART_SetConfig+0x4e4>)
 8003c6c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c70:	095b      	lsrs	r3, r3, #5
 8003c72:	f003 020f 	and.w	r2, r3, #15
 8003c76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4422      	add	r2, r4
 8003c7e:	609a      	str	r2, [r3, #8]
}
 8003c80:	bf00      	nop
 8003c82:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003c86:	46bd      	mov	sp, r7
 8003c88:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c8c:	51eb851f 	.word	0x51eb851f

08003c90 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003c90:	b084      	sub	sp, #16
 8003c92:	b580      	push	{r7, lr}
 8003c94:	b084      	sub	sp, #16
 8003c96:	af00      	add	r7, sp, #0
 8003c98:	6078      	str	r0, [r7, #4]
 8003c9a:	f107 001c 	add.w	r0, r7, #28
 8003c9e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003ca2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d123      	bne.n	8003cf2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cae:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	68db      	ldr	r3, [r3, #12]
 8003cba:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8003cbe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003cd2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	d105      	bne.n	8003ce6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f000 fa9a 	bl	8004220 <USB_CoreReset>
 8003cec:	4603      	mov	r3, r0
 8003cee:	73fb      	strb	r3, [r7, #15]
 8003cf0:	e01b      	b.n	8003d2a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	68db      	ldr	r3, [r3, #12]
 8003cf6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f000 fa8e 	bl	8004220 <USB_CoreReset>
 8003d04:	4603      	mov	r3, r0
 8003d06:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003d08:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d106      	bne.n	8003d1e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d14:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	639a      	str	r2, [r3, #56]	@ 0x38
 8003d1c:	e005      	b.n	8003d2a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d22:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003d2a:	7fbb      	ldrb	r3, [r7, #30]
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d10b      	bne.n	8003d48 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	f043 0206 	orr.w	r2, r3, #6
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	f043 0220 	orr.w	r2, r3, #32
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003d48:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3710      	adds	r7, #16
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003d54:	b004      	add	sp, #16
 8003d56:	4770      	bx	lr

08003d58 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	f023 0201 	bic.w	r2, r3, #1
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003d6c:	2300      	movs	r3, #0
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	370c      	adds	r7, #12
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr

08003d7a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003d7a:	b580      	push	{r7, lr}
 8003d7c:	b084      	sub	sp, #16
 8003d7e:	af00      	add	r7, sp, #0
 8003d80:	6078      	str	r0, [r7, #4]
 8003d82:	460b      	mov	r3, r1
 8003d84:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003d86:	2300      	movs	r3, #0
 8003d88:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003d96:	78fb      	ldrb	r3, [r7, #3]
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d115      	bne.n	8003dc8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003da8:	200a      	movs	r0, #10
 8003daa:	f7fd faed 	bl	8001388 <HAL_Delay>
      ms += 10U;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	330a      	adds	r3, #10
 8003db2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003db4:	6878      	ldr	r0, [r7, #4]
 8003db6:	f000 fa25 	bl	8004204 <USB_GetMode>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d01e      	beq.n	8003dfe <USB_SetCurrentMode+0x84>
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2bc7      	cmp	r3, #199	@ 0xc7
 8003dc4:	d9f0      	bls.n	8003da8 <USB_SetCurrentMode+0x2e>
 8003dc6:	e01a      	b.n	8003dfe <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003dc8:	78fb      	ldrb	r3, [r7, #3]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d115      	bne.n	8003dfa <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003dda:	200a      	movs	r0, #10
 8003ddc:	f7fd fad4 	bl	8001388 <HAL_Delay>
      ms += 10U;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	330a      	adds	r3, #10
 8003de4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f000 fa0c 	bl	8004204 <USB_GetMode>
 8003dec:	4603      	mov	r3, r0
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d005      	beq.n	8003dfe <USB_SetCurrentMode+0x84>
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2bc7      	cmp	r3, #199	@ 0xc7
 8003df6:	d9f0      	bls.n	8003dda <USB_SetCurrentMode+0x60>
 8003df8:	e001      	b.n	8003dfe <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e005      	b.n	8003e0a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2bc8      	cmp	r3, #200	@ 0xc8
 8003e02:	d101      	bne.n	8003e08 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e000      	b.n	8003e0a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003e08:	2300      	movs	r3, #0
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3710      	adds	r7, #16
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
	...

08003e14 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003e14:	b084      	sub	sp, #16
 8003e16:	b580      	push	{r7, lr}
 8003e18:	b086      	sub	sp, #24
 8003e1a:	af00      	add	r7, sp, #0
 8003e1c:	6078      	str	r0, [r7, #4]
 8003e1e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8003e22:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003e26:	2300      	movs	r3, #0
 8003e28:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003e2e:	2300      	movs	r3, #0
 8003e30:	613b      	str	r3, [r7, #16]
 8003e32:	e009      	b.n	8003e48 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003e34:	687a      	ldr	r2, [r7, #4]
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	3340      	adds	r3, #64	@ 0x40
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	4413      	add	r3, r2
 8003e3e:	2200      	movs	r2, #0
 8003e40:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	3301      	adds	r3, #1
 8003e46:	613b      	str	r3, [r7, #16]
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	2b0e      	cmp	r3, #14
 8003e4c:	d9f2      	bls.n	8003e34 <USB_DevInit+0x20>

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003e4e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d11c      	bne.n	8003e90 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	68fa      	ldr	r2, [r7, #12]
 8003e60:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003e64:	f043 0302 	orr.w	r3, r3, #2
 8003e68:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e6e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	601a      	str	r2, [r3, #0]
 8003e8e:	e005      	b.n	8003e9c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e94:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003ea8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8003eac:	2b01      	cmp	r3, #1
 8003eae:	d10d      	bne.n	8003ecc <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003eb0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d104      	bne.n	8003ec2 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003eb8:	2100      	movs	r1, #0
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f000 f968 	bl	8004190 <USB_SetDevSpeed>
 8003ec0:	e008      	b.n	8003ed4 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003ec2:	2101      	movs	r1, #1
 8003ec4:	6878      	ldr	r0, [r7, #4]
 8003ec6:	f000 f963 	bl	8004190 <USB_SetDevSpeed>
 8003eca:	e003      	b.n	8003ed4 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003ecc:	2103      	movs	r1, #3
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f000 f95e 	bl	8004190 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003ed4:	2110      	movs	r1, #16
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f000 f8fa 	bl	80040d0 <USB_FlushTxFifo>
 8003edc:	4603      	mov	r3, r0
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d001      	beq.n	8003ee6 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f000 f924 	bl	8004134 <USB_FlushRxFifo>
 8003eec:	4603      	mov	r3, r0
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d001      	beq.n	8003ef6 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003efc:	461a      	mov	r2, r3
 8003efe:	2300      	movs	r3, #0
 8003f00:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f08:	461a      	mov	r2, r3
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f14:	461a      	mov	r2, r3
 8003f16:	2300      	movs	r3, #0
 8003f18:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	613b      	str	r3, [r7, #16]
 8003f1e:	e043      	b.n	8003fa8 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	015a      	lsls	r2, r3, #5
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	4413      	add	r3, r2
 8003f28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003f32:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003f36:	d118      	bne.n	8003f6a <USB_DevInit+0x156>
    {
      if (i == 0U)
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d10a      	bne.n	8003f54 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	015a      	lsls	r2, r3, #5
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	4413      	add	r3, r2
 8003f46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f4a:	461a      	mov	r2, r3
 8003f4c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003f50:	6013      	str	r3, [r2, #0]
 8003f52:	e013      	b.n	8003f7c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	015a      	lsls	r2, r3, #5
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	4413      	add	r3, r2
 8003f5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f60:	461a      	mov	r2, r3
 8003f62:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003f66:	6013      	str	r3, [r2, #0]
 8003f68:	e008      	b.n	8003f7c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	015a      	lsls	r2, r3, #5
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	4413      	add	r3, r2
 8003f72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f76:	461a      	mov	r2, r3
 8003f78:	2300      	movs	r3, #0
 8003f7a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	015a      	lsls	r2, r3, #5
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	4413      	add	r3, r2
 8003f84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f88:	461a      	mov	r2, r3
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	015a      	lsls	r2, r3, #5
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	4413      	add	r3, r2
 8003f96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f9a:	461a      	mov	r2, r3
 8003f9c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003fa0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	3301      	adds	r3, #1
 8003fa6:	613b      	str	r3, [r7, #16]
 8003fa8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003fac:	461a      	mov	r2, r3
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d3b5      	bcc.n	8003f20 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	613b      	str	r3, [r7, #16]
 8003fb8:	e043      	b.n	8004042 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	015a      	lsls	r2, r3, #5
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	4413      	add	r3, r2
 8003fc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003fcc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003fd0:	d118      	bne.n	8004004 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d10a      	bne.n	8003fee <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	015a      	lsls	r2, r3, #5
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	4413      	add	r3, r2
 8003fe0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fe4:	461a      	mov	r2, r3
 8003fe6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003fea:	6013      	str	r3, [r2, #0]
 8003fec:	e013      	b.n	8004016 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	015a      	lsls	r2, r3, #5
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	4413      	add	r3, r2
 8003ff6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004000:	6013      	str	r3, [r2, #0]
 8004002:	e008      	b.n	8004016 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004004:	693b      	ldr	r3, [r7, #16]
 8004006:	015a      	lsls	r2, r3, #5
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	4413      	add	r3, r2
 800400c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004010:	461a      	mov	r2, r3
 8004012:	2300      	movs	r3, #0
 8004014:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	015a      	lsls	r2, r3, #5
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	4413      	add	r3, r2
 800401e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004022:	461a      	mov	r2, r3
 8004024:	2300      	movs	r3, #0
 8004026:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	015a      	lsls	r2, r3, #5
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	4413      	add	r3, r2
 8004030:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004034:	461a      	mov	r2, r3
 8004036:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800403a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	3301      	adds	r3, #1
 8004040:	613b      	str	r3, [r7, #16]
 8004042:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004046:	461a      	mov	r2, r3
 8004048:	693b      	ldr	r3, [r7, #16]
 800404a:	4293      	cmp	r3, r2
 800404c:	d3b5      	bcc.n	8003fba <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004054:	691b      	ldr	r3, [r3, #16]
 8004056:	68fa      	ldr	r2, [r7, #12]
 8004058:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800405c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004060:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2200      	movs	r2, #0
 8004066:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800406e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004070:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004074:	2b00      	cmp	r3, #0
 8004076:	d105      	bne.n	8004084 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	699b      	ldr	r3, [r3, #24]
 800407c:	f043 0210 	orr.w	r2, r3, #16
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	699a      	ldr	r2, [r3, #24]
 8004088:	4b10      	ldr	r3, [pc, #64]	@ (80040cc <USB_DevInit+0x2b8>)
 800408a:	4313      	orrs	r3, r2
 800408c:	687a      	ldr	r2, [r7, #4]
 800408e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004090:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004094:	2b00      	cmp	r3, #0
 8004096:	d005      	beq.n	80040a4 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	699b      	ldr	r3, [r3, #24]
 800409c:	f043 0208 	orr.w	r2, r3, #8
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80040a4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d107      	bne.n	80040bc <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	699b      	ldr	r3, [r3, #24]
 80040b0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80040b4:	f043 0304 	orr.w	r3, r3, #4
 80040b8:	687a      	ldr	r2, [r7, #4]
 80040ba:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80040bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3718      	adds	r7, #24
 80040c2:	46bd      	mov	sp, r7
 80040c4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80040c8:	b004      	add	sp, #16
 80040ca:	4770      	bx	lr
 80040cc:	803c3800 	.word	0x803c3800

080040d0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b085      	sub	sp, #20
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80040da:	2300      	movs	r3, #0
 80040dc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	3301      	adds	r3, #1
 80040e2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80040ea:	d901      	bls.n	80040f0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80040ec:	2303      	movs	r3, #3
 80040ee:	e01b      	b.n	8004128 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	691b      	ldr	r3, [r3, #16]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	daf2      	bge.n	80040de <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80040f8:	2300      	movs	r3, #0
 80040fa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	019b      	lsls	r3, r3, #6
 8004100:	f043 0220 	orr.w	r2, r3, #32
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	3301      	adds	r3, #1
 800410c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004114:	d901      	bls.n	800411a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004116:	2303      	movs	r3, #3
 8004118:	e006      	b.n	8004128 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	691b      	ldr	r3, [r3, #16]
 800411e:	f003 0320 	and.w	r3, r3, #32
 8004122:	2b20      	cmp	r3, #32
 8004124:	d0f0      	beq.n	8004108 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004126:	2300      	movs	r3, #0
}
 8004128:	4618      	mov	r0, r3
 800412a:	3714      	adds	r7, #20
 800412c:	46bd      	mov	sp, r7
 800412e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004132:	4770      	bx	lr

08004134 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004134:	b480      	push	{r7}
 8004136:	b085      	sub	sp, #20
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800413c:	2300      	movs	r3, #0
 800413e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	3301      	adds	r3, #1
 8004144:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800414c:	d901      	bls.n	8004152 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800414e:	2303      	movs	r3, #3
 8004150:	e018      	b.n	8004184 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	691b      	ldr	r3, [r3, #16]
 8004156:	2b00      	cmp	r3, #0
 8004158:	daf2      	bge.n	8004140 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800415a:	2300      	movs	r3, #0
 800415c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2210      	movs	r2, #16
 8004162:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	3301      	adds	r3, #1
 8004168:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004170:	d901      	bls.n	8004176 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004172:	2303      	movs	r3, #3
 8004174:	e006      	b.n	8004184 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	691b      	ldr	r3, [r3, #16]
 800417a:	f003 0310 	and.w	r3, r3, #16
 800417e:	2b10      	cmp	r3, #16
 8004180:	d0f0      	beq.n	8004164 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004182:	2300      	movs	r3, #0
}
 8004184:	4618      	mov	r0, r3
 8004186:	3714      	adds	r7, #20
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr

08004190 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004190:	b480      	push	{r7}
 8004192:	b085      	sub	sp, #20
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
 8004198:	460b      	mov	r3, r1
 800419a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	78fb      	ldrb	r3, [r7, #3]
 80041aa:	68f9      	ldr	r1, [r7, #12]
 80041ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80041b0:	4313      	orrs	r3, r2
 80041b2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80041b4:	2300      	movs	r3, #0
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3714      	adds	r7, #20
 80041ba:	46bd      	mov	sp, r7
 80041bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c0:	4770      	bx	lr

080041c2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80041c2:	b480      	push	{r7}
 80041c4:	b085      	sub	sp, #20
 80041c6:	af00      	add	r7, sp, #0
 80041c8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	68fa      	ldr	r2, [r7, #12]
 80041d8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80041dc:	f023 0303 	bic.w	r3, r3, #3
 80041e0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	68fa      	ldr	r2, [r7, #12]
 80041ec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80041f0:	f043 0302 	orr.w	r3, r3, #2
 80041f4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80041f6:	2300      	movs	r3, #0
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3714      	adds	r7, #20
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr

08004204 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	695b      	ldr	r3, [r3, #20]
 8004210:	f003 0301 	and.w	r3, r3, #1
}
 8004214:	4618      	mov	r0, r3
 8004216:	370c      	adds	r7, #12
 8004218:	46bd      	mov	sp, r7
 800421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421e:	4770      	bx	lr

08004220 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004220:	b480      	push	{r7}
 8004222:	b085      	sub	sp, #20
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004228:	2300      	movs	r3, #0
 800422a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	3301      	adds	r3, #1
 8004230:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004238:	d901      	bls.n	800423e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800423a:	2303      	movs	r3, #3
 800423c:	e022      	b.n	8004284 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	691b      	ldr	r3, [r3, #16]
 8004242:	2b00      	cmp	r3, #0
 8004244:	daf2      	bge.n	800422c <USB_CoreReset+0xc>

  count = 10U;
 8004246:	230a      	movs	r3, #10
 8004248:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800424a:	e002      	b.n	8004252 <USB_CoreReset+0x32>
  {
    count--;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	3b01      	subs	r3, #1
 8004250:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d1f9      	bne.n	800424c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	691b      	ldr	r3, [r3, #16]
 800425c:	f043 0201 	orr.w	r2, r3, #1
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	3301      	adds	r3, #1
 8004268:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004270:	d901      	bls.n	8004276 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8004272:	2303      	movs	r3, #3
 8004274:	e006      	b.n	8004284 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	691b      	ldr	r3, [r3, #16]
 800427a:	f003 0301 	and.w	r3, r3, #1
 800427e:	2b01      	cmp	r3, #1
 8004280:	d0f0      	beq.n	8004264 <USB_CoreReset+0x44>

  return HAL_OK;
 8004282:	2300      	movs	r3, #0
}
 8004284:	4618      	mov	r0, r3
 8004286:	3714      	adds	r7, #20
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr

08004290 <tud_cdc_rx_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_cdc_rx_cb(uint8_t itf) {
 8004290:	b480      	push	{r7}
 8004292:	b083      	sub	sp, #12
 8004294:	af00      	add	r7, sp, #0
 8004296:	4603      	mov	r3, r0
 8004298:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 800429a:	bf00      	nop
 800429c:	370c      	adds	r7, #12
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr

080042a6 <tud_cdc_rx_wanted_cb>:

TU_ATTR_WEAK void tud_cdc_rx_wanted_cb(uint8_t itf, char wanted_char) {
 80042a6:	b480      	push	{r7}
 80042a8:	b083      	sub	sp, #12
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	4603      	mov	r3, r0
 80042ae:	460a      	mov	r2, r1
 80042b0:	71fb      	strb	r3, [r7, #7]
 80042b2:	4613      	mov	r3, r2
 80042b4:	71bb      	strb	r3, [r7, #6]
  (void)itf;
  (void)wanted_char;
}
 80042b6:	bf00      	nop
 80042b8:	370c      	adds	r7, #12
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr

080042c2 <tud_cdc_tx_complete_cb>:

TU_ATTR_WEAK void tud_cdc_tx_complete_cb(uint8_t itf) {
 80042c2:	b480      	push	{r7}
 80042c4:	b083      	sub	sp, #12
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	4603      	mov	r3, r0
 80042ca:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 80042cc:	bf00      	nop
 80042ce:	370c      	adds	r7, #12
 80042d0:	46bd      	mov	sp, r7
 80042d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d6:	4770      	bx	lr

080042d8 <tud_cdc_notify_complete_cb>:

TU_ATTR_WEAK void tud_cdc_notify_complete_cb(uint8_t itf) {
 80042d8:	b480      	push	{r7}
 80042da:	b083      	sub	sp, #12
 80042dc:	af00      	add	r7, sp, #0
 80042de:	4603      	mov	r3, r0
 80042e0:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 80042e2:	bf00      	nop
 80042e4:	370c      	adds	r7, #12
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr

080042ee <tud_cdc_line_state_cb>:

TU_ATTR_WEAK void tud_cdc_line_state_cb(uint8_t itf, bool dtr, bool rts) {
 80042ee:	b480      	push	{r7}
 80042f0:	b083      	sub	sp, #12
 80042f2:	af00      	add	r7, sp, #0
 80042f4:	4603      	mov	r3, r0
 80042f6:	71fb      	strb	r3, [r7, #7]
 80042f8:	460b      	mov	r3, r1
 80042fa:	71bb      	strb	r3, [r7, #6]
 80042fc:	4613      	mov	r3, r2
 80042fe:	717b      	strb	r3, [r7, #5]
  (void)itf;
  (void)dtr;
  (void)rts;
}
 8004300:	bf00      	nop
 8004302:	370c      	adds	r7, #12
 8004304:	46bd      	mov	sp, r7
 8004306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430a:	4770      	bx	lr

0800430c <tud_cdc_line_coding_cb>:

TU_ATTR_WEAK void tud_cdc_line_coding_cb(uint8_t itf, const cdc_line_coding_t *p_line_coding) {
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	4603      	mov	r3, r0
 8004314:	6039      	str	r1, [r7, #0]
 8004316:	71fb      	strb	r3, [r7, #7]
  (void)itf;
  (void)p_line_coding;
}
 8004318:	bf00      	nop
 800431a:	370c      	adds	r7, #12
 800431c:	46bd      	mov	sp, r7
 800431e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004322:	4770      	bx	lr

08004324 <tud_cdc_send_break_cb>:

TU_ATTR_WEAK void tud_cdc_send_break_cb(uint8_t itf, uint16_t duration_ms) {
 8004324:	b480      	push	{r7}
 8004326:	b083      	sub	sp, #12
 8004328:	af00      	add	r7, sp, #0
 800432a:	4603      	mov	r3, r0
 800432c:	460a      	mov	r2, r1
 800432e:	71fb      	strb	r3, [r7, #7]
 8004330:	4613      	mov	r3, r2
 8004332:	80bb      	strh	r3, [r7, #4]
  (void)itf;
  (void)duration_ms;
}
 8004334:	bf00      	nop
 8004336:	370c      	adds	r7, #12
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr

08004340 <tud_cdc_n_connected>:
  const bool in_opened  = tu_edpt_stream_is_opened(&p_cdc->tx_stream);
  const bool out_opened = tu_edpt_stream_is_opened(&p_cdc->rx_stream);
  return in_opened && out_opened;
}

bool tud_cdc_n_connected(uint8_t itf) {
 8004340:	b580      	push	{r7, lr}
 8004342:	b086      	sub	sp, #24
 8004344:	af00      	add	r7, sp, #0
 8004346:	4603      	mov	r3, r0
 8004348:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC);
 800434a:	79fb      	ldrb	r3, [r7, #7]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d001      	beq.n	8004354 <tud_cdc_n_connected+0x14>
 8004350:	2300      	movs	r3, #0
 8004352:	e034      	b.n	80043be <tud_cdc_n_connected+0x7e>
bool tud_suspended(void);

// Check if device is ready to transfer
TU_ATTR_ALWAYS_INLINE static inline
bool tud_ready(void) {
  const bool is_mounted = tud_mounted();
 8004354:	f001 fbf2 	bl	8005b3c <tud_mounted>
 8004358:	4603      	mov	r3, r0
 800435a:	75fb      	strb	r3, [r7, #23]
  const bool is_suspended = tud_suspended();
 800435c:	f001 fbfe 	bl	8005b5c <tud_suspended>
 8004360:	4603      	mov	r3, r0
 8004362:	75bb      	strb	r3, [r7, #22]
  return is_mounted && !is_suspended;
 8004364:	7dfb      	ldrb	r3, [r7, #23]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d007      	beq.n	800437a <tud_cdc_n_connected+0x3a>
 800436a:	7dbb      	ldrb	r3, [r7, #22]
 800436c:	f083 0301 	eor.w	r3, r3, #1
 8004370:	b2db      	uxtb	r3, r3
 8004372:	2b00      	cmp	r3, #0
 8004374:	d001      	beq.n	800437a <tud_cdc_n_connected+0x3a>
 8004376:	2301      	movs	r3, #1
 8004378:	e000      	b.n	800437c <tud_cdc_n_connected+0x3c>
 800437a:	2300      	movs	r3, #0
 800437c:	f003 0301 	and.w	r3, r3, #1
 8004380:	b2db      	uxtb	r3, r3
  TU_VERIFY(tud_ready());
 8004382:	f083 0301 	eor.w	r3, r3, #1
 8004386:	b2db      	uxtb	r3, r3
 8004388:	2b00      	cmp	r3, #0
 800438a:	d001      	beq.n	8004390 <tud_cdc_n_connected+0x50>
 800438c:	2300      	movs	r3, #0
 800438e:	e016      	b.n	80043be <tud_cdc_n_connected+0x7e>
  // DTR (bit 0) active  is considered as connected
  return tu_bit_test(_cdcd_itf[itf].line_state, 0);
 8004390:	79fb      	ldrb	r3, [r7, #7]
 8004392:	4a0d      	ldr	r2, [pc, #52]	@ (80043c8 <tud_cdc_n_connected+0x88>)
 8004394:	21bc      	movs	r1, #188	@ 0xbc
 8004396:	fb01 f303 	mul.w	r3, r1, r3
 800439a:	4413      	add	r3, r2
 800439c:	3303      	adds	r3, #3
 800439e:	781b      	ldrb	r3, [r3, #0]
 80043a0:	613b      	str	r3, [r7, #16]
 80043a2:	2300      	movs	r3, #0
 80043a4:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }

//------------- Bits -------------//
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_set  (uint32_t value, uint8_t pos) { return value | TU_BIT(pos); }
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_clear(uint32_t value, uint8_t pos) { return value & (~TU_BIT(pos)); }
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 80043a6:	7bfb      	ldrb	r3, [r7, #15]
 80043a8:	693a      	ldr	r2, [r7, #16]
 80043aa:	fa22 f303 	lsr.w	r3, r2, r3
 80043ae:	f003 0301 	and.w	r3, r3, #1
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	bf14      	ite	ne
 80043b6:	2301      	movne	r3, #1
 80043b8:	2300      	moveq	r3, #0
 80043ba:	b2db      	uxtb	r3, r3
 80043bc:	bf00      	nop
}
 80043be:	4618      	mov	r0, r3
 80043c0:	3718      	adds	r7, #24
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}
 80043c6:	bf00      	nop
 80043c8:	2000073c 	.word	0x2000073c

080043cc <tud_cdc_n_write>:
}

//--------------------------------------------------------------------+
// WRITE API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_write(uint8_t itf, const void* buffer, uint32_t bufsize) {
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b086      	sub	sp, #24
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	4603      	mov	r3, r0
 80043d4:	60b9      	str	r1, [r7, #8]
 80043d6:	607a      	str	r2, [r7, #4]
 80043d8:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 80043da:	7bfb      	ldrb	r3, [r7, #15]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d001      	beq.n	80043e4 <tud_cdc_n_write+0x18>
 80043e0:	2300      	movs	r3, #0
 80043e2:	e00e      	b.n	8004402 <tud_cdc_n_write+0x36>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 80043e4:	7bfb      	ldrb	r3, [r7, #15]
 80043e6:	22bc      	movs	r2, #188	@ 0xbc
 80043e8:	fb02 f303 	mul.w	r3, r2, r3
 80043ec:	4a07      	ldr	r2, [pc, #28]	@ (800440c <tud_cdc_n_write+0x40>)
 80043ee:	4413      	add	r3, r2
 80043f0:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_write(&p_cdc->tx_stream, buffer, bufsize);
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	330c      	adds	r3, #12
 80043f6:	687a      	ldr	r2, [r7, #4]
 80043f8:	68b9      	ldr	r1, [r7, #8]
 80043fa:	4618      	mov	r0, r3
 80043fc:	f005 feae 	bl	800a15c <tu_edpt_stream_write>
 8004400:	4603      	mov	r3, r0
}
 8004402:	4618      	mov	r0, r3
 8004404:	3718      	adds	r7, #24
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}
 800440a:	bf00      	nop
 800440c:	2000073c 	.word	0x2000073c

08004410 <tud_cdc_n_write_flush>:

uint32_t tud_cdc_n_write_flush(uint8_t itf) {
 8004410:	b580      	push	{r7, lr}
 8004412:	b084      	sub	sp, #16
 8004414:	af00      	add	r7, sp, #0
 8004416:	4603      	mov	r3, r0
 8004418:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 800441a:	79fb      	ldrb	r3, [r7, #7]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d001      	beq.n	8004424 <tud_cdc_n_write_flush+0x14>
 8004420:	2300      	movs	r3, #0
 8004422:	e00c      	b.n	800443e <tud_cdc_n_write_flush+0x2e>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 8004424:	79fb      	ldrb	r3, [r7, #7]
 8004426:	22bc      	movs	r2, #188	@ 0xbc
 8004428:	fb02 f303 	mul.w	r3, r2, r3
 800442c:	4a06      	ldr	r2, [pc, #24]	@ (8004448 <tud_cdc_n_write_flush+0x38>)
 800442e:	4413      	add	r3, r2
 8004430:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_xfer(&p_cdc->tx_stream);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	330c      	adds	r3, #12
 8004436:	4618      	mov	r0, r3
 8004438:	f005 fe12 	bl	800a060 <tu_edpt_stream_write_xfer>
 800443c:	4603      	mov	r3, r0
}
 800443e:	4618      	mov	r0, r3
 8004440:	3710      	adds	r7, #16
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
 8004446:	bf00      	nop
 8004448:	2000073c 	.word	0x2000073c

0800444c <tud_cdc_n_write_available>:

uint32_t tud_cdc_n_write_available(uint8_t itf) {
 800444c:	b580      	push	{r7, lr}
 800444e:	b084      	sub	sp, #16
 8004450:	af00      	add	r7, sp, #0
 8004452:	4603      	mov	r3, r0
 8004454:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 8004456:	79fb      	ldrb	r3, [r7, #7]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d001      	beq.n	8004460 <tud_cdc_n_write_available+0x14>
 800445c:	2300      	movs	r3, #0
 800445e:	e00c      	b.n	800447a <tud_cdc_n_write_available+0x2e>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 8004460:	79fb      	ldrb	r3, [r7, #7]
 8004462:	22bc      	movs	r2, #188	@ 0xbc
 8004464:	fb02 f303 	mul.w	r3, r2, r3
 8004468:	4a06      	ldr	r2, [pc, #24]	@ (8004484 <tud_cdc_n_write_available+0x38>)
 800446a:	4413      	add	r3, r2
 800446c:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_available(&p_cdc->tx_stream);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	330c      	adds	r3, #12
 8004472:	4618      	mov	r0, r3
 8004474:	f005 fecd 	bl	800a212 <tu_edpt_stream_write_available>
 8004478:	4603      	mov	r3, r0
}
 800447a:	4618      	mov	r0, r3
 800447c:	3710      	adds	r7, #16
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}
 8004482:	bf00      	nop
 8004484:	2000073c 	.word	0x2000073c

08004488 <cdcd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void cdcd_init(void) {
 8004488:	b580      	push	{r7, lr}
 800448a:	b088      	sub	sp, #32
 800448c:	af04      	add	r7, sp, #16
  tu_memclr(_cdcd_itf, sizeof(_cdcd_itf));
 800448e:	22bc      	movs	r2, #188	@ 0xbc
 8004490:	2100      	movs	r1, #0
 8004492:	4829      	ldr	r0, [pc, #164]	@ (8004538 <cdcd_init+0xb0>)
 8004494:	f005 fff2 	bl	800a47c <memset>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8004498:	2300      	movs	r3, #0
 800449a:	73fb      	strb	r3, [r7, #15]
 800449c:	e044      	b.n	8004528 <cdcd_init+0xa0>
    cdcd_interface_t *p_cdc   = &_cdcd_itf[i];
 800449e:	7bfb      	ldrb	r3, [r7, #15]
 80044a0:	22bc      	movs	r2, #188	@ 0xbc
 80044a2:	fb02 f303 	mul.w	r3, r2, r3
 80044a6:	4a24      	ldr	r2, [pc, #144]	@ (8004538 <cdcd_init+0xb0>)
 80044a8:	4413      	add	r3, r2
 80044aa:	60bb      	str	r3, [r7, #8]
    p_cdc->wanted_char = (char) -1;
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	22ff      	movs	r2, #255	@ 0xff
 80044b0:	72da      	strb	r2, [r3, #11]

    // default line coding is : stop bit = 1, parity = none, data bits = 8
    p_cdc->line_coding.bit_rate = 115200;
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80044b8:	605a      	str	r2, [r3, #4]
    p_cdc->line_coding.stop_bits = 0;
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	2200      	movs	r2, #0
 80044be:	721a      	strb	r2, [r3, #8]
    p_cdc->line_coding.parity = 0;
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	2200      	movs	r2, #0
 80044c4:	725a      	strb	r2, [r3, #9]
    p_cdc->line_coding.data_bits = 8;
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	2208      	movs	r2, #8
 80044ca:	729a      	strb	r2, [r3, #10]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    uint8_t *epout_buf = NULL;
 80044cc:	2300      	movs	r3, #0
 80044ce:	607b      	str	r3, [r7, #4]
    uint8_t *epin_buf  = NULL;
 80044d0:	2300      	movs	r3, #0
 80044d2:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *epout_buf = _cdcd_epbuf[i].epout;
    uint8_t *epin_buf  = _cdcd_epbuf[i].epin;
  #endif

    tu_edpt_stream_init(&p_cdc->rx_stream, false, false, false, p_cdc->rx_ff_buf, CFG_TUD_CDC_RX_BUFSIZE, epout_buf,
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	337c      	adds	r3, #124	@ 0x7c
 80044de:	2240      	movs	r2, #64	@ 0x40
 80044e0:	9203      	str	r2, [sp, #12]
 80044e2:	687a      	ldr	r2, [r7, #4]
 80044e4:	9202      	str	r2, [sp, #8]
 80044e6:	2240      	movs	r2, #64	@ 0x40
 80044e8:	9201      	str	r2, [sp, #4]
 80044ea:	9300      	str	r3, [sp, #0]
 80044ec:	2300      	movs	r3, #0
 80044ee:	2200      	movs	r2, #0
 80044f0:	2100      	movs	r1, #0
 80044f2:	f005 fcd3 	bl	8009e9c <tu_edpt_stream_init>
                        CFG_TUD_CDC_EP_BUFSIZE);

    // TX fifo can be configured to change to overwritable if not connected (DTR bit not set). Without DTR we do not
    // know if data is actually polled by terminal. This way the most current data is prioritized.
    // Default: is overwritable
    tu_edpt_stream_init(&p_cdc->tx_stream, false, true, _cdcd_cfg.tx_overwritabe_if_not_connected, p_cdc->tx_ff_buf,
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	f103 000c 	add.w	r0, r3, #12
 80044fc:	4b0f      	ldr	r3, [pc, #60]	@ (800453c <cdcd_init+0xb4>)
 80044fe:	781b      	ldrb	r3, [r3, #0]
 8004500:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004504:	b2d9      	uxtb	r1, r3
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	333c      	adds	r3, #60	@ 0x3c
 800450a:	2240      	movs	r2, #64	@ 0x40
 800450c:	9203      	str	r2, [sp, #12]
 800450e:	683a      	ldr	r2, [r7, #0]
 8004510:	9202      	str	r2, [sp, #8]
 8004512:	2240      	movs	r2, #64	@ 0x40
 8004514:	9201      	str	r2, [sp, #4]
 8004516:	9300      	str	r3, [sp, #0]
 8004518:	460b      	mov	r3, r1
 800451a:	2201      	movs	r2, #1
 800451c:	2100      	movs	r1, #0
 800451e:	f005 fcbd 	bl	8009e9c <tu_edpt_stream_init>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8004522:	7bfb      	ldrb	r3, [r7, #15]
 8004524:	3301      	adds	r3, #1
 8004526:	73fb      	strb	r3, [r7, #15]
 8004528:	7bfb      	ldrb	r3, [r7, #15]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d0b7      	beq.n	800449e <cdcd_init+0x16>
                        CFG_TUD_CDC_TX_BUFSIZE, epin_buf, CFG_TUD_CDC_EP_BUFSIZE);
  }
}
 800452e:	bf00      	nop
 8004530:	bf00      	nop
 8004532:	3710      	adds	r7, #16
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}
 8004538:	2000073c 	.word	0x2000073c
 800453c:	20000020 	.word	0x20000020

08004540 <cdcd_deinit>:

bool cdcd_deinit(void) {
 8004540:	b480      	push	{r7}
 8004542:	b085      	sub	sp, #20
 8004544:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8004546:	2300      	movs	r3, #0
 8004548:	73fb      	strb	r3, [r7, #15]
 800454a:	e011      	b.n	8004570 <cdcd_deinit+0x30>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 800454c:	7bfb      	ldrb	r3, [r7, #15]
 800454e:	22bc      	movs	r2, #188	@ 0xbc
 8004550:	fb02 f303 	mul.w	r3, r2, r3
 8004554:	4a0b      	ldr	r2, [pc, #44]	@ (8004584 <cdcd_deinit+0x44>)
 8004556:	4413      	add	r3, r2
 8004558:	60bb      	str	r3, [r7, #8]
    tu_edpt_stream_deinit(&p_cdc->rx_stream);
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	3324      	adds	r3, #36	@ 0x24
 800455e:	603b      	str	r3, [r7, #0]
  }
  if (s->ff.mutex_rd) {
    osal_mutex_delete(s->ff.mutex_rd);
  }
#endif
}
 8004560:	bf00      	nop
    tu_edpt_stream_deinit(&p_cdc->tx_stream);
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	330c      	adds	r3, #12
 8004566:	607b      	str	r3, [r7, #4]
 8004568:	bf00      	nop
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 800456a:	7bfb      	ldrb	r3, [r7, #15]
 800456c:	3301      	adds	r3, #1
 800456e:	73fb      	strb	r3, [r7, #15]
 8004570:	7bfb      	ldrb	r3, [r7, #15]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d0ea      	beq.n	800454c <cdcd_deinit+0xc>
  }
  return true;
 8004576:	2301      	movs	r3, #1
}
 8004578:	4618      	mov	r0, r3
 800457a:	3714      	adds	r7, #20
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr
 8004584:	2000073c 	.word	0x2000073c

08004588 <cdcd_reset>:

void cdcd_reset(uint8_t rhport) {
 8004588:	b580      	push	{r7, lr}
 800458a:	b086      	sub	sp, #24
 800458c:	af00      	add	r7, sp, #0
 800458e:	4603      	mov	r3, r0
 8004590:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8004592:	2300      	movs	r3, #0
 8004594:	75fb      	strb	r3, [r7, #23]
 8004596:	e028      	b.n	80045ea <cdcd_reset+0x62>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 8004598:	7dfb      	ldrb	r3, [r7, #23]
 800459a:	22bc      	movs	r2, #188	@ 0xbc
 800459c:	fb02 f303 	mul.w	r3, r2, r3
 80045a0:	4a16      	ldr	r2, [pc, #88]	@ (80045fc <cdcd_reset+0x74>)
 80045a2:	4413      	add	r3, r2
 80045a4:	613b      	str	r3, [r7, #16]
    tu_memclr(p_cdc, ITF_MEM_RESET_SIZE);
 80045a6:	2204      	movs	r2, #4
 80045a8:	2100      	movs	r1, #0
 80045aa:	6938      	ldr	r0, [r7, #16]
 80045ac:	f005 ff66 	bl	800a47c <memset>

    tu_fifo_set_overwritable(&p_cdc->tx_stream.ff, _cdcd_cfg.tx_overwritabe_if_not_connected); // back to default
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	f103 0218 	add.w	r2, r3, #24
 80045b6:	4b12      	ldr	r3, [pc, #72]	@ (8004600 <cdcd_reset+0x78>)
 80045b8:	781b      	ldrb	r3, [r3, #0]
 80045ba:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	4619      	mov	r1, r3
 80045c2:	4610      	mov	r0, r2
 80045c4:	f000 fc89 	bl	8004eda <tu_fifo_set_overwritable>
    tu_edpt_stream_close(&p_cdc->rx_stream);
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	3324      	adds	r3, #36	@ 0x24
 80045cc:	60bb      	str	r3, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline bool tu_edpt_stream_is_opened(const tu_edpt_stream_t *s) {
  return s->ep_addr != 0;
}

TU_ATTR_ALWAYS_INLINE static inline void tu_edpt_stream_close(tu_edpt_stream_t* s) {
  s->ep_addr = 0;
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	2200      	movs	r2, #0
 80045d2:	709a      	strb	r2, [r3, #2]
}
 80045d4:	bf00      	nop
    tu_edpt_stream_close(&p_cdc->tx_stream);
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	330c      	adds	r3, #12
 80045da:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2200      	movs	r2, #0
 80045e0:	709a      	strb	r2, [r3, #2]
}
 80045e2:	bf00      	nop
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 80045e4:	7dfb      	ldrb	r3, [r7, #23]
 80045e6:	3301      	adds	r3, #1
 80045e8:	75fb      	strb	r3, [r7, #23]
 80045ea:	7dfb      	ldrb	r3, [r7, #23]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d0d3      	beq.n	8004598 <cdcd_reset+0x10>
  }
}
 80045f0:	bf00      	nop
 80045f2:	bf00      	nop
 80045f4:	3718      	adds	r7, #24
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	bf00      	nop
 80045fc:	2000073c 	.word	0x2000073c
 8004600:	20000020 	.word	0x20000020

08004604 <cdcd_open>:

uint16_t cdcd_open(uint8_t rhport, const tusb_desc_interface_t* itf_desc, uint16_t max_len) {
 8004604:	b580      	push	{r7, lr}
 8004606:	b0b2      	sub	sp, #200	@ 0xc8
 8004608:	af00      	add	r7, sp, #0
 800460a:	4603      	mov	r3, r0
 800460c:	6039      	str	r1, [r7, #0]
 800460e:	71fb      	strb	r3, [r7, #7]
 8004610:	4613      	mov	r3, r2
 8004612:	80bb      	strh	r3, [r7, #4]
  // Only support ACM subclass
  TU_VERIFY(TUSB_CLASS_CDC == itf_desc->bInterfaceClass &&
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	795b      	ldrb	r3, [r3, #5]
 8004618:	2b02      	cmp	r3, #2
 800461a:	d103      	bne.n	8004624 <cdcd_open+0x20>
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	799b      	ldrb	r3, [r3, #6]
 8004620:	2b02      	cmp	r3, #2
 8004622:	d001      	beq.n	8004628 <cdcd_open+0x24>
 8004624:	2300      	movs	r3, #0
 8004626:	e206      	b.n	8004a36 <cdcd_open+0x432>
 8004628:	2300      	movs	r3, #0
 800462a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 800462e:	2300      	movs	r3, #0
 8004630:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 8004634:	e02a      	b.n	800468c <cdcd_open+0x88>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 8004636:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800463a:	22bc      	movs	r2, #188	@ 0xbc
 800463c:	fb02 f303 	mul.w	r3, r2, r3
 8004640:	4aa7      	ldr	r2, [pc, #668]	@ (80048e0 <cdcd_open+0x2dc>)
 8004642:	4413      	add	r3, r2
 8004644:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (ep_addr == p_cdc->rx_stream.ep_addr || ep_addr == p_cdc->tx_stream.ep_addr ||
 8004648:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800464c:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8004650:	f897 208f 	ldrb.w	r2, [r7, #143]	@ 0x8f
 8004654:	429a      	cmp	r2, r3
 8004656:	d011      	beq.n	800467c <cdcd_open+0x78>
 8004658:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800465c:	7b9b      	ldrb	r3, [r3, #14]
 800465e:	f897 208f 	ldrb.w	r2, [r7, #143]	@ 0x8f
 8004662:	429a      	cmp	r2, r3
 8004664:	d00a      	beq.n	800467c <cdcd_open+0x78>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8004666:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800466a:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->rx_stream.ep_addr || ep_addr == p_cdc->tx_stream.ep_addr ||
 800466c:	f897 208f 	ldrb.w	r2, [r7, #143]	@ 0x8f
 8004670:	429a      	cmp	r2, r3
 8004672:	d106      	bne.n	8004682 <cdcd_open+0x7e>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8004674:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8004678:	2b00      	cmp	r3, #0
 800467a:	d002      	beq.n	8004682 <cdcd_open+0x7e>
      return idx;
 800467c:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8004680:	e009      	b.n	8004696 <cdcd_open+0x92>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8004682:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8004686:	3301      	adds	r3, #1
 8004688:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800468c:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8004690:	2b00      	cmp	r3, #0
 8004692:	d0d0      	beq.n	8004636 <cdcd_open+0x32>
  return TUSB_INDEX_INVALID_8;
 8004694:	23ff      	movs	r3, #255	@ 0xff
              CDC_COMM_SUBCLASS_ABSTRACT_CONTROL_MODEL == itf_desc->bInterfaceSubClass,
            0);

  const uint8_t cdc_id = find_cdc_itf(0); // Find available interface
 8004696:	f887 30c2 	strb.w	r3, [r7, #194]	@ 0xc2
  TU_ASSERT(cdc_id < CFG_TUD_CDC, 0);
 800469a:	f897 30c2 	ldrb.w	r3, [r7, #194]	@ 0xc2
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d00c      	beq.n	80046bc <cdcd_open+0xb8>
 80046a2:	4b90      	ldr	r3, [pc, #576]	@ (80048e4 <cdcd_open+0x2e0>)
 80046a4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80046a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f003 0301 	and.w	r3, r3, #1
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d000      	beq.n	80046b8 <cdcd_open+0xb4>
 80046b6:	be00      	bkpt	0x0000
 80046b8:	2300      	movs	r3, #0
 80046ba:	e1bc      	b.n	8004a36 <cdcd_open+0x432>
  cdcd_interface_t *p_cdc = &_cdcd_itf[cdc_id];
 80046bc:	f897 30c2 	ldrb.w	r3, [r7, #194]	@ 0xc2
 80046c0:	22bc      	movs	r2, #188	@ 0xbc
 80046c2:	fb02 f303 	mul.w	r3, r2, r3
 80046c6:	4a86      	ldr	r2, [pc, #536]	@ (80048e0 <cdcd_open+0x2dc>)
 80046c8:	4413      	add	r3, r2
 80046ca:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  //------------- Control Interface -------------//
  p_cdc->rhport = rhport;
 80046ce:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80046d2:	79fa      	ldrb	r2, [r7, #7]
 80046d4:	701a      	strb	r2, [r3, #0]
  p_cdc->itf_num = itf_desc->bInterfaceNumber;
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	789a      	ldrb	r2, [r3, #2]
 80046da:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80046de:	705a      	strb	r2, [r3, #1]

  const uint8_t *p_desc   = (const uint8_t *)itf_desc;
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  const uint8_t *desc_end = p_desc + max_len;
 80046e6:	88bb      	ldrh	r3, [r7, #4]
 80046e8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80046ec:	4413      	add	r3, r2
 80046ee:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
// Descriptor helper
//--------------------------------------------------------------------+

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc) {
  uint8_t const* desc8 = (uint8_t const*) desc;
 80046f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80046fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  return desc8 + desc8[DESC_OFFSET_LEN];
 8004700:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004704:	781b      	ldrb	r3, [r3, #0]
 8004706:	461a      	mov	r2, r3
 8004708:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800470c:	4413      	add	r3, r2

  // Skip all class-specific descriptor
  p_desc = tu_desc_next(itf_desc);
 800470e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 8004712:	e00b      	b.n	800472c <cdcd_open+0x128>
 8004714:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004718:	67fb      	str	r3, [r7, #124]	@ 0x7c
  uint8_t const* desc8 = (uint8_t const*) desc;
 800471a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800471c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return desc8 + desc8[DESC_OFFSET_LEN];
 800471e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004720:	781b      	ldrb	r3, [r3, #0]
 8004722:	461a      	mov	r2, r3
 8004724:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004726:	4413      	add	r3, r2
    p_desc = tu_desc_next(p_desc);
 8004728:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800472c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004730:	677b      	str	r3, [r7, #116]	@ 0x74
 8004732:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004736:	673b      	str	r3, [r7, #112]	@ 0x70
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_subtype(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
}

TU_ATTR_ALWAYS_INLINE static inline bool tu_desc_in_bounds(const uint8_t *p_desc, const uint8_t *desc_end) {
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 8004738:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800473a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800473c:	429a      	cmp	r2, r3
 800473e:	d20d      	bcs.n	800475c <cdcd_open+0x158>
 8004740:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004742:	66fb      	str	r3, [r7, #108]	@ 0x6c
  uint8_t const* desc8 = (uint8_t const*) desc;
 8004744:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004746:	66bb      	str	r3, [r7, #104]	@ 0x68
  return desc8 + desc8[DESC_OFFSET_LEN];
 8004748:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800474a:	781b      	ldrb	r3, [r3, #0]
 800474c:	461a      	mov	r2, r3
 800474e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004750:	4413      	add	r3, r2
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 8004752:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8004754:	429a      	cmp	r2, r3
 8004756:	d301      	bcc.n	800475c <cdcd_open+0x158>
 8004758:	2301      	movs	r3, #1
 800475a:	e000      	b.n	800475e <cdcd_open+0x15a>
 800475c:	2300      	movs	r3, #0
 800475e:	f003 0301 	and.w	r3, r3, #1
 8004762:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 8004764:	2b00      	cmp	r3, #0
 8004766:	d007      	beq.n	8004778 <cdcd_open+0x174>
 8004768:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800476c:	667b      	str	r3, [r7, #100]	@ 0x64
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800476e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004770:	3301      	adds	r3, #1
 8004772:	781b      	ldrb	r3, [r3, #0]
 8004774:	2b24      	cmp	r3, #36	@ 0x24
 8004776:	d0cd      	beq.n	8004714 <cdcd_open+0x110>
 8004778:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800477c:	663b      	str	r3, [r7, #96]	@ 0x60
 800477e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004780:	3301      	adds	r3, #1
 8004782:	781b      	ldrb	r3, [r3, #0]
  }

  // notification endpoint (optional)
  if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 8004784:	2b05      	cmp	r3, #5
 8004786:	d12e      	bne.n	80047e6 <cdcd_open+0x1e2>
    const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 8004788:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800478c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 8004790:	79fb      	ldrb	r3, [r7, #7]
 8004792:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 8004796:	4618      	mov	r0, r3
 8004798:	f002 fcfe 	bl	8007198 <usbd_edpt_open>
 800479c:	4603      	mov	r3, r0
 800479e:	f083 0301 	eor.w	r3, r3, #1
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d00c      	beq.n	80047c2 <cdcd_open+0x1be>
 80047a8:	4b4e      	ldr	r3, [pc, #312]	@ (80048e4 <cdcd_open+0x2e0>)
 80047aa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80047ae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f003 0301 	and.w	r3, r3, #1
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d000      	beq.n	80047be <cdcd_open+0x1ba>
 80047bc:	be00      	bkpt	0x0000
 80047be:	2300      	movs	r3, #0
 80047c0:	e139      	b.n	8004a36 <cdcd_open+0x432>
    p_cdc->ep_notify = desc_ep->bEndpointAddress;
 80047c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80047c6:	789a      	ldrb	r2, [r3, #2]
 80047c8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80047cc:	709a      	strb	r2, [r3, #2]
 80047ce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80047d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  uint8_t const* desc8 = (uint8_t const*) desc;
 80047d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80047d6:	65bb      	str	r3, [r7, #88]	@ 0x58
  return desc8 + desc8[DESC_OFFSET_LEN];
 80047d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80047da:	781b      	ldrb	r3, [r3, #0]
 80047dc:	461a      	mov	r2, r3
 80047de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80047e0:	4413      	add	r3, r2

    p_desc = tu_desc_next(p_desc);
 80047e2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80047e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80047ea:	657b      	str	r3, [r7, #84]	@ 0x54
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 80047ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047ee:	3301      	adds	r3, #1
 80047f0:	781b      	ldrb	r3, [r3, #0]
  }

  //------------- Data Interface (optional) -------------//
  if (TUSB_DESC_INTERFACE == tu_desc_type(p_desc)) {
 80047f2:	2b04      	cmp	r3, #4
 80047f4:	f040 811a 	bne.w	8004a2c <cdcd_open+0x428>
    const tusb_desc_interface_t *data_itf_desc = (const tusb_desc_interface_t *)p_desc;
 80047f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80047fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    if (TUSB_CLASS_CDC_DATA == data_itf_desc->bInterfaceClass) {
 8004800:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004804:	795b      	ldrb	r3, [r3, #5]
 8004806:	2b0a      	cmp	r3, #10
 8004808:	f040 8110 	bne.w	8004a2c <cdcd_open+0x428>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 800480c:	2300      	movs	r3, #0
 800480e:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
 8004812:	e0f5      	b.n	8004a00 <cdcd_open+0x3fc>
 8004814:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004818:	653b      	str	r3, [r7, #80]	@ 0x50
 800481a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800481e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 8004820:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004822:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004824:	429a      	cmp	r2, r3
 8004826:	d20d      	bcs.n	8004844 <cdcd_open+0x240>
 8004828:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800482a:	64bb      	str	r3, [r7, #72]	@ 0x48
  uint8_t const* desc8 = (uint8_t const*) desc;
 800482c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800482e:	647b      	str	r3, [r7, #68]	@ 0x44
  return desc8 + desc8[DESC_OFFSET_LEN];
 8004830:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004832:	781b      	ldrb	r3, [r3, #0]
 8004834:	461a      	mov	r2, r3
 8004836:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004838:	4413      	add	r3, r2
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 800483a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800483c:	429a      	cmp	r2, r3
 800483e:	d301      	bcc.n	8004844 <cdcd_open+0x240>
 8004840:	2301      	movs	r3, #1
 8004842:	e000      	b.n	8004846 <cdcd_open+0x242>
 8004844:	2300      	movs	r3, #0
 8004846:	f003 0301 	and.w	r3, r3, #1
 800484a:	b2db      	uxtb	r3, r3
        if (!tu_desc_in_bounds(p_desc, desc_end)) {
 800484c:	f083 0301 	eor.w	r3, r3, #1
 8004850:	b2db      	uxtb	r3, r3
 8004852:	2b00      	cmp	r3, #0
 8004854:	f040 80dd 	bne.w	8004a12 <cdcd_open+0x40e>
 8004858:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800485c:	643b      	str	r3, [r7, #64]	@ 0x40
  uint8_t const* desc8 = (uint8_t const*) desc;
 800485e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004860:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return desc8 + desc8[DESC_OFFSET_LEN];
 8004862:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004864:	781b      	ldrb	r3, [r3, #0]
 8004866:	461a      	mov	r2, r3
 8004868:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800486a:	4413      	add	r3, r2
          break;
        }
        p_desc = tu_desc_next(p_desc);
 800486c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

        const tusb_desc_endpoint_t *desc_ep = (const tusb_desc_endpoint_t *)p_desc;
 8004870:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004874:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
        TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && TUSB_XFER_BULK == desc_ep->bmAttributes.xfer, 0);
 8004878:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800487c:	785b      	ldrb	r3, [r3, #1]
 800487e:	2b05      	cmp	r3, #5
 8004880:	d107      	bne.n	8004892 <cdcd_open+0x28e>
 8004882:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004886:	78db      	ldrb	r3, [r3, #3]
 8004888:	f003 0303 	and.w	r3, r3, #3
 800488c:	b2db      	uxtb	r3, r3
 800488e:	2b02      	cmp	r3, #2
 8004890:	d00c      	beq.n	80048ac <cdcd_open+0x2a8>
 8004892:	4b14      	ldr	r3, [pc, #80]	@ (80048e4 <cdcd_open+0x2e0>)
 8004894:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004898:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0301 	and.w	r3, r3, #1
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d000      	beq.n	80048a8 <cdcd_open+0x2a4>
 80048a6:	be00      	bkpt	0x0000
 80048a8:	2300      	movs	r3, #0
 80048aa:	e0c4      	b.n	8004a36 <cdcd_open+0x432>

        TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 80048ac:	79fb      	ldrb	r3, [r7, #7]
 80048ae:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
 80048b2:	4618      	mov	r0, r3
 80048b4:	f002 fc70 	bl	8007198 <usbd_edpt_open>
 80048b8:	4603      	mov	r3, r0
 80048ba:	f083 0301 	eor.w	r3, r3, #1
 80048be:	b2db      	uxtb	r3, r3
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d011      	beq.n	80048e8 <cdcd_open+0x2e4>
 80048c4:	4b07      	ldr	r3, [pc, #28]	@ (80048e4 <cdcd_open+0x2e0>)
 80048c6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80048ca:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f003 0301 	and.w	r3, r3, #1
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d000      	beq.n	80048da <cdcd_open+0x2d6>
 80048d8:	be00      	bkpt	0x0000
 80048da:	2300      	movs	r3, #0
 80048dc:	e0ab      	b.n	8004a36 <cdcd_open+0x432>
 80048de:	bf00      	nop
 80048e0:	2000073c 	.word	0x2000073c
 80048e4:	e000edf0 	.word	0xe000edf0
        if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 80048e8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80048ec:	789b      	ldrb	r3, [r3, #2]
 80048ee:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
// Endpoint helper
//--------------------------------------------------------------------+

// Get direction from Endpoint address
TU_ATTR_ALWAYS_INLINE static inline tusb_dir_t tu_edpt_dir(uint8_t addr) {
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80048f2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80048f6:	09db      	lsrs	r3, r3, #7
 80048f8:	b2db      	uxtb	r3, r3
 80048fa:	2b01      	cmp	r3, #1
 80048fc:	d135      	bne.n	800496a <cdcd_open+0x366>
          tu_edpt_stream_t *stream_tx = &p_cdc->tx_stream;
 80048fe:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004902:	330c      	adds	r3, #12
 8004904:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004908:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800490c:	637b      	str	r3, [r7, #52]	@ 0x34
 800490e:	79fb      	ldrb	r3, [r7, #7]
 8004910:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8004914:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004918:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s->hwid    = hwid;
 800491a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800491c:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8004920:	701a      	strb	r2, [r3, #0]
  s->ep_addr = desc_ep->bEndpointAddress;
 8004922:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004924:	789a      	ldrb	r2, [r3, #2]
 8004926:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004928:	709a      	strb	r2, [r3, #2]
 800492a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800492c:	62bb      	str	r3, [r7, #40]	@ 0x28
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800492e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004930:	889b      	ldrh	r3, [r3, #4]
 8004932:	b29b      	uxth	r3, r3
 8004934:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004938:	b29a      	uxth	r2, r3
  s->mps = tu_edpt_packet_size(desc_ep);
 800493a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800493c:	809a      	strh	r2, [r3, #4]
}
 800493e:	bf00      	nop

          tu_edpt_stream_open(stream_tx, rhport, desc_ep);
          if (_cdcd_cfg.tx_persistent) {
 8004940:	4b3f      	ldr	r3, [pc, #252]	@ (8004a40 <cdcd_open+0x43c>)
 8004942:	781b      	ldrb	r3, [r3, #0]
 8004944:	f003 0302 	and.w	r3, r3, #2
 8004948:	b2db      	uxtb	r3, r3
 800494a:	2b00      	cmp	r3, #0
 800494c:	d004      	beq.n	8004958 <cdcd_open+0x354>
            tu_edpt_stream_write_xfer(stream_tx); // flush pending data
 800494e:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 8004952:	f005 fb85 	bl	800a060 <tu_edpt_stream_write_xfer>
 8004956:	e04e      	b.n	80049f6 <cdcd_open+0x3f2>
 8004958:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800495c:	627b      	str	r3, [r7, #36]	@ 0x24

TU_ATTR_ALWAYS_INLINE static inline void tu_edpt_stream_clear(tu_edpt_stream_t *s) {
  tu_fifo_clear(&s->ff);
 800495e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004960:	330c      	adds	r3, #12
 8004962:	4618      	mov	r0, r3
 8004964:	f000 faa9 	bl	8004eba <tu_fifo_clear>
}
 8004968:	e045      	b.n	80049f6 <cdcd_open+0x3f2>
          } else {
            tu_edpt_stream_clear(stream_tx);
          }
        } else {
          tu_edpt_stream_t *stream_rx = &p_cdc->rx_stream;
 800496a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800496e:	3324      	adds	r3, #36	@ 0x24
 8004970:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004974:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004978:	623b      	str	r3, [r7, #32]
 800497a:	79fb      	ldrb	r3, [r7, #7]
 800497c:	77fb      	strb	r3, [r7, #31]
 800497e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004982:	61bb      	str	r3, [r7, #24]
  s->hwid    = hwid;
 8004984:	6a3b      	ldr	r3, [r7, #32]
 8004986:	7ffa      	ldrb	r2, [r7, #31]
 8004988:	701a      	strb	r2, [r3, #0]
  s->ep_addr = desc_ep->bEndpointAddress;
 800498a:	69bb      	ldr	r3, [r7, #24]
 800498c:	789a      	ldrb	r2, [r3, #2]
 800498e:	6a3b      	ldr	r3, [r7, #32]
 8004990:	709a      	strb	r2, [r3, #2]
 8004992:	69bb      	ldr	r3, [r7, #24]
 8004994:	617b      	str	r3, [r7, #20]
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	889b      	ldrh	r3, [r3, #4]
 800499a:	b29b      	uxth	r3, r3
 800499c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80049a0:	b29a      	uxth	r2, r3
  s->mps = tu_edpt_packet_size(desc_ep);
 80049a2:	6a3b      	ldr	r3, [r7, #32]
 80049a4:	809a      	strh	r2, [r3, #4]
}
 80049a6:	bf00      	nop

          tu_edpt_stream_open(stream_rx, rhport, desc_ep);
          if (!_cdcd_cfg.rx_persistent) {
 80049a8:	4b25      	ldr	r3, [pc, #148]	@ (8004a40 <cdcd_open+0x43c>)
 80049aa:	781b      	ldrb	r3, [r3, #0]
 80049ac:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	f083 0301 	eor.w	r3, r3, #1
 80049b6:	b2db      	uxtb	r3, r3
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d008      	beq.n	80049ce <cdcd_open+0x3ca>
 80049bc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80049c0:	613b      	str	r3, [r7, #16]
  tu_fifo_clear(&s->ff);
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	330c      	adds	r3, #12
 80049c6:	4618      	mov	r0, r3
 80049c8:	f000 fa77 	bl	8004eba <tu_fifo_clear>
}
 80049cc:	bf00      	nop
            tu_edpt_stream_clear(stream_rx);
          }
          TU_ASSERT(tu_edpt_stream_read_xfer(stream_rx) > 0, 0); // prepare for incoming data
 80049ce:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 80049d2:	f005 fc59 	bl	800a288 <tu_edpt_stream_read_xfer>
 80049d6:	4603      	mov	r3, r0
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d10c      	bne.n	80049f6 <cdcd_open+0x3f2>
 80049dc:	4b19      	ldr	r3, [pc, #100]	@ (8004a44 <cdcd_open+0x440>)
 80049de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80049e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f003 0301 	and.w	r3, r3, #1
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d000      	beq.n	80049f2 <cdcd_open+0x3ee>
 80049f0:	be00      	bkpt	0x0000
 80049f2:	2300      	movs	r3, #0
 80049f4:	e01f      	b.n	8004a36 <cdcd_open+0x432>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 80049f6:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 80049fa:	3301      	adds	r3, #1
 80049fc:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
 8004a00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a04:	791b      	ldrb	r3, [r3, #4]
 8004a06:	f897 20c3 	ldrb.w	r2, [r7, #195]	@ 0xc3
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	f4ff af02 	bcc.w	8004814 <cdcd_open+0x210>
 8004a10:	e000      	b.n	8004a14 <cdcd_open+0x410>
          break;
 8004a12:	bf00      	nop
 8004a14:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004a18:	60fb      	str	r3, [r7, #12]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	60bb      	str	r3, [r7, #8]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	781b      	ldrb	r3, [r3, #0]
 8004a22:	461a      	mov	r2, r3
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	4413      	add	r3, r2
        }
      }

      p_desc = tu_desc_next(p_desc);
 8004a28:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    }
  }

  return (uint16_t)(p_desc - (const uint8_t *)itf_desc);
 8004a2c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	1ad3      	subs	r3, r2, r3
 8004a34:	b29b      	uxth	r3, r3
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	37c8      	adds	r7, #200	@ 0xc8
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bd80      	pop	{r7, pc}
 8004a3e:	bf00      	nop
 8004a40:	20000020 	.word	0x20000020
 8004a44:	e000edf0 	.word	0xe000edf0

08004a48 <cdcd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool cdcd_control_xfer_cb(uint8_t rhport, uint8_t stage, const tusb_control_request_t* request) {
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b08a      	sub	sp, #40	@ 0x28
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	4603      	mov	r3, r0
 8004a50:	603a      	str	r2, [r7, #0]
 8004a52:	71fb      	strb	r3, [r7, #7]
 8004a54:	460b      	mov	r3, r1
 8004a56:	71bb      	strb	r3, [r7, #6]
  // Handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	781b      	ldrb	r3, [r3, #0]
 8004a5c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	2b20      	cmp	r3, #32
 8004a64:	d001      	beq.n	8004a6a <cdcd_control_xfer_cb+0x22>
 8004a66:	2300      	movs	r3, #0
 8004a68:	e0d9      	b.n	8004c1e <cdcd_control_xfer_cb+0x1d6>

  uint8_t itf;
  cdcd_interface_t* p_cdc;

  // Identify which interface to use
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004a70:	e014      	b.n	8004a9c <cdcd_control_xfer_cb+0x54>
    p_cdc = &_cdcd_itf[itf];
 8004a72:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004a76:	22bc      	movs	r2, #188	@ 0xbc
 8004a78:	fb02 f303 	mul.w	r3, r2, r3
 8004a7c:	4a6a      	ldr	r2, [pc, #424]	@ (8004c28 <cdcd_control_xfer_cb+0x1e0>)
 8004a7e:	4413      	add	r3, r2
 8004a80:	623b      	str	r3, [r7, #32]
    if (p_cdc->itf_num == request->wIndex) {
 8004a82:	6a3b      	ldr	r3, [r7, #32]
 8004a84:	785b      	ldrb	r3, [r3, #1]
 8004a86:	461a      	mov	r2, r3
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	889b      	ldrh	r3, [r3, #4]
 8004a8c:	b29b      	uxth	r3, r3
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d009      	beq.n	8004aa6 <cdcd_control_xfer_cb+0x5e>
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 8004a92:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004a96:	3301      	adds	r3, #1
 8004a98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004a9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d0e6      	beq.n	8004a72 <cdcd_control_xfer_cb+0x2a>
 8004aa4:	e000      	b.n	8004aa8 <cdcd_control_xfer_cb+0x60>
      break;
 8004aa6:	bf00      	nop
    }
  }
  TU_VERIFY(itf < CFG_TUD_CDC);
 8004aa8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d001      	beq.n	8004ab4 <cdcd_control_xfer_cb+0x6c>
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	e0b4      	b.n	8004c1e <cdcd_control_xfer_cb+0x1d6>

  switch (request->bRequest) {
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	785b      	ldrb	r3, [r3, #1]
 8004ab8:	3b20      	subs	r3, #32
 8004aba:	2b03      	cmp	r3, #3
 8004abc:	f200 80a5 	bhi.w	8004c0a <cdcd_control_xfer_cb+0x1c2>
 8004ac0:	a201      	add	r2, pc, #4	@ (adr r2, 8004ac8 <cdcd_control_xfer_cb+0x80>)
 8004ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ac6:	bf00      	nop
 8004ac8:	08004ad9 	.word	0x08004ad9
 8004acc:	08004b09 	.word	0x08004b09
 8004ad0:	08004b21 	.word	0x08004b21
 8004ad4:	08004bdf 	.word	0x08004bdf
    case CDC_REQUEST_SET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 8004ad8:	79bb      	ldrb	r3, [r7, #6]
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	d107      	bne.n	8004aee <cdcd_control_xfer_cb+0xa6>
        TU_LOG_DRV("  Set Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 8004ade:	6a3b      	ldr	r3, [r7, #32]
 8004ae0:	1d1a      	adds	r2, r3, #4
 8004ae2:	79f8      	ldrb	r0, [r7, #7]
 8004ae4:	2307      	movs	r3, #7
 8004ae6:	6839      	ldr	r1, [r7, #0]
 8004ae8:	f002 fe3a 	bl	8007760 <tud_control_xfer>
      } else if (stage == CONTROL_STAGE_ACK) {
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
      } else {
        // nothing to do
      }
      break;
 8004aec:	e08f      	b.n	8004c0e <cdcd_control_xfer_cb+0x1c6>
      } else if (stage == CONTROL_STAGE_ACK) {
 8004aee:	79bb      	ldrb	r3, [r7, #6]
 8004af0:	2b03      	cmp	r3, #3
 8004af2:	f040 808c 	bne.w	8004c0e <cdcd_control_xfer_cb+0x1c6>
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
 8004af6:	6a3b      	ldr	r3, [r7, #32]
 8004af8:	1d1a      	adds	r2, r3, #4
 8004afa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004afe:	4611      	mov	r1, r2
 8004b00:	4618      	mov	r0, r3
 8004b02:	f7ff fc03 	bl	800430c <tud_cdc_line_coding_cb>
      break;
 8004b06:	e082      	b.n	8004c0e <cdcd_control_xfer_cb+0x1c6>

    case CDC_REQUEST_GET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 8004b08:	79bb      	ldrb	r3, [r7, #6]
 8004b0a:	2b01      	cmp	r3, #1
 8004b0c:	f040 8081 	bne.w	8004c12 <cdcd_control_xfer_cb+0x1ca>
        TU_LOG_DRV("  Get Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 8004b10:	6a3b      	ldr	r3, [r7, #32]
 8004b12:	1d1a      	adds	r2, r3, #4
 8004b14:	79f8      	ldrb	r0, [r7, #7]
 8004b16:	2307      	movs	r3, #7
 8004b18:	6839      	ldr	r1, [r7, #0]
 8004b1a:	f002 fe21 	bl	8007760 <tud_control_xfer>
      }
      break;
 8004b1e:	e078      	b.n	8004c12 <cdcd_control_xfer_cb+0x1ca>

    case CDC_REQUEST_SET_CONTROL_LINE_STATE:
      if (stage == CONTROL_STAGE_SETUP) {
 8004b20:	79bb      	ldrb	r3, [r7, #6]
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d105      	bne.n	8004b32 <cdcd_control_xfer_cb+0xea>
        tud_control_status(rhport, request);
 8004b26:	79fb      	ldrb	r3, [r7, #7]
 8004b28:	6839      	ldr	r1, [r7, #0]
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f002 fd94 	bl	8007658 <tud_control_status>
        TU_LOG_DRV("  Set Control Line State: DTR = %d, RTS = %d\r\n", dtr, rts);
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
      } else {
        // nothing to do
      }
      break;
 8004b30:	e071      	b.n	8004c16 <cdcd_control_xfer_cb+0x1ce>
      } else if (stage == CONTROL_STAGE_ACK) {
 8004b32:	79bb      	ldrb	r3, [r7, #6]
 8004b34:	2b03      	cmp	r3, #3
 8004b36:	d16e      	bne.n	8004c16 <cdcd_control_xfer_cb+0x1ce>
        bool const dtr = tu_bit_test(request->wValue, 0);
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	885b      	ldrh	r3, [r3, #2]
 8004b3c:	b29b      	uxth	r3, r3
 8004b3e:	613b      	str	r3, [r7, #16]
 8004b40:	2300      	movs	r3, #0
 8004b42:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8004b44:	7bfb      	ldrb	r3, [r7, #15]
 8004b46:	693a      	ldr	r2, [r7, #16]
 8004b48:	fa22 f303 	lsr.w	r3, r2, r3
 8004b4c:	f003 0301 	and.w	r3, r3, #1
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	bf14      	ite	ne
 8004b54:	2301      	movne	r3, #1
 8004b56:	2300      	moveq	r3, #0
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	77fb      	strb	r3, [r7, #31]
        bool const rts = tu_bit_test(request->wValue, 1);
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	885b      	ldrh	r3, [r3, #2]
 8004b60:	b29b      	uxth	r3, r3
 8004b62:	61bb      	str	r3, [r7, #24]
 8004b64:	2301      	movs	r3, #1
 8004b66:	75fb      	strb	r3, [r7, #23]
 8004b68:	7dfb      	ldrb	r3, [r7, #23]
 8004b6a:	69ba      	ldr	r2, [r7, #24]
 8004b6c:	fa22 f303 	lsr.w	r3, r2, r3
 8004b70:	f003 0301 	and.w	r3, r3, #1
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	bf14      	ite	ne
 8004b78:	2301      	movne	r3, #1
 8004b7a:	2300      	moveq	r3, #0
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	77bb      	strb	r3, [r7, #30]
        p_cdc->line_state = (uint8_t) request->wValue;
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	885b      	ldrh	r3, [r3, #2]
 8004b84:	b29b      	uxth	r3, r3
 8004b86:	b2da      	uxtb	r2, r3
 8004b88:	6a3b      	ldr	r3, [r7, #32]
 8004b8a:	70da      	strb	r2, [r3, #3]
        if (_cdcd_cfg.tx_overwritabe_if_not_connected) {
 8004b8c:	4b27      	ldr	r3, [pc, #156]	@ (8004c2c <cdcd_control_xfer_cb+0x1e4>)
 8004b8e:	781b      	ldrb	r3, [r3, #0]
 8004b90:	f003 0304 	and.w	r3, r3, #4
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d013      	beq.n	8004bc2 <cdcd_control_xfer_cb+0x17a>
          tu_fifo_set_overwritable(&p_cdc->tx_stream.ff, !dtr);
 8004b9a:	6a3b      	ldr	r3, [r7, #32]
 8004b9c:	f103 0218 	add.w	r2, r3, #24
 8004ba0:	7ffb      	ldrb	r3, [r7, #31]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	bf14      	ite	ne
 8004ba6:	2301      	movne	r3, #1
 8004ba8:	2300      	moveq	r3, #0
 8004baa:	b2db      	uxtb	r3, r3
 8004bac:	f083 0301 	eor.w	r3, r3, #1
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	f003 0301 	and.w	r3, r3, #1
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	4619      	mov	r1, r3
 8004bba:	4610      	mov	r0, r2
 8004bbc:	f000 f98d 	bl	8004eda <tu_fifo_set_overwritable>
 8004bc0:	e005      	b.n	8004bce <cdcd_control_xfer_cb+0x186>
          tu_fifo_set_overwritable(&p_cdc->tx_stream.ff, false);
 8004bc2:	6a3b      	ldr	r3, [r7, #32]
 8004bc4:	3318      	adds	r3, #24
 8004bc6:	2100      	movs	r1, #0
 8004bc8:	4618      	mov	r0, r3
 8004bca:	f000 f986 	bl	8004eda <tu_fifo_set_overwritable>
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
 8004bce:	7fba      	ldrb	r2, [r7, #30]
 8004bd0:	7ff9      	ldrb	r1, [r7, #31]
 8004bd2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f7ff fb89 	bl	80042ee <tud_cdc_line_state_cb>
      break;
 8004bdc:	e01b      	b.n	8004c16 <cdcd_control_xfer_cb+0x1ce>

    case CDC_REQUEST_SEND_BREAK:
      if (stage == CONTROL_STAGE_SETUP) {
 8004bde:	79bb      	ldrb	r3, [r7, #6]
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d105      	bne.n	8004bf0 <cdcd_control_xfer_cb+0x1a8>
        tud_control_status(rhport, request);
 8004be4:	79fb      	ldrb	r3, [r7, #7]
 8004be6:	6839      	ldr	r1, [r7, #0]
 8004be8:	4618      	mov	r0, r3
 8004bea:	f002 fd35 	bl	8007658 <tud_control_status>
        TU_LOG_DRV("  Send Break\r\n");
        tud_cdc_send_break_cb(itf, request->wValue);
      } else {
        // nothing to do
      }
      break;
 8004bee:	e014      	b.n	8004c1a <cdcd_control_xfer_cb+0x1d2>
      } else if (stage == CONTROL_STAGE_ACK) {
 8004bf0:	79bb      	ldrb	r3, [r7, #6]
 8004bf2:	2b03      	cmp	r3, #3
 8004bf4:	d111      	bne.n	8004c1a <cdcd_control_xfer_cb+0x1d2>
        tud_cdc_send_break_cb(itf, request->wValue);
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	885b      	ldrh	r3, [r3, #2]
 8004bfa:	b29a      	uxth	r2, r3
 8004bfc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004c00:	4611      	mov	r1, r2
 8004c02:	4618      	mov	r0, r3
 8004c04:	f7ff fb8e 	bl	8004324 <tud_cdc_send_break_cb>
      break;
 8004c08:	e007      	b.n	8004c1a <cdcd_control_xfer_cb+0x1d2>

    default:
      return false; // stall unsupported request
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	e007      	b.n	8004c1e <cdcd_control_xfer_cb+0x1d6>
      break;
 8004c0e:	bf00      	nop
 8004c10:	e004      	b.n	8004c1c <cdcd_control_xfer_cb+0x1d4>
      break;
 8004c12:	bf00      	nop
 8004c14:	e002      	b.n	8004c1c <cdcd_control_xfer_cb+0x1d4>
      break;
 8004c16:	bf00      	nop
 8004c18:	e000      	b.n	8004c1c <cdcd_control_xfer_cb+0x1d4>
      break;
 8004c1a:	bf00      	nop
  }

  return true;
 8004c1c:	2301      	movs	r3, #1
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	3728      	adds	r7, #40	@ 0x28
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}
 8004c26:	bf00      	nop
 8004c28:	2000073c 	.word	0x2000073c
 8004c2c:	20000020 	.word	0x20000020

08004c30 <cdcd_xfer_cb>:

bool cdcd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b098      	sub	sp, #96	@ 0x60
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	603b      	str	r3, [r7, #0]
 8004c38:	4603      	mov	r3, r0
 8004c3a:	71fb      	strb	r3, [r7, #7]
 8004c3c:	460b      	mov	r3, r1
 8004c3e:	71bb      	strb	r3, [r7, #6]
 8004c40:	4613      	mov	r3, r2
 8004c42:	717b      	strb	r3, [r7, #5]
 8004c44:	79bb      	ldrb	r3, [r7, #6]
 8004c46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004c50:	e026      	b.n	8004ca0 <cdcd_xfer_cb+0x70>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 8004c52:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8004c56:	22bc      	movs	r2, #188	@ 0xbc
 8004c58:	fb02 f303 	mul.w	r3, r2, r3
 8004c5c:	4a7b      	ldr	r2, [pc, #492]	@ (8004e4c <cdcd_xfer_cb+0x21c>)
 8004c5e:	4413      	add	r3, r2
 8004c60:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (ep_addr == p_cdc->rx_stream.ep_addr || ep_addr == p_cdc->tx_stream.ep_addr ||
 8004c62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c64:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8004c68:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d00f      	beq.n	8004c90 <cdcd_xfer_cb+0x60>
 8004c70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c72:	7b9b      	ldrb	r3, [r3, #14]
 8004c74:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d009      	beq.n	8004c90 <cdcd_xfer_cb+0x60>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8004c7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c7e:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->rx_stream.ep_addr || ep_addr == p_cdc->tx_stream.ep_addr ||
 8004c80:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8004c84:	429a      	cmp	r2, r3
 8004c86:	d106      	bne.n	8004c96 <cdcd_xfer_cb+0x66>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8004c88:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d002      	beq.n	8004c96 <cdcd_xfer_cb+0x66>
      return idx;
 8004c90:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8004c94:	e009      	b.n	8004caa <cdcd_xfer_cb+0x7a>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8004c96:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8004c9a:	3301      	adds	r3, #1
 8004c9c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004ca0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d0d4      	beq.n	8004c52 <cdcd_xfer_cb+0x22>
  return TUSB_INDEX_INVALID_8;
 8004ca8:	23ff      	movs	r3, #255	@ 0xff
  (void)rhport;
  (void)result;

  uint8_t itf = find_cdc_itf(ep_addr);
 8004caa:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  TU_ASSERT(itf < CFG_TUD_CDC);
 8004cae:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d00a      	beq.n	8004ccc <cdcd_xfer_cb+0x9c>
 8004cb6:	4b66      	ldr	r3, [pc, #408]	@ (8004e50 <cdcd_xfer_cb+0x220>)
 8004cb8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f003 0301 	and.w	r3, r3, #1
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d000      	beq.n	8004cc8 <cdcd_xfer_cb+0x98>
 8004cc6:	be00      	bkpt	0x0000
 8004cc8:	2300      	movs	r3, #0
 8004cca:	e0ba      	b.n	8004e42 <cdcd_xfer_cb+0x212>
  cdcd_interface_t *p_cdc     = &_cdcd_itf[itf];
 8004ccc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004cd0:	22bc      	movs	r2, #188	@ 0xbc
 8004cd2:	fb02 f303 	mul.w	r3, r2, r3
 8004cd6:	4a5d      	ldr	r2, [pc, #372]	@ (8004e4c <cdcd_xfer_cb+0x21c>)
 8004cd8:	4413      	add	r3, r2
 8004cda:	653b      	str	r3, [r7, #80]	@ 0x50
  tu_edpt_stream_t *stream_rx = &p_cdc->rx_stream;
 8004cdc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004cde:	3324      	adds	r3, #36	@ 0x24
 8004ce0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  tu_edpt_stream_t *stream_tx = &p_cdc->tx_stream;
 8004ce2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ce4:	330c      	adds	r3, #12
 8004ce6:	64bb      	str	r3, [r7, #72]	@ 0x48

  // Received new data, move to fifo
  if (ep_addr == stream_rx->ep_addr) {
 8004ce8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004cea:	789b      	ldrb	r3, [r3, #2]
 8004cec:	79ba      	ldrb	r2, [r7, #6]
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	f040 8088 	bne.w	8004e04 <cdcd_xfer_cb+0x1d4>
 8004cf4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004cf6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	637b      	str	r3, [r7, #52]	@ 0x34
uint32_t tu_edpt_stream_read_xfer(tu_edpt_stream_t *s);

// Complete read transfer by writing EP -> FIFO. Must be called in the transfer complete callback
TU_ATTR_ALWAYS_INLINE static inline
void tu_edpt_stream_read_xfer_complete(tu_edpt_stream_t* s, uint32_t xferred_bytes) {
  if (s->ep_buf != NULL) {
 8004cfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d010      	beq.n	8004d26 <cdcd_xfer_cb+0xf6>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t)xferred_bytes);
 8004d04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d06:	f103 020c 	add.w	r2, r3, #12
 8004d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d0c:	689b      	ldr	r3, [r3, #8]
 8004d0e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004d10:	b289      	uxth	r1, r1
 8004d12:	633a      	str	r2, [r7, #48]	@ 0x30
 8004d14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d16:	460b      	mov	r3, r1
 8004d18:	857b      	strh	r3, [r7, #42]	@ 0x2a
// Write API
//--------------------------------------------------------------------+
uint16_t tu_fifo_write_n_access_mode(tu_fifo_t *f, const void *data, uint16_t n, tu_fifo_access_mode_t access_mode);
bool     tu_fifo_write(tu_fifo_t *f, const void *data);
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_write_n(tu_fifo_t *f, const void *data, uint16_t n) {
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 8004d1a:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d20:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004d22:	f000 fc32 	bl	800558a <tu_fifo_write_n_access_mode>
  }
}
 8004d26:	bf00      	nop
    tu_edpt_stream_read_xfer_complete(stream_rx, xferred_bytes);

    // Check for wanted char and invoke wanted callback
    if (((signed char)p_cdc->wanted_char) != -1) {
 8004d28:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d2a:	7adb      	ldrb	r3, [r3, #11]
 8004d2c:	2bff      	cmp	r3, #255	@ 0xff
 8004d2e:	d04a      	beq.n	8004dc6 <cdcd_xfer_cb+0x196>
      tu_fifo_buffer_info_t buf_info;
      tu_fifo_get_read_info(&stream_rx->ff, &buf_info);
 8004d30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d32:	330c      	adds	r3, #12
 8004d34:	f107 020c 	add.w	r2, r7, #12
 8004d38:	4611      	mov	r1, r2
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f000 fdf4 	bl	8005928 <tu_fifo_get_read_info>

      // find backward
      uint8_t *ptr;
      if (buf_info.wrapped.len > 0) {
 8004d40:	8abb      	ldrh	r3, [r7, #20]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d005      	beq.n	8004d52 <cdcd_xfer_cb+0x122>
        ptr = buf_info.wrapped.ptr + buf_info.wrapped.len - 1; // last byte of wrap buffer
 8004d46:	69ba      	ldr	r2, [r7, #24]
 8004d48:	8abb      	ldrh	r3, [r7, #20]
 8004d4a:	3b01      	subs	r3, #1
 8004d4c:	4413      	add	r3, r2
 8004d4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d50:	e00a      	b.n	8004d68 <cdcd_xfer_cb+0x138>
      } else if (buf_info.linear.len > 0) {
 8004d52:	89bb      	ldrh	r3, [r7, #12]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d005      	beq.n	8004d64 <cdcd_xfer_cb+0x134>
        ptr = buf_info.linear.ptr + buf_info.linear.len - 1;   // last byte of linear buffer
 8004d58:	693a      	ldr	r2, [r7, #16]
 8004d5a:	89bb      	ldrh	r3, [r7, #12]
 8004d5c:	3b01      	subs	r3, #1
 8004d5e:	4413      	add	r3, r2
 8004d60:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d62:	e001      	b.n	8004d68 <cdcd_xfer_cb+0x138>
      } else {
        ptr = NULL;                                      // no data
 8004d64:	2300      	movs	r3, #0
 8004d66:	65fb      	str	r3, [r7, #92]	@ 0x5c
      }

      if (ptr != NULL) {
 8004d68:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d02b      	beq.n	8004dc6 <cdcd_xfer_cb+0x196>
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 8004d6e:	2300      	movs	r3, #0
 8004d70:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004d72:	e022      	b.n	8004dba <cdcd_xfer_cb+0x18a>
          if (p_cdc->wanted_char == (char)*ptr) {
 8004d74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d76:	7ada      	ldrb	r2, [r3, #11]
 8004d78:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d7a:	781b      	ldrb	r3, [r3, #0]
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d108      	bne.n	8004d92 <cdcd_xfer_cb+0x162>
            tud_cdc_rx_wanted_cb(itf, p_cdc->wanted_char);
 8004d80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d82:	7ada      	ldrb	r2, [r3, #11]
 8004d84:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004d88:	4611      	mov	r1, r2
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f7ff fa8b 	bl	80042a6 <tud_cdc_rx_wanted_cb>
            break; // only invoke once per transfer, even if multiple wanted chars are present
 8004d90:	e019      	b.n	8004dc6 <cdcd_xfer_cb+0x196>
          }

          if (ptr == buf_info.wrapped.ptr) {
 8004d92:	69bb      	ldr	r3, [r7, #24]
 8004d94:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004d96:	429a      	cmp	r2, r3
 8004d98:	d105      	bne.n	8004da6 <cdcd_xfer_cb+0x176>
            ptr = buf_info.linear.ptr + buf_info.linear.len - 1; // last byte of linear buffer
 8004d9a:	693a      	ldr	r2, [r7, #16]
 8004d9c:	89bb      	ldrh	r3, [r7, #12]
 8004d9e:	3b01      	subs	r3, #1
 8004da0:	4413      	add	r3, r2
 8004da2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004da4:	e006      	b.n	8004db4 <cdcd_xfer_cb+0x184>
          } else if (ptr == buf_info.linear.ptr) {
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004daa:	429a      	cmp	r2, r3
 8004dac:	d00a      	beq.n	8004dc4 <cdcd_xfer_cb+0x194>
            break;                                         // reached the beginning
          } else {
            ptr--;
 8004dae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004db0:	3b01      	subs	r3, #1
 8004db2:	65fb      	str	r3, [r7, #92]	@ 0x5c
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 8004db4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004db6:	3301      	adds	r3, #1
 8004db8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004dba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	429a      	cmp	r2, r3
 8004dc0:	d3d8      	bcc.n	8004d74 <cdcd_xfer_cb+0x144>
 8004dc2:	e000      	b.n	8004dc6 <cdcd_xfer_cb+0x196>
            break;                                         // reached the beginning
 8004dc4:	bf00      	nop
 8004dc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004dc8:	627b      	str	r3, [r7, #36]	@ 0x24
  return tu_fifo_empty(&s->ff);
 8004dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dcc:	330c      	adds	r3, #12
 8004dce:	623b      	str	r3, [r7, #32]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_depth(const tu_fifo_t *f) {
  return f->depth;
}

TU_ATTR_ALWAYS_INLINE static inline bool tu_fifo_empty(const tu_fifo_t *f) {
  const uint16_t wr_idx = f->wr_idx;
 8004dd0:	6a3b      	ldr	r3, [r7, #32]
 8004dd2:	891b      	ldrh	r3, [r3, #8]
 8004dd4:	83fb      	strh	r3, [r7, #30]
  const uint16_t rd_idx = f->rd_idx;
 8004dd6:	6a3b      	ldr	r3, [r7, #32]
 8004dd8:	895b      	ldrh	r3, [r3, #10]
 8004dda:	83bb      	strh	r3, [r7, #28]
  return wr_idx == rd_idx;
 8004ddc:	8bfa      	ldrh	r2, [r7, #30]
 8004dde:	8bbb      	ldrh	r3, [r7, #28]
 8004de0:	429a      	cmp	r2, r3
 8004de2:	bf0c      	ite	eq
 8004de4:	2301      	moveq	r3, #1
 8004de6:	2300      	movne	r3, #0
 8004de8:	b2db      	uxtb	r3, r3
        }
      }
    }

    // invoke receive callback if there is still data
    if (!tu_edpt_stream_empty(stream_rx)) {
 8004dea:	f083 0301 	eor.w	r3, r3, #1
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d004      	beq.n	8004dfe <cdcd_xfer_cb+0x1ce>
      tud_cdc_rx_cb(itf);
 8004df4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f7ff fa49 	bl	8004290 <tud_cdc_rx_cb>
    }

    tu_edpt_stream_read_xfer(stream_rx); // prepare for more data
 8004dfe:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8004e00:	f005 fa42 	bl	800a288 <tu_edpt_stream_read_xfer>
  }

  // Data sent to host, we continue to fetch from tx fifo to send.
  // Note: This will cause incorrect baudrate set in line coding. Though maybe the baudrate is not really important !
  if (ep_addr == stream_tx->ep_addr) {
 8004e04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e06:	789b      	ldrb	r3, [r3, #2]
 8004e08:	79ba      	ldrb	r2, [r7, #6]
 8004e0a:	429a      	cmp	r2, r3
 8004e0c:	d10e      	bne.n	8004e2c <cdcd_xfer_cb+0x1fc>
    tud_cdc_tx_complete_cb(itf); // invoke callback to possibly refill tx fifo
 8004e0e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004e12:	4618      	mov	r0, r3
 8004e14:	f7ff fa55 	bl	80042c2 <tud_cdc_tx_complete_cb>

    if (0 == tu_edpt_stream_write_xfer(stream_tx)) {
 8004e18:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8004e1a:	f005 f921 	bl	800a060 <tu_edpt_stream_write_xfer>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d103      	bne.n	8004e2c <cdcd_xfer_cb+0x1fc>
      // If there is no data left, a ZLP should be sent if needed
      tu_edpt_stream_write_zlp_if_needed(stream_tx, xferred_bytes);
 8004e24:	6839      	ldr	r1, [r7, #0]
 8004e26:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8004e28:	f005 f8cc 	bl	8009fc4 <tu_edpt_stream_write_zlp_if_needed>
    }
  }

  // Sent notification to host
  if (ep_addr == p_cdc->ep_notify) {
 8004e2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e2e:	789b      	ldrb	r3, [r3, #2]
 8004e30:	79ba      	ldrb	r2, [r7, #6]
 8004e32:	429a      	cmp	r2, r3
 8004e34:	d104      	bne.n	8004e40 <cdcd_xfer_cb+0x210>
    tud_cdc_notify_complete_cb(itf);
 8004e36:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f7ff fa4c 	bl	80042d8 <tud_cdc_notify_complete_cb>
  }

  return true;
 8004e40:	2301      	movs	r3, #1
}
 8004e42:	4618      	mov	r0, r3
 8004e44:	3760      	adds	r7, #96	@ 0x60
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}
 8004e4a:	bf00      	nop
 8004e4c:	2000073c 	.word	0x2000073c
 8004e50:	e000edf0 	.word	0xe000edf0

08004e54 <tu_fifo_config>:
#endif

//--------------------------------------------------------------------+
// Setup API
//--------------------------------------------------------------------+
bool tu_fifo_config(tu_fifo_t *f, void *buffer, uint16_t depth, uint16_t item_size, bool overwritable) {
 8004e54:	b480      	push	{r7}
 8004e56:	b085      	sub	sp, #20
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	60f8      	str	r0, [r7, #12]
 8004e5c:	60b9      	str	r1, [r7, #8]
 8004e5e:	4611      	mov	r1, r2
 8004e60:	461a      	mov	r2, r3
 8004e62:	460b      	mov	r3, r1
 8004e64:	80fb      	strh	r3, [r7, #6]
 8004e66:	4613      	mov	r3, r2
 8004e68:	80bb      	strh	r3, [r7, #4]
  // Limit index space to 2*depth - this allows for a fast "modulo" calculation
  // but limits the maximum depth to 2^16/2 = 2^15 and buffer overflows are detectable
  // only if overflow happens once (important for unsupervised DMA applications)
  if (depth > 0x8000) {
 8004e6a:	88fb      	ldrh	r3, [r7, #6]
 8004e6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e70:	d901      	bls.n	8004e76 <tu_fifo_config+0x22>
    return false;
 8004e72:	2300      	movs	r3, #0
 8004e74:	e01b      	b.n	8004eae <tu_fifo_config+0x5a>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->buffer       = (uint8_t *)buffer;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	68ba      	ldr	r2, [r7, #8]
 8004e7a:	601a      	str	r2, [r3, #0]
  f->depth        = depth;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	88fa      	ldrh	r2, [r7, #6]
 8004e80:	809a      	strh	r2, [r3, #4]
  f->item_size    = (uint16_t)(item_size & 0x7FFFu);
 8004e82:	88bb      	ldrh	r3, [r7, #4]
 8004e84:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004e88:	b299      	uxth	r1, r3
 8004e8a:	68fa      	ldr	r2, [r7, #12]
 8004e8c:	88d3      	ldrh	r3, [r2, #6]
 8004e8e:	f361 030e 	bfi	r3, r1, #0, #15
 8004e92:	80d3      	strh	r3, [r2, #6]
  f->overwritable = overwritable;
 8004e94:	68fa      	ldr	r2, [r7, #12]
 8004e96:	79d3      	ldrb	r3, [r2, #7]
 8004e98:	7e39      	ldrb	r1, [r7, #24]
 8004e9a:	f361 13c7 	bfi	r3, r1, #7, #1
 8004e9e:	71d3      	strb	r3, [r2, #7]
  f->rd_idx       = 0u;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	815a      	strh	r2, [r3, #10]
  f->wr_idx       = 0u;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 8004eac:	2301      	movs	r3, #1
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	3714      	adds	r7, #20
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb8:	4770      	bx	lr

08004eba <tu_fifo_clear>:

// clear fifo by resetting read and write indices
void tu_fifo_clear(tu_fifo_t *f) {
 8004eba:	b480      	push	{r7}
 8004ebc:	b083      	sub	sp, #12
 8004ebe:	af00      	add	r7, sp, #0
 8004ec0:	6078      	str	r0, [r7, #4]
  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->rd_idx = 0;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	815a      	strh	r2, [r3, #10]
  f->wr_idx = 0;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);
}
 8004ece:	bf00      	nop
 8004ed0:	370c      	adds	r7, #12
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr

08004eda <tu_fifo_set_overwritable>:

// Change the fifo overwritable mode
void tu_fifo_set_overwritable(tu_fifo_t *f, bool overwritable) {
 8004eda:	b480      	push	{r7}
 8004edc:	b083      	sub	sp, #12
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
 8004ee2:	460b      	mov	r3, r1
 8004ee4:	70fb      	strb	r3, [r7, #3]
  if (f->overwritable == overwritable) {
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	79db      	ldrb	r3, [r3, #7]
 8004eea:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004eee:	b2db      	uxtb	r3, r3
 8004ef0:	78fa      	ldrb	r2, [r7, #3]
 8004ef2:	429a      	cmp	r2, r3
 8004ef4:	d006      	beq.n	8004f04 <tu_fifo_set_overwritable+0x2a>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->overwritable = overwritable;
 8004ef6:	687a      	ldr	r2, [r7, #4]
 8004ef8:	79d3      	ldrb	r3, [r2, #7]
 8004efa:	78f9      	ldrb	r1, [r7, #3]
 8004efc:	f361 13c7 	bfi	r3, r1, #7, #1
 8004f00:	71d3      	strb	r3, [r2, #7]
 8004f02:	e000      	b.n	8004f06 <tu_fifo_set_overwritable+0x2c>
    return;
 8004f04:	bf00      	nop

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);
}
 8004f06:	370c      	adds	r7, #12
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0e:	4770      	bx	lr

08004f10 <ff_push_fixed_addr_rw32>:
// Pull & Push
// copy data to/from fifo without updating read/write pointers
//--------------------------------------------------------------------+
#ifdef CFG_TUSB_FIFO_ACCESS_FIXED_ADDR_RW32
// Copy to fifo from fixed address buffer (usually a rx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_push_fixed_addr_rw32(uint8_t *ff_buf, const volatile uint32_t *reg_rx, uint16_t len) {
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b08a      	sub	sp, #40	@ 0x28
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	60f8      	str	r0, [r7, #12]
 8004f18:	60b9      	str	r1, [r7, #8]
 8004f1a:	4613      	mov	r3, r2
 8004f1c:	80fb      	strh	r3, [r7, #6]
  // Reading full available 32 bit words from const app address
  uint16_t full_words = len >> 2;
 8004f1e:	88fb      	ldrh	r3, [r7, #6]
 8004f20:	089b      	lsrs	r3, r3, #2
 8004f22:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (full_words--) {
 8004f24:	e00d      	b.n	8004f42 <ff_push_fixed_addr_rw32+0x32>
    const uint32_t tmp32 = *reg_rx;
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	623b      	str	r3, [r7, #32]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	61fb      	str	r3, [r7, #28]
 8004f30:	6a3b      	ldr	r3, [r7, #32]
 8004f32:	61bb      	str	r3, [r7, #24]
  *((uint32_t *) mem) = value;
 8004f34:	69fb      	ldr	r3, [r7, #28]
 8004f36:	69ba      	ldr	r2, [r7, #24]
 8004f38:	601a      	str	r2, [r3, #0]
}
 8004f3a:	bf00      	nop
    tu_unaligned_write32(ff_buf, tmp32);
    ff_buf += 4;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	3304      	adds	r3, #4
 8004f40:	60fb      	str	r3, [r7, #12]
  while (full_words--) {
 8004f42:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004f44:	1e5a      	subs	r2, r3, #1
 8004f46:	84fa      	strh	r2, [r7, #38]	@ 0x26
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d1ec      	bne.n	8004f26 <ff_push_fixed_addr_rw32+0x16>
  }

  // Read the remaining 1-3 bytes from const app address
  const uint8_t bytes_rem = len & 0x03;
 8004f4c:	88fb      	ldrh	r3, [r7, #6]
 8004f4e:	b2db      	uxtb	r3, r3
 8004f50:	f003 0303 	and.w	r3, r3, #3
 8004f54:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (bytes_rem) {
 8004f58:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d00a      	beq.n	8004f76 <ff_push_fixed_addr_rw32+0x66>
    const uint32_t tmp32 = *reg_rx;
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	617b      	str	r3, [r7, #20]
    memcpy(ff_buf, &tmp32, bytes_rem);
 8004f66:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8004f6a:	f107 0314 	add.w	r3, r7, #20
 8004f6e:	4619      	mov	r1, r3
 8004f70:	68f8      	ldr	r0, [r7, #12]
 8004f72:	f005 fab7 	bl	800a4e4 <memcpy>
  }
}
 8004f76:	bf00      	nop
 8004f78:	3728      	adds	r7, #40	@ 0x28
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}

08004f7e <ff_pull_fixed_addr_rw32>:

// Copy from fifo to fixed address buffer (usually a tx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_pull_fixed_addr_rw32(volatile uint32_t *reg_tx, const uint8_t *ff_buf, uint16_t len) {
 8004f7e:	b580      	push	{r7, lr}
 8004f80:	b088      	sub	sp, #32
 8004f82:	af00      	add	r7, sp, #0
 8004f84:	60f8      	str	r0, [r7, #12]
 8004f86:	60b9      	str	r1, [r7, #8]
 8004f88:	4613      	mov	r3, r2
 8004f8a:	80fb      	strh	r3, [r7, #6]
  // Write full available 32 bit words to const address
  uint16_t full_words = len >> 2u;
 8004f8c:	88fb      	ldrh	r3, [r7, #6]
 8004f8e:	089b      	lsrs	r3, r3, #2
 8004f90:	83fb      	strh	r3, [r7, #30]
  while (full_words--) {
 8004f92:	e008      	b.n	8004fa6 <ff_pull_fixed_addr_rw32+0x28>
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	61bb      	str	r3, [r7, #24]
  return *((uint32_t const *) mem);
 8004f98:	69bb      	ldr	r3, [r7, #24]
 8004f9a:	681a      	ldr	r2, [r3, #0]
    *reg_tx = tu_unaligned_read32(ff_buf);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	601a      	str	r2, [r3, #0]
    ff_buf += 4u;
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	3304      	adds	r3, #4
 8004fa4:	60bb      	str	r3, [r7, #8]
  while (full_words--) {
 8004fa6:	8bfb      	ldrh	r3, [r7, #30]
 8004fa8:	1e5a      	subs	r2, r3, #1
 8004faa:	83fa      	strh	r2, [r7, #30]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d1f1      	bne.n	8004f94 <ff_pull_fixed_addr_rw32+0x16>
  }

  // Write the remaining 1-3 bytes
  const uint8_t bytes_rem = len & 0x03;
 8004fb0:	88fb      	ldrh	r3, [r7, #6]
 8004fb2:	b2db      	uxtb	r3, r3
 8004fb4:	f003 0303 	and.w	r3, r3, #3
 8004fb8:	777b      	strb	r3, [r7, #29]
  if (bytes_rem) {
 8004fba:	7f7b      	ldrb	r3, [r7, #29]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d00b      	beq.n	8004fd8 <ff_pull_fixed_addr_rw32+0x5a>
    uint32_t tmp32 = 0u;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	617b      	str	r3, [r7, #20]
    memcpy(&tmp32, ff_buf, bytes_rem);
 8004fc4:	7f7a      	ldrb	r2, [r7, #29]
 8004fc6:	f107 0314 	add.w	r3, r7, #20
 8004fca:	68b9      	ldr	r1, [r7, #8]
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f005 fa89 	bl	800a4e4 <memcpy>
    *reg_tx = tmp32;
 8004fd2:	697a      	ldr	r2, [r7, #20]
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	601a      	str	r2, [r3, #0]
  }
}
 8004fd8:	bf00      	nop
 8004fda:	3720      	adds	r7, #32
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bd80      	pop	{r7, pc}

08004fe0 <ff_push_n>:
#endif

// send n items to fifo WITHOUT updating write pointer
static void ff_push_n(const tu_fifo_t *f, const void *app_buf, uint16_t n, uint16_t wr_ptr,
                      tu_fifo_access_mode_t copy_mode) {
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b092      	sub	sp, #72	@ 0x48
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	4611      	mov	r1, r2
 8004fec:	461a      	mov	r2, r3
 8004fee:	460b      	mov	r3, r1
 8004ff0:	80fb      	strh	r3, [r7, #6]
 8004ff2:	4613      	mov	r3, r2
 8004ff4:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - wr_ptr;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	889a      	ldrh	r2, [r3, #4]
 8004ffa:	88bb      	ldrh	r3, [r7, #4]
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count;
 8005000:	88fa      	ldrh	r2, [r7, #6]
 8005002:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005004:	1ad3      	subs	r3, r2, r3
 8005006:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	88db      	ldrh	r3, [r3, #6]
 800500c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005010:	b29b      	uxth	r3, r3
 8005012:	461a      	mov	r2, r3
 8005014:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005016:	fb13 f302 	smulbb	r3, r3, r2
 800501a:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	88db      	ldrh	r3, [r3, #6]
 8005020:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005024:	b29b      	uxth	r3, r3
 8005026:	461a      	mov	r2, r3
 8005028:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800502a:	fb13 f302 	smulbb	r3, r3, r2
 800502e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  uint8_t *ff_buf = f->buffer + (wr_ptr * f->item_size);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	88ba      	ldrh	r2, [r7, #4]
 8005038:	68f9      	ldr	r1, [r7, #12]
 800503a:	88c9      	ldrh	r1, [r1, #6]
 800503c:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8005040:	b289      	uxth	r1, r1
 8005042:	fb01 f202 	mul.w	r2, r1, r2
 8005046:	4413      	add	r3, r2
 8005048:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 800504a:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800504e:	2b00      	cmp	r3, #0
 8005050:	d002      	beq.n	8005058 <ff_push_n+0x78>
 8005052:	2b01      	cmp	r3, #1
 8005054:	d023      	beq.n	800509e <ff_push_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 8005056:	e0ba      	b.n	80051ce <ff_push_n+0x1ee>
      if (n <= lin_count) {
 8005058:	88fa      	ldrh	r2, [r7, #6]
 800505a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800505c:	429a      	cmp	r2, r3
 800505e:	d80d      	bhi.n	800507c <ff_push_n+0x9c>
        memcpy(ff_buf, app_buf, n * f->item_size);
 8005060:	88fb      	ldrh	r3, [r7, #6]
 8005062:	68fa      	ldr	r2, [r7, #12]
 8005064:	88d2      	ldrh	r2, [r2, #6]
 8005066:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800506a:	b292      	uxth	r2, r2
 800506c:	fb02 f303 	mul.w	r3, r2, r3
 8005070:	461a      	mov	r2, r3
 8005072:	68b9      	ldr	r1, [r7, #8]
 8005074:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8005076:	f005 fa35 	bl	800a4e4 <memcpy>
      break;
 800507a:	e0a8      	b.n	80051ce <ff_push_n+0x1ee>
        memcpy(ff_buf, app_buf, lin_bytes);                                    // linear part
 800507c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800507e:	461a      	mov	r2, r3
 8005080:	68b9      	ldr	r1, [r7, #8]
 8005082:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8005084:	f005 fa2e 	bl	800a4e4 <memcpy>
        memcpy(f->buffer, ((const uint8_t *)app_buf) + lin_bytes, wrap_bytes); // wrapped part
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	6818      	ldr	r0, [r3, #0]
 800508c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800508e:	68ba      	ldr	r2, [r7, #8]
 8005090:	4413      	add	r3, r2
 8005092:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8005096:	4619      	mov	r1, r3
 8005098:	f005 fa24 	bl	800a4e4 <memcpy>
      break;
 800509c:	e097      	b.n	80051ce <ff_push_n+0x1ee>
      const volatile uint32_t *reg_rx = (volatile const uint32_t *)app_buf;
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 80050a2:	88fa      	ldrh	r2, [r7, #6]
 80050a4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80050a6:	429a      	cmp	r2, r3
 80050a8:	d80f      	bhi.n	80050ca <ff_push_n+0xea>
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, n * f->item_size);
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	88db      	ldrh	r3, [r3, #6]
 80050ae:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80050b2:	b29b      	uxth	r3, r3
 80050b4:	461a      	mov	r2, r3
 80050b6:	88fb      	ldrh	r3, [r7, #6]
 80050b8:	fb13 f302 	smulbb	r3, r3, r2
 80050bc:	b29b      	uxth	r3, r3
 80050be:	461a      	mov	r2, r3
 80050c0:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80050c2:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80050c4:	f7ff ff24 	bl	8004f10 <ff_push_fixed_addr_rw32>
      break;
 80050c8:	e080      	b.n	80051cc <ff_push_n+0x1ec>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 80050ca:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80050cc:	f023 0303 	bic.w	r3, r3, #3
 80050d0:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, lin_4n_bytes);
 80050d2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80050d4:	461a      	mov	r2, r3
 80050d6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80050d8:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80050da:	f7ff ff19 	bl	8004f10 <ff_push_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 80050de:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80050e0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80050e2:	4413      	add	r3, r2
 80050e4:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 80050e6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	f003 0303 	and.w	r3, r3, #3
 80050ee:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 80050f2:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d05a      	beq.n	80051b0 <ff_push_n+0x1d0>
          const uint8_t  remrem = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 80050fa:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80050fe:	b29b      	uxth	r3, r3
 8005100:	f1c3 0304 	rsb	r3, r3, #4
 8005104:	b29a      	uxth	r2, r3
 8005106:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800510a:	82fb      	strh	r3, [r7, #22]
 800510c:	4613      	mov	r3, r2
 800510e:	82bb      	strh	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8005110:	8afa      	ldrh	r2, [r7, #22]
 8005112:	8abb      	ldrh	r3, [r7, #20]
 8005114:	4293      	cmp	r3, r2
 8005116:	bf28      	it	cs
 8005118:	4613      	movcs	r3, r2
 800511a:	b29b      	uxth	r3, r3
 800511c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t tmp32  = *reg_rx;
 8005120:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	62fb      	str	r3, [r7, #44]	@ 0x2c
          tu_scatter_write32(tmp32, ff_buf, rem, f->buffer, remrem);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800512c:	62ba      	str	r2, [r7, #40]	@ 0x28
 800512e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005130:	627a      	str	r2, [r7, #36]	@ 0x24
 8005132:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8005136:	f887 2023 	strb.w	r2, [r7, #35]	@ 0x23
 800513a:	61fb      	str	r3, [r7, #28]
 800513c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005140:	76fb      	strb	r3, [r7, #27]
  for (uint8_t i = 0; i < len1; ++i) {
 8005142:	2300      	movs	r3, #0
 8005144:	76bb      	strb	r3, [r7, #26]
 8005146:	e00b      	b.n	8005160 <ff_push_n+0x180>
    buf1[i] = (uint8_t)(value & 0xFF);
 8005148:	7ebb      	ldrb	r3, [r7, #26]
 800514a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800514c:	4413      	add	r3, r2
 800514e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005150:	b2d2      	uxtb	r2, r2
 8005152:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 8005154:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005156:	0a1b      	lsrs	r3, r3, #8
 8005158:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len1; ++i) {
 800515a:	7ebb      	ldrb	r3, [r7, #26]
 800515c:	3301      	adds	r3, #1
 800515e:	76bb      	strb	r3, [r7, #26]
 8005160:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8005164:	7ebb      	ldrb	r3, [r7, #26]
 8005166:	429a      	cmp	r2, r3
 8005168:	d8ee      	bhi.n	8005148 <ff_push_n+0x168>
  for (uint8_t i = 0; i < len2; ++i) {
 800516a:	2300      	movs	r3, #0
 800516c:	767b      	strb	r3, [r7, #25]
 800516e:	e00b      	b.n	8005188 <ff_push_n+0x1a8>
    buf2[i] = (uint8_t)(value & 0xFF);
 8005170:	7e7b      	ldrb	r3, [r7, #25]
 8005172:	69fa      	ldr	r2, [r7, #28]
 8005174:	4413      	add	r3, r2
 8005176:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005178:	b2d2      	uxtb	r2, r2
 800517a:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 800517c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800517e:	0a1b      	lsrs	r3, r3, #8
 8005180:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len2; ++i) {
 8005182:	7e7b      	ldrb	r3, [r7, #25]
 8005184:	3301      	adds	r3, #1
 8005186:	767b      	strb	r3, [r7, #25]
 8005188:	7efa      	ldrb	r2, [r7, #27]
 800518a:	7e7b      	ldrb	r3, [r7, #25]
 800518c:	429a      	cmp	r2, r3
 800518e:	d8ef      	bhi.n	8005170 <ff_push_n+0x190>
}
 8005190:	bf00      	nop
          wrap_bytes -= remrem;
 8005192:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005196:	b29b      	uxth	r3, r3
 8005198:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80051aa:	4413      	add	r3, r2
 80051ac:	643b      	str	r3, [r7, #64]	@ 0x40
 80051ae:	e002      	b.n	80051b6 <ff_push_n+0x1d6>
          ff_buf = f->buffer; // wrap around to beginning
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 80051b6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d006      	beq.n	80051cc <ff_push_n+0x1ec>
          ff_push_fixed_addr_rw32(ff_buf, reg_rx, wrap_bytes);
 80051be:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80051c2:	461a      	mov	r2, r3
 80051c4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80051c6:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80051c8:	f7ff fea2 	bl	8004f10 <ff_push_fixed_addr_rw32>
      break;
 80051cc:	bf00      	nop
  }
}
 80051ce:	bf00      	nop
 80051d0:	3748      	adds	r7, #72	@ 0x48
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}

080051d6 <ff_pull_n>:

// get n items from fifo WITHOUT updating read pointer
static void ff_pull_n(const tu_fifo_t *f, void *app_buf, uint16_t n, uint16_t rd_ptr, tu_fifo_access_mode_t copy_mode) {
 80051d6:	b580      	push	{r7, lr}
 80051d8:	b092      	sub	sp, #72	@ 0x48
 80051da:	af00      	add	r7, sp, #0
 80051dc:	60f8      	str	r0, [r7, #12]
 80051de:	60b9      	str	r1, [r7, #8]
 80051e0:	4611      	mov	r1, r2
 80051e2:	461a      	mov	r2, r3
 80051e4:	460b      	mov	r3, r1
 80051e6:	80fb      	strh	r3, [r7, #6]
 80051e8:	4613      	mov	r3, r2
 80051ea:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - rd_ptr;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	889a      	ldrh	r2, [r3, #4]
 80051f0:	88bb      	ldrh	r3, [r7, #4]
 80051f2:	1ad3      	subs	r3, r2, r3
 80051f4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count; // only used if wrapped
 80051f6:	88fa      	ldrh	r2, [r7, #6]
 80051f8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	88db      	ldrh	r3, [r3, #6]
 8005202:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005206:	b29b      	uxth	r3, r3
 8005208:	461a      	mov	r2, r3
 800520a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800520c:	fb13 f302 	smulbb	r3, r3, r2
 8005210:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	88db      	ldrh	r3, [r3, #6]
 8005216:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800521a:	b29b      	uxth	r3, r3
 800521c:	461a      	mov	r2, r3
 800521e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8005220:	fb13 f302 	smulbb	r3, r3, r2
 8005224:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  const uint8_t *ff_buf = f->buffer + (rd_ptr * f->item_size);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	88ba      	ldrh	r2, [r7, #4]
 800522e:	68f9      	ldr	r1, [r7, #12]
 8005230:	88c9      	ldrh	r1, [r1, #6]
 8005232:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8005236:	b289      	uxth	r1, r1
 8005238:	fb01 f202 	mul.w	r2, r1, r2
 800523c:	4413      	add	r3, r2
 800523e:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 8005240:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8005244:	2b00      	cmp	r3, #0
 8005246:	d002      	beq.n	800524e <ff_pull_n+0x78>
 8005248:	2b01      	cmp	r3, #1
 800524a:	d023      	beq.n	8005294 <ff_pull_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 800524c:	e0c7      	b.n	80053de <ff_pull_n+0x208>
      if (n <= lin_count) {
 800524e:	88fa      	ldrh	r2, [r7, #6]
 8005250:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005252:	429a      	cmp	r2, r3
 8005254:	d80d      	bhi.n	8005272 <ff_pull_n+0x9c>
        memcpy(app_buf, ff_buf, n * f->item_size);
 8005256:	88fb      	ldrh	r3, [r7, #6]
 8005258:	68fa      	ldr	r2, [r7, #12]
 800525a:	88d2      	ldrh	r2, [r2, #6]
 800525c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8005260:	b292      	uxth	r2, r2
 8005262:	fb02 f303 	mul.w	r3, r2, r3
 8005266:	461a      	mov	r2, r3
 8005268:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800526a:	68b8      	ldr	r0, [r7, #8]
 800526c:	f005 f93a 	bl	800a4e4 <memcpy>
      break;
 8005270:	e0b5      	b.n	80053de <ff_pull_n+0x208>
        memcpy(app_buf, ff_buf, lin_bytes);                            // linear part
 8005272:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005274:	461a      	mov	r2, r3
 8005276:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005278:	68b8      	ldr	r0, [r7, #8]
 800527a:	f005 f933 	bl	800a4e4 <memcpy>
        memcpy((uint8_t *)app_buf + lin_bytes, f->buffer, wrap_bytes); // wrapped part
 800527e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005280:	68ba      	ldr	r2, [r7, #8]
 8005282:	18d0      	adds	r0, r2, r3
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800528c:	4619      	mov	r1, r3
 800528e:	f005 f929 	bl	800a4e4 <memcpy>
      break;
 8005292:	e0a4      	b.n	80053de <ff_pull_n+0x208>
      volatile uint32_t *reg_tx = (volatile uint32_t *)app_buf;
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 8005298:	88fa      	ldrh	r2, [r7, #6]
 800529a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800529c:	429a      	cmp	r2, r3
 800529e:	d80f      	bhi.n	80052c0 <ff_pull_n+0xea>
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, n * f->item_size);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	88db      	ldrh	r3, [r3, #6]
 80052a4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80052a8:	b29b      	uxth	r3, r3
 80052aa:	461a      	mov	r2, r3
 80052ac:	88fb      	ldrh	r3, [r7, #6]
 80052ae:	fb13 f302 	smulbb	r3, r3, r2
 80052b2:	b29b      	uxth	r3, r3
 80052b4:	461a      	mov	r2, r3
 80052b6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80052b8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80052ba:	f7ff fe60 	bl	8004f7e <ff_pull_fixed_addr_rw32>
      break;
 80052be:	e08d      	b.n	80053dc <ff_pull_n+0x206>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 80052c0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80052c2:	f023 0303 	bic.w	r3, r3, #3
 80052c6:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, lin_4n_bytes);
 80052c8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80052ca:	461a      	mov	r2, r3
 80052cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80052ce:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80052d0:	f7ff fe55 	bl	8004f7e <ff_pull_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 80052d4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80052d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80052d8:	4413      	add	r3, r2
 80052da:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 80052dc:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80052de:	b2db      	uxtb	r3, r3
 80052e0:	f003 0303 	and.w	r3, r3, #3
 80052e4:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 80052e8:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d067      	beq.n	80053c0 <ff_pull_n+0x1ea>
          const uint8_t  remrem    = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 80052f0:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80052f4:	b29b      	uxth	r3, r3
 80052f6:	f1c3 0304 	rsb	r3, r3, #4
 80052fa:	b29a      	uxth	r2, r3
 80052fc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005300:	827b      	strh	r3, [r7, #18]
 8005302:	4613      	mov	r3, r2
 8005304:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8005306:	8a7a      	ldrh	r2, [r7, #18]
 8005308:	8a3b      	ldrh	r3, [r7, #16]
 800530a:	4293      	cmp	r3, r2
 800530c:	bf28      	it	cs
 800530e:	4613      	movcs	r3, r2
 8005310:	b29b      	uxth	r3, r3
 8005312:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t scatter32 = tu_scatter_read32(ff_buf, rem, f->buffer, remrem);
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800531c:	62ba      	str	r2, [r7, #40]	@ 0x28
 800531e:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8005322:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 8005326:	623b      	str	r3, [r7, #32]
 8005328:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800532c:	77fb      	strb	r3, [r7, #31]
  uint32_t result = 0;
 800532e:	2300      	movs	r3, #0
 8005330:	61bb      	str	r3, [r7, #24]
  uint8_t  shift  = 0;
 8005332:	2300      	movs	r3, #0
 8005334:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 8005336:	2300      	movs	r3, #0
 8005338:	75bb      	strb	r3, [r7, #22]
 800533a:	e010      	b.n	800535e <ff_pull_n+0x188>
    result |= ((uint32_t)buf1[i]) << shift;
 800533c:	7dbb      	ldrb	r3, [r7, #22]
 800533e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005340:	4413      	add	r3, r2
 8005342:	781b      	ldrb	r3, [r3, #0]
 8005344:	461a      	mov	r2, r3
 8005346:	7dfb      	ldrb	r3, [r7, #23]
 8005348:	fa02 f303 	lsl.w	r3, r2, r3
 800534c:	69ba      	ldr	r2, [r7, #24]
 800534e:	4313      	orrs	r3, r2
 8005350:	61bb      	str	r3, [r7, #24]
    shift += 8;
 8005352:	7dfb      	ldrb	r3, [r7, #23]
 8005354:	3308      	adds	r3, #8
 8005356:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 8005358:	7dbb      	ldrb	r3, [r7, #22]
 800535a:	3301      	adds	r3, #1
 800535c:	75bb      	strb	r3, [r7, #22]
 800535e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8005362:	7dbb      	ldrb	r3, [r7, #22]
 8005364:	429a      	cmp	r2, r3
 8005366:	d8e9      	bhi.n	800533c <ff_pull_n+0x166>
  for (uint8_t i = 0; i < len2; ++i) {
 8005368:	2300      	movs	r3, #0
 800536a:	757b      	strb	r3, [r7, #21]
 800536c:	e010      	b.n	8005390 <ff_pull_n+0x1ba>
    result |= ((uint32_t)buf2[i]) << shift;
 800536e:	7d7b      	ldrb	r3, [r7, #21]
 8005370:	6a3a      	ldr	r2, [r7, #32]
 8005372:	4413      	add	r3, r2
 8005374:	781b      	ldrb	r3, [r3, #0]
 8005376:	461a      	mov	r2, r3
 8005378:	7dfb      	ldrb	r3, [r7, #23]
 800537a:	fa02 f303 	lsl.w	r3, r2, r3
 800537e:	69ba      	ldr	r2, [r7, #24]
 8005380:	4313      	orrs	r3, r2
 8005382:	61bb      	str	r3, [r7, #24]
    shift += 8;
 8005384:	7dfb      	ldrb	r3, [r7, #23]
 8005386:	3308      	adds	r3, #8
 8005388:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len2; ++i) {
 800538a:	7d7b      	ldrb	r3, [r7, #21]
 800538c:	3301      	adds	r3, #1
 800538e:	757b      	strb	r3, [r7, #21]
 8005390:	7ffa      	ldrb	r2, [r7, #31]
 8005392:	7d7b      	ldrb	r3, [r7, #21]
 8005394:	429a      	cmp	r2, r3
 8005396:	d8ea      	bhi.n	800536e <ff_pull_n+0x198>
  return result;
 8005398:	69bb      	ldr	r3, [r7, #24]
 800539a:	62fb      	str	r3, [r7, #44]	@ 0x2c
          *reg_tx = scatter32;
 800539c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800539e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053a0:	601a      	str	r2, [r3, #0]
          wrap_bytes -= remrem;
 80053a2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80053ac:	1ad3      	subs	r3, r2, r3
 80053ae:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80053ba:	4413      	add	r3, r2
 80053bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80053be:	e002      	b.n	80053c6 <ff_pull_n+0x1f0>
          ff_buf = f->buffer;          // wrap around to beginning
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 80053c6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d006      	beq.n	80053dc <ff_pull_n+0x206>
          ff_pull_fixed_addr_rw32(reg_tx, ff_buf, wrap_bytes);
 80053ce:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80053d2:	461a      	mov	r2, r3
 80053d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80053d6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80053d8:	f7ff fdd1 	bl	8004f7e <ff_pull_fixed_addr_rw32>
      break;
 80053dc:	bf00      	nop
  }
}
 80053de:	bf00      	nop
 80053e0:	3748      	adds	r7, #72	@ 0x48
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}

080053e6 <advance_index>:
// Index Helper
//--------------------------------------------------------------------+

// Advance an absolute index
// "absolute" index is only in the range of [0..2*depth)
static uint16_t advance_index(uint16_t depth, uint16_t idx, uint16_t offset) {
 80053e6:	b480      	push	{r7}
 80053e8:	b085      	sub	sp, #20
 80053ea:	af00      	add	r7, sp, #0
 80053ec:	4603      	mov	r3, r0
 80053ee:	80fb      	strh	r3, [r7, #6]
 80053f0:	460b      	mov	r3, r1
 80053f2:	80bb      	strh	r3, [r7, #4]
 80053f4:	4613      	mov	r3, r2
 80053f6:	807b      	strh	r3, [r7, #2]
  // We limit the index space of p such that a correct wrap around happens
  // Check for a wrap around or if we are in unused index space - This has to be checked first!!
  // We are exploiting the wrap around to the correct index
  uint16_t new_idx = (uint16_t)(idx + offset);
 80053f8:	88ba      	ldrh	r2, [r7, #4]
 80053fa:	887b      	ldrh	r3, [r7, #2]
 80053fc:	4413      	add	r3, r2
 80053fe:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8005400:	88ba      	ldrh	r2, [r7, #4]
 8005402:	89fb      	ldrh	r3, [r7, #14]
 8005404:	429a      	cmp	r2, r3
 8005406:	d804      	bhi.n	8005412 <advance_index+0x2c>
 8005408:	89fa      	ldrh	r2, [r7, #14]
 800540a:	88fb      	ldrh	r3, [r7, #6]
 800540c:	005b      	lsls	r3, r3, #1
 800540e:	429a      	cmp	r2, r3
 8005410:	db08      	blt.n	8005424 <advance_index+0x3e>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8005412:	88fb      	ldrh	r3, [r7, #6]
 8005414:	005b      	lsls	r3, r3, #1
 8005416:	b29b      	uxth	r3, r3
 8005418:	425b      	negs	r3, r3
 800541a:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800541c:	89fa      	ldrh	r2, [r7, #14]
 800541e:	89bb      	ldrh	r3, [r7, #12]
 8005420:	4413      	add	r3, r2
 8005422:	81fb      	strh	r3, [r7, #14]
  }

  return new_idx;
 8005424:	89fb      	ldrh	r3, [r7, #14]
}
 8005426:	4618      	mov	r0, r3
 8005428:	3714      	adds	r7, #20
 800542a:	46bd      	mov	sp, r7
 800542c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005430:	4770      	bx	lr

08005432 <correct_read_index>:
  return idx;
}

// Works on local copies of w
// When an overwritable fifo is overflowed, rd_idx will be re-index so that it forms a full fifo
static uint16_t correct_read_index(tu_fifo_t *f, uint16_t wr_idx) {
 8005432:	b480      	push	{r7}
 8005434:	b085      	sub	sp, #20
 8005436:	af00      	add	r7, sp, #0
 8005438:	6078      	str	r0, [r7, #4]
 800543a:	460b      	mov	r3, r1
 800543c:	807b      	strh	r3, [r7, #2]
  uint16_t rd_idx;
  if (wr_idx >= f->depth) {
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	889b      	ldrh	r3, [r3, #4]
 8005442:	887a      	ldrh	r2, [r7, #2]
 8005444:	429a      	cmp	r2, r3
 8005446:	d305      	bcc.n	8005454 <correct_read_index+0x22>
    rd_idx = wr_idx - f->depth;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	889b      	ldrh	r3, [r3, #4]
 800544c:	887a      	ldrh	r2, [r7, #2]
 800544e:	1ad3      	subs	r3, r2, r3
 8005450:	81fb      	strh	r3, [r7, #14]
 8005452:	e004      	b.n	800545e <correct_read_index+0x2c>
  } else {
    rd_idx = wr_idx + f->depth;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	889a      	ldrh	r2, [r3, #4]
 8005458:	887b      	ldrh	r3, [r7, #2]
 800545a:	4413      	add	r3, r2
 800545c:	81fb      	strh	r3, [r7, #14]
  }

  f->rd_idx = rd_idx;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	89fa      	ldrh	r2, [r7, #14]
 8005462:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 8005464:	89fb      	ldrh	r3, [r7, #14]
}
 8005466:	4618      	mov	r0, r3
 8005468:	3714      	adds	r7, #20
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr

08005472 <tu_fifo_peek_n_access_mode>:
//--------------------------------------------------------------------+

// Works on local copies of w and r
// Must be protected by read mutex since in case of an overflow read pointer gets modified
uint16_t tu_fifo_peek_n_access_mode(tu_fifo_t *f, void *p_buffer, uint16_t n, uint16_t wr_idx, uint16_t rd_idx,
                                    tu_fifo_access_mode_t access_mode) {
 8005472:	b580      	push	{r7, lr}
 8005474:	b08c      	sub	sp, #48	@ 0x30
 8005476:	af02      	add	r7, sp, #8
 8005478:	60f8      	str	r0, [r7, #12]
 800547a:	60b9      	str	r1, [r7, #8]
 800547c:	4611      	mov	r1, r2
 800547e:	461a      	mov	r2, r3
 8005480:	460b      	mov	r3, r1
 8005482:	80fb      	strh	r3, [r7, #6]
 8005484:	4613      	mov	r3, r2
 8005486:	80bb      	strh	r3, [r7, #4]
  uint16_t count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	889b      	ldrh	r3, [r3, #4]
 800548c:	847b      	strh	r3, [r7, #34]	@ 0x22
 800548e:	88bb      	ldrh	r3, [r7, #4]
 8005490:	843b      	strh	r3, [r7, #32]
 8005492:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8005494:	83fb      	strh	r3, [r7, #30]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 8005496:	8c3a      	ldrh	r2, [r7, #32]
 8005498:	8bfb      	ldrh	r3, [r7, #30]
 800549a:	1ad3      	subs	r3, r2, r3
 800549c:	61bb      	str	r3, [r7, #24]
  if (diff >= 0) {
 800549e:	69bb      	ldr	r3, [r7, #24]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	db02      	blt.n	80054aa <tu_fifo_peek_n_access_mode+0x38>
    return (uint16_t)diff;
 80054a4:	69bb      	ldr	r3, [r7, #24]
 80054a6:	b29b      	uxth	r3, r3
 80054a8:	e006      	b.n	80054b8 <tu_fifo_peek_n_access_mode+0x46>
    return (uint16_t)(2 * depth + diff);
 80054aa:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80054ac:	005b      	lsls	r3, r3, #1
 80054ae:	b29a      	uxth	r2, r3
 80054b0:	69bb      	ldr	r3, [r7, #24]
 80054b2:	b29b      	uxth	r3, r3
 80054b4:	4413      	add	r3, r2
 80054b6:	b29b      	uxth	r3, r3
 80054b8:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (count == 0) {
 80054ba:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d101      	bne.n	80054c4 <tu_fifo_peek_n_access_mode+0x52>
    return 0; // nothing to peek
 80054c0:	2300      	movs	r3, #0
 80054c2:	e02f      	b.n	8005524 <tu_fifo_peek_n_access_mode+0xb2>
  }

  // Check overflow and correct if required
  if (count > f->depth) {
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	889b      	ldrh	r3, [r3, #4]
 80054c8:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80054ca:	429a      	cmp	r2, r3
 80054cc:	d909      	bls.n	80054e2 <tu_fifo_peek_n_access_mode+0x70>
    rd_idx = correct_read_index(f, wr_idx);
 80054ce:	88bb      	ldrh	r3, [r7, #4]
 80054d0:	4619      	mov	r1, r3
 80054d2:	68f8      	ldr	r0, [r7, #12]
 80054d4:	f7ff ffad 	bl	8005432 <correct_read_index>
 80054d8:	4603      	mov	r3, r0
 80054da:	863b      	strh	r3, [r7, #48]	@ 0x30
    count  = f->depth;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	889b      	ldrh	r3, [r3, #4]
 80054e0:	84fb      	strh	r3, [r7, #38]	@ 0x26
  }

  if (count < n) {
 80054e2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80054e4:	88fb      	ldrh	r3, [r7, #6]
 80054e6:	429a      	cmp	r2, r3
 80054e8:	d201      	bcs.n	80054ee <tu_fifo_peek_n_access_mode+0x7c>
    n = count; // limit to available count
 80054ea:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80054ec:	80fb      	strh	r3, [r7, #6]
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	889b      	ldrh	r3, [r3, #4]
 80054f2:	82fb      	strh	r3, [r7, #22]
 80054f4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80054f6:	82bb      	strh	r3, [r7, #20]
  while (idx >= depth) {
 80054f8:	e003      	b.n	8005502 <tu_fifo_peek_n_access_mode+0x90>
    idx -= depth;
 80054fa:	8aba      	ldrh	r2, [r7, #20]
 80054fc:	8afb      	ldrh	r3, [r7, #22]
 80054fe:	1ad3      	subs	r3, r2, r3
 8005500:	82bb      	strh	r3, [r7, #20]
  while (idx >= depth) {
 8005502:	8afa      	ldrh	r2, [r7, #22]
 8005504:	8abb      	ldrh	r3, [r7, #20]
 8005506:	429a      	cmp	r2, r3
 8005508:	d9f7      	bls.n	80054fa <tu_fifo_peek_n_access_mode+0x88>
  return idx;
 800550a:	8abb      	ldrh	r3, [r7, #20]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800550c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  ff_pull_n(f, p_buffer, n, rd_ptr, access_mode);
 800550e:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8005510:	88fa      	ldrh	r2, [r7, #6]
 8005512:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8005516:	9300      	str	r3, [sp, #0]
 8005518:	460b      	mov	r3, r1
 800551a:	68b9      	ldr	r1, [r7, #8]
 800551c:	68f8      	ldr	r0, [r7, #12]
 800551e:	f7ff fe5a 	bl	80051d6 <ff_pull_n>

  return n;
 8005522:	88fb      	ldrh	r3, [r7, #6]
}
 8005524:	4618      	mov	r0, r3
 8005526:	3728      	adds	r7, #40	@ 0x28
 8005528:	46bd      	mov	sp, r7
 800552a:	bd80      	pop	{r7, pc}

0800552c <tu_fifo_read_n_access_mode>:
  ff_unlock(f->mutex_rd);
  return ret;
}

// Read n items from fifo with access mode
uint16_t tu_fifo_read_n_access_mode(tu_fifo_t *f, void *buffer, uint16_t n, tu_fifo_access_mode_t access_mode) {
 800552c:	b580      	push	{r7, lr}
 800552e:	b086      	sub	sp, #24
 8005530:	af02      	add	r7, sp, #8
 8005532:	60f8      	str	r0, [r7, #12]
 8005534:	60b9      	str	r1, [r7, #8]
 8005536:	4611      	mov	r1, r2
 8005538:	461a      	mov	r2, r3
 800553a:	460b      	mov	r3, r1
 800553c:	80fb      	strh	r3, [r7, #6]
 800553e:	4613      	mov	r3, r2
 8005540:	717b      	strb	r3, [r7, #5]
  ff_lock(f->mutex_rd);

  // Peek the data: f->rd_idx might get modified in case of an overflow so we can not use a local variable
  n         = tu_fifo_peek_n_access_mode(f, buffer, n, f->wr_idx, f->rd_idx, access_mode);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	891b      	ldrh	r3, [r3, #8]
 8005546:	b298      	uxth	r0, r3
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	895b      	ldrh	r3, [r3, #10]
 800554c:	b29b      	uxth	r3, r3
 800554e:	88f9      	ldrh	r1, [r7, #6]
 8005550:	797a      	ldrb	r2, [r7, #5]
 8005552:	9201      	str	r2, [sp, #4]
 8005554:	9300      	str	r3, [sp, #0]
 8005556:	4603      	mov	r3, r0
 8005558:	460a      	mov	r2, r1
 800555a:	68b9      	ldr	r1, [r7, #8]
 800555c:	68f8      	ldr	r0, [r7, #12]
 800555e:	f7ff ff88 	bl	8005472 <tu_fifo_peek_n_access_mode>
 8005562:	4603      	mov	r3, r0
 8005564:	80fb      	strh	r3, [r7, #6]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	8898      	ldrh	r0, [r3, #4]
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	895b      	ldrh	r3, [r3, #10]
 800556e:	b29b      	uxth	r3, r3
 8005570:	88fa      	ldrh	r2, [r7, #6]
 8005572:	4619      	mov	r1, r3
 8005574:	f7ff ff37 	bl	80053e6 <advance_index>
 8005578:	4603      	mov	r3, r0
 800557a:	461a      	mov	r2, r3
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	815a      	strh	r2, [r3, #10]

  ff_unlock(f->mutex_rd);
  return n;
 8005580:	88fb      	ldrh	r3, [r7, #6]
}
 8005582:	4618      	mov	r0, r3
 8005584:	3710      	adds	r7, #16
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}

0800558a <tu_fifo_write_n_access_mode>:

// Write n items to fifo with access mode
uint16_t tu_fifo_write_n_access_mode(tu_fifo_t *f, const void *data, uint16_t n, tu_fifo_access_mode_t access_mode) {
 800558a:	b580      	push	{r7, lr}
 800558c:	b094      	sub	sp, #80	@ 0x50
 800558e:	af02      	add	r7, sp, #8
 8005590:	60f8      	str	r0, [r7, #12]
 8005592:	60b9      	str	r1, [r7, #8]
 8005594:	4611      	mov	r1, r2
 8005596:	461a      	mov	r2, r3
 8005598:	460b      	mov	r3, r1
 800559a:	80fb      	strh	r3, [r7, #6]
 800559c:	4613      	mov	r3, r2
 800559e:	717b      	strb	r3, [r7, #5]
  if (n == 0) {
 80055a0:	88fb      	ldrh	r3, [r7, #6]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d101      	bne.n	80055aa <tu_fifo_write_n_access_mode+0x20>
    return 0;
 80055a6:	2300      	movs	r3, #0
 80055a8:	e0c1      	b.n	800572e <tu_fifo_write_n_access_mode+0x1a4>
  }

  ff_lock(f->mutex_wr);

  uint16_t wr_idx = f->wr_idx;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	891b      	ldrh	r3, [r3, #8]
 80055ae:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  uint16_t rd_idx = f->rd_idx;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	895b      	ldrh	r3, [r3, #10]
 80055b6:	87fb      	strh	r3, [r7, #62]	@ 0x3e

  const uint8_t *buf8 = (const uint8_t *)data;
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	643b      	str	r3, [r7, #64]	@ 0x40

  TU_LOG(TU_FIFO_DBG, "rd = %3u, wr = %3u, count = %3u, remain = %3u, n = %3u:  ", rd_idx, wr_idx,
         tu_ff_overflow_count(f->depth, wr_idx, rd_idx), tu_ff_remaining_local(f->depth, wr_idx, rd_idx), n);

  if (!f->overwritable) {
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	79db      	ldrb	r3, [r3, #7]
 80055c0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80055c4:	b2db      	uxtb	r3, r3
 80055c6:	f083 0301 	eor.w	r3, r3, #1
 80055ca:	b2db      	uxtb	r3, r3
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d036      	beq.n	800563e <tu_fifo_write_n_access_mode+0xb4>
    // limit up to full
    const uint16_t remain = tu_ff_remaining_local(f->depth, wr_idx, rd_idx);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	889b      	ldrh	r3, [r3, #4]
 80055d4:	867b      	strh	r3, [r7, #50]	@ 0x32
 80055d6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80055da:	863b      	strh	r3, [r7, #48]	@ 0x30
 80055dc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80055de:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80055e0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80055e2:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80055e4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80055e6:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80055e8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80055ea:	853b      	strh	r3, [r7, #40]	@ 0x28
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 80055ec:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80055ee:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80055f0:	1ad3      	subs	r3, r2, r3
 80055f2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (diff >= 0) {
 80055f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	db02      	blt.n	8005600 <tu_fifo_write_n_access_mode+0x76>
    return (uint16_t)diff;
 80055fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055fc:	b29b      	uxth	r3, r3
 80055fe:	e006      	b.n	800560e <tu_fifo_write_n_access_mode+0x84>
    return (uint16_t)(2 * depth + diff);
 8005600:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005602:	005b      	lsls	r3, r3, #1
 8005604:	b29a      	uxth	r2, r3
 8005606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005608:	b29b      	uxth	r3, r3
 800560a:	4413      	add	r3, r2
 800560c:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800560e:	847b      	strh	r3, [r7, #34]	@ 0x22
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 8005610:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8005612:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005614:	429a      	cmp	r2, r3
 8005616:	d904      	bls.n	8005622 <tu_fifo_write_n_access_mode+0x98>
 8005618:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800561a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800561c:	1ad3      	subs	r3, r2, r3
 800561e:	b29b      	uxth	r3, r3
 8005620:	e000      	b.n	8005624 <tu_fifo_write_n_access_mode+0x9a>
 8005622:	2300      	movs	r3, #0
 8005624:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8005626:	88fb      	ldrh	r3, [r7, #6]
 8005628:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800562a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800562c:	86bb      	strh	r3, [r7, #52]	@ 0x34
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800562e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005630:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8005632:	4293      	cmp	r3, r2
 8005634:	bf28      	it	cs
 8005636:	4613      	movcs	r3, r2
 8005638:	b29b      	uxth	r3, r3
    n                     = tu_min16(n, remain);
 800563a:	80fb      	strh	r3, [r7, #6]
 800563c:	e04d      	b.n	80056da <tu_fifo_write_n_access_mode+0x150>
  } else {
    // In over-writable mode, fifo_write() is allowed even when fifo is full. In such case,
    // oldest data in fifo i.e. at read pointer data will be overwritten
    // Note: we can modify read buffer contents however we must not modify the read index itself within a write
    // function! Since it would end up in a race condition with read functions!
    if (n >= f->depth) {
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	889b      	ldrh	r3, [r3, #4]
 8005642:	88fa      	ldrh	r2, [r7, #6]
 8005644:	429a      	cmp	r2, r3
 8005646:	d318      	bcc.n	800567a <tu_fifo_write_n_access_mode+0xf0>
      // Only copy last part
      if (access_mode == TU_FIFO_INC_ADDR_RW8) {
 8005648:	797b      	ldrb	r3, [r7, #5]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d10e      	bne.n	800566c <tu_fifo_write_n_access_mode+0xe2>
        buf8 += (n - f->depth) * f->item_size;
 800564e:	88fb      	ldrh	r3, [r7, #6]
 8005650:	68fa      	ldr	r2, [r7, #12]
 8005652:	8892      	ldrh	r2, [r2, #4]
 8005654:	1a9b      	subs	r3, r3, r2
 8005656:	68fa      	ldr	r2, [r7, #12]
 8005658:	88d2      	ldrh	r2, [r2, #6]
 800565a:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800565e:	b292      	uxth	r2, r2
 8005660:	fb02 f303 	mul.w	r3, r2, r3
 8005664:	461a      	mov	r2, r3
 8005666:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005668:	4413      	add	r3, r2
 800566a:	643b      	str	r3, [r7, #64]	@ 0x40
      } else {
        // TODO should read from hw fifo to discard data, however reading an odd number could
        // accidentally discard data.
      }

      n = f->depth;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	889b      	ldrh	r3, [r3, #4]
 8005670:	80fb      	strh	r3, [r7, #6]

      // We start writing at the read pointer's position since we fill the whole buffer
      wr_idx = rd_idx;
 8005672:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005674:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8005678:	e02f      	b.n	80056da <tu_fifo_write_n_access_mode+0x150>
    } else {
      const uint16_t overflowable_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	889b      	ldrh	r3, [r3, #4]
 800567e:	843b      	strh	r3, [r7, #32]
 8005680:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005684:	83fb      	strh	r3, [r7, #30]
 8005686:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005688:	83bb      	strh	r3, [r7, #28]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 800568a:	8bfa      	ldrh	r2, [r7, #30]
 800568c:	8bbb      	ldrh	r3, [r7, #28]
 800568e:	1ad3      	subs	r3, r2, r3
 8005690:	61bb      	str	r3, [r7, #24]
  if (diff >= 0) {
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	2b00      	cmp	r3, #0
 8005696:	db02      	blt.n	800569e <tu_fifo_write_n_access_mode+0x114>
    return (uint16_t)diff;
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	b29b      	uxth	r3, r3
 800569c:	e006      	b.n	80056ac <tu_fifo_write_n_access_mode+0x122>
    return (uint16_t)(2 * depth + diff);
 800569e:	8c3b      	ldrh	r3, [r7, #32]
 80056a0:	005b      	lsls	r3, r3, #1
 80056a2:	b29a      	uxth	r2, r3
 80056a4:	69bb      	ldr	r3, [r7, #24]
 80056a6:	b29b      	uxth	r3, r3
 80056a8:	4413      	add	r3, r2
 80056aa:	b29b      	uxth	r3, r3
 80056ac:	87bb      	strh	r3, [r7, #60]	@ 0x3c
      if (overflowable_count + n >= 2 * f->depth) {
 80056ae:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 80056b0:	88fb      	ldrh	r3, [r7, #6]
 80056b2:	441a      	add	r2, r3
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	889b      	ldrh	r3, [r3, #4]
 80056b8:	005b      	lsls	r3, r3, #1
 80056ba:	429a      	cmp	r2, r3
 80056bc:	db0d      	blt.n	80056da <tu_fifo_write_n_access_mode+0x150>
        // Double overflowed
        // Index is bigger than the allowed range [0,2*depth)
        // re-position write index to have a full fifo after pushed
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	8898      	ldrh	r0, [r3, #4]
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	889a      	ldrh	r2, [r3, #4]
 80056c6:	88fb      	ldrh	r3, [r7, #6]
 80056c8:	1ad3      	subs	r3, r2, r3
 80056ca:	b29a      	uxth	r2, r3
 80056cc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80056ce:	4619      	mov	r1, r3
 80056d0:	f7ff fe89 	bl	80053e6 <advance_index>
 80056d4:	4603      	mov	r3, r0
 80056d6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
        // we will correct (re-position) read index later on in fifo_read() function
      }
    }
  }

  if (n) {
 80056da:	88fb      	ldrh	r3, [r7, #6]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d025      	beq.n	800572c <tu_fifo_write_n_access_mode+0x1a2>
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	889b      	ldrh	r3, [r3, #4]
 80056e4:	82fb      	strh	r3, [r7, #22]
 80056e6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80056ea:	82bb      	strh	r3, [r7, #20]
  while (idx >= depth) {
 80056ec:	e003      	b.n	80056f6 <tu_fifo_write_n_access_mode+0x16c>
    idx -= depth;
 80056ee:	8aba      	ldrh	r2, [r7, #20]
 80056f0:	8afb      	ldrh	r3, [r7, #22]
 80056f2:	1ad3      	subs	r3, r2, r3
 80056f4:	82bb      	strh	r3, [r7, #20]
  while (idx >= depth) {
 80056f6:	8afa      	ldrh	r2, [r7, #22]
 80056f8:	8abb      	ldrh	r3, [r7, #20]
 80056fa:	429a      	cmp	r2, r3
 80056fc:	d9f7      	bls.n	80056ee <tu_fifo_write_n_access_mode+0x164>
  return idx;
 80056fe:	8abb      	ldrh	r3, [r7, #20]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8005700:	873b      	strh	r3, [r7, #56]	@ 0x38
    TU_LOG(TU_FIFO_DBG, "actual_n = %u, wr_ptr = %u", n, wr_ptr);

    ff_push_n(f, buf8, n, wr_ptr, access_mode);
 8005702:	8f39      	ldrh	r1, [r7, #56]	@ 0x38
 8005704:	88fa      	ldrh	r2, [r7, #6]
 8005706:	797b      	ldrb	r3, [r7, #5]
 8005708:	9300      	str	r3, [sp, #0]
 800570a:	460b      	mov	r3, r1
 800570c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800570e:	68f8      	ldr	r0, [r7, #12]
 8005710:	f7ff fc66 	bl	8004fe0 <ff_push_n>
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	889b      	ldrh	r3, [r3, #4]
 8005718:	88fa      	ldrh	r2, [r7, #6]
 800571a:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 800571e:	4618      	mov	r0, r3
 8005720:	f7ff fe61 	bl	80053e6 <advance_index>
 8005724:	4603      	mov	r3, r0
 8005726:	461a      	mov	r2, r3
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	811a      	strh	r2, [r3, #8]
    TU_LOG(TU_FIFO_DBG, "\tnew_wr = %u\r\n", f->wr_idx);
  }

  ff_unlock(f->mutex_wr);

  return n;
 800572c:	88fb      	ldrh	r3, [r7, #6]
}
 800572e:	4618      	mov	r0, r3
 8005730:	3748      	adds	r7, #72	@ 0x48
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}

08005736 <ff_peek_local>:
// One API
//--------------------------------------------------------------------+

// peek() using local write/read index, correct read index if overflowed
// Be careful, caller must not lock mutex, since this Will also try to lock mutex
static bool ff_peek_local(tu_fifo_t *f, void *buf, uint16_t wr_idx, uint16_t rd_idx) {
 8005736:	b580      	push	{r7, lr}
 8005738:	b08a      	sub	sp, #40	@ 0x28
 800573a:	af00      	add	r7, sp, #0
 800573c:	60f8      	str	r0, [r7, #12]
 800573e:	60b9      	str	r1, [r7, #8]
 8005740:	4611      	mov	r1, r2
 8005742:	461a      	mov	r2, r3
 8005744:	460b      	mov	r3, r1
 8005746:	80fb      	strh	r3, [r7, #6]
 8005748:	4613      	mov	r3, r2
 800574a:	80bb      	strh	r3, [r7, #4]
  const uint16_t ovf_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	889b      	ldrh	r3, [r3, #4]
 8005750:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005752:	88fb      	ldrh	r3, [r7, #6]
 8005754:	843b      	strh	r3, [r7, #32]
 8005756:	88bb      	ldrh	r3, [r7, #4]
 8005758:	83fb      	strh	r3, [r7, #30]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 800575a:	8c3a      	ldrh	r2, [r7, #32]
 800575c:	8bfb      	ldrh	r3, [r7, #30]
 800575e:	1ad3      	subs	r3, r2, r3
 8005760:	61bb      	str	r3, [r7, #24]
  if (diff >= 0) {
 8005762:	69bb      	ldr	r3, [r7, #24]
 8005764:	2b00      	cmp	r3, #0
 8005766:	db02      	blt.n	800576e <ff_peek_local+0x38>
    return (uint16_t)diff;
 8005768:	69bb      	ldr	r3, [r7, #24]
 800576a:	b29b      	uxth	r3, r3
 800576c:	e006      	b.n	800577c <ff_peek_local+0x46>
    return (uint16_t)(2 * depth + diff);
 800576e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005770:	005b      	lsls	r3, r3, #1
 8005772:	b29a      	uxth	r2, r3
 8005774:	69bb      	ldr	r3, [r7, #24]
 8005776:	b29b      	uxth	r3, r3
 8005778:	4413      	add	r3, r2
 800577a:	b29b      	uxth	r3, r3
 800577c:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (ovf_count == 0) {
 800577e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005780:	2b00      	cmp	r3, #0
 8005782:	d101      	bne.n	8005788 <ff_peek_local+0x52>
    return false; // nothing to peek
 8005784:	2300      	movs	r3, #0
 8005786:	e030      	b.n	80057ea <ff_peek_local+0xb4>
  }

  // Correct read index if overflow
  if (ovf_count > f->depth) {
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	889b      	ldrh	r3, [r3, #4]
 800578c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800578e:	429a      	cmp	r2, r3
 8005790:	d906      	bls.n	80057a0 <ff_peek_local+0x6a>
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 8005792:	88fb      	ldrh	r3, [r7, #6]
 8005794:	4619      	mov	r1, r3
 8005796:	68f8      	ldr	r0, [r7, #12]
 8005798:	f7ff fe4b 	bl	8005432 <correct_read_index>
 800579c:	4603      	mov	r3, r0
 800579e:	80bb      	strh	r3, [r7, #4]
    ff_unlock(f->mutex_rd);
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	889b      	ldrh	r3, [r3, #4]
 80057a4:	82fb      	strh	r3, [r7, #22]
 80057a6:	88bb      	ldrh	r3, [r7, #4]
 80057a8:	82bb      	strh	r3, [r7, #20]
  while (idx >= depth) {
 80057aa:	e003      	b.n	80057b4 <ff_peek_local+0x7e>
    idx -= depth;
 80057ac:	8aba      	ldrh	r2, [r7, #20]
 80057ae:	8afb      	ldrh	r3, [r7, #22]
 80057b0:	1ad3      	subs	r3, r2, r3
 80057b2:	82bb      	strh	r3, [r7, #20]
  while (idx >= depth) {
 80057b4:	8afa      	ldrh	r2, [r7, #22]
 80057b6:	8abb      	ldrh	r3, [r7, #20]
 80057b8:	429a      	cmp	r2, r3
 80057ba:	d9f7      	bls.n	80057ac <ff_peek_local+0x76>
  return idx;
 80057bc:	8abb      	ldrh	r3, [r7, #20]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 80057be:	84bb      	strh	r3, [r7, #36]	@ 0x24
  memcpy(buf, f->buffer + (rd_ptr * f->item_size), f->item_size);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80057c6:	68f9      	ldr	r1, [r7, #12]
 80057c8:	88c9      	ldrh	r1, [r1, #6]
 80057ca:	f3c1 010e 	ubfx	r1, r1, #0, #15
 80057ce:	b289      	uxth	r1, r1
 80057d0:	fb01 f202 	mul.w	r2, r1, r2
 80057d4:	1899      	adds	r1, r3, r2
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	88db      	ldrh	r3, [r3, #6]
 80057da:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80057de:	b29b      	uxth	r3, r3
 80057e0:	461a      	mov	r2, r3
 80057e2:	68b8      	ldr	r0, [r7, #8]
 80057e4:	f004 fe7e 	bl	800a4e4 <memcpy>

  return true;
 80057e8:	2301      	movs	r3, #1
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	3728      	adds	r7, #40	@ 0x28
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}

080057f2 <tu_fifo_read>:

// Read one element out of the buffer, correct read index if overflowed
bool tu_fifo_read(tu_fifo_t *f, void *buffer) {
 80057f2:	b580      	push	{r7, lr}
 80057f4:	b084      	sub	sp, #16
 80057f6:	af00      	add	r7, sp, #0
 80057f8:	6078      	str	r0, [r7, #4]
 80057fa:	6039      	str	r1, [r7, #0]
  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  const bool ret = ff_peek_local(f, buffer, f->wr_idx, f->rd_idx);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	891b      	ldrh	r3, [r3, #8]
 8005800:	b29a      	uxth	r2, r3
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	895b      	ldrh	r3, [r3, #10]
 8005806:	b29b      	uxth	r3, r3
 8005808:	6839      	ldr	r1, [r7, #0]
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f7ff ff93 	bl	8005736 <ff_peek_local>
 8005810:	4603      	mov	r3, r0
 8005812:	73fb      	strb	r3, [r7, #15]
  if (ret) {
 8005814:	7bfb      	ldrb	r3, [r7, #15]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d00c      	beq.n	8005834 <tu_fifo_read+0x42>
    ff_lock(f->mutex_rd);
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	8898      	ldrh	r0, [r3, #4]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	895b      	ldrh	r3, [r3, #10]
 8005822:	b29b      	uxth	r3, r3
 8005824:	2201      	movs	r2, #1
 8005826:	4619      	mov	r1, r3
 8005828:	f7ff fddd 	bl	80053e6 <advance_index>
 800582c:	4603      	mov	r3, r0
 800582e:	461a      	mov	r2, r3
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	815a      	strh	r2, [r3, #10]
    ff_unlock(f->mutex_rd);
  }

  return ret;
 8005834:	7bfb      	ldrb	r3, [r7, #15]
}
 8005836:	4618      	mov	r0, r3
 8005838:	3710      	adds	r7, #16
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}

0800583e <tu_fifo_write>:
bool tu_fifo_peek(tu_fifo_t *f, void *p_buffer) {
  return ff_peek_local(f, p_buffer, f->wr_idx, f->rd_idx);
}

// Write one element into the buffer
bool tu_fifo_write(tu_fifo_t *f, const void *data) {
 800583e:	b580      	push	{r7, lr}
 8005840:	b08a      	sub	sp, #40	@ 0x28
 8005842:	af00      	add	r7, sp, #0
 8005844:	6078      	str	r0, [r7, #4]
 8005846:	6039      	str	r1, [r7, #0]
  bool ret;
  ff_lock(f->mutex_wr);

  const uint16_t wr_idx = f->wr_idx;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	891b      	ldrh	r3, [r3, #8]
 800584c:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	61fb      	str	r3, [r7, #28]
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
}

// check if fifo is full
TU_ATTR_ALWAYS_INLINE static inline bool tu_fifo_full(const tu_fifo_t *f) {
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 8005852:	69fb      	ldr	r3, [r7, #28]
 8005854:	8899      	ldrh	r1, [r3, #4]
 8005856:	69fb      	ldr	r3, [r7, #28]
 8005858:	891b      	ldrh	r3, [r3, #8]
 800585a:	b29a      	uxth	r2, r3
 800585c:	69fb      	ldr	r3, [r7, #28]
 800585e:	895b      	ldrh	r3, [r3, #10]
 8005860:	b29b      	uxth	r3, r3
 8005862:	8379      	strh	r1, [r7, #26]
 8005864:	833a      	strh	r2, [r7, #24]
 8005866:	82fb      	strh	r3, [r7, #22]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 8005868:	8b3a      	ldrh	r2, [r7, #24]
 800586a:	8afb      	ldrh	r3, [r7, #22]
 800586c:	1ad3      	subs	r3, r2, r3
 800586e:	613b      	str	r3, [r7, #16]
  if (diff >= 0) {
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	2b00      	cmp	r3, #0
 8005874:	db02      	blt.n	800587c <tu_fifo_write+0x3e>
    return (uint16_t)diff;
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	b29b      	uxth	r3, r3
 800587a:	e006      	b.n	800588a <tu_fifo_write+0x4c>
    return (uint16_t)(2 * depth + diff);
 800587c:	8b7b      	ldrh	r3, [r7, #26]
 800587e:	005b      	lsls	r3, r3, #1
 8005880:	b29a      	uxth	r2, r3
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	b29b      	uxth	r3, r3
 8005886:	4413      	add	r3, r2
 8005888:	b29b      	uxth	r3, r3
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 800588a:	69fa      	ldr	r2, [r7, #28]
 800588c:	8892      	ldrh	r2, [r2, #4]
 800588e:	4293      	cmp	r3, r2
 8005890:	bf2c      	ite	cs
 8005892:	2301      	movcs	r3, #1
 8005894:	2300      	movcc	r3, #0
 8005896:	b2db      	uxtb	r3, r3

  if (tu_fifo_full(f) && !f->overwritable) {
 8005898:	2b00      	cmp	r3, #0
 800589a:	d00d      	beq.n	80058b8 <tu_fifo_write+0x7a>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	79db      	ldrb	r3, [r3, #7]
 80058a0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80058a4:	b2db      	uxtb	r3, r3
 80058a6:	f083 0301 	eor.w	r3, r3, #1
 80058aa:	b2db      	uxtb	r3, r3
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d003      	beq.n	80058b8 <tu_fifo_write+0x7a>
    ret = false;
 80058b0:	2300      	movs	r3, #0
 80058b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80058b6:	e031      	b.n	800591c <tu_fifo_write+0xde>
  } else {
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	889b      	ldrh	r3, [r3, #4]
 80058bc:	81fb      	strh	r3, [r7, #14]
 80058be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80058c0:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 80058c2:	e003      	b.n	80058cc <tu_fifo_write+0x8e>
    idx -= depth;
 80058c4:	89ba      	ldrh	r2, [r7, #12]
 80058c6:	89fb      	ldrh	r3, [r7, #14]
 80058c8:	1ad3      	subs	r3, r2, r3
 80058ca:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 80058cc:	89fa      	ldrh	r2, [r7, #14]
 80058ce:	89bb      	ldrh	r3, [r7, #12]
 80058d0:	429a      	cmp	r2, r3
 80058d2:	d9f7      	bls.n	80058c4 <tu_fifo_write+0x86>
  return idx;
 80058d4:	89bb      	ldrh	r3, [r7, #12]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 80058d6:	847b      	strh	r3, [r7, #34]	@ 0x22
    memcpy(f->buffer + (wr_ptr * f->item_size), data, f->item_size);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80058de:	6879      	ldr	r1, [r7, #4]
 80058e0:	88c9      	ldrh	r1, [r1, #6]
 80058e2:	f3c1 010e 	ubfx	r1, r1, #0, #15
 80058e6:	b289      	uxth	r1, r1
 80058e8:	fb01 f202 	mul.w	r2, r1, r2
 80058ec:	1898      	adds	r0, r3, r2
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	88db      	ldrh	r3, [r3, #6]
 80058f2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	461a      	mov	r2, r3
 80058fa:	6839      	ldr	r1, [r7, #0]
 80058fc:	f004 fdf2 	bl	800a4e4 <memcpy>
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	889b      	ldrh	r3, [r3, #4]
 8005904:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8005906:	2201      	movs	r2, #1
 8005908:	4618      	mov	r0, r3
 800590a:	f7ff fd6c 	bl	80053e6 <advance_index>
 800590e:	4603      	mov	r3, r0
 8005910:	461a      	mov	r2, r3
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	811a      	strh	r2, [r3, #8]
    ret       = true;
 8005916:	2301      	movs	r3, #1
 8005918:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  ff_unlock(f->mutex_wr);

  return ret;
 800591c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005920:	4618      	mov	r0, r3
 8005922:	3728      	adds	r7, #40	@ 0x28
 8005924:	46bd      	mov	sp, r7
 8005926:	bd80      	pop	{r7, pc}

08005928 <tu_fifo_get_read_info>:
                    Pointer to FIFO
   @param[out]      *info
                    Pointer to struct which holds the desired infos
 */
/******************************************************************************/
void tu_fifo_get_read_info(tu_fifo_t *f, tu_fifo_buffer_info_t *info) {
 8005928:	b580      	push	{r7, lr}
 800592a:	b08a      	sub	sp, #40	@ 0x28
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
 8005930:	6039      	str	r1, [r7, #0]
  // Operate on temporary values in case they change in between
  uint16_t wr_idx = f->wr_idx;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	891b      	ldrh	r3, [r3, #8]
 8005936:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t rd_idx = f->rd_idx;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	895b      	ldrh	r3, [r3, #10]
 800593c:	84fb      	strh	r3, [r7, #38]	@ 0x26

  uint16_t cnt = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	889b      	ldrh	r3, [r3, #4]
 8005942:	83bb      	strh	r3, [r7, #28]
 8005944:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005946:	837b      	strh	r3, [r7, #26]
 8005948:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800594a:	833b      	strh	r3, [r7, #24]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 800594c:	8b7a      	ldrh	r2, [r7, #26]
 800594e:	8b3b      	ldrh	r3, [r7, #24]
 8005950:	1ad3      	subs	r3, r2, r3
 8005952:	617b      	str	r3, [r7, #20]
  if (diff >= 0) {
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	2b00      	cmp	r3, #0
 8005958:	db02      	blt.n	8005960 <tu_fifo_get_read_info+0x38>
    return (uint16_t)diff;
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	b29b      	uxth	r3, r3
 800595e:	e006      	b.n	800596e <tu_fifo_get_read_info+0x46>
    return (uint16_t)(2 * depth + diff);
 8005960:	8bbb      	ldrh	r3, [r7, #28]
 8005962:	005b      	lsls	r3, r3, #1
 8005964:	b29a      	uxth	r2, r3
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	b29b      	uxth	r3, r3
 800596a:	4413      	add	r3, r2
 800596c:	b29b      	uxth	r3, r3
 800596e:	84bb      	strh	r3, [r7, #36]	@ 0x24

  // Check overflow and correct if required - may happen in case a DMA wrote too fast
  if (cnt > f->depth) {
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	889b      	ldrh	r3, [r3, #4]
 8005974:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005976:	429a      	cmp	r2, r3
 8005978:	d909      	bls.n	800598e <tu_fifo_get_read_info+0x66>
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 800597a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800597c:	4619      	mov	r1, r3
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f7ff fd57 	bl	8005432 <correct_read_index>
 8005984:	4603      	mov	r3, r0
 8005986:	84fb      	strh	r3, [r7, #38]	@ 0x26
    ff_unlock(f->mutex_rd);

    cnt = f->depth;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	889b      	ldrh	r3, [r3, #4]
 800598c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  }

  // Check if fifo is empty
  if (cnt == 0) {
 800598e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005990:	2b00      	cmp	r3, #0
 8005992:	d10c      	bne.n	80059ae <tu_fifo_get_read_info+0x86>
    info->linear.len  = 0;
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	2200      	movs	r2, #0
 8005998:	801a      	strh	r2, [r3, #0]
    info->wrapped.len = 0;
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	2200      	movs	r2, #0
 800599e:	811a      	strh	r2, [r3, #8]
    info->linear.ptr  = NULL;
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	2200      	movs	r2, #0
 80059a4:	605a      	str	r2, [r3, #4]
    info->wrapped.ptr = NULL;
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	2200      	movs	r2, #0
 80059aa:	60da      	str	r2, [r3, #12]
    return;
 80059ac:	e045      	b.n	8005a3a <tu_fifo_get_read_info+0x112>
  }

  // Get relative pointers
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	889b      	ldrh	r3, [r3, #4]
 80059b2:	81fb      	strh	r3, [r7, #14]
 80059b4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80059b6:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 80059b8:	e003      	b.n	80059c2 <tu_fifo_get_read_info+0x9a>
    idx -= depth;
 80059ba:	89ba      	ldrh	r2, [r7, #12]
 80059bc:	89fb      	ldrh	r3, [r7, #14]
 80059be:	1ad3      	subs	r3, r2, r3
 80059c0:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 80059c2:	89fa      	ldrh	r2, [r7, #14]
 80059c4:	89bb      	ldrh	r3, [r7, #12]
 80059c6:	429a      	cmp	r2, r3
 80059c8:	d9f7      	bls.n	80059ba <tu_fifo_get_read_info+0x92>
  return idx;
 80059ca:	89bb      	ldrh	r3, [r7, #12]
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 80059cc:	843b      	strh	r3, [r7, #32]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	889b      	ldrh	r3, [r3, #4]
 80059d2:	827b      	strh	r3, [r7, #18]
 80059d4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80059d6:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 80059d8:	e003      	b.n	80059e2 <tu_fifo_get_read_info+0xba>
    idx -= depth;
 80059da:	8a3a      	ldrh	r2, [r7, #16]
 80059dc:	8a7b      	ldrh	r3, [r7, #18]
 80059de:	1ad3      	subs	r3, r2, r3
 80059e0:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 80059e2:	8a7a      	ldrh	r2, [r7, #18]
 80059e4:	8a3b      	ldrh	r3, [r7, #16]
 80059e6:	429a      	cmp	r2, r3
 80059e8:	d9f7      	bls.n	80059da <tu_fifo_get_read_info+0xb2>
  return idx;
 80059ea:	8a3b      	ldrh	r3, [r7, #16]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 80059ec:	83fb      	strh	r3, [r7, #30]

  // Copy pointer to buffer to start reading from
  info->linear.ptr = &f->buffer[rd_ptr];
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681a      	ldr	r2, [r3, #0]
 80059f2:	8bfb      	ldrh	r3, [r7, #30]
 80059f4:	441a      	add	r2, r3
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	605a      	str	r2, [r3, #4]

  // Check if there is a wrap around necessary
  if (wr_ptr > rd_ptr) {
 80059fa:	8c3a      	ldrh	r2, [r7, #32]
 80059fc:	8bfb      	ldrh	r3, [r7, #30]
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d909      	bls.n	8005a16 <tu_fifo_get_read_info+0xee>
    // Non wrapping case
    info->linear.len = cnt;
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005a06:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = 0;
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = NULL;
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	2200      	movs	r2, #0
 8005a12:	60da      	str	r2, [r3, #12]
 8005a14:	e011      	b.n	8005a3a <tu_fifo_get_read_info+0x112>
  } else {
    info->linear.len = f->depth - rd_ptr; // Also the case if FIFO was full
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	889a      	ldrh	r2, [r3, #4]
 8005a1a:	8bfb      	ldrh	r3, [r7, #30]
 8005a1c:	1ad3      	subs	r3, r2, r3
 8005a1e:	b29a      	uxth	r2, r3
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = cnt - info->linear.len;
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	881b      	ldrh	r3, [r3, #0]
 8005a28:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005a2a:	1ad3      	subs	r3, r2, r3
 8005a2c:	b29a      	uxth	r2, r3
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = f->buffer;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681a      	ldr	r2, [r3, #0]
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	60da      	str	r2, [r3, #12]
  }
}
 8005a3a:	3728      	adds	r7, #40	@ 0x28
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	bd80      	pop	{r7, pc}

08005a40 <tud_event_hook_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_event_hook_cb(uint8_t rhport, uint32_t eventid, bool in_isr) {
 8005a40:	b480      	push	{r7}
 8005a42:	b083      	sub	sp, #12
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	4603      	mov	r3, r0
 8005a48:	6039      	str	r1, [r7, #0]
 8005a4a:	71fb      	strb	r3, [r7, #7]
 8005a4c:	4613      	mov	r3, r2
 8005a4e:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) eventid; (void) in_isr;
}
 8005a50:	bf00      	nop
 8005a52:	370c      	adds	r7, #12
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr

08005a5c <tud_sof_cb>:

TU_ATTR_WEAK void tud_sof_cb(uint32_t frame_count) {
 8005a5c:	b480      	push	{r7}
 8005a5e:	b083      	sub	sp, #12
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  (void) frame_count;
}
 8005a64:	bf00      	nop
 8005a66:	370c      	adds	r7, #12
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6e:	4770      	bx	lr

08005a70 <tud_descriptor_bos_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_bos_cb(void) {
 8005a70:	b480      	push	{r7}
 8005a72:	af00      	add	r7, sp, #0
  return NULL;
 8005a74:	2300      	movs	r3, #0
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7e:	4770      	bx	lr

08005a80 <tud_descriptor_device_qualifier_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_device_qualifier_cb(void) {
 8005a80:	b480      	push	{r7}
 8005a82:	af00      	add	r7, sp, #0
  return NULL;
 8005a84:	2300      	movs	r3, #0
}
 8005a86:	4618      	mov	r0, r3
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8e:	4770      	bx	lr

08005a90 <tud_descriptor_other_speed_configuration_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_other_speed_configuration_cb(uint8_t index) {
 8005a90:	b480      	push	{r7}
 8005a92:	b083      	sub	sp, #12
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	4603      	mov	r3, r0
 8005a98:	71fb      	strb	r3, [r7, #7]
  (void) index;
  return NULL;
 8005a9a:	2300      	movs	r3, #0
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	370c      	adds	r7, #12
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr

08005aa8 <tud_mount_cb>:

TU_ATTR_WEAK void tud_mount_cb(void) {
 8005aa8:	b480      	push	{r7}
 8005aaa:	af00      	add	r7, sp, #0
}
 8005aac:	bf00      	nop
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab4:	4770      	bx	lr

08005ab6 <tud_umount_cb>:

TU_ATTR_WEAK void tud_umount_cb(void) {
 8005ab6:	b480      	push	{r7}
 8005ab8:	af00      	add	r7, sp, #0
}
 8005aba:	bf00      	nop
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr

08005ac4 <tud_suspend_cb>:

TU_ATTR_WEAK void tud_suspend_cb(bool remote_wakeup_en) {
 8005ac4:	b480      	push	{r7}
 8005ac6:	b083      	sub	sp, #12
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	4603      	mov	r3, r0
 8005acc:	71fb      	strb	r3, [r7, #7]
  (void) remote_wakeup_en;
}
 8005ace:	bf00      	nop
 8005ad0:	370c      	adds	r7, #12
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad8:	4770      	bx	lr

08005ada <tud_resume_cb>:

TU_ATTR_WEAK void tud_resume_cb(void) {
 8005ada:	b480      	push	{r7}
 8005adc:	af00      	add	r7, sp, #0
}
 8005ade:	bf00      	nop
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae6:	4770      	bx	lr

08005ae8 <tud_vendor_control_xfer_cb>:

TU_ATTR_WEAK bool tud_vendor_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const* request) {
 8005ae8:	b480      	push	{r7}
 8005aea:	b083      	sub	sp, #12
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	4603      	mov	r3, r0
 8005af0:	603a      	str	r2, [r7, #0]
 8005af2:	71fb      	strb	r3, [r7, #7]
 8005af4:	460b      	mov	r3, r1
 8005af6:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) stage; (void) request;
  return false;
 8005af8:	2300      	movs	r3, #0
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	370c      	adds	r7, #12
 8005afe:	46bd      	mov	sp, r7
 8005b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b04:	4770      	bx	lr

08005b06 <dcd_dcache_clean>:

TU_ATTR_WEAK void dcd_disconnect(uint8_t rhport) {
  (void) rhport;
}

TU_ATTR_WEAK bool dcd_dcache_clean(const void* addr, uint32_t data_size) {
 8005b06:	b480      	push	{r7}
 8005b08:	b083      	sub	sp, #12
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	6078      	str	r0, [r7, #4]
 8005b0e:	6039      	str	r1, [r7, #0]
  (void) addr; (void) data_size;
  return true;
 8005b10:	2301      	movs	r3, #1
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	370c      	adds	r7, #12
 8005b16:	46bd      	mov	sp, r7
 8005b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1c:	4770      	bx	lr

08005b1e <usbd_app_driver_get_cb>:
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK usbd_class_driver_t const* usbd_app_driver_get_cb(uint8_t* driver_count) {
 8005b1e:	b480      	push	{r7}
 8005b20:	b083      	sub	sp, #12
 8005b22:	af00      	add	r7, sp, #0
 8005b24:	6078      	str	r0, [r7, #4]
  *driver_count = 0;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	701a      	strb	r2, [r3, #0]
  return NULL;
 8005b2c:	2300      	movs	r3, #0
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	370c      	adds	r7, #12
 8005b32:	46bd      	mov	sp, r7
 8005b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b38:	4770      	bx	lr
	...

08005b3c <tud_mounted>:

bool tud_connected(void) {
  return _usbd_dev.connected;
}

bool tud_mounted(void) {
 8005b3c:	b480      	push	{r7}
 8005b3e:	af00      	add	r7, sp, #0
  return _usbd_dev.cfg_num ? true : false;
 8005b40:	4b05      	ldr	r3, [pc, #20]	@ (8005b58 <tud_mounted+0x1c>)
 8005b42:	791b      	ldrb	r3, [r3, #4]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	bf14      	ite	ne
 8005b48:	2301      	movne	r3, #1
 8005b4a:	2300      	moveq	r3, #0
 8005b4c:	b2db      	uxtb	r3, r3
}
 8005b4e:	4618      	mov	r0, r3
 8005b50:	46bd      	mov	sp, r7
 8005b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b56:	4770      	bx	lr
 8005b58:	200007f8 	.word	0x200007f8

08005b5c <tud_suspended>:

bool tud_suspended(void) {
 8005b5c:	b480      	push	{r7}
 8005b5e:	af00      	add	r7, sp, #0
  return _usbd_dev.suspended;
 8005b60:	4b06      	ldr	r3, [pc, #24]	@ (8005b7c <tud_suspended+0x20>)
 8005b62:	789b      	ldrb	r3, [r3, #2]
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	bf14      	ite	ne
 8005b6a:	2301      	movne	r3, #1
 8005b6c:	2300      	moveq	r3, #0
 8005b6e:	b2db      	uxtb	r3, r3
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	46bd      	mov	sp, r7
 8005b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b78:	4770      	bx	lr
 8005b7a:	bf00      	nop
 8005b7c:	200007f8 	.word	0x200007f8

08005b80 <tud_inited>:

void tud_sof_cb_enable(bool en) {
  usbd_sof_enable(_usbd_rhport, SOF_CONSUMER_USER, en);
}

bool tud_inited(void) {
 8005b80:	b480      	push	{r7}
 8005b82:	af00      	add	r7, sp, #0
  return _usbd_rhport != RHPORT_INVALID;
 8005b84:	4b05      	ldr	r3, [pc, #20]	@ (8005b9c <tud_inited+0x1c>)
 8005b86:	781b      	ldrb	r3, [r3, #0]
 8005b88:	2bff      	cmp	r3, #255	@ 0xff
 8005b8a:	bf14      	ite	ne
 8005b8c:	2301      	movne	r3, #1
 8005b8e:	2300      	moveq	r3, #0
 8005b90:	b2db      	uxtb	r3, r3
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	46bd      	mov	sp, r7
 8005b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9a:	4770      	bx	lr
 8005b9c:	20000021 	.word	0x20000021

08005ba0 <tud_rhport_init>:

bool tud_configure(uint8_t rhport, uint32_t cfg_id, const void* cfg_param) {
  return dcd_configure(rhport, cfg_id, cfg_param);
}

bool tud_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b08e      	sub	sp, #56	@ 0x38
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	6039      	str	r1, [r7, #0]
 8005baa:	71fb      	strb	r3, [r7, #7]
  if (tud_inited()) {
 8005bac:	f7ff ffe8 	bl	8005b80 <tud_inited>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d001      	beq.n	8005bba <tud_rhport_init+0x1a>
    return true; // skip if already initialized
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e0b0      	b.n	8005d1c <tud_rhport_init+0x17c>
  }
  TU_ASSERT(rh_init);
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d10a      	bne.n	8005bd6 <tud_rhport_init+0x36>
 8005bc0:	4b58      	ldr	r3, [pc, #352]	@ (8005d24 <tud_rhport_init+0x184>)
 8005bc2:	61fb      	str	r3, [r7, #28]
 8005bc4:	69fb      	ldr	r3, [r7, #28]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f003 0301 	and.w	r3, r3, #1
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d000      	beq.n	8005bd2 <tud_rhport_init+0x32>
 8005bd0:	be00      	bkpt	0x0000
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	e0a2      	b.n	8005d1c <tud_rhport_init+0x17c>
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(dcd_event_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_fifo_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_edpt_stream_t));
#endif

  tu_varclr(&_usbd_dev);
 8005bd6:	222f      	movs	r2, #47	@ 0x2f
 8005bd8:	2100      	movs	r1, #0
 8005bda:	4853      	ldr	r0, [pc, #332]	@ (8005d28 <tud_rhport_init+0x188>)
 8005bdc:	f004 fc4e 	bl	800a47c <memset>
  _usbd_queued_setup = 0;
 8005be0:	4b52      	ldr	r3, [pc, #328]	@ (8005d2c <tud_rhport_init+0x18c>)
 8005be2:	2200      	movs	r2, #0
 8005be4:	701a      	strb	r2, [r3, #0]
 8005be6:	4b52      	ldr	r3, [pc, #328]	@ (8005d30 <tud_rhport_init+0x190>)
 8005be8:	617b      	str	r3, [r7, #20]
#define OSAL_SPINLOCK_DEF(_name, _int_set) \
  osal_spinlock_t _name = { .interrupt_set = _int_set, .nested_count = 0 }

TU_ATTR_ALWAYS_INLINE static inline void osal_spin_init(osal_spinlock_t *ctx) {
  (void) ctx;
}
 8005bea:	bf00      	nop
 8005bec:	4b51      	ldr	r3, [pc, #324]	@ (8005d34 <tud_rhport_init+0x194>)
 8005bee:	61bb      	str	r3, [r7, #24]
    .interrupt_set = _int_set,                            \
    .ff = TU_FIFO_INIT(_name##_buf, _depth, _type, false) \
  }

TU_ATTR_ALWAYS_INLINE static inline osal_queue_t osal_queue_create(osal_queue_def_t* qdef) {
  (void) tu_fifo_clear(&qdef->ff);
 8005bf0:	69bb      	ldr	r3, [r7, #24]
 8005bf2:	3304      	adds	r3, #4
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	f7ff f960 	bl	8004eba <tu_fifo_clear>
  return (osal_queue_t) qdef;
 8005bfa:	69bb      	ldr	r3, [r7, #24]
  _usbd_mutex = osal_mutex_create(&_ubsd_mutexdef);
  TU_ASSERT(_usbd_mutex);
#endif

  // Init device queue & task
  _usbd_q = osal_queue_create(&_usbd_qdef);
 8005bfc:	4a4e      	ldr	r2, [pc, #312]	@ (8005d38 <tud_rhport_init+0x198>)
 8005bfe:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_usbd_q);
 8005c00:	4b4d      	ldr	r3, [pc, #308]	@ (8005d38 <tud_rhport_init+0x198>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d10a      	bne.n	8005c1e <tud_rhport_init+0x7e>
 8005c08:	4b46      	ldr	r3, [pc, #280]	@ (8005d24 <tud_rhport_init+0x184>)
 8005c0a:	623b      	str	r3, [r7, #32]
 8005c0c:	6a3b      	ldr	r3, [r7, #32]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f003 0301 	and.w	r3, r3, #1
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d000      	beq.n	8005c1a <tud_rhport_init+0x7a>
 8005c18:	be00      	bkpt	0x0000
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	e07e      	b.n	8005d1c <tud_rhport_init+0x17c>

  // Get application driver if available
  _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 8005c1e:	4847      	ldr	r0, [pc, #284]	@ (8005d3c <tud_rhport_init+0x19c>)
 8005c20:	f7ff ff7d 	bl	8005b1e <usbd_app_driver_get_cb>
 8005c24:	4603      	mov	r3, r0
 8005c26:	4a46      	ldr	r2, [pc, #280]	@ (8005d40 <tud_rhport_init+0x1a0>)
 8005c28:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_app_driver_count + BUILTIN_DRIVER_COUNT <= UINT8_MAX);
 8005c2a:	4b44      	ldr	r3, [pc, #272]	@ (8005d3c <tud_rhport_init+0x19c>)
 8005c2c:	781b      	ldrb	r3, [r3, #0]
 8005c2e:	2bff      	cmp	r3, #255	@ 0xff
 8005c30:	d10a      	bne.n	8005c48 <tud_rhport_init+0xa8>
 8005c32:	4b3c      	ldr	r3, [pc, #240]	@ (8005d24 <tud_rhport_init+0x184>)
 8005c34:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f003 0301 	and.w	r3, r3, #1
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d000      	beq.n	8005c44 <tud_rhport_init+0xa4>
 8005c42:	be00      	bkpt	0x0000
 8005c44:	2300      	movs	r3, #0
 8005c46:	e069      	b.n	8005d1c <tud_rhport_init+0x17c>

  // Init class drivers
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8005c48:	2300      	movs	r3, #0
 8005c4a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8005c4e:	e03f      	b.n	8005cd0 <tud_rhport_init+0x130>
 8005c50:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005c54:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 8005c56:	2300      	movs	r3, #0
 8005c58:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 8005c5a:	4b38      	ldr	r3, [pc, #224]	@ (8005d3c <tud_rhport_init+0x19c>)
 8005c5c:	781b      	ldrb	r3, [r3, #0]
 8005c5e:	7cfa      	ldrb	r2, [r7, #19]
 8005c60:	429a      	cmp	r2, r3
 8005c62:	d209      	bcs.n	8005c78 <tud_rhport_init+0xd8>
    driver = &_app_driver[drvid];
 8005c64:	4b36      	ldr	r3, [pc, #216]	@ (8005d40 <tud_rhport_init+0x1a0>)
 8005c66:	6819      	ldr	r1, [r3, #0]
 8005c68:	7cfa      	ldrb	r2, [r7, #19]
 8005c6a:	4613      	mov	r3, r2
 8005c6c:	00db      	lsls	r3, r3, #3
 8005c6e:	4413      	add	r3, r2
 8005c70:	009b      	lsls	r3, r3, #2
 8005c72:	440b      	add	r3, r1
 8005c74:	60fb      	str	r3, [r7, #12]
 8005c76:	e00f      	b.n	8005c98 <tud_rhport_init+0xf8>
    drvid -= _app_driver_count;
 8005c78:	4b30      	ldr	r3, [pc, #192]	@ (8005d3c <tud_rhport_init+0x19c>)
 8005c7a:	781b      	ldrb	r3, [r3, #0]
 8005c7c:	7cfa      	ldrb	r2, [r7, #19]
 8005c7e:	1ad3      	subs	r3, r2, r3
 8005c80:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8005c82:	7cfb      	ldrb	r3, [r7, #19]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d107      	bne.n	8005c98 <tud_rhport_init+0xf8>
      driver = &_usbd_driver[drvid];
 8005c88:	7cfa      	ldrb	r2, [r7, #19]
 8005c8a:	4613      	mov	r3, r2
 8005c8c:	00db      	lsls	r3, r3, #3
 8005c8e:	4413      	add	r3, r2
 8005c90:	009b      	lsls	r3, r3, #2
 8005c92:	4a2c      	ldr	r2, [pc, #176]	@ (8005d44 <tud_rhport_init+0x1a4>)
 8005c94:	4413      	add	r3, r2
 8005c96:	60fb      	str	r3, [r7, #12]
  return driver;
 8005c98:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 8005c9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TU_ASSERT(driver && driver->init);
 8005c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d003      	beq.n	8005caa <tud_rhport_init+0x10a>
 8005ca2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d10a      	bne.n	8005cc0 <tud_rhport_init+0x120>
 8005caa:	4b1e      	ldr	r3, [pc, #120]	@ (8005d24 <tud_rhport_init+0x184>)
 8005cac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f003 0301 	and.w	r3, r3, #1
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d000      	beq.n	8005cbc <tud_rhport_init+0x11c>
 8005cba:	be00      	bkpt	0x0000
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	e02d      	b.n	8005d1c <tud_rhport_init+0x17c>
    TU_LOG_USBD("%s init\r\n", driver->name);
    driver->init();
 8005cc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8005cc6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005cca:	3301      	adds	r3, #1
 8005ccc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8005cd0:	4b1a      	ldr	r3, [pc, #104]	@ (8005d3c <tud_rhport_init+0x19c>)
 8005cd2:	781b      	ldrb	r3, [r3, #0]
 8005cd4:	3301      	adds	r3, #1
 8005cd6:	b2db      	uxtb	r3, r3
 8005cd8:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d3b7      	bcc.n	8005c50 <tud_rhport_init+0xb0>
  }

  _usbd_rhport = rhport;
 8005ce0:	4a19      	ldr	r2, [pc, #100]	@ (8005d48 <tud_rhport_init+0x1a8>)
 8005ce2:	79fb      	ldrb	r3, [r7, #7]
 8005ce4:	7013      	strb	r3, [r2, #0]

  // Init device controller driver
  TU_ASSERT(dcd_init(rhport, rh_init));
 8005ce6:	79fb      	ldrb	r3, [r7, #7]
 8005ce8:	6839      	ldr	r1, [r7, #0]
 8005cea:	4618      	mov	r0, r3
 8005cec:	f002 fb74 	bl	80083d8 <dcd_init>
 8005cf0:	4603      	mov	r3, r0
 8005cf2:	f083 0301 	eor.w	r3, r3, #1
 8005cf6:	b2db      	uxtb	r3, r3
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d00a      	beq.n	8005d12 <tud_rhport_init+0x172>
 8005cfc:	4b09      	ldr	r3, [pc, #36]	@ (8005d24 <tud_rhport_init+0x184>)
 8005cfe:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f003 0301 	and.w	r3, r3, #1
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d000      	beq.n	8005d0e <tud_rhport_init+0x16e>
 8005d0c:	be00      	bkpt	0x0000
 8005d0e:	2300      	movs	r3, #0
 8005d10:	e004      	b.n	8005d1c <tud_rhport_init+0x17c>
  dcd_int_enable(rhport);
 8005d12:	79fb      	ldrb	r3, [r7, #7]
 8005d14:	4618      	mov	r0, r3
 8005d16:	f002 fbf9 	bl	800850c <dcd_int_enable>

  return true;
 8005d1a:	2301      	movs	r3, #1
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3738      	adds	r7, #56	@ 0x38
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bd80      	pop	{r7, pc}
 8005d24:	e000edf0 	.word	0xe000edf0
 8005d28:	200007f8 	.word	0x200007f8
 8005d2c:	20000827 	.word	0x20000827
 8005d30:	20000024 	.word	0x20000024
 8005d34:	2000002c 	.word	0x2000002c
 8005d38:	200008f0 	.word	0x200008f0
 8005d3c:	2000082c 	.word	0x2000082c
 8005d40:	20000828 	.word	0x20000828
 8005d44:	0800ae94 	.word	0x0800ae94
 8005d48:	20000021 	.word	0x20000021

08005d4c <configuration_reset>:

  _usbd_rhport = RHPORT_INVALID;
  return true;
}

static void configuration_reset(uint8_t rhport) {
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b088      	sub	sp, #32
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	4603      	mov	r3, r0
 8005d54:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8005d56:	2300      	movs	r3, #0
 8005d58:	77fb      	strb	r3, [r7, #31]
 8005d5a:	e039      	b.n	8005dd0 <configuration_reset+0x84>
 8005d5c:	7ffb      	ldrb	r3, [r7, #31]
 8005d5e:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 8005d60:	2300      	movs	r3, #0
 8005d62:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 8005d64:	4b28      	ldr	r3, [pc, #160]	@ (8005e08 <configuration_reset+0xbc>)
 8005d66:	781b      	ldrb	r3, [r3, #0]
 8005d68:	7cfa      	ldrb	r2, [r7, #19]
 8005d6a:	429a      	cmp	r2, r3
 8005d6c:	d209      	bcs.n	8005d82 <configuration_reset+0x36>
    driver = &_app_driver[drvid];
 8005d6e:	4b27      	ldr	r3, [pc, #156]	@ (8005e0c <configuration_reset+0xc0>)
 8005d70:	6819      	ldr	r1, [r3, #0]
 8005d72:	7cfa      	ldrb	r2, [r7, #19]
 8005d74:	4613      	mov	r3, r2
 8005d76:	00db      	lsls	r3, r3, #3
 8005d78:	4413      	add	r3, r2
 8005d7a:	009b      	lsls	r3, r3, #2
 8005d7c:	440b      	add	r3, r1
 8005d7e:	60fb      	str	r3, [r7, #12]
 8005d80:	e00f      	b.n	8005da2 <configuration_reset+0x56>
    drvid -= _app_driver_count;
 8005d82:	4b21      	ldr	r3, [pc, #132]	@ (8005e08 <configuration_reset+0xbc>)
 8005d84:	781b      	ldrb	r3, [r3, #0]
 8005d86:	7cfa      	ldrb	r2, [r7, #19]
 8005d88:	1ad3      	subs	r3, r2, r3
 8005d8a:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8005d8c:	7cfb      	ldrb	r3, [r7, #19]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d107      	bne.n	8005da2 <configuration_reset+0x56>
      driver = &_usbd_driver[drvid];
 8005d92:	7cfa      	ldrb	r2, [r7, #19]
 8005d94:	4613      	mov	r3, r2
 8005d96:	00db      	lsls	r3, r3, #3
 8005d98:	4413      	add	r3, r2
 8005d9a:	009b      	lsls	r3, r3, #2
 8005d9c:	4a1c      	ldr	r2, [pc, #112]	@ (8005e10 <configuration_reset+0xc4>)
 8005d9e:	4413      	add	r3, r2
 8005da0:	60fb      	str	r3, [r7, #12]
  return driver;
 8005da2:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 8005da4:	61bb      	str	r3, [r7, #24]
    TU_ASSERT(driver,);
 8005da6:	69bb      	ldr	r3, [r7, #24]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d109      	bne.n	8005dc0 <configuration_reset+0x74>
 8005dac:	4b19      	ldr	r3, [pc, #100]	@ (8005e14 <configuration_reset+0xc8>)
 8005dae:	617b      	str	r3, [r7, #20]
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f003 0301 	and.w	r3, r3, #1
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d020      	beq.n	8005dfe <configuration_reset+0xb2>
 8005dbc:	be00      	bkpt	0x0000
 8005dbe:	e01e      	b.n	8005dfe <configuration_reset+0xb2>
    driver->reset(rhport);
 8005dc0:	69bb      	ldr	r3, [r7, #24]
 8005dc2:	68db      	ldr	r3, [r3, #12]
 8005dc4:	79fa      	ldrb	r2, [r7, #7]
 8005dc6:	4610      	mov	r0, r2
 8005dc8:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8005dca:	7ffb      	ldrb	r3, [r7, #31]
 8005dcc:	3301      	adds	r3, #1
 8005dce:	77fb      	strb	r3, [r7, #31]
 8005dd0:	4b0d      	ldr	r3, [pc, #52]	@ (8005e08 <configuration_reset+0xbc>)
 8005dd2:	781b      	ldrb	r3, [r3, #0]
 8005dd4:	3301      	adds	r3, #1
 8005dd6:	b2db      	uxtb	r3, r3
 8005dd8:	7ffa      	ldrb	r2, [r7, #31]
 8005dda:	429a      	cmp	r2, r3
 8005ddc:	d3be      	bcc.n	8005d5c <configuration_reset+0x10>
  }

  tu_varclr(&_usbd_dev);
 8005dde:	222f      	movs	r2, #47	@ 0x2f
 8005de0:	2100      	movs	r1, #0
 8005de2:	480d      	ldr	r0, [pc, #52]	@ (8005e18 <configuration_reset+0xcc>)
 8005de4:	f004 fb4a 	bl	800a47c <memset>
  (void)memset(_usbd_dev.itf2drv, TUSB_INDEX_INVALID_8, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 8005de8:	2210      	movs	r2, #16
 8005dea:	21ff      	movs	r1, #255	@ 0xff
 8005dec:	480b      	ldr	r0, [pc, #44]	@ (8005e1c <configuration_reset+0xd0>)
 8005dee:	f004 fb45 	bl	800a47c <memset>
  (void)memset(_usbd_dev.ep2drv, TUSB_INDEX_INVALID_8, sizeof(_usbd_dev.ep2drv));   // invalid mapping
 8005df2:	220c      	movs	r2, #12
 8005df4:	21ff      	movs	r1, #255	@ 0xff
 8005df6:	480a      	ldr	r0, [pc, #40]	@ (8005e20 <configuration_reset+0xd4>)
 8005df8:	f004 fb40 	bl	800a47c <memset>
 8005dfc:	e000      	b.n	8005e00 <configuration_reset+0xb4>
    TU_ASSERT(driver,);
 8005dfe:	bf00      	nop
}
 8005e00:	3720      	adds	r7, #32
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bd80      	pop	{r7, pc}
 8005e06:	bf00      	nop
 8005e08:	2000082c 	.word	0x2000082c
 8005e0c:	20000828 	.word	0x20000828
 8005e10:	0800ae94 	.word	0x0800ae94
 8005e14:	e000edf0 	.word	0xe000edf0
 8005e18:	200007f8 	.word	0x200007f8
 8005e1c:	200007ff 	.word	0x200007ff
 8005e20:	2000080f 	.word	0x2000080f

08005e24 <usbd_reset>:

static void usbd_reset(uint8_t rhport) {
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b082      	sub	sp, #8
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	71fb      	strb	r3, [r7, #7]
  configuration_reset(rhport);
 8005e2e:	79fb      	ldrb	r3, [r7, #7]
 8005e30:	4618      	mov	r0, r3
 8005e32:	f7ff ff8b 	bl	8005d4c <configuration_reset>
  usbd_control_reset();
 8005e36:	f001 fd03 	bl	8007840 <usbd_control_reset>
}
 8005e3a:	bf00      	nop
 8005e3c:	3708      	adds	r7, #8
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bd80      	pop	{r7, pc}
	...

08005e44 <tud_task_ext>:
        application_code();
        tud_task(); // tinyusb device task
      }
    }
 */
void tud_task_ext(uint32_t timeout_ms, bool in_isr) {
 8005e44:	b590      	push	{r4, r7, lr}
 8005e46:	b093      	sub	sp, #76	@ 0x4c
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
 8005e4c:	460b      	mov	r3, r1
 8005e4e:	70fb      	strb	r3, [r7, #3]
  (void) in_isr; // not implemented yet

  // Skip if stack is not initialized
  if (!tud_inited()) {
 8005e50:	f7ff fe96 	bl	8005b80 <tud_inited>
 8005e54:	4603      	mov	r3, r0
 8005e56:	f083 0301 	eor.w	r3, r3, #1
 8005e5a:	b2db      	uxtb	r3, r3
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	f040 818b 	bne.w	8006178 <tud_task_ext+0x334>
  }

  // Loop until there is no more events in the queue
  while (1) {
    dcd_event_t event;
    if (!osal_queue_receive(_usbd_q, &event, timeout_ms)) {
 8005e62:	4bb2      	ldr	r3, [pc, #712]	@ (800612c <tud_task_ext+0x2e8>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e68:	f107 030c 	add.w	r3, r7, #12
 8005e6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	62bb      	str	r3, [r7, #40]	@ 0x28
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_receive(osal_queue_t qhdl, void* data, uint32_t msec) {
  (void) msec; // not used, always behave as msec = 0

  qhdl->interrupt_set(false);
 8005e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	2000      	movs	r0, #0
 8005e78:	4798      	blx	r3
  const bool success = tu_fifo_read(&qhdl->ff, data);
 8005e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e7c:	3304      	adds	r3, #4
 8005e7e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e80:	4618      	mov	r0, r3
 8005e82:	f7ff fcb6 	bl	80057f2 <tu_fifo_read>
 8005e86:	4603      	mov	r3, r0
 8005e88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  qhdl->interrupt_set(true);
 8005e8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	2001      	movs	r0, #1
 8005e92:	4798      	blx	r3

  return success;
 8005e94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005e98:	f083 0301 	eor.w	r3, r3, #1
 8005e9c:	b2db      	uxtb	r3, r3
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	f040 816c 	bne.w	800617c <tud_task_ext+0x338>
      TU_LOG_USBD("\r\n"); // extra line for setup
    }
    TU_LOG_USBD("USBD %s ", event.event_id < DCD_EVENT_COUNT ? _usbd_event_str[event.event_id] : "CORRUPTED");
#endif

    switch (event.event_id) {
 8005ea4:	7b7b      	ldrb	r3, [r7, #13]
 8005ea6:	3b01      	subs	r3, #1
 8005ea8:	2b07      	cmp	r3, #7
 8005eaa:	f200 814d 	bhi.w	8006148 <tud_task_ext+0x304>
 8005eae:	a201      	add	r2, pc, #4	@ (adr r2, 8005eb4 <tud_task_ext+0x70>)
 8005eb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eb4:	08005ed5 	.word	0x08005ed5
 8005eb8:	08005ee5 	.word	0x08005ee5
 8005ebc:	080060fb 	.word	0x080060fb
 8005ec0:	080060b5 	.word	0x080060b5
 8005ec4:	080060db 	.word	0x080060db
 8005ec8:	08005ef3 	.word	0x08005ef3
 8005ecc:	08005f9f 	.word	0x08005f9f
 8005ed0:	080060eb 	.word	0x080060eb
      case DCD_EVENT_BUS_RESET:
        TU_LOG_USBD(": %s Speed\r\n", tu_str_speed[event.bus_reset.speed]);
        usbd_reset(event.rhport);
 8005ed4:	7b3b      	ldrb	r3, [r7, #12]
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f7ff ffa4 	bl	8005e24 <usbd_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 8005edc:	7c3a      	ldrb	r2, [r7, #16]
 8005ede:	4b94      	ldr	r3, [pc, #592]	@ (8006130 <tud_task_ext+0x2ec>)
 8005ee0:	715a      	strb	r2, [r3, #5]
        break;
 8005ee2:	e148      	b.n	8006176 <tud_task_ext+0x332>

      case DCD_EVENT_UNPLUGGED:
        TU_LOG_USBD("\r\n");
        usbd_reset(event.rhport);
 8005ee4:	7b3b      	ldrb	r3, [r7, #12]
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f7ff ff9c 	bl	8005e24 <usbd_reset>
        tud_umount_cb();
 8005eec:	f7ff fde3 	bl	8005ab6 <tud_umount_cb>
        break;
 8005ef0:	e141      	b.n	8006176 <tud_task_ext+0x332>

      case DCD_EVENT_SETUP_RECEIVED:
        TU_ASSERT(_usbd_queued_setup > 0,);
 8005ef2:	4b90      	ldr	r3, [pc, #576]	@ (8006134 <tud_task_ext+0x2f0>)
 8005ef4:	781b      	ldrb	r3, [r3, #0]
 8005ef6:	b2db      	uxtb	r3, r3
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d10a      	bne.n	8005f12 <tud_task_ext+0xce>
 8005efc:	4b8e      	ldr	r3, [pc, #568]	@ (8006138 <tud_task_ext+0x2f4>)
 8005efe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f003 0301 	and.w	r3, r3, #1
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	f000 8139 	beq.w	8006180 <tud_task_ext+0x33c>
 8005f0e:	be00      	bkpt	0x0000
 8005f10:	e136      	b.n	8006180 <tud_task_ext+0x33c>
        _usbd_queued_setup--;
 8005f12:	4b88      	ldr	r3, [pc, #544]	@ (8006134 <tud_task_ext+0x2f0>)
 8005f14:	781b      	ldrb	r3, [r3, #0]
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	3b01      	subs	r3, #1
 8005f1a:	b2da      	uxtb	r2, r3
 8005f1c:	4b85      	ldr	r3, [pc, #532]	@ (8006134 <tud_task_ext+0x2f0>)
 8005f1e:	701a      	strb	r2, [r3, #0]
        TU_LOG_BUF(CFG_TUD_LOG_LEVEL, &event.setup_received, 8);
        if (_usbd_queued_setup != 0) {
 8005f20:	4b84      	ldr	r3, [pc, #528]	@ (8006134 <tud_task_ext+0x2f0>)
 8005f22:	781b      	ldrb	r3, [r3, #0]
 8005f24:	b2db      	uxtb	r3, r3
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	f040 8118 	bne.w	800615c <tud_task_ext+0x318>
          break;
        }

        // Mark as connected after receiving 1st setup packet.
        // But it is easier to set it every time instead of wasting time to check then set
        _usbd_dev.connected = 1;
 8005f2c:	4b80      	ldr	r3, [pc, #512]	@ (8006130 <tud_task_ext+0x2ec>)
 8005f2e:	2201      	movs	r2, #1
 8005f30:	701a      	strb	r2, [r3, #0]

        // mark both in & out control as free
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = 0;
 8005f32:	4a7f      	ldr	r2, [pc, #508]	@ (8006130 <tud_task_ext+0x2ec>)
 8005f34:	f892 3023 	ldrb.w	r3, [r2, #35]	@ 0x23
 8005f38:	f023 0301 	bic.w	r3, r3, #1
 8005f3c:	f882 3023 	strb.w	r3, [r2, #35]	@ 0x23
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 8005f40:	4a7b      	ldr	r2, [pc, #492]	@ (8006130 <tud_task_ext+0x2ec>)
 8005f42:	f892 3023 	ldrb.w	r3, [r2, #35]	@ 0x23
 8005f46:	f023 0304 	bic.w	r3, r3, #4
 8005f4a:	f882 3023 	strb.w	r3, [r2, #35]	@ 0x23
        _usbd_dev.ep_status[0][TUSB_DIR_IN].busy = 0;
 8005f4e:	4a78      	ldr	r2, [pc, #480]	@ (8006130 <tud_task_ext+0x2ec>)
 8005f50:	f892 3024 	ldrb.w	r3, [r2, #36]	@ 0x24
 8005f54:	f023 0301 	bic.w	r3, r3, #1
 8005f58:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24
        _usbd_dev.ep_status[0][TUSB_DIR_IN].claimed = 0;
 8005f5c:	4a74      	ldr	r2, [pc, #464]	@ (8006130 <tud_task_ext+0x2ec>)
 8005f5e:	f892 3024 	ldrb.w	r3, [r2, #36]	@ 0x24
 8005f62:	f023 0304 	bic.w	r3, r3, #4
 8005f66:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24

        // Process control request
        if (!process_control_request(event.rhport, &event.setup_received)) {
 8005f6a:	7b3a      	ldrb	r2, [r7, #12]
 8005f6c:	f107 030c 	add.w	r3, r7, #12
 8005f70:	3304      	adds	r3, #4
 8005f72:	4619      	mov	r1, r3
 8005f74:	4610      	mov	r0, r2
 8005f76:	f000 f923 	bl	80061c0 <process_control_request>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	f083 0301 	eor.w	r3, r3, #1
 8005f80:	b2db      	uxtb	r3, r3
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	f000 80ec 	beq.w	8006160 <tud_task_ext+0x31c>
          TU_LOG_USBD("  Stall EP0\r\n");
          // Failed -> stall both control endpoint IN and OUT
          dcd_edpt_stall(event.rhport, 0);
 8005f88:	7b3b      	ldrb	r3, [r7, #12]
 8005f8a:	2100      	movs	r1, #0
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	f002 fd4d 	bl	8008a2c <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 8005f92:	7b3b      	ldrb	r3, [r7, #12]
 8005f94:	2180      	movs	r1, #128	@ 0x80
 8005f96:	4618      	mov	r0, r3
 8005f98:	f002 fd48 	bl	8008a2c <dcd_edpt_stall>
        }
        break;
 8005f9c:	e0e0      	b.n	8006160 <tud_task_ext+0x31c>

      case DCD_EVENT_XFER_COMPLETE: {
        // Invoke the class callback associated with the endpoint address
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 8005f9e:	7c3b      	ldrb	r3, [r7, #16]
 8005fa0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8005fa4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005fa8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8005fac:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005fb0:	f003 030f 	and.w	r3, r3, #15
 8005fb4:	b2db      	uxtb	r3, r3
        uint8_t const epnum = tu_edpt_number(ep_addr);
 8005fb6:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8005fba:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005fbe:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8005fc2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005fc6:	09db      	lsrs	r3, r3, #7
 8005fc8:	b2db      	uxtb	r3, r3
        uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 8005fca:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

        TU_LOG_USBD("on EP %02X with %u bytes\r\n", ep_addr, (unsigned int) event.xfer_complete.len);

        _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 8005fce:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8005fd2:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8005fd6:	4956      	ldr	r1, [pc, #344]	@ (8006130 <tud_task_ext+0x2ec>)
 8005fd8:	0052      	lsls	r2, r2, #1
 8005fda:	440a      	add	r2, r1
 8005fdc:	4413      	add	r3, r2
 8005fde:	f103 0220 	add.w	r2, r3, #32
 8005fe2:	78d3      	ldrb	r3, [r2, #3]
 8005fe4:	f023 0301 	bic.w	r3, r3, #1
 8005fe8:	70d3      	strb	r3, [r2, #3]
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 8005fea:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8005fee:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8005ff2:	494f      	ldr	r1, [pc, #316]	@ (8006130 <tud_task_ext+0x2ec>)
 8005ff4:	0052      	lsls	r2, r2, #1
 8005ff6:	440a      	add	r2, r1
 8005ff8:	4413      	add	r3, r2
 8005ffa:	f103 0220 	add.w	r2, r3, #32
 8005ffe:	78d3      	ldrb	r3, [r2, #3]
 8006000:	f023 0304 	bic.w	r3, r3, #4
 8006004:	70d3      	strb	r3, [r2, #3]

        if (0 == epnum) {
 8006006:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800600a:	2b00      	cmp	r3, #0
 800600c:	d107      	bne.n	800601e <tud_task_ext+0x1da>
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 800600e:	7b38      	ldrb	r0, [r7, #12]
 8006010:	7c7a      	ldrb	r2, [r7, #17]
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 8006018:	f001 fc48 	bl	80078ac <usbd_control_xfer_cb>
          TU_ASSERT(driver,);

          TU_LOG_USBD("  %s xfer callback\r\n", driver->name);
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
        }
        break;
 800601c:	e0ab      	b.n	8006176 <tud_task_ext+0x332>
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800601e:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8006022:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8006026:	4942      	ldr	r1, [pc, #264]	@ (8006130 <tud_task_ext+0x2ec>)
 8006028:	0052      	lsls	r2, r2, #1
 800602a:	440a      	add	r2, r1
 800602c:	4413      	add	r3, r2
 800602e:	3317      	adds	r3, #23
 8006030:	781b      	ldrb	r3, [r3, #0]
 8006032:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  usbd_class_driver_t const *driver = NULL;
 8006036:	2300      	movs	r3, #0
 8006038:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 800603a:	4b40      	ldr	r3, [pc, #256]	@ (800613c <tud_task_ext+0x2f8>)
 800603c:	781b      	ldrb	r3, [r3, #0]
 800603e:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8006042:	429a      	cmp	r2, r3
 8006044:	d20a      	bcs.n	800605c <tud_task_ext+0x218>
    driver = &_app_driver[drvid];
 8006046:	4b3e      	ldr	r3, [pc, #248]	@ (8006140 <tud_task_ext+0x2fc>)
 8006048:	6819      	ldr	r1, [r3, #0]
 800604a:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800604e:	4613      	mov	r3, r2
 8006050:	00db      	lsls	r3, r3, #3
 8006052:	4413      	add	r3, r2
 8006054:	009b      	lsls	r3, r3, #2
 8006056:	440b      	add	r3, r1
 8006058:	623b      	str	r3, [r7, #32]
 800605a:	e013      	b.n	8006084 <tud_task_ext+0x240>
    drvid -= _app_driver_count;
 800605c:	4b37      	ldr	r3, [pc, #220]	@ (800613c <tud_task_ext+0x2f8>)
 800605e:	781b      	ldrb	r3, [r3, #0]
 8006060:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8006064:	1ad3      	subs	r3, r2, r3
 8006066:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800606a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800606e:	2b00      	cmp	r3, #0
 8006070:	d108      	bne.n	8006084 <tud_task_ext+0x240>
      driver = &_usbd_driver[drvid];
 8006072:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8006076:	4613      	mov	r3, r2
 8006078:	00db      	lsls	r3, r3, #3
 800607a:	4413      	add	r3, r2
 800607c:	009b      	lsls	r3, r3, #2
 800607e:	4a31      	ldr	r2, [pc, #196]	@ (8006144 <tud_task_ext+0x300>)
 8006080:	4413      	add	r3, r2
 8006082:	623b      	str	r3, [r7, #32]
  return driver;
 8006084:	6a3b      	ldr	r3, [r7, #32]
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 8006086:	643b      	str	r3, [r7, #64]	@ 0x40
          TU_ASSERT(driver,);
 8006088:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800608a:	2b00      	cmp	r3, #0
 800608c:	d109      	bne.n	80060a2 <tud_task_ext+0x25e>
 800608e:	4b2a      	ldr	r3, [pc, #168]	@ (8006138 <tud_task_ext+0x2f4>)
 8006090:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006092:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f003 0301 	and.w	r3, r3, #1
 800609a:	2b00      	cmp	r3, #0
 800609c:	d072      	beq.n	8006184 <tud_task_ext+0x340>
 800609e:	be00      	bkpt	0x0000
 80060a0:	e070      	b.n	8006184 <tud_task_ext+0x340>
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 80060a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060a4:	699c      	ldr	r4, [r3, #24]
 80060a6:	7b38      	ldrb	r0, [r7, #12]
 80060a8:	7c7a      	ldrb	r2, [r7, #17]
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 80060b0:	47a0      	blx	r4
        break;
 80060b2:	e060      	b.n	8006176 <tud_task_ext+0x332>

      case DCD_EVENT_SUSPEND:
        // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
        // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ), which result in a series of event
        // e.g suspend -> resume -> unplug/plug. Skip suspend/resume if not connected
        if (_usbd_dev.connected) {
 80060b4:	4b1e      	ldr	r3, [pc, #120]	@ (8006130 <tud_task_ext+0x2ec>)
 80060b6:	781b      	ldrb	r3, [r3, #0]
 80060b8:	b2db      	uxtb	r3, r3
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d052      	beq.n	8006164 <tud_task_ext+0x320>
          TU_LOG_USBD(": Remote Wakeup = %u\r\n", _usbd_dev.remote_wakeup_en);
          tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 80060be:	4b1c      	ldr	r3, [pc, #112]	@ (8006130 <tud_task_ext+0x2ec>)
 80060c0:	78db      	ldrb	r3, [r3, #3]
 80060c2:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80060c6:	b2db      	uxtb	r3, r3
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	bf14      	ite	ne
 80060cc:	2301      	movne	r3, #1
 80060ce:	2300      	moveq	r3, #0
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	4618      	mov	r0, r3
 80060d4:	f7ff fcf6 	bl	8005ac4 <tud_suspend_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 80060d8:	e044      	b.n	8006164 <tud_task_ext+0x320>

      case DCD_EVENT_RESUME:
        if (_usbd_dev.connected) {
 80060da:	4b15      	ldr	r3, [pc, #84]	@ (8006130 <tud_task_ext+0x2ec>)
 80060dc:	781b      	ldrb	r3, [r3, #0]
 80060de:	b2db      	uxtb	r3, r3
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d041      	beq.n	8006168 <tud_task_ext+0x324>
          TU_LOG_USBD("\r\n");
          tud_resume_cb();
 80060e4:	f7ff fcf9 	bl	8005ada <tud_resume_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 80060e8:	e03e      	b.n	8006168 <tud_task_ext+0x324>

      case USBD_EVENT_FUNC_CALL:
        TU_LOG_USBD("\r\n");
        if (event.func_call.func != NULL) {
 80060ea:	693b      	ldr	r3, [r7, #16]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d03d      	beq.n	800616c <tud_task_ext+0x328>
          event.func_call.func(event.func_call.param);
 80060f0:	693b      	ldr	r3, [r7, #16]
 80060f2:	697a      	ldr	r2, [r7, #20]
 80060f4:	4610      	mov	r0, r2
 80060f6:	4798      	blx	r3
        }
        break;
 80060f8:	e038      	b.n	800616c <tud_task_ext+0x328>

      case DCD_EVENT_SOF:
        if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 80060fa:	4b0d      	ldr	r3, [pc, #52]	@ (8006130 <tud_task_ext+0x2ec>)
 80060fc:	799b      	ldrb	r3, [r3, #6]
 80060fe:	b2db      	uxtb	r3, r3
 8006100:	61fb      	str	r3, [r7, #28]
 8006102:	2300      	movs	r3, #0
 8006104:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8006106:	7efb      	ldrb	r3, [r7, #27]
 8006108:	69fa      	ldr	r2, [r7, #28]
 800610a:	fa22 f303 	lsr.w	r3, r2, r3
 800610e:	f003 0301 	and.w	r3, r3, #1
 8006112:	2b00      	cmp	r3, #0
 8006114:	bf14      	ite	ne
 8006116:	2301      	movne	r3, #1
 8006118:	2300      	moveq	r3, #0
 800611a:	b2db      	uxtb	r3, r3
 800611c:	2b00      	cmp	r3, #0
 800611e:	d027      	beq.n	8006170 <tud_task_ext+0x32c>
          TU_LOG_USBD("\r\n");
          tud_sof_cb(event.sof.frame_count);
 8006120:	693b      	ldr	r3, [r7, #16]
 8006122:	4618      	mov	r0, r3
 8006124:	f7ff fc9a 	bl	8005a5c <tud_sof_cb>
        }
      break;
 8006128:	e022      	b.n	8006170 <tud_task_ext+0x32c>
 800612a:	bf00      	nop
 800612c:	200008f0 	.word	0x200008f0
 8006130:	200007f8 	.word	0x200007f8
 8006134:	20000827 	.word	0x20000827
 8006138:	e000edf0 	.word	0xe000edf0
 800613c:	2000082c 	.word	0x2000082c
 8006140:	20000828 	.word	0x20000828
 8006144:	0800ae94 	.word	0x0800ae94

      default:
        TU_BREAKPOINT();
 8006148:	4b10      	ldr	r3, [pc, #64]	@ (800618c <tud_task_ext+0x348>)
 800614a:	637b      	str	r3, [r7, #52]	@ 0x34
 800614c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f003 0301 	and.w	r3, r3, #1
 8006154:	2b00      	cmp	r3, #0
 8006156:	d00d      	beq.n	8006174 <tud_task_ext+0x330>
 8006158:	be00      	bkpt	0x0000
        break;
 800615a:	e00b      	b.n	8006174 <tud_task_ext+0x330>
          break;
 800615c:	bf00      	nop
 800615e:	e680      	b.n	8005e62 <tud_task_ext+0x1e>
        break;
 8006160:	bf00      	nop
 8006162:	e67e      	b.n	8005e62 <tud_task_ext+0x1e>
        break;
 8006164:	bf00      	nop
 8006166:	e67c      	b.n	8005e62 <tud_task_ext+0x1e>
        break;
 8006168:	bf00      	nop
 800616a:	e67a      	b.n	8005e62 <tud_task_ext+0x1e>
        break;
 800616c:	bf00      	nop
 800616e:	e678      	b.n	8005e62 <tud_task_ext+0x1e>
      break;
 8006170:	bf00      	nop
 8006172:	e676      	b.n	8005e62 <tud_task_ext+0x1e>
        break;
 8006174:	bf00      	nop
  while (1) {
 8006176:	e674      	b.n	8005e62 <tud_task_ext+0x1e>
    return;
 8006178:	bf00      	nop
 800617a:	e004      	b.n	8006186 <tud_task_ext+0x342>
      return;
 800617c:	bf00      	nop
 800617e:	e002      	b.n	8006186 <tud_task_ext+0x342>
        TU_ASSERT(_usbd_queued_setup > 0,);
 8006180:	bf00      	nop
 8006182:	e000      	b.n	8006186 <tud_task_ext+0x342>
          TU_ASSERT(driver,);
 8006184:	bf00      	nop
#if CFG_TUSB_OS != OPT_OS_NONE && CFG_TUSB_OS != OPT_OS_PICO
    // return if there is no more events, for application to run other background
    if (osal_queue_empty(_usbd_q)) { return; }
#endif
  }
}
 8006186:	374c      	adds	r7, #76	@ 0x4c
 8006188:	46bd      	mov	sp, r7
 800618a:	bd90      	pop	{r4, r7, pc}
 800618c:	e000edf0 	.word	0xe000edf0

08006190 <invoke_class_control>:
//--------------------------------------------------------------------+
// Control Request Parser & Handling
//--------------------------------------------------------------------+

// Helper to invoke class driver control request handler
static bool invoke_class_control(uint8_t rhport, usbd_class_driver_t const * driver, tusb_control_request_t const * request) {
 8006190:	b580      	push	{r7, lr}
 8006192:	b084      	sub	sp, #16
 8006194:	af00      	add	r7, sp, #0
 8006196:	4603      	mov	r3, r0
 8006198:	60b9      	str	r1, [r7, #8]
 800619a:	607a      	str	r2, [r7, #4]
 800619c:	73fb      	strb	r3, [r7, #15]
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	695b      	ldr	r3, [r3, #20]
 80061a2:	4618      	mov	r0, r3
 80061a4:	f001 fb58 	bl	8007858 <usbd_control_set_complete_callback>
  TU_LOG_USBD("  %s control request\r\n", driver->name);
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	695b      	ldr	r3, [r3, #20]
 80061ac:	7bf8      	ldrb	r0, [r7, #15]
 80061ae:	687a      	ldr	r2, [r7, #4]
 80061b0:	2101      	movs	r1, #1
 80061b2:	4798      	blx	r3
 80061b4:	4603      	mov	r3, r0
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3710      	adds	r7, #16
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}
	...

080061c0 <process_control_request>:

// This handles the actual request and its response.
// Returns false if unable to complete the request, causing caller to stall control endpoints.
static bool process_control_request(uint8_t rhport, tusb_control_request_t const * p_request) {
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b09a      	sub	sp, #104	@ 0x68
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	4603      	mov	r3, r0
 80061c8:	6039      	str	r1, [r7, #0]
 80061ca:	71fb      	strb	r3, [r7, #7]
  usbd_control_set_complete_callback(NULL);
 80061cc:	2000      	movs	r0, #0
 80061ce:	f001 fb43 	bl	8007858 <usbd_control_set_complete_callback>
  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	781b      	ldrb	r3, [r3, #0]
 80061d6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80061da:	b2db      	uxtb	r3, r3
 80061dc:	2b60      	cmp	r3, #96	@ 0x60
 80061de:	d10a      	bne.n	80061f6 <process_control_request+0x36>
 80061e0:	4ba6      	ldr	r3, [pc, #664]	@ (800647c <process_control_request+0x2bc>)
 80061e2:	633b      	str	r3, [r7, #48]	@ 0x30
 80061e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f003 0301 	and.w	r3, r3, #1
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d000      	beq.n	80061f2 <process_control_request+0x32>
 80061f0:	be00      	bkpt	0x0000
 80061f2:	2300      	movs	r3, #0
 80061f4:	e2be      	b.n	8006774 <process_control_request+0x5b4>

  // Vendor request
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR ) {
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	781b      	ldrb	r3, [r3, #0]
 80061fa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80061fe:	b2db      	uxtb	r3, r3
 8006200:	2b40      	cmp	r3, #64	@ 0x40
 8006202:	d10a      	bne.n	800621a <process_control_request+0x5a>
    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 8006204:	489e      	ldr	r0, [pc, #632]	@ (8006480 <process_control_request+0x2c0>)
 8006206:	f001 fb27 	bl	8007858 <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 800620a:	79fb      	ldrb	r3, [r7, #7]
 800620c:	683a      	ldr	r2, [r7, #0]
 800620e:	2101      	movs	r1, #1
 8006210:	4618      	mov	r0, r3
 8006212:	f7ff fc69 	bl	8005ae8 <tud_vendor_control_xfer_cb>
 8006216:	4603      	mov	r3, r0
 8006218:	e2ac      	b.n	8006774 <process_control_request+0x5b4>
    TU_LOG_USBD("  %s", tu_str_std_request[p_request->bRequest]);
    if (TUSB_REQ_GET_DESCRIPTOR != p_request->bRequest) TU_LOG_USBD("\r\n");
  }
#endif

  switch (p_request->bmRequestType_bit.recipient) { //-V2520
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	781b      	ldrb	r3, [r3, #0]
 800621e:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8006222:	b2db      	uxtb	r3, r3
 8006224:	2b02      	cmp	r3, #2
 8006226:	f000 81c3 	beq.w	80065b0 <process_control_request+0x3f0>
 800622a:	2b02      	cmp	r3, #2
 800622c:	f300 8295 	bgt.w	800675a <process_control_request+0x59a>
 8006230:	2b00      	cmp	r3, #0
 8006232:	d003      	beq.n	800623c <process_control_request+0x7c>
 8006234:	2b01      	cmp	r3, #1
 8006236:	f000 8145 	beq.w	80064c4 <process_control_request+0x304>
 800623a:	e28e      	b.n	800675a <process_control_request+0x59a>
    //------------- Device Requests e.g in enumeration -------------//
    case TUSB_REQ_RCPT_DEVICE:
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type ) {
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	781b      	ldrb	r3, [r3, #0]
 8006240:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006244:	b2db      	uxtb	r3, r3
 8006246:	2b20      	cmp	r3, #32
 8006248:	d14a      	bne.n	80062e0 <process_control_request+0x120>
        uint8_t const itf = tu_u16_low(p_request->wIndex);
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	889b      	ldrh	r3, [r3, #4]
 800624e:	b29b      	uxth	r3, r3
 8006250:	85fb      	strh	r3, [r7, #46]	@ 0x2e
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8006252:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006254:	b2db      	uxtb	r3, r3
 8006256:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800625a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800625e:	2b0f      	cmp	r3, #15
 8006260:	d901      	bls.n	8006266 <process_control_request+0xa6>
 8006262:	2300      	movs	r3, #0
 8006264:	e286      	b.n	8006774 <process_control_request+0x5b4>

        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8006266:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800626a:	4a86      	ldr	r2, [pc, #536]	@ (8006484 <process_control_request+0x2c4>)
 800626c:	4413      	add	r3, r2
 800626e:	79db      	ldrb	r3, [r3, #7]
 8006270:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  usbd_class_driver_t const *driver = NULL;
 8006274:	2300      	movs	r3, #0
 8006276:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (drvid < _app_driver_count) {
 8006278:	4b83      	ldr	r3, [pc, #524]	@ (8006488 <process_control_request+0x2c8>)
 800627a:	781b      	ldrb	r3, [r3, #0]
 800627c:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8006280:	429a      	cmp	r2, r3
 8006282:	d20a      	bcs.n	800629a <process_control_request+0xda>
    driver = &_app_driver[drvid];
 8006284:	4b81      	ldr	r3, [pc, #516]	@ (800648c <process_control_request+0x2cc>)
 8006286:	6819      	ldr	r1, [r3, #0]
 8006288:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800628c:	4613      	mov	r3, r2
 800628e:	00db      	lsls	r3, r3, #3
 8006290:	4413      	add	r3, r2
 8006292:	009b      	lsls	r3, r3, #2
 8006294:	440b      	add	r3, r1
 8006296:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006298:	e013      	b.n	80062c2 <process_control_request+0x102>
    drvid -= _app_driver_count;
 800629a:	4b7b      	ldr	r3, [pc, #492]	@ (8006488 <process_control_request+0x2c8>)
 800629c:	781b      	ldrb	r3, [r3, #0]
 800629e:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80062a2:	1ad3      	subs	r3, r2, r3
 80062a4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 80062a8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d108      	bne.n	80062c2 <process_control_request+0x102>
      driver = &_usbd_driver[drvid];
 80062b0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80062b4:	4613      	mov	r3, r2
 80062b6:	00db      	lsls	r3, r3, #3
 80062b8:	4413      	add	r3, r2
 80062ba:	009b      	lsls	r3, r3, #2
 80062bc:	4a74      	ldr	r2, [pc, #464]	@ (8006490 <process_control_request+0x2d0>)
 80062be:	4413      	add	r3, r2
 80062c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return driver;
 80062c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 80062c4:	63bb      	str	r3, [r7, #56]	@ 0x38
        TU_VERIFY(driver);
 80062c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d101      	bne.n	80062d0 <process_control_request+0x110>
 80062cc:	2300      	movs	r3, #0
 80062ce:	e251      	b.n	8006774 <process_control_request+0x5b4>

        // forward to class driver: "non-STD request to Interface"
        return invoke_class_control(rhport, driver, p_request);
 80062d0:	79fb      	ldrb	r3, [r7, #7]
 80062d2:	683a      	ldr	r2, [r7, #0]
 80062d4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80062d6:	4618      	mov	r0, r3
 80062d8:	f7ff ff5a 	bl	8006190 <invoke_class_control>
 80062dc:	4603      	mov	r3, r0
 80062de:	e249      	b.n	8006774 <process_control_request+0x5b4>
      }

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	781b      	ldrb	r3, [r3, #0]
 80062e4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80062e8:	b2db      	uxtb	r3, r3
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d00a      	beq.n	8006304 <process_control_request+0x144>
        // Non-standard request is not supported
        TU_BREAKPOINT();
 80062ee:	4b63      	ldr	r3, [pc, #396]	@ (800647c <process_control_request+0x2bc>)
 80062f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80062f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f003 0301 	and.w	r3, r3, #1
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d000      	beq.n	8006300 <process_control_request+0x140>
 80062fe:	be00      	bkpt	0x0000
        return false;
 8006300:	2300      	movs	r3, #0
 8006302:	e237      	b.n	8006774 <process_control_request+0x5b4>
      }

      switch (p_request->bRequest) { //-V2520
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	785b      	ldrb	r3, [r3, #1]
 8006308:	2b09      	cmp	r3, #9
 800630a:	f200 80ce 	bhi.w	80064aa <process_control_request+0x2ea>
 800630e:	a201      	add	r2, pc, #4	@ (adr r2, 8006314 <process_control_request+0x154>)
 8006310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006314:	08006495 	.word	0x08006495
 8006318:	08006457 	.word	0x08006457
 800631c:	080064ab 	.word	0x080064ab
 8006320:	08006431 	.word	0x08006431
 8006324:	080064ab 	.word	0x080064ab
 8006328:	0800633d 	.word	0x0800633d
 800632c:	08006417 	.word	0x08006417
 8006330:	080064ab 	.word	0x080064ab
 8006334:	0800635d 	.word	0x0800635d
 8006338:	08006373 	.word	0x08006373
        case TUSB_REQ_SET_ADDRESS:
          // Depending on mcu, status phase could be sent either before or after changing device address,
          // or even require stack to not response with status at all
          // Therefore DCD must take full responsibility to response and include zlp status packet if needed.
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 800633c:	6838      	ldr	r0, [r7, #0]
 800633e:	f001 fa9b 	bl	8007878 <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	885b      	ldrh	r3, [r3, #2]
 8006346:	b29b      	uxth	r3, r3
 8006348:	b2da      	uxtb	r2, r3
 800634a:	79fb      	ldrb	r3, [r7, #7]
 800634c:	4611      	mov	r1, r2
 800634e:	4618      	mov	r0, r3
 8006350:	f002 f92c 	bl	80085ac <dcd_set_address>
          // skip tud_control_status()
          _usbd_dev.addressed = 1;
 8006354:	4b4b      	ldr	r3, [pc, #300]	@ (8006484 <process_control_request+0x2c4>)
 8006356:	2201      	movs	r2, #1
 8006358:	705a      	strb	r2, [r3, #1]
        break;
 800635a:	e0b2      	b.n	80064c2 <process_control_request+0x302>

        case TUSB_REQ_GET_CONFIGURATION: {
          uint8_t cfg_num = _usbd_dev.cfg_num;
 800635c:	4b49      	ldr	r3, [pc, #292]	@ (8006484 <process_control_request+0x2c4>)
 800635e:	791b      	ldrb	r3, [r3, #4]
 8006360:	74fb      	strb	r3, [r7, #19]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 8006362:	f107 0213 	add.w	r2, r7, #19
 8006366:	79f8      	ldrb	r0, [r7, #7]
 8006368:	2301      	movs	r3, #1
 800636a:	6839      	ldr	r1, [r7, #0]
 800636c:	f001 f9f8 	bl	8007760 <tud_control_xfer>
        }
        break;
 8006370:	e0a7      	b.n	80064c2 <process_control_request+0x302>

        case TUSB_REQ_SET_CONFIGURATION: {
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	885b      	ldrh	r3, [r3, #2]
 8006376:	b29b      	uxth	r3, r3
 8006378:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

          // Only process if new configure is different
          if (_usbd_dev.cfg_num != cfg_num) {
 800637c:	4b41      	ldr	r3, [pc, #260]	@ (8006484 <process_control_request+0x2c4>)
 800637e:	791b      	ldrb	r3, [r3, #4]
 8006380:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8006384:	429a      	cmp	r2, r3
 8006386:	d040      	beq.n	800640a <process_control_request+0x24a>
            if (_usbd_dev.cfg_num != 0) {
 8006388:	4b3e      	ldr	r3, [pc, #248]	@ (8006484 <process_control_request+0x2c4>)
 800638a:	791b      	ldrb	r3, [r3, #4]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d014      	beq.n	80063ba <process_control_request+0x1fa>
              // already configured: need to clear all endpoints and driver first
              TU_LOG_USBD("  Clear current Configuration (%u) before switching\r\n", _usbd_dev.cfg_num);

              dcd_sof_enable(rhport, false);
 8006390:	79fb      	ldrb	r3, [r7, #7]
 8006392:	2100      	movs	r1, #0
 8006394:	4618      	mov	r0, r3
 8006396:	f002 f987 	bl	80086a8 <dcd_sof_enable>
              dcd_edpt_close_all(rhport);
 800639a:	79fb      	ldrb	r3, [r7, #7]
 800639c:	4618      	mov	r0, r3
 800639e:	f002 f9f3 	bl	8008788 <dcd_edpt_close_all>

              // close all drivers and current configured state except bus speed
              const uint8_t speed = _usbd_dev.speed;
 80063a2:	4b38      	ldr	r3, [pc, #224]	@ (8006484 <process_control_request+0x2c4>)
 80063a4:	795b      	ldrb	r3, [r3, #5]
 80063a6:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
              configuration_reset(rhport);
 80063aa:	79fb      	ldrb	r3, [r7, #7]
 80063ac:	4618      	mov	r0, r3
 80063ae:	f7ff fccd 	bl	8005d4c <configuration_reset>

              _usbd_dev.speed = speed; // restore speed
 80063b2:	4a34      	ldr	r2, [pc, #208]	@ (8006484 <process_control_request+0x2c4>)
 80063b4:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80063b8:	7153      	strb	r3, [r2, #5]
            }

            _usbd_dev.cfg_num = cfg_num;
 80063ba:	4a32      	ldr	r2, [pc, #200]	@ (8006484 <process_control_request+0x2c4>)
 80063bc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80063c0:	7113      	strb	r3, [r2, #4]

            // Handle the new configuration
            if (cfg_num == 0) {
 80063c2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d102      	bne.n	80063d0 <process_control_request+0x210>
              tud_umount_cb();
 80063ca:	f7ff fb74 	bl	8005ab6 <tud_umount_cb>
 80063ce:	e01c      	b.n	800640a <process_control_request+0x24a>
            } else {
              if (!process_set_config(rhport, cfg_num)) {
 80063d0:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80063d4:	79fb      	ldrb	r3, [r7, #7]
 80063d6:	4611      	mov	r1, r2
 80063d8:	4618      	mov	r0, r3
 80063da:	f000 f9d1 	bl	8006780 <process_set_config>
 80063de:	4603      	mov	r3, r0
 80063e0:	f083 0301 	eor.w	r3, r3, #1
 80063e4:	b2db      	uxtb	r3, r3
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d00d      	beq.n	8006406 <process_control_request+0x246>
                _usbd_dev.cfg_num = 0;
 80063ea:	4b26      	ldr	r3, [pc, #152]	@ (8006484 <process_control_request+0x2c4>)
 80063ec:	2200      	movs	r2, #0
 80063ee:	711a      	strb	r2, [r3, #4]
                TU_ASSERT(false);
 80063f0:	4b22      	ldr	r3, [pc, #136]	@ (800647c <process_control_request+0x2bc>)
 80063f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f003 0301 	and.w	r3, r3, #1
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d000      	beq.n	8006402 <process_control_request+0x242>
 8006400:	be00      	bkpt	0x0000
 8006402:	2300      	movs	r3, #0
 8006404:	e1b6      	b.n	8006774 <process_control_request+0x5b4>
              }
              tud_mount_cb();
 8006406:	f7ff fb4f 	bl	8005aa8 <tud_mount_cb>
            }
          }

          tud_control_status(rhport, p_request);
 800640a:	79fb      	ldrb	r3, [r7, #7]
 800640c:	6839      	ldr	r1, [r7, #0]
 800640e:	4618      	mov	r0, r3
 8006410:	f001 f922 	bl	8007658 <tud_control_status>
        }
        break;
 8006414:	e055      	b.n	80064c2 <process_control_request+0x302>

        case TUSB_REQ_GET_DESCRIPTOR:
          TU_VERIFY(process_get_descriptor(rhport, p_request));
 8006416:	79fb      	ldrb	r3, [r7, #7]
 8006418:	6839      	ldr	r1, [r7, #0]
 800641a:	4618      	mov	r0, r3
 800641c:	f000 fad8 	bl	80069d0 <process_get_descriptor>
 8006420:	4603      	mov	r3, r0
 8006422:	f083 0301 	eor.w	r3, r3, #1
 8006426:	b2db      	uxtb	r3, r3
 8006428:	2b00      	cmp	r3, #0
 800642a:	d049      	beq.n	80064c0 <process_control_request+0x300>
 800642c:	2300      	movs	r3, #0
 800642e:	e1a1      	b.n	8006774 <process_control_request+0x5b4>
        break;

        case TUSB_REQ_SET_FEATURE:
          switch(p_request->wValue) { //-V2520
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	885b      	ldrh	r3, [r3, #2]
 8006434:	b29b      	uxth	r3, r3
 8006436:	2b01      	cmp	r3, #1
 8006438:	d10b      	bne.n	8006452 <process_control_request+0x292>
            case TUSB_REQ_FEATURE_REMOTE_WAKEUP:
              TU_LOG_USBD("    Enable Remote Wakeup\r\n");
              // Host may enable remote wake up before suspending especially HID device
              _usbd_dev.remote_wakeup_en = 1;
 800643a:	4a12      	ldr	r2, [pc, #72]	@ (8006484 <process_control_request+0x2c4>)
 800643c:	78d3      	ldrb	r3, [r2, #3]
 800643e:	f043 0302 	orr.w	r3, r3, #2
 8006442:	70d3      	strb	r3, [r2, #3]
              tud_control_status(rhport, p_request);
 8006444:	79fb      	ldrb	r3, [r7, #7]
 8006446:	6839      	ldr	r1, [r7, #0]
 8006448:	4618      	mov	r0, r3
 800644a:	f001 f905 	bl	8007658 <tud_control_status>
              break;
 800644e:	bf00      	nop
            #endif

            // Stall unsupported feature selector
            default: return false;
          }
        break;
 8006450:	e037      	b.n	80064c2 <process_control_request+0x302>
            default: return false;
 8006452:	2300      	movs	r3, #0
 8006454:	e18e      	b.n	8006774 <process_control_request+0x5b4>

        case TUSB_REQ_CLEAR_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	885b      	ldrh	r3, [r3, #2]
 800645a:	b29b      	uxth	r3, r3
 800645c:	2b01      	cmp	r3, #1
 800645e:	d001      	beq.n	8006464 <process_control_request+0x2a4>
 8006460:	2300      	movs	r3, #0
 8006462:	e187      	b.n	8006774 <process_control_request+0x5b4>
          TU_LOG_USBD("    Disable Remote Wakeup\r\n");

          // Host may disable remote wake up after resuming
          _usbd_dev.remote_wakeup_en = 0;
 8006464:	4a07      	ldr	r2, [pc, #28]	@ (8006484 <process_control_request+0x2c4>)
 8006466:	78d3      	ldrb	r3, [r2, #3]
 8006468:	f023 0302 	bic.w	r3, r3, #2
 800646c:	70d3      	strb	r3, [r2, #3]
          tud_control_status(rhport, p_request);
 800646e:	79fb      	ldrb	r3, [r7, #7]
 8006470:	6839      	ldr	r1, [r7, #0]
 8006472:	4618      	mov	r0, r3
 8006474:	f001 f8f0 	bl	8007658 <tud_control_status>
          break;
 8006478:	e023      	b.n	80064c2 <process_control_request+0x302>
 800647a:	bf00      	nop
 800647c:	e000edf0 	.word	0xe000edf0
 8006480:	08005ae9 	.word	0x08005ae9
 8006484:	200007f8 	.word	0x200007f8
 8006488:	2000082c 	.word	0x2000082c
 800648c:	20000828 	.word	0x20000828
 8006490:	0800ae94 	.word	0x0800ae94

        case TUSB_REQ_GET_STATUS: {
          // Device status bit mask
          // - Bit 0: Self Powered TODO must invoke callback to get actual status
          // - Bit 1: Remote Wakeup enabled
          uint16_t status = (uint16_t)_usbd_dev.dev_state_bm;
 8006494:	4ba5      	ldr	r3, [pc, #660]	@ (800672c <process_control_request+0x56c>)
 8006496:	78db      	ldrb	r3, [r3, #3]
 8006498:	823b      	strh	r3, [r7, #16]
          tud_control_xfer(rhport, p_request, &status, 2);
 800649a:	f107 0210 	add.w	r2, r7, #16
 800649e:	79f8      	ldrb	r0, [r7, #7]
 80064a0:	2302      	movs	r3, #2
 80064a2:	6839      	ldr	r1, [r7, #0]
 80064a4:	f001 f95c 	bl	8007760 <tud_control_xfer>
          break;
 80064a8:	e00b      	b.n	80064c2 <process_control_request+0x302>
        }

        // Unknown/Unsupported request
        default: TU_BREAKPOINT(); return false;
 80064aa:	4ba1      	ldr	r3, [pc, #644]	@ (8006730 <process_control_request+0x570>)
 80064ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80064ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f003 0301 	and.w	r3, r3, #1
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d000      	beq.n	80064bc <process_control_request+0x2fc>
 80064ba:	be00      	bkpt	0x0000
 80064bc:	2300      	movs	r3, #0
 80064be:	e159      	b.n	8006774 <process_control_request+0x5b4>
        break;
 80064c0:	bf00      	nop
      }
    break;
 80064c2:	e156      	b.n	8006772 <process_control_request+0x5b2>

    //------------- Class/Interface Specific Request -------------//
    case TUSB_REQ_RCPT_INTERFACE: {
      uint8_t const itf = tu_u16_low(p_request->wIndex);
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	889b      	ldrh	r3, [r3, #4]
 80064c8:	b29b      	uxth	r3, r3
 80064ca:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80064cc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80064ce:	b2db      	uxtb	r3, r3
 80064d0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 80064d4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80064d8:	2b0f      	cmp	r3, #15
 80064da:	d901      	bls.n	80064e0 <process_control_request+0x320>
 80064dc:	2300      	movs	r3, #0
 80064de:	e149      	b.n	8006774 <process_control_request+0x5b4>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 80064e0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80064e4:	4a91      	ldr	r2, [pc, #580]	@ (800672c <process_control_request+0x56c>)
 80064e6:	4413      	add	r3, r2
 80064e8:	79db      	ldrb	r3, [r3, #7]
 80064ea:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  usbd_class_driver_t const *driver = NULL;
 80064ee:	2300      	movs	r3, #0
 80064f0:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 80064f2:	4b90      	ldr	r3, [pc, #576]	@ (8006734 <process_control_request+0x574>)
 80064f4:	781b      	ldrb	r3, [r3, #0]
 80064f6:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80064fa:	429a      	cmp	r2, r3
 80064fc:	d20a      	bcs.n	8006514 <process_control_request+0x354>
    driver = &_app_driver[drvid];
 80064fe:	4b8e      	ldr	r3, [pc, #568]	@ (8006738 <process_control_request+0x578>)
 8006500:	6819      	ldr	r1, [r3, #0]
 8006502:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8006506:	4613      	mov	r3, r2
 8006508:	00db      	lsls	r3, r3, #3
 800650a:	4413      	add	r3, r2
 800650c:	009b      	lsls	r3, r3, #2
 800650e:	440b      	add	r3, r1
 8006510:	623b      	str	r3, [r7, #32]
 8006512:	e013      	b.n	800653c <process_control_request+0x37c>
    drvid -= _app_driver_count;
 8006514:	4b87      	ldr	r3, [pc, #540]	@ (8006734 <process_control_request+0x574>)
 8006516:	781b      	ldrb	r3, [r3, #0]
 8006518:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800651c:	1ad3      	subs	r3, r2, r3
 800651e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8006522:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006526:	2b00      	cmp	r3, #0
 8006528:	d108      	bne.n	800653c <process_control_request+0x37c>
      driver = &_usbd_driver[drvid];
 800652a:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800652e:	4613      	mov	r3, r2
 8006530:	00db      	lsls	r3, r3, #3
 8006532:	4413      	add	r3, r2
 8006534:	009b      	lsls	r3, r3, #2
 8006536:	4a81      	ldr	r2, [pc, #516]	@ (800673c <process_control_request+0x57c>)
 8006538:	4413      	add	r3, r2
 800653a:	623b      	str	r3, [r7, #32]
  return driver;
 800653c:	6a3b      	ldr	r3, [r7, #32]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800653e:	653b      	str	r3, [r7, #80]	@ 0x50
      TU_VERIFY(driver);
 8006540:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006542:	2b00      	cmp	r3, #0
 8006544:	d101      	bne.n	800654a <process_control_request+0x38a>
 8006546:	2300      	movs	r3, #0
 8006548:	e114      	b.n	8006774 <process_control_request+0x5b4>

      // all requests to Interface (STD or Class) is forwarded to class driver.
      // notable requests are: GET HID REPORT DESCRIPTOR, SET_INTERFACE, GET_INTERFACE
      if (!invoke_class_control(rhport, driver, p_request)) {
 800654a:	79fb      	ldrb	r3, [r7, #7]
 800654c:	683a      	ldr	r2, [r7, #0]
 800654e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006550:	4618      	mov	r0, r3
 8006552:	f7ff fe1d 	bl	8006190 <invoke_class_control>
 8006556:	4603      	mov	r3, r0
 8006558:	f083 0301 	eor.w	r3, r3, #1
 800655c:	b2db      	uxtb	r3, r3
 800655e:	2b00      	cmp	r3, #0
 8006560:	f000 8106 	beq.w	8006770 <process_control_request+0x5b0>
        // For GET_INTERFACE and SET_INTERFACE, it is mandatory to respond even if the class
        // driver doesn't use alternate settings or implement this
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	781b      	ldrb	r3, [r3, #0]
 8006568:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800656c:	b2db      	uxtb	r3, r3
 800656e:	2b00      	cmp	r3, #0
 8006570:	d001      	beq.n	8006576 <process_control_request+0x3b6>
 8006572:	2300      	movs	r3, #0
 8006574:	e0fe      	b.n	8006774 <process_control_request+0x5b4>

        // Clear complete callback if driver set since it can also stall the request.
        usbd_control_set_complete_callback(NULL);
 8006576:	2000      	movs	r0, #0
 8006578:	f001 f96e 	bl	8007858 <usbd_control_set_complete_callback>

        switch (p_request->bRequest) { //-V2520
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	785b      	ldrb	r3, [r3, #1]
 8006580:	2b0a      	cmp	r3, #10
 8006582:	d002      	beq.n	800658a <process_control_request+0x3ca>
 8006584:	2b0b      	cmp	r3, #11
 8006586:	d00a      	beq.n	800659e <process_control_request+0x3de>
 8006588:	e00f      	b.n	80065aa <process_control_request+0x3ea>
          case TUSB_REQ_GET_INTERFACE: {
            uint8_t alternate = 0;
 800658a:	2300      	movs	r3, #0
 800658c:	73fb      	strb	r3, [r7, #15]
            tud_control_xfer(rhport, p_request, &alternate, 1);
 800658e:	f107 020f 	add.w	r2, r7, #15
 8006592:	79f8      	ldrb	r0, [r7, #7]
 8006594:	2301      	movs	r3, #1
 8006596:	6839      	ldr	r1, [r7, #0]
 8006598:	f001 f8e2 	bl	8007760 <tud_control_xfer>
            break;
 800659c:	e007      	b.n	80065ae <process_control_request+0x3ee>
          }

          case TUSB_REQ_SET_INTERFACE:
            tud_control_status(rhport, p_request);
 800659e:	79fb      	ldrb	r3, [r7, #7]
 80065a0:	6839      	ldr	r1, [r7, #0]
 80065a2:	4618      	mov	r0, r3
 80065a4:	f001 f858 	bl	8007658 <tud_control_status>
            break;
 80065a8:	e001      	b.n	80065ae <process_control_request+0x3ee>

          default: return false;
 80065aa:	2300      	movs	r3, #0
 80065ac:	e0e2      	b.n	8006774 <process_control_request+0x5b4>
        }
      }
      break;
 80065ae:	e0df      	b.n	8006770 <process_control_request+0x5b0>
    }

    //------------- Endpoint Request -------------//
    case TUSB_REQ_RCPT_ENDPOINT: {
      uint8_t const ep_addr = tu_u16_low(p_request->wIndex);
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	889b      	ldrh	r3, [r3, #4]
 80065b4:	b29b      	uxth	r3, r3
 80065b6:	83bb      	strh	r3, [r7, #28]
 80065b8:	8bbb      	ldrh	r3, [r7, #28]
 80065ba:	b2db      	uxtb	r3, r3
 80065bc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80065c0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80065c4:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80065c6:	7fbb      	ldrb	r3, [r7, #30]
 80065c8:	f003 030f 	and.w	r3, r3, #15
 80065cc:	b2db      	uxtb	r3, r3
      uint8_t const ep_num  = tu_edpt_number(ep_addr);
 80065ce:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 80065d2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80065d6:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80065d8:	7ffb      	ldrb	r3, [r7, #31]
 80065da:	09db      	lsrs	r3, r3, #7
 80065dc:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 80065de:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 80065e2:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 80065e6:	2b05      	cmp	r3, #5
 80065e8:	d90a      	bls.n	8006600 <process_control_request+0x440>
 80065ea:	4b51      	ldr	r3, [pc, #324]	@ (8006730 <process_control_request+0x570>)
 80065ec:	65bb      	str	r3, [r7, #88]	@ 0x58
 80065ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f003 0301 	and.w	r3, r3, #1
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d000      	beq.n	80065fc <process_control_request+0x43c>
 80065fa:	be00      	bkpt	0x0000
 80065fc:	2300      	movs	r3, #0
 80065fe:	e0b9      	b.n	8006774 <process_control_request+0x5b4>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 8006600:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 8006604:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8006608:	4948      	ldr	r1, [pc, #288]	@ (800672c <process_control_request+0x56c>)
 800660a:	0052      	lsls	r2, r2, #1
 800660c:	440a      	add	r2, r1
 800660e:	4413      	add	r3, r2
 8006610:	3317      	adds	r3, #23
 8006612:	781b      	ldrb	r3, [r3, #0]
 8006614:	76fb      	strb	r3, [r7, #27]
  usbd_class_driver_t const *driver = NULL;
 8006616:	2300      	movs	r3, #0
 8006618:	617b      	str	r3, [r7, #20]
  if (drvid < _app_driver_count) {
 800661a:	4b46      	ldr	r3, [pc, #280]	@ (8006734 <process_control_request+0x574>)
 800661c:	781b      	ldrb	r3, [r3, #0]
 800661e:	7efa      	ldrb	r2, [r7, #27]
 8006620:	429a      	cmp	r2, r3
 8006622:	d209      	bcs.n	8006638 <process_control_request+0x478>
    driver = &_app_driver[drvid];
 8006624:	4b44      	ldr	r3, [pc, #272]	@ (8006738 <process_control_request+0x578>)
 8006626:	6819      	ldr	r1, [r3, #0]
 8006628:	7efa      	ldrb	r2, [r7, #27]
 800662a:	4613      	mov	r3, r2
 800662c:	00db      	lsls	r3, r3, #3
 800662e:	4413      	add	r3, r2
 8006630:	009b      	lsls	r3, r3, #2
 8006632:	440b      	add	r3, r1
 8006634:	617b      	str	r3, [r7, #20]
 8006636:	e00f      	b.n	8006658 <process_control_request+0x498>
    drvid -= _app_driver_count;
 8006638:	4b3e      	ldr	r3, [pc, #248]	@ (8006734 <process_control_request+0x574>)
 800663a:	781b      	ldrb	r3, [r3, #0]
 800663c:	7efa      	ldrb	r2, [r7, #27]
 800663e:	1ad3      	subs	r3, r2, r3
 8006640:	76fb      	strb	r3, [r7, #27]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8006642:	7efb      	ldrb	r3, [r7, #27]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d107      	bne.n	8006658 <process_control_request+0x498>
      driver = &_usbd_driver[drvid];
 8006648:	7efa      	ldrb	r2, [r7, #27]
 800664a:	4613      	mov	r3, r2
 800664c:	00db      	lsls	r3, r3, #3
 800664e:	4413      	add	r3, r2
 8006650:	009b      	lsls	r3, r3, #2
 8006652:	4a3a      	ldr	r2, [pc, #232]	@ (800673c <process_control_request+0x57c>)
 8006654:	4413      	add	r3, r2
 8006656:	617b      	str	r3, [r7, #20]
  return driver;
 8006658:	697b      	ldr	r3, [r7, #20]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800665a:	663b      	str	r3, [r7, #96]	@ 0x60

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	781b      	ldrb	r3, [r3, #0]
 8006660:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006664:	b2db      	uxtb	r3, r3
 8006666:	2b00      	cmp	r3, #0
 8006668:	d00c      	beq.n	8006684 <process_control_request+0x4c4>
        // Forward class request to its driver
        TU_VERIFY(driver);
 800666a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800666c:	2b00      	cmp	r3, #0
 800666e:	d101      	bne.n	8006674 <process_control_request+0x4b4>
 8006670:	2300      	movs	r3, #0
 8006672:	e07f      	b.n	8006774 <process_control_request+0x5b4>
        return invoke_class_control(rhport, driver, p_request);
 8006674:	79fb      	ldrb	r3, [r7, #7]
 8006676:	683a      	ldr	r2, [r7, #0]
 8006678:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800667a:	4618      	mov	r0, r3
 800667c:	f7ff fd88 	bl	8006190 <invoke_class_control>
 8006680:	4603      	mov	r3, r0
 8006682:	e077      	b.n	8006774 <process_control_request+0x5b4>
      } else {
        // Handle STD request to endpoint
        switch (p_request->bRequest) { //-V2520
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	785b      	ldrb	r3, [r3, #1]
 8006688:	2b03      	cmp	r3, #3
 800668a:	d01c      	beq.n	80066c6 <process_control_request+0x506>
 800668c:	2b03      	cmp	r3, #3
 800668e:	dc57      	bgt.n	8006740 <process_control_request+0x580>
 8006690:	2b00      	cmp	r3, #0
 8006692:	d002      	beq.n	800669a <process_control_request+0x4da>
 8006694:	2b01      	cmp	r3, #1
 8006696:	d016      	beq.n	80066c6 <process_control_request+0x506>
 8006698:	e052      	b.n	8006740 <process_control_request+0x580>
          case TUSB_REQ_GET_STATUS: {
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001u : 0x0000u;
 800669a:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800669e:	79fb      	ldrb	r3, [r7, #7]
 80066a0:	4611      	mov	r1, r2
 80066a2:	4618      	mov	r0, r3
 80066a4:	f000 ff80 	bl	80075a8 <usbd_edpt_stalled>
 80066a8:	4603      	mov	r3, r0
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d001      	beq.n	80066b2 <process_control_request+0x4f2>
 80066ae:	2301      	movs	r3, #1
 80066b0:	e000      	b.n	80066b4 <process_control_request+0x4f4>
 80066b2:	2300      	movs	r3, #0
 80066b4:	81bb      	strh	r3, [r7, #12]
            tud_control_xfer(rhport, p_request, &status, 2);
 80066b6:	f107 020c 	add.w	r2, r7, #12
 80066ba:	79f8      	ldrb	r0, [r7, #7]
 80066bc:	2302      	movs	r3, #2
 80066be:	6839      	ldr	r1, [r7, #0]
 80066c0:	f001 f84e 	bl	8007760 <tud_control_xfer>
          }
          break;
 80066c4:	e048      	b.n	8006758 <process_control_request+0x598>

          case TUSB_REQ_CLEAR_FEATURE:
          case TUSB_REQ_SET_FEATURE: {
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue ) {
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	885b      	ldrh	r3, [r3, #2]
 80066ca:	b29b      	uxth	r3, r3
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d112      	bne.n	80066f6 <process_control_request+0x536>
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest ) {
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	785b      	ldrb	r3, [r3, #1]
 80066d4:	2b01      	cmp	r3, #1
 80066d6:	d107      	bne.n	80066e8 <process_control_request+0x528>
                usbd_edpt_clear_stall(rhport, ep_addr);
 80066d8:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 80066dc:	79fb      	ldrb	r3, [r7, #7]
 80066de:	4611      	mov	r1, r2
 80066e0:	4618      	mov	r0, r3
 80066e2:	f000 ff23 	bl	800752c <usbd_edpt_clear_stall>
 80066e6:	e006      	b.n	80066f6 <process_control_request+0x536>
              }else {
                usbd_edpt_stall(rhport, ep_addr);
 80066e8:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 80066ec:	79fb      	ldrb	r3, [r7, #7]
 80066ee:	4611      	mov	r1, r2
 80066f0:	4618      	mov	r0, r3
 80066f2:	f000 fedd 	bl	80074b0 <usbd_edpt_stall>
              }
            }

            if (driver != NULL) {
 80066f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d02c      	beq.n	8006756 <process_control_request+0x596>
              // Some classes such as USBTMC needs to clear/re-init its buffer when receiving CLEAR_FEATURE request
              // We will also forward std request targeted endpoint to class drivers as well

              // STD request must always be ACKed regardless of driver returned value
              // Also clear complete callback if driver set since it can also stall the request.
              (void) invoke_class_control(rhport, driver, p_request);
 80066fc:	79fb      	ldrb	r3, [r7, #7]
 80066fe:	683a      	ldr	r2, [r7, #0]
 8006700:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8006702:	4618      	mov	r0, r3
 8006704:	f7ff fd44 	bl	8006190 <invoke_class_control>
              usbd_control_set_complete_callback(NULL);
 8006708:	2000      	movs	r0, #0
 800670a:	f001 f8a5 	bl	8007858 <usbd_control_set_complete_callback>

              // skip ZLP status if driver already did that
              if (!_usbd_dev.ep_status[0][TUSB_DIR_IN].busy) {
 800670e:	4b07      	ldr	r3, [pc, #28]	@ (800672c <process_control_request+0x56c>)
 8006710:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006714:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006718:	b2db      	uxtb	r3, r3
 800671a:	2b00      	cmp	r3, #0
 800671c:	d11b      	bne.n	8006756 <process_control_request+0x596>
                tud_control_status(rhport, p_request);
 800671e:	79fb      	ldrb	r3, [r7, #7]
 8006720:	6839      	ldr	r1, [r7, #0]
 8006722:	4618      	mov	r0, r3
 8006724:	f000 ff98 	bl	8007658 <tud_control_status>
              }
            }
          }
          break;
 8006728:	e015      	b.n	8006756 <process_control_request+0x596>
 800672a:	bf00      	nop
 800672c:	200007f8 	.word	0x200007f8
 8006730:	e000edf0 	.word	0xe000edf0
 8006734:	2000082c 	.word	0x2000082c
 8006738:	20000828 	.word	0x20000828
 800673c:	0800ae94 	.word	0x0800ae94

          // Unknown/Unsupported request
          default:
            TU_BREAKPOINT();
 8006740:	4b0e      	ldr	r3, [pc, #56]	@ (800677c <process_control_request+0x5bc>)
 8006742:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006744:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f003 0301 	and.w	r3, r3, #1
 800674c:	2b00      	cmp	r3, #0
 800674e:	d000      	beq.n	8006752 <process_control_request+0x592>
 8006750:	be00      	bkpt	0x0000
            return false;
 8006752:	2300      	movs	r3, #0
 8006754:	e00e      	b.n	8006774 <process_control_request+0x5b4>
          break;
 8006756:	bf00      	nop
        }
      }
      break;
 8006758:	e00b      	b.n	8006772 <process_control_request+0x5b2>
    }

    // Unknown recipient
    default:
      TU_BREAKPOINT();
 800675a:	4b08      	ldr	r3, [pc, #32]	@ (800677c <process_control_request+0x5bc>)
 800675c:	637b      	str	r3, [r7, #52]	@ 0x34
 800675e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f003 0301 	and.w	r3, r3, #1
 8006766:	2b00      	cmp	r3, #0
 8006768:	d000      	beq.n	800676c <process_control_request+0x5ac>
 800676a:	be00      	bkpt	0x0000
      return false;
 800676c:	2300      	movs	r3, #0
 800676e:	e001      	b.n	8006774 <process_control_request+0x5b4>
      break;
 8006770:	bf00      	nop
  }

  return true;
 8006772:	2301      	movs	r3, #1
}
 8006774:	4618      	mov	r0, r3
 8006776:	3768      	adds	r7, #104	@ 0x68
 8006778:	46bd      	mov	sp, r7
 800677a:	bd80      	pop	{r7, pc}
 800677c:	e000edf0 	.word	0xe000edf0

08006780 <process_set_config>:

// Process Set Configure Request
// This function parse configuration descriptor & open drivers accordingly
static bool process_set_config(uint8_t rhport, uint8_t cfg_num) {
 8006780:	b580      	push	{r7, lr}
 8006782:	b09c      	sub	sp, #112	@ 0x70
 8006784:	af02      	add	r7, sp, #8
 8006786:	4603      	mov	r3, r0
 8006788:	460a      	mov	r2, r1
 800678a:	71fb      	strb	r3, [r7, #7]
 800678c:	4613      	mov	r3, r2
 800678e:	71bb      	strb	r3, [r7, #6]
  // index is cfg_num-1
  const tusb_desc_configuration_t *desc_cfg =
    (const tusb_desc_configuration_t *)tud_descriptor_configuration_cb(cfg_num - 1);
 8006790:	79bb      	ldrb	r3, [r7, #6]
 8006792:	3b01      	subs	r3, #1
 8006794:	b2db      	uxtb	r3, r3
 8006796:	4618      	mov	r0, r3
 8006798:	f7fa fcee 	bl	8001178 <tud_descriptor_configuration_cb>
 800679c:	65f8      	str	r0, [r7, #92]	@ 0x5c
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 800679e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d003      	beq.n	80067ac <process_set_config+0x2c>
 80067a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80067a6:	785b      	ldrb	r3, [r3, #1]
 80067a8:	2b02      	cmp	r3, #2
 80067aa:	d00a      	beq.n	80067c2 <process_set_config+0x42>
 80067ac:	4b81      	ldr	r3, [pc, #516]	@ (80069b4 <process_set_config+0x234>)
 80067ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80067b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f003 0301 	and.w	r3, r3, #1
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d000      	beq.n	80067be <process_set_config+0x3e>
 80067bc:	be00      	bkpt	0x0000
 80067be:	2300      	movs	r3, #0
 80067c0:	e0f4      	b.n	80069ac <process_set_config+0x22c>

  // Parse configuration descriptor
  _usbd_dev.self_powered = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_SELF_POWERED) ? 1u : 0u;
 80067c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80067c4:	79db      	ldrb	r3, [r3, #7]
 80067c6:	119b      	asrs	r3, r3, #6
 80067c8:	f003 0301 	and.w	r3, r3, #1
 80067cc:	b2d9      	uxtb	r1, r3
 80067ce:	4a7a      	ldr	r2, [pc, #488]	@ (80069b8 <process_set_config+0x238>)
 80067d0:	78d3      	ldrb	r3, [r2, #3]
 80067d2:	f361 0300 	bfi	r3, r1, #0, #1
 80067d6:	70d3      	strb	r3, [r2, #3]

  // Parse interface descriptor
  const uint8_t *p_desc   = ((const uint8_t *)desc_cfg) + sizeof(tusb_desc_configuration_t);
 80067d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80067da:	3309      	adds	r3, #9
 80067dc:	667b      	str	r3, [r7, #100]	@ 0x64
  const uint8_t *desc_end = ((const uint8_t *)desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 80067de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80067e0:	885b      	ldrh	r3, [r3, #2]
 80067e2:	b29b      	uxth	r3, r3
 80067e4:	461a      	mov	r2, r3
 80067e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80067e8:	4413      	add	r3, r2
 80067ea:	65bb      	str	r3, [r7, #88]	@ 0x58

  while (tu_desc_in_bounds(p_desc, desc_end)) {
 80067ec:	e0c0      	b.n	8006970 <process_set_config+0x1f0>
 80067ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80067f0:	633b      	str	r3, [r7, #48]	@ 0x30
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 80067f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067f4:	3301      	adds	r3, #1
 80067f6:	781b      	ldrb	r3, [r3, #0]
    // Class will always start with Interface Association (if any) and then Interface descriptor
    if (TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc)) {
 80067f8:	2b0b      	cmp	r3, #11
 80067fa:	d10a      	bne.n	8006812 <process_set_config+0x92>
 80067fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80067fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t const* desc8 = (uint8_t const*) desc;
 8006800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006802:	62bb      	str	r3, [r7, #40]	@ 0x28
  return desc8 + desc8[DESC_OFFSET_LEN];
 8006804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006806:	781b      	ldrb	r3, [r3, #0]
 8006808:	461a      	mov	r2, r3
 800680a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800680c:	4413      	add	r3, r2
      p_desc = tu_desc_next(p_desc); // next to Interface
 800680e:	667b      	str	r3, [r7, #100]	@ 0x64
      continue;
 8006810:	e0ae      	b.n	8006970 <process_set_config+0x1f0>
 8006812:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006814:	627b      	str	r3, [r7, #36]	@ 0x24
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8006816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006818:	3301      	adds	r3, #1
 800681a:	781b      	ldrb	r3, [r3, #0]
    }

    TU_ASSERT(TUSB_DESC_INTERFACE == tu_desc_type(p_desc));
 800681c:	2b04      	cmp	r3, #4
 800681e:	d00a      	beq.n	8006836 <process_set_config+0xb6>
 8006820:	4b64      	ldr	r3, [pc, #400]	@ (80069b4 <process_set_config+0x234>)
 8006822:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f003 0301 	and.w	r3, r3, #1
 800682c:	2b00      	cmp	r3, #0
 800682e:	d000      	beq.n	8006832 <process_set_config+0xb2>
 8006830:	be00      	bkpt	0x0000
 8006832:	2300      	movs	r3, #0
 8006834:	e0ba      	b.n	80069ac <process_set_config+0x22c>
    const tusb_desc_interface_t *desc_itf = (const tusb_desc_interface_t *)p_desc;
 8006836:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006838:	657b      	str	r3, [r7, #84]	@ 0x54

    // Find driver for this interface
    const uint16_t remaining_len = (uint16_t)(desc_end - p_desc);
 800683a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800683c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800683e:	1ad3      	subs	r3, r2, r3
 8006840:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
    uint8_t        drv_id;
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++) {
 8006844:	2300      	movs	r3, #0
 8006846:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
 800684a:	e076      	b.n	800693a <process_set_config+0x1ba>
 800684c:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8006850:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  usbd_class_driver_t const *driver = NULL;
 8006854:	2300      	movs	r3, #0
 8006856:	61fb      	str	r3, [r7, #28]
  if (drvid < _app_driver_count) {
 8006858:	4b58      	ldr	r3, [pc, #352]	@ (80069bc <process_set_config+0x23c>)
 800685a:	781b      	ldrb	r3, [r3, #0]
 800685c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8006860:	429a      	cmp	r2, r3
 8006862:	d20a      	bcs.n	800687a <process_set_config+0xfa>
    driver = &_app_driver[drvid];
 8006864:	4b56      	ldr	r3, [pc, #344]	@ (80069c0 <process_set_config+0x240>)
 8006866:	6819      	ldr	r1, [r3, #0]
 8006868:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800686c:	4613      	mov	r3, r2
 800686e:	00db      	lsls	r3, r3, #3
 8006870:	4413      	add	r3, r2
 8006872:	009b      	lsls	r3, r3, #2
 8006874:	440b      	add	r3, r1
 8006876:	61fb      	str	r3, [r7, #28]
 8006878:	e013      	b.n	80068a2 <process_set_config+0x122>
    drvid -= _app_driver_count;
 800687a:	4b50      	ldr	r3, [pc, #320]	@ (80069bc <process_set_config+0x23c>)
 800687c:	781b      	ldrb	r3, [r3, #0]
 800687e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8006882:	1ad3      	subs	r3, r2, r3
 8006884:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8006888:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800688c:	2b00      	cmp	r3, #0
 800688e:	d108      	bne.n	80068a2 <process_set_config+0x122>
      driver = &_usbd_driver[drvid];
 8006890:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8006894:	4613      	mov	r3, r2
 8006896:	00db      	lsls	r3, r3, #3
 8006898:	4413      	add	r3, r2
 800689a:	009b      	lsls	r3, r3, #2
 800689c:	4a49      	ldr	r2, [pc, #292]	@ (80069c4 <process_set_config+0x244>)
 800689e:	4413      	add	r3, r2
 80068a0:	61fb      	str	r3, [r7, #28]
  return driver;
 80068a2:	69fb      	ldr	r3, [r7, #28]
      const usbd_class_driver_t *driver = get_driver(drv_id);
 80068a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
      TU_ASSERT(driver);
 80068a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d10a      	bne.n	80068c2 <process_set_config+0x142>
 80068ac:	4b41      	ldr	r3, [pc, #260]	@ (80069b4 <process_set_config+0x234>)
 80068ae:	643b      	str	r3, [r7, #64]	@ 0x40
 80068b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f003 0301 	and.w	r3, r3, #1
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d000      	beq.n	80068be <process_set_config+0x13e>
 80068bc:	be00      	bkpt	0x0000
 80068be:	2300      	movs	r3, #0
 80068c0:	e074      	b.n	80069ac <process_set_config+0x22c>
      const uint16_t drv_len = driver->open(rhport, desc_itf, remaining_len);
 80068c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068c4:	691b      	ldr	r3, [r3, #16]
 80068c6:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 80068ca:	79f8      	ldrb	r0, [r7, #7]
 80068cc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80068ce:	4798      	blx	r3
 80068d0:	4603      	mov	r3, r0
 80068d2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((sizeof(tusb_desc_interface_t) <= drv_len) && (drv_len <= remaining_len)) {
 80068d6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80068da:	2b08      	cmp	r3, #8
 80068dc:	d928      	bls.n	8006930 <process_set_config+0x1b0>
 80068de:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 80068e2:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80068e6:	429a      	cmp	r2, r3
 80068e8:	d822      	bhi.n	8006930 <process_set_config+0x1b0>
        // Open successfully
        TU_LOG_USBD("  %s opened\r\n", driver->name);

        // bind found driver to all interfaces and endpoint within drv_len
        TU_ASSERT(tu_bind_driver_to_ep_itf(drv_id, _usbd_dev.ep2drv, _usbd_dev.itf2drv, CFG_TUD_INTERFACE_MAX, p_desc,
 80068ea:	f897 0063 	ldrb.w	r0, [r7, #99]	@ 0x63
 80068ee:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80068f2:	9301      	str	r3, [sp, #4]
 80068f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80068f6:	9300      	str	r3, [sp, #0]
 80068f8:	2310      	movs	r3, #16
 80068fa:	4a33      	ldr	r2, [pc, #204]	@ (80069c8 <process_set_config+0x248>)
 80068fc:	4933      	ldr	r1, [pc, #204]	@ (80069cc <process_set_config+0x24c>)
 80068fe:	f003 fa3f 	bl	8009d80 <tu_bind_driver_to_ep_itf>
 8006902:	4603      	mov	r3, r0
 8006904:	f083 0301 	eor.w	r3, r3, #1
 8006908:	b2db      	uxtb	r3, r3
 800690a:	2b00      	cmp	r3, #0
 800690c:	d00a      	beq.n	8006924 <process_set_config+0x1a4>
 800690e:	4b29      	ldr	r3, [pc, #164]	@ (80069b4 <process_set_config+0x234>)
 8006910:	647b      	str	r3, [r7, #68]	@ 0x44
 8006912:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f003 0301 	and.w	r3, r3, #1
 800691a:	2b00      	cmp	r3, #0
 800691c:	d000      	beq.n	8006920 <process_set_config+0x1a0>
 800691e:	be00      	bkpt	0x0000
 8006920:	2300      	movs	r3, #0
 8006922:	e043      	b.n	80069ac <process_set_config+0x22c>
                                           drv_len));

        p_desc += drv_len; // next Interface
 8006924:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8006928:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800692a:	4413      	add	r3, r2
 800692c:	667b      	str	r3, [r7, #100]	@ 0x64
        break; // exit driver find loop
 800692e:	e00c      	b.n	800694a <process_set_config+0x1ca>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++) {
 8006930:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8006934:	3301      	adds	r3, #1
 8006936:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
 800693a:	4b20      	ldr	r3, [pc, #128]	@ (80069bc <process_set_config+0x23c>)
 800693c:	781b      	ldrb	r3, [r3, #0]
 800693e:	3301      	adds	r3, #1
 8006940:	b2db      	uxtb	r3, r3
 8006942:	f897 2063 	ldrb.w	r2, [r7, #99]	@ 0x63
 8006946:	429a      	cmp	r2, r3
 8006948:	d380      	bcc.n	800684c <process_set_config+0xcc>
      }
    }

    // Failed if there is no supported drivers
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 800694a:	4b1c      	ldr	r3, [pc, #112]	@ (80069bc <process_set_config+0x23c>)
 800694c:	781b      	ldrb	r3, [r3, #0]
 800694e:	3301      	adds	r3, #1
 8006950:	b2db      	uxtb	r3, r3
 8006952:	f897 2063 	ldrb.w	r2, [r7, #99]	@ 0x63
 8006956:	429a      	cmp	r2, r3
 8006958:	d30a      	bcc.n	8006970 <process_set_config+0x1f0>
 800695a:	4b16      	ldr	r3, [pc, #88]	@ (80069b4 <process_set_config+0x234>)
 800695c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800695e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f003 0301 	and.w	r3, r3, #1
 8006966:	2b00      	cmp	r3, #0
 8006968:	d000      	beq.n	800696c <process_set_config+0x1ec>
 800696a:	be00      	bkpt	0x0000
 800696c:	2300      	movs	r3, #0
 800696e:	e01d      	b.n	80069ac <process_set_config+0x22c>
 8006970:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006972:	61bb      	str	r3, [r7, #24]
 8006974:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006976:	617b      	str	r3, [r7, #20]
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 8006978:	69ba      	ldr	r2, [r7, #24]
 800697a:	697b      	ldr	r3, [r7, #20]
 800697c:	429a      	cmp	r2, r3
 800697e:	d20d      	bcs.n	800699c <process_set_config+0x21c>
 8006980:	69bb      	ldr	r3, [r7, #24]
 8006982:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	781b      	ldrb	r3, [r3, #0]
 800698c:	461a      	mov	r2, r3
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	4413      	add	r3, r2
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 8006992:	697a      	ldr	r2, [r7, #20]
 8006994:	429a      	cmp	r2, r3
 8006996:	d301      	bcc.n	800699c <process_set_config+0x21c>
 8006998:	2301      	movs	r3, #1
 800699a:	e000      	b.n	800699e <process_set_config+0x21e>
 800699c:	2300      	movs	r3, #0
 800699e:	f003 0301 	and.w	r3, r3, #1
 80069a2:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	f47f af22 	bne.w	80067ee <process_set_config+0x6e>
  }

  return true;
 80069aa:	2301      	movs	r3, #1
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	3768      	adds	r7, #104	@ 0x68
 80069b0:	46bd      	mov	sp, r7
 80069b2:	bd80      	pop	{r7, pc}
 80069b4:	e000edf0 	.word	0xe000edf0
 80069b8:	200007f8 	.word	0x200007f8
 80069bc:	2000082c 	.word	0x2000082c
 80069c0:	20000828 	.word	0x20000828
 80069c4:	0800ae94 	.word	0x0800ae94
 80069c8:	200007ff 	.word	0x200007ff
 80069cc:	2000080f 	.word	0x2000080f

080069d0 <process_get_descriptor>:

// return descriptor's buffer and update desc_len
static bool process_get_descriptor(uint8_t rhport, tusb_control_request_t const * p_request)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b094      	sub	sp, #80	@ 0x50
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	4603      	mov	r3, r0
 80069d8:	6039      	str	r1, [r7, #0]
 80069da:	71fb      	strb	r3, [r7, #7]
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	885b      	ldrh	r3, [r3, #2]
 80069e0:	b29b      	uxth	r3, r3
 80069e2:	84bb      	strh	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 80069e4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80069e6:	0a1b      	lsrs	r3, r3, #8
 80069e8:	b29b      	uxth	r3, r3
 80069ea:	b2db      	uxtb	r3, r3
 80069ec:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  uint8_t const desc_index = tu_u16_low( p_request->wValue );
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	885b      	ldrh	r3, [r3, #2]
 80069f4:	b29b      	uxth	r3, r3
 80069f6:	84fb      	strh	r3, [r7, #38]	@ 0x26
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 80069f8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80069fa:	b2db      	uxtb	r3, r3
 80069fc:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

  switch(desc_type) { //-V2520
 8006a00:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8006a04:	3b01      	subs	r3, #1
 8006a06:	2b0e      	cmp	r3, #14
 8006a08:	f200 80b4 	bhi.w	8006b74 <process_get_descriptor+0x1a4>
 8006a0c:	a201      	add	r2, pc, #4	@ (adr r2, 8006a14 <process_get_descriptor+0x44>)
 8006a0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a12:	bf00      	nop
 8006a14:	08006a51 	.word	0x08006a51
 8006a18:	08006ab5 	.word	0x08006ab5
 8006a1c:	08006b1b 	.word	0x08006b1b
 8006a20:	08006b75 	.word	0x08006b75
 8006a24:	08006b75 	.word	0x08006b75
 8006a28:	08006b4f 	.word	0x08006b4f
 8006a2c:	08006ab5 	.word	0x08006ab5
 8006a30:	08006b75 	.word	0x08006b75
 8006a34:	08006b75 	.word	0x08006b75
 8006a38:	08006b75 	.word	0x08006b75
 8006a3c:	08006b75 	.word	0x08006b75
 8006a40:	08006b75 	.word	0x08006b75
 8006a44:	08006b75 	.word	0x08006b75
 8006a48:	08006b75 	.word	0x08006b75
 8006a4c:	08006a83 	.word	0x08006a83
    case TUSB_DESC_DEVICE: {
      TU_LOG_USBD(" Device\r\n");

      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 8006a50:	f7fa fb88 	bl	8001164 <tud_descriptor_device_cb>
 8006a54:	62f8      	str	r0, [r7, #44]	@ 0x2c
      TU_ASSERT(desc_device);
 8006a56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d10a      	bne.n	8006a72 <process_get_descriptor+0xa2>
 8006a5c:	4b48      	ldr	r3, [pc, #288]	@ (8006b80 <process_get_descriptor+0x1b0>)
 8006a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006a60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f003 0301 	and.w	r3, r3, #1
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d000      	beq.n	8006a6e <process_get_descriptor+0x9e>
 8006a6c:	be00      	bkpt	0x0000
 8006a6e:	2300      	movs	r3, #0
 8006a70:	e081      	b.n	8006b76 <process_get_descriptor+0x1a6>
        tusb_control_request_t mod_request = *p_request;
        mod_request.wLength = CFG_TUD_ENDPOINT0_SIZE;

        return tud_control_xfer(rhport, &mod_request, desc_device, CFG_TUD_ENDPOINT0_SIZE);
      }else {
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 8006a72:	79f8      	ldrb	r0, [r7, #7]
 8006a74:	2312      	movs	r3, #18
 8006a76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a78:	6839      	ldr	r1, [r7, #0]
 8006a7a:	f000 fe71 	bl	8007760 <tud_control_xfer>
 8006a7e:	4603      	mov	r3, r0
 8006a80:	e079      	b.n	8006b76 <process_get_descriptor+0x1a6>

    case TUSB_DESC_BOS: {
      TU_LOG_USBD(" BOS\r\n");

      // requested by host if USB > 2.0 ( i.e 2.1 or 3.x )
      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 8006a82:	f7fe fff5 	bl	8005a70 <tud_descriptor_bos_cb>
 8006a86:	4603      	mov	r3, r0
 8006a88:	647b      	str	r3, [r7, #68]	@ 0x44
      TU_VERIFY(desc_bos != 0);
 8006a8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d101      	bne.n	8006a94 <process_get_descriptor+0xc4>
 8006a90:	2300      	movs	r3, #0
 8006a92:	e070      	b.n	8006b76 <process_get_descriptor+0x1a6>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_bos + offsetof(tusb_desc_bos_t, wTotalLength))) );
 8006a94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a96:	3302      	adds	r3, #2
 8006a98:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 8006a9a:	6a3b      	ldr	r3, [r7, #32]
 8006a9c:	881b      	ldrh	r3, [r3, #0]
 8006a9e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

      return tud_control_xfer(rhport, p_request, (void*) desc_bos, total_len);
 8006aa2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006aa4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8006aa8:	79f8      	ldrb	r0, [r7, #7]
 8006aaa:	6839      	ldr	r1, [r7, #0]
 8006aac:	f000 fe58 	bl	8007760 <tud_control_xfer>
 8006ab0:	4603      	mov	r3, r0
 8006ab2:	e060      	b.n	8006b76 <process_get_descriptor+0x1a6>

    case TUSB_DESC_CONFIGURATION:
    case TUSB_DESC_OTHER_SPEED_CONFIG: {
      uintptr_t desc_config;

      if ( desc_type == TUSB_DESC_CONFIGURATION ) {
 8006ab4:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8006ab8:	2b02      	cmp	r3, #2
 8006aba:	d114      	bne.n	8006ae6 <process_get_descriptor+0x116>
        TU_LOG_USBD(" Configuration[%u]\r\n", desc_index);
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 8006abc:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	f7fa fb59 	bl	8001178 <tud_descriptor_configuration_cb>
 8006ac6:	4603      	mov	r3, r0
 8006ac8:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_ASSERT(desc_config != 0);
 8006aca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d116      	bne.n	8006afe <process_get_descriptor+0x12e>
 8006ad0:	4b2b      	ldr	r3, [pc, #172]	@ (8006b80 <process_get_descriptor+0x1b0>)
 8006ad2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ad4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f003 0301 	and.w	r3, r3, #1
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d000      	beq.n	8006ae2 <process_get_descriptor+0x112>
 8006ae0:	be00      	bkpt	0x0000
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	e047      	b.n	8006b76 <process_get_descriptor+0x1a6>
      }else {
        // Host only request this after getting Device Qualifier descriptor
        TU_LOG_USBD(" Other Speed Configuration\r\n");
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 8006ae6:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8006aea:	4618      	mov	r0, r3
 8006aec:	f7fe ffd0 	bl	8005a90 <tud_descriptor_other_speed_configuration_cb>
 8006af0:	4603      	mov	r3, r0
 8006af2:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_VERIFY(desc_config != 0);
 8006af4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d101      	bne.n	8006afe <process_get_descriptor+0x12e>
 8006afa:	2300      	movs	r3, #0
 8006afc:	e03b      	b.n	8006b76 <process_get_descriptor+0x1a6>
      }

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_config + offsetof(tusb_desc_configuration_t, wTotalLength))) );
 8006afe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b00:	3302      	adds	r3, #2
 8006b02:	61fb      	str	r3, [r7, #28]
 8006b04:	69fb      	ldr	r3, [r7, #28]
 8006b06:	881b      	ldrh	r3, [r3, #0]
 8006b08:	867b      	strh	r3, [r7, #50]	@ 0x32

      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 8006b0a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006b0c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006b0e:	79f8      	ldrb	r0, [r7, #7]
 8006b10:	6839      	ldr	r1, [r7, #0]
 8006b12:	f000 fe25 	bl	8007760 <tud_control_xfer>
 8006b16:	4603      	mov	r3, r0
 8006b18:	e02d      	b.n	8006b76 <process_get_descriptor+0x1a6>

    case TUSB_DESC_STRING: {
      TU_LOG_USBD(" String[%u]\r\n", desc_index);

      // String Descriptor always uses the desc set from user
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	889b      	ldrh	r3, [r3, #4]
 8006b1e:	b29a      	uxth	r2, r3
 8006b20:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8006b24:	4611      	mov	r1, r2
 8006b26:	4618      	mov	r0, r3
 8006b28:	f7fa fb34 	bl	8001194 <tud_descriptor_string_cb>
 8006b2c:	63b8      	str	r0, [r7, #56]	@ 0x38
      TU_VERIFY(desc_str);
 8006b2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d101      	bne.n	8006b38 <process_get_descriptor+0x168>
 8006b34:	2300      	movs	r3, #0
 8006b36:	e01e      	b.n	8006b76 <process_get_descriptor+0x1a6>
 8006b38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b3a:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 8006b3c:	69bb      	ldr	r3, [r7, #24]
 8006b3e:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_str, tu_desc_len(desc_str));
 8006b40:	79f8      	ldrb	r0, [r7, #7]
 8006b42:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006b44:	6839      	ldr	r1, [r7, #0]
 8006b46:	f000 fe0b 	bl	8007760 <tud_control_xfer>
 8006b4a:	4603      	mov	r3, r0
 8006b4c:	e013      	b.n	8006b76 <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    case TUSB_DESC_DEVICE_QUALIFIER: {
      TU_LOG_USBD(" Device Qualifier\r\n");
      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 8006b4e:	f7fe ff97 	bl	8005a80 <tud_descriptor_device_qualifier_cb>
 8006b52:	63f8      	str	r0, [r7, #60]	@ 0x3c
      TU_VERIFY(desc_qualifier);
 8006b54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d101      	bne.n	8006b5e <process_get_descriptor+0x18e>
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	e00b      	b.n	8006b76 <process_get_descriptor+0x1a6>
 8006b5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b60:	617b      	str	r3, [r7, #20]
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	781b      	ldrb	r3, [r3, #0]
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 8006b66:	79f8      	ldrb	r0, [r7, #7]
 8006b68:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006b6a:	6839      	ldr	r1, [r7, #0]
 8006b6c:	f000 fdf8 	bl	8007760 <tud_control_xfer>
 8006b70:	4603      	mov	r3, r0
 8006b72:	e000      	b.n	8006b76 <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    default: return false;
 8006b74:	2300      	movs	r3, #0
  }
}
 8006b76:	4618      	mov	r0, r3
 8006b78:	3750      	adds	r7, #80	@ 0x50
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	bd80      	pop	{r7, pc}
 8006b7e:	bf00      	nop
 8006b80:	e000edf0 	.word	0xe000edf0

08006b84 <dcd_event_handler>:

//--------------------------------------------------------------------+
// DCD Event Handler
//--------------------------------------------------------------------+
TU_ATTR_FAST_FUNC void dcd_event_handler(dcd_event_t const* event, bool in_isr) {
 8006b84:	b590      	push	{r4, r7, lr}
 8006b86:	b0a5      	sub	sp, #148	@ 0x94
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
 8006b8c:	460b      	mov	r3, r1
 8006b8e:	70fb      	strb	r3, [r7, #3]
  bool send = false;
 8006b90:	2300      	movs	r3, #0
 8006b92:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  switch (event->event_id) {
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	785b      	ldrb	r3, [r3, #1]
 8006b9a:	3b02      	subs	r3, #2
 8006b9c:	2b05      	cmp	r3, #5
 8006b9e:	f200 822b 	bhi.w	8006ff8 <dcd_event_handler+0x474>
 8006ba2:	a201      	add	r2, pc, #4	@ (adr r2, 8006ba8 <dcd_event_handler+0x24>)
 8006ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ba8:	08006bc1 	.word	0x08006bc1
 8006bac:	08006c15 	.word	0x08006c15
 8006bb0:	08006be1 	.word	0x08006be1
 8006bb4:	08006bfb 	.word	0x08006bfb
 8006bb8:	08006e53 	.word	0x08006e53
 8006bbc:	08006e85 	.word	0x08006e85
    case DCD_EVENT_UNPLUGGED:
      _usbd_dev.connected = 0;
 8006bc0:	4ba9      	ldr	r3, [pc, #676]	@ (8006e68 <dcd_event_handler+0x2e4>)
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	701a      	strb	r2, [r3, #0]
      _usbd_dev.addressed = 0;
 8006bc6:	4ba8      	ldr	r3, [pc, #672]	@ (8006e68 <dcd_event_handler+0x2e4>)
 8006bc8:	2200      	movs	r2, #0
 8006bca:	705a      	strb	r2, [r3, #1]
      _usbd_dev.cfg_num = 0;
 8006bcc:	4ba6      	ldr	r3, [pc, #664]	@ (8006e68 <dcd_event_handler+0x2e4>)
 8006bce:	2200      	movs	r2, #0
 8006bd0:	711a      	strb	r2, [r3, #4]
      _usbd_dev.suspended = 0;
 8006bd2:	4ba5      	ldr	r3, [pc, #660]	@ (8006e68 <dcd_event_handler+0x2e4>)
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	709a      	strb	r2, [r3, #2]
      send = true;
 8006bd8:	2301      	movs	r3, #1
 8006bda:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 8006bde:	e216      	b.n	800700e <dcd_event_handler+0x48a>
    case DCD_EVENT_SUSPEND:
      // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
      // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ).
      // In addition, some MCUs such as SAMD or boards that haven no VBUS detection cannot distinguish
      // suspended vs disconnected. We will skip handling SUSPEND/RESUME event if not currently connected
      if (_usbd_dev.connected) {
 8006be0:	4ba1      	ldr	r3, [pc, #644]	@ (8006e68 <dcd_event_handler+0x2e4>)
 8006be2:	781b      	ldrb	r3, [r3, #0]
 8006be4:	b2db      	uxtb	r3, r3
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	f000 820a 	beq.w	8007000 <dcd_event_handler+0x47c>
        _usbd_dev.suspended = 1;
 8006bec:	4b9e      	ldr	r3, [pc, #632]	@ (8006e68 <dcd_event_handler+0x2e4>)
 8006bee:	2201      	movs	r2, #1
 8006bf0:	709a      	strb	r2, [r3, #2]
        send = true;
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 8006bf8:	e202      	b.n	8007000 <dcd_event_handler+0x47c>

    case DCD_EVENT_RESUME:
      // skip event if not connected (especially required for SAMD)
      if (_usbd_dev.connected) {
 8006bfa:	4b9b      	ldr	r3, [pc, #620]	@ (8006e68 <dcd_event_handler+0x2e4>)
 8006bfc:	781b      	ldrb	r3, [r3, #0]
 8006bfe:	b2db      	uxtb	r3, r3
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	f000 81ff 	beq.w	8007004 <dcd_event_handler+0x480>
        _usbd_dev.suspended = 0;
 8006c06:	4b98      	ldr	r3, [pc, #608]	@ (8006e68 <dcd_event_handler+0x2e4>)
 8006c08:	2200      	movs	r2, #0
 8006c0a:	709a      	strb	r2, [r3, #2]
        send = true;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 8006c12:	e1f7      	b.n	8007004 <dcd_event_handler+0x480>

    case DCD_EVENT_SOF:
      // SOF driver handler in ISR context
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8006c14:	2300      	movs	r3, #0
 8006c16:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 8006c1a:	e044      	b.n	8006ca6 <dcd_event_handler+0x122>
 8006c1c:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8006c20:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  usbd_class_driver_t const *driver = NULL;
 8006c24:	2300      	movs	r3, #0
 8006c26:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (drvid < _app_driver_count) {
 8006c28:	4b90      	ldr	r3, [pc, #576]	@ (8006e6c <dcd_event_handler+0x2e8>)
 8006c2a:	781b      	ldrb	r3, [r3, #0]
 8006c2c:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8006c30:	429a      	cmp	r2, r3
 8006c32:	d20a      	bcs.n	8006c4a <dcd_event_handler+0xc6>
    driver = &_app_driver[drvid];
 8006c34:	4b8e      	ldr	r3, [pc, #568]	@ (8006e70 <dcd_event_handler+0x2ec>)
 8006c36:	6819      	ldr	r1, [r3, #0]
 8006c38:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8006c3c:	4613      	mov	r3, r2
 8006c3e:	00db      	lsls	r3, r3, #3
 8006c40:	4413      	add	r3, r2
 8006c42:	009b      	lsls	r3, r3, #2
 8006c44:	440b      	add	r3, r1
 8006c46:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006c48:	e013      	b.n	8006c72 <dcd_event_handler+0xee>
    drvid -= _app_driver_count;
 8006c4a:	4b88      	ldr	r3, [pc, #544]	@ (8006e6c <dcd_event_handler+0x2e8>)
 8006c4c:	781b      	ldrb	r3, [r3, #0]
 8006c4e:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8006c52:	1ad3      	subs	r3, r2, r3
 8006c54:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8006c58:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d108      	bne.n	8006c72 <dcd_event_handler+0xee>
      driver = &_usbd_driver[drvid];
 8006c60:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8006c64:	4613      	mov	r3, r2
 8006c66:	00db      	lsls	r3, r3, #3
 8006c68:	4413      	add	r3, r2
 8006c6a:	009b      	lsls	r3, r3, #2
 8006c6c:	4a81      	ldr	r2, [pc, #516]	@ (8006e74 <dcd_event_handler+0x2f0>)
 8006c6e:	4413      	add	r3, r2
 8006c70:	67bb      	str	r3, [r7, #120]	@ 0x78
  return driver;
 8006c72:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
        usbd_class_driver_t const* driver = get_driver(i);
 8006c74:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        if (driver && driver->sof) {
 8006c78:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d00d      	beq.n	8006c9c <dcd_event_handler+0x118>
 8006c80:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006c84:	6a1b      	ldr	r3, [r3, #32]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d008      	beq.n	8006c9c <dcd_event_handler+0x118>
          driver->sof(event->rhport, event->sof.frame_count);
 8006c8a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006c8e:	6a1b      	ldr	r3, [r3, #32]
 8006c90:	687a      	ldr	r2, [r7, #4]
 8006c92:	7810      	ldrb	r0, [r2, #0]
 8006c94:	687a      	ldr	r2, [r7, #4]
 8006c96:	6852      	ldr	r2, [r2, #4]
 8006c98:	4611      	mov	r1, r2
 8006c9a:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8006c9c:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8006ca0:	3301      	adds	r3, #1
 8006ca2:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 8006ca6:	4b71      	ldr	r3, [pc, #452]	@ (8006e6c <dcd_event_handler+0x2e8>)
 8006ca8:	781b      	ldrb	r3, [r3, #0]
 8006caa:	3301      	adds	r3, #1
 8006cac:	b2db      	uxtb	r3, r3
 8006cae:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 8006cb2:	429a      	cmp	r2, r3
 8006cb4:	d3b2      	bcc.n	8006c1c <dcd_event_handler+0x98>
        }
      }

      // Some MCUs after running dcd_remote_wakeup() does not have way to detect the end of remote wakeup
      // which last 1-15 ms. DCD can use SOF as a clear indicator that bus is back to operational
      if (_usbd_dev.suspended) {
 8006cb6:	4b6c      	ldr	r3, [pc, #432]	@ (8006e68 <dcd_event_handler+0x2e4>)
 8006cb8:	789b      	ldrb	r3, [r3, #2]
 8006cba:	b2db      	uxtb	r3, r3
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d058      	beq.n	8006d72 <dcd_event_handler+0x1ee>
        _usbd_dev.suspended = 0;
 8006cc0:	4b69      	ldr	r3, [pc, #420]	@ (8006e68 <dcd_event_handler+0x2e4>)
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	709a      	strb	r2, [r3, #2]

        dcd_event_t const event_resume = {.rhport = event->rhport, .event_id = DCD_EVENT_RESUME};
 8006cc6:	f107 0314 	add.w	r3, r7, #20
 8006cca:	2200      	movs	r2, #0
 8006ccc:	601a      	str	r2, [r3, #0]
 8006cce:	605a      	str	r2, [r3, #4]
 8006cd0:	609a      	str	r2, [r3, #8]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	781b      	ldrb	r3, [r3, #0]
 8006cd6:	753b      	strb	r3, [r7, #20]
 8006cd8:	2305      	movs	r3, #5
 8006cda:	757b      	strb	r3, [r7, #21]
 8006cdc:	f107 0314 	add.w	r3, r7, #20
 8006ce0:	677b      	str	r3, [r7, #116]	@ 0x74
 8006ce2:	78fb      	ldrb	r3, [r7, #3]
 8006ce4:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8006ce8:	4b63      	ldr	r3, [pc, #396]	@ (8006e78 <dcd_event_handler+0x2f4>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006cee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006cf0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006cf2:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8006cf6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_send(osal_queue_t qhdl, void const* data, bool in_isr) {
  if (!in_isr) {
 8006cfa:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006cfe:	f083 0301 	eor.w	r3, r3, #1
 8006d02:	b2db      	uxtb	r3, r3
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d003      	beq.n	8006d10 <dcd_event_handler+0x18c>
    qhdl->interrupt_set(false);
 8006d08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	2000      	movs	r0, #0
 8006d0e:	4798      	blx	r3
  }

  const bool success = tu_fifo_write(&qhdl->ff, data);
 8006d10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d12:	3304      	adds	r3, #4
 8006d14:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006d16:	4618      	mov	r0, r3
 8006d18:	f7fe fd91 	bl	800583e <tu_fifo_write>
 8006d1c:	4603      	mov	r3, r0
 8006d1e:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66

  if (!in_isr) {
 8006d22:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006d26:	f083 0301 	eor.w	r3, r3, #1
 8006d2a:	b2db      	uxtb	r3, r3
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d003      	beq.n	8006d38 <dcd_event_handler+0x1b4>
    qhdl->interrupt_set(true);
 8006d30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	2001      	movs	r0, #1
 8006d36:	4798      	blx	r3
  }

  return success;
 8006d38:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8006d3c:	f083 0301 	eor.w	r3, r3, #1
 8006d40:	b2db      	uxtb	r3, r3
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d009      	beq.n	8006d5a <dcd_event_handler+0x1d6>
 8006d46:	4b4d      	ldr	r3, [pc, #308]	@ (8006e7c <dcd_event_handler+0x2f8>)
 8006d48:	663b      	str	r3, [r7, #96]	@ 0x60
 8006d4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f003 0301 	and.w	r3, r3, #1
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d00c      	beq.n	8006d70 <dcd_event_handler+0x1ec>
 8006d56:	be00      	bkpt	0x0000
 8006d58:	e00a      	b.n	8006d70 <dcd_event_handler+0x1ec>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 8006d5a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006d5c:	7818      	ldrb	r0, [r3, #0]
 8006d5e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006d60:	785b      	ldrb	r3, [r3, #1]
 8006d62:	4619      	mov	r1, r3
 8006d64:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8006d68:	461a      	mov	r2, r3
 8006d6a:	f7fe fe69 	bl	8005a40 <tud_event_hook_cb>
  return true;
 8006d6e:	e000      	b.n	8006d72 <dcd_event_handler+0x1ee>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8006d70:	bf00      	nop
        queue_event(&event_resume, in_isr);
      }

      if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 8006d72:	4b3d      	ldr	r3, [pc, #244]	@ (8006e68 <dcd_event_handler+0x2e4>)
 8006d74:	799b      	ldrb	r3, [r3, #6]
 8006d76:	b2db      	uxtb	r3, r3
 8006d78:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8006d80:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8006d84:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006d86:	fa22 f303 	lsr.w	r3, r2, r3
 8006d8a:	f003 0301 	and.w	r3, r3, #1
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	bf14      	ite	ne
 8006d92:	2301      	movne	r3, #1
 8006d94:	2300      	moveq	r3, #0
 8006d96:	b2db      	uxtb	r3, r3
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	f000 8135 	beq.w	8007008 <dcd_event_handler+0x484>
        dcd_event_t const event_sof = {.rhport = event->rhport, .event_id = DCD_EVENT_SOF, .sof.frame_count = event->sof.frame_count};
 8006d9e:	f107 0308 	add.w	r3, r7, #8
 8006da2:	2200      	movs	r2, #0
 8006da4:	601a      	str	r2, [r3, #0]
 8006da6:	605a      	str	r2, [r3, #4]
 8006da8:	609a      	str	r2, [r3, #8]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	781b      	ldrb	r3, [r3, #0]
 8006dae:	723b      	strb	r3, [r7, #8]
 8006db0:	2303      	movs	r3, #3
 8006db2:	727b      	strb	r3, [r7, #9]
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	60fb      	str	r3, [r7, #12]
 8006dba:	f107 0308 	add.w	r3, r7, #8
 8006dbe:	657b      	str	r3, [r7, #84]	@ 0x54
 8006dc0:	78fb      	ldrb	r3, [r7, #3]
 8006dc2:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8006dc6:	4b2c      	ldr	r3, [pc, #176]	@ (8006e78 <dcd_event_handler+0x2f4>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006dcc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006dce:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006dd0:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8006dd4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (!in_isr) {
 8006dd8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8006ddc:	f083 0301 	eor.w	r3, r3, #1
 8006de0:	b2db      	uxtb	r3, r3
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d003      	beq.n	8006dee <dcd_event_handler+0x26a>
    qhdl->interrupt_set(false);
 8006de6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	2000      	movs	r0, #0
 8006dec:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 8006dee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006df0:	3304      	adds	r3, #4
 8006df2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006df4:	4618      	mov	r0, r3
 8006df6:	f7fe fd22 	bl	800583e <tu_fifo_write>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  if (!in_isr) {
 8006e00:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8006e04:	f083 0301 	eor.w	r3, r3, #1
 8006e08:	b2db      	uxtb	r3, r3
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d003      	beq.n	8006e16 <dcd_event_handler+0x292>
    qhdl->interrupt_set(true);
 8006e0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	2001      	movs	r0, #1
 8006e14:	4798      	blx	r3
  return success;
 8006e16:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8006e1a:	f083 0301 	eor.w	r3, r3, #1
 8006e1e:	b2db      	uxtb	r3, r3
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d009      	beq.n	8006e38 <dcd_event_handler+0x2b4>
 8006e24:	4b15      	ldr	r3, [pc, #84]	@ (8006e7c <dcd_event_handler+0x2f8>)
 8006e26:	643b      	str	r3, [r7, #64]	@ 0x40
 8006e28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f003 0301 	and.w	r3, r3, #1
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d00c      	beq.n	8006e4e <dcd_event_handler+0x2ca>
 8006e34:	be00      	bkpt	0x0000
 8006e36:	e00a      	b.n	8006e4e <dcd_event_handler+0x2ca>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 8006e38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e3a:	7818      	ldrb	r0, [r3, #0]
 8006e3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e3e:	785b      	ldrb	r3, [r3, #1]
 8006e40:	4619      	mov	r1, r3
 8006e42:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8006e46:	461a      	mov	r2, r3
 8006e48:	f7fe fdfa 	bl	8005a40 <tud_event_hook_cb>
  return true;
 8006e4c:	e000      	b.n	8006e50 <dcd_event_handler+0x2cc>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8006e4e:	bf00      	nop
        queue_event(&event_sof, in_isr);
      }
      break;
 8006e50:	e0da      	b.n	8007008 <dcd_event_handler+0x484>

    case DCD_EVENT_SETUP_RECEIVED:
      _usbd_queued_setup++;
 8006e52:	4b0b      	ldr	r3, [pc, #44]	@ (8006e80 <dcd_event_handler+0x2fc>)
 8006e54:	781b      	ldrb	r3, [r3, #0]
 8006e56:	b2db      	uxtb	r3, r3
 8006e58:	3301      	adds	r3, #1
 8006e5a:	b2da      	uxtb	r2, r3
 8006e5c:	4b08      	ldr	r3, [pc, #32]	@ (8006e80 <dcd_event_handler+0x2fc>)
 8006e5e:	701a      	strb	r2, [r3, #0]
      send = true;
 8006e60:	2301      	movs	r3, #1
 8006e62:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 8006e66:	e0d2      	b.n	800700e <dcd_event_handler+0x48a>
 8006e68:	200007f8 	.word	0x200007f8
 8006e6c:	2000082c 	.word	0x2000082c
 8006e70:	20000828 	.word	0x20000828
 8006e74:	0800ae94 	.word	0x0800ae94
 8006e78:	200008f0 	.word	0x200008f0
 8006e7c:	e000edf0 	.word	0xe000edf0
 8006e80:	20000827 	.word	0x20000827

    case DCD_EVENT_XFER_COMPLETE: {
      // Invoke the class callback associated with the endpoint address
      uint8_t const ep_addr = event->xfer_complete.ep_addr;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	791b      	ldrb	r3, [r3, #4]
 8006e88:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
 8006e8c:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 8006e90:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8006e94:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8006e98:	f003 030f 	and.w	r3, r3, #15
 8006e9c:	b2db      	uxtb	r3, r3
      uint8_t const epnum = tu_edpt_number(ep_addr);
 8006e9e:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
 8006ea2:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 8006ea6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8006eaa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006eae:	09db      	lsrs	r3, r3, #7
 8006eb0:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 8006eb2:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

      send = true;
 8006eb6:	2301      	movs	r3, #1
 8006eb8:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      if(epnum > 0) {
 8006ebc:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	f000 80a3 	beq.w	800700c <dcd_event_handler+0x488>
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 8006ec6:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 8006eca:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8006ece:	4979      	ldr	r1, [pc, #484]	@ (80070b4 <dcd_event_handler+0x530>)
 8006ed0:	0052      	lsls	r2, r2, #1
 8006ed2:	440a      	add	r2, r1
 8006ed4:	4413      	add	r3, r2
 8006ed6:	3317      	adds	r3, #23
 8006ed8:	781b      	ldrb	r3, [r3, #0]
 8006eda:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  usbd_class_driver_t const *driver = NULL;
 8006ede:	2300      	movs	r3, #0
 8006ee0:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (drvid < _app_driver_count) {
 8006ee2:	4b75      	ldr	r3, [pc, #468]	@ (80070b8 <dcd_event_handler+0x534>)
 8006ee4:	781b      	ldrb	r3, [r3, #0]
 8006ee6:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006eea:	429a      	cmp	r2, r3
 8006eec:	d20a      	bcs.n	8006f04 <dcd_event_handler+0x380>
    driver = &_app_driver[drvid];
 8006eee:	4b73      	ldr	r3, [pc, #460]	@ (80070bc <dcd_event_handler+0x538>)
 8006ef0:	6819      	ldr	r1, [r3, #0]
 8006ef2:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006ef6:	4613      	mov	r3, r2
 8006ef8:	00db      	lsls	r3, r3, #3
 8006efa:	4413      	add	r3, r2
 8006efc:	009b      	lsls	r3, r3, #2
 8006efe:	440b      	add	r3, r1
 8006f00:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006f02:	e013      	b.n	8006f2c <dcd_event_handler+0x3a8>
    drvid -= _app_driver_count;
 8006f04:	4b6c      	ldr	r3, [pc, #432]	@ (80070b8 <dcd_event_handler+0x534>)
 8006f06:	781b      	ldrb	r3, [r3, #0]
 8006f08:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006f0c:	1ad3      	subs	r3, r2, r3
 8006f0e:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8006f12:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d108      	bne.n	8006f2c <dcd_event_handler+0x3a8>
      driver = &_usbd_driver[drvid];
 8006f1a:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006f1e:	4613      	mov	r3, r2
 8006f20:	00db      	lsls	r3, r3, #3
 8006f22:	4413      	add	r3, r2
 8006f24:	009b      	lsls	r3, r3, #2
 8006f26:	4a66      	ldr	r2, [pc, #408]	@ (80070c0 <dcd_event_handler+0x53c>)
 8006f28:	4413      	add	r3, r2
 8006f2a:	63bb      	str	r3, [r7, #56]	@ 0x38
  return driver;
 8006f2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 8006f2e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

        if (driver && driver->xfer_isr) {
 8006f32:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d068      	beq.n	800700c <dcd_event_handler+0x488>
 8006f3a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006f3e:	69db      	ldr	r3, [r3, #28]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d063      	beq.n	800700c <dcd_event_handler+0x488>
          _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 8006f44:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 8006f48:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8006f4c:	4959      	ldr	r1, [pc, #356]	@ (80070b4 <dcd_event_handler+0x530>)
 8006f4e:	0052      	lsls	r2, r2, #1
 8006f50:	440a      	add	r2, r1
 8006f52:	4413      	add	r3, r2
 8006f54:	f103 0220 	add.w	r2, r3, #32
 8006f58:	78d3      	ldrb	r3, [r2, #3]
 8006f5a:	f023 0301 	bic.w	r3, r3, #1
 8006f5e:	70d3      	strb	r3, [r2, #3]
          _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 8006f60:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 8006f64:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8006f68:	4952      	ldr	r1, [pc, #328]	@ (80070b4 <dcd_event_handler+0x530>)
 8006f6a:	0052      	lsls	r2, r2, #1
 8006f6c:	440a      	add	r2, r1
 8006f6e:	4413      	add	r3, r2
 8006f70:	f103 0220 	add.w	r2, r3, #32
 8006f74:	78d3      	ldrb	r3, [r2, #3]
 8006f76:	f023 0304 	bic.w	r3, r3, #4
 8006f7a:	70d3      	strb	r3, [r2, #3]

          send = !driver->xfer_isr(event->rhport, ep_addr, (xfer_result_t) event->xfer_complete.result, event->xfer_complete.len);
 8006f7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006f80:	69dc      	ldr	r4, [r3, #28]
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	7818      	ldrb	r0, [r3, #0]
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	795a      	ldrb	r2, [r3, #5]
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	689b      	ldr	r3, [r3, #8]
 8006f8e:	f897 108d 	ldrb.w	r1, [r7, #141]	@ 0x8d
 8006f92:	47a0      	blx	r4
 8006f94:	4603      	mov	r3, r0
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	bf14      	ite	ne
 8006f9a:	2301      	movne	r3, #1
 8006f9c:	2300      	moveq	r3, #0
 8006f9e:	b2db      	uxtb	r3, r3
 8006fa0:	f083 0301 	eor.w	r3, r3, #1
 8006fa4:	b2db      	uxtb	r3, r3
 8006fa6:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8006faa:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8006fae:	f003 0301 	and.w	r3, r3, #1
 8006fb2:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

          // xfer_isr() is deferred to xfer_cb(), revert busy/claimed status
          if (send) {
 8006fb6:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d026      	beq.n	800700c <dcd_event_handler+0x488>
            _usbd_dev.ep_status[epnum][ep_dir].busy = 1;
 8006fbe:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 8006fc2:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8006fc6:	493b      	ldr	r1, [pc, #236]	@ (80070b4 <dcd_event_handler+0x530>)
 8006fc8:	0052      	lsls	r2, r2, #1
 8006fca:	440a      	add	r2, r1
 8006fcc:	4413      	add	r3, r2
 8006fce:	f103 0220 	add.w	r2, r3, #32
 8006fd2:	78d3      	ldrb	r3, [r2, #3]
 8006fd4:	f043 0301 	orr.w	r3, r3, #1
 8006fd8:	70d3      	strb	r3, [r2, #3]
            _usbd_dev.ep_status[epnum][ep_dir].claimed = 1;
 8006fda:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 8006fde:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8006fe2:	4934      	ldr	r1, [pc, #208]	@ (80070b4 <dcd_event_handler+0x530>)
 8006fe4:	0052      	lsls	r2, r2, #1
 8006fe6:	440a      	add	r2, r1
 8006fe8:	4413      	add	r3, r2
 8006fea:	f103 0220 	add.w	r2, r3, #32
 8006fee:	78d3      	ldrb	r3, [r2, #3]
 8006ff0:	f043 0304 	orr.w	r3, r3, #4
 8006ff4:	70d3      	strb	r3, [r2, #3]
          }
        }
      }
      break;
 8006ff6:	e009      	b.n	800700c <dcd_event_handler+0x488>
    }

    default:
      send = true;
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 8006ffe:	e006      	b.n	800700e <dcd_event_handler+0x48a>
      break;
 8007000:	bf00      	nop
 8007002:	e004      	b.n	800700e <dcd_event_handler+0x48a>
      break;
 8007004:	bf00      	nop
 8007006:	e002      	b.n	800700e <dcd_event_handler+0x48a>
      break;
 8007008:	bf00      	nop
 800700a:	e000      	b.n	800700e <dcd_event_handler+0x48a>
      break;
 800700c:	bf00      	nop
  }

  if (send) {
 800700e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8007012:	2b00      	cmp	r3, #0
 8007014:	d049      	beq.n	80070aa <dcd_event_handler+0x526>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	637b      	str	r3, [r7, #52]	@ 0x34
 800701a:	78fb      	ldrb	r3, [r7, #3]
 800701c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8007020:	4b28      	ldr	r3, [pc, #160]	@ (80070c4 <dcd_event_handler+0x540>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007026:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007028:	62bb      	str	r3, [r7, #40]	@ 0x28
 800702a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800702e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (!in_isr) {
 8007032:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007036:	f083 0301 	eor.w	r3, r3, #1
 800703a:	b2db      	uxtb	r3, r3
 800703c:	2b00      	cmp	r3, #0
 800703e:	d003      	beq.n	8007048 <dcd_event_handler+0x4c4>
    qhdl->interrupt_set(false);
 8007040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	2000      	movs	r0, #0
 8007046:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 8007048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800704a:	3304      	adds	r3, #4
 800704c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800704e:	4618      	mov	r0, r3
 8007050:	f7fe fbf5 	bl	800583e <tu_fifo_write>
 8007054:	4603      	mov	r3, r0
 8007056:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  if (!in_isr) {
 800705a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800705e:	f083 0301 	eor.w	r3, r3, #1
 8007062:	b2db      	uxtb	r3, r3
 8007064:	2b00      	cmp	r3, #0
 8007066:	d003      	beq.n	8007070 <dcd_event_handler+0x4ec>
    qhdl->interrupt_set(true);
 8007068:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	2001      	movs	r0, #1
 800706e:	4798      	blx	r3
  return success;
 8007070:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007074:	f083 0301 	eor.w	r3, r3, #1
 8007078:	b2db      	uxtb	r3, r3
 800707a:	2b00      	cmp	r3, #0
 800707c:	d009      	beq.n	8007092 <dcd_event_handler+0x50e>
 800707e:	4b12      	ldr	r3, [pc, #72]	@ (80070c8 <dcd_event_handler+0x544>)
 8007080:	623b      	str	r3, [r7, #32]
 8007082:	6a3b      	ldr	r3, [r7, #32]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f003 0301 	and.w	r3, r3, #1
 800708a:	2b00      	cmp	r3, #0
 800708c:	d00c      	beq.n	80070a8 <dcd_event_handler+0x524>
 800708e:	be00      	bkpt	0x0000
 8007090:	e00a      	b.n	80070a8 <dcd_event_handler+0x524>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 8007092:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007094:	7818      	ldrb	r0, [r3, #0]
 8007096:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007098:	785b      	ldrb	r3, [r3, #1]
 800709a:	4619      	mov	r1, r3
 800709c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80070a0:	461a      	mov	r2, r3
 80070a2:	f7fe fccd 	bl	8005a40 <tud_event_hook_cb>
  return true;
 80070a6:	e000      	b.n	80070aa <dcd_event_handler+0x526>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 80070a8:	bf00      	nop
    queue_event(event, in_isr);
  }
}
 80070aa:	bf00      	nop
 80070ac:	3794      	adds	r7, #148	@ 0x94
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bd90      	pop	{r4, r7, pc}
 80070b2:	bf00      	nop
 80070b4:	200007f8 	.word	0x200007f8
 80070b8:	2000082c 	.word	0x2000082c
 80070bc:	20000828 	.word	0x20000828
 80070c0:	0800ae94 	.word	0x0800ae94
 80070c4:	200008f0 	.word	0x200008f0
 80070c8:	e000edf0 	.word	0xe000edf0

080070cc <usbd_int_set>:

//--------------------------------------------------------------------+
// USBD API For Class Driver
//--------------------------------------------------------------------+

void usbd_int_set(bool enabled) {
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b082      	sub	sp, #8
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	4603      	mov	r3, r0
 80070d4:	71fb      	strb	r3, [r7, #7]
  if (enabled) {
 80070d6:	79fb      	ldrb	r3, [r7, #7]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d005      	beq.n	80070e8 <usbd_int_set+0x1c>
    dcd_int_enable(_usbd_rhport);
 80070dc:	4b07      	ldr	r3, [pc, #28]	@ (80070fc <usbd_int_set+0x30>)
 80070de:	781b      	ldrb	r3, [r3, #0]
 80070e0:	4618      	mov	r0, r3
 80070e2:	f001 fa13 	bl	800850c <dcd_int_enable>
  } else {
    dcd_int_disable(_usbd_rhport);
  }
}
 80070e6:	e004      	b.n	80070f2 <usbd_int_set+0x26>
    dcd_int_disable(_usbd_rhport);
 80070e8:	4b04      	ldr	r3, [pc, #16]	@ (80070fc <usbd_int_set+0x30>)
 80070ea:	781b      	ldrb	r3, [r3, #0]
 80070ec:	4618      	mov	r0, r3
 80070ee:	f001 fa35 	bl	800855c <dcd_int_disable>
}
 80070f2:	bf00      	nop
 80070f4:	3708      	adds	r7, #8
 80070f6:	46bd      	mov	sp, r7
 80070f8:	bd80      	pop	{r7, pc}
 80070fa:	bf00      	nop
 80070fc:	20000021 	.word	0x20000021

08007100 <usbd_spin_lock>:

void usbd_spin_lock(bool in_isr) {
 8007100:	b580      	push	{r7, lr}
 8007102:	b084      	sub	sp, #16
 8007104:	af00      	add	r7, sp, #0
 8007106:	4603      	mov	r3, r0
 8007108:	71fb      	strb	r3, [r7, #7]
 800710a:	4b0e      	ldr	r3, [pc, #56]	@ (8007144 <usbd_spin_lock+0x44>)
 800710c:	60fb      	str	r3, [r7, #12]
 800710e:	79fb      	ldrb	r3, [r7, #7]
 8007110:	72fb      	strb	r3, [r7, #11]
  if (!in_isr && ctx->nested_count == 0) {
 8007112:	7afb      	ldrb	r3, [r7, #11]
 8007114:	f083 0301 	eor.w	r3, r3, #1
 8007118:	b2db      	uxtb	r3, r3
 800711a:	2b00      	cmp	r3, #0
 800711c:	d007      	beq.n	800712e <usbd_spin_lock+0x2e>
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	685b      	ldr	r3, [r3, #4]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d103      	bne.n	800712e <usbd_spin_lock+0x2e>
    ctx->interrupt_set(false);
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	2000      	movs	r0, #0
 800712c:	4798      	blx	r3
  ctx->nested_count++;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	685b      	ldr	r3, [r3, #4]
 8007132:	1c5a      	adds	r2, r3, #1
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	605a      	str	r2, [r3, #4]
}
 8007138:	bf00      	nop
  osal_spin_lock(&_usbd_spin, in_isr);
}
 800713a:	bf00      	nop
 800713c:	3710      	adds	r7, #16
 800713e:	46bd      	mov	sp, r7
 8007140:	bd80      	pop	{r7, pc}
 8007142:	bf00      	nop
 8007144:	20000024 	.word	0x20000024

08007148 <usbd_spin_unlock>:
void usbd_spin_unlock(bool in_isr) {
 8007148:	b580      	push	{r7, lr}
 800714a:	b084      	sub	sp, #16
 800714c:	af00      	add	r7, sp, #0
 800714e:	4603      	mov	r3, r0
 8007150:	71fb      	strb	r3, [r7, #7]
 8007152:	4b10      	ldr	r3, [pc, #64]	@ (8007194 <usbd_spin_unlock+0x4c>)
 8007154:	60fb      	str	r3, [r7, #12]
 8007156:	79fb      	ldrb	r3, [r7, #7]
 8007158:	72fb      	strb	r3, [r7, #11]
  if (ctx->nested_count == 0) {
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	685b      	ldr	r3, [r3, #4]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d013      	beq.n	800718a <usbd_spin_unlock+0x42>
  ctx->nested_count--;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	685b      	ldr	r3, [r3, #4]
 8007166:	1e5a      	subs	r2, r3, #1
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	605a      	str	r2, [r3, #4]
  if (!in_isr && ctx->nested_count == 0) {
 800716c:	7afb      	ldrb	r3, [r7, #11]
 800716e:	f083 0301 	eor.w	r3, r3, #1
 8007172:	b2db      	uxtb	r3, r3
 8007174:	2b00      	cmp	r3, #0
 8007176:	d009      	beq.n	800718c <usbd_spin_unlock+0x44>
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	685b      	ldr	r3, [r3, #4]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d105      	bne.n	800718c <usbd_spin_unlock+0x44>
    ctx->interrupt_set(true);
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	2001      	movs	r0, #1
 8007186:	4798      	blx	r3
  osal_spin_unlock(&_usbd_spin, in_isr);
}
 8007188:	e000      	b.n	800718c <usbd_spin_unlock+0x44>
    return; // spin is not locked to begin with
 800718a:	bf00      	nop
 800718c:	bf00      	nop
 800718e:	3710      	adds	r7, #16
 8007190:	46bd      	mov	sp, r7
 8007192:	bd80      	pop	{r7, pc}
 8007194:	20000024 	.word	0x20000024

08007198 <usbd_edpt_open>:

//--------------------------------------------------------------------+
// USBD Endpoint API
//--------------------------------------------------------------------+

bool usbd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_ep) {
 8007198:	b580      	push	{r7, lr}
 800719a:	b088      	sub	sp, #32
 800719c:	af00      	add	r7, sp, #0
 800719e:	4603      	mov	r3, r0
 80071a0:	6039      	str	r1, [r7, #0]
 80071a2:	71fb      	strb	r3, [r7, #7]
  rhport = _usbd_rhport;
 80071a4:	4b1b      	ldr	r3, [pc, #108]	@ (8007214 <usbd_edpt_open+0x7c>)
 80071a6:	781b      	ldrb	r3, [r3, #0]
 80071a8:	71fb      	strb	r3, [r7, #7]

  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	789b      	ldrb	r3, [r3, #2]
 80071ae:	75fb      	strb	r3, [r7, #23]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80071b0:	7dfb      	ldrb	r3, [r7, #23]
 80071b2:	f003 030f 	and.w	r3, r3, #15
 80071b6:	b2db      	uxtb	r3, r3
 80071b8:	2b05      	cmp	r3, #5
 80071ba:	d90a      	bls.n	80071d2 <usbd_edpt_open+0x3a>
 80071bc:	4b16      	ldr	r3, [pc, #88]	@ (8007218 <usbd_edpt_open+0x80>)
 80071be:	61bb      	str	r3, [r7, #24]
 80071c0:	69bb      	ldr	r3, [r7, #24]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f003 0301 	and.w	r3, r3, #1
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d000      	beq.n	80071ce <usbd_edpt_open+0x36>
 80071cc:	be00      	bkpt	0x0000
 80071ce:	2300      	movs	r3, #0
 80071d0:	e01c      	b.n	800720c <usbd_edpt_open+0x74>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t)_usbd_dev.speed));
 80071d2:	4b12      	ldr	r3, [pc, #72]	@ (800721c <usbd_edpt_open+0x84>)
 80071d4:	795a      	ldrb	r2, [r3, #5]
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	613b      	str	r3, [r7, #16]
 80071da:	4613      	mov	r3, r2
 80071dc:	73fb      	strb	r3, [r7, #15]
  return true;
 80071de:	2301      	movs	r3, #1
 80071e0:	f083 0301 	eor.w	r3, r3, #1
 80071e4:	b2db      	uxtb	r3, r3
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d00a      	beq.n	8007200 <usbd_edpt_open+0x68>
 80071ea:	4b0b      	ldr	r3, [pc, #44]	@ (8007218 <usbd_edpt_open+0x80>)
 80071ec:	61fb      	str	r3, [r7, #28]
 80071ee:	69fb      	ldr	r3, [r7, #28]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f003 0301 	and.w	r3, r3, #1
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d000      	beq.n	80071fc <usbd_edpt_open+0x64>
 80071fa:	be00      	bkpt	0x0000
 80071fc:	2300      	movs	r3, #0
 80071fe:	e005      	b.n	800720c <usbd_edpt_open+0x74>

  return dcd_edpt_open(rhport, desc_ep);
 8007200:	79fb      	ldrb	r3, [r7, #7]
 8007202:	6839      	ldr	r1, [r7, #0]
 8007204:	4618      	mov	r0, r3
 8007206:	f001 fa85 	bl	8008714 <dcd_edpt_open>
 800720a:	4603      	mov	r3, r0
}
 800720c:	4618      	mov	r0, r3
 800720e:	3720      	adds	r7, #32
 8007210:	46bd      	mov	sp, r7
 8007212:	bd80      	pop	{r7, pc}
 8007214:	20000021 	.word	0x20000021
 8007218:	e000edf0 	.word	0xe000edf0
 800721c:	200007f8 	.word	0x200007f8

08007220 <usbd_edpt_claim>:

bool usbd_edpt_claim(uint8_t rhport, uint8_t ep_addr) {
 8007220:	b580      	push	{r7, lr}
 8007222:	b086      	sub	sp, #24
 8007224:	af00      	add	r7, sp, #0
 8007226:	4603      	mov	r3, r0
 8007228:	460a      	mov	r2, r1
 800722a:	71fb      	strb	r3, [r7, #7]
 800722c:	4613      	mov	r3, r2
 800722e:	71bb      	strb	r3, [r7, #6]
 8007230:	79bb      	ldrb	r3, [r7, #6]
 8007232:	73bb      	strb	r3, [r7, #14]
 8007234:	7bbb      	ldrb	r3, [r7, #14]
 8007236:	f003 030f 	and.w	r3, r3, #15
 800723a:	b2db      	uxtb	r3, r3
  (void) rhport;

  // TODO add this check later, also make sure we don't starve an out endpoint while suspending
  // TU_VERIFY(tud_ready());

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800723c:	75fb      	strb	r3, [r7, #23]
 800723e:	79bb      	ldrb	r3, [r7, #6]
 8007240:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007242:	7bfb      	ldrb	r3, [r7, #15]
 8007244:	09db      	lsrs	r3, r3, #7
 8007246:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8007248:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800724a:	7dfa      	ldrb	r2, [r7, #23]
 800724c:	7dbb      	ldrb	r3, [r7, #22]
 800724e:	0052      	lsls	r2, r2, #1
 8007250:	4413      	add	r3, r2
 8007252:	3320      	adds	r3, #32
 8007254:	4a06      	ldr	r2, [pc, #24]	@ (8007270 <usbd_edpt_claim+0x50>)
 8007256:	4413      	add	r3, r2
 8007258:	3303      	adds	r3, #3
 800725a:	613b      	str	r3, [r7, #16]

  return tu_edpt_claim(ep_state, _usbd_mutex);
 800725c:	2100      	movs	r1, #0
 800725e:	6938      	ldr	r0, [r7, #16]
 8007260:	f002 fd27 	bl	8009cb2 <tu_edpt_claim>
 8007264:	4603      	mov	r3, r0
}
 8007266:	4618      	mov	r0, r3
 8007268:	3718      	adds	r7, #24
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}
 800726e:	bf00      	nop
 8007270:	200007f8 	.word	0x200007f8

08007274 <usbd_edpt_release>:

bool usbd_edpt_release(uint8_t rhport, uint8_t ep_addr) {
 8007274:	b580      	push	{r7, lr}
 8007276:	b086      	sub	sp, #24
 8007278:	af00      	add	r7, sp, #0
 800727a:	4603      	mov	r3, r0
 800727c:	460a      	mov	r2, r1
 800727e:	71fb      	strb	r3, [r7, #7]
 8007280:	4613      	mov	r3, r2
 8007282:	71bb      	strb	r3, [r7, #6]
 8007284:	79bb      	ldrb	r3, [r7, #6]
 8007286:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8007288:	7bbb      	ldrb	r3, [r7, #14]
 800728a:	f003 030f 	and.w	r3, r3, #15
 800728e:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8007290:	75fb      	strb	r3, [r7, #23]
 8007292:	79bb      	ldrb	r3, [r7, #6]
 8007294:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007296:	7bfb      	ldrb	r3, [r7, #15]
 8007298:	09db      	lsrs	r3, r3, #7
 800729a:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800729c:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800729e:	7dfa      	ldrb	r2, [r7, #23]
 80072a0:	7dbb      	ldrb	r3, [r7, #22]
 80072a2:	0052      	lsls	r2, r2, #1
 80072a4:	4413      	add	r3, r2
 80072a6:	3320      	adds	r3, #32
 80072a8:	4a06      	ldr	r2, [pc, #24]	@ (80072c4 <usbd_edpt_release+0x50>)
 80072aa:	4413      	add	r3, r2
 80072ac:	3303      	adds	r3, #3
 80072ae:	613b      	str	r3, [r7, #16]

  return tu_edpt_release(ep_state, _usbd_mutex);
 80072b0:	2100      	movs	r1, #0
 80072b2:	6938      	ldr	r0, [r7, #16]
 80072b4:	f002 fd39 	bl	8009d2a <tu_edpt_release>
 80072b8:	4603      	mov	r3, r0
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	3718      	adds	r7, #24
 80072be:	46bd      	mov	sp, r7
 80072c0:	bd80      	pop	{r7, pc}
 80072c2:	bf00      	nop
 80072c4:	200007f8 	.word	0x200007f8

080072c8 <usbd_edpt_xfer>:

bool usbd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b088      	sub	sp, #32
 80072cc:	af02      	add	r7, sp, #8
 80072ce:	603a      	str	r2, [r7, #0]
 80072d0:	461a      	mov	r2, r3
 80072d2:	4603      	mov	r3, r0
 80072d4:	71fb      	strb	r3, [r7, #7]
 80072d6:	460b      	mov	r3, r1
 80072d8:	71bb      	strb	r3, [r7, #6]
 80072da:	4613      	mov	r3, r2
 80072dc:	80bb      	strh	r3, [r7, #4]
  rhport = _usbd_rhport;
 80072de:	4b34      	ldr	r3, [pc, #208]	@ (80073b0 <usbd_edpt_xfer+0xe8>)
 80072e0:	781b      	ldrb	r3, [r3, #0]
 80072e2:	71fb      	strb	r3, [r7, #7]
 80072e4:	79bb      	ldrb	r3, [r7, #6]
 80072e6:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80072e8:	7abb      	ldrb	r3, [r7, #10]
 80072ea:	f003 030f 	and.w	r3, r3, #15
 80072ee:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80072f0:	75fb      	strb	r3, [r7, #23]
 80072f2:	79bb      	ldrb	r3, [r7, #6]
 80072f4:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80072f6:	7afb      	ldrb	r3, [r7, #11]
 80072f8:	09db      	lsrs	r3, r3, #7
 80072fa:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80072fc:	75bb      	strb	r3, [r7, #22]
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, buffer, total_bytes, 2);
  }
#endif

  // Attempt to transfer on a busy endpoint, sound like an race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 80072fe:	7dfa      	ldrb	r2, [r7, #23]
 8007300:	7dbb      	ldrb	r3, [r7, #22]
 8007302:	492c      	ldr	r1, [pc, #176]	@ (80073b4 <usbd_edpt_xfer+0xec>)
 8007304:	0052      	lsls	r2, r2, #1
 8007306:	440a      	add	r2, r1
 8007308:	4413      	add	r3, r2
 800730a:	3320      	adds	r3, #32
 800730c:	78db      	ldrb	r3, [r3, #3]
 800730e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007312:	b2db      	uxtb	r3, r3
 8007314:	2b00      	cmp	r3, #0
 8007316:	d00a      	beq.n	800732e <usbd_edpt_xfer+0x66>
 8007318:	4b27      	ldr	r3, [pc, #156]	@ (80073b8 <usbd_edpt_xfer+0xf0>)
 800731a:	60fb      	str	r3, [r7, #12]
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f003 0301 	and.w	r3, r3, #1
 8007324:	2b00      	cmp	r3, #0
 8007326:	d000      	beq.n	800732a <usbd_edpt_xfer+0x62>
 8007328:	be00      	bkpt	0x0000
 800732a:	2300      	movs	r3, #0
 800732c:	e03c      	b.n	80073a8 <usbd_edpt_xfer+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer()
  // could return and USBD task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800732e:	7dfa      	ldrb	r2, [r7, #23]
 8007330:	7dbb      	ldrb	r3, [r7, #22]
 8007332:	4920      	ldr	r1, [pc, #128]	@ (80073b4 <usbd_edpt_xfer+0xec>)
 8007334:	0052      	lsls	r2, r2, #1
 8007336:	440a      	add	r2, r1
 8007338:	4413      	add	r3, r2
 800733a:	f103 0220 	add.w	r2, r3, #32
 800733e:	78d3      	ldrb	r3, [r2, #3]
 8007340:	f043 0301 	orr.w	r3, r3, #1
 8007344:	70d3      	strb	r3, [r2, #3]

  if (dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes, is_isr)) {
 8007346:	88ba      	ldrh	r2, [r7, #4]
 8007348:	79b9      	ldrb	r1, [r7, #6]
 800734a:	79f8      	ldrb	r0, [r7, #7]
 800734c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007350:	9300      	str	r3, [sp, #0]
 8007352:	4613      	mov	r3, r2
 8007354:	683a      	ldr	r2, [r7, #0]
 8007356:	f001 faaf 	bl	80088b8 <dcd_edpt_xfer>
 800735a:	4603      	mov	r3, r0
 800735c:	2b00      	cmp	r3, #0
 800735e:	d001      	beq.n	8007364 <usbd_edpt_xfer+0x9c>
    return true;
 8007360:	2301      	movs	r3, #1
 8007362:	e021      	b.n	80073a8 <usbd_edpt_xfer+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8007364:	7dfa      	ldrb	r2, [r7, #23]
 8007366:	7dbb      	ldrb	r3, [r7, #22]
 8007368:	4912      	ldr	r1, [pc, #72]	@ (80073b4 <usbd_edpt_xfer+0xec>)
 800736a:	0052      	lsls	r2, r2, #1
 800736c:	440a      	add	r2, r1
 800736e:	4413      	add	r3, r2
 8007370:	f103 0220 	add.w	r2, r3, #32
 8007374:	78d3      	ldrb	r3, [r2, #3]
 8007376:	f023 0301 	bic.w	r3, r3, #1
 800737a:	70d3      	strb	r3, [r2, #3]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 800737c:	7dfa      	ldrb	r2, [r7, #23]
 800737e:	7dbb      	ldrb	r3, [r7, #22]
 8007380:	490c      	ldr	r1, [pc, #48]	@ (80073b4 <usbd_edpt_xfer+0xec>)
 8007382:	0052      	lsls	r2, r2, #1
 8007384:	440a      	add	r2, r1
 8007386:	4413      	add	r3, r2
 8007388:	f103 0220 	add.w	r2, r3, #32
 800738c:	78d3      	ldrb	r3, [r2, #3]
 800738e:	f023 0304 	bic.w	r3, r3, #4
 8007392:	70d3      	strb	r3, [r2, #3]
    TU_LOG_USBD("FAILED\r\n");
    TU_BREAKPOINT();
 8007394:	4b08      	ldr	r3, [pc, #32]	@ (80073b8 <usbd_edpt_xfer+0xf0>)
 8007396:	613b      	str	r3, [r7, #16]
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f003 0301 	and.w	r3, r3, #1
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d000      	beq.n	80073a6 <usbd_edpt_xfer+0xde>
 80073a4:	be00      	bkpt	0x0000
    return false;
 80073a6:	2300      	movs	r3, #0
  }
}
 80073a8:	4618      	mov	r0, r3
 80073aa:	3718      	adds	r7, #24
 80073ac:	46bd      	mov	sp, r7
 80073ae:	bd80      	pop	{r7, pc}
 80073b0:	20000021 	.word	0x20000021
 80073b4:	200007f8 	.word	0x200007f8
 80073b8:	e000edf0 	.word	0xe000edf0

080073bc <usbd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool usbd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 80073bc:	b580      	push	{r7, lr}
 80073be:	b088      	sub	sp, #32
 80073c0:	af02      	add	r7, sp, #8
 80073c2:	603a      	str	r2, [r7, #0]
 80073c4:	461a      	mov	r2, r3
 80073c6:	4603      	mov	r3, r0
 80073c8:	71fb      	strb	r3, [r7, #7]
 80073ca:	460b      	mov	r3, r1
 80073cc:	71bb      	strb	r3, [r7, #6]
 80073ce:	4613      	mov	r3, r2
 80073d0:	80bb      	strh	r3, [r7, #4]
  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
  rhport = _usbd_rhport;
 80073d2:	4b34      	ldr	r3, [pc, #208]	@ (80074a4 <usbd_edpt_xfer_fifo+0xe8>)
 80073d4:	781b      	ldrb	r3, [r3, #0]
 80073d6:	71fb      	strb	r3, [r7, #7]
 80073d8:	79bb      	ldrb	r3, [r7, #6]
 80073da:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80073dc:	7abb      	ldrb	r3, [r7, #10]
 80073de:	f003 030f 	and.w	r3, r3, #15
 80073e2:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80073e4:	75fb      	strb	r3, [r7, #23]
 80073e6:	79bb      	ldrb	r3, [r7, #6]
 80073e8:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80073ea:	7afb      	ldrb	r3, [r7, #11]
 80073ec:	09db      	lsrs	r3, r3, #7
 80073ee:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80073f0:	75bb      	strb	r3, [r7, #22]

  TU_LOG_USBD("  Queue FIFO EP %02X with %u bytes ... ", ep_addr, total_bytes);

  // Attempt to transfer on a busy endpoint, sound like a race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 80073f2:	7dfa      	ldrb	r2, [r7, #23]
 80073f4:	7dbb      	ldrb	r3, [r7, #22]
 80073f6:	492c      	ldr	r1, [pc, #176]	@ (80074a8 <usbd_edpt_xfer_fifo+0xec>)
 80073f8:	0052      	lsls	r2, r2, #1
 80073fa:	440a      	add	r2, r1
 80073fc:	4413      	add	r3, r2
 80073fe:	3320      	adds	r3, #32
 8007400:	78db      	ldrb	r3, [r3, #3]
 8007402:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007406:	b2db      	uxtb	r3, r3
 8007408:	2b00      	cmp	r3, #0
 800740a:	d00a      	beq.n	8007422 <usbd_edpt_xfer_fifo+0x66>
 800740c:	4b27      	ldr	r3, [pc, #156]	@ (80074ac <usbd_edpt_xfer_fifo+0xf0>)
 800740e:	60fb      	str	r3, [r7, #12]
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f003 0301 	and.w	r3, r3, #1
 8007418:	2b00      	cmp	r3, #0
 800741a:	d000      	beq.n	800741e <usbd_edpt_xfer_fifo+0x62>
 800741c:	be00      	bkpt	0x0000
 800741e:	2300      	movs	r3, #0
 8007420:	e03c      	b.n	800749c <usbd_edpt_xfer_fifo+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer() could return
  // and usbd task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 8007422:	7dfa      	ldrb	r2, [r7, #23]
 8007424:	7dbb      	ldrb	r3, [r7, #22]
 8007426:	4920      	ldr	r1, [pc, #128]	@ (80074a8 <usbd_edpt_xfer_fifo+0xec>)
 8007428:	0052      	lsls	r2, r2, #1
 800742a:	440a      	add	r2, r1
 800742c:	4413      	add	r3, r2
 800742e:	f103 0220 	add.w	r2, r3, #32
 8007432:	78d3      	ldrb	r3, [r2, #3]
 8007434:	f043 0301 	orr.w	r3, r3, #1
 8007438:	70d3      	strb	r3, [r2, #3]

  if (dcd_edpt_xfer_fifo(rhport, ep_addr, ff, total_bytes, is_isr)) {
 800743a:	88ba      	ldrh	r2, [r7, #4]
 800743c:	79b9      	ldrb	r1, [r7, #6]
 800743e:	79f8      	ldrb	r0, [r7, #7]
 8007440:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007444:	9300      	str	r3, [sp, #0]
 8007446:	4613      	mov	r3, r2
 8007448:	683a      	ldr	r2, [r7, #0]
 800744a:	f001 fa8d 	bl	8008968 <dcd_edpt_xfer_fifo>
 800744e:	4603      	mov	r3, r0
 8007450:	2b00      	cmp	r3, #0
 8007452:	d001      	beq.n	8007458 <usbd_edpt_xfer_fifo+0x9c>
    TU_LOG_USBD("OK\r\n");
    return true;
 8007454:	2301      	movs	r3, #1
 8007456:	e021      	b.n	800749c <usbd_edpt_xfer_fifo+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8007458:	7dfa      	ldrb	r2, [r7, #23]
 800745a:	7dbb      	ldrb	r3, [r7, #22]
 800745c:	4912      	ldr	r1, [pc, #72]	@ (80074a8 <usbd_edpt_xfer_fifo+0xec>)
 800745e:	0052      	lsls	r2, r2, #1
 8007460:	440a      	add	r2, r1
 8007462:	4413      	add	r3, r2
 8007464:	f103 0220 	add.w	r2, r3, #32
 8007468:	78d3      	ldrb	r3, [r2, #3]
 800746a:	f023 0301 	bic.w	r3, r3, #1
 800746e:	70d3      	strb	r3, [r2, #3]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 8007470:	7dfa      	ldrb	r2, [r7, #23]
 8007472:	7dbb      	ldrb	r3, [r7, #22]
 8007474:	490c      	ldr	r1, [pc, #48]	@ (80074a8 <usbd_edpt_xfer_fifo+0xec>)
 8007476:	0052      	lsls	r2, r2, #1
 8007478:	440a      	add	r2, r1
 800747a:	4413      	add	r3, r2
 800747c:	f103 0220 	add.w	r2, r3, #32
 8007480:	78d3      	ldrb	r3, [r2, #3]
 8007482:	f023 0304 	bic.w	r3, r3, #4
 8007486:	70d3      	strb	r3, [r2, #3]
    TU_LOG_USBD("failed\r\n");
    TU_BREAKPOINT();
 8007488:	4b08      	ldr	r3, [pc, #32]	@ (80074ac <usbd_edpt_xfer_fifo+0xf0>)
 800748a:	613b      	str	r3, [r7, #16]
 800748c:	693b      	ldr	r3, [r7, #16]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f003 0301 	and.w	r3, r3, #1
 8007494:	2b00      	cmp	r3, #0
 8007496:	d000      	beq.n	800749a <usbd_edpt_xfer_fifo+0xde>
 8007498:	be00      	bkpt	0x0000
    return false;
 800749a:	2300      	movs	r3, #0
  (void)ff;
  (void)total_bytes;
  (void)is_isr;
  return false;
  #endif
}
 800749c:	4618      	mov	r0, r3
 800749e:	3718      	adds	r7, #24
 80074a0:	46bd      	mov	sp, r7
 80074a2:	bd80      	pop	{r7, pc}
 80074a4:	20000021 	.word	0x20000021
 80074a8:	200007f8 	.word	0x200007f8
 80074ac:	e000edf0 	.word	0xe000edf0

080074b0 <usbd_edpt_stall>:
  uint8_t const dir = tu_edpt_dir(ep_addr);

  return _usbd_dev.ep_status[epnum][dir].busy;
}

void usbd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b084      	sub	sp, #16
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	4603      	mov	r3, r0
 80074b8:	460a      	mov	r2, r1
 80074ba:	71fb      	strb	r3, [r7, #7]
 80074bc:	4613      	mov	r3, r2
 80074be:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 80074c0:	4b18      	ldr	r3, [pc, #96]	@ (8007524 <usbd_edpt_stall+0x74>)
 80074c2:	781b      	ldrb	r3, [r3, #0]
 80074c4:	71fb      	strb	r3, [r7, #7]
 80074c6:	79bb      	ldrb	r3, [r7, #6]
 80074c8:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80074ca:	7b3b      	ldrb	r3, [r7, #12]
 80074cc:	f003 030f 	and.w	r3, r3, #15
 80074d0:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80074d2:	73fb      	strb	r3, [r7, #15]
 80074d4:	79bb      	ldrb	r3, [r7, #6]
 80074d6:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80074d8:	7b7b      	ldrb	r3, [r7, #13]
 80074da:	09db      	lsrs	r3, r3, #7
 80074dc:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80074de:	73bb      	strb	r3, [r7, #14]

  // only stalled if currently cleared
  TU_LOG_USBD("    Stall EP %02X\r\n", ep_addr);
  dcd_edpt_stall(rhport, ep_addr);
 80074e0:	79ba      	ldrb	r2, [r7, #6]
 80074e2:	79fb      	ldrb	r3, [r7, #7]
 80074e4:	4611      	mov	r1, r2
 80074e6:	4618      	mov	r0, r3
 80074e8:	f001 faa0 	bl	8008a2c <dcd_edpt_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 1;
 80074ec:	7bfa      	ldrb	r2, [r7, #15]
 80074ee:	7bbb      	ldrb	r3, [r7, #14]
 80074f0:	490d      	ldr	r1, [pc, #52]	@ (8007528 <usbd_edpt_stall+0x78>)
 80074f2:	0052      	lsls	r2, r2, #1
 80074f4:	440a      	add	r2, r1
 80074f6:	4413      	add	r3, r2
 80074f8:	f103 0220 	add.w	r2, r3, #32
 80074fc:	78d3      	ldrb	r3, [r2, #3]
 80074fe:	f043 0302 	orr.w	r3, r3, #2
 8007502:	70d3      	strb	r3, [r2, #3]
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 8007504:	7bfa      	ldrb	r2, [r7, #15]
 8007506:	7bbb      	ldrb	r3, [r7, #14]
 8007508:	4907      	ldr	r1, [pc, #28]	@ (8007528 <usbd_edpt_stall+0x78>)
 800750a:	0052      	lsls	r2, r2, #1
 800750c:	440a      	add	r2, r1
 800750e:	4413      	add	r3, r2
 8007510:	f103 0220 	add.w	r2, r3, #32
 8007514:	78d3      	ldrb	r3, [r2, #3]
 8007516:	f043 0301 	orr.w	r3, r3, #1
 800751a:	70d3      	strb	r3, [r2, #3]
}
 800751c:	bf00      	nop
 800751e:	3710      	adds	r7, #16
 8007520:	46bd      	mov	sp, r7
 8007522:	bd80      	pop	{r7, pc}
 8007524:	20000021 	.word	0x20000021
 8007528:	200007f8 	.word	0x200007f8

0800752c <usbd_edpt_clear_stall>:

void usbd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 800752c:	b580      	push	{r7, lr}
 800752e:	b084      	sub	sp, #16
 8007530:	af00      	add	r7, sp, #0
 8007532:	4603      	mov	r3, r0
 8007534:	460a      	mov	r2, r1
 8007536:	71fb      	strb	r3, [r7, #7]
 8007538:	4613      	mov	r3, r2
 800753a:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 800753c:	4b18      	ldr	r3, [pc, #96]	@ (80075a0 <usbd_edpt_clear_stall+0x74>)
 800753e:	781b      	ldrb	r3, [r3, #0]
 8007540:	71fb      	strb	r3, [r7, #7]
 8007542:	79bb      	ldrb	r3, [r7, #6]
 8007544:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8007546:	7b3b      	ldrb	r3, [r7, #12]
 8007548:	f003 030f 	and.w	r3, r3, #15
 800754c:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800754e:	73fb      	strb	r3, [r7, #15]
 8007550:	79bb      	ldrb	r3, [r7, #6]
 8007552:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007554:	7b7b      	ldrb	r3, [r7, #13]
 8007556:	09db      	lsrs	r3, r3, #7
 8007558:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800755a:	73bb      	strb	r3, [r7, #14]

  // only clear if currently stalled
  TU_LOG_USBD("    Clear Stall EP %02X\r\n", ep_addr);
  dcd_edpt_clear_stall(rhport, ep_addr);
 800755c:	79ba      	ldrb	r2, [r7, #6]
 800755e:	79fb      	ldrb	r3, [r7, #7]
 8007560:	4611      	mov	r1, r2
 8007562:	4618      	mov	r0, r3
 8007564:	f001 fa98 	bl	8008a98 <dcd_edpt_clear_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 0;
 8007568:	7bfa      	ldrb	r2, [r7, #15]
 800756a:	7bbb      	ldrb	r3, [r7, #14]
 800756c:	490d      	ldr	r1, [pc, #52]	@ (80075a4 <usbd_edpt_clear_stall+0x78>)
 800756e:	0052      	lsls	r2, r2, #1
 8007570:	440a      	add	r2, r1
 8007572:	4413      	add	r3, r2
 8007574:	f103 0220 	add.w	r2, r3, #32
 8007578:	78d3      	ldrb	r3, [r2, #3]
 800757a:	f023 0302 	bic.w	r3, r3, #2
 800757e:	70d3      	strb	r3, [r2, #3]
  _usbd_dev.ep_status[epnum][dir].busy = 0;
 8007580:	7bfa      	ldrb	r2, [r7, #15]
 8007582:	7bbb      	ldrb	r3, [r7, #14]
 8007584:	4907      	ldr	r1, [pc, #28]	@ (80075a4 <usbd_edpt_clear_stall+0x78>)
 8007586:	0052      	lsls	r2, r2, #1
 8007588:	440a      	add	r2, r1
 800758a:	4413      	add	r3, r2
 800758c:	f103 0220 	add.w	r2, r3, #32
 8007590:	78d3      	ldrb	r3, [r2, #3]
 8007592:	f023 0301 	bic.w	r3, r3, #1
 8007596:	70d3      	strb	r3, [r2, #3]
}
 8007598:	bf00      	nop
 800759a:	3710      	adds	r7, #16
 800759c:	46bd      	mov	sp, r7
 800759e:	bd80      	pop	{r7, pc}
 80075a0:	20000021 	.word	0x20000021
 80075a4:	200007f8 	.word	0x200007f8

080075a8 <usbd_edpt_stalled>:

bool usbd_edpt_stalled(uint8_t rhport, uint8_t ep_addr) {
 80075a8:	b480      	push	{r7}
 80075aa:	b085      	sub	sp, #20
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	4603      	mov	r3, r0
 80075b0:	460a      	mov	r2, r1
 80075b2:	71fb      	strb	r3, [r7, #7]
 80075b4:	4613      	mov	r3, r2
 80075b6:	71bb      	strb	r3, [r7, #6]
 80075b8:	79bb      	ldrb	r3, [r7, #6]
 80075ba:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80075bc:	7b3b      	ldrb	r3, [r7, #12]
 80075be:	f003 030f 	and.w	r3, r3, #15
 80075c2:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80075c4:	73fb      	strb	r3, [r7, #15]
 80075c6:	79bb      	ldrb	r3, [r7, #6]
 80075c8:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80075ca:	7b7b      	ldrb	r3, [r7, #13]
 80075cc:	09db      	lsrs	r3, r3, #7
 80075ce:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80075d0:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].stalled;
 80075d2:	7bfa      	ldrb	r2, [r7, #15]
 80075d4:	7bbb      	ldrb	r3, [r7, #14]
 80075d6:	490a      	ldr	r1, [pc, #40]	@ (8007600 <usbd_edpt_stalled+0x58>)
 80075d8:	0052      	lsls	r2, r2, #1
 80075da:	440a      	add	r2, r1
 80075dc:	4413      	add	r3, r2
 80075de:	3320      	adds	r3, #32
 80075e0:	78db      	ldrb	r3, [r3, #3]
 80075e2:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80075e6:	b2db      	uxtb	r3, r3
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	bf14      	ite	ne
 80075ec:	2301      	movne	r3, #1
 80075ee:	2300      	moveq	r3, #0
 80075f0:	b2db      	uxtb	r3, r3
}
 80075f2:	4618      	mov	r0, r3
 80075f4:	3714      	adds	r7, #20
 80075f6:	46bd      	mov	sp, r7
 80075f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fc:	4770      	bx	lr
 80075fe:	bf00      	nop
 8007600:	200007f8 	.word	0x200007f8

08007604 <dcd_edpt0_status_complete>:
#include "device/usbd_pvt.h"

//--------------------------------------------------------------------+
// Callback weak stubs (called if application does not provide)
//--------------------------------------------------------------------+
TU_ATTR_WEAK void dcd_edpt0_status_complete(uint8_t rhport, const tusb_control_request_t* request) {
 8007604:	b480      	push	{r7}
 8007606:	b083      	sub	sp, #12
 8007608:	af00      	add	r7, sp, #0
 800760a:	4603      	mov	r3, r0
 800760c:	6039      	str	r1, [r7, #0]
 800760e:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) request;
}
 8007610:	bf00      	nop
 8007612:	370c      	adds	r7, #12
 8007614:	46bd      	mov	sp, r7
 8007616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761a:	4770      	bx	lr

0800761c <status_stage_xact>:
//--------------------------------------------------------------------+
// Application API
//--------------------------------------------------------------------+

// Queue ZLP status transaction
static inline bool status_stage_xact(uint8_t rhport, const tusb_control_request_t* request) {
 800761c:	b580      	push	{r7, lr}
 800761e:	b086      	sub	sp, #24
 8007620:	af02      	add	r7, sp, #8
 8007622:	4603      	mov	r3, r0
 8007624:	6039      	str	r1, [r7, #0]
 8007626:	71fb      	strb	r3, [r7, #7]
  // Opposite to endpoint in Data Phase
  const uint8_t ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	781b      	ldrb	r3, [r3, #0]
 800762c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007630:	b2db      	uxtb	r3, r3
 8007632:	2b00      	cmp	r3, #0
 8007634:	d001      	beq.n	800763a <status_stage_xact+0x1e>
 8007636:	2300      	movs	r3, #0
 8007638:	e000      	b.n	800763c <status_stage_xact+0x20>
 800763a:	2380      	movs	r3, #128	@ 0x80
 800763c:	73fb      	strb	r3, [r7, #15]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0, false);
 800763e:	7bf9      	ldrb	r1, [r7, #15]
 8007640:	79f8      	ldrb	r0, [r7, #7]
 8007642:	2300      	movs	r3, #0
 8007644:	9300      	str	r3, [sp, #0]
 8007646:	2300      	movs	r3, #0
 8007648:	2200      	movs	r2, #0
 800764a:	f7ff fe3d 	bl	80072c8 <usbd_edpt_xfer>
 800764e:	4603      	mov	r3, r0
}
 8007650:	4618      	mov	r0, r3
 8007652:	3710      	adds	r7, #16
 8007654:	46bd      	mov	sp, r7
 8007656:	bd80      	pop	{r7, pc}

08007658 <tud_control_status>:

// Status phase
bool tud_control_status(uint8_t rhport, const tusb_control_request_t* request) {
 8007658:	b580      	push	{r7, lr}
 800765a:	b082      	sub	sp, #8
 800765c:	af00      	add	r7, sp, #0
 800765e:	4603      	mov	r3, r0
 8007660:	6039      	str	r1, [r7, #0]
 8007662:	71fb      	strb	r3, [r7, #7]
  _ctrl_xfer.request = (*request);
 8007664:	4b0b      	ldr	r3, [pc, #44]	@ (8007694 <tud_control_status+0x3c>)
 8007666:	683a      	ldr	r2, [r7, #0]
 8007668:	6810      	ldr	r0, [r2, #0]
 800766a:	6851      	ldr	r1, [r2, #4]
 800766c:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 800766e:	4b09      	ldr	r3, [pc, #36]	@ (8007694 <tud_control_status+0x3c>)
 8007670:	2200      	movs	r2, #0
 8007672:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 8007674:	4b07      	ldr	r3, [pc, #28]	@ (8007694 <tud_control_status+0x3c>)
 8007676:	2200      	movs	r2, #0
 8007678:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 800767a:	4b06      	ldr	r3, [pc, #24]	@ (8007694 <tud_control_status+0x3c>)
 800767c:	2200      	movs	r2, #0
 800767e:	819a      	strh	r2, [r3, #12]

  return status_stage_xact(rhport, request);
 8007680:	79fb      	ldrb	r3, [r7, #7]
 8007682:	6839      	ldr	r1, [r7, #0]
 8007684:	4618      	mov	r0, r3
 8007686:	f7ff ffc9 	bl	800761c <status_stage_xact>
 800768a:	4603      	mov	r3, r0
}
 800768c:	4618      	mov	r0, r3
 800768e:	3708      	adds	r7, #8
 8007690:	46bd      	mov	sp, r7
 8007692:	bd80      	pop	{r7, pc}
 8007694:	200008f4 	.word	0x200008f4

08007698 <data_stage_xact>:

// Queue a transaction in Data Stage
// Each transaction has up to Endpoint0's max packet size.
// This function can also transfer an zero-length packet
static bool data_stage_xact(uint8_t rhport) {
 8007698:	b590      	push	{r4, r7, lr}
 800769a:	b08b      	sub	sp, #44	@ 0x2c
 800769c:	af02      	add	r7, sp, #8
 800769e:	4603      	mov	r3, r0
 80076a0:	71fb      	strb	r3, [r7, #7]
  const uint16_t xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_BUFSIZE);
 80076a2:	4b2d      	ldr	r3, [pc, #180]	@ (8007758 <data_stage_xact+0xc0>)
 80076a4:	899a      	ldrh	r2, [r3, #12]
 80076a6:	4b2c      	ldr	r3, [pc, #176]	@ (8007758 <data_stage_xact+0xc0>)
 80076a8:	89db      	ldrh	r3, [r3, #14]
 80076aa:	1ad3      	subs	r3, r2, r3
 80076ac:	b29b      	uxth	r3, r3
 80076ae:	837b      	strh	r3, [r7, #26]
 80076b0:	2340      	movs	r3, #64	@ 0x40
 80076b2:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80076b4:	8b7a      	ldrh	r2, [r7, #26]
 80076b6:	8b3b      	ldrh	r3, [r7, #24]
 80076b8:	4293      	cmp	r3, r2
 80076ba:	bf28      	it	cs
 80076bc:	4613      	movcs	r3, r2
 80076be:	b29b      	uxth	r3, r3
 80076c0:	83bb      	strh	r3, [r7, #28]
  uint8_t ep_addr = EDPT_CTRL_OUT;
 80076c2:	2300      	movs	r3, #0
 80076c4:	77fb      	strb	r3, [r7, #31]

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN) {
 80076c6:	4b24      	ldr	r3, [pc, #144]	@ (8007758 <data_stage_xact+0xc0>)
 80076c8:	781b      	ldrb	r3, [r3, #0]
 80076ca:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80076ce:	b2db      	uxtb	r3, r3
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d02f      	beq.n	8007734 <data_stage_xact+0x9c>
    ep_addr = EDPT_CTRL_IN;
 80076d4:	2380      	movs	r3, #128	@ 0x80
 80076d6:	77fb      	strb	r3, [r7, #31]
    if (0u != xact_len) {
 80076d8:	8bbb      	ldrh	r3, [r7, #28]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d02a      	beq.n	8007734 <data_stage_xact+0x9c>
      TU_VERIFY(0 == tu_memcpy_s(_ctrl_epbuf.buf, CFG_TUD_ENDPOINT0_BUFSIZE, _ctrl_xfer.buffer, xact_len));
 80076de:	4b1e      	ldr	r3, [pc, #120]	@ (8007758 <data_stage_xact+0xc0>)
 80076e0:	689a      	ldr	r2, [r3, #8]
 80076e2:	8bbb      	ldrh	r3, [r7, #28]
 80076e4:	491d      	ldr	r1, [pc, #116]	@ (800775c <data_stage_xact+0xc4>)
 80076e6:	6179      	str	r1, [r7, #20]
 80076e8:	2140      	movs	r1, #64	@ 0x40
 80076ea:	6139      	str	r1, [r7, #16]
 80076ec:	60fa      	str	r2, [r7, #12]
 80076ee:	60bb      	str	r3, [r7, #8]
  if (dest == NULL) {
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d102      	bne.n	80076fc <data_stage_xact+0x64>
    return -1;
 80076f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80076fa:	e017      	b.n	800772c <data_stage_xact+0x94>
  if (count == 0u) {
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d101      	bne.n	8007706 <data_stage_xact+0x6e>
    return 0;
 8007702:	2300      	movs	r3, #0
 8007704:	e012      	b.n	800772c <data_stage_xact+0x94>
  if (src == NULL) {
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d102      	bne.n	8007712 <data_stage_xact+0x7a>
    return -1;
 800770c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007710:	e00c      	b.n	800772c <data_stage_xact+0x94>
  if (count > destsz) {
 8007712:	693a      	ldr	r2, [r7, #16]
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	429a      	cmp	r2, r3
 8007718:	d202      	bcs.n	8007720 <data_stage_xact+0x88>
    return -1;
 800771a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800771e:	e005      	b.n	800772c <data_stage_xact+0x94>
  (void) memcpy(dest, src, count);
 8007720:	68ba      	ldr	r2, [r7, #8]
 8007722:	68f9      	ldr	r1, [r7, #12]
 8007724:	6978      	ldr	r0, [r7, #20]
 8007726:	f002 fedd 	bl	800a4e4 <memcpy>
  return 0;
 800772a:	2300      	movs	r3, #0
 800772c:	2b00      	cmp	r3, #0
 800772e:	d001      	beq.n	8007734 <data_stage_xact+0x9c>
 8007730:	2300      	movs	r3, #0
 8007732:	e00d      	b.n	8007750 <data_stage_xact+0xb8>
    }
  }

  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _ctrl_epbuf.buf : NULL, xact_len, false);
 8007734:	8bbb      	ldrh	r3, [r7, #28]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d001      	beq.n	800773e <data_stage_xact+0xa6>
 800773a:	4a08      	ldr	r2, [pc, #32]	@ (800775c <data_stage_xact+0xc4>)
 800773c:	e000      	b.n	8007740 <data_stage_xact+0xa8>
 800773e:	2200      	movs	r2, #0
 8007740:	8bbb      	ldrh	r3, [r7, #28]
 8007742:	7ff9      	ldrb	r1, [r7, #31]
 8007744:	79f8      	ldrb	r0, [r7, #7]
 8007746:	2400      	movs	r4, #0
 8007748:	9400      	str	r4, [sp, #0]
 800774a:	f7ff fdbd 	bl	80072c8 <usbd_edpt_xfer>
 800774e:	4603      	mov	r3, r0
}
 8007750:	4618      	mov	r0, r3
 8007752:	3724      	adds	r7, #36	@ 0x24
 8007754:	46bd      	mov	sp, r7
 8007756:	bd90      	pop	{r4, r7, pc}
 8007758:	200008f4 	.word	0x200008f4
 800775c:	20000908 	.word	0x20000908

08007760 <tud_control_xfer>:

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, const tusb_control_request_t* request, void* buffer, uint16_t len) {
 8007760:	b580      	push	{r7, lr}
 8007762:	b088      	sub	sp, #32
 8007764:	af00      	add	r7, sp, #0
 8007766:	60b9      	str	r1, [r7, #8]
 8007768:	607a      	str	r2, [r7, #4]
 800776a:	461a      	mov	r2, r3
 800776c:	4603      	mov	r3, r0
 800776e:	73fb      	strb	r3, [r7, #15]
 8007770:	4613      	mov	r3, r2
 8007772:	81bb      	strh	r3, [r7, #12]
  _ctrl_xfer.request = (*request);
 8007774:	4b30      	ldr	r3, [pc, #192]	@ (8007838 <tud_control_xfer+0xd8>)
 8007776:	68ba      	ldr	r2, [r7, #8]
 8007778:	6810      	ldr	r0, [r2, #0]
 800777a:	6851      	ldr	r1, [r2, #4]
 800777c:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = (uint8_t*) buffer;
 800777e:	4a2e      	ldr	r2, [pc, #184]	@ (8007838 <tud_control_xfer+0xd8>)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6093      	str	r3, [r2, #8]
  _ctrl_xfer.total_xferred = 0U;
 8007784:	4b2c      	ldr	r3, [pc, #176]	@ (8007838 <tud_control_xfer+0xd8>)
 8007786:	2200      	movs	r2, #0
 8007788:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = tu_min16(len, request->wLength);
 800778a:	68bb      	ldr	r3, [r7, #8]
 800778c:	88db      	ldrh	r3, [r3, #6]
 800778e:	b29a      	uxth	r2, r3
 8007790:	89bb      	ldrh	r3, [r7, #12]
 8007792:	827b      	strh	r3, [r7, #18]
 8007794:	4613      	mov	r3, r2
 8007796:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8007798:	8a7a      	ldrh	r2, [r7, #18]
 800779a:	8a3b      	ldrh	r3, [r7, #16]
 800779c:	4293      	cmp	r3, r2
 800779e:	bf28      	it	cs
 80077a0:	4613      	movcs	r3, r2
 80077a2:	b29a      	uxth	r2, r3
 80077a4:	4b24      	ldr	r3, [pc, #144]	@ (8007838 <tud_control_xfer+0xd8>)
 80077a6:	819a      	strh	r2, [r3, #12]

  if (request->wLength > 0U) {
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	88db      	ldrh	r3, [r3, #6]
 80077ac:	b29b      	uxth	r3, r3
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d026      	beq.n	8007800 <tud_control_xfer+0xa0>
    if (_ctrl_xfer.data_len > 0U) {
 80077b2:	4b21      	ldr	r3, [pc, #132]	@ (8007838 <tud_control_xfer+0xd8>)
 80077b4:	899b      	ldrh	r3, [r3, #12]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d00d      	beq.n	80077d6 <tud_control_xfer+0x76>
      TU_ASSERT(buffer);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d10a      	bne.n	80077d6 <tud_control_xfer+0x76>
 80077c0:	4b1e      	ldr	r3, [pc, #120]	@ (800783c <tud_control_xfer+0xdc>)
 80077c2:	61bb      	str	r3, [r7, #24]
 80077c4:	69bb      	ldr	r3, [r7, #24]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f003 0301 	and.w	r3, r3, #1
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d000      	beq.n	80077d2 <tud_control_xfer+0x72>
 80077d0:	be00      	bkpt	0x0000
 80077d2:	2300      	movs	r3, #0
 80077d4:	e02b      	b.n	800782e <tud_control_xfer+0xce>
    }
    TU_ASSERT(data_stage_xact(rhport));
 80077d6:	7bfb      	ldrb	r3, [r7, #15]
 80077d8:	4618      	mov	r0, r3
 80077da:	f7ff ff5d 	bl	8007698 <data_stage_xact>
 80077de:	4603      	mov	r3, r0
 80077e0:	f083 0301 	eor.w	r3, r3, #1
 80077e4:	b2db      	uxtb	r3, r3
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d020      	beq.n	800782c <tud_control_xfer+0xcc>
 80077ea:	4b14      	ldr	r3, [pc, #80]	@ (800783c <tud_control_xfer+0xdc>)
 80077ec:	617b      	str	r3, [r7, #20]
 80077ee:	697b      	ldr	r3, [r7, #20]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f003 0301 	and.w	r3, r3, #1
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d000      	beq.n	80077fc <tud_control_xfer+0x9c>
 80077fa:	be00      	bkpt	0x0000
 80077fc:	2300      	movs	r3, #0
 80077fe:	e016      	b.n	800782e <tud_control_xfer+0xce>
  } else {
    TU_ASSERT(status_stage_xact(rhport, request));
 8007800:	7bfb      	ldrb	r3, [r7, #15]
 8007802:	68b9      	ldr	r1, [r7, #8]
 8007804:	4618      	mov	r0, r3
 8007806:	f7ff ff09 	bl	800761c <status_stage_xact>
 800780a:	4603      	mov	r3, r0
 800780c:	f083 0301 	eor.w	r3, r3, #1
 8007810:	b2db      	uxtb	r3, r3
 8007812:	2b00      	cmp	r3, #0
 8007814:	d00a      	beq.n	800782c <tud_control_xfer+0xcc>
 8007816:	4b09      	ldr	r3, [pc, #36]	@ (800783c <tud_control_xfer+0xdc>)
 8007818:	61fb      	str	r3, [r7, #28]
 800781a:	69fb      	ldr	r3, [r7, #28]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f003 0301 	and.w	r3, r3, #1
 8007822:	2b00      	cmp	r3, #0
 8007824:	d000      	beq.n	8007828 <tud_control_xfer+0xc8>
 8007826:	be00      	bkpt	0x0000
 8007828:	2300      	movs	r3, #0
 800782a:	e000      	b.n	800782e <tud_control_xfer+0xce>
  }

  return true;
 800782c:	2301      	movs	r3, #1
}
 800782e:	4618      	mov	r0, r3
 8007830:	3720      	adds	r7, #32
 8007832:	46bd      	mov	sp, r7
 8007834:	bd80      	pop	{r7, pc}
 8007836:	bf00      	nop
 8007838:	200008f4 	.word	0x200008f4
 800783c:	e000edf0 	.word	0xe000edf0

08007840 <usbd_control_reset>:
void usbd_control_reset(void);
void usbd_control_set_request(const tusb_control_request_t* request);
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp);
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes);

void usbd_control_reset(void) {
 8007840:	b580      	push	{r7, lr}
 8007842:	af00      	add	r7, sp, #0
  tu_varclr(&_ctrl_xfer);
 8007844:	2214      	movs	r2, #20
 8007846:	2100      	movs	r1, #0
 8007848:	4802      	ldr	r0, [pc, #8]	@ (8007854 <usbd_control_reset+0x14>)
 800784a:	f002 fe17 	bl	800a47c <memset>
}
 800784e:	bf00      	nop
 8007850:	bd80      	pop	{r7, pc}
 8007852:	bf00      	nop
 8007854:	200008f4 	.word	0x200008f4

08007858 <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp) {
 8007858:	b480      	push	{r7}
 800785a:	b083      	sub	sp, #12
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.complete_cb = fp;
 8007860:	4a04      	ldr	r2, [pc, #16]	@ (8007874 <usbd_control_set_complete_callback+0x1c>)
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6113      	str	r3, [r2, #16]
}
 8007866:	bf00      	nop
 8007868:	370c      	adds	r7, #12
 800786a:	46bd      	mov	sp, r7
 800786c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007870:	4770      	bx	lr
 8007872:	bf00      	nop
 8007874:	200008f4 	.word	0x200008f4

08007878 <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(const tusb_control_request_t* request) {
 8007878:	b480      	push	{r7}
 800787a:	b083      	sub	sp, #12
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.request = (*request);
 8007880:	4b09      	ldr	r3, [pc, #36]	@ (80078a8 <usbd_control_set_request+0x30>)
 8007882:	687a      	ldr	r2, [r7, #4]
 8007884:	6810      	ldr	r0, [r2, #0]
 8007886:	6851      	ldr	r1, [r2, #4]
 8007888:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 800788a:	4b07      	ldr	r3, [pc, #28]	@ (80078a8 <usbd_control_set_request+0x30>)
 800788c:	2200      	movs	r2, #0
 800788e:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 8007890:	4b05      	ldr	r3, [pc, #20]	@ (80078a8 <usbd_control_set_request+0x30>)
 8007892:	2200      	movs	r2, #0
 8007894:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 8007896:	4b04      	ldr	r3, [pc, #16]	@ (80078a8 <usbd_control_set_request+0x30>)
 8007898:	2200      	movs	r2, #0
 800789a:	819a      	strh	r2, [r3, #12]
}
 800789c:	bf00      	nop
 800789e:	370c      	adds	r7, #12
 80078a0:	46bd      	mov	sp, r7
 80078a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a6:	4770      	bx	lr
 80078a8:	200008f4 	.word	0x200008f4

080078ac <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b088      	sub	sp, #32
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	603b      	str	r3, [r7, #0]
 80078b4:	4603      	mov	r3, r0
 80078b6:	71fb      	strb	r3, [r7, #7]
 80078b8:	460b      	mov	r3, r1
 80078ba:	71bb      	strb	r3, [r7, #6]
 80078bc:	4613      	mov	r3, r2
 80078be:	717b      	strb	r3, [r7, #5]
 80078c0:	79bb      	ldrb	r3, [r7, #6]
 80078c2:	73fb      	strb	r3, [r7, #15]
 80078c4:	7bfb      	ldrb	r3, [r7, #15]
 80078c6:	09db      	lsrs	r3, r3, #7
 80078c8:	b2db      	uxtb	r3, r3
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if (tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction) {
 80078ca:	4a4f      	ldr	r2, [pc, #316]	@ (8007a08 <usbd_control_xfer_cb+0x15c>)
 80078cc:	7812      	ldrb	r2, [r2, #0]
 80078ce:	f3c2 12c0 	ubfx	r2, r2, #7, #1
 80078d2:	b2d2      	uxtb	r2, r2
 80078d4:	4293      	cmp	r3, r2
 80078d6:	d01e      	beq.n	8007916 <usbd_control_xfer_cb+0x6a>
    TU_ASSERT(0 == xferred_bytes);
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d00a      	beq.n	80078f4 <usbd_control_xfer_cb+0x48>
 80078de:	4b4b      	ldr	r3, [pc, #300]	@ (8007a0c <usbd_control_xfer_cb+0x160>)
 80078e0:	613b      	str	r3, [r7, #16]
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f003 0301 	and.w	r3, r3, #1
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d000      	beq.n	80078f0 <usbd_control_xfer_cb+0x44>
 80078ee:	be00      	bkpt	0x0000
 80078f0:	2300      	movs	r3, #0
 80078f2:	e084      	b.n	80079fe <usbd_control_xfer_cb+0x152>

    // invoke optional dcd hook if available
    dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 80078f4:	79fb      	ldrb	r3, [r7, #7]
 80078f6:	4944      	ldr	r1, [pc, #272]	@ (8007a08 <usbd_control_xfer_cb+0x15c>)
 80078f8:	4618      	mov	r0, r3
 80078fa:	f7ff fe83 	bl	8007604 <dcd_edpt0_status_complete>

    if (NULL != _ctrl_xfer.complete_cb) {
 80078fe:	4b42      	ldr	r3, [pc, #264]	@ (8007a08 <usbd_control_xfer_cb+0x15c>)
 8007900:	691b      	ldr	r3, [r3, #16]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d005      	beq.n	8007912 <usbd_control_xfer_cb+0x66>
      // TODO refactor with usbd_driver_print_control_complete_name
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 8007906:	4b40      	ldr	r3, [pc, #256]	@ (8007a08 <usbd_control_xfer_cb+0x15c>)
 8007908:	691b      	ldr	r3, [r3, #16]
 800790a:	79f8      	ldrb	r0, [r7, #7]
 800790c:	4a3e      	ldr	r2, [pc, #248]	@ (8007a08 <usbd_control_xfer_cb+0x15c>)
 800790e:	2103      	movs	r1, #3
 8007910:	4798      	blx	r3
    }

    return true;
 8007912:	2301      	movs	r3, #1
 8007914:	e073      	b.n	80079fe <usbd_control_xfer_cb+0x152>
  }

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT) {
 8007916:	4b3c      	ldr	r3, [pc, #240]	@ (8007a08 <usbd_control_xfer_cb+0x15c>)
 8007918:	781b      	ldrb	r3, [r3, #0]
 800791a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800791e:	b2db      	uxtb	r3, r3
 8007920:	2b00      	cmp	r3, #0
 8007922:	d10c      	bne.n	800793e <usbd_control_xfer_cb+0x92>
    TU_VERIFY(_ctrl_xfer.buffer);
 8007924:	4b38      	ldr	r3, [pc, #224]	@ (8007a08 <usbd_control_xfer_cb+0x15c>)
 8007926:	689b      	ldr	r3, [r3, #8]
 8007928:	2b00      	cmp	r3, #0
 800792a:	d101      	bne.n	8007930 <usbd_control_xfer_cb+0x84>
 800792c:	2300      	movs	r3, #0
 800792e:	e066      	b.n	80079fe <usbd_control_xfer_cb+0x152>
    memcpy(_ctrl_xfer.buffer, _ctrl_epbuf.buf, xferred_bytes);
 8007930:	4b35      	ldr	r3, [pc, #212]	@ (8007a08 <usbd_control_xfer_cb+0x15c>)
 8007932:	689b      	ldr	r3, [r3, #8]
 8007934:	683a      	ldr	r2, [r7, #0]
 8007936:	4936      	ldr	r1, [pc, #216]	@ (8007a10 <usbd_control_xfer_cb+0x164>)
 8007938:	4618      	mov	r0, r3
 800793a:	f002 fdd3 	bl	800a4e4 <memcpy>
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, _ctrl_xfer.buffer, xferred_bytes, 2);
  }

  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 800793e:	4b32      	ldr	r3, [pc, #200]	@ (8007a08 <usbd_control_xfer_cb+0x15c>)
 8007940:	89da      	ldrh	r2, [r3, #14]
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	b29b      	uxth	r3, r3
 8007946:	4413      	add	r3, r2
 8007948:	b29a      	uxth	r2, r3
 800794a:	4b2f      	ldr	r3, [pc, #188]	@ (8007a08 <usbd_control_xfer_cb+0x15c>)
 800794c:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.buffer += xferred_bytes;
 800794e:	4b2e      	ldr	r3, [pc, #184]	@ (8007a08 <usbd_control_xfer_cb+0x15c>)
 8007950:	689a      	ldr	r2, [r3, #8]
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	4413      	add	r3, r2
 8007956:	4a2c      	ldr	r2, [pc, #176]	@ (8007a08 <usbd_control_xfer_cb+0x15c>)
 8007958:	6093      	str	r3, [r2, #8]

  // Data Stage is complete when all request's length are transferred or
  // a short packet is sent including zero-length packet.
  if ((_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) ||
 800795a:	4b2b      	ldr	r3, [pc, #172]	@ (8007a08 <usbd_control_xfer_cb+0x15c>)
 800795c:	88da      	ldrh	r2, [r3, #6]
 800795e:	4b2a      	ldr	r3, [pc, #168]	@ (8007a08 <usbd_control_xfer_cb+0x15c>)
 8007960:	89db      	ldrh	r3, [r3, #14]
 8007962:	429a      	cmp	r2, r3
 8007964:	d002      	beq.n	800796c <usbd_control_xfer_cb+0xc0>
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	2b3f      	cmp	r3, #63	@ 0x3f
 800796a:	d831      	bhi.n	80079d0 <usbd_control_xfer_cb+0x124>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
    // DATA stage is complete
    bool is_ok = true;
 800796c:	2301      	movs	r3, #1
 800796e:	77fb      	strb	r3, [r7, #31]

    // invoke complete callback if set
    // callback can still stall control in status phase e.g out data does not make sense
    if (NULL != _ctrl_xfer.complete_cb) {
 8007970:	4b25      	ldr	r3, [pc, #148]	@ (8007a08 <usbd_control_xfer_cb+0x15c>)
 8007972:	691b      	ldr	r3, [r3, #16]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d007      	beq.n	8007988 <usbd_control_xfer_cb+0xdc>
      #if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
      usbd_driver_print_control_complete_name(_ctrl_xfer.complete_cb);
      #endif

      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 8007978:	4b23      	ldr	r3, [pc, #140]	@ (8007a08 <usbd_control_xfer_cb+0x15c>)
 800797a:	691b      	ldr	r3, [r3, #16]
 800797c:	79f8      	ldrb	r0, [r7, #7]
 800797e:	4a22      	ldr	r2, [pc, #136]	@ (8007a08 <usbd_control_xfer_cb+0x15c>)
 8007980:	2102      	movs	r1, #2
 8007982:	4798      	blx	r3
 8007984:	4603      	mov	r3, r0
 8007986:	77fb      	strb	r3, [r7, #31]
    }

    if (is_ok) {
 8007988:	7ffb      	ldrb	r3, [r7, #31]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d015      	beq.n	80079ba <usbd_control_xfer_cb+0x10e>
      TU_ASSERT(status_stage_xact(rhport, &_ctrl_xfer.request));
 800798e:	79fb      	ldrb	r3, [r7, #7]
 8007990:	491d      	ldr	r1, [pc, #116]	@ (8007a08 <usbd_control_xfer_cb+0x15c>)
 8007992:	4618      	mov	r0, r3
 8007994:	f7ff fe42 	bl	800761c <status_stage_xact>
 8007998:	4603      	mov	r3, r0
 800799a:	f083 0301 	eor.w	r3, r3, #1
 800799e:	b2db      	uxtb	r3, r3
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d02a      	beq.n	80079fa <usbd_control_xfer_cb+0x14e>
 80079a4:	4b19      	ldr	r3, [pc, #100]	@ (8007a0c <usbd_control_xfer_cb+0x160>)
 80079a6:	617b      	str	r3, [r7, #20]
 80079a8:	697b      	ldr	r3, [r7, #20]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f003 0301 	and.w	r3, r3, #1
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d000      	beq.n	80079b6 <usbd_control_xfer_cb+0x10a>
 80079b4:	be00      	bkpt	0x0000
 80079b6:	2300      	movs	r3, #0
 80079b8:	e021      	b.n	80079fe <usbd_control_xfer_cb+0x152>
    } else {
      // Stall both IN and OUT control endpoint
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 80079ba:	79fb      	ldrb	r3, [r7, #7]
 80079bc:	2100      	movs	r1, #0
 80079be:	4618      	mov	r0, r3
 80079c0:	f001 f834 	bl	8008a2c <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 80079c4:	79fb      	ldrb	r3, [r7, #7]
 80079c6:	2180      	movs	r1, #128	@ 0x80
 80079c8:	4618      	mov	r0, r3
 80079ca:	f001 f82f 	bl	8008a2c <dcd_edpt_stall>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 80079ce:	e014      	b.n	80079fa <usbd_control_xfer_cb+0x14e>
    }
  } else {
    // More data to transfer
    TU_ASSERT(data_stage_xact(rhport));
 80079d0:	79fb      	ldrb	r3, [r7, #7]
 80079d2:	4618      	mov	r0, r3
 80079d4:	f7ff fe60 	bl	8007698 <data_stage_xact>
 80079d8:	4603      	mov	r3, r0
 80079da:	f083 0301 	eor.w	r3, r3, #1
 80079de:	b2db      	uxtb	r3, r3
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d00b      	beq.n	80079fc <usbd_control_xfer_cb+0x150>
 80079e4:	4b09      	ldr	r3, [pc, #36]	@ (8007a0c <usbd_control_xfer_cb+0x160>)
 80079e6:	61bb      	str	r3, [r7, #24]
 80079e8:	69bb      	ldr	r3, [r7, #24]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f003 0301 	and.w	r3, r3, #1
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d000      	beq.n	80079f6 <usbd_control_xfer_cb+0x14a>
 80079f4:	be00      	bkpt	0x0000
 80079f6:	2300      	movs	r3, #0
 80079f8:	e001      	b.n	80079fe <usbd_control_xfer_cb+0x152>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 80079fa:	bf00      	nop
  }

  return true;
 80079fc:	2301      	movs	r3, #1
}
 80079fe:	4618      	mov	r0, r3
 8007a00:	3720      	adds	r7, #32
 8007a02:	46bd      	mov	sp, r7
 8007a04:	bd80      	pop	{r7, pc}
 8007a06:	bf00      	nop
 8007a08:	200008f4 	.word	0x200008f4
 8007a0c:	e000edf0 	.word	0xe000edf0
 8007a10:	20000908 	.word	0x20000908

08007a14 <__NVIC_EnableIRQ>:
{
 8007a14:	b480      	push	{r7}
 8007a16:	b083      	sub	sp, #12
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	4603      	mov	r3, r0
 8007a1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007a1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	db0b      	blt.n	8007a3e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007a26:	79fb      	ldrb	r3, [r7, #7]
 8007a28:	f003 021f 	and.w	r2, r3, #31
 8007a2c:	4907      	ldr	r1, [pc, #28]	@ (8007a4c <__NVIC_EnableIRQ+0x38>)
 8007a2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a32:	095b      	lsrs	r3, r3, #5
 8007a34:	2001      	movs	r0, #1
 8007a36:	fa00 f202 	lsl.w	r2, r0, r2
 8007a3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007a3e:	bf00      	nop
 8007a40:	370c      	adds	r7, #12
 8007a42:	46bd      	mov	sp, r7
 8007a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a48:	4770      	bx	lr
 8007a4a:	bf00      	nop
 8007a4c:	e000e100 	.word	0xe000e100

08007a50 <__NVIC_DisableIRQ>:
{
 8007a50:	b480      	push	{r7}
 8007a52:	b083      	sub	sp, #12
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	4603      	mov	r3, r0
 8007a58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007a5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	db12      	blt.n	8007a88 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007a62:	79fb      	ldrb	r3, [r7, #7]
 8007a64:	f003 021f 	and.w	r2, r3, #31
 8007a68:	490a      	ldr	r1, [pc, #40]	@ (8007a94 <__NVIC_DisableIRQ+0x44>)
 8007a6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a6e:	095b      	lsrs	r3, r3, #5
 8007a70:	2001      	movs	r0, #1
 8007a72:	fa00 f202 	lsl.w	r2, r0, r2
 8007a76:	3320      	adds	r3, #32
 8007a78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8007a7c:	f3bf 8f4f 	dsb	sy
}
 8007a80:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007a82:	f3bf 8f6f 	isb	sy
}
 8007a86:	bf00      	nop
}
 8007a88:	bf00      	nop
 8007a8a:	370c      	adds	r7, #12
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a92:	4770      	bx	lr
 8007a94:	e000e100 	.word	0xe000e100

08007a98 <dma_setup_prepare>:
  // Internal DMA only
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
}

static void dma_setup_prepare(uint8_t rhport) {
 8007a98:	b480      	push	{r7}
 8007a9a:	b087      	sub	sp, #28
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	4603      	mov	r3, r0
 8007aa0:	71fb      	strb	r3, [r7, #7]
 8007aa2:	79fb      	ldrb	r3, [r7, #7]
 8007aa4:	74fb      	strb	r3, [r7, #19]

//--------------------------------------------------------------------+
// Core/Controller
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline dwc2_regs_t* DWC2_REG(uint8_t rhport) {
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8007aa6:	7cfb      	ldrb	r3, [r7, #19]
 8007aa8:	2b01      	cmp	r3, #1
 8007aaa:	d901      	bls.n	8007ab0 <dma_setup_prepare+0x18>
    // user mis-configured, ignore and use first controller
    rhport = 0;
 8007aac:	2300      	movs	r3, #0
 8007aae:	74fb      	strb	r3, [r7, #19]
  }
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8007ab0:	7cfb      	ldrb	r3, [r7, #19]
 8007ab2:	4a15      	ldr	r2, [pc, #84]	@ (8007b08 <dma_setup_prepare+0x70>)
 8007ab4:	011b      	lsls	r3, r3, #4
 8007ab6:	4413      	add	r3, r2
 8007ab8:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007aba:	617b      	str	r3, [r7, #20]

  if (dwc2->gsnpsid >= DWC2_CORE_REV_3_00a) {
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ac0:	4a12      	ldr	r2, [pc, #72]	@ (8007b0c <dma_setup_prepare+0x74>)
 8007ac2:	4293      	cmp	r3, r2
 8007ac4:	d909      	bls.n	8007ada <dma_setup_prepare+0x42>
    if(edpt_is_enabled(&dwc2->epout[0])) {
 8007ac6:	697b      	ldr	r3, [r7, #20]
 8007ac8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007acc:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	0fdb      	lsrs	r3, r3, #31
 8007ad4:	b2db      	uxtb	r3, r3
    if(edpt_is_enabled(&dwc2->epout[0])) {
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d110      	bne.n	8007afc <dma_setup_prepare+0x64>
      return;
    }
  }

  // Receive only 1 packet
  dwc2->epout[0].doeptsiz = (1 << DOEPTSIZ_STUPCNT_Pos) | (1 << DOEPTSIZ_PKTCNT_Pos) | (8 << DOEPTSIZ_XFRSIZ_Pos);
 8007ada:	697b      	ldr	r3, [r7, #20]
 8007adc:	4a0c      	ldr	r2, [pc, #48]	@ (8007b10 <dma_setup_prepare+0x78>)
 8007ade:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  dwc2->epout[0].doepdma = (uintptr_t) _dcd_usbbuf.setup_packet;
 8007ae2:	4a0c      	ldr	r2, [pc, #48]	@ (8007b14 <dma_setup_prepare+0x7c>)
 8007ae4:	697b      	ldr	r3, [r7, #20]
 8007ae6:	f8c3 2b14 	str.w	r2, [r3, #2836]	@ 0xb14
  dwc2->epout[0].doepctl |= DOEPCTL_EPENA | DOEPCTL_USBAEP;
 8007aea:	697b      	ldr	r3, [r7, #20]
 8007aec:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 8007af0:	f043 2280 	orr.w	r2, r3, #2147516416	@ 0x80008000
 8007af4:	697b      	ldr	r3, [r7, #20]
 8007af6:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 8007afa:	e000      	b.n	8007afe <dma_setup_prepare+0x66>
      return;
 8007afc:	bf00      	nop
}
 8007afe:	371c      	adds	r7, #28
 8007b00:	46bd      	mov	sp, r7
 8007b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b06:	4770      	bx	lr
 8007b08:	0800aeb8 	.word	0x0800aeb8
 8007b0c:	4f543009 	.word	0x4f543009
 8007b10:	20080008 	.word	0x20080008
 8007b14:	20000a70 	.word	0x20000a70

08007b18 <dfifo_alloc>:

TU_ATTR_ALWAYS_INLINE static inline uint16_t calc_device_grxfsiz(uint16_t largest_ep_size, uint8_t ep_count) {
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
}

static bool dfifo_alloc(uint8_t rhport, uint8_t ep_addr, uint16_t packet_size, bool is_bulk) {
 8007b18:	b490      	push	{r4, r7}
 8007b1a:	b090      	sub	sp, #64	@ 0x40
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	4604      	mov	r4, r0
 8007b20:	4608      	mov	r0, r1
 8007b22:	4611      	mov	r1, r2
 8007b24:	461a      	mov	r2, r3
 8007b26:	4623      	mov	r3, r4
 8007b28:	71fb      	strb	r3, [r7, #7]
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	71bb      	strb	r3, [r7, #6]
 8007b2e:	460b      	mov	r3, r1
 8007b30:	80bb      	strh	r3, [r7, #4]
 8007b32:	4613      	mov	r3, r2
 8007b34:	70fb      	strb	r3, [r7, #3]
 8007b36:	79fb      	ldrb	r3, [r7, #7]
 8007b38:	767b      	strb	r3, [r7, #25]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8007b3a:	7e7b      	ldrb	r3, [r7, #25]
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	d901      	bls.n	8007b44 <dfifo_alloc+0x2c>
    rhport = 0;
 8007b40:	2300      	movs	r3, #0
 8007b42:	767b      	strb	r3, [r7, #25]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8007b44:	7e7b      	ldrb	r3, [r7, #25]
 8007b46:	4a6a      	ldr	r2, [pc, #424]	@ (8007cf0 <dfifo_alloc+0x1d8>)
 8007b48:	011b      	lsls	r3, r3, #4
 8007b4a:	4413      	add	r3, r2
 8007b4c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007b4e:	63bb      	str	r3, [r7, #56]	@ 0x38
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 8007b50:	79fb      	ldrb	r3, [r7, #7]
 8007b52:	011b      	lsls	r3, r3, #4
 8007b54:	4a66      	ldr	r2, [pc, #408]	@ (8007cf0 <dfifo_alloc+0x1d8>)
 8007b56:	4413      	add	r3, r2
 8007b58:	637b      	str	r3, [r7, #52]	@ 0x34
  const uint8_t ep_count = dwc2_controller->ep_count;
 8007b5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b5c:	7a1b      	ldrb	r3, [r3, #8]
 8007b5e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8007b62:	79bb      	ldrb	r3, [r7, #6]
 8007b64:	76bb      	strb	r3, [r7, #26]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8007b66:	7ebb      	ldrb	r3, [r7, #26]
 8007b68:	f003 030f 	and.w	r3, r3, #15
 8007b6c:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 8007b6e:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8007b72:	79bb      	ldrb	r3, [r7, #6]
 8007b74:	76fb      	strb	r3, [r7, #27]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007b76:	7efb      	ldrb	r3, [r7, #27]
 8007b78:	09db      	lsrs	r3, r3, #7
 8007b7a:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 8007b7c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

  TU_ASSERT(epnum < ep_count);
 8007b80:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8007b84:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007b88:	429a      	cmp	r2, r3
 8007b8a:	d30a      	bcc.n	8007ba2 <dfifo_alloc+0x8a>
 8007b8c:	4b59      	ldr	r3, [pc, #356]	@ (8007cf4 <dfifo_alloc+0x1dc>)
 8007b8e:	61fb      	str	r3, [r7, #28]
 8007b90:	69fb      	ldr	r3, [r7, #28]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f003 0301 	and.w	r3, r3, #1
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d000      	beq.n	8007b9e <dfifo_alloc+0x86>
 8007b9c:	be00      	bkpt	0x0000
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	e0a0      	b.n	8007ce4 <dfifo_alloc+0x1cc>

  uint16_t fifo_size = tu_div_ceil(packet_size, 4);
 8007ba2:	88bb      	ldrh	r3, [r7, #4]
 8007ba4:	617b      	str	r3, [r7, #20]
 8007ba6:	2304      	movs	r3, #4
 8007ba8:	613b      	str	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 8007baa:	697a      	ldr	r2, [r7, #20]
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	4413      	add	r3, r2
 8007bb0:	1e5a      	subs	r2, r3, #1
 8007bb2:	693b      	ldr	r3, [r7, #16]
 8007bb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bb8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  if (dir == TUSB_DIR_OUT) {
 8007bba:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d12a      	bne.n	8007c18 <dfifo_alloc+0x100>
    // Calculate required size of RX FIFO
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 8007bc2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007bc4:	009b      	lsls	r3, r3, #2
 8007bc6:	b29b      	uxth	r3, r3
 8007bc8:	81fb      	strh	r3, [r7, #14]
 8007bca:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007bce:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 8007bd0:	89fb      	ldrh	r3, [r7, #14]
 8007bd2:	089b      	lsrs	r3, r3, #2
 8007bd4:	b29b      	uxth	r3, r3
 8007bd6:	f103 0208 	add.w	r2, r3, #8
 8007bda:	7b7b      	ldrb	r3, [r7, #13]
 8007bdc:	4413      	add	r3, r2
 8007bde:	b29b      	uxth	r3, r3
 8007be0:	005b      	lsls	r3, r3, #1
 8007be2:	b29b      	uxth	r3, r3
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 8007be4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // If size_rx needs to be extended check if there is enough free space
    if (dwc2->grxfsiz < new_sz) {
 8007be6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007be8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007bea:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007bec:	429a      	cmp	r2, r3
 8007bee:	d278      	bcs.n	8007ce2 <dfifo_alloc+0x1ca>
      TU_ASSERT(new_sz <= _dcd_data.dfifo_top);
 8007bf0:	4b41      	ldr	r3, [pc, #260]	@ (8007cf8 <dfifo_alloc+0x1e0>)
 8007bf2:	889b      	ldrh	r3, [r3, #4]
 8007bf4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007bf6:	429a      	cmp	r2, r3
 8007bf8:	d90a      	bls.n	8007c10 <dfifo_alloc+0xf8>
 8007bfa:	4b3e      	ldr	r3, [pc, #248]	@ (8007cf4 <dfifo_alloc+0x1dc>)
 8007bfc:	623b      	str	r3, [r7, #32]
 8007bfe:	6a3b      	ldr	r3, [r7, #32]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f003 0301 	and.w	r3, r3, #1
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d000      	beq.n	8007c0c <dfifo_alloc+0xf4>
 8007c0a:	be00      	bkpt	0x0000
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	e069      	b.n	8007ce4 <dfifo_alloc+0x1cc>
      dwc2->grxfsiz = new_sz; // Enlarge RX FIFO
 8007c10:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007c12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c14:	625a      	str	r2, [r3, #36]	@ 0x24
 8007c16:	e064      	b.n	8007ce2 <dfifo_alloc+0x1ca>
    }
  } else {
    // Check IN endpoints concurrently active limit
    if(0 != dwc2_controller->ep_in_count) {
 8007c18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c1a:	7a5b      	ldrb	r3, [r3, #9]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d016      	beq.n	8007c4e <dfifo_alloc+0x136>
      TU_ASSERT(_dcd_data.allocated_epin_count < dwc2_controller->ep_in_count);
 8007c20:	4b35      	ldr	r3, [pc, #212]	@ (8007cf8 <dfifo_alloc+0x1e0>)
 8007c22:	799a      	ldrb	r2, [r3, #6]
 8007c24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c26:	7a5b      	ldrb	r3, [r3, #9]
 8007c28:	429a      	cmp	r2, r3
 8007c2a:	d30a      	bcc.n	8007c42 <dfifo_alloc+0x12a>
 8007c2c:	4b31      	ldr	r3, [pc, #196]	@ (8007cf4 <dfifo_alloc+0x1dc>)
 8007c2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007c30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f003 0301 	and.w	r3, r3, #1
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d000      	beq.n	8007c3e <dfifo_alloc+0x126>
 8007c3c:	be00      	bkpt	0x0000
 8007c3e:	2300      	movs	r3, #0
 8007c40:	e050      	b.n	8007ce4 <dfifo_alloc+0x1cc>
      _dcd_data.allocated_epin_count++;
 8007c42:	4b2d      	ldr	r3, [pc, #180]	@ (8007cf8 <dfifo_alloc+0x1e0>)
 8007c44:	799b      	ldrb	r3, [r3, #6]
 8007c46:	3301      	adds	r3, #1
 8007c48:	b2da      	uxtb	r2, r3
 8007c4a:	4b2b      	ldr	r3, [pc, #172]	@ (8007cf8 <dfifo_alloc+0x1e0>)
 8007c4c:	719a      	strb	r2, [r3, #6]
    }

    // Enable double buffering if configured, only effective for non-periodic endpoints
    // Since we queue only 1 control transfer at a time, it's only applicable for bulk IN endpoints
    if (((_tud_cfg.bm_double_buffered & (1 << epnum)) != 0) && epnum > 0 && is_bulk) {
 8007c4e:	4b2b      	ldr	r3, [pc, #172]	@ (8007cfc <dfifo_alloc+0x1e4>)
 8007c50:	881b      	ldrh	r3, [r3, #0]
 8007c52:	461a      	mov	r2, r3
 8007c54:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007c58:	fa42 f303 	asr.w	r3, r2, r3
 8007c5c:	f003 0301 	and.w	r3, r3, #1
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d009      	beq.n	8007c78 <dfifo_alloc+0x160>
 8007c64:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d005      	beq.n	8007c78 <dfifo_alloc+0x160>
 8007c6c:	78fb      	ldrb	r3, [r7, #3]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d002      	beq.n	8007c78 <dfifo_alloc+0x160>
      fifo_size *= 2;
 8007c72:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007c74:	005b      	lsls	r3, r3, #1
 8007c76:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    }

    // Check if free space is available
    TU_ASSERT(_dcd_data.dfifo_top >= fifo_size + dwc2->grxfsiz);
 8007c78:	4b1f      	ldr	r3, [pc, #124]	@ (8007cf8 <dfifo_alloc+0x1e0>)
 8007c7a:	889b      	ldrh	r3, [r3, #4]
 8007c7c:	4619      	mov	r1, r3
 8007c7e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8007c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c84:	4413      	add	r3, r2
 8007c86:	4299      	cmp	r1, r3
 8007c88:	d20a      	bcs.n	8007ca0 <dfifo_alloc+0x188>
 8007c8a:	4b1a      	ldr	r3, [pc, #104]	@ (8007cf4 <dfifo_alloc+0x1dc>)
 8007c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f003 0301 	and.w	r3, r3, #1
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d000      	beq.n	8007c9c <dfifo_alloc+0x184>
 8007c9a:	be00      	bkpt	0x0000
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	e021      	b.n	8007ce4 <dfifo_alloc+0x1cc>
    _dcd_data.dfifo_top -= fifo_size;
 8007ca0:	4b15      	ldr	r3, [pc, #84]	@ (8007cf8 <dfifo_alloc+0x1e0>)
 8007ca2:	889a      	ldrh	r2, [r3, #4]
 8007ca4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007ca6:	1ad3      	subs	r3, r2, r3
 8007ca8:	b29a      	uxth	r2, r3
 8007caa:	4b13      	ldr	r3, [pc, #76]	@ (8007cf8 <dfifo_alloc+0x1e0>)
 8007cac:	809a      	strh	r2, [r3, #4]
    // TU_LOG(DWC2_DEBUG, "    TX FIFO %u: allocated %u words at offset %u\r\n", epnum, fifo_size, dfifo_top);

    // Both TXFD and TXSA are in unit of 32-bit words.
    if (epnum == 0) {
 8007cae:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d107      	bne.n	8007cc6 <dfifo_alloc+0x1ae>
      dwc2->dieptxf0 = ((uint32_t) fifo_size << DIEPTXF0_TX0FD_Pos) | _dcd_data.dfifo_top;
 8007cb6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007cb8:	041b      	lsls	r3, r3, #16
 8007cba:	4a0f      	ldr	r2, [pc, #60]	@ (8007cf8 <dfifo_alloc+0x1e0>)
 8007cbc:	8892      	ldrh	r2, [r2, #4]
 8007cbe:	431a      	orrs	r2, r3
 8007cc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cc2:	629a      	str	r2, [r3, #40]	@ 0x28
 8007cc4:	e00d      	b.n	8007ce2 <dfifo_alloc+0x1ca>
    } else {
      // DIEPTXF starts at FIFO #1.
      dwc2->dieptxf[epnum - 1] = ((uint32_t) fifo_size << DIEPTXF_INEPTXFD_Pos) | _dcd_data.dfifo_top;
 8007cc6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007cc8:	041a      	lsls	r2, r3, #16
 8007cca:	4b0b      	ldr	r3, [pc, #44]	@ (8007cf8 <dfifo_alloc+0x1e0>)
 8007ccc:	889b      	ldrh	r3, [r3, #4]
 8007cce:	4619      	mov	r1, r3
 8007cd0:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007cd4:	3b01      	subs	r3, #1
 8007cd6:	430a      	orrs	r2, r1
 8007cd8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007cda:	3340      	adds	r3, #64	@ 0x40
 8007cdc:	009b      	lsls	r3, r3, #2
 8007cde:	440b      	add	r3, r1
 8007ce0:	605a      	str	r2, [r3, #4]
    }
  }

  return true;
 8007ce2:	2301      	movs	r3, #1
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3740      	adds	r7, #64	@ 0x40
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bc90      	pop	{r4, r7}
 8007cec:	4770      	bx	lr
 8007cee:	bf00      	nop
 8007cf0:	0800aeb8 	.word	0x0800aeb8
 8007cf4:	e000edf0 	.word	0xe000edf0
 8007cf8:	20000a68 	.word	0x20000a68
 8007cfc:	20000a78 	.word	0x20000a78

08007d00 <dfifo_device_init>:

static void dfifo_device_init(uint8_t rhport) {
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b088      	sub	sp, #32
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	4603      	mov	r3, r0
 8007d08:	71fb      	strb	r3, [r7, #7]
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 8007d0a:	79fb      	ldrb	r3, [r7, #7]
 8007d0c:	011b      	lsls	r3, r3, #4
 8007d0e:	4a27      	ldr	r2, [pc, #156]	@ (8007dac <dfifo_device_init+0xac>)
 8007d10:	4413      	add	r3, r2
 8007d12:	61fb      	str	r3, [r7, #28]
 8007d14:	79fb      	ldrb	r3, [r7, #7]
 8007d16:	733b      	strb	r3, [r7, #12]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8007d18:	7b3b      	ldrb	r3, [r7, #12]
 8007d1a:	2b01      	cmp	r3, #1
 8007d1c:	d901      	bls.n	8007d22 <dfifo_device_init+0x22>
    rhport = 0;
 8007d1e:	2300      	movs	r3, #0
 8007d20:	733b      	strb	r3, [r7, #12]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8007d22:	7b3b      	ldrb	r3, [r7, #12]
 8007d24:	4a21      	ldr	r2, [pc, #132]	@ (8007dac <dfifo_device_init+0xac>)
 8007d26:	011b      	lsls	r3, r3, #4
 8007d28:	4413      	add	r3, r2
 8007d2a:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007d2c:	61bb      	str	r3, [r7, #24]
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 8007d2e:	69fb      	ldr	r3, [r7, #28]
 8007d30:	7a1b      	ldrb	r3, [r3, #8]
 8007d32:	2240      	movs	r2, #64	@ 0x40
 8007d34:	81fa      	strh	r2, [r7, #14]
 8007d36:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 8007d38:	89fb      	ldrh	r3, [r7, #14]
 8007d3a:	089b      	lsrs	r3, r3, #2
 8007d3c:	b29b      	uxth	r3, r3
 8007d3e:	f103 0208 	add.w	r2, r3, #8
 8007d42:	7b7b      	ldrb	r3, [r7, #13]
 8007d44:	4413      	add	r3, r2
 8007d46:	b29b      	uxth	r3, r3
 8007d48:	005b      	lsls	r3, r3, #1
 8007d4a:	b29b      	uxth	r3, r3
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 8007d4c:	461a      	mov	r2, r3
 8007d4e:	69bb      	ldr	r3, [r7, #24]
 8007d50:	625a      	str	r2, [r3, #36]	@ 0x24
 8007d52:	69bb      	ldr	r3, [r7, #24]
 8007d54:	613b      	str	r3, [r7, #16]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8007d56:	693b      	ldr	r3, [r7, #16]
 8007d58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d5a:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8007d5c:	2300      	movs	r3, #0

  // Scatter/Gather DMA mode is not yet supported. Buffer DMA only need 1 words per endpoint direction
  const bool is_dma = dma_device_enabled(dwc2);
 8007d5e:	75fb      	strb	r3, [r7, #23]
  _dcd_data.dfifo_top = dwc2_controller->ep_fifo_size/4;
 8007d60:	69fb      	ldr	r3, [r7, #28]
 8007d62:	68db      	ldr	r3, [r3, #12]
 8007d64:	089b      	lsrs	r3, r3, #2
 8007d66:	b29a      	uxth	r2, r3
 8007d68:	4b11      	ldr	r3, [pc, #68]	@ (8007db0 <dfifo_device_init+0xb0>)
 8007d6a:	809a      	strh	r2, [r3, #4]
  if (is_dma) {
 8007d6c:	7dfb      	ldrb	r3, [r7, #23]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d009      	beq.n	8007d86 <dfifo_device_init+0x86>
    _dcd_data.dfifo_top -= 2 * dwc2_controller->ep_count;
 8007d72:	4b0f      	ldr	r3, [pc, #60]	@ (8007db0 <dfifo_device_init+0xb0>)
 8007d74:	889a      	ldrh	r2, [r3, #4]
 8007d76:	69fb      	ldr	r3, [r7, #28]
 8007d78:	7a1b      	ldrb	r3, [r3, #8]
 8007d7a:	005b      	lsls	r3, r3, #1
 8007d7c:	b29b      	uxth	r3, r3
 8007d7e:	1ad3      	subs	r3, r2, r3
 8007d80:	b29a      	uxth	r2, r3
 8007d82:	4b0b      	ldr	r3, [pc, #44]	@ (8007db0 <dfifo_device_init+0xb0>)
 8007d84:	809a      	strh	r2, [r3, #4]
  }
  dwc2->gdfifocfg = ((uint32_t) _dcd_data.dfifo_top << GDFIFOCFG_EPINFOBASE_SHIFT) | _dcd_data.dfifo_top;
 8007d86:	4b0a      	ldr	r3, [pc, #40]	@ (8007db0 <dfifo_device_init+0xb0>)
 8007d88:	889b      	ldrh	r3, [r3, #4]
 8007d8a:	461a      	mov	r2, r3
 8007d8c:	4613      	mov	r3, r2
 8007d8e:	041b      	lsls	r3, r3, #16
 8007d90:	441a      	add	r2, r3
 8007d92:	69bb      	ldr	r3, [r7, #24]
 8007d94:	65da      	str	r2, [r3, #92]	@ 0x5c

  // Allocate FIFO for EP0 IN
  (void) dfifo_alloc(rhport, 0x80, CFG_TUD_ENDPOINT0_SIZE, false);
 8007d96:	79f8      	ldrb	r0, [r7, #7]
 8007d98:	2300      	movs	r3, #0
 8007d9a:	2240      	movs	r2, #64	@ 0x40
 8007d9c:	2180      	movs	r1, #128	@ 0x80
 8007d9e:	f7ff febb 	bl	8007b18 <dfifo_alloc>
}
 8007da2:	bf00      	nop
 8007da4:	3720      	adds	r7, #32
 8007da6:	46bd      	mov	sp, r7
 8007da8:	bd80      	pop	{r7, pc}
 8007daa:	bf00      	nop
 8007dac:	0800aeb8 	.word	0x0800aeb8
 8007db0:	20000a68 	.word	0x20000a68

08007db4 <edpt_activate>:


//--------------------------------------------------------------------
// Endpoint
//--------------------------------------------------------------------
static void edpt_activate(uint8_t rhport, const tusb_desc_endpoint_t* p_endpoint_desc) {
 8007db4:	b480      	push	{r7}
 8007db6:	b08b      	sub	sp, #44	@ 0x2c
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	4603      	mov	r3, r0
 8007dbc:	6039      	str	r1, [r7, #0]
 8007dbe:	71fb      	strb	r3, [r7, #7]
 8007dc0:	79fb      	ldrb	r3, [r7, #7]
 8007dc2:	747b      	strb	r3, [r7, #17]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8007dc4:	7c7b      	ldrb	r3, [r7, #17]
 8007dc6:	2b01      	cmp	r3, #1
 8007dc8:	d901      	bls.n	8007dce <edpt_activate+0x1a>
    rhport = 0;
 8007dca:	2300      	movs	r3, #0
 8007dcc:	747b      	strb	r3, [r7, #17]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8007dce:	7c7b      	ldrb	r3, [r7, #17]
 8007dd0:	4a4f      	ldr	r2, [pc, #316]	@ (8007f10 <edpt_activate+0x15c>)
 8007dd2:	011b      	lsls	r3, r3, #4
 8007dd4:	4413      	add	r3, r2
 8007dd6:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007dd8:	627b      	str	r3, [r7, #36]	@ 0x24
  const uint8_t epnum = tu_edpt_number(p_endpoint_desc->bEndpointAddress);
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	789b      	ldrb	r3, [r3, #2]
 8007dde:	74bb      	strb	r3, [r7, #18]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8007de0:	7cbb      	ldrb	r3, [r7, #18]
 8007de2:	f003 030f 	and.w	r3, r3, #15
 8007de6:	b2db      	uxtb	r3, r3
 8007de8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  const uint8_t dir = tu_edpt_dir(p_endpoint_desc->bEndpointAddress);
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	789b      	ldrb	r3, [r3, #2]
 8007df0:	74fb      	strb	r3, [r7, #19]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007df2:	7cfb      	ldrb	r3, [r7, #19]
 8007df4:	09db      	lsrs	r3, r3, #7
 8007df6:	b2db      	uxtb	r3, r3
 8007df8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 8007dfc:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8007e00:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8007e04:	0052      	lsls	r2, r2, #1
 8007e06:	4413      	add	r3, r2
 8007e08:	011b      	lsls	r3, r3, #4
 8007e0a:	4a42      	ldr	r2, [pc, #264]	@ (8007f14 <edpt_activate+0x160>)
 8007e0c:	4413      	add	r3, r2
 8007e0e:	61fb      	str	r3, [r7, #28]
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	617b      	str	r3, [r7, #20]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8007e14:	697b      	ldr	r3, [r7, #20]
 8007e16:	889b      	ldrh	r3, [r3, #4]
 8007e18:	b29b      	uxth	r3, r3
 8007e1a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007e1e:	b29a      	uxth	r2, r3
  xfer->max_size = tu_edpt_packet_size(p_endpoint_desc);
 8007e20:	69fb      	ldr	r3, [r7, #28]
 8007e22:	815a      	strh	r2, [r3, #10]

  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 8007e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e26:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 8007e2a:	60fb      	str	r3, [r7, #12]
  if (dsts.enum_speed == DCFG_SPEED_HIGH) {
 8007e2c:	7b3b      	ldrb	r3, [r7, #12]
 8007e2e:	f003 0306 	and.w	r3, r3, #6
 8007e32:	b2db      	uxtb	r3, r3
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d109      	bne.n	8007e4c <edpt_activate+0x98>
    xfer->interval = 1 << (p_endpoint_desc->bInterval - 1);
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	799b      	ldrb	r3, [r3, #6]
 8007e3c:	3b01      	subs	r3, #1
 8007e3e:	2201      	movs	r2, #1
 8007e40:	fa02 f303 	lsl.w	r3, r2, r3
 8007e44:	b2da      	uxtb	r2, r3
 8007e46:	69fb      	ldr	r3, [r7, #28]
 8007e48:	731a      	strb	r2, [r3, #12]
 8007e4a:	e003      	b.n	8007e54 <edpt_activate+0xa0>
  } else {
    xfer->interval =  p_endpoint_desc->bInterval;
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	799a      	ldrb	r2, [r3, #6]
 8007e50:	69fb      	ldr	r3, [r7, #28]
 8007e52:	731a      	strb	r2, [r3, #12]
  }

  // Endpoint control
  dwc2_depctl_t depctl = {.value = 0};
 8007e54:	2300      	movs	r3, #0
 8007e56:	60bb      	str	r3, [r7, #8]
  depctl.mps = xfer->max_size;
 8007e58:	69fb      	ldr	r3, [r7, #28]
 8007e5a:	895b      	ldrh	r3, [r3, #10]
 8007e5c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007e60:	b29a      	uxth	r2, r3
 8007e62:	893b      	ldrh	r3, [r7, #8]
 8007e64:	f362 030a 	bfi	r3, r2, #0, #11
 8007e68:	813b      	strh	r3, [r7, #8]
  depctl.active = 1;
 8007e6a:	7a7b      	ldrb	r3, [r7, #9]
 8007e6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e70:	727b      	strb	r3, [r7, #9]
  depctl.type = p_endpoint_desc->bmAttributes.xfer;
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	78db      	ldrb	r3, [r3, #3]
 8007e76:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8007e7a:	b2da      	uxtb	r2, r3
 8007e7c:	7abb      	ldrb	r3, [r7, #10]
 8007e7e:	f362 0383 	bfi	r3, r2, #2, #2
 8007e82:	72bb      	strb	r3, [r7, #10]
  if (p_endpoint_desc->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS) {
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	78db      	ldrb	r3, [r3, #3]
 8007e88:	f003 0303 	and.w	r3, r3, #3
 8007e8c:	b2db      	uxtb	r3, r3
 8007e8e:	2b01      	cmp	r3, #1
 8007e90:	d003      	beq.n	8007e9a <edpt_activate+0xe6>
    depctl.set_data0_iso_even = 1;
 8007e92:	7afb      	ldrb	r3, [r7, #11]
 8007e94:	f043 0310 	orr.w	r3, r3, #16
 8007e98:	72fb      	strb	r3, [r7, #11]
  }
  if (dir == TUSB_DIR_IN) {
 8007e9a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8007e9e:	2b01      	cmp	r3, #1
 8007ea0:	d108      	bne.n	8007eb4 <edpt_activate+0x100>
    depctl.tx_fifo_num = epnum;
 8007ea2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007ea6:	f003 030f 	and.w	r3, r3, #15
 8007eaa:	b2da      	uxtb	r2, r3
 8007eac:	897b      	ldrh	r3, [r7, #10]
 8007eae:	f362 1389 	bfi	r3, r2, #6, #4
 8007eb2:	817b      	strh	r3, [r7, #10]
  }

  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 8007eb4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8007eb8:	2b01      	cmp	r3, #1
 8007eba:	bf14      	ite	ne
 8007ebc:	2301      	movne	r3, #1
 8007ebe:	2300      	moveq	r3, #0
 8007ec0:	b2db      	uxtb	r3, r3
 8007ec2:	461a      	mov	r2, r3
 8007ec4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007ec8:	0112      	lsls	r2, r2, #4
 8007eca:	4413      	add	r3, r2
 8007ecc:	3348      	adds	r3, #72	@ 0x48
 8007ece:	015b      	lsls	r3, r3, #5
 8007ed0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ed2:	4413      	add	r3, r2
 8007ed4:	61bb      	str	r3, [r7, #24]
  dep->ctl = depctl.value;
 8007ed6:	68ba      	ldr	r2, [r7, #8]
 8007ed8:	69bb      	ldr	r3, [r7, #24]
 8007eda:	601a      	str	r2, [r3, #0]
  dwc2->daintmsk |= TU_BIT(epnum + DAINT_SHIFT(dir));
 8007edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ede:	f8d3 281c 	ldr.w	r2, [r3, #2076]	@ 0x81c
 8007ee2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007ee6:	f897 1022 	ldrb.w	r1, [r7, #34]	@ 0x22
 8007eea:	2901      	cmp	r1, #1
 8007eec:	d101      	bne.n	8007ef2 <edpt_activate+0x13e>
 8007eee:	2100      	movs	r1, #0
 8007ef0:	e000      	b.n	8007ef4 <edpt_activate+0x140>
 8007ef2:	2110      	movs	r1, #16
 8007ef4:	440b      	add	r3, r1
 8007ef6:	2101      	movs	r1, #1
 8007ef8:	fa01 f303 	lsl.w	r3, r1, r3
 8007efc:	431a      	orrs	r2, r3
 8007efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f00:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
}
 8007f04:	bf00      	nop
 8007f06:	372c      	adds	r7, #44	@ 0x2c
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0e:	4770      	bx	lr
 8007f10:	0800aeb8 	.word	0x0800aeb8
 8007f14:	20000948 	.word	0x20000948

08007f18 <edpt_disable>:

static void edpt_disable(uint8_t rhport, uint8_t ep_addr, bool stall) {
 8007f18:	b480      	push	{r7}
 8007f1a:	b08d      	sub	sp, #52	@ 0x34
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	4603      	mov	r3, r0
 8007f20:	71fb      	strb	r3, [r7, #7]
 8007f22:	460b      	mov	r3, r1
 8007f24:	71bb      	strb	r3, [r7, #6]
 8007f26:	4613      	mov	r3, r2
 8007f28:	717b      	strb	r3, [r7, #5]
 8007f2a:	79fb      	ldrb	r3, [r7, #7]
 8007f2c:	777b      	strb	r3, [r7, #29]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8007f2e:	7f7b      	ldrb	r3, [r7, #29]
 8007f30:	2b01      	cmp	r3, #1
 8007f32:	d901      	bls.n	8007f38 <edpt_disable+0x20>
    rhport = 0;
 8007f34:	2300      	movs	r3, #0
 8007f36:	777b      	strb	r3, [r7, #29]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8007f38:	7f7b      	ldrb	r3, [r7, #29]
 8007f3a:	4a5e      	ldr	r2, [pc, #376]	@ (80080b4 <edpt_disable+0x19c>)
 8007f3c:	011b      	lsls	r3, r3, #4
 8007f3e:	4413      	add	r3, r2
 8007f40:	681b      	ldr	r3, [r3, #0]
  (void) rhport;

  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007f42:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007f44:	79bb      	ldrb	r3, [r7, #6]
 8007f46:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8007f48:	7fbb      	ldrb	r3, [r7, #30]
 8007f4a:	f003 030f 	and.w	r3, r3, #15
 8007f4e:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 8007f50:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f54:	79bb      	ldrb	r3, [r7, #6]
 8007f56:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007f58:	7ffb      	ldrb	r3, [r7, #31]
 8007f5a:	09db      	lsrs	r3, r3, #7
 8007f5c:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 8007f5e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 8007f62:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007f66:	2b01      	cmp	r3, #1
 8007f68:	bf14      	ite	ne
 8007f6a:	2301      	movne	r3, #1
 8007f6c:	2300      	moveq	r3, #0
 8007f6e:	b2db      	uxtb	r3, r3
 8007f70:	461a      	mov	r2, r3
 8007f72:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007f76:	0112      	lsls	r2, r2, #4
 8007f78:	4413      	add	r3, r2
 8007f7a:	3348      	adds	r3, #72	@ 0x48
 8007f7c:	015b      	lsls	r3, r3, #5
 8007f7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f80:	4413      	add	r3, r2
 8007f82:	627b      	str	r3, [r7, #36]	@ 0x24

  const uint32_t stall_mask = (stall ? EPCTL_STALL : 0);
 8007f84:	797b      	ldrb	r3, [r7, #5]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d002      	beq.n	8007f90 <edpt_disable+0x78>
 8007f8a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007f8e:	e000      	b.n	8007f92 <edpt_disable+0x7a>
 8007f90:	2300      	movs	r3, #0
 8007f92:	623b      	str	r3, [r7, #32]

  if (dir == TUSB_DIR_IN) {
 8007f94:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007f98:	2b01      	cmp	r3, #1
 8007f9a:	d145      	bne.n	8008028 <edpt_disable+0x110>
 8007f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f9e:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 8007fa0:	69bb      	ldr	r3, [r7, #24]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	0fdb      	lsrs	r3, r3, #31
 8007fa6:	b2db      	uxtb	r3, r3
    if (!edpt_is_enabled(dep)) {
 8007fa8:	f083 0301 	eor.w	r3, r3, #1
 8007fac:	b2db      	uxtb	r3, r3
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d008      	beq.n	8007fc4 <edpt_disable+0xac>
      dep->diepctl |= DIEPCTL_SNAK | stall_mask;
 8007fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fb4:	681a      	ldr	r2, [r3, #0]
 8007fb6:	6a3b      	ldr	r3, [r7, #32]
 8007fb8:	4313      	orrs	r3, r2
 8007fba:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fc0:	601a      	str	r2, [r3, #0]
 8007fc2:	e01e      	b.n	8008002 <edpt_disable+0xea>
    } else {
      // Stop transmitting packets and NAK IN xfers.
      dep->diepctl |= DIEPCTL_SNAK;
 8007fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fce:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_INEPNE) == 0) {}
 8007fd0:	bf00      	nop
 8007fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fd4:	689b      	ldr	r3, [r3, #8]
 8007fd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d0f9      	beq.n	8007fd2 <edpt_disable+0xba>

      // Disable the endpoint.
      dep->diepctl |= DIEPCTL_EPDIS | stall_mask;
 8007fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fe0:	681a      	ldr	r2, [r3, #0]
 8007fe2:	6a3b      	ldr	r3, [r7, #32]
 8007fe4:	4313      	orrs	r3, r2
 8007fe6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fec:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_EPDISD_Msk) == 0) {}
 8007fee:	bf00      	nop
 8007ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ff2:	689b      	ldr	r3, [r3, #8]
 8007ff4:	f003 0302 	and.w	r3, r3, #2
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d0f9      	beq.n	8007ff0 <edpt_disable+0xd8>

      dep->diepint = DIEPINT_EPDISD;
 8007ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ffe:	2202      	movs	r2, #2
 8008000:	609a      	str	r2, [r3, #8]
 8008002:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008004:	617b      	str	r3, [r7, #20]
 8008006:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800800a:	74fb      	strb	r3, [r7, #19]
//--------------------------------------------------------------------+
// DFIFO
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_tx(dwc2_regs_t* dwc2, uint8_t fnum) {
  // flush TX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800800c:	7cfb      	ldrb	r3, [r7, #19]
 800800e:	019b      	lsls	r3, r3, #6
 8008010:	f043 0220 	orr.w	r2, r3, #32
 8008014:	697b      	ldr	r3, [r7, #20]
 8008016:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8008018:	bf00      	nop
 800801a:	697b      	ldr	r3, [r7, #20]
 800801c:	691b      	ldr	r3, [r3, #16]
 800801e:	f003 0320 	and.w	r3, r3, #32
 8008022:	2b00      	cmp	r3, #0
 8008024:	d1f9      	bne.n	800801a <edpt_disable+0x102>
}
 8008026:	e03f      	b.n	80080a8 <edpt_disable+0x190>
 8008028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800802a:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	0fdb      	lsrs	r3, r3, #31
 8008032:	b2db      	uxtb	r3, r3
    }

    // Flush the FIFO, and wait until we have confirmed it cleared.
    dfifo_flush_tx(dwc2, epnum);
  } else {
    if (!edpt_is_enabled(dep) || epnum == 0) {
 8008034:	f083 0301 	eor.w	r3, r3, #1
 8008038:	b2db      	uxtb	r3, r3
 800803a:	2b00      	cmp	r3, #0
 800803c:	d103      	bne.n	8008046 <edpt_disable+0x12e>
 800803e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008042:	2b00      	cmp	r3, #0
 8008044:	d106      	bne.n	8008054 <edpt_disable+0x13c>
      // non-control not-enabled: stall if set
      // For EP0 Out, keep it enabled to receive SETUP packets
      dep->doepctl |= stall_mask;
 8008046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008048:	681a      	ldr	r2, [r3, #0]
 800804a:	6a3b      	ldr	r3, [r7, #32]
 800804c:	431a      	orrs	r2, r3
 800804e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008050:	601a      	str	r2, [r3, #0]
 8008052:	e029      	b.n	80080a8 <edpt_disable+0x190>
    } else {
      // Asserting GONAK is required to STALL an OUT endpoint.
      // Simpler to use polling here, we don't use the "B"OUTNAKEFF interrupt
      // anyway, and it can't be cleared by user code. If this while loop never
      // finishes, we have bigger problems than just the stack.
      dwc2->dctl |= DCTL_SGONAK;
 8008054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008056:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800805a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800805e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008060:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
      while ((dwc2->gintsts & GINTSTS_BOUTNAKEFF_Msk) == 0) {}
 8008064:	bf00      	nop
 8008066:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008068:	695b      	ldr	r3, [r3, #20]
 800806a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800806e:	2b00      	cmp	r3, #0
 8008070:	d0f9      	beq.n	8008066 <edpt_disable+0x14e>

      // Ditto here disable the endpoint.
      dep->doepctl |= DOEPCTL_EPDIS | stall_mask;
 8008072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008074:	681a      	ldr	r2, [r3, #0]
 8008076:	6a3b      	ldr	r3, [r7, #32]
 8008078:	4313      	orrs	r3, r2
 800807a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800807e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008080:	601a      	str	r2, [r3, #0]
      while ((dep->doepint & DOEPINT_EPDISD_Msk) == 0) {}
 8008082:	bf00      	nop
 8008084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008086:	689b      	ldr	r3, [r3, #8]
 8008088:	f003 0302 	and.w	r3, r3, #2
 800808c:	2b00      	cmp	r3, #0
 800808e:	d0f9      	beq.n	8008084 <edpt_disable+0x16c>

      dep->doepint = DOEPINT_EPDISD;
 8008090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008092:	2202      	movs	r2, #2
 8008094:	609a      	str	r2, [r3, #8]

      // Allow other OUT endpoints to keep receiving.
      dwc2->dctl |= DCTL_CGONAK;
 8008096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008098:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800809c:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80080a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080a2:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
    }
  }
}
 80080a6:	bf00      	nop
 80080a8:	bf00      	nop
 80080aa:	3734      	adds	r7, #52	@ 0x34
 80080ac:	46bd      	mov	sp, r7
 80080ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b2:	4770      	bx	lr
 80080b4:	0800aeb8 	.word	0x0800aeb8

080080b8 <epin_write_tx_fifo>:

static uint16_t epin_write_tx_fifo(uint8_t rhport, uint8_t epnum) {
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b08c      	sub	sp, #48	@ 0x30
 80080bc:	af00      	add	r7, sp, #0
 80080be:	4603      	mov	r3, r0
 80080c0:	460a      	mov	r2, r1
 80080c2:	71fb      	strb	r3, [r7, #7]
 80080c4:	4613      	mov	r3, r2
 80080c6:	71bb      	strb	r3, [r7, #6]
 80080c8:	79fb      	ldrb	r3, [r7, #7]
 80080ca:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80080cc:	7cfb      	ldrb	r3, [r7, #19]
 80080ce:	2b01      	cmp	r3, #1
 80080d0:	d901      	bls.n	80080d6 <epin_write_tx_fifo+0x1e>
    rhport = 0;
 80080d2:	2300      	movs	r3, #0
 80080d4:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80080d6:	7cfb      	ldrb	r3, [r7, #19]
 80080d8:	4a37      	ldr	r2, [pc, #220]	@ (80081b8 <epin_write_tx_fifo+0x100>)
 80080da:	011b      	lsls	r3, r3, #4
 80080dc:	4413      	add	r3, r2
 80080de:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80080e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  dwc2_dep_t* const epin = &dwc2->ep[0][epnum];
 80080e2:	79bb      	ldrb	r3, [r7, #6]
 80080e4:	3348      	adds	r3, #72	@ 0x48
 80080e6:	015b      	lsls	r3, r3, #5
 80080e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80080ea:	4413      	add	r3, r2
 80080ec:	627b      	str	r3, [r7, #36]	@ 0x24
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 80080ee:	79bb      	ldrb	r3, [r7, #6]
 80080f0:	015b      	lsls	r3, r3, #5
 80080f2:	3310      	adds	r3, #16
 80080f4:	4a31      	ldr	r2, [pc, #196]	@ (80081bc <epin_write_tx_fifo+0x104>)
 80080f6:	4413      	add	r3, r2
 80080f8:	623b      	str	r3, [r7, #32]

  dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 80080fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080fc:	691b      	ldr	r3, [r3, #16]
 80080fe:	60bb      	str	r3, [r7, #8]
  const uint16_t remain_packets = tsiz.packet_count;
 8008100:	897b      	ldrh	r3, [r7, #10]
 8008102:	f3c3 03c9 	ubfx	r3, r3, #3, #10
 8008106:	b29b      	uxth	r3, r3
 8008108:	83fb      	strh	r3, [r7, #30]

  uint16_t total_bytes_written = 0;
 800810a:	2300      	movs	r3, #0
 800810c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  // Process every single packet (only whole packets can be written to fifo)
  for (uint16_t i = 0; i < remain_packets; i++) {
 800810e:	2300      	movs	r3, #0
 8008110:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8008112:	e045      	b.n	80081a0 <epin_write_tx_fifo+0xe8>
    tsiz.value = epin->tsiz;
 8008114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008116:	691b      	ldr	r3, [r3, #16]
 8008118:	60bb      	str	r3, [r7, #8]
    const uint16_t remain_bytes = (uint16_t) tsiz.xfer_size;
 800811a:	68bb      	ldr	r3, [r7, #8]
 800811c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008120:	83bb      	strh	r3, [r7, #28]
    const uint16_t xact_bytes = tu_min16(remain_bytes, xfer->max_size);
 8008122:	6a3b      	ldr	r3, [r7, #32]
 8008124:	895a      	ldrh	r2, [r3, #10]
 8008126:	8bbb      	ldrh	r3, [r7, #28]
 8008128:	823b      	strh	r3, [r7, #16]
 800812a:	4613      	mov	r3, r2
 800812c:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800812e:	8a3a      	ldrh	r2, [r7, #16]
 8008130:	89fb      	ldrh	r3, [r7, #14]
 8008132:	4293      	cmp	r3, r2
 8008134:	bf28      	it	cs
 8008136:	4613      	movcs	r3, r2
 8008138:	b29b      	uxth	r3, r3
 800813a:	837b      	strh	r3, [r7, #26]

    // Check if dtxfsts has enough space available
    if (xact_bytes > ((epin->dtxfsts & DTXFSTS_INEPTFSAV_Msk) << 2)) {
 800813c:	8b7a      	ldrh	r2, [r7, #26]
 800813e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008140:	699b      	ldr	r3, [r3, #24]
 8008142:	0099      	lsls	r1, r3, #2
 8008144:	4b1e      	ldr	r3, [pc, #120]	@ (80081c0 <epin_write_tx_fifo+0x108>)
 8008146:	400b      	ands	r3, r1
 8008148:	429a      	cmp	r2, r3
 800814a:	d82e      	bhi.n	80081aa <epin_write_tx_fifo+0xf2>
      break;
    }

    // Push packet to Tx-FIFO
    if (xfer->ff) {
 800814c:	6a3b      	ldr	r3, [r7, #32]
 800814e:	685b      	ldr	r3, [r3, #4]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d011      	beq.n	8008178 <epin_write_tx_fifo+0xc0>
      volatile uint32_t* tx_fifo = dwc2->fifo[epnum];
 8008154:	79bb      	ldrb	r3, [r7, #6]
 8008156:	3301      	adds	r3, #1
 8008158:	031b      	lsls	r3, r3, #12
 800815a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800815c:	4413      	add	r3, r2
 800815e:	617b      	str	r3, [r7, #20]
      tu_fifo_read_n_access_mode(xfer->ff, (void *)(uintptr_t)tx_fifo, xact_bytes, TU_FIFO_FIXED_ADDR_RW32);
 8008160:	6a3b      	ldr	r3, [r7, #32]
 8008162:	6858      	ldr	r0, [r3, #4]
 8008164:	8b7a      	ldrh	r2, [r7, #26]
 8008166:	2301      	movs	r3, #1
 8008168:	6979      	ldr	r1, [r7, #20]
 800816a:	f7fd f9df 	bl	800552c <tu_fifo_read_n_access_mode>
      total_bytes_written += xact_bytes;
 800816e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008170:	8b7b      	ldrh	r3, [r7, #26]
 8008172:	4413      	add	r3, r2
 8008174:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8008176:	e010      	b.n	800819a <epin_write_tx_fifo+0xe2>
    } else {
      dfifo_write_packet(dwc2, epnum, xfer->buffer, xact_bytes);
 8008178:	6a3b      	ldr	r3, [r7, #32]
 800817a:	681a      	ldr	r2, [r3, #0]
 800817c:	8b7b      	ldrh	r3, [r7, #26]
 800817e:	79b9      	ldrb	r1, [r7, #6]
 8008180:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008182:	f001 fd4c 	bl	8009c1e <dfifo_write_packet>
      xfer->buffer += xact_bytes;
 8008186:	6a3b      	ldr	r3, [r7, #32]
 8008188:	681a      	ldr	r2, [r3, #0]
 800818a:	8b7b      	ldrh	r3, [r7, #26]
 800818c:	441a      	add	r2, r3
 800818e:	6a3b      	ldr	r3, [r7, #32]
 8008190:	601a      	str	r2, [r3, #0]
      total_bytes_written += xact_bytes;
 8008192:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008194:	8b7b      	ldrh	r3, [r7, #26]
 8008196:	4413      	add	r3, r2
 8008198:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  for (uint16_t i = 0; i < remain_packets; i++) {
 800819a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800819c:	3301      	adds	r3, #1
 800819e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80081a0:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80081a2:	8bfb      	ldrh	r3, [r7, #30]
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d3b5      	bcc.n	8008114 <epin_write_tx_fifo+0x5c>
 80081a8:	e000      	b.n	80081ac <epin_write_tx_fifo+0xf4>
      break;
 80081aa:	bf00      	nop
    }
  }
  return total_bytes_written;
 80081ac:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 80081ae:	4618      	mov	r0, r3
 80081b0:	3730      	adds	r7, #48	@ 0x30
 80081b2:	46bd      	mov	sp, r7
 80081b4:	bd80      	pop	{r7, pc}
 80081b6:	bf00      	nop
 80081b8:	0800aeb8 	.word	0x0800aeb8
 80081bc:	20000948 	.word	0x20000948
 80081c0:	0003fffc 	.word	0x0003fffc

080081c4 <edpt_schedule_packets>:

// Since this function returns void, it is not possible to return a boolean success message
// We must make sure that this function is not called when the EP is disabled
// Must be called from critical section
static void edpt_schedule_packets(uint8_t rhport, const uint8_t epnum, const uint8_t dir) {
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b092      	sub	sp, #72	@ 0x48
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	4603      	mov	r3, r0
 80081cc:	71fb      	strb	r3, [r7, #7]
 80081ce:	460b      	mov	r3, r1
 80081d0:	71bb      	strb	r3, [r7, #6]
 80081d2:	4613      	mov	r3, r2
 80081d4:	717b      	strb	r3, [r7, #5]
 80081d6:	79fb      	ldrb	r3, [r7, #7]
 80081d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80081dc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80081e0:	2b01      	cmp	r3, #1
 80081e2:	d902      	bls.n	80081ea <edpt_schedule_packets+0x26>
    rhport = 0;
 80081e4:	2300      	movs	r3, #0
 80081e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80081ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80081ee:	4a77      	ldr	r2, [pc, #476]	@ (80083cc <edpt_schedule_packets+0x208>)
 80081f0:	011b      	lsls	r3, r3, #4
 80081f2:	4413      	add	r3, r2
 80081f4:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80081f6:	643b      	str	r3, [r7, #64]	@ 0x40
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, dir);
 80081f8:	79ba      	ldrb	r2, [r7, #6]
 80081fa:	797b      	ldrb	r3, [r7, #5]
 80081fc:	0052      	lsls	r2, r2, #1
 80081fe:	4413      	add	r3, r2
 8008200:	011b      	lsls	r3, r3, #4
 8008202:	4a73      	ldr	r2, [pc, #460]	@ (80083d0 <edpt_schedule_packets+0x20c>)
 8008204:	4413      	add	r3, r2
 8008206:	63fb      	str	r3, [r7, #60]	@ 0x3c
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 8008208:	797b      	ldrb	r3, [r7, #5]
 800820a:	2b01      	cmp	r3, #1
 800820c:	bf14      	ite	ne
 800820e:	2301      	movne	r3, #1
 8008210:	2300      	moveq	r3, #0
 8008212:	b2db      	uxtb	r3, r3
 8008214:	461a      	mov	r2, r3
 8008216:	79bb      	ldrb	r3, [r7, #6]
 8008218:	0112      	lsls	r2, r2, #4
 800821a:	4413      	add	r3, r2
 800821c:	3348      	adds	r3, #72	@ 0x48
 800821e:	015b      	lsls	r3, r3, #5
 8008220:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008222:	4413      	add	r3, r2
 8008224:	63bb      	str	r3, [r7, #56]	@ 0x38

  uint16_t num_packets;
  uint16_t total_bytes;

  // EP0 is limited to one packet per xfer
  if (epnum == 0) {
 8008226:	79bb      	ldrb	r3, [r7, #6]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d11e      	bne.n	800826a <edpt_schedule_packets+0xa6>
    total_bytes = tu_min16(_dcd_data.ep0_pending[dir], CFG_TUD_ENDPOINT0_SIZE);
 800822c:	797b      	ldrb	r3, [r7, #5]
 800822e:	4a69      	ldr	r2, [pc, #420]	@ (80083d4 <edpt_schedule_packets+0x210>)
 8008230:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008234:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8008236:	2340      	movs	r3, #64	@ 0x40
 8008238:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800823a:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800823c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800823e:	4293      	cmp	r3, r2
 8008240:	bf28      	it	cs
 8008242:	4613      	movcs	r3, r2
 8008244:	b29b      	uxth	r3, r3
 8008246:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    _dcd_data.ep0_pending[dir] -= total_bytes;
 800824a:	797b      	ldrb	r3, [r7, #5]
 800824c:	4a61      	ldr	r2, [pc, #388]	@ (80083d4 <edpt_schedule_packets+0x210>)
 800824e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8008252:	797b      	ldrb	r3, [r7, #5]
 8008254:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8008258:	1a8a      	subs	r2, r1, r2
 800825a:	b291      	uxth	r1, r2
 800825c:	4a5d      	ldr	r2, [pc, #372]	@ (80083d4 <edpt_schedule_packets+0x210>)
 800825e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    num_packets = 1;
 8008262:	2301      	movs	r3, #1
 8008264:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8008268:	e019      	b.n	800829e <edpt_schedule_packets+0xda>
  } else {
    total_bytes = xfer->total_len;
 800826a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800826c:	891b      	ldrh	r3, [r3, #8]
 800826e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    num_packets = tu_div_ceil(total_bytes, xfer->max_size);
 8008272:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8008276:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008278:	8952      	ldrh	r2, [r2, #10]
 800827a:	627b      	str	r3, [r7, #36]	@ 0x24
 800827c:	623a      	str	r2, [r7, #32]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800827e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008280:	6a3b      	ldr	r3, [r7, #32]
 8008282:	4413      	add	r3, r2
 8008284:	1e5a      	subs	r2, r3, #1
 8008286:	6a3b      	ldr	r3, [r7, #32]
 8008288:	fbb2 f3f3 	udiv	r3, r2, r3
 800828c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    if (num_packets == 0) {
 8008290:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008294:	2b00      	cmp	r3, #0
 8008296:	d102      	bne.n	800829e <edpt_schedule_packets+0xda>
      num_packets = 1; // zero length packet still count as 1
 8008298:	2301      	movs	r3, #1
 800829a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    }
  }

  // transfer size: A full OUT transfer (multiple packets, possibly) triggers XFRC.
  dwc2_ep_tsize_t deptsiz = {.value = 0};
 800829e:	2300      	movs	r3, #0
 80082a0:	61bb      	str	r3, [r7, #24]
  deptsiz.xfer_size = total_bytes;
 80082a2:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 80082a6:	f3c2 0212 	ubfx	r2, r2, #0, #19
 80082aa:	69bb      	ldr	r3, [r7, #24]
 80082ac:	f362 0312 	bfi	r3, r2, #0, #19
 80082b0:	61bb      	str	r3, [r7, #24]
  deptsiz.packet_count = num_packets;
 80082b2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80082b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80082ba:	b29a      	uxth	r2, r3
 80082bc:	8b7b      	ldrh	r3, [r7, #26]
 80082be:	f362 03cc 	bfi	r3, r2, #3, #10
 80082c2:	837b      	strh	r3, [r7, #26]
  dep->tsiz = deptsiz.value;
 80082c4:	69ba      	ldr	r2, [r7, #24]
 80082c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082c8:	611a      	str	r2, [r3, #16]

  // control
  dwc2_depctl_t depctl = {.value = dep->ctl};
 80082ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	617b      	str	r3, [r7, #20]
  depctl.clear_nak = 1;
 80082d0:	7dfb      	ldrb	r3, [r7, #23]
 80082d2:	f043 0304 	orr.w	r3, r3, #4
 80082d6:	75fb      	strb	r3, [r7, #23]
  depctl.enable = 1;
 80082d8:	7dfb      	ldrb	r3, [r7, #23]
 80082da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082de:	75fb      	strb	r3, [r7, #23]
  if (depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS) {
 80082e0:	7dbb      	ldrb	r3, [r7, #22]
 80082e2:	f003 030c 	and.w	r3, r3, #12
 80082e6:	b2db      	uxtb	r3, r3
 80082e8:	2b04      	cmp	r3, #4
 80082ea:	d116      	bne.n	800831a <edpt_schedule_packets+0x156>
    const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 80082ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082ee:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 80082f2:	60fb      	str	r3, [r7, #12]
    const uint32_t odd_now = dsts.frame_number & 1u;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	f3c3 230d 	ubfx	r3, r3, #8, #14
 80082fa:	b29b      	uxth	r3, r3
 80082fc:	f003 0301 	and.w	r3, r3, #1
 8008300:	637b      	str	r3, [r7, #52]	@ 0x34
    if (odd_now != 0) {
 8008302:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008304:	2b00      	cmp	r3, #0
 8008306:	d004      	beq.n	8008312 <edpt_schedule_packets+0x14e>
      depctl.set_data0_iso_even = 1;
 8008308:	7dfb      	ldrb	r3, [r7, #23]
 800830a:	f043 0310 	orr.w	r3, r3, #16
 800830e:	75fb      	strb	r3, [r7, #23]
 8008310:	e003      	b.n	800831a <edpt_schedule_packets+0x156>
    } else {
      depctl.set_data1_iso_odd = 1;
 8008312:	7dfb      	ldrb	r3, [r7, #23]
 8008314:	f043 0320 	orr.w	r3, r3, #32
 8008318:	75fb      	strb	r3, [r7, #23]
 800831a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800831c:	61fb      	str	r3, [r7, #28]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800831e:	69fb      	ldr	r3, [r7, #28]
 8008320:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008322:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8008324:	2300      	movs	r3, #0
    }
  }

  const bool is_dma = dma_device_enabled(dwc2);
 8008326:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if(is_dma) {
 800832a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800832e:	2b00      	cmp	r3, #0
 8008330:	d021      	beq.n	8008376 <edpt_schedule_packets+0x1b2>
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 8008332:	797b      	ldrb	r3, [r7, #5]
 8008334:	2b01      	cmp	r3, #1
 8008336:	d10b      	bne.n	8008350 <edpt_schedule_packets+0x18c>
 8008338:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800833c:	2b00      	cmp	r3, #0
 800833e:	d007      	beq.n	8008350 <edpt_schedule_packets+0x18c>
      dcd_dcache_clean(xfer->buffer, total_bytes);
 8008340:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8008348:	4611      	mov	r1, r2
 800834a:	4618      	mov	r0, r3
 800834c:	f7fd fbdb 	bl	8005b06 <dcd_dcache_clean>
    }
    dep->diepdma = (uintptr_t) xfer->buffer;
 8008350:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	461a      	mov	r2, r3
 8008356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008358:	615a      	str	r2, [r3, #20]
    dep->diepctl = depctl.value; // enable endpoint
 800835a:	697a      	ldr	r2, [r7, #20]
 800835c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800835e:	601a      	str	r2, [r3, #0]
    // Advance buffer pointer for EP0
    if (epnum == 0) {
 8008360:	79bb      	ldrb	r3, [r7, #6]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d12e      	bne.n	80083c4 <edpt_schedule_packets+0x200>
      xfer->buffer += total_bytes;
 8008366:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008368:	681a      	ldr	r2, [r3, #0]
 800836a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800836e:	441a      	add	r2, r3
 8008370:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008372:	601a      	str	r2, [r3, #0]
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
         dwc2->diepempmsk |= (1u << epnum);
      }
    }
  }
}
 8008374:	e026      	b.n	80083c4 <edpt_schedule_packets+0x200>
    dep->diepctl = depctl.value; // enable endpoint
 8008376:	697a      	ldr	r2, [r7, #20]
 8008378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800837a:	601a      	str	r2, [r3, #0]
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800837c:	797b      	ldrb	r3, [r7, #5]
 800837e:	2b01      	cmp	r3, #1
 8008380:	d120      	bne.n	80083c4 <edpt_schedule_packets+0x200>
 8008382:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8008386:	2b00      	cmp	r3, #0
 8008388:	d01c      	beq.n	80083c4 <edpt_schedule_packets+0x200>
      const uint16_t xferred_bytes = epin_write_tx_fifo(rhport, epnum);
 800838a:	79ba      	ldrb	r2, [r7, #6]
 800838c:	79fb      	ldrb	r3, [r7, #7]
 800838e:	4611      	mov	r1, r2
 8008390:	4618      	mov	r0, r3
 8008392:	f7ff fe91 	bl	80080b8 <epin_write_tx_fifo>
 8008396:	4603      	mov	r3, r0
 8008398:	863b      	strh	r3, [r7, #48]	@ 0x30
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
 800839a:	79bb      	ldrb	r3, [r7, #6]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d011      	beq.n	80083c4 <edpt_schedule_packets+0x200>
 80083a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083a2:	891b      	ldrh	r3, [r3, #8]
 80083a4:	461a      	mov	r2, r3
 80083a6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80083a8:	1ad3      	subs	r3, r2, r3
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	dd0a      	ble.n	80083c4 <edpt_schedule_packets+0x200>
         dwc2->diepempmsk |= (1u << epnum);
 80083ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083b0:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 80083b4:	79bb      	ldrb	r3, [r7, #6]
 80083b6:	2101      	movs	r1, #1
 80083b8:	fa01 f303 	lsl.w	r3, r1, r3
 80083bc:	431a      	orrs	r2, r3
 80083be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083c0:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
}
 80083c4:	bf00      	nop
 80083c6:	3748      	adds	r7, #72	@ 0x48
 80083c8:	46bd      	mov	sp, r7
 80083ca:	bd80      	pop	{r7, pc}
 80083cc:	0800aeb8 	.word	0x0800aeb8
 80083d0:	20000948 	.word	0x20000948
 80083d4:	20000a68 	.word	0x20000a68

080083d8 <dcd_init>:
  const tud_configure_param_t* const cfg = (const tud_configure_param_t*) cfg_param;
  _tud_cfg = cfg->dwc2;
  return true;
}

bool dcd_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 80083d8:	b580      	push	{r7, lr}
 80083da:	b08c      	sub	sp, #48	@ 0x30
 80083dc:	af00      	add	r7, sp, #0
 80083de:	4603      	mov	r3, r0
 80083e0:	6039      	str	r1, [r7, #0]
 80083e2:	71fb      	strb	r3, [r7, #7]
 80083e4:	79fb      	ldrb	r3, [r7, #7]
 80083e6:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80083e8:	7dfb      	ldrb	r3, [r7, #23]
 80083ea:	2b01      	cmp	r3, #1
 80083ec:	d901      	bls.n	80083f2 <dcd_init+0x1a>
    rhport = 0;
 80083ee:	2300      	movs	r3, #0
 80083f0:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80083f2:	7dfb      	ldrb	r3, [r7, #23]
 80083f4:	4a41      	ldr	r2, [pc, #260]	@ (80084fc <dcd_init+0x124>)
 80083f6:	011b      	lsls	r3, r3, #4
 80083f8:	4413      	add	r3, r2
 80083fa:	681b      	ldr	r3, [r3, #0]
  (void) rh_init;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80083fc:	62bb      	str	r3, [r7, #40]	@ 0x28

  tu_memclr(&_dcd_data, sizeof(_dcd_data));
 80083fe:	2208      	movs	r2, #8
 8008400:	2100      	movs	r1, #0
 8008402:	483f      	ldr	r0, [pc, #252]	@ (8008500 <dcd_init+0x128>)
 8008404:	f002 f83a 	bl	800a47c <memset>

  // Core Initialization
  const bool is_highspeed = dwc2_core_is_highspeed(dwc2, TUSB_ROLE_DEVICE);
 8008408:	2101      	movs	r1, #1
 800840a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800840c:	f001 fb0c 	bl	8009a28 <dwc2_core_is_highspeed>
 8008410:	4603      	mov	r3, r0
 8008412:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008418:	61bb      	str	r3, [r7, #24]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800841a:	69bb      	ldr	r3, [r7, #24]
 800841c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800841e:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8008420:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 8008422:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  TU_ASSERT(dwc2_core_init(rhport, is_highspeed, is_dma));
 8008426:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800842a:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 800842e:	79fb      	ldrb	r3, [r7, #7]
 8008430:	4618      	mov	r0, r3
 8008432:	f001 fb17 	bl	8009a64 <dwc2_core_init>
 8008436:	4603      	mov	r3, r0
 8008438:	f083 0301 	eor.w	r3, r3, #1
 800843c:	b2db      	uxtb	r3, r3
 800843e:	2b00      	cmp	r3, #0
 8008440:	d00a      	beq.n	8008458 <dcd_init+0x80>
 8008442:	4b30      	ldr	r3, [pc, #192]	@ (8008504 <dcd_init+0x12c>)
 8008444:	61fb      	str	r3, [r7, #28]
 8008446:	69fb      	ldr	r3, [r7, #28]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	f003 0301 	and.w	r3, r3, #1
 800844e:	2b00      	cmp	r3, #0
 8008450:	d000      	beq.n	8008454 <dcd_init+0x7c>
 8008452:	be00      	bkpt	0x0000
 8008454:	2300      	movs	r3, #0
 8008456:	e04c      	b.n	80084f2 <dcd_init+0x11a>

  //------------- 7.1 Device Initialization -------------//
  // Set device max speed
  uint32_t dcfg = dwc2->dcfg & ~DCFG_DSPD_Msk;
 8008458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800845a:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800845e:	f023 0303 	bic.w	r3, r3, #3
 8008462:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (is_highspeed) {
 8008464:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008468:	2b00      	cmp	r3, #0
 800846a:	d00d      	beq.n	8008488 <dcd_init+0xb0>
    // dcfg Highspeed's mask is 0

    // XCVRDLY: transceiver delay between xcvr_sel and txvalid during device chirp is required
    // when using with some PHYs such as USB334x (USB3341, USB3343, USB3346, USB3347)
    const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800846c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800846e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008470:	60fb      	str	r3, [r7, #12]
    if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 8008472:	7b3b      	ldrb	r3, [r7, #12]
 8008474:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008478:	b2db      	uxtb	r3, r3
 800847a:	2b80      	cmp	r3, #128	@ 0x80
 800847c:	d108      	bne.n	8008490 <dcd_init+0xb8>
      dcfg |= DCFG_XCVRDLY;
 800847e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008480:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008484:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008486:	e003      	b.n	8008490 <dcd_init+0xb8>
    }
  } else {
    dcfg |= DCFG_DSPD_FS << DCFG_DSPD_Pos;
 8008488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800848a:	f043 0303 	orr.w	r3, r3, #3
 800848e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  dcfg |= DCFG_NZLSOHSK; // send STALL back and discard if host send non-zlp during control status
 8008490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008492:	f043 0304 	orr.w	r3, r3, #4
 8008496:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dwc2->dcfg = dcfg;
 8008498:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800849a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800849c:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  dcd_disconnect(rhport);
 80084a0:	79fb      	ldrb	r3, [r7, #7]
 80084a2:	4618      	mov	r0, r3
 80084a4:	f000 f8de 	bl	8008664 <dcd_disconnect>

  // Force device mode
  dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_FHMOD) | GUSBCFG_FDMOD;
 80084a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084aa:	68db      	ldr	r3, [r3, #12]
 80084ac:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80084b0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80084b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084b6:	60da      	str	r2, [r3, #12]

  // Clear A override, force B Valid
  dwc2->gotgctl = (dwc2->gotgctl & ~GOTGCTL_AVALOEN) | GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 80084b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 80084c0:	f043 02c0 	orr.w	r2, r3, #192	@ 0xc0
 80084c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084c6:	601a      	str	r2, [r3, #0]
  // No hardware detection of Vbus B-session is available on the STM32N6
  dwc2->stm32_gccfg |= STM32_GCCFG_VBVALOVAL;
#endif

  // Enable required interrupts
  dwc2->gintmsk |= GINTMSK_OTGINT | GINTMSK_USBRST | GINTMSK_ENUMDNEM | GINTMSK_WUIM;
 80084c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084ca:	699a      	ldr	r2, [r3, #24]
 80084cc:	4b0e      	ldr	r3, [pc, #56]	@ (8008508 <dcd_init+0x130>)
 80084ce:	4313      	orrs	r3, r2
 80084d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80084d2:	6193      	str	r3, [r2, #24]

  uint32_t gahbcfg = dwc2->gahbcfg;
 80084d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084d6:	689b      	ldr	r3, [r3, #8]
 80084d8:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_GINT; // Enable global interrupt
 80084da:	6a3b      	ldr	r3, [r7, #32]
 80084dc:	f043 0301 	orr.w	r3, r3, #1
 80084e0:	623b      	str	r3, [r7, #32]
  dwc2->gahbcfg = gahbcfg;
 80084e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084e4:	6a3a      	ldr	r2, [r7, #32]
 80084e6:	609a      	str	r2, [r3, #8]

  dcd_connect(rhport);
 80084e8:	79fb      	ldrb	r3, [r7, #7]
 80084ea:	4618      	mov	r0, r3
 80084ec:	f000 f898 	bl	8008620 <dcd_connect>
  return true;
 80084f0:	2301      	movs	r3, #1
}
 80084f2:	4618      	mov	r0, r3
 80084f4:	3730      	adds	r7, #48	@ 0x30
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd80      	pop	{r7, pc}
 80084fa:	bf00      	nop
 80084fc:	0800aeb8 	.word	0x0800aeb8
 8008500:	20000a68 	.word	0x20000a68
 8008504:	e000edf0 	.word	0xe000edf0
 8008508:	80003004 	.word	0x80003004

0800850c <dcd_int_enable>:

void dcd_int_enable(uint8_t rhport) {
 800850c:	b580      	push	{r7, lr}
 800850e:	b084      	sub	sp, #16
 8008510:	af00      	add	r7, sp, #0
 8008512:	4603      	mov	r3, r0
 8008514:	71fb      	strb	r3, [r7, #7]
 8008516:	79fb      	ldrb	r3, [r7, #7]
 8008518:	73fb      	strb	r3, [r7, #15]
 800851a:	2301      	movs	r3, #1
 800851c:	73bb      	strb	r3, [r7, #14]
 800851e:	2301      	movs	r3, #1
 8008520:	737b      	strb	r3, [r7, #13]
// SystemCoreClock is already included by family header
// extern uint32_t SystemCoreClock;

TU_ATTR_ALWAYS_INLINE static inline void dwc2_int_set(uint8_t rhport, tusb_role_t role, bool enabled) {
  (void) role;
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 8008522:	7bfb      	ldrb	r3, [r7, #15]
 8008524:	4a0c      	ldr	r2, [pc, #48]	@ (8008558 <dcd_int_enable+0x4c>)
 8008526:	011b      	lsls	r3, r3, #4
 8008528:	4413      	add	r3, r2
 800852a:	3304      	adds	r3, #4
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 8008530:	7b7b      	ldrb	r3, [r7, #13]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d005      	beq.n	8008542 <dcd_int_enable+0x36>
    NVIC_EnableIRQ(irqn);
 8008536:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800853a:	4618      	mov	r0, r3
 800853c:	f7ff fa6a 	bl	8007a14 <__NVIC_EnableIRQ>
  } else {
    NVIC_DisableIRQ(irqn);
  }
}
 8008540:	e004      	b.n	800854c <dcd_int_enable+0x40>
    NVIC_DisableIRQ(irqn);
 8008542:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8008546:	4618      	mov	r0, r3
 8008548:	f7ff fa82 	bl	8007a50 <__NVIC_DisableIRQ>
}
 800854c:	bf00      	nop
  dwc2_dcd_int_enable(rhport);
}
 800854e:	bf00      	nop
 8008550:	3710      	adds	r7, #16
 8008552:	46bd      	mov	sp, r7
 8008554:	bd80      	pop	{r7, pc}
 8008556:	bf00      	nop
 8008558:	0800aeb8 	.word	0x0800aeb8

0800855c <dcd_int_disable>:

void dcd_int_disable(uint8_t rhport) {
 800855c:	b580      	push	{r7, lr}
 800855e:	b084      	sub	sp, #16
 8008560:	af00      	add	r7, sp, #0
 8008562:	4603      	mov	r3, r0
 8008564:	71fb      	strb	r3, [r7, #7]
 8008566:	79fb      	ldrb	r3, [r7, #7]
 8008568:	73fb      	strb	r3, [r7, #15]
 800856a:	2301      	movs	r3, #1
 800856c:	73bb      	strb	r3, [r7, #14]
 800856e:	2300      	movs	r3, #0
 8008570:	737b      	strb	r3, [r7, #13]
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 8008572:	7bfb      	ldrb	r3, [r7, #15]
 8008574:	4a0c      	ldr	r2, [pc, #48]	@ (80085a8 <dcd_int_disable+0x4c>)
 8008576:	011b      	lsls	r3, r3, #4
 8008578:	4413      	add	r3, r2
 800857a:	3304      	adds	r3, #4
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 8008580:	7b7b      	ldrb	r3, [r7, #13]
 8008582:	2b00      	cmp	r3, #0
 8008584:	d005      	beq.n	8008592 <dcd_int_disable+0x36>
    NVIC_EnableIRQ(irqn);
 8008586:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800858a:	4618      	mov	r0, r3
 800858c:	f7ff fa42 	bl	8007a14 <__NVIC_EnableIRQ>
}
 8008590:	e004      	b.n	800859c <dcd_int_disable+0x40>
    NVIC_DisableIRQ(irqn);
 8008592:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8008596:	4618      	mov	r0, r3
 8008598:	f7ff fa5a 	bl	8007a50 <__NVIC_DisableIRQ>
}
 800859c:	bf00      	nop
  dwc2_dcd_int_disable(rhport);
}
 800859e:	bf00      	nop
 80085a0:	3710      	adds	r7, #16
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bd80      	pop	{r7, pc}
 80085a6:	bf00      	nop
 80085a8:	0800aeb8 	.word	0x0800aeb8

080085ac <dcd_set_address>:

void dcd_set_address(uint8_t rhport, uint8_t dev_addr) {
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b086      	sub	sp, #24
 80085b0:	af02      	add	r7, sp, #8
 80085b2:	4603      	mov	r3, r0
 80085b4:	460a      	mov	r2, r1
 80085b6:	71fb      	strb	r3, [r7, #7]
 80085b8:	4613      	mov	r3, r2
 80085ba:	71bb      	strb	r3, [r7, #6]
 80085bc:	79fb      	ldrb	r3, [r7, #7]
 80085be:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80085c0:	7a7b      	ldrb	r3, [r7, #9]
 80085c2:	2b01      	cmp	r3, #1
 80085c4:	d901      	bls.n	80085ca <dcd_set_address+0x1e>
    rhport = 0;
 80085c6:	2300      	movs	r3, #0
 80085c8:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80085ca:	7a7b      	ldrb	r3, [r7, #9]
 80085cc:	4a13      	ldr	r2, [pc, #76]	@ (800861c <dcd_set_address+0x70>)
 80085ce:	011b      	lsls	r3, r3, #4
 80085d0:	4413      	add	r3, r2
 80085d2:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80085d4:	60fb      	str	r3, [r7, #12]
  dwc2->dcfg = (dwc2->dcfg & ~DCFG_DAD_Msk) | (dev_addr << DCFG_DAD_Pos);
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 80085dc:	f423 62fe 	bic.w	r2, r3, #2032	@ 0x7f0
 80085e0:	79bb      	ldrb	r3, [r7, #6]
 80085e2:	011b      	lsls	r3, r3, #4
 80085e4:	431a      	orrs	r2, r3
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
 80085ec:	2300      	movs	r3, #0
 80085ee:	72fb      	strb	r3, [r7, #11]
 80085f0:	2301      	movs	r3, #1
 80085f2:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
 80085f4:	7abb      	ldrb	r3, [r7, #10]
 80085f6:	2b01      	cmp	r3, #1
 80085f8:	d101      	bne.n	80085fe <dcd_set_address+0x52>
 80085fa:	2280      	movs	r2, #128	@ 0x80
 80085fc:	e000      	b.n	8008600 <dcd_set_address+0x54>
 80085fe:	2200      	movs	r2, #0
 8008600:	7afb      	ldrb	r3, [r7, #11]
 8008602:	4313      	orrs	r3, r2
 8008604:	b2d9      	uxtb	r1, r3

  // Response with status after changing device address
  dcd_edpt_xfer(rhport, tu_edpt_addr(0, TUSB_DIR_IN), NULL, 0, false);
 8008606:	79f8      	ldrb	r0, [r7, #7]
 8008608:	2300      	movs	r3, #0
 800860a:	9300      	str	r3, [sp, #0]
 800860c:	2300      	movs	r3, #0
 800860e:	2200      	movs	r2, #0
 8008610:	f000 f952 	bl	80088b8 <dcd_edpt_xfer>
}
 8008614:	bf00      	nop
 8008616:	3710      	adds	r7, #16
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}
 800861c:	0800aeb8 	.word	0x0800aeb8

08008620 <dcd_connect>:
  dwc2_remote_wakeup_delay();

  dwc2->dctl &= ~DCTL_RWUSIG;
}

void dcd_connect(uint8_t rhport) {
 8008620:	b480      	push	{r7}
 8008622:	b085      	sub	sp, #20
 8008624:	af00      	add	r7, sp, #0
 8008626:	4603      	mov	r3, r0
 8008628:	71fb      	strb	r3, [r7, #7]
 800862a:	79fb      	ldrb	r3, [r7, #7]
 800862c:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800862e:	7afb      	ldrb	r3, [r7, #11]
 8008630:	2b01      	cmp	r3, #1
 8008632:	d901      	bls.n	8008638 <dcd_connect+0x18>
    rhport = 0;
 8008634:	2300      	movs	r3, #0
 8008636:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008638:	7afb      	ldrb	r3, [r7, #11]
 800863a:	4a09      	ldr	r2, [pc, #36]	@ (8008660 <dcd_connect+0x40>)
 800863c:	011b      	lsls	r3, r3, #4
 800863e:	4413      	add	r3, r2
 8008640:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008642:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 0;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl &= ~DCTL_SDIS;
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800864a:	f023 0202 	bic.w	r2, r3, #2
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 8008654:	bf00      	nop
 8008656:	3714      	adds	r7, #20
 8008658:	46bd      	mov	sp, r7
 800865a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865e:	4770      	bx	lr
 8008660:	0800aeb8 	.word	0x0800aeb8

08008664 <dcd_disconnect>:

void dcd_disconnect(uint8_t rhport) {
 8008664:	b480      	push	{r7}
 8008666:	b085      	sub	sp, #20
 8008668:	af00      	add	r7, sp, #0
 800866a:	4603      	mov	r3, r0
 800866c:	71fb      	strb	r3, [r7, #7]
 800866e:	79fb      	ldrb	r3, [r7, #7]
 8008670:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008672:	7afb      	ldrb	r3, [r7, #11]
 8008674:	2b01      	cmp	r3, #1
 8008676:	d901      	bls.n	800867c <dcd_disconnect+0x18>
    rhport = 0;
 8008678:	2300      	movs	r3, #0
 800867a:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800867c:	7afb      	ldrb	r3, [r7, #11]
 800867e:	4a09      	ldr	r2, [pc, #36]	@ (80086a4 <dcd_disconnect+0x40>)
 8008680:	011b      	lsls	r3, r3, #4
 8008682:	4413      	add	r3, r2
 8008684:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008686:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 1;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl |= DCTL_SDIS;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800868e:	f043 0202 	orr.w	r2, r3, #2
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 8008698:	bf00      	nop
 800869a:	3714      	adds	r7, #20
 800869c:	46bd      	mov	sp, r7
 800869e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a2:	4770      	bx	lr
 80086a4:	0800aeb8 	.word	0x0800aeb8

080086a8 <dcd_sof_enable>:

// Be advised: audio, video and possibly other iso-ep classes use dcd_sof_enable() to enable/disable its corresponding ISR on purpose!
void dcd_sof_enable(uint8_t rhport, bool en) {
 80086a8:	b480      	push	{r7}
 80086aa:	b085      	sub	sp, #20
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	4603      	mov	r3, r0
 80086b0:	460a      	mov	r2, r1
 80086b2:	71fb      	strb	r3, [r7, #7]
 80086b4:	4613      	mov	r3, r2
 80086b6:	71bb      	strb	r3, [r7, #6]
 80086b8:	79fb      	ldrb	r3, [r7, #7]
 80086ba:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80086bc:	7afb      	ldrb	r3, [r7, #11]
 80086be:	2b01      	cmp	r3, #1
 80086c0:	d901      	bls.n	80086c6 <dcd_sof_enable+0x1e>
    rhport = 0;
 80086c2:	2300      	movs	r3, #0
 80086c4:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80086c6:	7afb      	ldrb	r3, [r7, #11]
 80086c8:	4a10      	ldr	r2, [pc, #64]	@ (800870c <dcd_sof_enable+0x64>)
 80086ca:	011b      	lsls	r3, r3, #4
 80086cc:	4413      	add	r3, r2
 80086ce:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80086d0:	60fb      	str	r3, [r7, #12]

  _dcd_data.sof_en = en;
 80086d2:	4a0f      	ldr	r2, [pc, #60]	@ (8008710 <dcd_sof_enable+0x68>)
 80086d4:	79bb      	ldrb	r3, [r7, #6]
 80086d6:	71d3      	strb	r3, [r2, #7]

  if (en) {
 80086d8:	79bb      	ldrb	r3, [r7, #6]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d009      	beq.n	80086f2 <dcd_sof_enable+0x4a>
    dwc2->gintsts = GINTSTS_SOF;
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	2208      	movs	r2, #8
 80086e2:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_SOFM;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	699b      	ldr	r3, [r3, #24]
 80086e8:	f043 0208 	orr.w	r2, r3, #8
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	619a      	str	r2, [r3, #24]
  } else {
    dwc2->gintmsk &= ~GINTMSK_SOFM;
  }
}
 80086f0:	e005      	b.n	80086fe <dcd_sof_enable+0x56>
    dwc2->gintmsk &= ~GINTMSK_SOFM;
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	699b      	ldr	r3, [r3, #24]
 80086f6:	f023 0208 	bic.w	r2, r3, #8
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	619a      	str	r2, [r3, #24]
}
 80086fe:	bf00      	nop
 8008700:	3714      	adds	r7, #20
 8008702:	46bd      	mov	sp, r7
 8008704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008708:	4770      	bx	lr
 800870a:	bf00      	nop
 800870c:	0800aeb8 	.word	0x0800aeb8
 8008710:	20000a68 	.word	0x20000a68

08008714 <dcd_edpt_open>:

/*------------------------------------------------------------------*/
/* DCD Endpoint port
 *------------------------------------------------------------------*/

bool dcd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_edpt) {
 8008714:	b580      	push	{r7, lr}
 8008716:	b084      	sub	sp, #16
 8008718:	af00      	add	r7, sp, #0
 800871a:	4603      	mov	r3, r0
 800871c:	6039      	str	r1, [r7, #0]
 800871e:	71fb      	strb	r3, [r7, #7]
  TU_ASSERT(dfifo_alloc(rhport, desc_edpt->bEndpointAddress, tu_edpt_packet_size(desc_edpt),
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	7899      	ldrb	r1, [r3, #2]
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	60bb      	str	r3, [r7, #8]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	889b      	ldrh	r3, [r3, #4]
 800872c:	b29b      	uxth	r3, r3
 800872e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008732:	b29a      	uxth	r2, r3
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	78db      	ldrb	r3, [r3, #3]
 8008738:	f003 0303 	and.w	r3, r3, #3
 800873c:	b2db      	uxtb	r3, r3
 800873e:	2b02      	cmp	r3, #2
 8008740:	bf0c      	ite	eq
 8008742:	2301      	moveq	r3, #1
 8008744:	2300      	movne	r3, #0
 8008746:	b2db      	uxtb	r3, r3
 8008748:	79f8      	ldrb	r0, [r7, #7]
 800874a:	f7ff f9e5 	bl	8007b18 <dfifo_alloc>
 800874e:	4603      	mov	r3, r0
 8008750:	f083 0301 	eor.w	r3, r3, #1
 8008754:	b2db      	uxtb	r3, r3
 8008756:	2b00      	cmp	r3, #0
 8008758:	d00a      	beq.n	8008770 <dcd_edpt_open+0x5c>
 800875a:	4b0a      	ldr	r3, [pc, #40]	@ (8008784 <dcd_edpt_open+0x70>)
 800875c:	60fb      	str	r3, [r7, #12]
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	f003 0301 	and.w	r3, r3, #1
 8008766:	2b00      	cmp	r3, #0
 8008768:	d000      	beq.n	800876c <dcd_edpt_open+0x58>
 800876a:	be00      	bkpt	0x0000
 800876c:	2300      	movs	r3, #0
 800876e:	e005      	b.n	800877c <dcd_edpt_open+0x68>
                       desc_edpt->bmAttributes.xfer == TUSB_XFER_BULK));
  edpt_activate(rhport, desc_edpt);
 8008770:	79fb      	ldrb	r3, [r7, #7]
 8008772:	6839      	ldr	r1, [r7, #0]
 8008774:	4618      	mov	r0, r3
 8008776:	f7ff fb1d 	bl	8007db4 <edpt_activate>
  return true;
 800877a:	2301      	movs	r3, #1
}
 800877c:	4618      	mov	r0, r3
 800877e:	3710      	adds	r7, #16
 8008780:	46bd      	mov	sp, r7
 8008782:	bd80      	pop	{r7, pc}
 8008784:	e000edf0 	.word	0xe000edf0

08008788 <dcd_edpt_close_all>:

// Close all non-control endpoints, cancel all pending transfers if any.
void dcd_edpt_close_all(uint8_t rhport) {
 8008788:	b580      	push	{r7, lr}
 800878a:	b08c      	sub	sp, #48	@ 0x30
 800878c:	af00      	add	r7, sp, #0
 800878e:	4603      	mov	r3, r0
 8008790:	71fb      	strb	r3, [r7, #7]
 8008792:	79fb      	ldrb	r3, [r7, #7]
 8008794:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008796:	7ffb      	ldrb	r3, [r7, #31]
 8008798:	2b01      	cmp	r3, #1
 800879a:	d901      	bls.n	80087a0 <dcd_edpt_close_all+0x18>
    rhport = 0;
 800879c:	2300      	movs	r3, #0
 800879e:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80087a0:	7ffb      	ldrb	r3, [r7, #31]
 80087a2:	4a42      	ldr	r2, [pc, #264]	@ (80088ac <dcd_edpt_close_all+0x124>)
 80087a4:	011b      	lsls	r3, r3, #4
 80087a6:	4413      	add	r3, r2
 80087a8:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80087aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 80087ac:	79fb      	ldrb	r3, [r7, #7]
 80087ae:	4a3f      	ldr	r2, [pc, #252]	@ (80088ac <dcd_edpt_close_all+0x124>)
 80087b0:	011b      	lsls	r3, r3, #4
 80087b2:	4413      	add	r3, r2
 80087b4:	3308      	adds	r3, #8
 80087b6:	781b      	ldrb	r3, [r3, #0]
 80087b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  usbd_spin_lock(false);
 80087bc:	2000      	movs	r0, #0
 80087be:	f7fe fc9f 	bl	8007100 <usbd_spin_lock>

  _dcd_data.allocated_epin_count = 0;
 80087c2:	4b3b      	ldr	r3, [pc, #236]	@ (80088b0 <dcd_edpt_close_all+0x128>)
 80087c4:	2200      	movs	r2, #0
 80087c6:	719a      	strb	r2, [r3, #6]

  // Disable non-control interrupt
  dwc2->daintmsk = (1 << DAINTMSK_OEPM_Pos) | (1 << DAINTMSK_IEPM_Pos);
 80087c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087ca:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 80087ce:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c

  for (uint8_t n = 1; n < ep_count; n++) {
 80087d2:	2301      	movs	r3, #1
 80087d4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80087d8:	e038      	b.n	800884c <dcd_edpt_close_all+0xc4>
    for (uint8_t d = 0; d < 2; d++) {
 80087da:	2300      	movs	r3, #0
 80087dc:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80087e0:	e02b      	b.n	800883a <dcd_edpt_close_all+0xb2>
      dwc2_dep_t* dep = &dwc2->ep[d][n];
 80087e2:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80087e6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80087ea:	0112      	lsls	r2, r2, #4
 80087ec:	4413      	add	r3, r2
 80087ee:	3348      	adds	r3, #72	@ 0x48
 80087f0:	015b      	lsls	r3, r3, #5
 80087f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80087f4:	4413      	add	r3, r2
 80087f6:	623b      	str	r3, [r7, #32]
 80087f8:	6a3b      	ldr	r3, [r7, #32]
 80087fa:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 80087fc:	69bb      	ldr	r3, [r7, #24]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	0fdb      	lsrs	r3, r3, #31
 8008802:	b2db      	uxtb	r3, r3
      if (edpt_is_enabled(dep)) {
 8008804:	2b00      	cmp	r3, #0
 8008806:	d005      	beq.n	8008814 <dcd_edpt_close_all+0x8c>
        dep->ctl |= EPCTL_SNAK | EPCTL_EPDIS;
 8008808:	6a3b      	ldr	r3, [r7, #32]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 8008810:	6a3b      	ldr	r3, [r7, #32]
 8008812:	601a      	str	r2, [r3, #0]
      }
      xfer_status[n][1-d].max_size = 0;
 8008814:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8008818:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800881c:	f1c3 0301 	rsb	r3, r3, #1
 8008820:	4924      	ldr	r1, [pc, #144]	@ (80088b4 <dcd_edpt_close_all+0x12c>)
 8008822:	0052      	lsls	r2, r2, #1
 8008824:	4413      	add	r3, r2
 8008826:	011b      	lsls	r3, r3, #4
 8008828:	440b      	add	r3, r1
 800882a:	330a      	adds	r3, #10
 800882c:	2200      	movs	r2, #0
 800882e:	801a      	strh	r2, [r3, #0]
    for (uint8_t d = 0; d < 2; d++) {
 8008830:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008834:	3301      	adds	r3, #1
 8008836:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800883a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800883e:	2b01      	cmp	r3, #1
 8008840:	d9cf      	bls.n	80087e2 <dcd_edpt_close_all+0x5a>
  for (uint8_t n = 1; n < ep_count; n++) {
 8008842:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008846:	3301      	adds	r3, #1
 8008848:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800884c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8008850:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008854:	429a      	cmp	r2, r3
 8008856:	d3c0      	bcc.n	80087da <dcd_edpt_close_all+0x52>
 8008858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800885a:	613b      	str	r3, [r7, #16]
 800885c:	2310      	movs	r3, #16
 800885e:	73fb      	strb	r3, [r7, #15]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8008860:	7bfb      	ldrb	r3, [r7, #15]
 8008862:	019b      	lsls	r3, r3, #6
 8008864:	f043 0220 	orr.w	r2, r3, #32
 8008868:	693b      	ldr	r3, [r7, #16]
 800886a:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800886c:	bf00      	nop
 800886e:	693b      	ldr	r3, [r7, #16]
 8008870:	691b      	ldr	r3, [r3, #16]
 8008872:	f003 0320 	and.w	r3, r3, #32
 8008876:	2b00      	cmp	r3, #0
 8008878:	d1f9      	bne.n	800886e <dcd_edpt_close_all+0xe6>
}
 800887a:	bf00      	nop
 800887c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800887e:	617b      	str	r3, [r7, #20]

TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_rx(dwc2_regs_t* dwc2) {
  // flush RX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 8008880:	697b      	ldr	r3, [r7, #20]
 8008882:	2210      	movs	r2, #16
 8008884:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 8008886:	bf00      	nop
 8008888:	697b      	ldr	r3, [r7, #20]
 800888a:	691b      	ldr	r3, [r3, #16]
 800888c:	f003 0310 	and.w	r3, r3, #16
 8008890:	2b00      	cmp	r3, #0
 8008892:	d1f9      	bne.n	8008888 <dcd_edpt_close_all+0x100>
}
 8008894:	bf00      	nop
    }
  }

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport); // re-init dfifo
 8008896:	79fb      	ldrb	r3, [r7, #7]
 8008898:	4618      	mov	r0, r3
 800889a:	f7ff fa31 	bl	8007d00 <dfifo_device_init>

  usbd_spin_unlock(false);
 800889e:	2000      	movs	r0, #0
 80088a0:	f7fe fc52 	bl	8007148 <usbd_spin_unlock>
}
 80088a4:	bf00      	nop
 80088a6:	3730      	adds	r7, #48	@ 0x30
 80088a8:	46bd      	mov	sp, r7
 80088aa:	bd80      	pop	{r7, pc}
 80088ac:	0800aeb8 	.word	0x0800aeb8
 80088b0:	20000a68 	.word	0x20000a68
 80088b4:	20000948 	.word	0x20000948

080088b8 <dcd_edpt_xfer>:
  edpt_disable(rhport, p_endpoint_desc->bEndpointAddress, false);
  edpt_activate(rhport, p_endpoint_desc);
  return true;
}

bool dcd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b086      	sub	sp, #24
 80088bc:	af00      	add	r7, sp, #0
 80088be:	603a      	str	r2, [r7, #0]
 80088c0:	461a      	mov	r2, r3
 80088c2:	4603      	mov	r3, r0
 80088c4:	71fb      	strb	r3, [r7, #7]
 80088c6:	460b      	mov	r3, r1
 80088c8:	71bb      	strb	r3, [r7, #6]
 80088ca:	4613      	mov	r3, r2
 80088cc:	80bb      	strh	r3, [r7, #4]
 80088ce:	79bb      	ldrb	r3, [r7, #6]
 80088d0:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80088d2:	7bbb      	ldrb	r3, [r7, #14]
 80088d4:	f003 030f 	and.w	r3, r3, #15
 80088d8:	b2db      	uxtb	r3, r3
  (void) is_isr;
  uint8_t const epnum = tu_edpt_number(ep_addr);
 80088da:	75bb      	strb	r3, [r7, #22]
 80088dc:	79bb      	ldrb	r3, [r7, #6]
 80088de:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80088e0:	7bfb      	ldrb	r3, [r7, #15]
 80088e2:	09db      	lsrs	r3, r3, #7
 80088e4:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80088e6:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 80088e8:	7dba      	ldrb	r2, [r7, #22]
 80088ea:	7d7b      	ldrb	r3, [r7, #21]
 80088ec:	0052      	lsls	r2, r2, #1
 80088ee:	4413      	add	r3, r2
 80088f0:	011b      	lsls	r3, r3, #4
 80088f2:	4a1b      	ldr	r2, [pc, #108]	@ (8008960 <dcd_edpt_xfer+0xa8>)
 80088f4:	4413      	add	r3, r2
 80088f6:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 80088f8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80088fc:	4618      	mov	r0, r3
 80088fe:	f7fe fbff 	bl	8007100 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 8008902:	693b      	ldr	r3, [r7, #16]
 8008904:	895b      	ldrh	r3, [r3, #10]
 8008906:	2b00      	cmp	r3, #0
 8008908:	d102      	bne.n	8008910 <dcd_edpt_xfer+0x58>
    ret = false;  // Endpoint is closed
 800890a:	2300      	movs	r3, #0
 800890c:	75fb      	strb	r3, [r7, #23]
 800890e:	e01c      	b.n	800894a <dcd_edpt_xfer+0x92>
  } else {
    xfer->buffer = buffer;
 8008910:	693b      	ldr	r3, [r7, #16]
 8008912:	683a      	ldr	r2, [r7, #0]
 8008914:	601a      	str	r2, [r3, #0]
    xfer->ff = NULL;
 8008916:	693b      	ldr	r3, [r7, #16]
 8008918:	2200      	movs	r2, #0
 800891a:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 800891c:	693b      	ldr	r3, [r7, #16]
 800891e:	88ba      	ldrh	r2, [r7, #4]
 8008920:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 8008922:	693b      	ldr	r3, [r7, #16]
 8008924:	7b1a      	ldrb	r2, [r3, #12]
 8008926:	693b      	ldr	r3, [r7, #16]
 8008928:	735a      	strb	r2, [r3, #13]

    // EP0 can only handle one packet
    if (epnum == 0) {
 800892a:	7dbb      	ldrb	r3, [r7, #22]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d104      	bne.n	800893a <dcd_edpt_xfer+0x82>
      _dcd_data.ep0_pending[dir] = total_bytes;
 8008930:	7d7b      	ldrb	r3, [r7, #21]
 8008932:	490c      	ldr	r1, [pc, #48]	@ (8008964 <dcd_edpt_xfer+0xac>)
 8008934:	88ba      	ldrh	r2, [r7, #4]
 8008936:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    }

    // Schedule packets to be sent within interrupt
    edpt_schedule_packets(rhport, epnum, dir);
 800893a:	7d7a      	ldrb	r2, [r7, #21]
 800893c:	7db9      	ldrb	r1, [r7, #22]
 800893e:	79fb      	ldrb	r3, [r7, #7]
 8008940:	4618      	mov	r0, r3
 8008942:	f7ff fc3f 	bl	80081c4 <edpt_schedule_packets>
    ret = true;
 8008946:	2301      	movs	r3, #1
 8008948:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 800894a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800894e:	4618      	mov	r0, r3
 8008950:	f7fe fbfa 	bl	8007148 <usbd_spin_unlock>

  return ret;
 8008954:	7dfb      	ldrb	r3, [r7, #23]
}
 8008956:	4618      	mov	r0, r3
 8008958:	3718      	adds	r7, #24
 800895a:	46bd      	mov	sp, r7
 800895c:	bd80      	pop	{r7, pc}
 800895e:	bf00      	nop
 8008960:	20000948 	.word	0x20000948
 8008964:	20000a68 	.word	0x20000a68

08008968 <dcd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool dcd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 8008968:	b580      	push	{r7, lr}
 800896a:	b086      	sub	sp, #24
 800896c:	af00      	add	r7, sp, #0
 800896e:	603a      	str	r2, [r7, #0]
 8008970:	461a      	mov	r2, r3
 8008972:	4603      	mov	r3, r0
 8008974:	71fb      	strb	r3, [r7, #7]
 8008976:	460b      	mov	r3, r1
 8008978:	71bb      	strb	r3, [r7, #6]
 800897a:	4613      	mov	r3, r2
 800897c:	80bb      	strh	r3, [r7, #4]
  (void) is_isr;
  // USB buffers always work in bytes so to avoid unnecessary divisions we demand item_size = 1
  TU_ASSERT(ff->item_size == 1);
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	88db      	ldrh	r3, [r3, #6]
 8008982:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8008986:	b29b      	uxth	r3, r3
 8008988:	2b01      	cmp	r3, #1
 800898a:	d00a      	beq.n	80089a2 <dcd_edpt_xfer_fifo+0x3a>
 800898c:	4b25      	ldr	r3, [pc, #148]	@ (8008a24 <dcd_edpt_xfer_fifo+0xbc>)
 800898e:	60fb      	str	r3, [r7, #12]
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	f003 0301 	and.w	r3, r3, #1
 8008998:	2b00      	cmp	r3, #0
 800899a:	d000      	beq.n	800899e <dcd_edpt_xfer_fifo+0x36>
 800899c:	be00      	bkpt	0x0000
 800899e:	2300      	movs	r3, #0
 80089a0:	e03b      	b.n	8008a1a <dcd_edpt_xfer_fifo+0xb2>
 80089a2:	79bb      	ldrb	r3, [r7, #6]
 80089a4:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80089a6:	7abb      	ldrb	r3, [r7, #10]
 80089a8:	f003 030f 	and.w	r3, r3, #15
 80089ac:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80089ae:	75bb      	strb	r3, [r7, #22]
 80089b0:	79bb      	ldrb	r3, [r7, #6]
 80089b2:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80089b4:	7afb      	ldrb	r3, [r7, #11]
 80089b6:	09db      	lsrs	r3, r3, #7
 80089b8:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80089ba:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 80089bc:	7dba      	ldrb	r2, [r7, #22]
 80089be:	7d7b      	ldrb	r3, [r7, #21]
 80089c0:	0052      	lsls	r2, r2, #1
 80089c2:	4413      	add	r3, r2
 80089c4:	011b      	lsls	r3, r3, #4
 80089c6:	4a18      	ldr	r2, [pc, #96]	@ (8008a28 <dcd_edpt_xfer_fifo+0xc0>)
 80089c8:	4413      	add	r3, r2
 80089ca:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 80089cc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80089d0:	4618      	mov	r0, r3
 80089d2:	f7fe fb95 	bl	8007100 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 80089d6:	693b      	ldr	r3, [r7, #16]
 80089d8:	895b      	ldrh	r3, [r3, #10]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d102      	bne.n	80089e4 <dcd_edpt_xfer_fifo+0x7c>
    ret = false;  // Endpoint is closed
 80089de:	2300      	movs	r3, #0
 80089e0:	75fb      	strb	r3, [r7, #23]
 80089e2:	e014      	b.n	8008a0e <dcd_edpt_xfer_fifo+0xa6>
  } else {
    xfer->buffer = NULL;
 80089e4:	693b      	ldr	r3, [r7, #16]
 80089e6:	2200      	movs	r2, #0
 80089e8:	601a      	str	r2, [r3, #0]
    xfer->ff = ff;
 80089ea:	693b      	ldr	r3, [r7, #16]
 80089ec:	683a      	ldr	r2, [r7, #0]
 80089ee:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 80089f0:	693b      	ldr	r3, [r7, #16]
 80089f2:	88ba      	ldrh	r2, [r7, #4]
 80089f4:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 80089f6:	693b      	ldr	r3, [r7, #16]
 80089f8:	7b1a      	ldrb	r2, [r3, #12]
 80089fa:	693b      	ldr	r3, [r7, #16]
 80089fc:	735a      	strb	r2, [r3, #13]

    // Schedule packets to be sent within interrupt
    // TODO xfer fifo may only available for slave mode
    edpt_schedule_packets(rhport, epnum, dir);
 80089fe:	7d7a      	ldrb	r2, [r7, #21]
 8008a00:	7db9      	ldrb	r1, [r7, #22]
 8008a02:	79fb      	ldrb	r3, [r7, #7]
 8008a04:	4618      	mov	r0, r3
 8008a06:	f7ff fbdd 	bl	80081c4 <edpt_schedule_packets>
    ret = true;
 8008a0a:	2301      	movs	r3, #1
 8008a0c:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 8008a0e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008a12:	4618      	mov	r0, r3
 8008a14:	f7fe fb98 	bl	8007148 <usbd_spin_unlock>

  return ret;
 8008a18:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	3718      	adds	r7, #24
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	bd80      	pop	{r7, pc}
 8008a22:	bf00      	nop
 8008a24:	e000edf0 	.word	0xe000edf0
 8008a28:	20000948 	.word	0x20000948

08008a2c <dcd_edpt_stall>:

void dcd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b086      	sub	sp, #24
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	4603      	mov	r3, r0
 8008a34:	460a      	mov	r2, r1
 8008a36:	71fb      	strb	r3, [r7, #7]
 8008a38:	4613      	mov	r3, r2
 8008a3a:	71bb      	strb	r3, [r7, #6]
 8008a3c:	79fb      	ldrb	r3, [r7, #7]
 8008a3e:	74bb      	strb	r3, [r7, #18]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008a40:	7cbb      	ldrb	r3, [r7, #18]
 8008a42:	2b01      	cmp	r3, #1
 8008a44:	d901      	bls.n	8008a4a <dcd_edpt_stall+0x1e>
    rhport = 0;
 8008a46:	2300      	movs	r3, #0
 8008a48:	74bb      	strb	r3, [r7, #18]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008a4a:	7cbb      	ldrb	r3, [r7, #18]
 8008a4c:	4a11      	ldr	r2, [pc, #68]	@ (8008a94 <dcd_edpt_stall+0x68>)
 8008a4e:	011b      	lsls	r3, r3, #4
 8008a50:	4413      	add	r3, r2
 8008a52:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008a54:	617b      	str	r3, [r7, #20]
  edpt_disable(rhport, ep_addr, true);
 8008a56:	79b9      	ldrb	r1, [r7, #6]
 8008a58:	79fb      	ldrb	r3, [r7, #7]
 8008a5a:	2201      	movs	r2, #1
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	f7ff fa5b 	bl	8007f18 <edpt_disable>
 8008a62:	79bb      	ldrb	r3, [r7, #6]
 8008a64:	74fb      	strb	r3, [r7, #19]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8008a66:	7cfb      	ldrb	r3, [r7, #19]
 8008a68:	f003 030f 	and.w	r3, r3, #15
 8008a6c:	b2db      	uxtb	r3, r3

  // For control endpoint, prepare to receive SETUP packet
  if (tu_edpt_number(ep_addr) == 0) {
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d10b      	bne.n	8008a8a <dcd_edpt_stall+0x5e>
 8008a72:	697b      	ldr	r3, [r7, #20]
 8008a74:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a7a:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8008a7c:	2300      	movs	r3, #0
    if (dma_device_enabled(dwc2)) {
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d003      	beq.n	8008a8a <dcd_edpt_stall+0x5e>
      dma_setup_prepare(rhport);
 8008a82:	79fb      	ldrb	r3, [r7, #7]
 8008a84:	4618      	mov	r0, r3
 8008a86:	f7ff f807 	bl	8007a98 <dma_setup_prepare>
    }
  }
}
 8008a8a:	bf00      	nop
 8008a8c:	3718      	adds	r7, #24
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	bd80      	pop	{r7, pc}
 8008a92:	bf00      	nop
 8008a94:	0800aeb8 	.word	0x0800aeb8

08008a98 <dcd_edpt_clear_stall>:

void dcd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 8008a98:	b480      	push	{r7}
 8008a9a:	b087      	sub	sp, #28
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	460a      	mov	r2, r1
 8008aa2:	71fb      	strb	r3, [r7, #7]
 8008aa4:	4613      	mov	r3, r2
 8008aa6:	71bb      	strb	r3, [r7, #6]
 8008aa8:	79fb      	ldrb	r3, [r7, #7]
 8008aaa:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008aac:	7a7b      	ldrb	r3, [r7, #9]
 8008aae:	2b01      	cmp	r3, #1
 8008ab0:	d901      	bls.n	8008ab6 <dcd_edpt_clear_stall+0x1e>
    rhport = 0;
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008ab6:	7a7b      	ldrb	r3, [r7, #9]
 8008ab8:	4a19      	ldr	r2, [pc, #100]	@ (8008b20 <dcd_edpt_clear_stall+0x88>)
 8008aba:	011b      	lsls	r3, r3, #4
 8008abc:	4413      	add	r3, r2
 8008abe:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008ac0:	617b      	str	r3, [r7, #20]
 8008ac2:	79bb      	ldrb	r3, [r7, #6]
 8008ac4:	72bb      	strb	r3, [r7, #10]
 8008ac6:	7abb      	ldrb	r3, [r7, #10]
 8008ac8:	f003 030f 	and.w	r3, r3, #15
 8008acc:	b2db      	uxtb	r3, r3
  uint8_t const epnum = tu_edpt_number(ep_addr);
 8008ace:	74fb      	strb	r3, [r7, #19]
 8008ad0:	79bb      	ldrb	r3, [r7, #6]
 8008ad2:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8008ad4:	7afb      	ldrb	r3, [r7, #11]
 8008ad6:	09db      	lsrs	r3, r3, #7
 8008ad8:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8008ada:	74bb      	strb	r3, [r7, #18]
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 8008adc:	7cbb      	ldrb	r3, [r7, #18]
 8008ade:	2b01      	cmp	r3, #1
 8008ae0:	bf14      	ite	ne
 8008ae2:	2301      	movne	r3, #1
 8008ae4:	2300      	moveq	r3, #0
 8008ae6:	b2db      	uxtb	r3, r3
 8008ae8:	461a      	mov	r2, r3
 8008aea:	7cfb      	ldrb	r3, [r7, #19]
 8008aec:	0112      	lsls	r2, r2, #4
 8008aee:	4413      	add	r3, r2
 8008af0:	3348      	adds	r3, #72	@ 0x48
 8008af2:	015b      	lsls	r3, r3, #5
 8008af4:	697a      	ldr	r2, [r7, #20]
 8008af6:	4413      	add	r3, r2
 8008af8:	60fb      	str	r3, [r7, #12]

  // Clear stall and reset data toggle
  dep->ctl &= ~EPCTL_STALL;;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	601a      	str	r2, [r3, #0]
  dep->ctl |= EPCTL_SD0PID_SEVNFRM;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	601a      	str	r2, [r3, #0]
}
 8008b12:	bf00      	nop
 8008b14:	371c      	adds	r7, #28
 8008b16:	46bd      	mov	sp, r7
 8008b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1c:	4770      	bx	lr
 8008b1e:	bf00      	nop
 8008b20:	0800aeb8 	.word	0x0800aeb8

08008b24 <handle_bus_reset>:
// Interrupt Handler
//--------------------------------------------------------------------

// 7.4.1 Initialization on USB Reset
// Must be called from critical section
static void handle_bus_reset(uint8_t rhport) {
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b090      	sub	sp, #64	@ 0x40
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	71fb      	strb	r3, [r7, #7]
 8008b2e:	79fb      	ldrb	r3, [r7, #7]
 8008b30:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008b34:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008b38:	2b01      	cmp	r3, #1
 8008b3a:	d902      	bls.n	8008b42 <handle_bus_reset+0x1e>
    rhport = 0;
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008b42:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008b46:	4a75      	ldr	r2, [pc, #468]	@ (8008d1c <handle_bus_reset+0x1f8>)
 8008b48:	011b      	lsls	r3, r3, #4
 8008b4a:	4413      	add	r3, r2
 8008b4c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 8008b4e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8008b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b58:	60bb      	str	r3, [r7, #8]
  return ghwcfg2.num_dev_ep + 1;
 8008b5a:	7a7b      	ldrb	r3, [r7, #9]
 8008b5c:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8008b60:	b2db      	uxtb	r3, r3
 8008b62:	3301      	adds	r3, #1
 8008b64:	b2db      	uxtb	r3, r3
  const uint8_t ep_count =  dwc2_ep_count(dwc2);
 8008b66:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  tu_memclr(xfer_status, sizeof(xfer_status));
 8008b6a:	f44f 7290 	mov.w	r2, #288	@ 0x120
 8008b6e:	2100      	movs	r1, #0
 8008b70:	486b      	ldr	r0, [pc, #428]	@ (8008d20 <handle_bus_reset+0x1fc>)
 8008b72:	f001 fc83 	bl	800a47c <memset>

  _dcd_data.sof_en = false;
 8008b76:	4b6b      	ldr	r3, [pc, #428]	@ (8008d24 <handle_bus_reset+0x200>)
 8008b78:	2200      	movs	r2, #0
 8008b7a:	71da      	strb	r2, [r3, #7]
  _dcd_data.allocated_epin_count = 0;
 8008b7c:	4b69      	ldr	r3, [pc, #420]	@ (8008d24 <handle_bus_reset+0x200>)
 8008b7e:	2200      	movs	r2, #0
 8008b80:	719a      	strb	r2, [r3, #6]

  // 1. NAK for all OUT endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 8008b82:	2300      	movs	r3, #0
 8008b84:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8008b88:	e014      	b.n	8008bb4 <handle_bus_reset+0x90>
    dwc2->epout[n].doepctl |= DOEPCTL_SNAK;
 8008b8a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008b8e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008b90:	3358      	adds	r3, #88	@ 0x58
 8008b92:	015b      	lsls	r3, r3, #5
 8008b94:	4413      	add	r3, r2
 8008b96:	681a      	ldr	r2, [r3, #0]
 8008b98:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008b9c:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8008ba0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008ba2:	3358      	adds	r3, #88	@ 0x58
 8008ba4:	015b      	lsls	r3, r3, #5
 8008ba6:	440b      	add	r3, r1
 8008ba8:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 8008baa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008bae:	3301      	adds	r3, #1
 8008bb0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8008bb4:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8008bb8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008bbc:	429a      	cmp	r2, r3
 8008bbe:	d3e4      	bcc.n	8008b8a <handle_bus_reset+0x66>
  }

  // Disable all IN endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8008bc6:	e019      	b.n	8008bfc <handle_bus_reset+0xd8>
    dwc2_dep_t* dep = &dwc2->epin[n];
 8008bc8:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008bcc:	3348      	adds	r3, #72	@ 0x48
 8008bce:	015b      	lsls	r3, r3, #5
 8008bd0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008bd2:	4413      	add	r3, r2
 8008bd4:	633b      	str	r3, [r7, #48]	@ 0x30
 8008bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bd8:	627b      	str	r3, [r7, #36]	@ 0x24
  return (dep->ctl & EPCTL_EPENA) != 0;
 8008bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	0fdb      	lsrs	r3, r3, #31
 8008be0:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(dep)) {
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d005      	beq.n	8008bf2 <handle_bus_reset+0xce>
      dep->diepctl |= DIEPCTL_SNAK | DIEPCTL_EPDIS;
 8008be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 8008bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bf0:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 8008bf2:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008bf6:	3301      	adds	r3, #1
 8008bf8:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8008bfc:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8008c00:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008c04:	429a      	cmp	r2, r3
 8008c06:	d3df      	bcc.n	8008bc8 <handle_bus_reset+0xa4>
    }
  }

  // 2. Set up interrupt mask for EP0
  dwc2->daintmsk = TU_BIT(DAINTMSK_OEPM_Pos) | TU_BIT(DAINTMSK_IEPM_Pos);
 8008c08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c0a:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 8008c0e:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
  dwc2->doepmsk = DOEPMSK_STUPM | DOEPMSK_XFRCM;
 8008c12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c14:	2209      	movs	r2, #9
 8008c16:	f8c3 2814 	str.w	r2, [r3, #2068]	@ 0x814
  dwc2->diepmsk = DIEPMSK_TOM | DIEPMSK_XFRCM;
 8008c1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c1c:	2209      	movs	r2, #9
 8008c1e:	f8c3 2810 	str.w	r2, [r3, #2064]	@ 0x810
 8008c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c24:	61fb      	str	r3, [r7, #28]
 8008c26:	2310      	movs	r3, #16
 8008c28:	76fb      	strb	r3, [r7, #27]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8008c2a:	7efb      	ldrb	r3, [r7, #27]
 8008c2c:	019b      	lsls	r3, r3, #6
 8008c2e:	f043 0220 	orr.w	r2, r3, #32
 8008c32:	69fb      	ldr	r3, [r7, #28]
 8008c34:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8008c36:	bf00      	nop
 8008c38:	69fb      	ldr	r3, [r7, #28]
 8008c3a:	691b      	ldr	r3, [r3, #16]
 8008c3c:	f003 0320 	and.w	r3, r3, #32
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d1f9      	bne.n	8008c38 <handle_bus_reset+0x114>
}
 8008c44:	bf00      	nop
 8008c46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c48:	623b      	str	r3, [r7, #32]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 8008c4a:	6a3b      	ldr	r3, [r7, #32]
 8008c4c:	2210      	movs	r2, #16
 8008c4e:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 8008c50:	bf00      	nop
 8008c52:	6a3b      	ldr	r3, [r7, #32]
 8008c54:	691b      	ldr	r3, [r3, #16]
 8008c56:	f003 0310 	and.w	r3, r3, #16
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d1f9      	bne.n	8008c52 <handle_bus_reset+0x12e>
}
 8008c5e:	bf00      	nop

  // 4. Set up DFIFO
  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport);
 8008c60:	79fb      	ldrb	r3, [r7, #7]
 8008c62:	4618      	mov	r0, r3
 8008c64:	f7ff f84c 	bl	8007d00 <dfifo_device_init>

  // 5. Reset device address
  dwc2_dcfg_t dcfg = {.value = dwc2->dcfg};
 8008c68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c6a:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 8008c6e:	613b      	str	r3, [r7, #16]
  dcfg.address = 0;
 8008c70:	8a3b      	ldrh	r3, [r7, #16]
 8008c72:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008c76:	823b      	strh	r3, [r7, #16]
  dwc2->dcfg = dcfg.value;
 8008c78:	693a      	ldr	r2, [r7, #16]
 8008c7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c7c:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  // 6. Configure maximum packet size for EP0
  uint8_t mps = 0;
 8008c80:	2300      	movs	r3, #0
 8008c82:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  switch (CFG_TUD_ENDPOINT0_SIZE) {
    case 8: mps = 3; break;
    case 16: mps = 2; break;
    case 32: mps = 1; break;
    case 64: mps = 0; break;
 8008c86:	2300      	movs	r3, #0
 8008c88:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8008c8c:	bf00      	nop
    default: mps = 0; break;
  }

  dwc2->epin[0].ctl &= ~DIEPCTL0_MPSIZ_Msk;
 8008c8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c90:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 8008c94:	f023 0203 	bic.w	r2, r3, #3
 8008c98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c9a:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl &= ~DOEPCTL0_MPSIZ_Msk;
 8008c9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ca0:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 8008ca4:	f023 0203 	bic.w	r2, r3, #3
 8008ca8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008caa:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
  dwc2->epin[0].ctl |= mps << DIEPCTL0_MPSIZ_Pos;
 8008cae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cb0:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8008cb4:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8008cb8:	431a      	orrs	r2, r3
 8008cba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cbc:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl |= mps << DOEPCTL0_MPSIZ_Pos;
 8008cc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cc2:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8008cc6:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8008cca:	431a      	orrs	r2, r3
 8008ccc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cce:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00

  xfer_status[0][TUSB_DIR_OUT].max_size = CFG_TUD_ENDPOINT0_SIZE;
 8008cd2:	4b13      	ldr	r3, [pc, #76]	@ (8008d20 <handle_bus_reset+0x1fc>)
 8008cd4:	2240      	movs	r2, #64	@ 0x40
 8008cd6:	815a      	strh	r2, [r3, #10]
  xfer_status[0][TUSB_DIR_IN].max_size = CFG_TUD_ENDPOINT0_SIZE;
 8008cd8:	4b11      	ldr	r3, [pc, #68]	@ (8008d20 <handle_bus_reset+0x1fc>)
 8008cda:	2240      	movs	r2, #64	@ 0x40
 8008cdc:	835a      	strh	r2, [r3, #26]
 8008cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ce0:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8008ce2:	697b      	ldr	r3, [r7, #20]
 8008ce4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ce6:	60fb      	str	r3, [r7, #12]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8008ce8:	2300      	movs	r3, #0

  if(dma_device_enabled(dwc2)) {
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d004      	beq.n	8008cf8 <handle_bus_reset+0x1d4>
    dma_setup_prepare(rhport);
 8008cee:	79fb      	ldrb	r3, [r7, #7]
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	f7fe fed1 	bl	8007a98 <dma_setup_prepare>
 8008cf6:	e007      	b.n	8008d08 <handle_bus_reset+0x1e4>
  } else {
    dwc2->epout[0].doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 8008cf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cfa:	f8d3 3b10 	ldr.w	r3, [r3, #2832]	@ 0xb10
 8008cfe:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 8008d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d04:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  }

  dwc2->gintmsk |= GINTMSK_OEPINT | GINTMSK_IEPINT | GINTMSK_IISOIXFRM;
 8008d08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d0a:	699b      	ldr	r3, [r3, #24]
 8008d0c:	f443 12e0 	orr.w	r2, r3, #1835008	@ 0x1c0000
 8008d10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d12:	619a      	str	r2, [r3, #24]
}
 8008d14:	bf00      	nop
 8008d16:	3740      	adds	r7, #64	@ 0x40
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	bd80      	pop	{r7, pc}
 8008d1c:	0800aeb8 	.word	0x0800aeb8
 8008d20:	20000948 	.word	0x20000948
 8008d24:	20000a68 	.word	0x20000a68

08008d28 <handle_enum_done>:

static void handle_enum_done(uint8_t rhport) {
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b08a      	sub	sp, #40	@ 0x28
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	4603      	mov	r3, r0
 8008d30:	71fb      	strb	r3, [r7, #7]
 8008d32:	79fb      	ldrb	r3, [r7, #7]
 8008d34:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008d36:	7ffb      	ldrb	r3, [r7, #31]
 8008d38:	2b01      	cmp	r3, #1
 8008d3a:	d901      	bls.n	8008d40 <handle_enum_done+0x18>
    rhport = 0;
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008d40:	7ffb      	ldrb	r3, [r7, #31]
 8008d42:	4a1b      	ldr	r2, [pc, #108]	@ (8008db0 <handle_enum_done+0x88>)
 8008d44:	011b      	lsls	r3, r3, #4
 8008d46:	4413      	add	r3, r2
 8008d48:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 8008d4a:	623b      	str	r3, [r7, #32]
  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 8008d4c:	6a3b      	ldr	r3, [r7, #32]
 8008d4e:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 8008d52:	61bb      	str	r3, [r7, #24]
  tusb_speed_t speed;
  switch (dsts.enum_speed) {
 8008d54:	7e3b      	ldrb	r3, [r7, #24]
 8008d56:	f3c3 0341 	ubfx	r3, r3, #1, #2
 8008d5a:	b2db      	uxtb	r3, r3
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d002      	beq.n	8008d66 <handle_enum_done+0x3e>
 8008d60:	2b02      	cmp	r3, #2
 8008d62:	d004      	beq.n	8008d6e <handle_enum_done+0x46>
 8008d64:	e007      	b.n	8008d76 <handle_enum_done+0x4e>
    case DCFG_SPEED_HIGH:
      speed = TUSB_SPEED_HIGH;
 8008d66:	2302      	movs	r3, #2
 8008d68:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 8008d6c:	e007      	b.n	8008d7e <handle_enum_done+0x56>

    case DCFG_SPEED_LOW:
      speed = TUSB_SPEED_LOW;
 8008d6e:	2301      	movs	r3, #1
 8008d70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 8008d74:	e003      	b.n	8008d7e <handle_enum_done+0x56>

    case DCFG_SPEED_FULL_30_60MHZ:
    case DCFG_SPEED_FULL_48MHZ:
    default:
      speed = TUSB_SPEED_FULL;
 8008d76:	2300      	movs	r3, #0
 8008d78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 8008d7c:	bf00      	nop
 8008d7e:	79fb      	ldrb	r3, [r7, #7]
 8008d80:	77bb      	strb	r3, [r7, #30]
 8008d82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008d86:	777b      	strb	r3, [r7, #29]
 8008d88:	2301      	movs	r3, #1
 8008d8a:	773b      	strb	r3, [r7, #28]
}

// helper to send bus reset event
TU_ATTR_ALWAYS_INLINE static inline  void dcd_event_bus_reset (uint8_t rhport, tusb_speed_t speed, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 8008d8c:	7fbb      	ldrb	r3, [r7, #30]
 8008d8e:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_BUS_RESET;
 8008d90:	2301      	movs	r3, #1
 8008d92:	737b      	strb	r3, [r7, #13]
  event.bus_reset.speed = speed;
 8008d94:	7f7b      	ldrb	r3, [r7, #29]
 8008d96:	743b      	strb	r3, [r7, #16]
  dcd_event_handler(&event, in_isr);
 8008d98:	7f3a      	ldrb	r2, [r7, #28]
 8008d9a:	f107 030c 	add.w	r3, r7, #12
 8008d9e:	4611      	mov	r1, r2
 8008da0:	4618      	mov	r0, r3
 8008da2:	f7fd feef 	bl	8006b84 <dcd_event_handler>
}
 8008da6:	bf00      	nop
  }

  // TODO must update GUSBCFG_TRDT according to link speed
  dcd_event_bus_reset(rhport, speed, true);
}
 8008da8:	bf00      	nop
 8008daa:	3728      	adds	r7, #40	@ 0x28
 8008dac:	46bd      	mov	sp, r7
 8008dae:	bd80      	pop	{r7, pc}
 8008db0:	0800aeb8 	.word	0x0800aeb8

08008db4 <handle_rxflvl_irq>:
}
#endif

#if CFG_TUD_DWC2_SLAVE_ENABLE
// Process shared receive FIFO, this interrupt is only used in Slave mode
static void handle_rxflvl_irq(uint8_t rhport) {
 8008db4:	b580      	push	{r7, lr}
 8008db6:	b08c      	sub	sp, #48	@ 0x30
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	4603      	mov	r3, r0
 8008dbc:	71fb      	strb	r3, [r7, #7]
 8008dbe:	79fb      	ldrb	r3, [r7, #7]
 8008dc0:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008dc2:	7cfb      	ldrb	r3, [r7, #19]
 8008dc4:	2b01      	cmp	r3, #1
 8008dc6:	d901      	bls.n	8008dcc <handle_rxflvl_irq+0x18>
    rhport = 0;
 8008dc8:	2300      	movs	r3, #0
 8008dca:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008dcc:	7cfb      	ldrb	r3, [r7, #19]
 8008dce:	4a45      	ldr	r2, [pc, #276]	@ (8008ee4 <handle_rxflvl_irq+0x130>)
 8008dd0:	011b      	lsls	r3, r3, #4
 8008dd2:	4413      	add	r3, r2
 8008dd4:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008dd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 8008dd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dda:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008dde:	62bb      	str	r3, [r7, #40]	@ 0x28

  // Pop control word off FIFO
  const dwc2_grxstsp_t grxstsp = {.value = dwc2->grxstsp};
 8008de0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008de2:	6a1b      	ldr	r3, [r3, #32]
 8008de4:	60fb      	str	r3, [r7, #12]
  const uint8_t epnum = grxstsp.ep_ch_num;
 8008de6:	7b3b      	ldrb	r3, [r7, #12]
 8008de8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8008dec:	b2db      	uxtb	r3, r3
 8008dee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  dwc2_dep_t* epout = &dwc2->epout[epnum];
 8008df2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008df6:	3358      	adds	r3, #88	@ 0x58
 8008df8:	015b      	lsls	r3, r3, #5
 8008dfa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008dfc:	4413      	add	r3, r2
 8008dfe:	623b      	str	r3, [r7, #32]

  switch (grxstsp.packet_status) {
 8008e00:	7bbb      	ldrb	r3, [r7, #14]
 8008e02:	f3c3 0343 	ubfx	r3, r3, #1, #4
 8008e06:	b2db      	uxtb	r3, r3
 8008e08:	3b01      	subs	r3, #1
 8008e0a:	2b05      	cmp	r3, #5
 8008e0c:	d862      	bhi.n	8008ed4 <handle_rxflvl_irq+0x120>
 8008e0e:	a201      	add	r2, pc, #4	@ (adr r2, 8008e14 <handle_rxflvl_irq+0x60>)
 8008e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e14:	08008ed5 	.word	0x08008ed5
 8008e18:	08008e53 	.word	0x08008e53
 8008e1c:	08008ed5 	.word	0x08008ed5
 8008e20:	08008e45 	.word	0x08008e45
 8008e24:	08008ed5 	.word	0x08008ed5
 8008e28:	08008e2d 	.word	0x08008e2d
      // Global OUT NAK: do nothing
      break;

    case GRXSTS_PKTSTS_SETUP_RX: {
      // Setup packet received
      uint32_t* setup = (uint32_t*)(uintptr_t) _dcd_usbbuf.setup_packet;
 8008e2c:	4b2e      	ldr	r3, [pc, #184]	@ (8008ee8 <handle_rxflvl_irq+0x134>)
 8008e2e:	61fb      	str	r3, [r7, #28]
      // We can receive up to three setup packets in succession, but only the last one is valid.
      setup[0] = (*rx_fifo);
 8008e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e32:	681a      	ldr	r2, [r3, #0]
 8008e34:	69fb      	ldr	r3, [r7, #28]
 8008e36:	601a      	str	r2, [r3, #0]
      setup[1] = (*rx_fifo);
 8008e38:	69fb      	ldr	r3, [r7, #28]
 8008e3a:	3304      	adds	r3, #4
 8008e3c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008e3e:	6812      	ldr	r2, [r2, #0]
 8008e40:	601a      	str	r2, [r3, #0]
      break;
 8008e42:	e04a      	b.n	8008eda <handle_rxflvl_irq+0x126>
    }

    case GRXSTS_PKTSTS_SETUP_DONE:
      // Setup packet done:
      // After popping this out, dwc2 asserts a DOEPINT_SETUP interrupt which is handled by handle_epout_irq()
      epout->doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 8008e44:	6a3b      	ldr	r3, [r7, #32]
 8008e46:	691b      	ldr	r3, [r3, #16]
 8008e48:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 8008e4c:	6a3b      	ldr	r3, [r7, #32]
 8008e4e:	611a      	str	r2, [r3, #16]
      break;
 8008e50:	e043      	b.n	8008eda <handle_rxflvl_irq+0x126>

    case GRXSTS_PKTSTS_RX_DATA: {
      // Out packet received
      const uint16_t byte_count = grxstsp.byte_count;
 8008e52:	89bb      	ldrh	r3, [r7, #12]
 8008e54:	f3c3 130a 	ubfx	r3, r3, #4, #11
 8008e58:	b29b      	uxth	r3, r3
 8008e5a:	837b      	strh	r3, [r7, #26]
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 8008e5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008e60:	015b      	lsls	r3, r3, #5
 8008e62:	4a22      	ldr	r2, [pc, #136]	@ (8008eec <handle_rxflvl_irq+0x138>)
 8008e64:	4413      	add	r3, r2
 8008e66:	617b      	str	r3, [r7, #20]

      if (byte_count != 0) {
 8008e68:	8b7b      	ldrh	r3, [r7, #26]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d018      	beq.n	8008ea0 <handle_rxflvl_irq+0xec>
        // Read packet off RxFIFO
        if (xfer->ff != NULL) {
 8008e6e:	697b      	ldr	r3, [r7, #20]
 8008e70:	685b      	ldr	r3, [r3, #4]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d007      	beq.n	8008e86 <handle_rxflvl_irq+0xd2>
          tu_fifo_write_n_access_mode(xfer->ff, (const void *)(uintptr_t)rx_fifo, byte_count, TU_FIFO_FIXED_ADDR_RW32);
 8008e76:	697b      	ldr	r3, [r7, #20]
 8008e78:	6858      	ldr	r0, [r3, #4]
 8008e7a:	8b7a      	ldrh	r2, [r7, #26]
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008e80:	f7fc fb83 	bl	800558a <tu_fifo_write_n_access_mode>
 8008e84:	e00c      	b.n	8008ea0 <handle_rxflvl_irq+0xec>
        } else {
          dfifo_read_packet(dwc2, xfer->buffer, byte_count);
 8008e86:	697b      	ldr	r3, [r7, #20]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	8b7a      	ldrh	r2, [r7, #26]
 8008e8c:	4619      	mov	r1, r3
 8008e8e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008e90:	f000 fe74 	bl	8009b7c <dfifo_read_packet>
          xfer->buffer += byte_count;
 8008e94:	697b      	ldr	r3, [r7, #20]
 8008e96:	681a      	ldr	r2, [r3, #0]
 8008e98:	8b7b      	ldrh	r3, [r7, #26]
 8008e9a:	441a      	add	r2, r3
 8008e9c:	697b      	ldr	r3, [r7, #20]
 8008e9e:	601a      	str	r2, [r3, #0]
        }
      }

      // short packet (including ZLP when byte_count == 0), minus remaining bytes (xfer_size)
      if (byte_count < xfer->max_size) {
 8008ea0:	697b      	ldr	r3, [r7, #20]
 8008ea2:	895b      	ldrh	r3, [r3, #10]
 8008ea4:	8b7a      	ldrh	r2, [r7, #26]
 8008ea6:	429a      	cmp	r2, r3
 8008ea8:	d216      	bcs.n	8008ed8 <handle_rxflvl_irq+0x124>
        const dwc2_ep_tsize_t tsiz = {.value = epout->tsiz};
 8008eaa:	6a3b      	ldr	r3, [r7, #32]
 8008eac:	691b      	ldr	r3, [r3, #16]
 8008eae:	60bb      	str	r3, [r7, #8]
        xfer->total_len -= tsiz.xfer_size;
 8008eb0:	697b      	ldr	r3, [r7, #20]
 8008eb2:	891a      	ldrh	r2, [r3, #8]
 8008eb4:	68bb      	ldr	r3, [r7, #8]
 8008eb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008eba:	b29b      	uxth	r3, r3
 8008ebc:	1ad3      	subs	r3, r2, r3
 8008ebe:	b29a      	uxth	r2, r3
 8008ec0:	697b      	ldr	r3, [r7, #20]
 8008ec2:	811a      	strh	r2, [r3, #8]
        if (epnum == 0) {
 8008ec4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d105      	bne.n	8008ed8 <handle_rxflvl_irq+0x124>
          _dcd_data.ep0_pending[TUSB_DIR_OUT] = 0;
 8008ecc:	4b08      	ldr	r3, [pc, #32]	@ (8008ef0 <handle_rxflvl_irq+0x13c>)
 8008ece:	2200      	movs	r2, #0
 8008ed0:	801a      	strh	r2, [r3, #0]
        }
      }
      break;
 8008ed2:	e001      	b.n	8008ed8 <handle_rxflvl_irq+0x124>
      // Out packet done
      // After this entry is popped from the receive FIFO, dwc2 asserts a Transfer Completed interrupt on
      // the specified OUT endpoint which will be handled by handle_epout_irq()
      break;

    default: break; // nothing to do
 8008ed4:	bf00      	nop
 8008ed6:	e000      	b.n	8008eda <handle_rxflvl_irq+0x126>
      break;
 8008ed8:	bf00      	nop
  }
}
 8008eda:	bf00      	nop
 8008edc:	3730      	adds	r7, #48	@ 0x30
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd80      	pop	{r7, pc}
 8008ee2:	bf00      	nop
 8008ee4:	0800aeb8 	.word	0x0800aeb8
 8008ee8:	20000a70 	.word	0x20000a70
 8008eec:	20000948 	.word	0x20000948
 8008ef0:	20000a68 	.word	0x20000a68

08008ef4 <handle_epout_slave>:

static void handle_epout_slave(uint8_t rhport, uint8_t epnum, dwc2_doepint_t doepint_bm) {
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b090      	sub	sp, #64	@ 0x40
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	4603      	mov	r3, r0
 8008efc:	603a      	str	r2, [r7, #0]
 8008efe:	71fb      	strb	r3, [r7, #7]
 8008f00:	460b      	mov	r3, r1
 8008f02:	71bb      	strb	r3, [r7, #6]
  if (doepint_bm.setup_phase_done) {
 8008f04:	783b      	ldrb	r3, [r7, #0]
 8008f06:	f003 0308 	and.w	r3, r3, #8
 8008f0a:	b2db      	uxtb	r3, r3
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d03d      	beq.n	8008f8c <handle_epout_slave+0x98>
 8008f10:	79fb      	ldrb	r3, [r7, #7]
 8008f12:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008f16:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008f1a:	2b01      	cmp	r3, #1
 8008f1c:	d902      	bls.n	8008f24 <handle_epout_slave+0x30>
    rhport = 0;
 8008f1e:	2300      	movs	r3, #0
 8008f20:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008f24:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008f28:	4a3f      	ldr	r2, [pc, #252]	@ (8009028 <handle_epout_slave+0x134>)
 8008f2a:	011b      	lsls	r3, r3, #4
 8008f2c:	4413      	add	r3, r2
 8008f2e:	681b      	ldr	r3, [r3, #0]
    // Cleanup previous pending EP0 IN transfer if any
    dwc2_dep_t* epin0 = &DWC2_REG(rhport)->epin[0];
 8008f30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f34:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008f36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f38:	637b      	str	r3, [r7, #52]	@ 0x34
  return (dep->ctl & EPCTL_EPENA) != 0;
 8008f3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	0fdb      	lsrs	r3, r3, #31
 8008f40:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(epin0)) {
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d005      	beq.n	8008f52 <handle_epout_slave+0x5e>
      edpt_disable(rhport, 0x80, false);
 8008f46:	79fb      	ldrb	r3, [r7, #7]
 8008f48:	2200      	movs	r2, #0
 8008f4a:	2180      	movs	r1, #128	@ 0x80
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	f7fe ffe3 	bl	8007f18 <edpt_disable>
 8008f52:	79fb      	ldrb	r3, [r7, #7]
 8008f54:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8008f58:	4b34      	ldr	r3, [pc, #208]	@ (800902c <handle_epout_slave+0x138>)
 8008f5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008f5c:	2301      	movs	r3, #1
 8008f5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

// helper to send setup received
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_setup_received(uint8_t rhport, uint8_t const * setup, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 8008f62:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8008f66:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_SETUP_RECEIVED;
 8008f68:	2306      	movs	r3, #6
 8008f6a:	757b      	strb	r3, [r7, #21]
  (void) memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 8008f6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f6e:	f107 0318 	add.w	r3, r7, #24
 8008f72:	6810      	ldr	r0, [r2, #0]
 8008f74:	6851      	ldr	r1, [r2, #4]
 8008f76:	c303      	stmia	r3!, {r0, r1}
  dcd_event_handler(&event, in_isr);
 8008f78:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8008f7c:	f107 0314 	add.w	r3, r7, #20
 8008f80:	4611      	mov	r1, r2
 8008f82:	4618      	mov	r0, r3
 8008f84:	f7fd fdfe 	bl	8006b84 <dcd_event_handler>
}
 8008f88:	bf00      	nop
    }
    dcd_event_setup_received(rhport, _dcd_usbbuf.setup_packet, true);
    return;
 8008f8a:	e04a      	b.n	8009022 <handle_epout_slave+0x12e>
  }

  // Normal OUT transfer complete
  if (doepint_bm.xfer_complete) {
 8008f8c:	783b      	ldrb	r3, [r7, #0]
 8008f8e:	f003 0301 	and.w	r3, r3, #1
 8008f92:	b2db      	uxtb	r3, r3
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d044      	beq.n	8009022 <handle_epout_slave+0x12e>
    // only handle data skip if it is setup or status related
    // Note: even though (xfer_complete + status_phase_rx) is for buffered DMA only, for STM32L47x (dwc2 v3.00a) they
    // can is set when GRXSTS_PKTSTS_SETUP_RX is popped therefore they can bet set before/together with setup_phase_done
    if (!doepint_bm.status_phase_rx && !doepint_bm.setup_packet_rx) {
 8008f98:	783b      	ldrb	r3, [r7, #0]
 8008f9a:	f003 0320 	and.w	r3, r3, #32
 8008f9e:	b2db      	uxtb	r3, r3
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d13e      	bne.n	8009022 <handle_epout_slave+0x12e>
 8008fa4:	787b      	ldrb	r3, [r7, #1]
 8008fa6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008faa:	b2db      	uxtb	r3, r3
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d138      	bne.n	8009022 <handle_epout_slave+0x12e>
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 8008fb0:	79bb      	ldrb	r3, [r7, #6]
 8008fb2:	015b      	lsls	r3, r3, #5
 8008fb4:	4a1e      	ldr	r2, [pc, #120]	@ (8009030 <handle_epout_slave+0x13c>)
 8008fb6:	4413      	add	r3, r2
 8008fb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((epnum == 0) && _dcd_data.ep0_pending[TUSB_DIR_OUT]) {
 8008fba:	79bb      	ldrb	r3, [r7, #6]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d10a      	bne.n	8008fd6 <handle_epout_slave+0xe2>
 8008fc0:	4b1c      	ldr	r3, [pc, #112]	@ (8009034 <handle_epout_slave+0x140>)
 8008fc2:	881b      	ldrh	r3, [r3, #0]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d006      	beq.n	8008fd6 <handle_epout_slave+0xe2>
        // EP0 can only handle one packet, Schedule another packet to be received.
        edpt_schedule_packets(rhport, epnum, TUSB_DIR_OUT);
 8008fc8:	79b9      	ldrb	r1, [r7, #6]
 8008fca:	79fb      	ldrb	r3, [r7, #7]
 8008fcc:	2200      	movs	r2, #0
 8008fce:	4618      	mov	r0, r3
 8008fd0:	f7ff f8f8 	bl	80081c4 <edpt_schedule_packets>
 8008fd4:	e025      	b.n	8009022 <handle_epout_slave+0x12e>
      } else {
        dcd_event_xfer_complete(rhport, epnum, xfer->total_len, XFER_RESULT_SUCCESS, true);
 8008fd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008fd8:	891b      	ldrh	r3, [r3, #8]
 8008fda:	461a      	mov	r2, r3
 8008fdc:	79fb      	ldrb	r3, [r7, #7]
 8008fde:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008fe2:	79bb      	ldrb	r3, [r7, #6]
 8008fe4:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8008fe8:	627a      	str	r2, [r7, #36]	@ 0x24
 8008fea:	2300      	movs	r3, #0
 8008fec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008ff0:	2301      	movs	r3, #1
 8008ff2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

// helper to send transfer complete event
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_xfer_complete (uint8_t rhport, uint8_t ep_addr, uint32_t xferred_bytes, uint8_t result, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 8008ff6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008ffa:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8008ffc:	2307      	movs	r3, #7
 8008ffe:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 8009000:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009004:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 8009006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009008:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 800900a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800900e:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 8009010:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8009014:	f107 0308 	add.w	r3, r7, #8
 8009018:	4611      	mov	r1, r2
 800901a:	4618      	mov	r0, r3
 800901c:	f7fd fdb2 	bl	8006b84 <dcd_event_handler>
}
 8009020:	bf00      	nop
      }
    }
  }
}
 8009022:	3740      	adds	r7, #64	@ 0x40
 8009024:	46bd      	mov	sp, r7
 8009026:	bd80      	pop	{r7, pc}
 8009028:	0800aeb8 	.word	0x0800aeb8
 800902c:	20000a70 	.word	0x20000a70
 8009030:	20000948 	.word	0x20000948
 8009034:	20000a68 	.word	0x20000a68

08009038 <handle_epin_slave>:

static void handle_epin_slave(uint8_t rhport, uint8_t epnum, dwc2_diepint_t diepint_bm) {
 8009038:	b580      	push	{r7, lr}
 800903a:	b08e      	sub	sp, #56	@ 0x38
 800903c:	af00      	add	r7, sp, #0
 800903e:	4603      	mov	r3, r0
 8009040:	603a      	str	r2, [r7, #0]
 8009042:	71fb      	strb	r3, [r7, #7]
 8009044:	460b      	mov	r3, r1
 8009046:	71bb      	strb	r3, [r7, #6]
 8009048:	79fb      	ldrb	r3, [r7, #7]
 800904a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800904e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009052:	2b01      	cmp	r3, #1
 8009054:	d902      	bls.n	800905c <handle_epin_slave+0x24>
    rhport = 0;
 8009056:	2300      	movs	r3, #0
 8009058:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800905c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009060:	4a42      	ldr	r2, [pc, #264]	@ (800916c <handle_epin_slave+0x134>)
 8009062:	011b      	lsls	r3, r3, #4
 8009064:	4413      	add	r3, r2
 8009066:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8009068:	637b      	str	r3, [r7, #52]	@ 0x34
  dwc2_dep_t* epin = &dwc2->epin[epnum];
 800906a:	79bb      	ldrb	r3, [r7, #6]
 800906c:	3348      	adds	r3, #72	@ 0x48
 800906e:	015b      	lsls	r3, r3, #5
 8009070:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009072:	4413      	add	r3, r2
 8009074:	633b      	str	r3, [r7, #48]	@ 0x30
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 8009076:	79bb      	ldrb	r3, [r7, #6]
 8009078:	015b      	lsls	r3, r3, #5
 800907a:	3310      	adds	r3, #16
 800907c:	4a3c      	ldr	r2, [pc, #240]	@ (8009170 <handle_epin_slave+0x138>)
 800907e:	4413      	add	r3, r2
 8009080:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (diepint_bm.xfer_complete) {
 8009082:	783b      	ldrb	r3, [r7, #0]
 8009084:	f003 0301 	and.w	r3, r3, #1
 8009088:	b2db      	uxtb	r3, r3
 800908a:	2b00      	cmp	r3, #0
 800908c:	d037      	beq.n	80090fe <handle_epin_slave+0xc6>
    if ((epnum == 0) && (0 != _dcd_data.ep0_pending[TUSB_DIR_IN])) {
 800908e:	79bb      	ldrb	r3, [r7, #6]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d10a      	bne.n	80090aa <handle_epin_slave+0x72>
 8009094:	4b37      	ldr	r3, [pc, #220]	@ (8009174 <handle_epin_slave+0x13c>)
 8009096:	885b      	ldrh	r3, [r3, #2]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d006      	beq.n	80090aa <handle_epin_slave+0x72>
      // EP0 can only handle one packet. Schedule another packet to be transmitted.
      edpt_schedule_packets(rhport, epnum, TUSB_DIR_IN);
 800909c:	79b9      	ldrb	r1, [r7, #6]
 800909e:	79fb      	ldrb	r3, [r7, #7]
 80090a0:	2201      	movs	r2, #1
 80090a2:	4618      	mov	r0, r3
 80090a4:	f7ff f88e 	bl	80081c4 <edpt_schedule_packets>
 80090a8:	e029      	b.n	80090fe <handle_epin_slave+0xc6>
    } else {
      dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, xfer->total_len, XFER_RESULT_SUCCESS, true);
 80090aa:	79bb      	ldrb	r3, [r7, #6]
 80090ac:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80090b0:	b2d9      	uxtb	r1, r3
 80090b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090b4:	891b      	ldrh	r3, [r3, #8]
 80090b6:	461a      	mov	r2, r3
 80090b8:	79fb      	ldrb	r3, [r7, #7]
 80090ba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80090be:	460b      	mov	r3, r1
 80090c0:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 80090c4:	627a      	str	r2, [r7, #36]	@ 0x24
 80090c6:	2300      	movs	r3, #0
 80090c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80090cc:	2301      	movs	r3, #1
 80090ce:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 80090d2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80090d6:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 80090d8:	2307      	movs	r3, #7
 80090da:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 80090dc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80090e0:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 80090e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090e4:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 80090e6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80090ea:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 80090ec:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80090f0:	f107 030c 	add.w	r3, r7, #12
 80090f4:	4611      	mov	r1, r2
 80090f6:	4618      	mov	r0, r3
 80090f8:	f7fd fd44 	bl	8006b84 <dcd_event_handler>
}
 80090fc:	bf00      	nop
  }

  // TX FIFO empty bit is read-only. It will only be cleared by hardware when written bytes is more than
  // - 64 bytes or
  // - Half/Empty of TX FIFO size (configured by GAHBCFG.TXFELVL)
  if (diepint_bm.txfifo_empty && tu_bit_test(dwc2->diepempmsk, epnum)) {
 80090fe:	783b      	ldrb	r3, [r7, #0]
 8009100:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009104:	b2db      	uxtb	r3, r3
 8009106:	2b00      	cmp	r3, #0
 8009108:	d02c      	beq.n	8009164 <handle_epin_slave+0x12c>
 800910a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800910c:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
 8009110:	61fb      	str	r3, [r7, #28]
 8009112:	79bb      	ldrb	r3, [r7, #6]
 8009114:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8009116:	7efb      	ldrb	r3, [r7, #27]
 8009118:	69fa      	ldr	r2, [r7, #28]
 800911a:	fa22 f303 	lsr.w	r3, r2, r3
 800911e:	f003 0301 	and.w	r3, r3, #1
 8009122:	2b00      	cmp	r3, #0
 8009124:	bf14      	ite	ne
 8009126:	2301      	movne	r3, #1
 8009128:	2300      	moveq	r3, #0
 800912a:	b2db      	uxtb	r3, r3
 800912c:	2b00      	cmp	r3, #0
 800912e:	d019      	beq.n	8009164 <handle_epin_slave+0x12c>
    epin_write_tx_fifo(rhport, epnum);
 8009130:	79ba      	ldrb	r2, [r7, #6]
 8009132:	79fb      	ldrb	r3, [r7, #7]
 8009134:	4611      	mov	r1, r2
 8009136:	4618      	mov	r0, r3
 8009138:	f7fe ffbe 	bl	80080b8 <epin_write_tx_fifo>

    // Turn off TXFE if all bytes are written.
    dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 800913c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800913e:	691b      	ldr	r3, [r3, #16]
 8009140:	60bb      	str	r3, [r7, #8]
    if (tsiz.xfer_size == 0) {
 8009142:	68bb      	ldr	r3, [r7, #8]
 8009144:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009148:	2b00      	cmp	r3, #0
 800914a:	d10b      	bne.n	8009164 <handle_epin_slave+0x12c>
      dwc2->diepempmsk &= ~(1u << epnum);
 800914c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800914e:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 8009152:	79bb      	ldrb	r3, [r7, #6]
 8009154:	2101      	movs	r1, #1
 8009156:	fa01 f303 	lsl.w	r3, r1, r3
 800915a:	43db      	mvns	r3, r3
 800915c:	401a      	ands	r2, r3
 800915e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009160:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
    }
  }
}
 8009164:	bf00      	nop
 8009166:	3738      	adds	r7, #56	@ 0x38
 8009168:	46bd      	mov	sp, r7
 800916a:	bd80      	pop	{r7, pc}
 800916c:	0800aeb8 	.word	0x0800aeb8
 8009170:	20000948 	.word	0x20000948
 8009174:	20000a68 	.word	0x20000a68

08009178 <handle_ep_irq>:
    }
  }
}
#endif

static void handle_ep_irq(uint8_t rhport, uint8_t dir) {
 8009178:	b580      	push	{r7, lr}
 800917a:	b090      	sub	sp, #64	@ 0x40
 800917c:	af00      	add	r7, sp, #0
 800917e:	4603      	mov	r3, r0
 8009180:	460a      	mov	r2, r1
 8009182:	71fb      	strb	r3, [r7, #7]
 8009184:	4613      	mov	r3, r2
 8009186:	71bb      	strb	r3, [r7, #6]
 8009188:	79fb      	ldrb	r3, [r7, #7]
 800918a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800918e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009192:	2b01      	cmp	r3, #1
 8009194:	d902      	bls.n	800919c <handle_ep_irq+0x24>
    rhport = 0;
 8009196:	2300      	movs	r3, #0
 8009198:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800919c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80091a0:	4a3e      	ldr	r2, [pc, #248]	@ (800929c <handle_ep_irq+0x124>)
 80091a2:	011b      	lsls	r3, r3, #4
 80091a4:	4413      	add	r3, r2
 80091a6:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80091a8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80091aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091ac:	627b      	str	r3, [r7, #36]	@ 0x24
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 80091ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80091b2:	617b      	str	r3, [r7, #20]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 80091b4:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 80091b6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80091ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 80091be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80091c2:	613b      	str	r3, [r7, #16]
  return ghwcfg2.num_dev_ep + 1;
 80091c4:	7c7b      	ldrb	r3, [r7, #17]
 80091c6:	f3c3 0383 	ubfx	r3, r3, #2, #4
 80091ca:	b2db      	uxtb	r3, r3
 80091cc:	3301      	adds	r3, #1
 80091ce:	b2db      	uxtb	r3, r3
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 80091d0:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  const uint8_t daint_offset = (dir == TUSB_DIR_IN) ? DAINT_IEPINT_Pos : DAINT_OEPINT_Pos;
 80091d4:	79bb      	ldrb	r3, [r7, #6]
 80091d6:	2b01      	cmp	r3, #1
 80091d8:	d101      	bne.n	80091de <handle_ep_irq+0x66>
 80091da:	2300      	movs	r3, #0
 80091dc:	e000      	b.n	80091e0 <handle_ep_irq+0x68>
 80091de:	2310      	movs	r3, #16
 80091e0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  dwc2_dep_t* ep_base = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][0];
 80091e4:	79bb      	ldrb	r3, [r7, #6]
 80091e6:	2b01      	cmp	r3, #1
 80091e8:	bf14      	ite	ne
 80091ea:	2301      	movne	r3, #1
 80091ec:	2300      	moveq	r3, #0
 80091ee:	b2db      	uxtb	r3, r3
 80091f0:	025b      	lsls	r3, r3, #9
 80091f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80091f6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80091f8:	4413      	add	r3, r2
 80091fa:	633b      	str	r3, [r7, #48]	@ 0x30

  // DAINT for a given EP clears when DEPINTx is cleared.
  // EPINT will be cleared when DAINT bits are cleared.
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 80091fc:	2300      	movs	r3, #0
 80091fe:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8009202:	e03f      	b.n	8009284 <handle_ep_irq+0x10c>
    if (tu_bit_test(dwc2->daint,daint_offset + epnum)) {
 8009204:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009206:	f8d3 3818 	ldr.w	r3, [r3, #2072]	@ 0x818
 800920a:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 800920e:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8009212:	440a      	add	r2, r1
 8009214:	b2d2      	uxtb	r2, r2
 8009216:	61fb      	str	r3, [r7, #28]
 8009218:	4613      	mov	r3, r2
 800921a:	76fb      	strb	r3, [r7, #27]
 800921c:	7efb      	ldrb	r3, [r7, #27]
 800921e:	69fa      	ldr	r2, [r7, #28]
 8009220:	fa22 f303 	lsr.w	r3, r2, r3
 8009224:	f003 0301 	and.w	r3, r3, #1
 8009228:	2b00      	cmp	r3, #0
 800922a:	bf14      	ite	ne
 800922c:	2301      	movne	r3, #1
 800922e:	2300      	moveq	r3, #0
 8009230:	b2db      	uxtb	r3, r3
 8009232:	2b00      	cmp	r3, #0
 8009234:	d021      	beq.n	800927a <handle_ep_irq+0x102>
      dwc2_dep_t* epout = &ep_base[epnum];
 8009236:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800923a:	015b      	lsls	r3, r3, #5
 800923c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800923e:	4413      	add	r3, r2
 8009240:	62fb      	str	r3, [r7, #44]	@ 0x2c
      union {
        uint32_t value;
        dwc2_diepint_t diepint_bm;
        dwc2_doepint_t doepint_bm;
      } intr;
      intr.value = epout->intr;
 8009242:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009244:	689b      	ldr	r3, [r3, #8]
 8009246:	60fb      	str	r3, [r7, #12]

      epout->intr = intr.value; // Clear interrupt //-V::2584::{otg_int}
 8009248:	68fa      	ldr	r2, [r7, #12]
 800924a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800924c:	609a      	str	r2, [r3, #8]

      if (is_dma) {
 800924e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009252:	2b00      	cmp	r3, #0
 8009254:	d111      	bne.n	800927a <handle_ep_irq+0x102>
          handle_epout_dma(rhport, epnum, intr.doepint_bm);
        }
        #endif
      } else {
        #if CFG_TUD_DWC2_SLAVE_ENABLE
        if (dir == TUSB_DIR_IN) {
 8009256:	79bb      	ldrb	r3, [r7, #6]
 8009258:	2b01      	cmp	r3, #1
 800925a:	d107      	bne.n	800926c <handle_ep_irq+0xf4>
          handle_epin_slave(rhport, epnum, intr.diepint_bm);
 800925c:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8009260:	79fb      	ldrb	r3, [r7, #7]
 8009262:	68fa      	ldr	r2, [r7, #12]
 8009264:	4618      	mov	r0, r3
 8009266:	f7ff fee7 	bl	8009038 <handle_epin_slave>
 800926a:	e006      	b.n	800927a <handle_ep_irq+0x102>
        } else {
          handle_epout_slave(rhport, epnum, intr.doepint_bm);
 800926c:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8009270:	79fb      	ldrb	r3, [r7, #7]
 8009272:	68fa      	ldr	r2, [r7, #12]
 8009274:	4618      	mov	r0, r3
 8009276:	f7ff fe3d 	bl	8008ef4 <handle_epout_slave>
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800927a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800927e:	3301      	adds	r3, #1
 8009280:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8009284:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8009288:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800928c:	429a      	cmp	r2, r3
 800928e:	d3b9      	bcc.n	8009204 <handle_ep_irq+0x8c>
        }
        #endif
      }
    }
  }
}
 8009290:	bf00      	nop
 8009292:	bf00      	nop
 8009294:	3740      	adds	r7, #64	@ 0x40
 8009296:	46bd      	mov	sp, r7
 8009298:	bd80      	pop	{r7, pc}
 800929a:	bf00      	nop
 800929c:	0800aeb8 	.word	0x0800aeb8

080092a0 <handle_incomplete_iso_in>:

static void handle_incomplete_iso_in(uint8_t rhport) {
 80092a0:	b580      	push	{r7, lr}
 80092a2:	b096      	sub	sp, #88	@ 0x58
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	4603      	mov	r3, r0
 80092a8:	71fb      	strb	r3, [r7, #7]
 80092aa:	79fb      	ldrb	r3, [r7, #7]
 80092ac:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80092b0:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80092b4:	2b01      	cmp	r3, #1
 80092b6:	d902      	bls.n	80092be <handle_incomplete_iso_in+0x1e>
    rhport = 0;
 80092b8:	2300      	movs	r3, #0
 80092ba:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80092be:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80092c2:	4a64      	ldr	r2, [pc, #400]	@ (8009454 <handle_incomplete_iso_in+0x1b4>)
 80092c4:	011b      	lsls	r3, r3, #4
 80092c6:	4413      	add	r3, r2
 80092c8:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t      *dwc2    = DWC2_REG(rhport);
 80092ca:	653b      	str	r3, [r7, #80]	@ 0x50
  const dwc2_dsts_t dsts    = {.value = dwc2->dsts};
 80092cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80092ce:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 80092d2:	623b      	str	r3, [r7, #32]
  const uint32_t    odd_now = dsts.frame_number & 1u;
 80092d4:	6a3b      	ldr	r3, [r7, #32]
 80092d6:	f3c3 230d 	ubfx	r3, r3, #8, #14
 80092da:	b29b      	uxth	r3, r3
 80092dc:	f003 0301 	and.w	r3, r3, #1
 80092e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80092e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80092e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 80092e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80092ea:	61fb      	str	r3, [r7, #28]
  return ghwcfg2.num_dev_ep + 1;
 80092ec:	7f7b      	ldrb	r3, [r7, #29]
 80092ee:	f3c3 0383 	ubfx	r3, r3, #2, #4
 80092f2:	b2db      	uxtb	r3, r3
 80092f4:	3301      	adds	r3, #1
 80092f6:	b2db      	uxtb	r3, r3

  // Loop over all IN endpoints
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 80092f8:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 80092fc:	2300      	movs	r3, #0
 80092fe:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8009302:	e09a      	b.n	800943a <handle_incomplete_iso_in+0x19a>
    dwc2_dep_t   *epin   = &dwc2->epin[epnum];
 8009304:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009308:	3348      	adds	r3, #72	@ 0x48
 800930a:	015b      	lsls	r3, r3, #5
 800930c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800930e:	4413      	add	r3, r2
 8009310:	647b      	str	r3, [r7, #68]	@ 0x44
    dwc2_depctl_t depctl = {.value = epin->diepctl};
 8009312:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	61bb      	str	r3, [r7, #24]
    // Read DSTS and DIEPCTLn for all isochronous endpoints. If the current EP is enabled and the read value of
    // DSTS.SOFFN is the targeted uframe number for this EP, then this EP has an incomplete transfer.
    if (depctl.enable && depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS && depctl.dpid_iso_odd == odd_now) {
 8009318:	7efb      	ldrb	r3, [r7, #27]
 800931a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800931e:	b2db      	uxtb	r3, r3
 8009320:	2b00      	cmp	r3, #0
 8009322:	f000 8085 	beq.w	8009430 <handle_incomplete_iso_in+0x190>
 8009326:	7ebb      	ldrb	r3, [r7, #26]
 8009328:	f003 030c 	and.w	r3, r3, #12
 800932c:	b2db      	uxtb	r3, r3
 800932e:	2b04      	cmp	r3, #4
 8009330:	d17e      	bne.n	8009430 <handle_incomplete_iso_in+0x190>
 8009332:	7ebb      	ldrb	r3, [r7, #26]
 8009334:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009338:	b2db      	uxtb	r3, r3
 800933a:	461a      	mov	r2, r3
 800933c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800933e:	4293      	cmp	r3, r2
 8009340:	d176      	bne.n	8009430 <handle_incomplete_iso_in+0x190>
      xfer_ctl_t *xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 8009342:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009346:	015b      	lsls	r3, r3, #5
 8009348:	3310      	adds	r3, #16
 800934a:	4a43      	ldr	r2, [pc, #268]	@ (8009458 <handle_incomplete_iso_in+0x1b8>)
 800934c:	4413      	add	r3, r2
 800934e:	643b      	str	r3, [r7, #64]	@ 0x40
      if (xfer->iso_retry > 0) {
 8009350:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009352:	7b5b      	ldrb	r3, [r3, #13]
 8009354:	2b00      	cmp	r3, #0
 8009356:	d038      	beq.n	80093ca <handle_incomplete_iso_in+0x12a>
        xfer->iso_retry--;
 8009358:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800935a:	7b5b      	ldrb	r3, [r3, #13]
 800935c:	3b01      	subs	r3, #1
 800935e:	b2da      	uxtb	r2, r3
 8009360:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009362:	735a      	strb	r2, [r3, #13]
        // Restart ISO transfe: re-write TSIZ and CTL
        dwc2_ep_tsize_t deptsiz = {.value = 0};
 8009364:	2300      	movs	r3, #0
 8009366:	60bb      	str	r3, [r7, #8]
        deptsiz.xfer_size       = xfer->total_len;
 8009368:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800936a:	891b      	ldrh	r3, [r3, #8]
 800936c:	461a      	mov	r2, r3
 800936e:	f3c2 0212 	ubfx	r2, r2, #0, #19
 8009372:	68bb      	ldr	r3, [r7, #8]
 8009374:	f362 0312 	bfi	r3, r2, #0, #19
 8009378:	60bb      	str	r3, [r7, #8]
        deptsiz.packet_count    = tu_div_ceil(xfer->total_len, xfer->max_size);
 800937a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800937c:	891b      	ldrh	r3, [r3, #8]
 800937e:	461a      	mov	r2, r3
 8009380:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009382:	895b      	ldrh	r3, [r3, #10]
 8009384:	637a      	str	r2, [r7, #52]	@ 0x34
 8009386:	633b      	str	r3, [r7, #48]	@ 0x30
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 8009388:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800938a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800938c:	4413      	add	r3, r2
 800938e:	1e5a      	subs	r2, r3, #1
 8009390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009392:	fbb2 f3f3 	udiv	r3, r2, r3
 8009396:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800939a:	b29a      	uxth	r2, r3
 800939c:	897b      	ldrh	r3, [r7, #10]
 800939e:	f362 03cc 	bfi	r3, r2, #3, #10
 80093a2:	817b      	strh	r3, [r7, #10]
        epin->tsiz              = deptsiz.value;
 80093a4:	68ba      	ldr	r2, [r7, #8]
 80093a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80093a8:	611a      	str	r2, [r3, #16]

        if (odd_now) {
 80093aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d004      	beq.n	80093ba <handle_incomplete_iso_in+0x11a>
          depctl.set_data0_iso_even = 1;
 80093b0:	7efb      	ldrb	r3, [r7, #27]
 80093b2:	f043 0310 	orr.w	r3, r3, #16
 80093b6:	76fb      	strb	r3, [r7, #27]
 80093b8:	e003      	b.n	80093c2 <handle_incomplete_iso_in+0x122>
        } else {
          depctl.set_data1_iso_odd = 1;
 80093ba:	7efb      	ldrb	r3, [r7, #27]
 80093bc:	f043 0320 	orr.w	r3, r3, #32
 80093c0:	76fb      	strb	r3, [r7, #27]
        }
        epin->diepctl = depctl.value;
 80093c2:	69ba      	ldr	r2, [r7, #24]
 80093c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80093c6:	601a      	str	r2, [r3, #0]
 80093c8:	e032      	b.n	8009430 <handle_incomplete_iso_in+0x190>
      } else {
        // too many retries, give up
        edpt_disable(rhport, epnum | TUSB_DIR_IN_MASK, false);
 80093ca:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80093ce:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80093d2:	b2d9      	uxtb	r1, r3
 80093d4:	79fb      	ldrb	r3, [r7, #7]
 80093d6:	2200      	movs	r2, #0
 80093d8:	4618      	mov	r0, r3
 80093da:	f7fe fd9d 	bl	8007f18 <edpt_disable>
        dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, 0, XFER_RESULT_FAILED, true);
 80093de:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80093e2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80093e6:	b2da      	uxtb	r2, r3
 80093e8:	79fb      	ldrb	r3, [r7, #7]
 80093ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80093ee:	4613      	mov	r3, r2
 80093f0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80093f4:	2300      	movs	r3, #0
 80093f6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80093f8:	2301      	movs	r3, #1
 80093fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80093fe:	2301      	movs	r3, #1
 8009400:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  event.rhport = rhport;
 8009404:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009408:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800940a:	2307      	movs	r3, #7
 800940c:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 800940e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009412:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 8009414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009416:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 8009418:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800941c:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 800941e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009422:	f107 030c 	add.w	r3, r7, #12
 8009426:	4611      	mov	r1, r2
 8009428:	4618      	mov	r0, r3
 800942a:	f7fd fbab 	bl	8006b84 <dcd_event_handler>
}
 800942e:	bf00      	nop
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 8009430:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009434:	3301      	adds	r3, #1
 8009436:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800943a:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800943e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8009442:	429a      	cmp	r2, r3
 8009444:	f4ff af5e 	bcc.w	8009304 <handle_incomplete_iso_in+0x64>
      }
    }
  }
}
 8009448:	bf00      	nop
 800944a:	bf00      	nop
 800944c:	3758      	adds	r7, #88	@ 0x58
 800944e:	46bd      	mov	sp, r7
 8009450:	bd80      	pop	{r7, pc}
 8009452:	bf00      	nop
 8009454:	0800aeb8 	.word	0x0800aeb8
 8009458:	20000948 	.word	0x20000948

0800945c <dcd_int_handler>:
     GINTSTS:    OEPInt    IEPInt | USBReset | EnumDone | USBSusp | WkUpInt | OTGInt | SOF | RXFLVL

  Note: when OTG_MULTI_PROC_INTRPT = 1, Device Each endpoint interrupt deachint/deachmsk/diepeachmsk/doepeachmsk
  are combined to generate dedicated interrupt line for each endpoint.
 */
void dcd_int_handler(uint8_t rhport) {
 800945c:	b580      	push	{r7, lr}
 800945e:	b098      	sub	sp, #96	@ 0x60
 8009460:	af00      	add	r7, sp, #0
 8009462:	4603      	mov	r3, r0
 8009464:	71fb      	strb	r3, [r7, #7]
 8009466:	79fb      	ldrb	r3, [r7, #7]
 8009468:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800946c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8009470:	2b01      	cmp	r3, #1
 8009472:	d902      	bls.n	800947a <dcd_int_handler+0x1e>
    rhport = 0;
 8009474:	2300      	movs	r3, #0
 8009476:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800947a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800947e:	4a94      	ldr	r2, [pc, #592]	@ (80096d0 <dcd_int_handler+0x274>)
 8009480:	011b      	lsls	r3, r3, #4
 8009482:	4413      	add	r3, r2
 8009484:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8009486:	65fb      	str	r3, [r7, #92]	@ 0x5c
  const uint32_t gintmask = dwc2->gintmsk;
 8009488:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800948a:	699b      	ldr	r3, [r3, #24]
 800948c:	65bb      	str	r3, [r7, #88]	@ 0x58
  const uint32_t gintsts = dwc2->gintsts & gintmask;
 800948e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009490:	695b      	ldr	r3, [r3, #20]
 8009492:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009494:	4013      	ands	r3, r2
 8009496:	657b      	str	r3, [r7, #84]	@ 0x54

  if (gintsts & GINTSTS_USBRST) {
 8009498:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800949a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d00d      	beq.n	80094be <dcd_int_handler+0x62>
    // USBRST is start of reset.
    dwc2->gintsts = GINTSTS_USBRST;
 80094a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80094a4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80094a8:	615a      	str	r2, [r3, #20]

    usbd_spin_lock(true);
 80094aa:	2001      	movs	r0, #1
 80094ac:	f7fd fe28 	bl	8007100 <usbd_spin_lock>
    handle_bus_reset(rhport);
 80094b0:	79fb      	ldrb	r3, [r7, #7]
 80094b2:	4618      	mov	r0, r3
 80094b4:	f7ff fb36 	bl	8008b24 <handle_bus_reset>
    usbd_spin_unlock(true);
 80094b8:	2001      	movs	r0, #1
 80094ba:	f7fd fe45 	bl	8007148 <usbd_spin_unlock>
  }

  if (gintsts & GINTSTS_ENUMDNE) {
 80094be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80094c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d011      	beq.n	80094ec <dcd_int_handler+0x90>
    // ENUMDNE is the end of reset where speed of the link is detected
    dwc2->gintsts = GINTSTS_ENUMDNE;
 80094c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80094ca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80094ce:	615a      	str	r2, [r3, #20]
    // There may be a pending suspend event, so we clear it first
    dwc2->gintsts = GINTSTS_USBSUSP;
 80094d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80094d2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80094d6:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 80094d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80094da:	699b      	ldr	r3, [r3, #24]
 80094dc:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80094e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80094e2:	619a      	str	r2, [r3, #24]
    handle_enum_done(rhport);
 80094e4:	79fb      	ldrb	r3, [r7, #7]
 80094e6:	4618      	mov	r0, r3
 80094e8:	f7ff fc1e 	bl	8008d28 <handle_enum_done>
  }

  if (gintsts & GINTSTS_USBSUSP) {
 80094ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80094ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d023      	beq.n	800953e <dcd_int_handler+0xe2>
    dwc2->gintsts = GINTSTS_USBSUSP;
 80094f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80094f8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80094fc:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk &= ~GINTMSK_USBSUSPM;
 80094fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009500:	699b      	ldr	r3, [r3, #24]
 8009502:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009506:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009508:	619a      	str	r2, [r3, #24]
 800950a:	79fb      	ldrb	r3, [r7, #7]
 800950c:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 8009510:	2304      	movs	r3, #4
 8009512:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 8009516:	2301      	movs	r3, #1
 8009518:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  event.rhport = rhport;
 800951c:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8009520:	f887 3020 	strb.w	r3, [r7, #32]
  event.event_id = eid;
 8009524:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8009528:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  dcd_event_handler(&event, in_isr);
 800952c:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 8009530:	f107 0320 	add.w	r3, r7, #32
 8009534:	4611      	mov	r1, r2
 8009536:	4618      	mov	r0, r3
 8009538:	f7fd fb24 	bl	8006b84 <dcd_event_handler>
}
 800953c:	bf00      	nop
    dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
  }

  if (gintsts & GINTSTS_WKUINT) {
 800953e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009540:	2b00      	cmp	r3, #0
 8009542:	da23      	bge.n	800958c <dcd_int_handler+0x130>
    dwc2->gintsts = GINTSTS_WKUINT;
 8009544:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009546:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800954a:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800954c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800954e:	699b      	ldr	r3, [r3, #24]
 8009550:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8009554:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009556:	619a      	str	r2, [r3, #24]
 8009558:	79fb      	ldrb	r3, [r7, #7]
 800955a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800955e:	2305      	movs	r3, #5
 8009560:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8009564:	2301      	movs	r3, #1
 8009566:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  event.rhport = rhport;
 800956a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800956e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  event.event_id = eid;
 8009572:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8009576:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dcd_event_handler(&event, in_isr);
 800957a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800957e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009582:	4611      	mov	r1, r2
 8009584:	4618      	mov	r0, r3
 8009586:	f7fd fafd 	bl	8006b84 <dcd_event_handler>
}
 800958a:	bf00      	nop
  }

  // TODO check GINTSTS_DISCINT for disconnect detection
  // if(int_status & GINTSTS_DISCINT)

  if (gintsts & GINTSTS_OTGINT) {
 800958c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800958e:	f003 0304 	and.w	r3, r3, #4
 8009592:	2b00      	cmp	r3, #0
 8009594:	d022      	beq.n	80095dc <dcd_int_handler+0x180>
    // OTG INT bit is read-only
    const uint32_t otg_int = dwc2->gotgint;
 8009596:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009598:	685b      	ldr	r3, [r3, #4]
 800959a:	653b      	str	r3, [r7, #80]	@ 0x50

    if (otg_int & GOTGINT_SEDET) {
 800959c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800959e:	f003 0304 	and.w	r3, r3, #4
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d017      	beq.n	80095d6 <dcd_int_handler+0x17a>
 80095a6:	79fb      	ldrb	r3, [r7, #7]
 80095a8:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 80095ac:	2302      	movs	r3, #2
 80095ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095b2:	2301      	movs	r3, #1
 80095b4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  event.rhport = rhport;
 80095b8:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80095bc:	753b      	strb	r3, [r7, #20]
  event.event_id = eid;
 80095be:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80095c2:	757b      	strb	r3, [r7, #21]
  dcd_event_handler(&event, in_isr);
 80095c4:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 80095c8:	f107 0314 	add.w	r3, r7, #20
 80095cc:	4611      	mov	r1, r2
 80095ce:	4618      	mov	r0, r3
 80095d0:	f7fd fad8 	bl	8006b84 <dcd_event_handler>
}
 80095d4:	bf00      	nop
      dcd_event_bus_signal(rhport, DCD_EVENT_UNPLUGGED, true);
    }

    dwc2->gotgint = otg_int;
 80095d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80095d8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80095da:	605a      	str	r2, [r3, #4]
  }

  if(gintsts & GINTSTS_SOF) {
 80095dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80095de:	f003 0308 	and.w	r3, r3, #8
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d034      	beq.n	8009650 <dcd_int_handler+0x1f4>
    dwc2->gintsts = GINTSTS_SOF;
 80095e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80095e8:	2208      	movs	r2, #8
 80095ea:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 80095ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80095ee:	699b      	ldr	r3, [r3, #24]
 80095f0:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80095f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80095f6:	619a      	str	r2, [r3, #24]
    const uint32_t frame = (dwc2->dsts & DSTS_FNSOF) >> DSTS_FNSOF_Pos;
 80095f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80095fa:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 80095fe:	0a1b      	lsrs	r3, r3, #8
 8009600:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8009604:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // Disable SOF interrupt if SOF was not explicitly enabled since SOF was used for remote wakeup detection
    if (!_dcd_data.sof_en) {
 8009606:	4b33      	ldr	r3, [pc, #204]	@ (80096d4 <dcd_int_handler+0x278>)
 8009608:	79db      	ldrb	r3, [r3, #7]
 800960a:	f083 0301 	eor.w	r3, r3, #1
 800960e:	b2db      	uxtb	r3, r3
 8009610:	2b00      	cmp	r3, #0
 8009612:	d005      	beq.n	8009620 <dcd_int_handler+0x1c4>
      dwc2->gintmsk &= ~GINTMSK_SOFM;
 8009614:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009616:	699b      	ldr	r3, [r3, #24]
 8009618:	f023 0208 	bic.w	r2, r3, #8
 800961c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800961e:	619a      	str	r2, [r3, #24]
 8009620:	79fb      	ldrb	r3, [r7, #7]
 8009622:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
 8009626:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009628:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800962a:	2301      	movs	r3, #1
 800962c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

TU_ATTR_ALWAYS_INLINE static inline void dcd_event_sof(uint8_t rhport, uint32_t frame_count, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 8009630:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8009634:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_SOF;
 8009636:	2303      	movs	r3, #3
 8009638:	727b      	strb	r3, [r7, #9]
  event.sof.frame_count = frame_count;
 800963a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800963c:	60fb      	str	r3, [r7, #12]
  dcd_event_handler(&event, in_isr);
 800963e:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8009642:	f107 0308 	add.w	r3, r7, #8
 8009646:	4611      	mov	r1, r2
 8009648:	4618      	mov	r0, r3
 800964a:	f7fd fa9b 	bl	8006b84 <dcd_event_handler>
}
 800964e:	bf00      	nop
    dcd_event_sof(rhport, frame, true);
  }

#if CFG_TUD_DWC2_SLAVE_ENABLE
  // RxFIFO non-empty interrupt handling.
  if (gintsts & GINTSTS_RXFLVL) {
 8009650:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009652:	f003 0310 	and.w	r3, r3, #16
 8009656:	2b00      	cmp	r3, #0
 8009658:	d015      	beq.n	8009686 <dcd_int_handler+0x22a>
    // RXFLVL bit is read-only
    dwc2->gintmsk &= ~GINTMSK_RXFLVLM; // disable RXFLVL interrupt while reading
 800965a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800965c:	699b      	ldr	r3, [r3, #24]
 800965e:	f023 0210 	bic.w	r2, r3, #16
 8009662:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009664:	619a      	str	r2, [r3, #24]

    do {
      handle_rxflvl_irq(rhport); // read all packets
 8009666:	79fb      	ldrb	r3, [r7, #7]
 8009668:	4618      	mov	r0, r3
 800966a:	f7ff fba3 	bl	8008db4 <handle_rxflvl_irq>
    } while(dwc2->gintsts & GINTSTS_RXFLVL);
 800966e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009670:	695b      	ldr	r3, [r3, #20]
 8009672:	f003 0310 	and.w	r3, r3, #16
 8009676:	2b00      	cmp	r3, #0
 8009678:	d1f5      	bne.n	8009666 <dcd_int_handler+0x20a>

    dwc2->gintmsk |= GINTMSK_RXFLVLM;
 800967a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800967c:	699b      	ldr	r3, [r3, #24]
 800967e:	f043 0210 	orr.w	r2, r3, #16
 8009682:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009684:	619a      	str	r2, [r3, #24]
  }
#endif

  // OUT endpoint interrupt handling.
  if (gintsts & GINTSTS_OEPINT) {
 8009686:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009688:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800968c:	2b00      	cmp	r3, #0
 800968e:	d004      	beq.n	800969a <dcd_int_handler+0x23e>
    // OEPINT is read-only, clear using DOEPINTn
    handle_ep_irq(rhport, TUSB_DIR_OUT);
 8009690:	79fb      	ldrb	r3, [r7, #7]
 8009692:	2100      	movs	r1, #0
 8009694:	4618      	mov	r0, r3
 8009696:	f7ff fd6f 	bl	8009178 <handle_ep_irq>
  }

  // IN endpoint interrupt handling.
  if (gintsts & GINTSTS_IEPINT) {
 800969a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800969c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d004      	beq.n	80096ae <dcd_int_handler+0x252>
    // IEPINT bit read-only, clear using DIEPINTn
    handle_ep_irq(rhport, TUSB_DIR_IN);
 80096a4:	79fb      	ldrb	r3, [r7, #7]
 80096a6:	2101      	movs	r1, #1
 80096a8:	4618      	mov	r0, r3
 80096aa:	f7ff fd65 	bl	8009178 <handle_ep_irq>
  }

  // Incomplete isochronous IN transfer interrupt handling.
  if (gintsts & GINTSTS_IISOIXFR) {
 80096ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80096b0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d007      	beq.n	80096c8 <dcd_int_handler+0x26c>
    dwc2->gintsts = GINTSTS_IISOIXFR;
 80096b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80096ba:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80096be:	615a      	str	r2, [r3, #20]
    handle_incomplete_iso_in(rhport);
 80096c0:	79fb      	ldrb	r3, [r7, #7]
 80096c2:	4618      	mov	r0, r3
 80096c4:	f7ff fdec 	bl	80092a0 <handle_incomplete_iso_in>
  }
}
 80096c8:	bf00      	nop
 80096ca:	3760      	adds	r7, #96	@ 0x60
 80096cc:	46bd      	mov	sp, r7
 80096ce:	bd80      	pop	{r7, pc}
 80096d0:	0800aeb8 	.word	0x0800aeb8
 80096d4:	20000a68 	.word	0x20000a68

080096d8 <dwc2_phy_init>:

// MCU specific PHY init, called BEFORE core reset
// - dwc2 3.30a (H5) use USB_HS_PHYC
// - dwc2 4.11a (U5) use femtoPHY
// - dwc2 x.xxx (WBA) use USB_OTG_HS
static inline void dwc2_phy_init(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 80096d8:	b480      	push	{r7}
 80096da:	b083      	sub	sp, #12
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
 80096e0:	460b      	mov	r3, r1
 80096e2:	70fb      	strb	r3, [r7, #3]
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 80096e4:	78fb      	ldrb	r3, [r7, #3]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d110      	bne.n	800970c <dwc2_phy_init+0x34>
    // Enable on-chip FS PHY
    dwc2->stm32_gccfg |= STM32_GCCFG_PWRDWN;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096ee:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	639a      	str	r2, [r3, #56]	@ 0x38
      RCC->AHB1LPENR &= ~RCC_AHB1LPENR_USB1OTGHSULPILPEN;
    }
    #endif

    #if defined(USB_OTG_HS_PERIPH_BASE) && defined(RCC_AHB1LPENR_OTGHSULPILPEN)
    if ( USB_OTG_HS_PERIPH_BASE == (uint32_t) dwc2 ) {
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	4a0a      	ldr	r2, [pc, #40]	@ (8009724 <dwc2_phy_init+0x4c>)
 80096fa:	4293      	cmp	r3, r2
 80096fc:	d10c      	bne.n	8009718 <dwc2_phy_init+0x40>
      RCC->AHB1LPENR &= ~RCC_AHB1LPENR_OTGHSULPILPEN;
 80096fe:	4b0a      	ldr	r3, [pc, #40]	@ (8009728 <dwc2_phy_init+0x50>)
 8009700:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009702:	4a09      	ldr	r2, [pc, #36]	@ (8009728 <dwc2_phy_init+0x50>)
 8009704:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009708:	6513      	str	r3, [r2, #80]	@ 0x50
      #else

      #endif
    }
  }
}
 800970a:	e005      	b.n	8009718 <dwc2_phy_init+0x40>
    dwc2->stm32_gccfg &= ~STM32_GCCFG_PWRDWN;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009710:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8009718:	bf00      	nop
 800971a:	370c      	adds	r7, #12
 800971c:	46bd      	mov	sp, r7
 800971e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009722:	4770      	bx	lr
 8009724:	40040000 	.word	0x40040000
 8009728:	40023800 	.word	0x40023800

0800972c <dwc2_phy_update>:

// MCU specific PHY update, it is called AFTER init() and core reset
static inline void dwc2_phy_update(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 800972c:	b480      	push	{r7}
 800972e:	b085      	sub	sp, #20
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
 8009734:	460b      	mov	r3, r1
 8009736:	70fb      	strb	r3, [r7, #3]
  // used to set turnaround time for fullspeed, nothing to do in highspeed mode
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 8009738:	78fb      	ldrb	r3, [r7, #3]
 800973a:	2b00      	cmp	r3, #0
 800973c:	d152      	bne.n	80097e4 <dwc2_phy_update+0xb8>
    // Turnaround timeout depends on the AHB clock dictated by STM32 Reference Manual
    uint32_t turnaround;

    if (SystemCoreClock >= 32000000u) {
 800973e:	4b2c      	ldr	r3, [pc, #176]	@ (80097f0 <dwc2_phy_update+0xc4>)
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	4a2c      	ldr	r2, [pc, #176]	@ (80097f4 <dwc2_phy_update+0xc8>)
 8009744:	4293      	cmp	r3, r2
 8009746:	d302      	bcc.n	800974e <dwc2_phy_update+0x22>
      turnaround = 0x6u;
 8009748:	2306      	movs	r3, #6
 800974a:	60fb      	str	r3, [r7, #12]
 800974c:	e041      	b.n	80097d2 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 27500000u) {
 800974e:	4b28      	ldr	r3, [pc, #160]	@ (80097f0 <dwc2_phy_update+0xc4>)
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	4a29      	ldr	r2, [pc, #164]	@ (80097f8 <dwc2_phy_update+0xcc>)
 8009754:	4293      	cmp	r3, r2
 8009756:	d902      	bls.n	800975e <dwc2_phy_update+0x32>
      turnaround = 0x7u;
 8009758:	2307      	movs	r3, #7
 800975a:	60fb      	str	r3, [r7, #12]
 800975c:	e039      	b.n	80097d2 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 24000000u) {
 800975e:	4b24      	ldr	r3, [pc, #144]	@ (80097f0 <dwc2_phy_update+0xc4>)
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	4a26      	ldr	r2, [pc, #152]	@ (80097fc <dwc2_phy_update+0xd0>)
 8009764:	4293      	cmp	r3, r2
 8009766:	d302      	bcc.n	800976e <dwc2_phy_update+0x42>
      turnaround = 0x8u;
 8009768:	2308      	movs	r3, #8
 800976a:	60fb      	str	r3, [r7, #12]
 800976c:	e031      	b.n	80097d2 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 21800000u) {
 800976e:	4b20      	ldr	r3, [pc, #128]	@ (80097f0 <dwc2_phy_update+0xc4>)
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	4a23      	ldr	r2, [pc, #140]	@ (8009800 <dwc2_phy_update+0xd4>)
 8009774:	4293      	cmp	r3, r2
 8009776:	d902      	bls.n	800977e <dwc2_phy_update+0x52>
      turnaround = 0x9u;
 8009778:	2309      	movs	r3, #9
 800977a:	60fb      	str	r3, [r7, #12]
 800977c:	e029      	b.n	80097d2 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 20000000u) {
 800977e:	4b1c      	ldr	r3, [pc, #112]	@ (80097f0 <dwc2_phy_update+0xc4>)
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	4a20      	ldr	r2, [pc, #128]	@ (8009804 <dwc2_phy_update+0xd8>)
 8009784:	4293      	cmp	r3, r2
 8009786:	d902      	bls.n	800978e <dwc2_phy_update+0x62>
      turnaround = 0xAu;
 8009788:	230a      	movs	r3, #10
 800978a:	60fb      	str	r3, [r7, #12]
 800978c:	e021      	b.n	80097d2 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 18500000u) {
 800978e:	4b18      	ldr	r3, [pc, #96]	@ (80097f0 <dwc2_phy_update+0xc4>)
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	4a1d      	ldr	r2, [pc, #116]	@ (8009808 <dwc2_phy_update+0xdc>)
 8009794:	4293      	cmp	r3, r2
 8009796:	d902      	bls.n	800979e <dwc2_phy_update+0x72>
      turnaround = 0xBu;
 8009798:	230b      	movs	r3, #11
 800979a:	60fb      	str	r3, [r7, #12]
 800979c:	e019      	b.n	80097d2 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 17200000u) {
 800979e:	4b14      	ldr	r3, [pc, #80]	@ (80097f0 <dwc2_phy_update+0xc4>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	4a1a      	ldr	r2, [pc, #104]	@ (800980c <dwc2_phy_update+0xe0>)
 80097a4:	4293      	cmp	r3, r2
 80097a6:	d302      	bcc.n	80097ae <dwc2_phy_update+0x82>
      turnaround = 0xCu;
 80097a8:	230c      	movs	r3, #12
 80097aa:	60fb      	str	r3, [r7, #12]
 80097ac:	e011      	b.n	80097d2 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 16000000u) {
 80097ae:	4b10      	ldr	r3, [pc, #64]	@ (80097f0 <dwc2_phy_update+0xc4>)
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	4a17      	ldr	r2, [pc, #92]	@ (8009810 <dwc2_phy_update+0xe4>)
 80097b4:	4293      	cmp	r3, r2
 80097b6:	d302      	bcc.n	80097be <dwc2_phy_update+0x92>
      turnaround = 0xDu;
 80097b8:	230d      	movs	r3, #13
 80097ba:	60fb      	str	r3, [r7, #12]
 80097bc:	e009      	b.n	80097d2 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 15000000u) {
 80097be:	4b0c      	ldr	r3, [pc, #48]	@ (80097f0 <dwc2_phy_update+0xc4>)
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	4a14      	ldr	r2, [pc, #80]	@ (8009814 <dwc2_phy_update+0xe8>)
 80097c4:	4293      	cmp	r3, r2
 80097c6:	d302      	bcc.n	80097ce <dwc2_phy_update+0xa2>
      turnaround = 0xEu;
 80097c8:	230e      	movs	r3, #14
 80097ca:	60fb      	str	r3, [r7, #12]
 80097cc:	e001      	b.n	80097d2 <dwc2_phy_update+0xa6>
    }
    else {
      turnaround = 0xFu;
 80097ce:	230f      	movs	r3, #15
 80097d0:	60fb      	str	r3, [r7, #12]
    }

    dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_TRDT_Msk) | (turnaround << GUSBCFG_TRDT_Pos);
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	68db      	ldr	r3, [r3, #12]
 80097d6:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	029b      	lsls	r3, r3, #10
 80097de:	431a      	orrs	r2, r3
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	60da      	str	r2, [r3, #12]
  }
}
 80097e4:	bf00      	nop
 80097e6:	3714      	adds	r7, #20
 80097e8:	46bd      	mov	sp, r7
 80097ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ee:	4770      	bx	lr
 80097f0:	20000000 	.word	0x20000000
 80097f4:	01e84800 	.word	0x01e84800
 80097f8:	01a39ddf 	.word	0x01a39ddf
 80097fc:	016e3600 	.word	0x016e3600
 8009800:	014ca43f 	.word	0x014ca43f
 8009804:	01312cff 	.word	0x01312cff
 8009808:	011a499f 	.word	0x011a499f
 800980c:	01067380 	.word	0x01067380
 8009810:	00f42400 	.word	0x00f42400
 8009814:	00e4e1c0 	.word	0x00e4e1c0

08009818 <reset_core>:
#include "dwc2_common.h"

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
static void reset_core(dwc2_regs_t* dwc2) {
 8009818:	b480      	push	{r7}
 800981a:	b085      	sub	sp, #20
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
  // The software must check that bit 31 in this register is set to 1 (AHB Master is Idle) before starting any operation
  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {
 8009820:	bf00      	nop
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	691b      	ldr	r3, [r3, #16]
 8009826:	2b00      	cmp	r3, #0
 8009828:	dafb      	bge.n	8009822 <reset_core+0xa>
  }

  // load gsnpsid (it is not readable after reset is asserted)
  const uint32_t gsnpsid = dwc2->gsnpsid;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800982e:	60fb      	str	r3, [r7, #12]

  // reset core
  dwc2->grstctl |= GRSTCTL_CSRST;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	691b      	ldr	r3, [r3, #16]
 8009834:	f043 0201 	orr.w	r2, r3, #1
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	611a      	str	r2, [r3, #16]

  if ((gsnpsid & DWC2_CORE_REV_MASK) < (DWC2_CORE_REV_4_20a & DWC2_CORE_REV_MASK)) {
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	b29b      	uxth	r3, r3
 8009840:	f244 2209 	movw	r2, #16905	@ 0x4209
 8009844:	4293      	cmp	r3, r2
 8009846:	d807      	bhi.n	8009858 <reset_core+0x40>
    // prior v4.20a: CSRST is self-clearing and the core clears this bit after all the necessary logic is reset in
    // the core, which can take several clocks, depending on the current state of the core. Once this bit has been
    // cleared, the software must wait at least 3 PHY clocks before accessing the PHY domain (synchronization delay).
    while (dwc2->grstctl & GRSTCTL_CSRST) {}
 8009848:	bf00      	nop
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	691b      	ldr	r3, [r3, #16]
 800984e:	f003 0301 	and.w	r3, r3, #1
 8009852:	2b00      	cmp	r3, #0
 8009854:	d1f9      	bne.n	800984a <reset_core+0x32>
 8009856:	e010      	b.n	800987a <reset_core+0x62>
  } else {
    // From v4.20a: CSRST bit is write only. The application must clear this bit after checking the bit 29 of this
    // register i.e Core Soft Reset Done CSRT_DONE (w1c)
    while (!(dwc2->grstctl & GRSTCTL_CSRST_DONE)) {}
 8009858:	bf00      	nop
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	691b      	ldr	r3, [r3, #16]
 800985e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009862:	2b00      	cmp	r3, #0
 8009864:	d0f9      	beq.n	800985a <reset_core+0x42>
    dwc2->grstctl = (dwc2->grstctl & ~GRSTCTL_CSRST) | GRSTCTL_CSRST_DONE;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	691b      	ldr	r3, [r3, #16]
 800986a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800986e:	f023 0301 	bic.w	r3, r3, #1
 8009872:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	611a      	str	r2, [r3, #16]
  }

  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {} // wait for AHB master IDLE
 800987a:	bf00      	nop
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	691b      	ldr	r3, [r3, #16]
 8009880:	2b00      	cmp	r3, #0
 8009882:	dafb      	bge.n	800987c <reset_core+0x64>
}
 8009884:	bf00      	nop
 8009886:	bf00      	nop
 8009888:	3714      	adds	r7, #20
 800988a:	46bd      	mov	sp, r7
 800988c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009890:	4770      	bx	lr

08009892 <phy_fs_init>:

static void phy_fs_init(dwc2_regs_t* dwc2) {
 8009892:	b580      	push	{r7, lr}
 8009894:	b084      	sub	sp, #16
 8009896:	af00      	add	r7, sp, #0
 8009898:	6078      	str	r0, [r7, #4]
  TU_LOG(DWC2_COMMON_DEBUG, "Fullspeed PHY init\r\n");

  uint32_t gusbcfg = dwc2->gusbcfg;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	68db      	ldr	r3, [r3, #12]
 800989e:	60fb      	str	r3, [r7, #12]

  // Select FS PHY
  gusbcfg |= GUSBCFG_PHYSEL;
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80098a6:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	68fa      	ldr	r2, [r7, #12]
 80098ac:	60da      	str	r2, [r3, #12]

  // MCU specific PHY init before reset
  dwc2_phy_init(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 80098ae:	2100      	movs	r1, #0
 80098b0:	6878      	ldr	r0, [r7, #4]
 80098b2:	f7ff ff11 	bl	80096d8 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 80098b6:	6878      	ldr	r0, [r7, #4]
 80098b8:	f7ff ffae 	bl	8009818 <reset_core>

  // USB turnaround time is critical for certification where long cables and 5-Hubs are used.
  // So if you need the AHB to run at less than 30 MHz, and if USB turnaround time is not critical,
  // these bits can be programmed to a larger value. Default is 5
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 80098c2:	60fb      	str	r3, [r7, #12]
  gusbcfg |= 5u << GUSBCFG_TRDT_Pos;
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 80098ca:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	68fa      	ldr	r2, [r7, #12]
 80098d0:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 80098d2:	2100      	movs	r1, #0
 80098d4:	6878      	ldr	r0, [r7, #4]
 80098d6:	f7ff ff29 	bl	800972c <dwc2_phy_update>
}
 80098da:	bf00      	nop
 80098dc:	3710      	adds	r7, #16
 80098de:	46bd      	mov	sp, r7
 80098e0:	bd80      	pop	{r7, pc}

080098e2 <phy_hs_init>:

static void phy_hs_init(dwc2_regs_t* dwc2) {
 80098e2:	b580      	push	{r7, lr}
 80098e4:	b086      	sub	sp, #24
 80098e6:	af00      	add	r7, sp, #0
 80098e8:	6078      	str	r0, [r7, #4]
  uint32_t gusbcfg = dwc2->gusbcfg;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	68db      	ldr	r3, [r3, #12]
 80098ee:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80098f4:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg4_t ghwcfg4 = {.value = dwc2->ghwcfg4};
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80098fa:	60bb      	str	r3, [r7, #8]

  uint8_t phy_width;
  if (CFG_TUSB_MCU != OPT_MCU_AT32F402_405 && // at32f402_405 does not support 16-bit
 80098fc:	7a7b      	ldrb	r3, [r7, #9]
 80098fe:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009902:	b2db      	uxtb	r3, r3
 8009904:	2b00      	cmp	r3, #0
 8009906:	d002      	beq.n	800990e <phy_hs_init+0x2c>
      ghwcfg4.phy_data_width) {
    phy_width = 16; // 16-bit PHY interface if supported
 8009908:	2310      	movs	r3, #16
 800990a:	74fb      	strb	r3, [r7, #19]
 800990c:	e001      	b.n	8009912 <phy_hs_init+0x30>
  } else {
    phy_width = 8; // 8-bit PHY interface
 800990e:	2308      	movs	r3, #8
 8009910:	74fb      	strb	r3, [r7, #19]
  }

  // De-select FS PHY
  gusbcfg &= ~GUSBCFG_PHYSEL;
 8009912:	697b      	ldr	r3, [r7, #20]
 8009914:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009918:	617b      	str	r3, [r7, #20]

  if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 800991a:	7b3b      	ldrb	r3, [r7, #12]
 800991c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009920:	b2db      	uxtb	r3, r3
 8009922:	2b80      	cmp	r3, #128	@ 0x80
 8009924:	d114      	bne.n	8009950 <phy_hs_init+0x6e>
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed ULPI PHY init\r\n");

    // Select ULPI PHY (external)
    gusbcfg |= GUSBCFG_ULPI_UTMI_SEL;
 8009926:	697b      	ldr	r3, [r7, #20]
 8009928:	f043 0310 	orr.w	r3, r3, #16
 800992c:	617b      	str	r3, [r7, #20]

    // ULPI is always 8-bit interface
    gusbcfg &= ~GUSBCFG_PHYIF16;
 800992e:	697b      	ldr	r3, [r7, #20]
 8009930:	f023 0308 	bic.w	r3, r3, #8
 8009934:	617b      	str	r3, [r7, #20]

    // ULPI select single data rate
    gusbcfg &= ~GUSBCFG_DDRSEL;
 8009936:	697b      	ldr	r3, [r7, #20]
 8009938:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800993c:	617b      	str	r3, [r7, #20]

    // default internal VBUS Indicator and Drive
    gusbcfg &= ~(GUSBCFG_ULPIEVBUSD | GUSBCFG_ULPIEVBUSI);
 800993e:	697b      	ldr	r3, [r7, #20]
 8009940:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009944:	617b      	str	r3, [r7, #20]

    // Disable FS/LS ULPI
    gusbcfg &= ~(GUSBCFG_ULPIFSLS | GUSBCFG_ULPICSM);
 8009946:	697b      	ldr	r3, [r7, #20]
 8009948:	f423 2320 	bic.w	r3, r3, #655360	@ 0xa0000
 800994c:	617b      	str	r3, [r7, #20]
 800994e:	e00f      	b.n	8009970 <phy_hs_init+0x8e>
  } else {
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed UTMI+ PHY init\r\n");

    // Select UTMI+ PHY (internal)
    gusbcfg &= ~GUSBCFG_ULPI_UTMI_SEL;
 8009950:	697b      	ldr	r3, [r7, #20]
 8009952:	f023 0310 	bic.w	r3, r3, #16
 8009956:	617b      	str	r3, [r7, #20]

    // Set 16-bit interface if supported
    if (phy_width == 16) {
 8009958:	7cfb      	ldrb	r3, [r7, #19]
 800995a:	2b10      	cmp	r3, #16
 800995c:	d104      	bne.n	8009968 <phy_hs_init+0x86>
      gusbcfg |= GUSBCFG_PHYIF16;
 800995e:	697b      	ldr	r3, [r7, #20]
 8009960:	f043 0308 	orr.w	r3, r3, #8
 8009964:	617b      	str	r3, [r7, #20]
 8009966:	e003      	b.n	8009970 <phy_hs_init+0x8e>
    } else {
      gusbcfg &= ~GUSBCFG_PHYIF16;
 8009968:	697b      	ldr	r3, [r7, #20]
 800996a:	f023 0308 	bic.w	r3, r3, #8
 800996e:	617b      	str	r3, [r7, #20]
    }
  }

  // Apply config
  dwc2->gusbcfg = gusbcfg;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	697a      	ldr	r2, [r7, #20]
 8009974:	60da      	str	r2, [r3, #12]

  // mcu specific phy init
  dwc2_phy_init(dwc2, ghwcfg2.hs_phy_type);
 8009976:	7b3b      	ldrb	r3, [r7, #12]
 8009978:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800997c:	b2db      	uxtb	r3, r3
 800997e:	4619      	mov	r1, r3
 8009980:	6878      	ldr	r0, [r7, #4]
 8009982:	f7ff fea9 	bl	80096d8 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 8009986:	6878      	ldr	r0, [r7, #4]
 8009988:	f7ff ff46 	bl	8009818 <reset_core>

  // Set turn-around, must after core reset otherwise it will be clear
  // - 9 if using 8-bit PHY interface
  // - 5 if using 16-bit PHY interface
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 800998c:	697b      	ldr	r3, [r7, #20]
 800998e:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 8009992:	617b      	str	r3, [r7, #20]
  gusbcfg |= (phy_width == 16 ? 5u : 9u) << GUSBCFG_TRDT_Pos;
 8009994:	7cfb      	ldrb	r3, [r7, #19]
 8009996:	2b10      	cmp	r3, #16
 8009998:	d102      	bne.n	80099a0 <phy_hs_init+0xbe>
 800999a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800999e:	e001      	b.n	80099a4 <phy_hs_init+0xc2>
 80099a0:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 80099a4:	697a      	ldr	r2, [r7, #20]
 80099a6:	4313      	orrs	r3, r2
 80099a8:	617b      	str	r3, [r7, #20]
  dwc2->gusbcfg = gusbcfg;
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	697a      	ldr	r2, [r7, #20]
 80099ae:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, ghwcfg2.hs_phy_type);
 80099b0:	7b3b      	ldrb	r3, [r7, #12]
 80099b2:	f3c3 1381 	ubfx	r3, r3, #6, #2
 80099b6:	b2db      	uxtb	r3, r3
 80099b8:	4619      	mov	r1, r3
 80099ba:	6878      	ldr	r0, [r7, #4]
 80099bc:	f7ff feb6 	bl	800972c <dwc2_phy_update>
}
 80099c0:	bf00      	nop
 80099c2:	3718      	adds	r7, #24
 80099c4:	46bd      	mov	sp, r7
 80099c6:	bd80      	pop	{r7, pc}

080099c8 <check_dwc2>:

static bool check_dwc2(dwc2_regs_t* dwc2) {
 80099c8:	b480      	push	{r7}
 80099ca:	b085      	sub	sp, #20
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	6078      	str	r0, [r7, #4]

  // For some reason: GD32VF103 gsnpsid and all hwcfg register are always zero (skip it)
  (void)dwc2;
#if !TU_CHECK_MCU(OPT_MCU_GD32VF103)
  enum { GSNPSID_ID_MASK = TU_GENMASK(31, 16) };
  const uint32_t gsnpsid = dwc2->gsnpsid & GSNPSID_ID_MASK;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099d4:	0c1b      	lsrs	r3, r3, #16
 80099d6:	041b      	lsls	r3, r3, #16
 80099d8:	60fb      	str	r3, [r7, #12]
  TU_ASSERT(gsnpsid == DWC2_OTG_ID || gsnpsid == DWC2_FS_IOT_ID || gsnpsid == DWC2_HS_IOT_ID);
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	4a0e      	ldr	r2, [pc, #56]	@ (8009a18 <check_dwc2+0x50>)
 80099de:	4293      	cmp	r3, r2
 80099e0:	d012      	beq.n	8009a08 <check_dwc2+0x40>
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	4a0d      	ldr	r2, [pc, #52]	@ (8009a1c <check_dwc2+0x54>)
 80099e6:	4293      	cmp	r3, r2
 80099e8:	d00e      	beq.n	8009a08 <check_dwc2+0x40>
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	4a0c      	ldr	r2, [pc, #48]	@ (8009a20 <check_dwc2+0x58>)
 80099ee:	4293      	cmp	r3, r2
 80099f0:	d00a      	beq.n	8009a08 <check_dwc2+0x40>
 80099f2:	4b0c      	ldr	r3, [pc, #48]	@ (8009a24 <check_dwc2+0x5c>)
 80099f4:	60bb      	str	r3, [r7, #8]
 80099f6:	68bb      	ldr	r3, [r7, #8]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	f003 0301 	and.w	r3, r3, #1
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d000      	beq.n	8009a04 <check_dwc2+0x3c>
 8009a02:	be00      	bkpt	0x0000
 8009a04:	2300      	movs	r3, #0
 8009a06:	e000      	b.n	8009a0a <check_dwc2+0x42>
#endif

  return true;
 8009a08:	2301      	movs	r3, #1
}
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	3714      	adds	r7, #20
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a14:	4770      	bx	lr
 8009a16:	bf00      	nop
 8009a18:	4f540000 	.word	0x4f540000
 8009a1c:	55310000 	.word	0x55310000
 8009a20:	55320000 	.word	0x55320000
 8009a24:	e000edf0 	.word	0xe000edf0

08009a28 <dwc2_core_is_highspeed>:

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
bool dwc2_core_is_highspeed(dwc2_regs_t* dwc2, tusb_role_t role) {
 8009a28:	b480      	push	{r7}
 8009a2a:	b085      	sub	sp, #20
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	6078      	str	r0, [r7, #4]
 8009a30:	460b      	mov	r3, r1
 8009a32:	70fb      	strb	r3, [r7, #3]
  (void)dwc2;
#if CFG_TUD_ENABLED
  if (role == TUSB_ROLE_DEVICE && !TUD_OPT_HIGH_SPEED) {
 8009a34:	78fb      	ldrb	r3, [r7, #3]
 8009a36:	2b01      	cmp	r3, #1
 8009a38:	d101      	bne.n	8009a3e <dwc2_core_is_highspeed+0x16>
    return false;
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	e00b      	b.n	8009a56 <dwc2_core_is_highspeed+0x2e>
  if (role == TUSB_ROLE_HOST && !TUH_OPT_HIGH_SPEED) {
    return false;
  }
#endif

  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009a42:	60fb      	str	r3, [r7, #12]
  return ghwcfg2.hs_phy_type != GHWCFG2_HSPHY_NOT_SUPPORTED;
 8009a44:	7b3b      	ldrb	r3, [r7, #12]
 8009a46:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009a4a:	b2db      	uxtb	r3, r3
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	bf14      	ite	ne
 8009a50:	2301      	movne	r3, #1
 8009a52:	2300      	moveq	r3, #0
 8009a54:	b2db      	uxtb	r3, r3
}
 8009a56:	4618      	mov	r0, r3
 8009a58:	3714      	adds	r7, #20
 8009a5a:	46bd      	mov	sp, r7
 8009a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a60:	4770      	bx	lr
	...

08009a64 <dwc2_core_init>:
 * - Dedicated FS PHY is internal with clock 48Mhz.
 *
 * In addition, UTMI+/ULPI can be shared to run at fullspeed mode with 48Mhz
 *
*/
bool dwc2_core_init(uint8_t rhport, bool is_highspeed, bool is_dma) {
 8009a64:	b580      	push	{r7, lr}
 8009a66:	b088      	sub	sp, #32
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	4603      	mov	r3, r0
 8009a6c:	71fb      	strb	r3, [r7, #7]
 8009a6e:	460b      	mov	r3, r1
 8009a70:	71bb      	strb	r3, [r7, #6]
 8009a72:	4613      	mov	r3, r2
 8009a74:	717b      	strb	r3, [r7, #5]
 8009a76:	79fb      	ldrb	r3, [r7, #7]
 8009a78:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8009a7a:	7dfb      	ldrb	r3, [r7, #23]
 8009a7c:	2b01      	cmp	r3, #1
 8009a7e:	d901      	bls.n	8009a84 <dwc2_core_init+0x20>
    rhport = 0;
 8009a80:	2300      	movs	r3, #0
 8009a82:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8009a84:	7dfb      	ldrb	r3, [r7, #23]
 8009a86:	4a3b      	ldr	r2, [pc, #236]	@ (8009b74 <dwc2_core_init+0x110>)
 8009a88:	011b      	lsls	r3, r3, #4
 8009a8a:	4413      	add	r3, r2
 8009a8c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8009a8e:	61fb      	str	r3, [r7, #28]

  // Check Synopsys ID register, failed if controller clock/power is not enabled
  TU_ASSERT(check_dwc2(dwc2));
 8009a90:	69f8      	ldr	r0, [r7, #28]
 8009a92:	f7ff ff99 	bl	80099c8 <check_dwc2>
 8009a96:	4603      	mov	r3, r0
 8009a98:	f083 0301 	eor.w	r3, r3, #1
 8009a9c:	b2db      	uxtb	r3, r3
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d00a      	beq.n	8009ab8 <dwc2_core_init+0x54>
 8009aa2:	4b35      	ldr	r3, [pc, #212]	@ (8009b78 <dwc2_core_init+0x114>)
 8009aa4:	61bb      	str	r3, [r7, #24]
 8009aa6:	69bb      	ldr	r3, [r7, #24]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	f003 0301 	and.w	r3, r3, #1
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d000      	beq.n	8009ab4 <dwc2_core_init+0x50>
 8009ab2:	be00      	bkpt	0x0000
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	e058      	b.n	8009b6a <dwc2_core_init+0x106>

  // disable global interrupt
  dwc2->gahbcfg &= ~GAHBCFG_GINT;
 8009ab8:	69fb      	ldr	r3, [r7, #28]
 8009aba:	689b      	ldr	r3, [r3, #8]
 8009abc:	f023 0201 	bic.w	r2, r3, #1
 8009ac0:	69fb      	ldr	r3, [r7, #28]
 8009ac2:	609a      	str	r2, [r3, #8]

  if (is_highspeed) {
 8009ac4:	79bb      	ldrb	r3, [r7, #6]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d003      	beq.n	8009ad2 <dwc2_core_init+0x6e>
    phy_hs_init(dwc2);
 8009aca:	69f8      	ldr	r0, [r7, #28]
 8009acc:	f7ff ff09 	bl	80098e2 <phy_hs_init>
 8009ad0:	e002      	b.n	8009ad8 <dwc2_core_init+0x74>
  } else {
    phy_fs_init(dwc2);
 8009ad2:	69f8      	ldr	r0, [r7, #28]
 8009ad4:	f7ff fedd 	bl	8009892 <phy_fs_init>
   * this field is added to the high/full speed interpacket timeout
   * duration in the core to account for any additional delays
   * introduced by the PHY. This can be required, because the delay
   * introduced by the PHY in generating the linestate condition
   * can vary from one PHY to another. */
  dwc2->gusbcfg |= (7ul << GUSBCFG_TOCAL_Pos);
 8009ad8:	69fb      	ldr	r3, [r7, #28]
 8009ada:	68db      	ldr	r3, [r3, #12]
 8009adc:	f043 0207 	orr.w	r2, r3, #7
 8009ae0:	69fb      	ldr	r3, [r7, #28]
 8009ae2:	60da      	str	r2, [r3, #12]

  // Enable PHY clock TODO stop/gate clock when suspended mode
  dwc2->pcgcctl &= ~(PCGCCTL_STOPPCLK | PCGCCTL_GATEHCLK | PCGCCTL_PWRCLMP | PCGCCTL_RSTPDWNMODULE);
 8009ae4:	69fb      	ldr	r3, [r7, #28]
 8009ae6:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8009aea:	f023 020f 	bic.w	r2, r3, #15
 8009aee:	69fb      	ldr	r3, [r7, #28]
 8009af0:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00
 8009af4:	69fb      	ldr	r3, [r7, #28]
 8009af6:	60fb      	str	r3, [r7, #12]
 8009af8:	2310      	movs	r3, #16
 8009afa:	72fb      	strb	r3, [r7, #11]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8009afc:	7afb      	ldrb	r3, [r7, #11]
 8009afe:	019b      	lsls	r3, r3, #6
 8009b00:	f043 0220 	orr.w	r2, r3, #32
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8009b08:	bf00      	nop
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	691b      	ldr	r3, [r3, #16]
 8009b0e:	f003 0320 	and.w	r3, r3, #32
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d1f9      	bne.n	8009b0a <dwc2_core_init+0xa6>
}
 8009b16:	bf00      	nop
 8009b18:	69fb      	ldr	r3, [r7, #28]
 8009b1a:	613b      	str	r3, [r7, #16]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 8009b1c:	693b      	ldr	r3, [r7, #16]
 8009b1e:	2210      	movs	r2, #16
 8009b20:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 8009b22:	bf00      	nop
 8009b24:	693b      	ldr	r3, [r7, #16]
 8009b26:	691b      	ldr	r3, [r3, #16]
 8009b28:	f003 0310 	and.w	r3, r3, #16
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d1f9      	bne.n	8009b24 <dwc2_core_init+0xc0>
}
 8009b30:	bf00      	nop

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);

  // Clear pending and disable all interrupts
  dwc2->gintsts = 0xFFFFFFFFU;
 8009b32:	69fb      	ldr	r3, [r7, #28]
 8009b34:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009b38:	615a      	str	r2, [r3, #20]
  dwc2->gotgint = 0xFFFFFFFFU;
 8009b3a:	69fb      	ldr	r3, [r7, #28]
 8009b3c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009b40:	605a      	str	r2, [r3, #4]
  dwc2->gintmsk = 0;
 8009b42:	69fb      	ldr	r3, [r7, #28]
 8009b44:	2200      	movs	r2, #0
 8009b46:	619a      	str	r2, [r3, #24]

  TU_LOG(DWC2_COMMON_DEBUG, "DMA = %u\r\n", is_dma);

  if (is_dma) {
 8009b48:	797b      	ldrb	r3, [r7, #5]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d006      	beq.n	8009b5c <dwc2_core_init+0xf8>
    // DMA seems to be only settable after a core reset, and not possible to switch on-the-fly
    dwc2->gahbcfg |= GAHBCFG_DMAEN | GAHBCFG_HBSTLEN_2;
 8009b4e:	69fb      	ldr	r3, [r7, #28]
 8009b50:	689b      	ldr	r3, [r3, #8]
 8009b52:	f043 0226 	orr.w	r2, r3, #38	@ 0x26
 8009b56:	69fb      	ldr	r3, [r7, #28]
 8009b58:	609a      	str	r2, [r3, #8]
 8009b5a:	e005      	b.n	8009b68 <dwc2_core_init+0x104>
  } else {
    dwc2->gintmsk |= GINTSTS_RXFLVL;
 8009b5c:	69fb      	ldr	r3, [r7, #28]
 8009b5e:	699b      	ldr	r3, [r3, #24]
 8009b60:	f043 0210 	orr.w	r2, r3, #16
 8009b64:	69fb      	ldr	r3, [r7, #28]
 8009b66:	619a      	str	r2, [r3, #24]
  }

  return true;
 8009b68:	2301      	movs	r3, #1
}
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	3720      	adds	r7, #32
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	bd80      	pop	{r7, pc}
 8009b72:	bf00      	nop
 8009b74:	0800aed8 	.word	0x0800aed8
 8009b78:	e000edf0 	.word	0xe000edf0

08009b7c <dfifo_read_packet>:

//--------------------------------------------------------------------
// DFIFO
//--------------------------------------------------------------------
// Read a single data packet from receive DFIFO
void dfifo_read_packet(dwc2_regs_t* dwc2, uint8_t* dst, uint16_t len) {
 8009b7c:	b480      	push	{r7}
 8009b7e:	b08f      	sub	sp, #60	@ 0x3c
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	60f8      	str	r0, [r7, #12]
 8009b84:	60b9      	str	r1, [r7, #8]
 8009b86:	4613      	mov	r3, r2
 8009b88:	80fb      	strh	r3, [r7, #6]
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009b90:	633b      	str	r3, [r7, #48]	@ 0x30

  // Reading full available 32 bit words from fifo
  uint16_t word_count = len >> 2;
 8009b92:	88fb      	ldrh	r3, [r7, #6]
 8009b94:	089b      	lsrs	r3, r3, #2
 8009b96:	86fb      	strh	r3, [r7, #54]	@ 0x36
  while (word_count--) {
 8009b98:	e00b      	b.n	8009bb2 <dfifo_read_packet+0x36>
    tu_unaligned_write32(dst, *rx_fifo);
 8009b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	68ba      	ldr	r2, [r7, #8]
 8009ba0:	627a      	str	r2, [r7, #36]	@ 0x24
 8009ba2:	623b      	str	r3, [r7, #32]
  *((uint32_t *) mem) = value;
 8009ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ba6:	6a3a      	ldr	r2, [r7, #32]
 8009ba8:	601a      	str	r2, [r3, #0]
}
 8009baa:	bf00      	nop
    dst += 4;
 8009bac:	68bb      	ldr	r3, [r7, #8]
 8009bae:	3304      	adds	r3, #4
 8009bb0:	60bb      	str	r3, [r7, #8]
  while (word_count--) {
 8009bb2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009bb4:	1e5a      	subs	r2, r3, #1
 8009bb6:	86fa      	strh	r2, [r7, #54]	@ 0x36
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d1ee      	bne.n	8009b9a <dfifo_read_packet+0x1e>
  }

  // Read the remaining 1-3 bytes from fifo
  const uint8_t bytes_rem = len & 0x03;
 8009bbc:	88fb      	ldrh	r3, [r7, #6]
 8009bbe:	b2db      	uxtb	r3, r3
 8009bc0:	f003 0303 	and.w	r3, r3, #3
 8009bc4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (bytes_rem != 0) {
 8009bc8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d020      	beq.n	8009c12 <dfifo_read_packet+0x96>
    const uint32_t tmp = *rx_fifo;
 8009bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bd8:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte0(uint32_t ui32) { return TU_U32_BYTE0(ui32); }
 8009bda:	69fb      	ldr	r3, [r7, #28]
 8009bdc:	b2da      	uxtb	r2, r3
    dst[0] = tu_u32_byte0(tmp);
 8009bde:	68bb      	ldr	r3, [r7, #8]
 8009be0:	701a      	strb	r2, [r3, #0]
    if (bytes_rem > 1) {
 8009be2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009be6:	2b01      	cmp	r3, #1
 8009be8:	d907      	bls.n	8009bfa <dfifo_read_packet+0x7e>
      dst[1] = tu_u32_byte1(tmp);
 8009bea:	68bb      	ldr	r3, [r7, #8]
 8009bec:	3301      	adds	r3, #1
 8009bee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009bf0:	61ba      	str	r2, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte1(uint32_t ui32) { return TU_U32_BYTE1(ui32); }
 8009bf2:	69ba      	ldr	r2, [r7, #24]
 8009bf4:	0a12      	lsrs	r2, r2, #8
 8009bf6:	b2d2      	uxtb	r2, r2
 8009bf8:	701a      	strb	r2, [r3, #0]
    }
    if (bytes_rem > 2) {
 8009bfa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009bfe:	2b02      	cmp	r3, #2
 8009c00:	d907      	bls.n	8009c12 <dfifo_read_packet+0x96>
      dst[2] = tu_u32_byte2(tmp);
 8009c02:	68bb      	ldr	r3, [r7, #8]
 8009c04:	3302      	adds	r3, #2
 8009c06:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009c08:	617a      	str	r2, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte2(uint32_t ui32) { return TU_U32_BYTE2(ui32); }
 8009c0a:	697a      	ldr	r2, [r7, #20]
 8009c0c:	0c12      	lsrs	r2, r2, #16
 8009c0e:	b2d2      	uxtb	r2, r2
 8009c10:	701a      	strb	r2, [r3, #0]
    }
  }
}
 8009c12:	bf00      	nop
 8009c14:	373c      	adds	r7, #60	@ 0x3c
 8009c16:	46bd      	mov	sp, r7
 8009c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1c:	4770      	bx	lr

08009c1e <dfifo_write_packet>:

// Write a single data packet to DFIFO
void dfifo_write_packet(dwc2_regs_t* dwc2, uint8_t fifo_num, const uint8_t* src, uint16_t len) {
 8009c1e:	b480      	push	{r7}
 8009c20:	b08b      	sub	sp, #44	@ 0x2c
 8009c22:	af00      	add	r7, sp, #0
 8009c24:	60f8      	str	r0, [r7, #12]
 8009c26:	607a      	str	r2, [r7, #4]
 8009c28:	461a      	mov	r2, r3
 8009c2a:	460b      	mov	r3, r1
 8009c2c:	72fb      	strb	r3, [r7, #11]
 8009c2e:	4613      	mov	r3, r2
 8009c30:	813b      	strh	r3, [r7, #8]
  volatile uint32_t* tx_fifo = dwc2->fifo[fifo_num];
 8009c32:	7afb      	ldrb	r3, [r7, #11]
 8009c34:	3301      	adds	r3, #1
 8009c36:	031b      	lsls	r3, r3, #12
 8009c38:	68fa      	ldr	r2, [r7, #12]
 8009c3a:	4413      	add	r3, r2
 8009c3c:	61fb      	str	r3, [r7, #28]

  // Pushing full available 32 bit words to fifo
  uint16_t word_count = len >> 2;
 8009c3e:	893b      	ldrh	r3, [r7, #8]
 8009c40:	089b      	lsrs	r3, r3, #2
 8009c42:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (word_count--) {
 8009c44:	e008      	b.n	8009c58 <dfifo_write_packet+0x3a>
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	617b      	str	r3, [r7, #20]
  return *((uint32_t const *) mem);
 8009c4a:	697b      	ldr	r3, [r7, #20]
 8009c4c:	681a      	ldr	r2, [r3, #0]
    *tx_fifo = tu_unaligned_read32(src);
 8009c4e:	69fb      	ldr	r3, [r7, #28]
 8009c50:	601a      	str	r2, [r3, #0]
    src += 4;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	3304      	adds	r3, #4
 8009c56:	607b      	str	r3, [r7, #4]
  while (word_count--) {
 8009c58:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009c5a:	1e5a      	subs	r2, r3, #1
 8009c5c:	84fa      	strh	r2, [r7, #38]	@ 0x26
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d1f1      	bne.n	8009c46 <dfifo_write_packet+0x28>
  }

  // Write the remaining 1-3 bytes into fifo
  const uint8_t bytes_rem = len & 0x03;
 8009c62:	893b      	ldrh	r3, [r7, #8]
 8009c64:	b2db      	uxtb	r3, r3
 8009c66:	f003 0303 	and.w	r3, r3, #3
 8009c6a:	76fb      	strb	r3, [r7, #27]
  if (bytes_rem) {
 8009c6c:	7efb      	ldrb	r3, [r7, #27]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d019      	beq.n	8009ca6 <dfifo_write_packet+0x88>
    uint32_t tmp_word = src[0];
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	781b      	ldrb	r3, [r3, #0]
 8009c76:	623b      	str	r3, [r7, #32]
    if (bytes_rem > 1) {
 8009c78:	7efb      	ldrb	r3, [r7, #27]
 8009c7a:	2b01      	cmp	r3, #1
 8009c7c:	d906      	bls.n	8009c8c <dfifo_write_packet+0x6e>
      tmp_word |= (src[1] << 8);
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	3301      	adds	r3, #1
 8009c82:	781b      	ldrb	r3, [r3, #0]
 8009c84:	021b      	lsls	r3, r3, #8
 8009c86:	6a3a      	ldr	r2, [r7, #32]
 8009c88:	4313      	orrs	r3, r2
 8009c8a:	623b      	str	r3, [r7, #32]
    }
    if (bytes_rem > 2) {
 8009c8c:	7efb      	ldrb	r3, [r7, #27]
 8009c8e:	2b02      	cmp	r3, #2
 8009c90:	d906      	bls.n	8009ca0 <dfifo_write_packet+0x82>
      tmp_word |= (src[2] << 16);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	3302      	adds	r3, #2
 8009c96:	781b      	ldrb	r3, [r3, #0]
 8009c98:	041b      	lsls	r3, r3, #16
 8009c9a:	6a3a      	ldr	r2, [r7, #32]
 8009c9c:	4313      	orrs	r3, r2
 8009c9e:	623b      	str	r3, [r7, #32]
    }

    *tx_fifo = tmp_word;
 8009ca0:	69fb      	ldr	r3, [r7, #28]
 8009ca2:	6a3a      	ldr	r2, [r7, #32]
 8009ca4:	601a      	str	r2, [r3, #0]
  }
}
 8009ca6:	bf00      	nop
 8009ca8:	372c      	adds	r7, #44	@ 0x2c
 8009caa:	46bd      	mov	sp, r7
 8009cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb0:	4770      	bx	lr

08009cb2 <tu_edpt_claim>:

//--------------------------------------------------------------------+
// Endpoint Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_claim(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 8009cb2:	b480      	push	{r7}
 8009cb4:	b085      	sub	sp, #20
 8009cb6:	af00      	add	r7, sp, #0
 8009cb8:	6078      	str	r0, [r7, #4]
 8009cba:	6039      	str	r1, [r7, #0]
  (void) mutex;

  // pre-check to help reducing mutex lock
  TU_VERIFY(ep_state->busy == 0);
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	781b      	ldrb	r3, [r3, #0]
 8009cc0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009cc4:	b2db      	uxtb	r3, r3
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d001      	beq.n	8009cce <tu_edpt_claim+0x1c>
 8009cca:	2300      	movs	r3, #0
 8009ccc:	e027      	b.n	8009d1e <tu_edpt_claim+0x6c>
  TU_VERIFY(ep_state->claimed == 0);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	781b      	ldrb	r3, [r3, #0]
 8009cd2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009cd6:	b2db      	uxtb	r3, r3
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d001      	beq.n	8009ce0 <tu_edpt_claim+0x2e>
 8009cdc:	2300      	movs	r3, #0
 8009cde:	e01e      	b.n	8009d1e <tu_edpt_claim+0x6c>
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only claim the endpoint if it is not busy and not claimed yet.
  bool const available = (ep_state->busy == 0) && (ep_state->claimed == 0);
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	781b      	ldrb	r3, [r3, #0]
 8009ce4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009ce8:	b2db      	uxtb	r3, r3
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d108      	bne.n	8009d00 <tu_edpt_claim+0x4e>
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	781b      	ldrb	r3, [r3, #0]
 8009cf2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009cf6:	b2db      	uxtb	r3, r3
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d101      	bne.n	8009d00 <tu_edpt_claim+0x4e>
 8009cfc:	2301      	movs	r3, #1
 8009cfe:	e000      	b.n	8009d02 <tu_edpt_claim+0x50>
 8009d00:	2300      	movs	r3, #0
 8009d02:	73fb      	strb	r3, [r7, #15]
 8009d04:	7bfb      	ldrb	r3, [r7, #15]
 8009d06:	f003 0301 	and.w	r3, r3, #1
 8009d0a:	73fb      	strb	r3, [r7, #15]
  if (available) {
 8009d0c:	7bfb      	ldrb	r3, [r7, #15]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d004      	beq.n	8009d1c <tu_edpt_claim+0x6a>
    ep_state->claimed = 1;
 8009d12:	687a      	ldr	r2, [r7, #4]
 8009d14:	7813      	ldrb	r3, [r2, #0]
 8009d16:	f043 0304 	orr.w	r3, r3, #4
 8009d1a:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return available;
 8009d1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d1e:	4618      	mov	r0, r3
 8009d20:	3714      	adds	r7, #20
 8009d22:	46bd      	mov	sp, r7
 8009d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d28:	4770      	bx	lr

08009d2a <tu_edpt_release>:

bool tu_edpt_release(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 8009d2a:	b480      	push	{r7}
 8009d2c:	b085      	sub	sp, #20
 8009d2e:	af00      	add	r7, sp, #0
 8009d30:	6078      	str	r0, [r7, #4]
 8009d32:	6039      	str	r1, [r7, #0]
  (void) mutex;
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only release the endpoint if it is claimed and not busy
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	781b      	ldrb	r3, [r3, #0]
 8009d38:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009d3c:	b2db      	uxtb	r3, r3
 8009d3e:	2b01      	cmp	r3, #1
 8009d40:	d108      	bne.n	8009d54 <tu_edpt_release+0x2a>
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	781b      	ldrb	r3, [r3, #0]
 8009d46:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009d4a:	b2db      	uxtb	r3, r3
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d101      	bne.n	8009d54 <tu_edpt_release+0x2a>
 8009d50:	2301      	movs	r3, #1
 8009d52:	e000      	b.n	8009d56 <tu_edpt_release+0x2c>
 8009d54:	2300      	movs	r3, #0
 8009d56:	73fb      	strb	r3, [r7, #15]
 8009d58:	7bfb      	ldrb	r3, [r7, #15]
 8009d5a:	f003 0301 	and.w	r3, r3, #1
 8009d5e:	73fb      	strb	r3, [r7, #15]
  if (ret) {
 8009d60:	7bfb      	ldrb	r3, [r7, #15]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d004      	beq.n	8009d70 <tu_edpt_release+0x46>
    ep_state->claimed = 0;
 8009d66:	687a      	ldr	r2, [r7, #4]
 8009d68:	7813      	ldrb	r3, [r2, #0]
 8009d6a:	f023 0304 	bic.w	r3, r3, #4
 8009d6e:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return ret;
 8009d70:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d72:	4618      	mov	r0, r3
 8009d74:	3714      	adds	r7, #20
 8009d76:	46bd      	mov	sp, r7
 8009d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7c:	4770      	bx	lr
	...

08009d80 <tu_bind_driver_to_ep_itf>:
  return true;
}
#endif

bool tu_bind_driver_to_ep_itf(uint8_t driver_id, uint8_t ep2drv[][2], uint8_t itf2drv[], uint8_t itf_max,
                              const uint8_t *p_desc, uint16_t desc_len) {
 8009d80:	b480      	push	{r7}
 8009d82:	b093      	sub	sp, #76	@ 0x4c
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	60b9      	str	r1, [r7, #8]
 8009d88:	607a      	str	r2, [r7, #4]
 8009d8a:	461a      	mov	r2, r3
 8009d8c:	4603      	mov	r3, r0
 8009d8e:	73fb      	strb	r3, [r7, #15]
 8009d90:	4613      	mov	r3, r2
 8009d92:	73bb      	strb	r3, [r7, #14]
  const uint8_t *desc_end = p_desc + desc_len;
 8009d94:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8009d98:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009d9a:	4413      	add	r3, r2
 8009d9c:	647b      	str	r3, [r7, #68]	@ 0x44
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 8009d9e:	e058      	b.n	8009e52 <tu_bind_driver_to_ep_itf+0xd2>
 8009da0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009da2:	633b      	str	r3, [r7, #48]	@ 0x30
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8009da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009da6:	3301      	adds	r3, #1
 8009da8:	781b      	ldrb	r3, [r3, #0]
    const uint8_t desc_type = tu_desc_type(p_desc);
 8009daa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    if (desc_type == TUSB_DESC_ENDPOINT) {
 8009dae:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009db2:	2b05      	cmp	r3, #5
 8009db4:	d122      	bne.n	8009dfc <tu_bind_driver_to_ep_itf+0x7c>
      const uint8_t ep_addr  = ((const tusb_desc_endpoint_t *)p_desc)->bEndpointAddress;
 8009db6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009db8:	789b      	ldrb	r3, [r3, #2]
 8009dba:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8009dbe:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009dc2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8009dc6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009dca:	f003 030f 	and.w	r3, r3, #15
 8009dce:	b2db      	uxtb	r3, r3
      const uint8_t ep_num   = tu_edpt_number(ep_addr);
 8009dd0:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8009dd4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009dd8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8009ddc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009de0:	09db      	lsrs	r3, r3, #7
 8009de2:	b2db      	uxtb	r3, r3
      const uint8_t ep_dir   = tu_edpt_dir(ep_addr);
 8009de4:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
      ep2drv[ep_num][ep_dir] = driver_id;
 8009de8:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8009dec:	005b      	lsls	r3, r3, #1
 8009dee:	68ba      	ldr	r2, [r7, #8]
 8009df0:	441a      	add	r2, r3
 8009df2:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8009df6:	7bf9      	ldrb	r1, [r7, #15]
 8009df8:	54d1      	strb	r1, [r2, r3]
 8009dfa:	e020      	b.n	8009e3e <tu_bind_driver_to_ep_itf+0xbe>
    } else if (desc_type == TUSB_DESC_INTERFACE) {
 8009dfc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009e00:	2b04      	cmp	r3, #4
 8009e02:	d11c      	bne.n	8009e3e <tu_bind_driver_to_ep_itf+0xbe>
      const tusb_desc_interface_t *desc_itf = (const tusb_desc_interface_t *)p_desc;
 8009e04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e06:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if (desc_itf->bAlternateSetting == 0) {
 8009e08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e0a:	78db      	ldrb	r3, [r3, #3]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d116      	bne.n	8009e3e <tu_bind_driver_to_ep_itf+0xbe>
        TU_ASSERT(desc_itf->bInterfaceNumber < itf_max);
 8009e10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e12:	789b      	ldrb	r3, [r3, #2]
 8009e14:	7bba      	ldrb	r2, [r7, #14]
 8009e16:	429a      	cmp	r2, r3
 8009e18:	d80a      	bhi.n	8009e30 <tu_bind_driver_to_ep_itf+0xb0>
 8009e1a:	4b1f      	ldr	r3, [pc, #124]	@ (8009e98 <tu_bind_driver_to_ep_itf+0x118>)
 8009e1c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009e1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	f003 0301 	and.w	r3, r3, #1
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d000      	beq.n	8009e2c <tu_bind_driver_to_ep_itf+0xac>
 8009e2a:	be00      	bkpt	0x0000
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	e02d      	b.n	8009e8c <tu_bind_driver_to_ep_itf+0x10c>
        itf2drv[desc_itf->bInterfaceNumber] = driver_id;
 8009e30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e32:	789b      	ldrb	r3, [r3, #2]
 8009e34:	461a      	mov	r2, r3
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	4413      	add	r3, r2
 8009e3a:	7bfa      	ldrb	r2, [r7, #15]
 8009e3c:	701a      	strb	r2, [r3, #0]
 8009e3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e40:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009e42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e44:	627b      	str	r3, [r7, #36]	@ 0x24
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e48:	781b      	ldrb	r3, [r3, #0]
 8009e4a:	461a      	mov	r2, r3
 8009e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e4e:	4413      	add	r3, r2
      }
    }

    p_desc = tu_desc_next(p_desc);
 8009e50:	653b      	str	r3, [r7, #80]	@ 0x50
 8009e52:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e54:	623b      	str	r3, [r7, #32]
 8009e56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e58:	61fb      	str	r3, [r7, #28]
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 8009e5a:	6a3a      	ldr	r2, [r7, #32]
 8009e5c:	69fb      	ldr	r3, [r7, #28]
 8009e5e:	429a      	cmp	r2, r3
 8009e60:	d20d      	bcs.n	8009e7e <tu_bind_driver_to_ep_itf+0xfe>
 8009e62:	6a3b      	ldr	r3, [r7, #32]
 8009e64:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009e66:	69bb      	ldr	r3, [r7, #24]
 8009e68:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009e6a:	697b      	ldr	r3, [r7, #20]
 8009e6c:	781b      	ldrb	r3, [r3, #0]
 8009e6e:	461a      	mov	r2, r3
 8009e70:	697b      	ldr	r3, [r7, #20]
 8009e72:	4413      	add	r3, r2
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 8009e74:	69fa      	ldr	r2, [r7, #28]
 8009e76:	429a      	cmp	r2, r3
 8009e78:	d301      	bcc.n	8009e7e <tu_bind_driver_to_ep_itf+0xfe>
 8009e7a:	2301      	movs	r3, #1
 8009e7c:	e000      	b.n	8009e80 <tu_bind_driver_to_ep_itf+0x100>
 8009e7e:	2300      	movs	r3, #0
 8009e80:	f003 0301 	and.w	r3, r3, #1
 8009e84:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d18a      	bne.n	8009da0 <tu_bind_driver_to_ep_itf+0x20>
  }
  return true;
 8009e8a:	2301      	movs	r3, #1
}
 8009e8c:	4618      	mov	r0, r3
 8009e8e:	374c      	adds	r7, #76	@ 0x4c
 8009e90:	46bd      	mov	sp, r7
 8009e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e96:	4770      	bx	lr
 8009e98:	e000edf0 	.word	0xe000edf0

08009e9c <tu_edpt_stream_init>:
//--------------------------------------------------------------------+
// Endpoint Stream Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_stream_init(tu_edpt_stream_t *s, bool is_host, bool is_tx, bool overwritable, void *ff_buf,
                         uint16_t ff_bufsize, uint8_t *ep_buf, uint16_t ep_bufsize) {
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	b084      	sub	sp, #16
 8009ea0:	af02      	add	r7, sp, #8
 8009ea2:	6078      	str	r0, [r7, #4]
 8009ea4:	4608      	mov	r0, r1
 8009ea6:	4611      	mov	r1, r2
 8009ea8:	461a      	mov	r2, r3
 8009eaa:	4603      	mov	r3, r0
 8009eac:	70fb      	strb	r3, [r7, #3]
 8009eae:	460b      	mov	r3, r1
 8009eb0:	70bb      	strb	r3, [r7, #2]
 8009eb2:	4613      	mov	r3, r2
 8009eb4:	707b      	strb	r3, [r7, #1]
  (void) is_tx;

  #if CFG_TUSB_EDPT_STREAM_NO_FIFO_ENABLED == 0 // FIFO is required
  if (ff_buf == NULL || ff_bufsize == 0) {
 8009eb6:	693b      	ldr	r3, [r7, #16]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d002      	beq.n	8009ec2 <tu_edpt_stream_init+0x26>
 8009ebc:	8abb      	ldrh	r3, [r7, #20]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d101      	bne.n	8009ec6 <tu_edpt_stream_init+0x2a>
    return false;
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	e013      	b.n	8009eee <tu_edpt_stream_init+0x52>
  }
  #endif

  s->is_host = is_host;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	78fa      	ldrb	r2, [r7, #3]
 8009eca:	705a      	strb	r2, [r3, #1]
  tu_fifo_config(&s->ff, ff_buf, ff_bufsize, 1, overwritable);
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	f103 000c 	add.w	r0, r3, #12
 8009ed2:	8aba      	ldrh	r2, [r7, #20]
 8009ed4:	787b      	ldrb	r3, [r7, #1]
 8009ed6:	9300      	str	r3, [sp, #0]
 8009ed8:	2301      	movs	r3, #1
 8009eda:	6939      	ldr	r1, [r7, #16]
 8009edc:	f7fa ffba 	bl	8004e54 <tu_fifo_config>
    osal_mutex_t new_mutex = osal_mutex_create(&s->ff_mutexdef);
    tu_fifo_config_mutex(&s->ff, is_tx ? new_mutex : NULL, is_tx ? NULL : new_mutex);
  }
  #endif

  s->ep_buf = ep_buf;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	69ba      	ldr	r2, [r7, #24]
 8009ee4:	609a      	str	r2, [r3, #8]
  s->ep_bufsize = ep_bufsize;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	8bba      	ldrh	r2, [r7, #28]
 8009eea:	80da      	strh	r2, [r3, #6]

  return true;
 8009eec:	2301      	movs	r3, #1
}
 8009eee:	4618      	mov	r0, r3
 8009ef0:	3708      	adds	r7, #8
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	bd80      	pop	{r7, pc}

08009ef6 <stream_claim>:

static bool stream_claim(tu_edpt_stream_t *s) {
 8009ef6:	b580      	push	{r7, lr}
 8009ef8:	b082      	sub	sp, #8
 8009efa:	af00      	add	r7, sp, #0
 8009efc:	6078      	str	r0, [r7, #4]
  TU_VERIFY(s->ep_addr != 0); // must be opened
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	789b      	ldrb	r3, [r3, #2]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d101      	bne.n	8009f0a <stream_claim+0x14>
 8009f06:	2300      	movs	r3, #0
 8009f08:	e00e      	b.n	8009f28 <stream_claim+0x32>
  if (s->is_host) {
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	785b      	ldrb	r3, [r3, #1]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d109      	bne.n	8009f26 <stream_claim+0x30>
    #if CFG_TUH_ENABLED
    return usbh_edpt_claim(s->hwid, s->ep_addr);
  #endif
  } else {
    #if CFG_TUD_ENABLED
    return usbd_edpt_claim(s->hwid, s->ep_addr);
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	781a      	ldrb	r2, [r3, #0]
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	789b      	ldrb	r3, [r3, #2]
 8009f1a:	4619      	mov	r1, r3
 8009f1c:	4610      	mov	r0, r2
 8009f1e:	f7fd f97f 	bl	8007220 <usbd_edpt_claim>
 8009f22:	4603      	mov	r3, r0
 8009f24:	e000      	b.n	8009f28 <stream_claim+0x32>
  #endif
  }
  return false;
 8009f26:	2300      	movs	r3, #0
}
 8009f28:	4618      	mov	r0, r3
 8009f2a:	3708      	adds	r7, #8
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	bd80      	pop	{r7, pc}

08009f30 <stream_xfer>:

static bool stream_xfer(tu_edpt_stream_t *s, uint16_t count) {
 8009f30:	b590      	push	{r4, r7, lr}
 8009f32:	b085      	sub	sp, #20
 8009f34:	af02      	add	r7, sp, #8
 8009f36:	6078      	str	r0, [r7, #4]
 8009f38:	460b      	mov	r3, r1
 8009f3a:	807b      	strh	r3, [r7, #2]
  if (s->is_host) {
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	785b      	ldrb	r3, [r3, #1]
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d123      	bne.n	8009f8c <stream_xfer+0x5c>
    #if CFG_TUH_ENABLED
    return usbh_edpt_xfer(s->hwid, s->ep_addr, count ? s->ep_buf : NULL, count);
  #endif
  } else {
    #if CFG_TUD_ENABLED
    if (s->ep_buf == NULL) {
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	689b      	ldr	r3, [r3, #8]
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d10d      	bne.n	8009f68 <stream_xfer+0x38>
      return usbd_edpt_xfer_fifo(s->hwid, s->ep_addr, &s->ff, count, false);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	7818      	ldrb	r0, [r3, #0]
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	7899      	ldrb	r1, [r3, #2]
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	f103 020c 	add.w	r2, r3, #12
 8009f5a:	887b      	ldrh	r3, [r7, #2]
 8009f5c:	2400      	movs	r4, #0
 8009f5e:	9400      	str	r4, [sp, #0]
 8009f60:	f7fd fa2c 	bl	80073bc <usbd_edpt_xfer_fifo>
 8009f64:	4603      	mov	r3, r0
 8009f66:	e012      	b.n	8009f8e <stream_xfer+0x5e>
    } else {
      return usbd_edpt_xfer(s->hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	7818      	ldrb	r0, [r3, #0]
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	7899      	ldrb	r1, [r3, #2]
 8009f70:	887b      	ldrh	r3, [r7, #2]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d002      	beq.n	8009f7c <stream_xfer+0x4c>
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	689a      	ldr	r2, [r3, #8]
 8009f7a:	e000      	b.n	8009f7e <stream_xfer+0x4e>
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	887b      	ldrh	r3, [r7, #2]
 8009f80:	2400      	movs	r4, #0
 8009f82:	9400      	str	r4, [sp, #0]
 8009f84:	f7fd f9a0 	bl	80072c8 <usbd_edpt_xfer>
 8009f88:	4603      	mov	r3, r0
 8009f8a:	e000      	b.n	8009f8e <stream_xfer+0x5e>
    }
  #endif
  }
  return false;
 8009f8c:	2300      	movs	r3, #0
}
 8009f8e:	4618      	mov	r0, r3
 8009f90:	370c      	adds	r7, #12
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bd90      	pop	{r4, r7, pc}

08009f96 <stream_release>:

static bool stream_release(tu_edpt_stream_t *s) {
 8009f96:	b580      	push	{r7, lr}
 8009f98:	b082      	sub	sp, #8
 8009f9a:	af00      	add	r7, sp, #0
 8009f9c:	6078      	str	r0, [r7, #4]
  if (s->is_host) {
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	785b      	ldrb	r3, [r3, #1]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d109      	bne.n	8009fba <stream_release+0x24>
    #if CFG_TUH_ENABLED
    return usbh_edpt_release(s->hwid, s->ep_addr);
  #endif
  } else {
    #if CFG_TUD_ENABLED
    return usbd_edpt_release(s->hwid, s->ep_addr);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	781a      	ldrb	r2, [r3, #0]
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	789b      	ldrb	r3, [r3, #2]
 8009fae:	4619      	mov	r1, r3
 8009fb0:	4610      	mov	r0, r2
 8009fb2:	f7fd f95f 	bl	8007274 <usbd_edpt_release>
 8009fb6:	4603      	mov	r3, r0
 8009fb8:	e000      	b.n	8009fbc <stream_release+0x26>
  #endif
  }
  return false;
 8009fba:	2300      	movs	r3, #0
}
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	3708      	adds	r7, #8
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	bd80      	pop	{r7, pc}

08009fc4 <tu_edpt_stream_write_zlp_if_needed>:

//--------------------------------------------------------------------+
// Stream Write
//--------------------------------------------------------------------+
bool tu_edpt_stream_write_zlp_if_needed(tu_edpt_stream_t *s, uint32_t last_xferred_bytes) {
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b086      	sub	sp, #24
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
 8009fcc:	6039      	str	r1, [r7, #0]
  // ZLP condition: no pending data, last transferred bytes is multiple of packet size
  TU_VERIFY(tu_fifo_empty(&s->ff) && last_xferred_bytes > 0 && (0 == (last_xferred_bytes & (s->mps - 1))));
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	330c      	adds	r3, #12
 8009fd2:	613b      	str	r3, [r7, #16]
  const uint16_t wr_idx = f->wr_idx;
 8009fd4:	693b      	ldr	r3, [r7, #16]
 8009fd6:	891b      	ldrh	r3, [r3, #8]
 8009fd8:	81fb      	strh	r3, [r7, #14]
  const uint16_t rd_idx = f->rd_idx;
 8009fda:	693b      	ldr	r3, [r7, #16]
 8009fdc:	895b      	ldrh	r3, [r3, #10]
 8009fde:	81bb      	strh	r3, [r7, #12]
  return wr_idx == rd_idx;
 8009fe0:	89fa      	ldrh	r2, [r7, #14]
 8009fe2:	89bb      	ldrh	r3, [r7, #12]
 8009fe4:	429a      	cmp	r2, r3
 8009fe6:	bf0c      	ite	eq
 8009fe8:	2301      	moveq	r3, #1
 8009fea:	2300      	movne	r3, #0
 8009fec:	b2db      	uxtb	r3, r3
 8009fee:	f083 0301 	eor.w	r3, r3, #1
 8009ff2:	b2db      	uxtb	r3, r3
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d10a      	bne.n	800a00e <tu_edpt_stream_write_zlp_if_needed+0x4a>
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d007      	beq.n	800a00e <tu_edpt_stream_write_zlp_if_needed+0x4a>
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	889b      	ldrh	r3, [r3, #4]
 800a002:	3b01      	subs	r3, #1
 800a004:	461a      	mov	r2, r3
 800a006:	683b      	ldr	r3, [r7, #0]
 800a008:	4013      	ands	r3, r2
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d001      	beq.n	800a012 <tu_edpt_stream_write_zlp_if_needed+0x4e>
 800a00e:	2300      	movs	r3, #0
 800a010:	e020      	b.n	800a054 <tu_edpt_stream_write_zlp_if_needed+0x90>
  TU_VERIFY(stream_claim(s));
 800a012:	6878      	ldr	r0, [r7, #4]
 800a014:	f7ff ff6f 	bl	8009ef6 <stream_claim>
 800a018:	4603      	mov	r3, r0
 800a01a:	f083 0301 	eor.w	r3, r3, #1
 800a01e:	b2db      	uxtb	r3, r3
 800a020:	2b00      	cmp	r3, #0
 800a022:	d001      	beq.n	800a028 <tu_edpt_stream_write_zlp_if_needed+0x64>
 800a024:	2300      	movs	r3, #0
 800a026:	e015      	b.n	800a054 <tu_edpt_stream_write_zlp_if_needed+0x90>
  TU_ASSERT(stream_xfer(s, 0));
 800a028:	2100      	movs	r1, #0
 800a02a:	6878      	ldr	r0, [r7, #4]
 800a02c:	f7ff ff80 	bl	8009f30 <stream_xfer>
 800a030:	4603      	mov	r3, r0
 800a032:	f083 0301 	eor.w	r3, r3, #1
 800a036:	b2db      	uxtb	r3, r3
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d00a      	beq.n	800a052 <tu_edpt_stream_write_zlp_if_needed+0x8e>
 800a03c:	4b07      	ldr	r3, [pc, #28]	@ (800a05c <tu_edpt_stream_write_zlp_if_needed+0x98>)
 800a03e:	617b      	str	r3, [r7, #20]
 800a040:	697b      	ldr	r3, [r7, #20]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	f003 0301 	and.w	r3, r3, #1
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d000      	beq.n	800a04e <tu_edpt_stream_write_zlp_if_needed+0x8a>
 800a04c:	be00      	bkpt	0x0000
 800a04e:	2300      	movs	r3, #0
 800a050:	e000      	b.n	800a054 <tu_edpt_stream_write_zlp_if_needed+0x90>
  return true;
 800a052:	2301      	movs	r3, #1
}
 800a054:	4618      	mov	r0, r3
 800a056:	3718      	adds	r7, #24
 800a058:	46bd      	mov	sp, r7
 800a05a:	bd80      	pop	{r7, pc}
 800a05c:	e000edf0 	.word	0xe000edf0

0800a060 <tu_edpt_stream_write_xfer>:

uint32_t tu_edpt_stream_write_xfer(tu_edpt_stream_t *s) {
 800a060:	b580      	push	{r7, lr}
 800a062:	b08c      	sub	sp, #48	@ 0x30
 800a064:	af00      	add	r7, sp, #0
 800a066:	6078      	str	r0, [r7, #4]
  const uint16_t ff_count = tu_fifo_count(&s->ff);
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	330c      	adds	r3, #12
 800a06c:	627b      	str	r3, [r7, #36]	@ 0x24
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800a06e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a070:	8899      	ldrh	r1, [r3, #4]
 800a072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a074:	891b      	ldrh	r3, [r3, #8]
 800a076:	b29a      	uxth	r2, r3
 800a078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a07a:	895b      	ldrh	r3, [r3, #10]
 800a07c:	b29b      	uxth	r3, r3
 800a07e:	8479      	strh	r1, [r7, #34]	@ 0x22
 800a080:	843a      	strh	r2, [r7, #32]
 800a082:	83fb      	strh	r3, [r7, #30]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 800a084:	8c3a      	ldrh	r2, [r7, #32]
 800a086:	8bfb      	ldrh	r3, [r7, #30]
 800a088:	1ad3      	subs	r3, r2, r3
 800a08a:	61bb      	str	r3, [r7, #24]
  if (diff >= 0) {
 800a08c:	69bb      	ldr	r3, [r7, #24]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	db02      	blt.n	800a098 <tu_edpt_stream_write_xfer+0x38>
    return (uint16_t)diff;
 800a092:	69bb      	ldr	r3, [r7, #24]
 800a094:	b29b      	uxth	r3, r3
 800a096:	e006      	b.n	800a0a6 <tu_edpt_stream_write_xfer+0x46>
    return (uint16_t)(2 * depth + diff);
 800a098:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a09a:	005b      	lsls	r3, r3, #1
 800a09c:	b29a      	uxth	r2, r3
 800a09e:	69bb      	ldr	r3, [r7, #24]
 800a0a0:	b29b      	uxth	r3, r3
 800a0a2:	4413      	add	r3, r2
 800a0a4:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800a0a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a0a8:	8892      	ldrh	r2, [r2, #4]
 800a0aa:	82fb      	strh	r3, [r7, #22]
 800a0ac:	4613      	mov	r3, r2
 800a0ae:	82bb      	strh	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800a0b0:	8afa      	ldrh	r2, [r7, #22]
 800a0b2:	8abb      	ldrh	r3, [r7, #20]
 800a0b4:	4293      	cmp	r3, r2
 800a0b6:	bf28      	it	cs
 800a0b8:	4613      	movcs	r3, r2
 800a0ba:	b29b      	uxth	r3, r3
 800a0bc:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  TU_VERIFY(ff_count > 0, 0); // skip if no data
 800a0be:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d101      	bne.n	800a0c8 <tu_edpt_stream_write_xfer+0x68>
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	e043      	b.n	800a150 <tu_edpt_stream_write_xfer+0xf0>
  TU_VERIFY(stream_claim(s), 0);
 800a0c8:	6878      	ldr	r0, [r7, #4]
 800a0ca:	f7ff ff14 	bl	8009ef6 <stream_claim>
 800a0ce:	4603      	mov	r3, r0
 800a0d0:	f083 0301 	eor.w	r3, r3, #1
 800a0d4:	b2db      	uxtb	r3, r3
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d001      	beq.n	800a0de <tu_edpt_stream_write_xfer+0x7e>
 800a0da:	2300      	movs	r3, #0
 800a0dc:	e038      	b.n	800a150 <tu_edpt_stream_write_xfer+0xf0>

  // Pull data from FIFO -> EP buf
  uint16_t count;
  if (s->ep_buf == NULL) {
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	689b      	ldr	r3, [r3, #8]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d102      	bne.n	800a0ec <tu_edpt_stream_write_xfer+0x8c>
    count = ff_count;
 800a0e6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800a0e8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800a0ea:	e012      	b.n	800a112 <tu_edpt_stream_write_xfer+0xb2>
  } else {
    count = tu_fifo_read_n(&s->ff, s->ep_buf, s->ep_bufsize);
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	f103 020c 	add.w	r2, r3, #12
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	689b      	ldr	r3, [r3, #8]
 800a0f6:	6879      	ldr	r1, [r7, #4]
 800a0f8:	88c9      	ldrh	r1, [r1, #6]
 800a0fa:	613a      	str	r2, [r7, #16]
 800a0fc:	60fb      	str	r3, [r7, #12]
 800a0fe:	460b      	mov	r3, r1
 800a100:	817b      	strh	r3, [r7, #10]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 800a102:	897a      	ldrh	r2, [r7, #10]
 800a104:	2300      	movs	r3, #0
 800a106:	68f9      	ldr	r1, [r7, #12]
 800a108:	6938      	ldr	r0, [r7, #16]
 800a10a:	f7fb fa0f 	bl	800552c <tu_fifo_read_n_access_mode>
 800a10e:	4603      	mov	r3, r0
 800a110:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  }

  if (count > 0) {
 800a112:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a114:	2b00      	cmp	r3, #0
 800a116:	d017      	beq.n	800a148 <tu_edpt_stream_write_xfer+0xe8>
    TU_ASSERT(stream_xfer(s, count), 0);
 800a118:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a11a:	4619      	mov	r1, r3
 800a11c:	6878      	ldr	r0, [r7, #4]
 800a11e:	f7ff ff07 	bl	8009f30 <stream_xfer>
 800a122:	4603      	mov	r3, r0
 800a124:	f083 0301 	eor.w	r3, r3, #1
 800a128:	b2db      	uxtb	r3, r3
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d00a      	beq.n	800a144 <tu_edpt_stream_write_xfer+0xe4>
 800a12e:	4b0a      	ldr	r3, [pc, #40]	@ (800a158 <tu_edpt_stream_write_xfer+0xf8>)
 800a130:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	f003 0301 	and.w	r3, r3, #1
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d000      	beq.n	800a140 <tu_edpt_stream_write_xfer+0xe0>
 800a13e:	be00      	bkpt	0x0000
 800a140:	2300      	movs	r3, #0
 800a142:	e005      	b.n	800a150 <tu_edpt_stream_write_xfer+0xf0>
    return count;
 800a144:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a146:	e003      	b.n	800a150 <tu_edpt_stream_write_xfer+0xf0>
  } else {
    // Release endpoint since we don't make any transfer
    // Note: data is dropped if terminal is not connected
    stream_release(s);
 800a148:	6878      	ldr	r0, [r7, #4]
 800a14a:	f7ff ff24 	bl	8009f96 <stream_release>
    return 0;
 800a14e:	2300      	movs	r3, #0
  }
}
 800a150:	4618      	mov	r0, r3
 800a152:	3730      	adds	r7, #48	@ 0x30
 800a154:	46bd      	mov	sp, r7
 800a156:	bd80      	pop	{r7, pc}
 800a158:	e000edf0 	.word	0xe000edf0

0800a15c <tu_edpt_stream_write>:

uint32_t tu_edpt_stream_write(tu_edpt_stream_t *s, const void *buffer, uint32_t bufsize) {
 800a15c:	b580      	push	{r7, lr}
 800a15e:	b08e      	sub	sp, #56	@ 0x38
 800a160:	af00      	add	r7, sp, #0
 800a162:	60f8      	str	r0, [r7, #12]
 800a164:	60b9      	str	r1, [r7, #8]
 800a166:	607a      	str	r2, [r7, #4]
  TU_VERIFY(bufsize > 0);
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d101      	bne.n	800a172 <tu_edpt_stream_write+0x16>
 800a16e:	2300      	movs	r3, #0
 800a170:	e04b      	b.n	800a20a <tu_edpt_stream_write+0xae>

    return xact_len;
  } else
  #endif
  {
    const uint16_t ret = tu_fifo_write_n(&s->ff, buffer, (uint16_t) bufsize);
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	330c      	adds	r3, #12
 800a176:	687a      	ldr	r2, [r7, #4]
 800a178:	b292      	uxth	r2, r2
 800a17a:	61fb      	str	r3, [r7, #28]
 800a17c:	68bb      	ldr	r3, [r7, #8]
 800a17e:	61bb      	str	r3, [r7, #24]
 800a180:	4613      	mov	r3, r2
 800a182:	82fb      	strh	r3, [r7, #22]
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 800a184:	8afa      	ldrh	r2, [r7, #22]
 800a186:	2300      	movs	r3, #0
 800a188:	69b9      	ldr	r1, [r7, #24]
 800a18a:	69f8      	ldr	r0, [r7, #28]
 800a18c:	f7fb f9fd 	bl	800558a <tu_fifo_write_n_access_mode>
 800a190:	4603      	mov	r3, r0
 800a192:	86fb      	strh	r3, [r7, #54]	@ 0x36

    // flush if fifo has more than packet size or
    // in rare case: fifo depth is configured too small (which never reach packet size)
    if ((tu_fifo_count(&s->ff) >= s->mps) || (tu_fifo_depth(&s->ff) < s->mps)) {
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	330c      	adds	r3, #12
 800a198:	633b      	str	r3, [r7, #48]	@ 0x30
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800a19a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a19c:	8899      	ldrh	r1, [r3, #4]
 800a19e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1a0:	891b      	ldrh	r3, [r3, #8]
 800a1a2:	b29a      	uxth	r2, r3
 800a1a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1a6:	895b      	ldrh	r3, [r3, #10]
 800a1a8:	b29b      	uxth	r3, r3
 800a1aa:	85f9      	strh	r1, [r7, #46]	@ 0x2e
 800a1ac:	85ba      	strh	r2, [r7, #44]	@ 0x2c
 800a1ae:	857b      	strh	r3, [r7, #42]	@ 0x2a
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 800a1b0:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800a1b2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a1b4:	1ad3      	subs	r3, r2, r3
 800a1b6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (diff >= 0) {
 800a1b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	db02      	blt.n	800a1c4 <tu_edpt_stream_write+0x68>
    return (uint16_t)diff;
 800a1be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1c0:	b29b      	uxth	r3, r3
 800a1c2:	e006      	b.n	800a1d2 <tu_edpt_stream_write+0x76>
    return (uint16_t)(2 * depth + diff);
 800a1c4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a1c6:	005b      	lsls	r3, r3, #1
 800a1c8:	b29a      	uxth	r2, r3
 800a1ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1cc:	b29b      	uxth	r3, r3
 800a1ce:	4413      	add	r3, r2
 800a1d0:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800a1d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a1d4:	8892      	ldrh	r2, [r2, #4]
 800a1d6:	847b      	strh	r3, [r7, #34]	@ 0x22
 800a1d8:	4613      	mov	r3, r2
 800a1da:	843b      	strh	r3, [r7, #32]
 800a1dc:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800a1de:	8c3b      	ldrh	r3, [r7, #32]
 800a1e0:	4293      	cmp	r3, r2
 800a1e2:	bf28      	it	cs
 800a1e4:	4613      	movcs	r3, r2
 800a1e6:	b29a      	uxth	r2, r3
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	889b      	ldrh	r3, [r3, #4]
 800a1ec:	429a      	cmp	r2, r3
 800a1ee:	d208      	bcs.n	800a202 <tu_edpt_stream_write+0xa6>
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	330c      	adds	r3, #12
 800a1f4:	613b      	str	r3, [r7, #16]
  return f->depth;
 800a1f6:	693b      	ldr	r3, [r7, #16]
 800a1f8:	889a      	ldrh	r2, [r3, #4]
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	889b      	ldrh	r3, [r3, #4]
 800a1fe:	429a      	cmp	r2, r3
 800a200:	d202      	bcs.n	800a208 <tu_edpt_stream_write+0xac>
      tu_edpt_stream_write_xfer(s);
 800a202:	68f8      	ldr	r0, [r7, #12]
 800a204:	f7ff ff2c 	bl	800a060 <tu_edpt_stream_write_xfer>
    }
    return ret;
 800a208:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
  }
}
 800a20a:	4618      	mov	r0, r3
 800a20c:	3738      	adds	r7, #56	@ 0x38
 800a20e:	46bd      	mov	sp, r7
 800a210:	bd80      	pop	{r7, pc}

0800a212 <tu_edpt_stream_write_available>:

uint32_t tu_edpt_stream_write_available(tu_edpt_stream_t *s) {
 800a212:	b480      	push	{r7}
 800a214:	b089      	sub	sp, #36	@ 0x24
 800a216:	af00      	add	r7, sp, #0
 800a218:	6078      	str	r0, [r7, #4]
    }
    return is_busy ? 0 : s->ep_bufsize;
  } else
  #endif
  {
    return (uint32_t)tu_fifo_remaining(&s->ff);
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	330c      	adds	r3, #12
 800a21e:	61fb      	str	r3, [r7, #28]
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_remaining(const tu_fifo_t *f) {
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 800a220:	69fb      	ldr	r3, [r7, #28]
 800a222:	8899      	ldrh	r1, [r3, #4]
 800a224:	69fb      	ldr	r3, [r7, #28]
 800a226:	891b      	ldrh	r3, [r3, #8]
 800a228:	b29a      	uxth	r2, r3
 800a22a:	69fb      	ldr	r3, [r7, #28]
 800a22c:	895b      	ldrh	r3, [r3, #10]
 800a22e:	b29b      	uxth	r3, r3
 800a230:	8379      	strh	r1, [r7, #26]
 800a232:	833a      	strh	r2, [r7, #24]
 800a234:	82fb      	strh	r3, [r7, #22]
 800a236:	8b7b      	ldrh	r3, [r7, #26]
 800a238:	82bb      	strh	r3, [r7, #20]
 800a23a:	8b3b      	ldrh	r3, [r7, #24]
 800a23c:	827b      	strh	r3, [r7, #18]
 800a23e:	8afb      	ldrh	r3, [r7, #22]
 800a240:	823b      	strh	r3, [r7, #16]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 800a242:	8a7a      	ldrh	r2, [r7, #18]
 800a244:	8a3b      	ldrh	r3, [r7, #16]
 800a246:	1ad3      	subs	r3, r2, r3
 800a248:	60fb      	str	r3, [r7, #12]
  if (diff >= 0) {
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	db02      	blt.n	800a256 <tu_edpt_stream_write_available+0x44>
    return (uint16_t)diff;
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	b29b      	uxth	r3, r3
 800a254:	e006      	b.n	800a264 <tu_edpt_stream_write_available+0x52>
    return (uint16_t)(2 * depth + diff);
 800a256:	8abb      	ldrh	r3, [r7, #20]
 800a258:	005b      	lsls	r3, r3, #1
 800a25a:	b29a      	uxth	r2, r3
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	b29b      	uxth	r3, r3
 800a260:	4413      	add	r3, r2
 800a262:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800a264:	817b      	strh	r3, [r7, #10]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800a266:	8b7a      	ldrh	r2, [r7, #26]
 800a268:	897b      	ldrh	r3, [r7, #10]
 800a26a:	429a      	cmp	r2, r3
 800a26c:	d904      	bls.n	800a278 <tu_edpt_stream_write_available+0x66>
 800a26e:	8b7a      	ldrh	r2, [r7, #26]
 800a270:	897b      	ldrh	r3, [r7, #10]
 800a272:	1ad3      	subs	r3, r2, r3
 800a274:	b29b      	uxth	r3, r3
 800a276:	e000      	b.n	800a27a <tu_edpt_stream_write_available+0x68>
 800a278:	2300      	movs	r3, #0
  }
}
 800a27a:	4618      	mov	r0, r3
 800a27c:	3724      	adds	r7, #36	@ 0x24
 800a27e:	46bd      	mov	sp, r7
 800a280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a284:	4770      	bx	lr
	...

0800a288 <tu_edpt_stream_read_xfer>:

//--------------------------------------------------------------------+
// Stream Read
//--------------------------------------------------------------------+
uint32_t tu_edpt_stream_read_xfer(tu_edpt_stream_t *s) {
 800a288:	b580      	push	{r7, lr}
 800a28a:	b092      	sub	sp, #72	@ 0x48
 800a28c:	af00      	add	r7, sp, #0
 800a28e:	6078      	str	r0, [r7, #4]
    TU_ASSERT(stream_xfer(s, s->ep_bufsize), 0);
    return s->ep_bufsize;
  } else
  #endif
  {
    uint16_t available = tu_fifo_remaining(&s->ff);
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	330c      	adds	r3, #12
 800a294:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 800a296:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a298:	8899      	ldrh	r1, [r3, #4]
 800a29a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a29c:	891b      	ldrh	r3, [r3, #8]
 800a29e:	b29a      	uxth	r2, r3
 800a2a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a2a2:	895b      	ldrh	r3, [r3, #10]
 800a2a4:	b29b      	uxth	r3, r3
 800a2a6:	8779      	strh	r1, [r7, #58]	@ 0x3a
 800a2a8:	873a      	strh	r2, [r7, #56]	@ 0x38
 800a2aa:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800a2ac:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a2ae:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800a2b0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800a2b2:	867b      	strh	r3, [r7, #50]	@ 0x32
 800a2b4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a2b6:	863b      	strh	r3, [r7, #48]	@ 0x30
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 800a2b8:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800a2ba:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800a2bc:	1ad3      	subs	r3, r2, r3
 800a2be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (diff >= 0) {
 800a2c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	db02      	blt.n	800a2cc <tu_edpt_stream_read_xfer+0x44>
    return (uint16_t)diff;
 800a2c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2c8:	b29b      	uxth	r3, r3
 800a2ca:	e006      	b.n	800a2da <tu_edpt_stream_read_xfer+0x52>
    return (uint16_t)(2 * depth + diff);
 800a2cc:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800a2ce:	005b      	lsls	r3, r3, #1
 800a2d0:	b29a      	uxth	r2, r3
 800a2d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2d4:	b29b      	uxth	r3, r3
 800a2d6:	4413      	add	r3, r2
 800a2d8:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800a2da:	857b      	strh	r3, [r7, #42]	@ 0x2a
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800a2dc:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800a2de:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a2e0:	429a      	cmp	r2, r3
 800a2e2:	d904      	bls.n	800a2ee <tu_edpt_stream_read_xfer+0x66>
 800a2e4:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800a2e6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a2e8:	1ad3      	subs	r3, r2, r3
 800a2ea:	b29b      	uxth	r3, r3
 800a2ec:	e000      	b.n	800a2f0 <tu_edpt_stream_read_xfer+0x68>
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

    // Prepare for incoming data but only allow what we can store in the ring buffer.
    // TODO Actually we can still carry out the transfer, keeping count of received bytes
    // and slowly move it to the FIFO when read().
    // This pre-check reduces endpoint claiming
    TU_VERIFY(available >= s->mps);
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	889b      	ldrh	r3, [r3, #4]
 800a2f8:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800a2fc:	429a      	cmp	r2, r3
 800a2fe:	d201      	bcs.n	800a304 <tu_edpt_stream_read_xfer+0x7c>
 800a300:	2300      	movs	r3, #0
 800a302:	e07e      	b.n	800a402 <tu_edpt_stream_read_xfer+0x17a>
    TU_VERIFY(stream_claim(s), 0);
 800a304:	6878      	ldr	r0, [r7, #4]
 800a306:	f7ff fdf6 	bl	8009ef6 <stream_claim>
 800a30a:	4603      	mov	r3, r0
 800a30c:	f083 0301 	eor.w	r3, r3, #1
 800a310:	b2db      	uxtb	r3, r3
 800a312:	2b00      	cmp	r3, #0
 800a314:	d001      	beq.n	800a31a <tu_edpt_stream_read_xfer+0x92>
 800a316:	2300      	movs	r3, #0
 800a318:	e073      	b.n	800a402 <tu_edpt_stream_read_xfer+0x17a>
    available = tu_fifo_remaining(&s->ff); // re-get available since fifo can be changed
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	330c      	adds	r3, #12
 800a31e:	627b      	str	r3, [r7, #36]	@ 0x24
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 800a320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a322:	8899      	ldrh	r1, [r3, #4]
 800a324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a326:	891b      	ldrh	r3, [r3, #8]
 800a328:	b29a      	uxth	r2, r3
 800a32a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a32c:	895b      	ldrh	r3, [r3, #10]
 800a32e:	b29b      	uxth	r3, r3
 800a330:	8479      	strh	r1, [r7, #34]	@ 0x22
 800a332:	843a      	strh	r2, [r7, #32]
 800a334:	83fb      	strh	r3, [r7, #30]
 800a336:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a338:	83bb      	strh	r3, [r7, #28]
 800a33a:	8c3b      	ldrh	r3, [r7, #32]
 800a33c:	837b      	strh	r3, [r7, #26]
 800a33e:	8bfb      	ldrh	r3, [r7, #30]
 800a340:	833b      	strh	r3, [r7, #24]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 800a342:	8b7a      	ldrh	r2, [r7, #26]
 800a344:	8b3b      	ldrh	r3, [r7, #24]
 800a346:	1ad3      	subs	r3, r2, r3
 800a348:	617b      	str	r3, [r7, #20]
  if (diff >= 0) {
 800a34a:	697b      	ldr	r3, [r7, #20]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	db02      	blt.n	800a356 <tu_edpt_stream_read_xfer+0xce>
    return (uint16_t)diff;
 800a350:	697b      	ldr	r3, [r7, #20]
 800a352:	b29b      	uxth	r3, r3
 800a354:	e006      	b.n	800a364 <tu_edpt_stream_read_xfer+0xdc>
    return (uint16_t)(2 * depth + diff);
 800a356:	8bbb      	ldrh	r3, [r7, #28]
 800a358:	005b      	lsls	r3, r3, #1
 800a35a:	b29a      	uxth	r2, r3
 800a35c:	697b      	ldr	r3, [r7, #20]
 800a35e:	b29b      	uxth	r3, r3
 800a360:	4413      	add	r3, r2
 800a362:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800a364:	827b      	strh	r3, [r7, #18]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800a366:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800a368:	8a7b      	ldrh	r3, [r7, #18]
 800a36a:	429a      	cmp	r2, r3
 800a36c:	d904      	bls.n	800a378 <tu_edpt_stream_read_xfer+0xf0>
 800a36e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800a370:	8a7b      	ldrh	r3, [r7, #18]
 800a372:	1ad3      	subs	r3, r2, r3
 800a374:	b29b      	uxth	r3, r3
 800a376:	e000      	b.n	800a37a <tu_edpt_stream_read_xfer+0xf2>
 800a378:	2300      	movs	r3, #0
 800a37a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

    if (available >= s->mps) {
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	889b      	ldrh	r3, [r3, #4]
 800a382:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800a386:	429a      	cmp	r2, r3
 800a388:	d337      	bcc.n	800a3fa <tu_edpt_stream_read_xfer+0x172>
      // multiple of packet size limit by ep bufsize
      uint16_t count = (uint16_t) (available & ~(s->mps - 1));
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	889b      	ldrh	r3, [r3, #4]
 800a38e:	425b      	negs	r3, r3
 800a390:	b29b      	uxth	r3, r3
 800a392:	b21a      	sxth	r2, r3
 800a394:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	@ 0x44
 800a398:	4013      	ands	r3, r2
 800a39a:	b21b      	sxth	r3, r3
 800a39c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      if (s->ep_buf != NULL) {
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	689b      	ldr	r3, [r3, #8]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d00e      	beq.n	800a3c6 <tu_edpt_stream_read_xfer+0x13e>
        count = tu_min16(count, s->ep_bufsize);
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	88da      	ldrh	r2, [r3, #6]
 800a3ac:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a3b0:	823b      	strh	r3, [r7, #16]
 800a3b2:	4613      	mov	r3, r2
 800a3b4:	81fb      	strh	r3, [r7, #14]
 800a3b6:	8a3a      	ldrh	r2, [r7, #16]
 800a3b8:	89fb      	ldrh	r3, [r7, #14]
 800a3ba:	4293      	cmp	r3, r2
 800a3bc:	bf28      	it	cs
 800a3be:	4613      	movcs	r3, r2
 800a3c0:	b29b      	uxth	r3, r3
 800a3c2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      }
      TU_ASSERT(stream_xfer(s, count), 0);
 800a3c6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a3ca:	4619      	mov	r1, r3
 800a3cc:	6878      	ldr	r0, [r7, #4]
 800a3ce:	f7ff fdaf 	bl	8009f30 <stream_xfer>
 800a3d2:	4603      	mov	r3, r0
 800a3d4:	f083 0301 	eor.w	r3, r3, #1
 800a3d8:	b2db      	uxtb	r3, r3
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d00a      	beq.n	800a3f4 <tu_edpt_stream_read_xfer+0x16c>
 800a3de:	4b0b      	ldr	r3, [pc, #44]	@ (800a40c <tu_edpt_stream_read_xfer+0x184>)
 800a3e0:	643b      	str	r3, [r7, #64]	@ 0x40
 800a3e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	f003 0301 	and.w	r3, r3, #1
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d000      	beq.n	800a3f0 <tu_edpt_stream_read_xfer+0x168>
 800a3ee:	be00      	bkpt	0x0000
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	e006      	b.n	800a402 <tu_edpt_stream_read_xfer+0x17a>
      return count;
 800a3f4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a3f8:	e003      	b.n	800a402 <tu_edpt_stream_read_xfer+0x17a>
    } else {
      // Release endpoint since we don't make any transfer
      stream_release(s);
 800a3fa:	6878      	ldr	r0, [r7, #4]
 800a3fc:	f7ff fdcb 	bl	8009f96 <stream_release>
      return 0;
 800a400:	2300      	movs	r3, #0
    }
  }
}
 800a402:	4618      	mov	r0, r3
 800a404:	3748      	adds	r7, #72	@ 0x48
 800a406:	46bd      	mov	sp, r7
 800a408:	bd80      	pop	{r7, pc}
 800a40a:	bf00      	nop
 800a40c:	e000edf0 	.word	0xe000edf0

0800a410 <sniprintf>:
 800a410:	b40c      	push	{r2, r3}
 800a412:	b530      	push	{r4, r5, lr}
 800a414:	4b18      	ldr	r3, [pc, #96]	@ (800a478 <sniprintf+0x68>)
 800a416:	1e0c      	subs	r4, r1, #0
 800a418:	681d      	ldr	r5, [r3, #0]
 800a41a:	b09d      	sub	sp, #116	@ 0x74
 800a41c:	da08      	bge.n	800a430 <sniprintf+0x20>
 800a41e:	238b      	movs	r3, #139	@ 0x8b
 800a420:	602b      	str	r3, [r5, #0]
 800a422:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a426:	b01d      	add	sp, #116	@ 0x74
 800a428:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a42c:	b002      	add	sp, #8
 800a42e:	4770      	bx	lr
 800a430:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a434:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a438:	f04f 0300 	mov.w	r3, #0
 800a43c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a43e:	bf14      	ite	ne
 800a440:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800a444:	4623      	moveq	r3, r4
 800a446:	9304      	str	r3, [sp, #16]
 800a448:	9307      	str	r3, [sp, #28]
 800a44a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a44e:	9002      	str	r0, [sp, #8]
 800a450:	9006      	str	r0, [sp, #24]
 800a452:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a456:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a458:	ab21      	add	r3, sp, #132	@ 0x84
 800a45a:	a902      	add	r1, sp, #8
 800a45c:	4628      	mov	r0, r5
 800a45e:	9301      	str	r3, [sp, #4]
 800a460:	f000 f9a2 	bl	800a7a8 <_svfiprintf_r>
 800a464:	1c43      	adds	r3, r0, #1
 800a466:	bfbc      	itt	lt
 800a468:	238b      	movlt	r3, #139	@ 0x8b
 800a46a:	602b      	strlt	r3, [r5, #0]
 800a46c:	2c00      	cmp	r4, #0
 800a46e:	d0da      	beq.n	800a426 <sniprintf+0x16>
 800a470:	9b02      	ldr	r3, [sp, #8]
 800a472:	2200      	movs	r2, #0
 800a474:	701a      	strb	r2, [r3, #0]
 800a476:	e7d6      	b.n	800a426 <sniprintf+0x16>
 800a478:	2000003c 	.word	0x2000003c

0800a47c <memset>:
 800a47c:	4402      	add	r2, r0
 800a47e:	4603      	mov	r3, r0
 800a480:	4293      	cmp	r3, r2
 800a482:	d100      	bne.n	800a486 <memset+0xa>
 800a484:	4770      	bx	lr
 800a486:	f803 1b01 	strb.w	r1, [r3], #1
 800a48a:	e7f9      	b.n	800a480 <memset+0x4>

0800a48c <__errno>:
 800a48c:	4b01      	ldr	r3, [pc, #4]	@ (800a494 <__errno+0x8>)
 800a48e:	6818      	ldr	r0, [r3, #0]
 800a490:	4770      	bx	lr
 800a492:	bf00      	nop
 800a494:	2000003c 	.word	0x2000003c

0800a498 <__libc_init_array>:
 800a498:	b570      	push	{r4, r5, r6, lr}
 800a49a:	4d0d      	ldr	r5, [pc, #52]	@ (800a4d0 <__libc_init_array+0x38>)
 800a49c:	4c0d      	ldr	r4, [pc, #52]	@ (800a4d4 <__libc_init_array+0x3c>)
 800a49e:	1b64      	subs	r4, r4, r5
 800a4a0:	10a4      	asrs	r4, r4, #2
 800a4a2:	2600      	movs	r6, #0
 800a4a4:	42a6      	cmp	r6, r4
 800a4a6:	d109      	bne.n	800a4bc <__libc_init_array+0x24>
 800a4a8:	4d0b      	ldr	r5, [pc, #44]	@ (800a4d8 <__libc_init_array+0x40>)
 800a4aa:	4c0c      	ldr	r4, [pc, #48]	@ (800a4dc <__libc_init_array+0x44>)
 800a4ac:	f000 fc64 	bl	800ad78 <_init>
 800a4b0:	1b64      	subs	r4, r4, r5
 800a4b2:	10a4      	asrs	r4, r4, #2
 800a4b4:	2600      	movs	r6, #0
 800a4b6:	42a6      	cmp	r6, r4
 800a4b8:	d105      	bne.n	800a4c6 <__libc_init_array+0x2e>
 800a4ba:	bd70      	pop	{r4, r5, r6, pc}
 800a4bc:	f855 3b04 	ldr.w	r3, [r5], #4
 800a4c0:	4798      	blx	r3
 800a4c2:	3601      	adds	r6, #1
 800a4c4:	e7ee      	b.n	800a4a4 <__libc_init_array+0xc>
 800a4c6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a4ca:	4798      	blx	r3
 800a4cc:	3601      	adds	r6, #1
 800a4ce:	e7f2      	b.n	800a4b6 <__libc_init_array+0x1e>
 800a4d0:	0800af34 	.word	0x0800af34
 800a4d4:	0800af34 	.word	0x0800af34
 800a4d8:	0800af34 	.word	0x0800af34
 800a4dc:	0800af38 	.word	0x0800af38

0800a4e0 <__retarget_lock_acquire_recursive>:
 800a4e0:	4770      	bx	lr

0800a4e2 <__retarget_lock_release_recursive>:
 800a4e2:	4770      	bx	lr

0800a4e4 <memcpy>:
 800a4e4:	440a      	add	r2, r1
 800a4e6:	4291      	cmp	r1, r2
 800a4e8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a4ec:	d100      	bne.n	800a4f0 <memcpy+0xc>
 800a4ee:	4770      	bx	lr
 800a4f0:	b510      	push	{r4, lr}
 800a4f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a4f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a4fa:	4291      	cmp	r1, r2
 800a4fc:	d1f9      	bne.n	800a4f2 <memcpy+0xe>
 800a4fe:	bd10      	pop	{r4, pc}

0800a500 <_free_r>:
 800a500:	b538      	push	{r3, r4, r5, lr}
 800a502:	4605      	mov	r5, r0
 800a504:	2900      	cmp	r1, #0
 800a506:	d041      	beq.n	800a58c <_free_r+0x8c>
 800a508:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a50c:	1f0c      	subs	r4, r1, #4
 800a50e:	2b00      	cmp	r3, #0
 800a510:	bfb8      	it	lt
 800a512:	18e4      	addlt	r4, r4, r3
 800a514:	f000 f8e0 	bl	800a6d8 <__malloc_lock>
 800a518:	4a1d      	ldr	r2, [pc, #116]	@ (800a590 <_free_r+0x90>)
 800a51a:	6813      	ldr	r3, [r2, #0]
 800a51c:	b933      	cbnz	r3, 800a52c <_free_r+0x2c>
 800a51e:	6063      	str	r3, [r4, #4]
 800a520:	6014      	str	r4, [r2, #0]
 800a522:	4628      	mov	r0, r5
 800a524:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a528:	f000 b8dc 	b.w	800a6e4 <__malloc_unlock>
 800a52c:	42a3      	cmp	r3, r4
 800a52e:	d908      	bls.n	800a542 <_free_r+0x42>
 800a530:	6820      	ldr	r0, [r4, #0]
 800a532:	1821      	adds	r1, r4, r0
 800a534:	428b      	cmp	r3, r1
 800a536:	bf01      	itttt	eq
 800a538:	6819      	ldreq	r1, [r3, #0]
 800a53a:	685b      	ldreq	r3, [r3, #4]
 800a53c:	1809      	addeq	r1, r1, r0
 800a53e:	6021      	streq	r1, [r4, #0]
 800a540:	e7ed      	b.n	800a51e <_free_r+0x1e>
 800a542:	461a      	mov	r2, r3
 800a544:	685b      	ldr	r3, [r3, #4]
 800a546:	b10b      	cbz	r3, 800a54c <_free_r+0x4c>
 800a548:	42a3      	cmp	r3, r4
 800a54a:	d9fa      	bls.n	800a542 <_free_r+0x42>
 800a54c:	6811      	ldr	r1, [r2, #0]
 800a54e:	1850      	adds	r0, r2, r1
 800a550:	42a0      	cmp	r0, r4
 800a552:	d10b      	bne.n	800a56c <_free_r+0x6c>
 800a554:	6820      	ldr	r0, [r4, #0]
 800a556:	4401      	add	r1, r0
 800a558:	1850      	adds	r0, r2, r1
 800a55a:	4283      	cmp	r3, r0
 800a55c:	6011      	str	r1, [r2, #0]
 800a55e:	d1e0      	bne.n	800a522 <_free_r+0x22>
 800a560:	6818      	ldr	r0, [r3, #0]
 800a562:	685b      	ldr	r3, [r3, #4]
 800a564:	6053      	str	r3, [r2, #4]
 800a566:	4408      	add	r0, r1
 800a568:	6010      	str	r0, [r2, #0]
 800a56a:	e7da      	b.n	800a522 <_free_r+0x22>
 800a56c:	d902      	bls.n	800a574 <_free_r+0x74>
 800a56e:	230c      	movs	r3, #12
 800a570:	602b      	str	r3, [r5, #0]
 800a572:	e7d6      	b.n	800a522 <_free_r+0x22>
 800a574:	6820      	ldr	r0, [r4, #0]
 800a576:	1821      	adds	r1, r4, r0
 800a578:	428b      	cmp	r3, r1
 800a57a:	bf04      	itt	eq
 800a57c:	6819      	ldreq	r1, [r3, #0]
 800a57e:	685b      	ldreq	r3, [r3, #4]
 800a580:	6063      	str	r3, [r4, #4]
 800a582:	bf04      	itt	eq
 800a584:	1809      	addeq	r1, r1, r0
 800a586:	6021      	streq	r1, [r4, #0]
 800a588:	6054      	str	r4, [r2, #4]
 800a58a:	e7ca      	b.n	800a522 <_free_r+0x22>
 800a58c:	bd38      	pop	{r3, r4, r5, pc}
 800a58e:	bf00      	nop
 800a590:	20000bc0 	.word	0x20000bc0

0800a594 <sbrk_aligned>:
 800a594:	b570      	push	{r4, r5, r6, lr}
 800a596:	4e0f      	ldr	r6, [pc, #60]	@ (800a5d4 <sbrk_aligned+0x40>)
 800a598:	460c      	mov	r4, r1
 800a59a:	6831      	ldr	r1, [r6, #0]
 800a59c:	4605      	mov	r5, r0
 800a59e:	b911      	cbnz	r1, 800a5a6 <sbrk_aligned+0x12>
 800a5a0:	f000 fba4 	bl	800acec <_sbrk_r>
 800a5a4:	6030      	str	r0, [r6, #0]
 800a5a6:	4621      	mov	r1, r4
 800a5a8:	4628      	mov	r0, r5
 800a5aa:	f000 fb9f 	bl	800acec <_sbrk_r>
 800a5ae:	1c43      	adds	r3, r0, #1
 800a5b0:	d103      	bne.n	800a5ba <sbrk_aligned+0x26>
 800a5b2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a5b6:	4620      	mov	r0, r4
 800a5b8:	bd70      	pop	{r4, r5, r6, pc}
 800a5ba:	1cc4      	adds	r4, r0, #3
 800a5bc:	f024 0403 	bic.w	r4, r4, #3
 800a5c0:	42a0      	cmp	r0, r4
 800a5c2:	d0f8      	beq.n	800a5b6 <sbrk_aligned+0x22>
 800a5c4:	1a21      	subs	r1, r4, r0
 800a5c6:	4628      	mov	r0, r5
 800a5c8:	f000 fb90 	bl	800acec <_sbrk_r>
 800a5cc:	3001      	adds	r0, #1
 800a5ce:	d1f2      	bne.n	800a5b6 <sbrk_aligned+0x22>
 800a5d0:	e7ef      	b.n	800a5b2 <sbrk_aligned+0x1e>
 800a5d2:	bf00      	nop
 800a5d4:	20000bbc 	.word	0x20000bbc

0800a5d8 <_malloc_r>:
 800a5d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5dc:	1ccd      	adds	r5, r1, #3
 800a5de:	f025 0503 	bic.w	r5, r5, #3
 800a5e2:	3508      	adds	r5, #8
 800a5e4:	2d0c      	cmp	r5, #12
 800a5e6:	bf38      	it	cc
 800a5e8:	250c      	movcc	r5, #12
 800a5ea:	2d00      	cmp	r5, #0
 800a5ec:	4606      	mov	r6, r0
 800a5ee:	db01      	blt.n	800a5f4 <_malloc_r+0x1c>
 800a5f0:	42a9      	cmp	r1, r5
 800a5f2:	d904      	bls.n	800a5fe <_malloc_r+0x26>
 800a5f4:	230c      	movs	r3, #12
 800a5f6:	6033      	str	r3, [r6, #0]
 800a5f8:	2000      	movs	r0, #0
 800a5fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a6d4 <_malloc_r+0xfc>
 800a602:	f000 f869 	bl	800a6d8 <__malloc_lock>
 800a606:	f8d8 3000 	ldr.w	r3, [r8]
 800a60a:	461c      	mov	r4, r3
 800a60c:	bb44      	cbnz	r4, 800a660 <_malloc_r+0x88>
 800a60e:	4629      	mov	r1, r5
 800a610:	4630      	mov	r0, r6
 800a612:	f7ff ffbf 	bl	800a594 <sbrk_aligned>
 800a616:	1c43      	adds	r3, r0, #1
 800a618:	4604      	mov	r4, r0
 800a61a:	d158      	bne.n	800a6ce <_malloc_r+0xf6>
 800a61c:	f8d8 4000 	ldr.w	r4, [r8]
 800a620:	4627      	mov	r7, r4
 800a622:	2f00      	cmp	r7, #0
 800a624:	d143      	bne.n	800a6ae <_malloc_r+0xd6>
 800a626:	2c00      	cmp	r4, #0
 800a628:	d04b      	beq.n	800a6c2 <_malloc_r+0xea>
 800a62a:	6823      	ldr	r3, [r4, #0]
 800a62c:	4639      	mov	r1, r7
 800a62e:	4630      	mov	r0, r6
 800a630:	eb04 0903 	add.w	r9, r4, r3
 800a634:	f000 fb5a 	bl	800acec <_sbrk_r>
 800a638:	4581      	cmp	r9, r0
 800a63a:	d142      	bne.n	800a6c2 <_malloc_r+0xea>
 800a63c:	6821      	ldr	r1, [r4, #0]
 800a63e:	1a6d      	subs	r5, r5, r1
 800a640:	4629      	mov	r1, r5
 800a642:	4630      	mov	r0, r6
 800a644:	f7ff ffa6 	bl	800a594 <sbrk_aligned>
 800a648:	3001      	adds	r0, #1
 800a64a:	d03a      	beq.n	800a6c2 <_malloc_r+0xea>
 800a64c:	6823      	ldr	r3, [r4, #0]
 800a64e:	442b      	add	r3, r5
 800a650:	6023      	str	r3, [r4, #0]
 800a652:	f8d8 3000 	ldr.w	r3, [r8]
 800a656:	685a      	ldr	r2, [r3, #4]
 800a658:	bb62      	cbnz	r2, 800a6b4 <_malloc_r+0xdc>
 800a65a:	f8c8 7000 	str.w	r7, [r8]
 800a65e:	e00f      	b.n	800a680 <_malloc_r+0xa8>
 800a660:	6822      	ldr	r2, [r4, #0]
 800a662:	1b52      	subs	r2, r2, r5
 800a664:	d420      	bmi.n	800a6a8 <_malloc_r+0xd0>
 800a666:	2a0b      	cmp	r2, #11
 800a668:	d917      	bls.n	800a69a <_malloc_r+0xc2>
 800a66a:	1961      	adds	r1, r4, r5
 800a66c:	42a3      	cmp	r3, r4
 800a66e:	6025      	str	r5, [r4, #0]
 800a670:	bf18      	it	ne
 800a672:	6059      	strne	r1, [r3, #4]
 800a674:	6863      	ldr	r3, [r4, #4]
 800a676:	bf08      	it	eq
 800a678:	f8c8 1000 	streq.w	r1, [r8]
 800a67c:	5162      	str	r2, [r4, r5]
 800a67e:	604b      	str	r3, [r1, #4]
 800a680:	4630      	mov	r0, r6
 800a682:	f000 f82f 	bl	800a6e4 <__malloc_unlock>
 800a686:	f104 000b 	add.w	r0, r4, #11
 800a68a:	1d23      	adds	r3, r4, #4
 800a68c:	f020 0007 	bic.w	r0, r0, #7
 800a690:	1ac2      	subs	r2, r0, r3
 800a692:	bf1c      	itt	ne
 800a694:	1a1b      	subne	r3, r3, r0
 800a696:	50a3      	strne	r3, [r4, r2]
 800a698:	e7af      	b.n	800a5fa <_malloc_r+0x22>
 800a69a:	6862      	ldr	r2, [r4, #4]
 800a69c:	42a3      	cmp	r3, r4
 800a69e:	bf0c      	ite	eq
 800a6a0:	f8c8 2000 	streq.w	r2, [r8]
 800a6a4:	605a      	strne	r2, [r3, #4]
 800a6a6:	e7eb      	b.n	800a680 <_malloc_r+0xa8>
 800a6a8:	4623      	mov	r3, r4
 800a6aa:	6864      	ldr	r4, [r4, #4]
 800a6ac:	e7ae      	b.n	800a60c <_malloc_r+0x34>
 800a6ae:	463c      	mov	r4, r7
 800a6b0:	687f      	ldr	r7, [r7, #4]
 800a6b2:	e7b6      	b.n	800a622 <_malloc_r+0x4a>
 800a6b4:	461a      	mov	r2, r3
 800a6b6:	685b      	ldr	r3, [r3, #4]
 800a6b8:	42a3      	cmp	r3, r4
 800a6ba:	d1fb      	bne.n	800a6b4 <_malloc_r+0xdc>
 800a6bc:	2300      	movs	r3, #0
 800a6be:	6053      	str	r3, [r2, #4]
 800a6c0:	e7de      	b.n	800a680 <_malloc_r+0xa8>
 800a6c2:	230c      	movs	r3, #12
 800a6c4:	6033      	str	r3, [r6, #0]
 800a6c6:	4630      	mov	r0, r6
 800a6c8:	f000 f80c 	bl	800a6e4 <__malloc_unlock>
 800a6cc:	e794      	b.n	800a5f8 <_malloc_r+0x20>
 800a6ce:	6005      	str	r5, [r0, #0]
 800a6d0:	e7d6      	b.n	800a680 <_malloc_r+0xa8>
 800a6d2:	bf00      	nop
 800a6d4:	20000bc0 	.word	0x20000bc0

0800a6d8 <__malloc_lock>:
 800a6d8:	4801      	ldr	r0, [pc, #4]	@ (800a6e0 <__malloc_lock+0x8>)
 800a6da:	f7ff bf01 	b.w	800a4e0 <__retarget_lock_acquire_recursive>
 800a6de:	bf00      	nop
 800a6e0:	20000bb8 	.word	0x20000bb8

0800a6e4 <__malloc_unlock>:
 800a6e4:	4801      	ldr	r0, [pc, #4]	@ (800a6ec <__malloc_unlock+0x8>)
 800a6e6:	f7ff befc 	b.w	800a4e2 <__retarget_lock_release_recursive>
 800a6ea:	bf00      	nop
 800a6ec:	20000bb8 	.word	0x20000bb8

0800a6f0 <__ssputs_r>:
 800a6f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6f4:	688e      	ldr	r6, [r1, #8]
 800a6f6:	461f      	mov	r7, r3
 800a6f8:	42be      	cmp	r6, r7
 800a6fa:	680b      	ldr	r3, [r1, #0]
 800a6fc:	4682      	mov	sl, r0
 800a6fe:	460c      	mov	r4, r1
 800a700:	4690      	mov	r8, r2
 800a702:	d82d      	bhi.n	800a760 <__ssputs_r+0x70>
 800a704:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a708:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a70c:	d026      	beq.n	800a75c <__ssputs_r+0x6c>
 800a70e:	6965      	ldr	r5, [r4, #20]
 800a710:	6909      	ldr	r1, [r1, #16]
 800a712:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a716:	eba3 0901 	sub.w	r9, r3, r1
 800a71a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a71e:	1c7b      	adds	r3, r7, #1
 800a720:	444b      	add	r3, r9
 800a722:	106d      	asrs	r5, r5, #1
 800a724:	429d      	cmp	r5, r3
 800a726:	bf38      	it	cc
 800a728:	461d      	movcc	r5, r3
 800a72a:	0553      	lsls	r3, r2, #21
 800a72c:	d527      	bpl.n	800a77e <__ssputs_r+0x8e>
 800a72e:	4629      	mov	r1, r5
 800a730:	f7ff ff52 	bl	800a5d8 <_malloc_r>
 800a734:	4606      	mov	r6, r0
 800a736:	b360      	cbz	r0, 800a792 <__ssputs_r+0xa2>
 800a738:	6921      	ldr	r1, [r4, #16]
 800a73a:	464a      	mov	r2, r9
 800a73c:	f7ff fed2 	bl	800a4e4 <memcpy>
 800a740:	89a3      	ldrh	r3, [r4, #12]
 800a742:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a746:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a74a:	81a3      	strh	r3, [r4, #12]
 800a74c:	6126      	str	r6, [r4, #16]
 800a74e:	6165      	str	r5, [r4, #20]
 800a750:	444e      	add	r6, r9
 800a752:	eba5 0509 	sub.w	r5, r5, r9
 800a756:	6026      	str	r6, [r4, #0]
 800a758:	60a5      	str	r5, [r4, #8]
 800a75a:	463e      	mov	r6, r7
 800a75c:	42be      	cmp	r6, r7
 800a75e:	d900      	bls.n	800a762 <__ssputs_r+0x72>
 800a760:	463e      	mov	r6, r7
 800a762:	6820      	ldr	r0, [r4, #0]
 800a764:	4632      	mov	r2, r6
 800a766:	4641      	mov	r1, r8
 800a768:	f000 faa6 	bl	800acb8 <memmove>
 800a76c:	68a3      	ldr	r3, [r4, #8]
 800a76e:	1b9b      	subs	r3, r3, r6
 800a770:	60a3      	str	r3, [r4, #8]
 800a772:	6823      	ldr	r3, [r4, #0]
 800a774:	4433      	add	r3, r6
 800a776:	6023      	str	r3, [r4, #0]
 800a778:	2000      	movs	r0, #0
 800a77a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a77e:	462a      	mov	r2, r5
 800a780:	f000 fac4 	bl	800ad0c <_realloc_r>
 800a784:	4606      	mov	r6, r0
 800a786:	2800      	cmp	r0, #0
 800a788:	d1e0      	bne.n	800a74c <__ssputs_r+0x5c>
 800a78a:	6921      	ldr	r1, [r4, #16]
 800a78c:	4650      	mov	r0, sl
 800a78e:	f7ff feb7 	bl	800a500 <_free_r>
 800a792:	230c      	movs	r3, #12
 800a794:	f8ca 3000 	str.w	r3, [sl]
 800a798:	89a3      	ldrh	r3, [r4, #12]
 800a79a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a79e:	81a3      	strh	r3, [r4, #12]
 800a7a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a7a4:	e7e9      	b.n	800a77a <__ssputs_r+0x8a>
	...

0800a7a8 <_svfiprintf_r>:
 800a7a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7ac:	4698      	mov	r8, r3
 800a7ae:	898b      	ldrh	r3, [r1, #12]
 800a7b0:	061b      	lsls	r3, r3, #24
 800a7b2:	b09d      	sub	sp, #116	@ 0x74
 800a7b4:	4607      	mov	r7, r0
 800a7b6:	460d      	mov	r5, r1
 800a7b8:	4614      	mov	r4, r2
 800a7ba:	d510      	bpl.n	800a7de <_svfiprintf_r+0x36>
 800a7bc:	690b      	ldr	r3, [r1, #16]
 800a7be:	b973      	cbnz	r3, 800a7de <_svfiprintf_r+0x36>
 800a7c0:	2140      	movs	r1, #64	@ 0x40
 800a7c2:	f7ff ff09 	bl	800a5d8 <_malloc_r>
 800a7c6:	6028      	str	r0, [r5, #0]
 800a7c8:	6128      	str	r0, [r5, #16]
 800a7ca:	b930      	cbnz	r0, 800a7da <_svfiprintf_r+0x32>
 800a7cc:	230c      	movs	r3, #12
 800a7ce:	603b      	str	r3, [r7, #0]
 800a7d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a7d4:	b01d      	add	sp, #116	@ 0x74
 800a7d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7da:	2340      	movs	r3, #64	@ 0x40
 800a7dc:	616b      	str	r3, [r5, #20]
 800a7de:	2300      	movs	r3, #0
 800a7e0:	9309      	str	r3, [sp, #36]	@ 0x24
 800a7e2:	2320      	movs	r3, #32
 800a7e4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a7e8:	f8cd 800c 	str.w	r8, [sp, #12]
 800a7ec:	2330      	movs	r3, #48	@ 0x30
 800a7ee:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a98c <_svfiprintf_r+0x1e4>
 800a7f2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a7f6:	f04f 0901 	mov.w	r9, #1
 800a7fa:	4623      	mov	r3, r4
 800a7fc:	469a      	mov	sl, r3
 800a7fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a802:	b10a      	cbz	r2, 800a808 <_svfiprintf_r+0x60>
 800a804:	2a25      	cmp	r2, #37	@ 0x25
 800a806:	d1f9      	bne.n	800a7fc <_svfiprintf_r+0x54>
 800a808:	ebba 0b04 	subs.w	fp, sl, r4
 800a80c:	d00b      	beq.n	800a826 <_svfiprintf_r+0x7e>
 800a80e:	465b      	mov	r3, fp
 800a810:	4622      	mov	r2, r4
 800a812:	4629      	mov	r1, r5
 800a814:	4638      	mov	r0, r7
 800a816:	f7ff ff6b 	bl	800a6f0 <__ssputs_r>
 800a81a:	3001      	adds	r0, #1
 800a81c:	f000 80a7 	beq.w	800a96e <_svfiprintf_r+0x1c6>
 800a820:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a822:	445a      	add	r2, fp
 800a824:	9209      	str	r2, [sp, #36]	@ 0x24
 800a826:	f89a 3000 	ldrb.w	r3, [sl]
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	f000 809f 	beq.w	800a96e <_svfiprintf_r+0x1c6>
 800a830:	2300      	movs	r3, #0
 800a832:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a836:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a83a:	f10a 0a01 	add.w	sl, sl, #1
 800a83e:	9304      	str	r3, [sp, #16]
 800a840:	9307      	str	r3, [sp, #28]
 800a842:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a846:	931a      	str	r3, [sp, #104]	@ 0x68
 800a848:	4654      	mov	r4, sl
 800a84a:	2205      	movs	r2, #5
 800a84c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a850:	484e      	ldr	r0, [pc, #312]	@ (800a98c <_svfiprintf_r+0x1e4>)
 800a852:	f7f5 fce5 	bl	8000220 <memchr>
 800a856:	9a04      	ldr	r2, [sp, #16]
 800a858:	b9d8      	cbnz	r0, 800a892 <_svfiprintf_r+0xea>
 800a85a:	06d0      	lsls	r0, r2, #27
 800a85c:	bf44      	itt	mi
 800a85e:	2320      	movmi	r3, #32
 800a860:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a864:	0711      	lsls	r1, r2, #28
 800a866:	bf44      	itt	mi
 800a868:	232b      	movmi	r3, #43	@ 0x2b
 800a86a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a86e:	f89a 3000 	ldrb.w	r3, [sl]
 800a872:	2b2a      	cmp	r3, #42	@ 0x2a
 800a874:	d015      	beq.n	800a8a2 <_svfiprintf_r+0xfa>
 800a876:	9a07      	ldr	r2, [sp, #28]
 800a878:	4654      	mov	r4, sl
 800a87a:	2000      	movs	r0, #0
 800a87c:	f04f 0c0a 	mov.w	ip, #10
 800a880:	4621      	mov	r1, r4
 800a882:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a886:	3b30      	subs	r3, #48	@ 0x30
 800a888:	2b09      	cmp	r3, #9
 800a88a:	d94b      	bls.n	800a924 <_svfiprintf_r+0x17c>
 800a88c:	b1b0      	cbz	r0, 800a8bc <_svfiprintf_r+0x114>
 800a88e:	9207      	str	r2, [sp, #28]
 800a890:	e014      	b.n	800a8bc <_svfiprintf_r+0x114>
 800a892:	eba0 0308 	sub.w	r3, r0, r8
 800a896:	fa09 f303 	lsl.w	r3, r9, r3
 800a89a:	4313      	orrs	r3, r2
 800a89c:	9304      	str	r3, [sp, #16]
 800a89e:	46a2      	mov	sl, r4
 800a8a0:	e7d2      	b.n	800a848 <_svfiprintf_r+0xa0>
 800a8a2:	9b03      	ldr	r3, [sp, #12]
 800a8a4:	1d19      	adds	r1, r3, #4
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	9103      	str	r1, [sp, #12]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	bfbb      	ittet	lt
 800a8ae:	425b      	neglt	r3, r3
 800a8b0:	f042 0202 	orrlt.w	r2, r2, #2
 800a8b4:	9307      	strge	r3, [sp, #28]
 800a8b6:	9307      	strlt	r3, [sp, #28]
 800a8b8:	bfb8      	it	lt
 800a8ba:	9204      	strlt	r2, [sp, #16]
 800a8bc:	7823      	ldrb	r3, [r4, #0]
 800a8be:	2b2e      	cmp	r3, #46	@ 0x2e
 800a8c0:	d10a      	bne.n	800a8d8 <_svfiprintf_r+0x130>
 800a8c2:	7863      	ldrb	r3, [r4, #1]
 800a8c4:	2b2a      	cmp	r3, #42	@ 0x2a
 800a8c6:	d132      	bne.n	800a92e <_svfiprintf_r+0x186>
 800a8c8:	9b03      	ldr	r3, [sp, #12]
 800a8ca:	1d1a      	adds	r2, r3, #4
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	9203      	str	r2, [sp, #12]
 800a8d0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a8d4:	3402      	adds	r4, #2
 800a8d6:	9305      	str	r3, [sp, #20]
 800a8d8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a99c <_svfiprintf_r+0x1f4>
 800a8dc:	7821      	ldrb	r1, [r4, #0]
 800a8de:	2203      	movs	r2, #3
 800a8e0:	4650      	mov	r0, sl
 800a8e2:	f7f5 fc9d 	bl	8000220 <memchr>
 800a8e6:	b138      	cbz	r0, 800a8f8 <_svfiprintf_r+0x150>
 800a8e8:	9b04      	ldr	r3, [sp, #16]
 800a8ea:	eba0 000a 	sub.w	r0, r0, sl
 800a8ee:	2240      	movs	r2, #64	@ 0x40
 800a8f0:	4082      	lsls	r2, r0
 800a8f2:	4313      	orrs	r3, r2
 800a8f4:	3401      	adds	r4, #1
 800a8f6:	9304      	str	r3, [sp, #16]
 800a8f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8fc:	4824      	ldr	r0, [pc, #144]	@ (800a990 <_svfiprintf_r+0x1e8>)
 800a8fe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a902:	2206      	movs	r2, #6
 800a904:	f7f5 fc8c 	bl	8000220 <memchr>
 800a908:	2800      	cmp	r0, #0
 800a90a:	d036      	beq.n	800a97a <_svfiprintf_r+0x1d2>
 800a90c:	4b21      	ldr	r3, [pc, #132]	@ (800a994 <_svfiprintf_r+0x1ec>)
 800a90e:	bb1b      	cbnz	r3, 800a958 <_svfiprintf_r+0x1b0>
 800a910:	9b03      	ldr	r3, [sp, #12]
 800a912:	3307      	adds	r3, #7
 800a914:	f023 0307 	bic.w	r3, r3, #7
 800a918:	3308      	adds	r3, #8
 800a91a:	9303      	str	r3, [sp, #12]
 800a91c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a91e:	4433      	add	r3, r6
 800a920:	9309      	str	r3, [sp, #36]	@ 0x24
 800a922:	e76a      	b.n	800a7fa <_svfiprintf_r+0x52>
 800a924:	fb0c 3202 	mla	r2, ip, r2, r3
 800a928:	460c      	mov	r4, r1
 800a92a:	2001      	movs	r0, #1
 800a92c:	e7a8      	b.n	800a880 <_svfiprintf_r+0xd8>
 800a92e:	2300      	movs	r3, #0
 800a930:	3401      	adds	r4, #1
 800a932:	9305      	str	r3, [sp, #20]
 800a934:	4619      	mov	r1, r3
 800a936:	f04f 0c0a 	mov.w	ip, #10
 800a93a:	4620      	mov	r0, r4
 800a93c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a940:	3a30      	subs	r2, #48	@ 0x30
 800a942:	2a09      	cmp	r2, #9
 800a944:	d903      	bls.n	800a94e <_svfiprintf_r+0x1a6>
 800a946:	2b00      	cmp	r3, #0
 800a948:	d0c6      	beq.n	800a8d8 <_svfiprintf_r+0x130>
 800a94a:	9105      	str	r1, [sp, #20]
 800a94c:	e7c4      	b.n	800a8d8 <_svfiprintf_r+0x130>
 800a94e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a952:	4604      	mov	r4, r0
 800a954:	2301      	movs	r3, #1
 800a956:	e7f0      	b.n	800a93a <_svfiprintf_r+0x192>
 800a958:	ab03      	add	r3, sp, #12
 800a95a:	9300      	str	r3, [sp, #0]
 800a95c:	462a      	mov	r2, r5
 800a95e:	4b0e      	ldr	r3, [pc, #56]	@ (800a998 <_svfiprintf_r+0x1f0>)
 800a960:	a904      	add	r1, sp, #16
 800a962:	4638      	mov	r0, r7
 800a964:	f3af 8000 	nop.w
 800a968:	1c42      	adds	r2, r0, #1
 800a96a:	4606      	mov	r6, r0
 800a96c:	d1d6      	bne.n	800a91c <_svfiprintf_r+0x174>
 800a96e:	89ab      	ldrh	r3, [r5, #12]
 800a970:	065b      	lsls	r3, r3, #25
 800a972:	f53f af2d 	bmi.w	800a7d0 <_svfiprintf_r+0x28>
 800a976:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a978:	e72c      	b.n	800a7d4 <_svfiprintf_r+0x2c>
 800a97a:	ab03      	add	r3, sp, #12
 800a97c:	9300      	str	r3, [sp, #0]
 800a97e:	462a      	mov	r2, r5
 800a980:	4b05      	ldr	r3, [pc, #20]	@ (800a998 <_svfiprintf_r+0x1f0>)
 800a982:	a904      	add	r1, sp, #16
 800a984:	4638      	mov	r0, r7
 800a986:	f000 f879 	bl	800aa7c <_printf_i>
 800a98a:	e7ed      	b.n	800a968 <_svfiprintf_r+0x1c0>
 800a98c:	0800aef8 	.word	0x0800aef8
 800a990:	0800af02 	.word	0x0800af02
 800a994:	00000000 	.word	0x00000000
 800a998:	0800a6f1 	.word	0x0800a6f1
 800a99c:	0800aefe 	.word	0x0800aefe

0800a9a0 <_printf_common>:
 800a9a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a9a4:	4616      	mov	r6, r2
 800a9a6:	4698      	mov	r8, r3
 800a9a8:	688a      	ldr	r2, [r1, #8]
 800a9aa:	690b      	ldr	r3, [r1, #16]
 800a9ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a9b0:	4293      	cmp	r3, r2
 800a9b2:	bfb8      	it	lt
 800a9b4:	4613      	movlt	r3, r2
 800a9b6:	6033      	str	r3, [r6, #0]
 800a9b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a9bc:	4607      	mov	r7, r0
 800a9be:	460c      	mov	r4, r1
 800a9c0:	b10a      	cbz	r2, 800a9c6 <_printf_common+0x26>
 800a9c2:	3301      	adds	r3, #1
 800a9c4:	6033      	str	r3, [r6, #0]
 800a9c6:	6823      	ldr	r3, [r4, #0]
 800a9c8:	0699      	lsls	r1, r3, #26
 800a9ca:	bf42      	ittt	mi
 800a9cc:	6833      	ldrmi	r3, [r6, #0]
 800a9ce:	3302      	addmi	r3, #2
 800a9d0:	6033      	strmi	r3, [r6, #0]
 800a9d2:	6825      	ldr	r5, [r4, #0]
 800a9d4:	f015 0506 	ands.w	r5, r5, #6
 800a9d8:	d106      	bne.n	800a9e8 <_printf_common+0x48>
 800a9da:	f104 0a19 	add.w	sl, r4, #25
 800a9de:	68e3      	ldr	r3, [r4, #12]
 800a9e0:	6832      	ldr	r2, [r6, #0]
 800a9e2:	1a9b      	subs	r3, r3, r2
 800a9e4:	42ab      	cmp	r3, r5
 800a9e6:	dc26      	bgt.n	800aa36 <_printf_common+0x96>
 800a9e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a9ec:	6822      	ldr	r2, [r4, #0]
 800a9ee:	3b00      	subs	r3, #0
 800a9f0:	bf18      	it	ne
 800a9f2:	2301      	movne	r3, #1
 800a9f4:	0692      	lsls	r2, r2, #26
 800a9f6:	d42b      	bmi.n	800aa50 <_printf_common+0xb0>
 800a9f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a9fc:	4641      	mov	r1, r8
 800a9fe:	4638      	mov	r0, r7
 800aa00:	47c8      	blx	r9
 800aa02:	3001      	adds	r0, #1
 800aa04:	d01e      	beq.n	800aa44 <_printf_common+0xa4>
 800aa06:	6823      	ldr	r3, [r4, #0]
 800aa08:	6922      	ldr	r2, [r4, #16]
 800aa0a:	f003 0306 	and.w	r3, r3, #6
 800aa0e:	2b04      	cmp	r3, #4
 800aa10:	bf02      	ittt	eq
 800aa12:	68e5      	ldreq	r5, [r4, #12]
 800aa14:	6833      	ldreq	r3, [r6, #0]
 800aa16:	1aed      	subeq	r5, r5, r3
 800aa18:	68a3      	ldr	r3, [r4, #8]
 800aa1a:	bf0c      	ite	eq
 800aa1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aa20:	2500      	movne	r5, #0
 800aa22:	4293      	cmp	r3, r2
 800aa24:	bfc4      	itt	gt
 800aa26:	1a9b      	subgt	r3, r3, r2
 800aa28:	18ed      	addgt	r5, r5, r3
 800aa2a:	2600      	movs	r6, #0
 800aa2c:	341a      	adds	r4, #26
 800aa2e:	42b5      	cmp	r5, r6
 800aa30:	d11a      	bne.n	800aa68 <_printf_common+0xc8>
 800aa32:	2000      	movs	r0, #0
 800aa34:	e008      	b.n	800aa48 <_printf_common+0xa8>
 800aa36:	2301      	movs	r3, #1
 800aa38:	4652      	mov	r2, sl
 800aa3a:	4641      	mov	r1, r8
 800aa3c:	4638      	mov	r0, r7
 800aa3e:	47c8      	blx	r9
 800aa40:	3001      	adds	r0, #1
 800aa42:	d103      	bne.n	800aa4c <_printf_common+0xac>
 800aa44:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aa48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa4c:	3501      	adds	r5, #1
 800aa4e:	e7c6      	b.n	800a9de <_printf_common+0x3e>
 800aa50:	18e1      	adds	r1, r4, r3
 800aa52:	1c5a      	adds	r2, r3, #1
 800aa54:	2030      	movs	r0, #48	@ 0x30
 800aa56:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800aa5a:	4422      	add	r2, r4
 800aa5c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800aa60:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800aa64:	3302      	adds	r3, #2
 800aa66:	e7c7      	b.n	800a9f8 <_printf_common+0x58>
 800aa68:	2301      	movs	r3, #1
 800aa6a:	4622      	mov	r2, r4
 800aa6c:	4641      	mov	r1, r8
 800aa6e:	4638      	mov	r0, r7
 800aa70:	47c8      	blx	r9
 800aa72:	3001      	adds	r0, #1
 800aa74:	d0e6      	beq.n	800aa44 <_printf_common+0xa4>
 800aa76:	3601      	adds	r6, #1
 800aa78:	e7d9      	b.n	800aa2e <_printf_common+0x8e>
	...

0800aa7c <_printf_i>:
 800aa7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aa80:	7e0f      	ldrb	r7, [r1, #24]
 800aa82:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800aa84:	2f78      	cmp	r7, #120	@ 0x78
 800aa86:	4691      	mov	r9, r2
 800aa88:	4680      	mov	r8, r0
 800aa8a:	460c      	mov	r4, r1
 800aa8c:	469a      	mov	sl, r3
 800aa8e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800aa92:	d807      	bhi.n	800aaa4 <_printf_i+0x28>
 800aa94:	2f62      	cmp	r7, #98	@ 0x62
 800aa96:	d80a      	bhi.n	800aaae <_printf_i+0x32>
 800aa98:	2f00      	cmp	r7, #0
 800aa9a:	f000 80d1 	beq.w	800ac40 <_printf_i+0x1c4>
 800aa9e:	2f58      	cmp	r7, #88	@ 0x58
 800aaa0:	f000 80b8 	beq.w	800ac14 <_printf_i+0x198>
 800aaa4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aaa8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800aaac:	e03a      	b.n	800ab24 <_printf_i+0xa8>
 800aaae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800aab2:	2b15      	cmp	r3, #21
 800aab4:	d8f6      	bhi.n	800aaa4 <_printf_i+0x28>
 800aab6:	a101      	add	r1, pc, #4	@ (adr r1, 800aabc <_printf_i+0x40>)
 800aab8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800aabc:	0800ab15 	.word	0x0800ab15
 800aac0:	0800ab29 	.word	0x0800ab29
 800aac4:	0800aaa5 	.word	0x0800aaa5
 800aac8:	0800aaa5 	.word	0x0800aaa5
 800aacc:	0800aaa5 	.word	0x0800aaa5
 800aad0:	0800aaa5 	.word	0x0800aaa5
 800aad4:	0800ab29 	.word	0x0800ab29
 800aad8:	0800aaa5 	.word	0x0800aaa5
 800aadc:	0800aaa5 	.word	0x0800aaa5
 800aae0:	0800aaa5 	.word	0x0800aaa5
 800aae4:	0800aaa5 	.word	0x0800aaa5
 800aae8:	0800ac27 	.word	0x0800ac27
 800aaec:	0800ab53 	.word	0x0800ab53
 800aaf0:	0800abe1 	.word	0x0800abe1
 800aaf4:	0800aaa5 	.word	0x0800aaa5
 800aaf8:	0800aaa5 	.word	0x0800aaa5
 800aafc:	0800ac49 	.word	0x0800ac49
 800ab00:	0800aaa5 	.word	0x0800aaa5
 800ab04:	0800ab53 	.word	0x0800ab53
 800ab08:	0800aaa5 	.word	0x0800aaa5
 800ab0c:	0800aaa5 	.word	0x0800aaa5
 800ab10:	0800abe9 	.word	0x0800abe9
 800ab14:	6833      	ldr	r3, [r6, #0]
 800ab16:	1d1a      	adds	r2, r3, #4
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	6032      	str	r2, [r6, #0]
 800ab1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ab20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ab24:	2301      	movs	r3, #1
 800ab26:	e09c      	b.n	800ac62 <_printf_i+0x1e6>
 800ab28:	6833      	ldr	r3, [r6, #0]
 800ab2a:	6820      	ldr	r0, [r4, #0]
 800ab2c:	1d19      	adds	r1, r3, #4
 800ab2e:	6031      	str	r1, [r6, #0]
 800ab30:	0606      	lsls	r6, r0, #24
 800ab32:	d501      	bpl.n	800ab38 <_printf_i+0xbc>
 800ab34:	681d      	ldr	r5, [r3, #0]
 800ab36:	e003      	b.n	800ab40 <_printf_i+0xc4>
 800ab38:	0645      	lsls	r5, r0, #25
 800ab3a:	d5fb      	bpl.n	800ab34 <_printf_i+0xb8>
 800ab3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ab40:	2d00      	cmp	r5, #0
 800ab42:	da03      	bge.n	800ab4c <_printf_i+0xd0>
 800ab44:	232d      	movs	r3, #45	@ 0x2d
 800ab46:	426d      	negs	r5, r5
 800ab48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab4c:	4858      	ldr	r0, [pc, #352]	@ (800acb0 <_printf_i+0x234>)
 800ab4e:	230a      	movs	r3, #10
 800ab50:	e011      	b.n	800ab76 <_printf_i+0xfa>
 800ab52:	6821      	ldr	r1, [r4, #0]
 800ab54:	6833      	ldr	r3, [r6, #0]
 800ab56:	0608      	lsls	r0, r1, #24
 800ab58:	f853 5b04 	ldr.w	r5, [r3], #4
 800ab5c:	d402      	bmi.n	800ab64 <_printf_i+0xe8>
 800ab5e:	0649      	lsls	r1, r1, #25
 800ab60:	bf48      	it	mi
 800ab62:	b2ad      	uxthmi	r5, r5
 800ab64:	2f6f      	cmp	r7, #111	@ 0x6f
 800ab66:	4852      	ldr	r0, [pc, #328]	@ (800acb0 <_printf_i+0x234>)
 800ab68:	6033      	str	r3, [r6, #0]
 800ab6a:	bf14      	ite	ne
 800ab6c:	230a      	movne	r3, #10
 800ab6e:	2308      	moveq	r3, #8
 800ab70:	2100      	movs	r1, #0
 800ab72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ab76:	6866      	ldr	r6, [r4, #4]
 800ab78:	60a6      	str	r6, [r4, #8]
 800ab7a:	2e00      	cmp	r6, #0
 800ab7c:	db05      	blt.n	800ab8a <_printf_i+0x10e>
 800ab7e:	6821      	ldr	r1, [r4, #0]
 800ab80:	432e      	orrs	r6, r5
 800ab82:	f021 0104 	bic.w	r1, r1, #4
 800ab86:	6021      	str	r1, [r4, #0]
 800ab88:	d04b      	beq.n	800ac22 <_printf_i+0x1a6>
 800ab8a:	4616      	mov	r6, r2
 800ab8c:	fbb5 f1f3 	udiv	r1, r5, r3
 800ab90:	fb03 5711 	mls	r7, r3, r1, r5
 800ab94:	5dc7      	ldrb	r7, [r0, r7]
 800ab96:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ab9a:	462f      	mov	r7, r5
 800ab9c:	42bb      	cmp	r3, r7
 800ab9e:	460d      	mov	r5, r1
 800aba0:	d9f4      	bls.n	800ab8c <_printf_i+0x110>
 800aba2:	2b08      	cmp	r3, #8
 800aba4:	d10b      	bne.n	800abbe <_printf_i+0x142>
 800aba6:	6823      	ldr	r3, [r4, #0]
 800aba8:	07df      	lsls	r7, r3, #31
 800abaa:	d508      	bpl.n	800abbe <_printf_i+0x142>
 800abac:	6923      	ldr	r3, [r4, #16]
 800abae:	6861      	ldr	r1, [r4, #4]
 800abb0:	4299      	cmp	r1, r3
 800abb2:	bfde      	ittt	le
 800abb4:	2330      	movle	r3, #48	@ 0x30
 800abb6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800abba:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800abbe:	1b92      	subs	r2, r2, r6
 800abc0:	6122      	str	r2, [r4, #16]
 800abc2:	f8cd a000 	str.w	sl, [sp]
 800abc6:	464b      	mov	r3, r9
 800abc8:	aa03      	add	r2, sp, #12
 800abca:	4621      	mov	r1, r4
 800abcc:	4640      	mov	r0, r8
 800abce:	f7ff fee7 	bl	800a9a0 <_printf_common>
 800abd2:	3001      	adds	r0, #1
 800abd4:	d14a      	bne.n	800ac6c <_printf_i+0x1f0>
 800abd6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800abda:	b004      	add	sp, #16
 800abdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abe0:	6823      	ldr	r3, [r4, #0]
 800abe2:	f043 0320 	orr.w	r3, r3, #32
 800abe6:	6023      	str	r3, [r4, #0]
 800abe8:	4832      	ldr	r0, [pc, #200]	@ (800acb4 <_printf_i+0x238>)
 800abea:	2778      	movs	r7, #120	@ 0x78
 800abec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800abf0:	6823      	ldr	r3, [r4, #0]
 800abf2:	6831      	ldr	r1, [r6, #0]
 800abf4:	061f      	lsls	r7, r3, #24
 800abf6:	f851 5b04 	ldr.w	r5, [r1], #4
 800abfa:	d402      	bmi.n	800ac02 <_printf_i+0x186>
 800abfc:	065f      	lsls	r7, r3, #25
 800abfe:	bf48      	it	mi
 800ac00:	b2ad      	uxthmi	r5, r5
 800ac02:	6031      	str	r1, [r6, #0]
 800ac04:	07d9      	lsls	r1, r3, #31
 800ac06:	bf44      	itt	mi
 800ac08:	f043 0320 	orrmi.w	r3, r3, #32
 800ac0c:	6023      	strmi	r3, [r4, #0]
 800ac0e:	b11d      	cbz	r5, 800ac18 <_printf_i+0x19c>
 800ac10:	2310      	movs	r3, #16
 800ac12:	e7ad      	b.n	800ab70 <_printf_i+0xf4>
 800ac14:	4826      	ldr	r0, [pc, #152]	@ (800acb0 <_printf_i+0x234>)
 800ac16:	e7e9      	b.n	800abec <_printf_i+0x170>
 800ac18:	6823      	ldr	r3, [r4, #0]
 800ac1a:	f023 0320 	bic.w	r3, r3, #32
 800ac1e:	6023      	str	r3, [r4, #0]
 800ac20:	e7f6      	b.n	800ac10 <_printf_i+0x194>
 800ac22:	4616      	mov	r6, r2
 800ac24:	e7bd      	b.n	800aba2 <_printf_i+0x126>
 800ac26:	6833      	ldr	r3, [r6, #0]
 800ac28:	6825      	ldr	r5, [r4, #0]
 800ac2a:	6961      	ldr	r1, [r4, #20]
 800ac2c:	1d18      	adds	r0, r3, #4
 800ac2e:	6030      	str	r0, [r6, #0]
 800ac30:	062e      	lsls	r6, r5, #24
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	d501      	bpl.n	800ac3a <_printf_i+0x1be>
 800ac36:	6019      	str	r1, [r3, #0]
 800ac38:	e002      	b.n	800ac40 <_printf_i+0x1c4>
 800ac3a:	0668      	lsls	r0, r5, #25
 800ac3c:	d5fb      	bpl.n	800ac36 <_printf_i+0x1ba>
 800ac3e:	8019      	strh	r1, [r3, #0]
 800ac40:	2300      	movs	r3, #0
 800ac42:	6123      	str	r3, [r4, #16]
 800ac44:	4616      	mov	r6, r2
 800ac46:	e7bc      	b.n	800abc2 <_printf_i+0x146>
 800ac48:	6833      	ldr	r3, [r6, #0]
 800ac4a:	1d1a      	adds	r2, r3, #4
 800ac4c:	6032      	str	r2, [r6, #0]
 800ac4e:	681e      	ldr	r6, [r3, #0]
 800ac50:	6862      	ldr	r2, [r4, #4]
 800ac52:	2100      	movs	r1, #0
 800ac54:	4630      	mov	r0, r6
 800ac56:	f7f5 fae3 	bl	8000220 <memchr>
 800ac5a:	b108      	cbz	r0, 800ac60 <_printf_i+0x1e4>
 800ac5c:	1b80      	subs	r0, r0, r6
 800ac5e:	6060      	str	r0, [r4, #4]
 800ac60:	6863      	ldr	r3, [r4, #4]
 800ac62:	6123      	str	r3, [r4, #16]
 800ac64:	2300      	movs	r3, #0
 800ac66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ac6a:	e7aa      	b.n	800abc2 <_printf_i+0x146>
 800ac6c:	6923      	ldr	r3, [r4, #16]
 800ac6e:	4632      	mov	r2, r6
 800ac70:	4649      	mov	r1, r9
 800ac72:	4640      	mov	r0, r8
 800ac74:	47d0      	blx	sl
 800ac76:	3001      	adds	r0, #1
 800ac78:	d0ad      	beq.n	800abd6 <_printf_i+0x15a>
 800ac7a:	6823      	ldr	r3, [r4, #0]
 800ac7c:	079b      	lsls	r3, r3, #30
 800ac7e:	d413      	bmi.n	800aca8 <_printf_i+0x22c>
 800ac80:	68e0      	ldr	r0, [r4, #12]
 800ac82:	9b03      	ldr	r3, [sp, #12]
 800ac84:	4298      	cmp	r0, r3
 800ac86:	bfb8      	it	lt
 800ac88:	4618      	movlt	r0, r3
 800ac8a:	e7a6      	b.n	800abda <_printf_i+0x15e>
 800ac8c:	2301      	movs	r3, #1
 800ac8e:	4632      	mov	r2, r6
 800ac90:	4649      	mov	r1, r9
 800ac92:	4640      	mov	r0, r8
 800ac94:	47d0      	blx	sl
 800ac96:	3001      	adds	r0, #1
 800ac98:	d09d      	beq.n	800abd6 <_printf_i+0x15a>
 800ac9a:	3501      	adds	r5, #1
 800ac9c:	68e3      	ldr	r3, [r4, #12]
 800ac9e:	9903      	ldr	r1, [sp, #12]
 800aca0:	1a5b      	subs	r3, r3, r1
 800aca2:	42ab      	cmp	r3, r5
 800aca4:	dcf2      	bgt.n	800ac8c <_printf_i+0x210>
 800aca6:	e7eb      	b.n	800ac80 <_printf_i+0x204>
 800aca8:	2500      	movs	r5, #0
 800acaa:	f104 0619 	add.w	r6, r4, #25
 800acae:	e7f5      	b.n	800ac9c <_printf_i+0x220>
 800acb0:	0800af09 	.word	0x0800af09
 800acb4:	0800af1a 	.word	0x0800af1a

0800acb8 <memmove>:
 800acb8:	4288      	cmp	r0, r1
 800acba:	b510      	push	{r4, lr}
 800acbc:	eb01 0402 	add.w	r4, r1, r2
 800acc0:	d902      	bls.n	800acc8 <memmove+0x10>
 800acc2:	4284      	cmp	r4, r0
 800acc4:	4623      	mov	r3, r4
 800acc6:	d807      	bhi.n	800acd8 <memmove+0x20>
 800acc8:	1e43      	subs	r3, r0, #1
 800acca:	42a1      	cmp	r1, r4
 800accc:	d008      	beq.n	800ace0 <memmove+0x28>
 800acce:	f811 2b01 	ldrb.w	r2, [r1], #1
 800acd2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800acd6:	e7f8      	b.n	800acca <memmove+0x12>
 800acd8:	4402      	add	r2, r0
 800acda:	4601      	mov	r1, r0
 800acdc:	428a      	cmp	r2, r1
 800acde:	d100      	bne.n	800ace2 <memmove+0x2a>
 800ace0:	bd10      	pop	{r4, pc}
 800ace2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ace6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800acea:	e7f7      	b.n	800acdc <memmove+0x24>

0800acec <_sbrk_r>:
 800acec:	b538      	push	{r3, r4, r5, lr}
 800acee:	4d06      	ldr	r5, [pc, #24]	@ (800ad08 <_sbrk_r+0x1c>)
 800acf0:	2300      	movs	r3, #0
 800acf2:	4604      	mov	r4, r0
 800acf4:	4608      	mov	r0, r1
 800acf6:	602b      	str	r3, [r5, #0]
 800acf8:	f7f6 f998 	bl	800102c <_sbrk>
 800acfc:	1c43      	adds	r3, r0, #1
 800acfe:	d102      	bne.n	800ad06 <_sbrk_r+0x1a>
 800ad00:	682b      	ldr	r3, [r5, #0]
 800ad02:	b103      	cbz	r3, 800ad06 <_sbrk_r+0x1a>
 800ad04:	6023      	str	r3, [r4, #0]
 800ad06:	bd38      	pop	{r3, r4, r5, pc}
 800ad08:	20000bb4 	.word	0x20000bb4

0800ad0c <_realloc_r>:
 800ad0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad10:	4607      	mov	r7, r0
 800ad12:	4614      	mov	r4, r2
 800ad14:	460d      	mov	r5, r1
 800ad16:	b921      	cbnz	r1, 800ad22 <_realloc_r+0x16>
 800ad18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad1c:	4611      	mov	r1, r2
 800ad1e:	f7ff bc5b 	b.w	800a5d8 <_malloc_r>
 800ad22:	b92a      	cbnz	r2, 800ad30 <_realloc_r+0x24>
 800ad24:	f7ff fbec 	bl	800a500 <_free_r>
 800ad28:	4625      	mov	r5, r4
 800ad2a:	4628      	mov	r0, r5
 800ad2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad30:	f000 f81a 	bl	800ad68 <_malloc_usable_size_r>
 800ad34:	4284      	cmp	r4, r0
 800ad36:	4606      	mov	r6, r0
 800ad38:	d802      	bhi.n	800ad40 <_realloc_r+0x34>
 800ad3a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ad3e:	d8f4      	bhi.n	800ad2a <_realloc_r+0x1e>
 800ad40:	4621      	mov	r1, r4
 800ad42:	4638      	mov	r0, r7
 800ad44:	f7ff fc48 	bl	800a5d8 <_malloc_r>
 800ad48:	4680      	mov	r8, r0
 800ad4a:	b908      	cbnz	r0, 800ad50 <_realloc_r+0x44>
 800ad4c:	4645      	mov	r5, r8
 800ad4e:	e7ec      	b.n	800ad2a <_realloc_r+0x1e>
 800ad50:	42b4      	cmp	r4, r6
 800ad52:	4622      	mov	r2, r4
 800ad54:	4629      	mov	r1, r5
 800ad56:	bf28      	it	cs
 800ad58:	4632      	movcs	r2, r6
 800ad5a:	f7ff fbc3 	bl	800a4e4 <memcpy>
 800ad5e:	4629      	mov	r1, r5
 800ad60:	4638      	mov	r0, r7
 800ad62:	f7ff fbcd 	bl	800a500 <_free_r>
 800ad66:	e7f1      	b.n	800ad4c <_realloc_r+0x40>

0800ad68 <_malloc_usable_size_r>:
 800ad68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad6c:	1f18      	subs	r0, r3, #4
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	bfbc      	itt	lt
 800ad72:	580b      	ldrlt	r3, [r1, r0]
 800ad74:	18c0      	addlt	r0, r0, r3
 800ad76:	4770      	bx	lr

0800ad78 <_init>:
 800ad78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad7a:	bf00      	nop
 800ad7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad7e:	bc08      	pop	{r3}
 800ad80:	469e      	mov	lr, r3
 800ad82:	4770      	bx	lr

0800ad84 <_fini>:
 800ad84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad86:	bf00      	nop
 800ad88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad8a:	bc08      	pop	{r3}
 800ad8c:	469e      	mov	lr, r3
 800ad8e:	4770      	bx	lr
