$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
$end
#7512
b00000000 "
#7525
b00000000 "
#7526
b00000000 "
#14737
1!
#225625
b00000000 "
#225626
b00000000 "
#225737
b00000000 "
#225738
b00000000 "
#429975
b00000000 "
#429976
b00000000 "
#634312
b00000000 "
#634313
b00000000 "
#838612
b00000000 "
#838613
b00000000 "
#1042950
b00000000 "
#1042951
b00000000 "
#1247250
b00000000 "
#1247251
b00000000 "
#1451587
b00000000 "
#1451588
b00000000 "
#1655887
b00000000 "
#1655888
b00000000 "
#1860225
b00000000 "
#1860226
b00000000 "
#2064525
b00000000 "
#2064526
b00000000 "
#2268862
b00000000 "
#2268863
b00000000 "
#2473162
b00000000 "
#2473163
b00000000 "
#2677500
b00000000 "
#2677501
b00000000 "
#2881800
b00000000 "
#2881801
b00000000 "
