Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jan 26 20:31:14 2024
| Host         : DESKTOP-PI9AKPV running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 237
+-----------+----------+-----------------------+------------+
| Rule      | Severity | Description           | Violations |
+-----------+----------+-----------------------+------------+
| TIMING-16 | Warning  | Large setup violation | 237        |
+-----------+----------+-----------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.008 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/w_sum_0_reg_138_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.022 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/w_sum_0_reg_138_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/w_sum_0_reg_138_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.032 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/sum_0_reg_84_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.038 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/sum_0_reg_84_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.044 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_9_9/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.046 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_11_11/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.056 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/w_sum_0_reg_138_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.072 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/w_sum_0_reg_138_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.086 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_13_13/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.088 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[22]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/sum_0_reg_84_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.094 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/w_sum_0_reg_138_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.096 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/w_sum_0_reg_138_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.098 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/w_sum_0_reg_138_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.102 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/w_sum_0_reg_138_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.104 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_19_19/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.116 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_25_25/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.122 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/w_sum_0_reg_138_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.125 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_22_22/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.125 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_3_3/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.137 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_2_2/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.148 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_26_26/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.157 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/sum_0_reg_84_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.160 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/sum_0_reg_84_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.177 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_8_8/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.201 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_0_0/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.201 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_27_27/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.210 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_7_7/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.220 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_24_24/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/sum_0_reg_84_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.232 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/w_sum_0_reg_138_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.242 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_16_16/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.254 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din1_buf1_reg[4]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]_srl2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.283 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_17_17/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.286 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_29_29/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.287 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/sum_0_reg_84_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.297 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/w_sum_0_reg_138_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.311 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_10_10/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.316 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[22]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.329 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_1_1/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.337 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_18_18/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.341 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_12_12/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.348 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_20_20/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.349 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_21_21/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.385 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_15_15/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.430 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/w_sum_0_reg_138_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.461 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_5_5/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.473 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/cnn_fadd_32ns_32ncud_U39/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_23_23/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.532 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din0_buf1_reg[8]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.548 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.709 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din0_buf1_reg[8]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.809 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[22]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.832 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din0_buf1_reg[8]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.891 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din0_buf1_reg[8]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.922 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/Q_MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -2.039 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din0_buf1_reg[8]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -2.055 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din0_buf1_reg[8]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -2.101 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[22]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[11]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -2.101 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[22]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[13]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -2.101 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[22]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[15]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -2.101 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[22]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[16]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -2.101 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[22]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[17]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -2.101 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[22]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[18]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -2.129 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din0_buf1_reg[8]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -2.150 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din0_buf1_reg[8]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -2.151 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[22]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[10]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -2.151 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[22]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[12]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -2.151 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[22]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -2.151 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[22]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -2.152 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din0_buf1_reg[8]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -2.168 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din0_buf1_reg[8]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -2.204 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[22]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -2.242 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din0_buf1_reg[8]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -2.263 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din0_buf1_reg[8]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -2.266 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din0_buf1_reg[8]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -2.282 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din0_buf1_reg[8]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -2.299 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[22]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -2.299 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[22]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[20]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -2.299 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[22]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[21]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -2.299 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[22]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -2.332 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[22]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[14]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -2.332 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[22]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -2.332 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[22]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[8]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -2.332 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[22]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[9]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -2.356 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din0_buf1_reg[8]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -2.377 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din0_buf1_reg[8]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -2.379 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din0_buf1_reg[8]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -2.394 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[22]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[19]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -2.394 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[22]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -2.394 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[22]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -2.395 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din0_buf1_reg[8]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -2.469 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din0_buf1_reg[8]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -2.490 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din0_buf1_reg[8]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -2.493 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din0_buf1_reg[8]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -2.509 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din0_buf1_reg[8]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -2.583 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din0_buf1_reg[8]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -2.604 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din0_buf1_reg[8]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -2.606 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fadd_32ns_32ncud_U33/din0_buf1_reg[8]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -2.949 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[41] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -3.044 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -3.090 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[43] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -3.098 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[17] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -3.099 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -3.099 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -3.099 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[19] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -3.099 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -3.099 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -3.099 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -3.099 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -3.099 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -3.112 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -3.112 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -3.112 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -3.112 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -3.112 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -3.112 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -3.112 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -3.112 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -3.148 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[36] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -3.148 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[45] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -3.164 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -3.165 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -3.188 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[21] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -3.188 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[25] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -3.188 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[27] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -3.189 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[16] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -3.189 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[18] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -3.189 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[20] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -3.189 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[22] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -3.189 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[24] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -3.189 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[26] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -3.226 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[42] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -3.228 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -3.230 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[40] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -3.232 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[35] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -3.232 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[37] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -3.239 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -3.283 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[23] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -3.283 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[28] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -3.283 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[31] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -3.283 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[32] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -3.284 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[29] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -3.284 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[30] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -3.284 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[33] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -3.284 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[34] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -3.349 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[46] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -3.349 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[47] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -3.352 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -3.360 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[38] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -3.360 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[39] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -3.360 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/din1_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fexp_32ns_32nkbM_U35/cnn_ap_fexp_2_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[44] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -3.372 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -3.421 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_21/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -3.448 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -3.456 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -3.468 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -3.479 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_25/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -3.488 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -3.545 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_20/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -3.564 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -3.572 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -3.583 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -3.586 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_13/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -3.603 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -3.656 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_27/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -3.679 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -3.687 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -3.699 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -3.719 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -3.746 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_7/DIADI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -3.764 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_2/DIADI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -3.795 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -3.803 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -3.815 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -3.835 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -3.842 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_0/DIADI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -3.845 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_7/DIADI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -3.861 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_0/DIADI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -3.871 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_0/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -3.877 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_3/DIADI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -3.889 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_2/DIADI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -3.895 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_1/DIADI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -3.899 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_3/DIADI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -3.908 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_5/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -3.911 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -3.913 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_26/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -3.919 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -3.931 ns between design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/grp_dense_fu_248/grp_soft_max_fu_161/cnn_fdiv_32ns_32njbC_U34/cnn_ap_fdiv_4_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -3.940 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_0/DIADI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -3.964 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_3/DIADI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -3.981 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_4/DIADI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -3.985 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_7/DIADI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -4.049 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_2/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -4.052 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_0/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -4.058 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_7/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -4.060 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_1/DIADI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -4.061 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_3/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -4.068 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_4/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -4.074 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_17/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -4.082 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_1/DIADI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -4.094 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_18/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -4.109 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_15/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -4.117 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_16/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -4.132 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_1/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -4.136 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_12/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -4.145 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_7/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -4.152 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_28/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -4.152 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_2/DIADI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -4.191 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_4/DIADI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -4.197 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_6/DIADI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -4.229 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_1/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -4.255 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_19/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -4.276 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_5/DIADI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -4.277 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_4/DIADI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -4.299 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_4/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -4.301 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_11/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -4.307 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_6/DIADI[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -4.313 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_5/DIADI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -4.316 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_10/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -4.320 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_3/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -4.323 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_6/DIADI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -4.331 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_8/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -4.332 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_6/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -4.345 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_24/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -4.345 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_5/DIADI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -4.346 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_23/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -4.352 ns between design_1_i/cnn_0/inst/grp_conv_2_fu_258/cnn_fadd_32ns_32ncud_U16/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_5/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -4.394 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_9/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -4.421 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_2/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -4.422 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_6/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -4.530 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_22/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -4.575 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_29/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -4.615 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_30/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -4.617 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_14/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -4.674 ns between design_1_i/cnn_0/inst/grp_conv_1_fu_270/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/cnn_0/inst/conv_1_out_U/cnn_conv_1_out_ram_U/ram_reg_0_31/DIADI[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


