[p GLOBOPT AUTOSTATIC IEEE_FLT IEEE_DBL LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F25K83 ]
[d frameptr 4065 ]
"55 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\mcc_generated_files/i2c1.c
[e E22581 . `uc
I2C1_GOOD 0
I2C1_FAIL_TIMEOUT 1
]
"3 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\AP_C/AP_LCD.c
[v _display_char display_char `(v  1 e 1 0 ]
"4 D:\XC8\pic\sources\c99\common\fleq.c
[v ___fleq __fleq `(b  1 e 0 0 ]
"62 D:\XC8\pic\sources\c99\common\float.c
[v ___ftpack __ftpack `(f  1 e 4 0 ]
"86 D:\XC8\pic\sources\c99\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 4 0 ]
"54 D:\XC8\pic\sources\c99\common\ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 4 0 ]
"62 D:\XC8\pic\sources\c99\common\ftmul.c
[v ___ftmul __ftmul `(f  1 e 4 0 ]
"19 D:\XC8\pic\sources\c99\common\ftsub.c
[v ___ftsub __ftsub `(f  1 e 4 0 ]
"10 D:\XC8\pic\sources\c99\common\sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"245
[v ___flsub __flsub `(d  1 e 4 0 ]
"11 D:\XC8\pic\sources\c99\common\sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 4 0 ]
"8 D:\XC8\pic\sources\c99\common\sprcmul.c
[v ___flmul __flmul `(d  1 e 4 0 ]
"15 D:\XC8\pic\sources\c99\common\Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"91 D:\XC8\pic\sources\c99\common\Umul64.c
[v ___omul __omul `(uo  1 e 8 0 ]
"52 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\main.c
[v _main main `(v  1 e 1 0 ]
"62 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\mcc_generated_files/ecan.c
[v _ECAN_ISR_ECAN_RXB0I ECAN_ISR_ECAN_RXB0I `(v  1 e 1 0 ]
"69
[v _ECAN_Initialize ECAN_Initialize `(v  1 e 1 0 ]
"370
[v _convertReg2ExtendedCANid convertReg2ExtendedCANid `(ul  1 s 4 convertReg2ExtendedCANid ]
"391
[v _convertReg2StandardCANid convertReg2StandardCANid `(ul  1 s 4 convertReg2StandardCANid ]
"404
[v _convertCANid2Reg convertCANid2Reg `(v  1 s 1 convertCANid2Reg ]
"34 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\mcc_generated_files/ext_int.c
[v _INT0_ISR INT0_ISR `(v  1 e 1 0 ]
"43
[v _INT0_CallBack INT0_CallBack `(v  1 e 1 0 ]
"52
[v _INT0_SetInterruptHandler INT0_SetInterruptHandler `(v  1 e 1 0 ]
"56
[v _INT0_DefaultInterruptHandler INT0_DefaultInterruptHandler `(v  1 e 1 0 ]
"60
[v _INT1_ISR INT1_ISR `(v  1 e 1 0 ]
"69
[v _INT1_CallBack INT1_CallBack `(v  1 e 1 0 ]
"78
[v _INT1_SetInterruptHandler INT1_SetInterruptHandler `(v  1 e 1 0 ]
"82
[v _INT1_DefaultInterruptHandler INT1_DefaultInterruptHandler `(v  1 e 1 0 ]
"86
[v _INT2_ISR INT2_ISR `(v  1 e 1 0 ]
"95
[v _INT2_CallBack INT2_CallBack `(v  1 e 1 0 ]
"104
[v _INT2_SetInterruptHandler INT2_SetInterruptHandler `(v  1 e 1 0 ]
"108
[v _INT2_DefaultInterruptHandler INT2_DefaultInterruptHandler `(v  1 e 1 0 ]
"113
[v _EXT_INT_Initialize EXT_INT_Initialize `(v  1 e 1 0 ]
"57 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\mcc_generated_files/i2c1.c
[v _I2C1_Initialize I2C1_Initialize `(v  1 e 1 0 ]
"80
[v _wait4Start wait4Start `T(v  1 s 1 wait4Start ]
"100
[v _wait4BusFree wait4BusFree `T(v  1 s 1 wait4BusFree ]
"120
[v _sendByte sendByte `T(v  1 s 1 sendByte ]
"141
[v _receiveByte receiveByte `T(uc  1 s 1 receiveByte ]
"162
[v _wait4Stop wait4Stop `T(v  1 s 1 wait4Stop ]
"182
[v _wait4MDRSetcount wait4MDRSetcount `T(v  1 s 1 wait4MDRSetcount ]
"52 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\mcc_generated_files/interrupt_manager.c
[v _INTERRUPT_Initialize INTERRUPT_Initialize `(v  1 e 1 0 ]
"58
[v _INTERRUPT_InterruptManager INTERRUPT_InterruptManager `IIH(v  1 e 1 0 ]
"50 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
"61
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
"75
[v _PMD_Initialize PMD_Initialize `(v  1 e 1 0 ]
"55 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
"12 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\USER_C/lcd.c
[v _LCDInit LCDInit `(v  1 e 1 0 ]
"32
[v _Spi8b Spi8b `(v  1 e 1 0 ]
"52
[v _sendCom sendCom `(v  1 e 1 0 ]
"69
[v _sendDat sendDat `(v  1 e 1 0 ]
"87
[v _position position `(v  1 e 1 0 ]
"102
[v _LcdString LcdString `(v  1 e 1 0 ]
"3 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\USER_C/led.c
[v _ledtest ledtest `(v  1 e 1 0 ]
"270 D:\XC8\pic\include\pic18f25k83.h
[v _CIOCON CIOCON `VEuc  1 e 1 @14080 ]
"437
[v _BRGCON1 BRGCON1 `VEuc  1 e 1 @14083 ]
"513
[v _BRGCON2 BRGCON2 `VEuc  1 e 1 @14084 ]
"589
[v _BRGCON3 BRGCON3 `VEuc  1 e 1 @14085 ]
"4199
[v _LATA LATA `VEuc  1 e 1 @16314 ]
[s S1404 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
"4226
[s S1413 . 1 `uc 1 LA0 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
`uc 1 LA2 1 0 :1:2 
`uc 1 LA3 1 0 :1:3 
`uc 1 LA4 1 0 :1:4 
`uc 1 LA5 1 0 :1:5 
`uc 1 LA6 1 0 :1:6 
`uc 1 LA7 1 0 :1:7 
]
[u S1422 . 1 `S1404 1 . 1 0 `S1413 1 . 1 0 ]
[v _LATAbits LATAbits `VES1422  1 e 1 @16314 ]
"4311
[v _LATB LATB `VEuc  1 e 1 @16315 ]
[s S1364 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
"4338
[s S1373 . 1 `uc 1 LB0 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
`uc 1 LB2 1 0 :1:2 
`uc 1 LB3 1 0 :1:3 
`uc 1 LB4 1 0 :1:4 
`uc 1 LB5 1 0 :1:5 
`uc 1 LB6 1 0 :1:6 
`uc 1 LB7 1 0 :1:7 
]
[u S1382 . 1 `S1364 1 . 1 0 `S1373 1 . 1 0 ]
[v _LATBbits LATBbits `VES1382  1 e 1 @16315 ]
"4423
[v _LATC LATC `VEuc  1 e 1 @16316 ]
[s S1506 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
"4450
[s S1515 . 1 `uc 1 LC0 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
`uc 1 LC2 1 0 :1:2 
`uc 1 LC3 1 0 :1:3 
`uc 1 LC4 1 0 :1:4 
`uc 1 LC5 1 0 :1:5 
`uc 1 LC6 1 0 :1:6 
`uc 1 LC7 1 0 :1:7 
]
[u S1524 . 1 `S1506 1 . 1 0 `S1515 1 . 1 0 ]
[v _LATCbits LATCbits `VES1524  1 e 1 @16316 ]
"4535
[v _TRISA TRISA `VEuc  1 e 1 @16322 ]
"4597
[v _TRISB TRISB `VEuc  1 e 1 @16323 ]
"4659
[v _TRISC TRISC `VEuc  1 e 1 @16324 ]
[s S693 . 1 `uc 1 INT0EDG 1 0 :1:0 
`uc 1 INT1EDG 1 0 :1:1 
`uc 1 INT2EDG 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 IPEN 1 0 :1:5 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
"5021
[s S701 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GIEH 1 0 :1:7 
]
[u S704 . 1 `S693 1 . 1 0 `S701 1 . 1 0 ]
[v _INTCON0bits INTCON0bits `VES704  1 e 1 @16338 ]
"13960
[v _RXF0SIDH RXF0SIDH `VEuc  1 e 1 @14240 ]
"14080
[v _RXF0SIDL RXF0SIDL `VEuc  1 e 1 @14241 ]
"14168
[v _RXF0EIDH RXF0EIDH `VEuc  1 e 1 @14242 ]
"14238
[v _RXF0EIDL RXF0EIDL `VEuc  1 e 1 @14243 ]
"14308
[v _RXF1SIDH RXF1SIDH `VEuc  1 e 1 @14244 ]
"14428
[v _RXF1SIDL RXF1SIDL `VEuc  1 e 1 @14245 ]
"14516
[v _RXF1EIDH RXF1EIDH `VEuc  1 e 1 @14246 ]
"14586
[v _RXF1EIDL RXF1EIDL `VEuc  1 e 1 @14247 ]
"14656
[v _RXF2SIDH RXF2SIDH `VEuc  1 e 1 @14248 ]
"14776
[v _RXF2SIDL RXF2SIDL `VEuc  1 e 1 @14249 ]
"14864
[v _RXF2EIDH RXF2EIDH `VEuc  1 e 1 @14250 ]
"14934
[v _RXF2EIDL RXF2EIDL `VEuc  1 e 1 @14251 ]
"15004
[v _RXF3SIDH RXF3SIDH `VEuc  1 e 1 @14252 ]
"15124
[v _RXF3SIDL RXF3SIDL `VEuc  1 e 1 @14253 ]
"15212
[v _RXF3EIDH RXF3EIDH `VEuc  1 e 1 @14254 ]
"15282
[v _RXF3EIDL RXF3EIDL `VEuc  1 e 1 @14255 ]
"15352
[v _RXF4SIDH RXF4SIDH `VEuc  1 e 1 @14256 ]
"15472
[v _RXF4SIDL RXF4SIDL `VEuc  1 e 1 @14257 ]
"15560
[v _RXF4EIDH RXF4EIDH `VEuc  1 e 1 @14258 ]
"15630
[v _RXF4EIDL RXF4EIDL `VEuc  1 e 1 @14259 ]
"15700
[v _RXF5SIDH RXF5SIDH `VEuc  1 e 1 @14260 ]
"15820
[v _RXF5SIDL RXF5SIDL `VEuc  1 e 1 @14261 ]
"15908
[v _RXF5EIDH RXF5EIDH `VEuc  1 e 1 @14262 ]
"15978
[v _RXF5EIDL RXF5EIDL `VEuc  1 e 1 @14263 ]
"16048
[v _RXM0SIDH RXM0SIDH `VEuc  1 e 1 @14264 ]
"16168
[v _RXM0SIDL RXM0SIDL `VEuc  1 e 1 @14265 ]
"16256
[v _RXM0EIDH RXM0EIDH `VEuc  1 e 1 @14266 ]
"16326
[v _RXM0EIDL RXM0EIDL `VEuc  1 e 1 @14267 ]
"16396
[v _RXM1SIDH RXM1SIDH `VEuc  1 e 1 @14268 ]
"16516
[v _RXM1SIDL RXM1SIDL `VEuc  1 e 1 @14269 ]
"16604
[v _RXM1EIDH RXM1EIDH `VEuc  1 e 1 @14270 ]
"16674
[v _RXM1EIDL RXM1EIDL `VEuc  1 e 1 @14271 ]
[s S152 . 1 `uc 1 TXPRI 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 TXREQ 1 0 :1:3 
`uc 1 TXERR 1 0 :1:4 
`uc 1 TXLARB 1 0 :1:5 
`uc 1 TXABT 1 0 :1:6 
`uc 1 TXBIF 1 0 :1:7 
]
"16764
[s S160 . 1 `uc 1 TXPRI0 1 0 :1:0 
`uc 1 TXPRI1 1 0 :1:1 
]
[u S163 . 1 `S152 1 . 1 0 `S160 1 . 1 0 ]
[v _TXB2CONbits TXB2CONbits `VES163  1 e 1 @14272 ]
"16809
[v _TXB2SIDH TXB2SIDH `VEuc  1 e 1 @14273 ]
"16929
[v _TXB2SIDL TXB2SIDL `VEuc  1 e 1 @14274 ]
"17017
[v _TXB2EIDH TXB2EIDH `VEuc  1 e 1 @14275 ]
"17087
[v _TXB2EIDL TXB2EIDL `VEuc  1 e 1 @14276 ]
"17157
[v _TXB2DLC TXB2DLC `VEuc  1 e 1 @14277 ]
"17210
[v _TXB2D0 TXB2D0 `VEuc  1 e 1 @14278 ]
"17280
[v _TXB2D1 TXB2D1 `VEuc  1 e 1 @14279 ]
"17350
[v _TXB2D2 TXB2D2 `VEuc  1 e 1 @14280 ]
"17420
[v _TXB2D3 TXB2D3 `VEuc  1 e 1 @14281 ]
"17490
[v _TXB2D4 TXB2D4 `VEuc  1 e 1 @14282 ]
"17560
[v _TXB2D5 TXB2D5 `VEuc  1 e 1 @14283 ]
"17630
[v _TXB2D6 TXB2D6 `VEuc  1 e 1 @14284 ]
"17700
[v _TXB2D7 TXB2D7 `VEuc  1 e 1 @14285 ]
"18046
[v _TXB1CONbits TXB1CONbits `VES163  1 e 1 @14288 ]
"18091
[v _TXB1SIDH TXB1SIDH `VEuc  1 e 1 @14289 ]
"18211
[v _TXB1SIDL TXB1SIDL `VEuc  1 e 1 @14290 ]
"18299
[v _TXB1EIDH TXB1EIDH `VEuc  1 e 1 @14291 ]
"18369
[v _TXB1EIDL TXB1EIDL `VEuc  1 e 1 @14292 ]
"18439
[v _TXB1DLC TXB1DLC `VEuc  1 e 1 @14293 ]
"18492
[v _TXB1D0 TXB1D0 `VEuc  1 e 1 @14294 ]
"18562
[v _TXB1D1 TXB1D1 `VEuc  1 e 1 @14295 ]
"18632
[v _TXB1D2 TXB1D2 `VEuc  1 e 1 @14296 ]
"18702
[v _TXB1D3 TXB1D3 `VEuc  1 e 1 @14297 ]
"18772
[v _TXB1D4 TXB1D4 `VEuc  1 e 1 @14298 ]
"18842
[v _TXB1D5 TXB1D5 `VEuc  1 e 1 @14299 ]
"18912
[v _TXB1D6 TXB1D6 `VEuc  1 e 1 @14300 ]
"18982
[v _TXB1D7 TXB1D7 `VEuc  1 e 1 @14301 ]
"19311
[v _TXB0CONbits TXB0CONbits `VES163  1 e 1 @14304 ]
"19356
[v _TXB0SIDH TXB0SIDH `VEuc  1 e 1 @14305 ]
"19476
[v _TXB0SIDL TXB0SIDL `VEuc  1 e 1 @14306 ]
"19564
[v _TXB0EIDH TXB0EIDH `VEuc  1 e 1 @14307 ]
"19634
[v _TXB0EIDL TXB0EIDL `VEuc  1 e 1 @14308 ]
"19704
[v _TXB0DLC TXB0DLC `VEuc  1 e 1 @14309 ]
"19757
[v _TXB0D0 TXB0D0 `VEuc  1 e 1 @14310 ]
"19827
[v _TXB0D1 TXB0D1 `VEuc  1 e 1 @14311 ]
"19897
[v _TXB0D2 TXB0D2 `VEuc  1 e 1 @14312 ]
"19967
[v _TXB0D3 TXB0D3 `VEuc  1 e 1 @14313 ]
"20037
[v _TXB0D4 TXB0D4 `VEuc  1 e 1 @14314 ]
"20107
[v _TXB0D5 TXB0D5 `VEuc  1 e 1 @14315 ]
"20177
[v _TXB0D6 TXB0D6 `VEuc  1 e 1 @14316 ]
"20247
[v _TXB0D7 TXB0D7 `VEuc  1 e 1 @14317 ]
[s S360 . 1 `uc 1 FILHIT0 1 0 :1:0 
`uc 1 FILHIT1 1 0 :1:1 
`uc 1 FILHIT2 1 0 :1:2 
`uc 1 RXRTRRO_FILHIT3 1 0 :1:3 
`uc 1 FILHIT4 1 0 :1:4 
`uc 1 RXM0_RTRRO 1 0 :1:5 
`uc 1 RXM1 1 0 :1:6 
`uc 1 RXFUL 1 0 :1:7 
]
"20602
[s S369 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RXRTRRO 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 RXM0 1 0 :1:5 
]
[s S374 . 1 `uc 1 . 1 0 :3:0 
`uc 1 FILHIT3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 RTRRO 1 0 :1:5 
]
[u S379 . 1 `S360 1 . 1 0 `S369 1 . 1 0 `S374 1 . 1 0 ]
[v _RXB1CONbits RXB1CONbits `VES379  1 e 1 @14320 ]
"20667
[v _RXB1SIDH RXB1SIDH `VEuc  1 e 1 @14321 ]
"20787
[v _RXB1SIDL RXB1SIDL `VEuc  1 e 1 @14322 ]
"20880
[v _RXB1EIDH RXB1EIDH `VEuc  1 e 1 @14323 ]
"20950
[v _RXB1EIDL RXB1EIDL `VEuc  1 e 1 @14324 ]
"21020
[v _RXB1DLC RXB1DLC `VEuc  1 e 1 @14325 ]
"21090
[v _RXB1D0 RXB1D0 `VEuc  1 e 1 @14326 ]
"21160
[v _RXB1D1 RXB1D1 `VEuc  1 e 1 @14327 ]
"21230
[v _RXB1D2 RXB1D2 `VEuc  1 e 1 @14328 ]
"21300
[v _RXB1D3 RXB1D3 `VEuc  1 e 1 @14329 ]
"21370
[v _RXB1D4 RXB1D4 `VEuc  1 e 1 @14330 ]
"21440
[v _RXB1D5 RXB1D5 `VEuc  1 e 1 @14331 ]
"21510
[v _RXB1D6 RXB1D6 `VEuc  1 e 1 @14332 ]
"21580
[v _RXB1D7 RXB1D7 `VEuc  1 e 1 @14333 ]
[s S719 . 1 `uc 1 INT0IE 1 0 :1:0 
`uc 1 ZCDIE 1 0 :1:1 
`uc 1 ADIE 1 0 :1:2 
`uc 1 ADTIE 1 0 :1:3 
`uc 1 C1IE 1 0 :1:4 
`uc 1 SMT1IE 1 0 :1:5 
`uc 1 SMT1PRAIE 1 0 :1:6 
`uc 1 SMT1PWAIE 1 0 :1:7 
]
"25238
[s S728 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IE 1 0 :1:4 
`uc 1 RC1IE 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 PSPIE 1 0 :1:7 
]
[s S734 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXIE 1 0 :1:4 
]
[u S737 . 1 `S719 1 . 1 0 `S728 1 . 1 0 `S734 1 . 1 0 ]
[v _PIE1bits PIE1bits `VES737  1 e 1 @14737 ]
[s S760 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR1GIE 1 0 :1:1 
`uc 1 TMR2IE 1 0 :1:2 
`uc 1 CCP1IE 1 0 :1:3 
`uc 1 NCO1IE 1 0 :1:4 
`uc 1 CWG1IE 1 0 :1:5 
`uc 1 CLC1IE 1 0 :1:6 
`uc 1 INT1IE 1 0 :1:7 
]
"25501
[u S769 . 1 `S760 1 . 1 0 ]
[v _PIE4bits PIE4bits `VES769  1 e 1 @14740 ]
[s S100 . 1 `uc 1 RXB0IE 1 0 :1:0 
`uc 1 RXB1IE 1 0 :1:1 
`uc 1 TXB0IE 1 0 :1:2 
`uc 1 TXB1IE 1 0 :1:3 
`uc 1 TXB2IE 1 0 :1:4 
`uc 1 ERRIE 1 0 :1:5 
`uc 1 WAKIE 1 0 :1:6 
`uc 1 IRXIE 1 0 :1:7 
]
"25572
[s S109 . 1 `uc 1 FIFOFIE 1 0 :1:0 
`uc 1 RXBnIE 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 TXBnIE 1 0 :1:4 
]
[s S114 . 1 `uc 1 FIFOWMIE 1 0 :1:0 
]
[u S116 . 1 `S100 1 . 1 0 `S109 1 . 1 0 `S114 1 . 1 0 ]
[v _PIE5bits PIE5bits `VES116  1 e 1 @14741 ]
[s S781 . 1 `uc 1 TMR3IE 1 0 :1:0 
`uc 1 TMR3GIE 1 0 :1:1 
`uc 1 TMR4IE 1 0 :1:2 
`uc 1 CCP2IE 1 0 :1:3 
`uc 1 CWG2IE 1 0 :1:4 
`uc 1 CLC2IE 1 0 :1:5 
`uc 1 INT2IE 1 0 :1:6 
`uc 1 TMR5IE 1 0 :1:7 
]
"25778
[u S790 . 1 `S781 1 . 1 0 ]
[v _PIE8bits PIE8bits `VES790  1 e 1 @14744 ]
[s S589 . 1 `uc 1 INT0IF 1 0 :1:0 
`uc 1 ZCDIF 1 0 :1:1 
`uc 1 ADIF 1 0 :1:2 
`uc 1 ADTIF 1 0 :1:3 
`uc 1 C1IF 1 0 :1:4 
`uc 1 SMT1IF 1 0 :1:5 
`uc 1 SMT1PRAIF 1 0 :1:6 
`uc 1 SMT1PWAIF 1 0 :1:7 
]
"25969
[s S598 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IF 1 0 :1:4 
`uc 1 RC1IF 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 PSPIF 1 0 :1:7 
]
[s S604 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXIF 1 0 :1:4 
]
[u S607 . 1 `S589 1 . 1 0 `S598 1 . 1 0 `S604 1 . 1 0 ]
[v _PIR1bits PIR1bits `VES607  1 e 1 @14753 ]
[s S637 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR1GIF 1 0 :1:1 
`uc 1 TMR2IF 1 0 :1:2 
`uc 1 CCP1IF 1 0 :1:3 
`uc 1 NCO1IF 1 0 :1:4 
`uc 1 CWG1IF 1 0 :1:5 
`uc 1 CLC1IF 1 0 :1:6 
`uc 1 INT1IF 1 0 :1:7 
]
"26200
[u S646 . 1 `S637 1 . 1 0 ]
[v _PIR4bits PIR4bits `VES646  1 e 1 @14756 ]
[s S24 . 1 `uc 1 RXB0IF 1 0 :1:0 
`uc 1 RXB1IF 1 0 :1:1 
`uc 1 TXB0IF 1 0 :1:2 
`uc 1 TXB1IF 1 0 :1:3 
`uc 1 TXB2IF 1 0 :1:4 
`uc 1 ERRIF 1 0 :1:5 
`uc 1 WAKIF 1 0 :1:6 
`uc 1 IRXIF 1 0 :1:7 
]
"26271
[s S33 . 1 `uc 1 FIFOFIF 1 0 :1:0 
`uc 1 RXBnIF 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 TXBnIF 1 0 :1:4 
]
[s S38 . 1 `uc 1 FIFOWMIF 1 0 :1:0 
]
[u S40 . 1 `S24 1 . 1 0 `S33 1 . 1 0 `S38 1 . 1 0 ]
[v _PIR5bits PIR5bits `VES40  1 e 1 @14757 ]
[s S665 . 1 `uc 1 TMR3IF 1 0 :1:0 
`uc 1 TMR3GIF 1 0 :1:1 
`uc 1 TMR4IF 1 0 :1:2 
`uc 1 CCP2IF 1 0 :1:3 
`uc 1 CWG2IF 1 0 :1:4 
`uc 1 CLC2IF 1 0 :1:5 
`uc 1 INT2IF 1 0 :1:6 
`uc 1 TMR5IF 1 0 :1:7 
]
"26486
[u S674 . 1 `S665 1 . 1 0 ]
[v _PIR8bits PIR8bits `VES674  1 e 1 @14760 ]
"26587
[v _PMD0 PMD0 `VEuc  1 e 1 @14784 ]
"26664
[v _PMD1 PMD1 `VEuc  1 e 1 @14785 ]
"26734
[v _PMD2 PMD2 `VEuc  1 e 1 @14786 ]
"26779
[v _PMD3 PMD3 `VEuc  1 e 1 @14787 ]
"26841
[v _PMD4 PMD4 `VEuc  1 e 1 @14788 ]
"26874
[v _PMD5 PMD5 `VEuc  1 e 1 @14789 ]
"26919
[v _PMD6 PMD6 `VEuc  1 e 1 @14790 ]
"26975
[v _PMD7 PMD7 `VEuc  1 e 1 @14791 ]
"27121
[v _OSCCON1 OSCCON1 `VEuc  1 e 1 @14809 ]
"27261
[v _OSCCON3 OSCCON3 `VEuc  1 e 1 @14811 ]
"27413
[v _OSCEN OSCEN `VEuc  1 e 1 @14813 ]
"27464
[v _OSCTUNE OSCTUNE `VEuc  1 e 1 @14814 ]
"27568
[v _OSCFRQ OSCFRQ `VEuc  1 e 1 @14815 ]
"29030
[v _RB4PPS RB4PPS `VEuc  1 e 1 @14860 ]
"29230
[v _RC0PPS RC0PPS `VEuc  1 e 1 @14864 ]
"29280
[v _RC1PPS RC1PPS `VEuc  1 e 1 @14865 ]
"29630
[v _ANSELA ANSELA `VEuc  1 e 1 @14912 ]
"29692
[v _WPUA WPUA `VEuc  1 e 1 @14913 ]
"29754
[v _ODCONA ODCONA `VEuc  1 e 1 @14914 ]
"29816
[v _SLRCONA SLRCONA `VEuc  1 e 1 @14915 ]
"29878
[v _INLVLA INLVLA `VEuc  1 e 1 @14916 ]
"30126
[v _ANSELB ANSELB `VEuc  1 e 1 @14928 ]
"30188
[v _WPUB WPUB `VEuc  1 e 1 @14929 ]
"30250
[v _ODCONB ODCONB `VEuc  1 e 1 @14930 ]
"30312
[v _SLRCONB SLRCONB `VEuc  1 e 1 @14931 ]
"30374
[v _INLVLB INLVLB `VEuc  1 e 1 @14932 ]
"30838
[v _ANSELC ANSELC `VEuc  1 e 1 @14944 ]
"30900
[v _WPUC WPUC `VEuc  1 e 1 @14945 ]
"30962
[v _ODCONC ODCONC `VEuc  1 e 1 @14946 ]
"31024
[v _SLRCONC SLRCONC `VEuc  1 e 1 @14947 ]
"31086
[v _INLVLC INLVLC `VEuc  1 e 1 @14948 ]
"31550
[v _WPUE WPUE `VEuc  1 e 1 @14977 ]
"31571
[v _INLVLE INLVLE `VEuc  1 e 1 @14980 ]
"31675
[v _INT0PPS INT0PPS `VEuc  1 e 1 @15040 ]
"31695
[v _INT1PPS INT1PPS `VEuc  1 e 1 @15041 ]
"31715
[v _INT2PPS INT2PPS `VEuc  1 e 1 @15042 ]
"32375
[v _I2C1SCLPPS I2C1SCLPPS `VEuc  1 e 1 @15075 ]
"32395
[v _I2C1SDAPPS I2C1SDAPPS `VEuc  1 e 1 @15076 ]
"32535
[v _CANRXPPS CANRXPPS `VEuc  1 e 1 @15085 ]
"44995
[v _I2C1RXB I2C1RXB `VEuc  1 e 1 @15722 ]
"45015
[v _I2C1TXB I2C1TXB `VEuc  1 e 1 @15723 ]
"45035
[v _I2C1CNT I2C1CNT `VEuc  1 e 1 @15724 ]
"45125
[v _I2C1ADB1 I2C1ADB1 `VEuc  1 e 1 @15726 ]
"45227
[v _I2C1CON0 I2C1CON0 `VEuc  1 e 1 @15731 ]
[s S1126 . 1 `uc 1 MODE 1 0 :3:0 
`uc 1 MDR 1 0 :1:3 
`uc 1 CSTR 1 0 :1:4 
`uc 1 S 1 0 :1:5 
`uc 1 RSEN 1 0 :1:6 
`uc 1 EN 1 0 :1:7 
]
"45249
[s S1133 . 1 `uc 1 MODE0 1 0 :1:0 
`uc 1 MODE1 1 0 :1:1 
`uc 1 MODE2 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 I2CEN 1 0 :1:7 
]
"45249
[u S1139 . 1 `S1126 1 . 1 0 `S1133 1 . 1 0 ]
"45249
"45249
[v _I2C1CON0bits I2C1CON0bits `VES1139  1 e 1 @15731 ]
"45304
[v _I2C1CON1 I2C1CON1 `VEuc  1 e 1 @15732 ]
"45361
[v _I2C1CON2 I2C1CON2 `VEuc  1 e 1 @15733 ]
"45437
[v _I2C1ERR I2C1ERR `VEuc  1 e 1 @15734 ]
[s S1168 . 1 `uc 1 . 1 0 :3:0 
`uc 1 D 1 0 :1:3 
`uc 1 R 1 0 :1:4 
`uc 1 MMA 1 0 :1:5 
`uc 1 SMA 1 0 :1:6 
`uc 1 BFRE 1 0 :1:7 
]
"45557
[s S1175 . 1 `uc 1 . 1 0 :3:0 
`uc 1 DATA 1 0 :1:3 
`uc 1 READ 1 0 :1:4 
]
"45557
[s S1179 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_ADDRESS 1 0 :1:3 
`uc 1 NOT_WRITE 1 0 :1:4 
]
"45557
[s S1183 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_A 1 0 :1:3 
`uc 1 NOT_W 1 0 :1:4 
]
"45557
[u S1187 . 1 `S1168 1 . 1 0 `S1175 1 . 1 0 `S1179 1 . 1 0 `S1183 1 . 1 0 ]
"45557
"45557
[v _I2C1STAT0bits I2C1STAT0bits `VES1187  1 e 1 @15735 ]
[s S1212 . 1 `uc 1 RXBF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 CLRBF 1 0 :1:2 
`uc 1 RXRE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TXBE 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 TXWE 1 0 :1:7 
]
"45634
[u S1221 . 1 `S1212 1 . 1 0 ]
"45634
"45634
[v _I2C1STAT1bits I2C1STAT1bits `VES1221  1 e 1 @15736 ]
"45664
[v _I2C1PIR I2C1PIR `VEuc  1 e 1 @15737 ]
[s S1235 . 1 `uc 1 SCIF 1 0 :1:0 
`uc 1 RSCIF 1 0 :1:1 
`uc 1 PCIF 1 0 :1:2 
`uc 1 ADRIF 1 0 :1:3 
`uc 1 WRIF 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ACKTIF 1 0 :1:6 
`uc 1 CNTIF 1 0 :1:7 
]
"45691
[s S1244 . 1 `uc 1 SC1IF 1 0 :1:0 
`uc 1 RSC1IF 1 0 :1:1 
`uc 1 PC1IF 1 0 :1:2 
`uc 1 ADR1IF 1 0 :1:3 
`uc 1 WR1IF 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ACKT1IF 1 0 :1:6 
`uc 1 CNT1IF 1 0 :1:7 
]
"45691
[u S1253 . 1 `S1235 1 . 1 0 `S1244 1 . 1 0 ]
"45691
"45691
[v _I2C1PIRbits I2C1PIRbits `VES1253  1 e 1 @15737 ]
"45868
[v _I2C1CLK I2C1CLK `VEuc  1 e 1 @15739 ]
[s S279 . 1 `uc 1 FILHIT0 1 0 :1:0 
`uc 1 JTOFF_FILHIT1 1 0 :1:1 
`uc 1 RB0DBEN_FILHIT2 1 0 :1:2 
`uc 1 RXRTRRO_FILHIT3 1 0 :1:3 
`uc 1 FILHIT4 1 0 :1:4 
`uc 1 RXM0_RTRRO 1 0 :1:5 
`uc 1 RXM1 1 0 :1:6 
`uc 1 RXFUL 1 0 :1:7 
]
"63130
[s S288 . 1 `uc 1 FILHIT 1 0 :5:0 
`uc 1 RTRRO 1 0 :1:5 
]
"63130
[s S291 . 1 `uc 1 . 1 0 :1:0 
`uc 1 FILHIT1 1 0 :1:1 
`uc 1 FILHIT2 1 0 :1:2 
`uc 1 FILHIT3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 RXM0 1 0 :1:5 
]
"63130
[s S298 . 1 `uc 1 . 1 0 :1:0 
`uc 1 JTOFF 1 0 :1:1 
`uc 1 RB0DBEN 1 0 :1:2 
`uc 1 RXRTRRO 1 0 :1:3 
]
"63130
[u S303 . 1 `S279 1 . 1 0 `S288 1 . 1 0 `S291 1 . 1 0 `S298 1 . 1 0 ]
"63130
"63130
[v _RXB0CONbits RXB0CONbits `VES303  1 e 1 @16256 ]
"63220
[v _RXB0SIDH RXB0SIDH `VEuc  1 e 1 @16257 ]
"63340
[v _RXB0SIDL RXB0SIDL `VEuc  1 e 1 @16258 ]
"63433
[v _RXB0EIDH RXB0EIDH `VEuc  1 e 1 @16259 ]
"63503
[v _RXB0EIDL RXB0EIDL `VEuc  1 e 1 @16260 ]
"63573
[v _RXB0DLC RXB0DLC `VEuc  1 e 1 @16261 ]
"63687
[v _RXB0D0 RXB0D0 `VEuc  1 e 1 @16262 ]
"63757
[v _RXB0D1 RXB0D1 `VEuc  1 e 1 @16263 ]
"63827
[v _RXB0D2 RXB0D2 `VEuc  1 e 1 @16264 ]
"63897
[v _RXB0D3 RXB0D3 `VEuc  1 e 1 @16265 ]
"63967
[v _RXB0D4 RXB0D4 `VEuc  1 e 1 @16266 ]
"64037
[v _RXB0D5 RXB0D5 `VEuc  1 e 1 @16267 ]
"64107
[v _RXB0D6 RXB0D6 `VEuc  1 e 1 @16268 ]
"64177
[v _RXB0D7 RXB0D7 `VEuc  1 e 1 @16269 ]
"64247
[v _CANSTAT CANSTAT `VEuc  1 e 1 @16270 ]
"64375
[v _CANCON CANCON `VEuc  1 e 1 @16271 ]
[s S416 . 1 `uc 1 EWARN 1 0 :1:0 
`uc 1 RXWARN 1 0 :1:1 
`uc 1 TXWARN 1 0 :1:2 
`uc 1 RXBP 1 0 :1:3 
`uc 1 TXBP 1 0 :1:4 
`uc 1 TXBO 1 0 :1:5 
`uc 1 RXB1OVFL 1 0 :1:6 
`uc 1 RXB0OVFL 1 0 :1:7 
]
"64533
[s S425 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_FIFOEMPTY 1 0 :1:7 
]
"64533
[s S428 . 1 `uc 1 . 1 0 :7:0 
`uc 1 nFIFOEMPTY 1 0 :1:7 
]
"64533
[s S431 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RXBNOVFL 1 0 :1:6 
`uc 1 FIFOEMPTY 1 0 :1:7 
]
"64533
[u S435 . 1 `S416 1 . 1 0 `S425 1 . 1 0 `S428 1 . 1 0 `S431 1 . 1 0 ]
"64533
"64533
[v _COMSTATbits COMSTATbits `VES435  1 e 1 @16272 ]
"64598
[v _ECANCON ECANCON `VEuc  1 e 1 @16273 ]
"30 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\mcc_generated_files/ext_int.c
[v _INT0_InterruptHandler INT0_InterruptHandler `*.37(v  1 e 2 0 ]
"31
[v _INT1_InterruptHandler INT1_InterruptHandler `*.37(v  1 e 2 0 ]
"32
[v _INT2_InterruptHandler INT2_InterruptHandler `*.37(v  1 e 2 0 ]
"55 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\mcc_generated_files/i2c1.c
[v _lastError lastError `E22581  1 s 1 lastError ]
"52 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\main.c
[v _main main `(v  1 e 1 0 ]
{
"91
} 0
"87 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\USER_C/lcd.c
[v _position position `(v  1 e 1 0 ]
{
[v position@x x `uc  1 a 1 wreg ]
"88
[v position@pos pos `uc  1 a 1 7 ]
"87
[v position@x x `uc  1 a 1 wreg ]
[v position@y y `uc  1 p 1 6 ]
"89
[v position@x x `uc  1 a 1 8 ]
"100
} 0
"3 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\USER_C/led.c
[v _ledtest ledtest `(v  1 e 1 0 ]
{
"9
} 0
"3 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\AP_C/AP_LCD.c
[v _display_char display_char `(v  1 e 1 0 ]
{
"4
[v display_char@i i `uc  1 a 1 17 ]
"3
[v display_char@y y `i  1 p 2 6 ]
[v display_char@x x `i  1 p 2 8 ]
[v display_char@char_length char_length `i  1 p 2 10 ]
[v display_char@p p `*.25uc  1 p 2 12 ]
"16
} 0
"50 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
{
"59
} 0
"75
[v _PMD_Initialize PMD_Initialize `(v  1 e 1 0 ]
{
"93
} 0
"55 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
{
"124
} 0
"61 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\mcc_generated_files/mcc.c
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
{
"73
} 0
"52 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\mcc_generated_files/interrupt_manager.c
[v _INTERRUPT_Initialize INTERRUPT_Initialize `(v  1 e 1 0 ]
{
"56
} 0
"57 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\mcc_generated_files/i2c1.c
[v _I2C1_Initialize I2C1_Initialize `(v  1 e 1 0 ]
{
"73
} 0
"113 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\mcc_generated_files/ext_int.c
[v _EXT_INT_Initialize EXT_INT_Initialize `(v  1 e 1 0 ]
{
"142
} 0
"104
[v _INT2_SetInterruptHandler INT2_SetInterruptHandler `(v  1 e 1 0 ]
{
[v INT2_SetInterruptHandler@InterruptHandler InterruptHandler `*.37(v  1 p 2 0 ]
"106
} 0
"78
[v _INT1_SetInterruptHandler INT1_SetInterruptHandler `(v  1 e 1 0 ]
{
[v INT1_SetInterruptHandler@InterruptHandler InterruptHandler `*.37(v  1 p 2 0 ]
"80
} 0
"52
[v _INT0_SetInterruptHandler INT0_SetInterruptHandler `(v  1 e 1 0 ]
{
[v INT0_SetInterruptHandler@InterruptHandler InterruptHandler `*.37(v  1 p 2 0 ]
"54
} 0
"69 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\mcc_generated_files/ecan.c
[v _ECAN_Initialize ECAN_Initialize `(v  1 e 1 0 ]
{
"152
} 0
"102 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\USER_C/lcd.c
[v _LcdString LcdString `(v  1 e 1 0 ]
{
[v LcdString@p p `*.25uc  1 p 2 6 ]
"109
} 0
"69
[v _sendDat sendDat `(v  1 e 1 0 ]
{
[v sendDat@dat dat `uc  1 a 1 wreg ]
"71
[v sendDat@datl datl `uc  1 a 1 4 ]
[v sendDat@dath dath `uc  1 a 1 3 ]
"69
[v sendDat@dat dat `uc  1 a 1 wreg ]
"72
[v sendDat@dat dat `uc  1 a 1 5 ]
"85
} 0
"12
[v _LCDInit LCDInit `(v  1 e 1 0 ]
{
"30
} 0
"52
[v _sendCom sendCom `(v  1 e 1 0 ]
{
[v sendCom@com com `uc  1 a 1 wreg ]
"54
[v sendCom@coml coml `uc  1 a 1 4 ]
[v sendCom@comh comh `uc  1 a 1 3 ]
"52
[v sendCom@com com `uc  1 a 1 wreg ]
"55
[v sendCom@com com `uc  1 a 1 5 ]
"67
} 0
"32
[v _Spi8b Spi8b `(v  1 e 1 0 ]
{
[v Spi8b@dat dat `uc  1 a 1 wreg ]
"33
[v Spi8b@i i `uc  1 a 1 1 ]
"32
[v Spi8b@dat dat `uc  1 a 1 wreg ]
[v Spi8b@dat dat `uc  1 a 1 0 ]
"50
} 0
"58 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\mcc_generated_files/interrupt_manager.c
[v _INTERRUPT_InterruptManager INTERRUPT_InterruptManager `IIH(v  1 e 1 0 ]
{
"81
} 0
"86 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\mcc_generated_files/ext_int.c
[v _INT2_ISR INT2_ISR `(v  1 e 1 0 ]
{
"92
} 0
"95
[v _INT2_CallBack INT2_CallBack `(v  1 e 1 0 ]
{
"102
} 0
"108
[v _INT2_DefaultInterruptHandler INT2_DefaultInterruptHandler `(v  1 e 1 0 ]
{
"111
} 0
"60
[v _INT1_ISR INT1_ISR `(v  1 e 1 0 ]
{
"66
} 0
"69
[v _INT1_CallBack INT1_CallBack `(v  1 e 1 0 ]
{
"76
} 0
"82
[v _INT1_DefaultInterruptHandler INT1_DefaultInterruptHandler `(v  1 e 1 0 ]
{
"85
} 0
"34
[v _INT0_ISR INT0_ISR `(v  1 e 1 0 ]
{
"40
} 0
"43
[v _INT0_CallBack INT0_CallBack `(v  1 e 1 0 ]
{
"50
} 0
"56
[v _INT0_DefaultInterruptHandler INT0_DefaultInterruptHandler `(v  1 e 1 0 ]
{
"59
} 0
"62 E:\EWORK\ETOOL\EADC\soft_test\soft_test.X\mcc_generated_files/ecan.c
[v _ECAN_ISR_ECAN_RXB0I ECAN_ISR_ECAN_RXB0I `(v  1 e 1 0 ]
{
"67
} 0
