

================================================================
== Vitis HLS Report for 'ode_fpga_Pipeline_2'
================================================================
* Date:           Mon Jun 26 11:08:20 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  0.10 us|  6.729 ns|    27.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.500 us|  0.500 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         1|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.72>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%loop_index_t = alloca i32 1"   --->   Operation 4 'alloca' 'loop_index_t' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %empty"   --->   Operation 5 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%dv_dt_V_2_09_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %dv_dt_V_2_09"   --->   Operation 6 'read' 'dv_dt_V_2_09_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%dv_dt_V_1_08_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %dv_dt_V_1_08"   --->   Operation 7 'read' 'dv_dt_V_1_08_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%dv_dt_V_0_07_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %dv_dt_V_0_07"   --->   Operation 8 'read' 'dv_dt_V_0_07_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %loop_index_t"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%loop_index_t_load = load i2 %loop_index_t"   --->   Operation 11 'load' 'loop_index_t_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.95ns)   --->   "%exitcond1 = icmp_eq  i2 %loop_index_t_load, i2 3"   --->   Operation 13 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.56ns)   --->   "%empty_70 = add i2 %loop_index_t_load, i2 1"   --->   Operation 15 'add' 'empty_70' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond1, void %load-store-loop.split, void %memcpy-split.exitStub"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%loop_index_t_cast = zext i2 %loop_index_t_load"   --->   Operation 17 'zext' 'loop_index_t_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.70ns)   --->   "%tmp_7 = mux i85 @_ssdm_op_Mux.ap_auto.3i85.i2, i85 %dv_dt_V_0_07_read, i85 %dv_dt_V_1_08_read, i85 %dv_dt_V_2_09_read, i2 %loop_index_t_load"   --->   Operation 18 'mux' 'tmp_7' <Predicate = (!exitcond1)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.65ns)   --->   "%add_ptr52_sum = add i3 %loop_index_t_cast, i3 3"   --->   Operation 19 'add' 'add_ptr52_sum' <Predicate = (!exitcond1)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add_ptr52_sum_cast1 = zext i3 %add_ptr52_sum"   --->   Operation 20 'zext' 'add_ptr52_sum_cast1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.82ns)   --->   "%empty_71 = add i6 %tmp, i6 %add_ptr52_sum_cast1"   --->   Operation 21 'add' 'empty_71' <Predicate = (!exitcond1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty_71"   --->   Operation 22 'zext' 'p_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i85 %out_r, i64 0, i64 %p_cast"   --->   Operation 23 'getelementptr' 'out_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%store_ln0 = store i85 %tmp_7, i6 %out_addr"   --->   Operation 24 'store' 'store_ln0' <Predicate = (!exitcond1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 %empty_70, i2 %loop_index_t"   --->   Operation 25 'store' 'store_ln0' <Predicate = (!exitcond1)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 26 'br' 'br_ln0' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (exitcond1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 27ns.

 <State 1>: 6.73ns
The critical path consists of the following:
	'alloca' operation ('loop_index_t') [6]  (0 ns)
	'load' operation ('loop_index_t_load') on local variable 'loop_index_t' [14]  (0 ns)
	'add' operation ('add_ptr52_sum') [23]  (1.65 ns)
	'add' operation ('empty_71') [25]  (1.83 ns)
	'getelementptr' operation ('out_addr') [27]  (0 ns)
	'store' operation ('store_ln0') of variable 'tmp_7' on array 'out_r' [28]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
