ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB134:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** 
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi2_rx;
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  33:Core/Src/stm32f4xx_hal_msp.c **** 
  34:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  38:Core/Src/stm32f4xx_hal_msp.c **** 
  39:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  43:Core/Src/stm32f4xx_hal_msp.c **** 
  44:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  48:Core/Src/stm32f4xx_hal_msp.c **** 
  49:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  53:Core/Src/stm32f4xx_hal_msp.c **** 
  54:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  62:Core/Src/stm32f4xx_hal_msp.c **** /**
  63:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f4xx_hal_msp.c ****   */
  65:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 66 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  38              		.loc 1 71 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 71 3 view .LVU2
  41 0004 0021     		movs	r1, #0
  42 0006 0091     		str	r1, [sp]
  43              		.loc 1 71 3 view .LVU3
  44 0008 0C4B     		ldr	r3, .L3
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 3


  45 000a 5A6C     		ldr	r2, [r3, #68]
  46 000c 42F48042 		orr	r2, r2, #16384
  47 0010 5A64     		str	r2, [r3, #68]
  48              		.loc 1 71 3 view .LVU4
  49 0012 5A6C     		ldr	r2, [r3, #68]
  50 0014 02F48042 		and	r2, r2, #16384
  51 0018 0092     		str	r2, [sp]
  52              		.loc 1 71 3 view .LVU5
  53 001a 009A     		ldr	r2, [sp]
  54              	.LBE2:
  55              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 72 3 view .LVU7
  57              	.LBB3:
  58              		.loc 1 72 3 view .LVU8
  59 001c 0191     		str	r1, [sp, #4]
  60              		.loc 1 72 3 view .LVU9
  61 001e 1A6C     		ldr	r2, [r3, #64]
  62 0020 42F08052 		orr	r2, r2, #268435456
  63 0024 1A64     		str	r2, [r3, #64]
  64              		.loc 1 72 3 view .LVU10
  65 0026 1B6C     		ldr	r3, [r3, #64]
  66 0028 03F08053 		and	r3, r3, #268435456
  67 002c 0193     		str	r3, [sp, #4]
  68              		.loc 1 72 3 view .LVU11
  69 002e 019B     		ldr	r3, [sp, #4]
  70              	.LBE3:
  71              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
  72              		.loc 1 74 3 view .LVU13
  73 0030 0720     		movs	r0, #7
  74 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  75              	.LVL0:
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f4xx_hal_msp.c **** }
  76              		.loc 1 81 1 is_stmt 0 view .LVU14
  77 0036 03B0     		add	sp, sp, #12
  78              		.cfi_def_cfa_offset 4
  79              		@ sp needed
  80 0038 5DF804FB 		ldr	pc, [sp], #4
  81              	.L4:
  82              		.align	2
  83              	.L3:
  84 003c 00380240 		.word	1073887232
  85              		.cfi_endproc
  86              	.LFE134:
  88              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  89              		.align	1
  90              		.global	HAL_I2C_MspInit
  91              		.syntax unified
  92              		.thumb
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 4


  93              		.thumb_func
  95              	HAL_I2C_MspInit:
  96              	.LVL1:
  97              	.LFB135:
  82:Core/Src/stm32f4xx_hal_msp.c **** 
  83:Core/Src/stm32f4xx_hal_msp.c **** /**
  84:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
  85:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
  87:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32f4xx_hal_msp.c **** */
  89:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  90:Core/Src/stm32f4xx_hal_msp.c **** {
  98              		.loc 1 90 1 is_stmt 1 view -0
  99              		.cfi_startproc
 100              		@ args = 0, pretend = 0, frame = 32
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102              		.loc 1 90 1 is_stmt 0 view .LVU16
 103 0000 30B5     		push	{r4, r5, lr}
 104              		.cfi_def_cfa_offset 12
 105              		.cfi_offset 4, -12
 106              		.cfi_offset 5, -8
 107              		.cfi_offset 14, -4
 108 0002 89B0     		sub	sp, sp, #36
 109              		.cfi_def_cfa_offset 48
  91:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 110              		.loc 1 91 3 is_stmt 1 view .LVU17
 111              		.loc 1 91 20 is_stmt 0 view .LVU18
 112 0004 0023     		movs	r3, #0
 113 0006 0393     		str	r3, [sp, #12]
 114 0008 0493     		str	r3, [sp, #16]
 115 000a 0593     		str	r3, [sp, #20]
 116 000c 0693     		str	r3, [sp, #24]
 117 000e 0793     		str	r3, [sp, #28]
  92:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 118              		.loc 1 92 3 is_stmt 1 view .LVU19
 119              		.loc 1 92 10 is_stmt 0 view .LVU20
 120 0010 0268     		ldr	r2, [r0]
 121              		.loc 1 92 5 view .LVU21
 122 0012 144B     		ldr	r3, .L9
 123 0014 9A42     		cmp	r2, r3
 124 0016 01D0     		beq	.L8
 125              	.LVL2:
 126              	.L5:
  93:Core/Src/stm32f4xx_hal_msp.c ****   {
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c **** 
  96:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 100:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 101:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 102:Core/Src/stm32f4xx_hal_msp.c ****     */
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 5


 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 110:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 111:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 115:Core/Src/stm32f4xx_hal_msp.c ****   }
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 117:Core/Src/stm32f4xx_hal_msp.c **** }
 127              		.loc 1 117 1 view .LVU22
 128 0018 09B0     		add	sp, sp, #36
 129              		.cfi_remember_state
 130              		.cfi_def_cfa_offset 12
 131              		@ sp needed
 132 001a 30BD     		pop	{r4, r5, pc}
 133              	.LVL3:
 134              	.L8:
 135              		.cfi_restore_state
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 136              		.loc 1 98 5 is_stmt 1 view .LVU23
 137              	.LBB4:
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 138              		.loc 1 98 5 view .LVU24
 139 001c 0025     		movs	r5, #0
 140 001e 0195     		str	r5, [sp, #4]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 141              		.loc 1 98 5 view .LVU25
 142 0020 114C     		ldr	r4, .L9+4
 143 0022 236B     		ldr	r3, [r4, #48]
 144 0024 43F00203 		orr	r3, r3, #2
 145 0028 2363     		str	r3, [r4, #48]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 146              		.loc 1 98 5 view .LVU26
 147 002a 236B     		ldr	r3, [r4, #48]
 148 002c 03F00203 		and	r3, r3, #2
 149 0030 0193     		str	r3, [sp, #4]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 150              		.loc 1 98 5 view .LVU27
 151 0032 019B     		ldr	r3, [sp, #4]
 152              	.LBE4:
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 153              		.loc 1 98 5 view .LVU28
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 154              		.loc 1 103 5 view .LVU29
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 155              		.loc 1 103 25 is_stmt 0 view .LVU30
 156 0034 4FF41073 		mov	r3, #576
 157 0038 0393     		str	r3, [sp, #12]
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 158              		.loc 1 104 5 is_stmt 1 view .LVU31
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 159              		.loc 1 104 26 is_stmt 0 view .LVU32
 160 003a 1223     		movs	r3, #18
 161 003c 0493     		str	r3, [sp, #16]
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 6


 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 162              		.loc 1 105 5 is_stmt 1 view .LVU33
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 163              		.loc 1 105 26 is_stmt 0 view .LVU34
 164 003e 0123     		movs	r3, #1
 165 0040 0593     		str	r3, [sp, #20]
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 166              		.loc 1 106 5 is_stmt 1 view .LVU35
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 167              		.loc 1 107 5 view .LVU36
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 168              		.loc 1 107 31 is_stmt 0 view .LVU37
 169 0042 0423     		movs	r3, #4
 170 0044 0793     		str	r3, [sp, #28]
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 171              		.loc 1 108 5 is_stmt 1 view .LVU38
 172 0046 03A9     		add	r1, sp, #12
 173 0048 0848     		ldr	r0, .L9+8
 174              	.LVL4:
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 175              		.loc 1 108 5 is_stmt 0 view .LVU39
 176 004a FFF7FEFF 		bl	HAL_GPIO_Init
 177              	.LVL5:
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 178              		.loc 1 111 5 is_stmt 1 view .LVU40
 179              	.LBB5:
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 180              		.loc 1 111 5 view .LVU41
 181 004e 0295     		str	r5, [sp, #8]
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 182              		.loc 1 111 5 view .LVU42
 183 0050 236C     		ldr	r3, [r4, #64]
 184 0052 43F40013 		orr	r3, r3, #2097152
 185 0056 2364     		str	r3, [r4, #64]
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 186              		.loc 1 111 5 view .LVU43
 187 0058 236C     		ldr	r3, [r4, #64]
 188 005a 03F40013 		and	r3, r3, #2097152
 189 005e 0293     		str	r3, [sp, #8]
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 190              		.loc 1 111 5 view .LVU44
 191 0060 029B     		ldr	r3, [sp, #8]
 192              	.LBE5:
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 193              		.loc 1 111 5 discriminator 1 view .LVU45
 194              		.loc 1 117 1 is_stmt 0 view .LVU46
 195 0062 D9E7     		b	.L5
 196              	.L10:
 197              		.align	2
 198              	.L9:
 199 0064 00540040 		.word	1073763328
 200 0068 00380240 		.word	1073887232
 201 006c 00040240 		.word	1073873920
 202              		.cfi_endproc
 203              	.LFE135:
 205              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 206              		.align	1
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 7


 207              		.global	HAL_I2C_MspDeInit
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 212              	HAL_I2C_MspDeInit:
 213              	.LVL6:
 214              	.LFB136:
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c **** /**
 120:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 121:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 122:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 123:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 124:Core/Src/stm32f4xx_hal_msp.c **** */
 125:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 126:Core/Src/stm32f4xx_hal_msp.c **** {
 215              		.loc 1 126 1 is_stmt 1 view -0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 127:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 219              		.loc 1 127 3 view .LVU48
 220              		.loc 1 127 10 is_stmt 0 view .LVU49
 221 0000 0268     		ldr	r2, [r0]
 222              		.loc 1 127 5 view .LVU50
 223 0002 0A4B     		ldr	r3, .L18
 224 0004 9A42     		cmp	r2, r3
 225 0006 00D0     		beq	.L17
 226 0008 7047     		bx	lr
 227              	.L17:
 126:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 228              		.loc 1 126 1 view .LVU51
 229 000a 10B5     		push	{r4, lr}
 230              		.cfi_def_cfa_offset 8
 231              		.cfi_offset 4, -8
 232              		.cfi_offset 14, -4
 128:Core/Src/stm32f4xx_hal_msp.c ****   {
 129:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 130:Core/Src/stm32f4xx_hal_msp.c **** 
 131:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 132:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 133:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 233              		.loc 1 133 5 is_stmt 1 view .LVU52
 234 000c 084A     		ldr	r2, .L18+4
 235 000e 136C     		ldr	r3, [r2, #64]
 236 0010 23F40013 		bic	r3, r3, #2097152
 237 0014 1364     		str	r3, [r2, #64]
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 135:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 136:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 137:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 138:Core/Src/stm32f4xx_hal_msp.c ****     */
 139:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(Audio_SCL_GPIO_Port, Audio_SCL_Pin);
 238              		.loc 1 139 5 view .LVU53
 239 0016 074C     		ldr	r4, .L18+8
 240 0018 4021     		movs	r1, #64
 241 001a 2046     		mov	r0, r4
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 8


 242              	.LVL7:
 243              		.loc 1 139 5 is_stmt 0 view .LVU54
 244 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 245              	.LVL8:
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 141:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(Audio_SDA_GPIO_Port, Audio_SDA_Pin);
 246              		.loc 1 141 5 is_stmt 1 view .LVU55
 247 0020 4FF40071 		mov	r1, #512
 248 0024 2046     		mov	r0, r4
 249 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 250              	.LVL9:
 142:Core/Src/stm32f4xx_hal_msp.c **** 
 143:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 146:Core/Src/stm32f4xx_hal_msp.c ****   }
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 148:Core/Src/stm32f4xx_hal_msp.c **** }
 251              		.loc 1 148 1 is_stmt 0 view .LVU56
 252 002a 10BD     		pop	{r4, pc}
 253              	.L19:
 254              		.align	2
 255              	.L18:
 256 002c 00540040 		.word	1073763328
 257 0030 00380240 		.word	1073887232
 258 0034 00040240 		.word	1073873920
 259              		.cfi_endproc
 260              	.LFE136:
 262              		.section	.text.HAL_I2S_MspInit,"ax",%progbits
 263              		.align	1
 264              		.global	HAL_I2S_MspInit
 265              		.syntax unified
 266              		.thumb
 267              		.thumb_func
 269              	HAL_I2S_MspInit:
 270              	.LVL10:
 271              	.LFB137:
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 150:Core/Src/stm32f4xx_hal_msp.c **** /**
 151:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2S MSP Initialization
 152:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 153:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2s: I2S handle pointer
 154:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 155:Core/Src/stm32f4xx_hal_msp.c **** */
 156:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
 157:Core/Src/stm32f4xx_hal_msp.c **** {
 272              		.loc 1 157 1 is_stmt 1 view -0
 273              		.cfi_startproc
 274              		@ args = 0, pretend = 0, frame = 48
 275              		@ frame_needed = 0, uses_anonymous_args = 0
 276              		.loc 1 157 1 is_stmt 0 view .LVU58
 277 0000 70B5     		push	{r4, r5, r6, lr}
 278              		.cfi_def_cfa_offset 16
 279              		.cfi_offset 4, -16
 280              		.cfi_offset 5, -12
 281              		.cfi_offset 6, -8
 282              		.cfi_offset 14, -4
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 9


 283 0002 8CB0     		sub	sp, sp, #48
 284              		.cfi_def_cfa_offset 64
 158:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 285              		.loc 1 158 3 is_stmt 1 view .LVU59
 286              		.loc 1 158 20 is_stmt 0 view .LVU60
 287 0004 0023     		movs	r3, #0
 288 0006 0793     		str	r3, [sp, #28]
 289 0008 0893     		str	r3, [sp, #32]
 290 000a 0993     		str	r3, [sp, #36]
 291 000c 0A93     		str	r3, [sp, #40]
 292 000e 0B93     		str	r3, [sp, #44]
 159:Core/Src/stm32f4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 293              		.loc 1 159 3 is_stmt 1 view .LVU61
 294              		.loc 1 159 28 is_stmt 0 view .LVU62
 295 0010 0393     		str	r3, [sp, #12]
 296 0012 0493     		str	r3, [sp, #16]
 297 0014 0593     		str	r3, [sp, #20]
 298 0016 0693     		str	r3, [sp, #24]
 160:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2s->Instance==SPI3)
 299              		.loc 1 160 3 is_stmt 1 view .LVU63
 300              		.loc 1 160 10 is_stmt 0 view .LVU64
 301 0018 0268     		ldr	r2, [r0]
 302              		.loc 1 160 5 view .LVU65
 303 001a 254B     		ldr	r3, .L26
 304 001c 9A42     		cmp	r2, r3
 305 001e 01D0     		beq	.L24
 306              	.LVL11:
 307              	.L20:
 161:Core/Src/stm32f4xx_hal_msp.c ****   {
 162:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 0 */
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 0 */
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 166:Core/Src/stm32f4xx_hal_msp.c ****   /** Initializes the peripherals clock
 167:Core/Src/stm32f4xx_hal_msp.c ****   */
 168:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 169:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 170:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 171:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 172:Core/Src/stm32f4xx_hal_msp.c ****     {
 173:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 174:Core/Src/stm32f4xx_hal_msp.c ****     }
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 176:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 177:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
 178:Core/Src/stm32f4xx_hal_msp.c **** 
 179:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 180:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 181:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 182:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> I2S3_WS
 183:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> I2S3_MCK
 184:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> I2S3_CK
 185:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> I2S3_SD
 186:Core/Src/stm32f4xx_hal_msp.c ****     */
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = I2S3_WS_Pin;
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 10


 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 191:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 192:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 194:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 195:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 196:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 197:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 198:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 199:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 200:Core/Src/stm32f4xx_hal_msp.c **** 
 201:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 1 */
 202:Core/Src/stm32f4xx_hal_msp.c **** 
 203:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 1 */
 204:Core/Src/stm32f4xx_hal_msp.c ****   }
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 206:Core/Src/stm32f4xx_hal_msp.c **** }
 308              		.loc 1 206 1 view .LVU66
 309 0020 0CB0     		add	sp, sp, #48
 310              		.cfi_remember_state
 311              		.cfi_def_cfa_offset 16
 312              		@ sp needed
 313 0022 70BD     		pop	{r4, r5, r6, pc}
 314              	.LVL12:
 315              	.L24:
 316              		.cfi_restore_state
 168:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 317              		.loc 1 168 5 is_stmt 1 view .LVU67
 168:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 318              		.loc 1 168 46 is_stmt 0 view .LVU68
 319 0024 0123     		movs	r3, #1
 320 0026 0393     		str	r3, [sp, #12]
 169:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 321              		.loc 1 169 5 is_stmt 1 view .LVU69
 169:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 322              		.loc 1 169 40 is_stmt 0 view .LVU70
 323 0028 C023     		movs	r3, #192
 324 002a 0493     		str	r3, [sp, #16]
 170:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 325              		.loc 1 170 5 is_stmt 1 view .LVU71
 170:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 326              		.loc 1 170 40 is_stmt 0 view .LVU72
 327 002c 0223     		movs	r3, #2
 328 002e 0593     		str	r3, [sp, #20]
 171:Core/Src/stm32f4xx_hal_msp.c ****     {
 329              		.loc 1 171 5 is_stmt 1 view .LVU73
 171:Core/Src/stm32f4xx_hal_msp.c ****     {
 330              		.loc 1 171 9 is_stmt 0 view .LVU74
 331 0030 03A8     		add	r0, sp, #12
 332              	.LVL13:
 171:Core/Src/stm32f4xx_hal_msp.c ****     {
 333              		.loc 1 171 9 view .LVU75
 334 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 335              	.LVL14:
 171:Core/Src/stm32f4xx_hal_msp.c ****     {
 336              		.loc 1 171 8 discriminator 1 view .LVU76
 337 0036 0028     		cmp	r0, #0
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 11


 338 0038 37D1     		bne	.L25
 339              	.L22:
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 340              		.loc 1 177 5 is_stmt 1 view .LVU77
 341              	.LBB6:
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 342              		.loc 1 177 5 view .LVU78
 343 003a 0024     		movs	r4, #0
 344 003c 0094     		str	r4, [sp]
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 345              		.loc 1 177 5 view .LVU79
 346 003e 1D4B     		ldr	r3, .L26+4
 347 0040 1A6C     		ldr	r2, [r3, #64]
 348 0042 42F40042 		orr	r2, r2, #32768
 349 0046 1A64     		str	r2, [r3, #64]
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 350              		.loc 1 177 5 view .LVU80
 351 0048 1A6C     		ldr	r2, [r3, #64]
 352 004a 02F40042 		and	r2, r2, #32768
 353 004e 0092     		str	r2, [sp]
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 354              		.loc 1 177 5 view .LVU81
 355 0050 009A     		ldr	r2, [sp]
 356              	.LBE6:
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 357              		.loc 1 177 5 view .LVU82
 179:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 358              		.loc 1 179 5 view .LVU83
 359              	.LBB7:
 179:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 360              		.loc 1 179 5 view .LVU84
 361 0052 0194     		str	r4, [sp, #4]
 179:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 362              		.loc 1 179 5 view .LVU85
 363 0054 1A6B     		ldr	r2, [r3, #48]
 364 0056 42F00102 		orr	r2, r2, #1
 365 005a 1A63     		str	r2, [r3, #48]
 179:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 366              		.loc 1 179 5 view .LVU86
 367 005c 1A6B     		ldr	r2, [r3, #48]
 368 005e 02F00102 		and	r2, r2, #1
 369 0062 0192     		str	r2, [sp, #4]
 179:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 370              		.loc 1 179 5 view .LVU87
 371 0064 019A     		ldr	r2, [sp, #4]
 372              	.LBE7:
 179:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 373              		.loc 1 179 5 view .LVU88
 180:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 374              		.loc 1 180 5 view .LVU89
 375              	.LBB8:
 180:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 376              		.loc 1 180 5 view .LVU90
 377 0066 0294     		str	r4, [sp, #8]
 180:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 378              		.loc 1 180 5 view .LVU91
 379 0068 1A6B     		ldr	r2, [r3, #48]
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 12


 380 006a 42F00402 		orr	r2, r2, #4
 381 006e 1A63     		str	r2, [r3, #48]
 180:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 382              		.loc 1 180 5 view .LVU92
 383 0070 1B6B     		ldr	r3, [r3, #48]
 384 0072 03F00403 		and	r3, r3, #4
 385 0076 0293     		str	r3, [sp, #8]
 180:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 386              		.loc 1 180 5 view .LVU93
 387 0078 029B     		ldr	r3, [sp, #8]
 388              	.LBE8:
 180:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 389              		.loc 1 180 5 view .LVU94
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 390              		.loc 1 187 5 view .LVU95
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 391              		.loc 1 187 25 is_stmt 0 view .LVU96
 392 007a 1023     		movs	r3, #16
 393 007c 0793     		str	r3, [sp, #28]
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 394              		.loc 1 188 5 is_stmt 1 view .LVU97
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 395              		.loc 1 188 26 is_stmt 0 view .LVU98
 396 007e 0226     		movs	r6, #2
 397 0080 0896     		str	r6, [sp, #32]
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 398              		.loc 1 189 5 is_stmt 1 view .LVU99
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 399              		.loc 1 189 26 is_stmt 0 view .LVU100
 400 0082 0994     		str	r4, [sp, #36]
 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 401              		.loc 1 190 5 is_stmt 1 view .LVU101
 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 402              		.loc 1 190 27 is_stmt 0 view .LVU102
 403 0084 0A94     		str	r4, [sp, #40]
 191:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 404              		.loc 1 191 5 is_stmt 1 view .LVU103
 191:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 405              		.loc 1 191 31 is_stmt 0 view .LVU104
 406 0086 0625     		movs	r5, #6
 407 0088 0B95     		str	r5, [sp, #44]
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 408              		.loc 1 192 5 is_stmt 1 view .LVU105
 409 008a 07A9     		add	r1, sp, #28
 410 008c 0A48     		ldr	r0, .L26+8
 411 008e FFF7FEFF 		bl	HAL_GPIO_Init
 412              	.LVL15:
 194:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 413              		.loc 1 194 5 view .LVU106
 194:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 414              		.loc 1 194 25 is_stmt 0 view .LVU107
 415 0092 4FF4A453 		mov	r3, #5248
 416 0096 0793     		str	r3, [sp, #28]
 195:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 417              		.loc 1 195 5 is_stmt 1 view .LVU108
 195:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 418              		.loc 1 195 26 is_stmt 0 view .LVU109
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 13


 419 0098 0896     		str	r6, [sp, #32]
 196:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 420              		.loc 1 196 5 is_stmt 1 view .LVU110
 196:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 421              		.loc 1 196 26 is_stmt 0 view .LVU111
 422 009a 0994     		str	r4, [sp, #36]
 197:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 423              		.loc 1 197 5 is_stmt 1 view .LVU112
 197:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 424              		.loc 1 197 27 is_stmt 0 view .LVU113
 425 009c 0A94     		str	r4, [sp, #40]
 198:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 426              		.loc 1 198 5 is_stmt 1 view .LVU114
 198:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 427              		.loc 1 198 31 is_stmt 0 view .LVU115
 428 009e 0B95     		str	r5, [sp, #44]
 199:Core/Src/stm32f4xx_hal_msp.c **** 
 429              		.loc 1 199 5 is_stmt 1 view .LVU116
 430 00a0 07A9     		add	r1, sp, #28
 431 00a2 0648     		ldr	r0, .L26+12
 432 00a4 FFF7FEFF 		bl	HAL_GPIO_Init
 433              	.LVL16:
 434              		.loc 1 206 1 is_stmt 0 view .LVU117
 435 00a8 BAE7     		b	.L20
 436              	.L25:
 173:Core/Src/stm32f4xx_hal_msp.c ****     }
 437              		.loc 1 173 7 is_stmt 1 view .LVU118
 438 00aa FFF7FEFF 		bl	Error_Handler
 439              	.LVL17:
 440 00ae C4E7     		b	.L22
 441              	.L27:
 442              		.align	2
 443              	.L26:
 444 00b0 003C0040 		.word	1073757184
 445 00b4 00380240 		.word	1073887232
 446 00b8 00000240 		.word	1073872896
 447 00bc 00080240 		.word	1073874944
 448              		.cfi_endproc
 449              	.LFE137:
 451              		.section	.text.HAL_I2S_MspDeInit,"ax",%progbits
 452              		.align	1
 453              		.global	HAL_I2S_MspDeInit
 454              		.syntax unified
 455              		.thumb
 456              		.thumb_func
 458              	HAL_I2S_MspDeInit:
 459              	.LVL18:
 460              	.LFB138:
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 208:Core/Src/stm32f4xx_hal_msp.c **** /**
 209:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2S MSP De-Initialization
 210:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 211:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2s: I2S handle pointer
 212:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 213:Core/Src/stm32f4xx_hal_msp.c **** */
 214:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2S_MspDeInit(I2S_HandleTypeDef* hi2s)
 215:Core/Src/stm32f4xx_hal_msp.c **** {
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 14


 461              		.loc 1 215 1 view -0
 462              		.cfi_startproc
 463              		@ args = 0, pretend = 0, frame = 0
 464              		@ frame_needed = 0, uses_anonymous_args = 0
 465              		.loc 1 215 1 is_stmt 0 view .LVU120
 466 0000 08B5     		push	{r3, lr}
 467              		.cfi_def_cfa_offset 8
 468              		.cfi_offset 3, -8
 469              		.cfi_offset 14, -4
 216:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2s->Instance==SPI3)
 470              		.loc 1 216 3 is_stmt 1 view .LVU121
 471              		.loc 1 216 10 is_stmt 0 view .LVU122
 472 0002 0268     		ldr	r2, [r0]
 473              		.loc 1 216 5 view .LVU123
 474 0004 094B     		ldr	r3, .L32
 475 0006 9A42     		cmp	r2, r3
 476 0008 00D0     		beq	.L31
 477              	.LVL19:
 478              	.L28:
 217:Core/Src/stm32f4xx_hal_msp.c ****   {
 218:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 0 */
 219:Core/Src/stm32f4xx_hal_msp.c **** 
 220:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 0 */
 221:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 222:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 223:Core/Src/stm32f4xx_hal_msp.c **** 
 224:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 225:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> I2S3_WS
 226:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> I2S3_MCK
 227:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> I2S3_CK
 228:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> I2S3_SD
 229:Core/Src/stm32f4xx_hal_msp.c ****     */
 230:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(I2S3_WS_GPIO_Port, I2S3_WS_Pin);
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 232:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin);
 233:Core/Src/stm32f4xx_hal_msp.c **** 
 234:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 235:Core/Src/stm32f4xx_hal_msp.c **** 
 236:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 1 */
 237:Core/Src/stm32f4xx_hal_msp.c ****   }
 238:Core/Src/stm32f4xx_hal_msp.c **** 
 239:Core/Src/stm32f4xx_hal_msp.c **** }
 479              		.loc 1 239 1 view .LVU124
 480 000a 08BD     		pop	{r3, pc}
 481              	.LVL20:
 482              	.L31:
 222:Core/Src/stm32f4xx_hal_msp.c **** 
 483              		.loc 1 222 5 is_stmt 1 view .LVU125
 484 000c 084A     		ldr	r2, .L32+4
 485 000e 136C     		ldr	r3, [r2, #64]
 486 0010 23F40043 		bic	r3, r3, #32768
 487 0014 1364     		str	r3, [r2, #64]
 230:Core/Src/stm32f4xx_hal_msp.c **** 
 488              		.loc 1 230 5 view .LVU126
 489 0016 1021     		movs	r1, #16
 490 0018 0648     		ldr	r0, .L32+8
 491              	.LVL21:
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 15


 230:Core/Src/stm32f4xx_hal_msp.c **** 
 492              		.loc 1 230 5 is_stmt 0 view .LVU127
 493 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 494              	.LVL22:
 232:Core/Src/stm32f4xx_hal_msp.c **** 
 495              		.loc 1 232 5 is_stmt 1 view .LVU128
 496 001e 4FF4A451 		mov	r1, #5248
 497 0022 0548     		ldr	r0, .L32+12
 498 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 499              	.LVL23:
 500              		.loc 1 239 1 is_stmt 0 view .LVU129
 501 0028 EFE7     		b	.L28
 502              	.L33:
 503 002a 00BF     		.align	2
 504              	.L32:
 505 002c 003C0040 		.word	1073757184
 506 0030 00380240 		.word	1073887232
 507 0034 00000240 		.word	1073872896
 508 0038 00080240 		.word	1073874944
 509              		.cfi_endproc
 510              	.LFE138:
 512              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 513              		.align	1
 514              		.global	HAL_SPI_MspInit
 515              		.syntax unified
 516              		.thumb
 517              		.thumb_func
 519              	HAL_SPI_MspInit:
 520              	.LVL24:
 521              	.LFB139:
 240:Core/Src/stm32f4xx_hal_msp.c **** 
 241:Core/Src/stm32f4xx_hal_msp.c **** /**
 242:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 243:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 244:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 245:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 246:Core/Src/stm32f4xx_hal_msp.c **** */
 247:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 248:Core/Src/stm32f4xx_hal_msp.c **** {
 522              		.loc 1 248 1 is_stmt 1 view -0
 523              		.cfi_startproc
 524              		@ args = 0, pretend = 0, frame = 40
 525              		@ frame_needed = 0, uses_anonymous_args = 0
 526              		.loc 1 248 1 is_stmt 0 view .LVU131
 527 0000 30B5     		push	{r4, r5, lr}
 528              		.cfi_def_cfa_offset 12
 529              		.cfi_offset 4, -12
 530              		.cfi_offset 5, -8
 531              		.cfi_offset 14, -4
 532 0002 8BB0     		sub	sp, sp, #44
 533              		.cfi_def_cfa_offset 56
 249:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 534              		.loc 1 249 3 is_stmt 1 view .LVU132
 535              		.loc 1 249 20 is_stmt 0 view .LVU133
 536 0004 0023     		movs	r3, #0
 537 0006 0593     		str	r3, [sp, #20]
 538 0008 0693     		str	r3, [sp, #24]
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 16


 539 000a 0793     		str	r3, [sp, #28]
 540 000c 0893     		str	r3, [sp, #32]
 541 000e 0993     		str	r3, [sp, #36]
 250:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 542              		.loc 1 250 3 is_stmt 1 view .LVU134
 543              		.loc 1 250 10 is_stmt 0 view .LVU135
 544 0010 0368     		ldr	r3, [r0]
 545              		.loc 1 250 5 view .LVU136
 546 0012 324A     		ldr	r2, .L42
 547 0014 9342     		cmp	r3, r2
 548 0016 05D0     		beq	.L39
 549 0018 0446     		mov	r4, r0
 251:Core/Src/stm32f4xx_hal_msp.c ****   {
 252:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 253:Core/Src/stm32f4xx_hal_msp.c **** 
 254:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 255:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 256:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 257:Core/Src/stm32f4xx_hal_msp.c **** 
 258:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 259:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 260:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 261:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 262:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 263:Core/Src/stm32f4xx_hal_msp.c ****     */
 264:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 265:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 266:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 267:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 268:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 269:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 270:Core/Src/stm32f4xx_hal_msp.c **** 
 271:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 272:Core/Src/stm32f4xx_hal_msp.c **** 
 273:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 274:Core/Src/stm32f4xx_hal_msp.c ****   }
 275:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 550              		.loc 1 275 8 is_stmt 1 view .LVU137
 551              		.loc 1 275 10 is_stmt 0 view .LVU138
 552 001a 314A     		ldr	r2, .L42+4
 553 001c 9342     		cmp	r3, r2
 554 001e 22D0     		beq	.L40
 555              	.LVL25:
 556              	.L34:
 276:Core/Src/stm32f4xx_hal_msp.c ****   {
 277:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 278:Core/Src/stm32f4xx_hal_msp.c **** 
 279:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 280:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 281:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 282:Core/Src/stm32f4xx_hal_msp.c **** 
 283:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 284:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 285:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 286:Core/Src/stm32f4xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 287:Core/Src/stm32f4xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 288:Core/Src/stm32f4xx_hal_msp.c ****     */
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 17


 289:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 290:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 291:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 292:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 293:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 294:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 295:Core/Src/stm32f4xx_hal_msp.c **** 
 296:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI2 DMA Init */
 297:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI2_RX Init */
 298:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Instance = DMA1_Stream3;
 299:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 300:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 301:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 302:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 303:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 304:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 305:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 306:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 307:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 308:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 309:Core/Src/stm32f4xx_hal_msp.c ****     {
 310:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 311:Core/Src/stm32f4xx_hal_msp.c ****     }
 312:Core/Src/stm32f4xx_hal_msp.c **** 
 313:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 314:Core/Src/stm32f4xx_hal_msp.c **** 
 315:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 316:Core/Src/stm32f4xx_hal_msp.c **** 
 317:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 318:Core/Src/stm32f4xx_hal_msp.c ****   }
 319:Core/Src/stm32f4xx_hal_msp.c **** 
 320:Core/Src/stm32f4xx_hal_msp.c **** }
 557              		.loc 1 320 1 view .LVU139
 558 0020 0BB0     		add	sp, sp, #44
 559              		.cfi_remember_state
 560              		.cfi_def_cfa_offset 12
 561              		@ sp needed
 562 0022 30BD     		pop	{r4, r5, pc}
 563              	.LVL26:
 564              	.L39:
 565              		.cfi_restore_state
 256:Core/Src/stm32f4xx_hal_msp.c **** 
 566              		.loc 1 256 5 is_stmt 1 view .LVU140
 567              	.LBB9:
 256:Core/Src/stm32f4xx_hal_msp.c **** 
 568              		.loc 1 256 5 view .LVU141
 569 0024 0021     		movs	r1, #0
 570 0026 0191     		str	r1, [sp, #4]
 256:Core/Src/stm32f4xx_hal_msp.c **** 
 571              		.loc 1 256 5 view .LVU142
 572 0028 2E4B     		ldr	r3, .L42+8
 573 002a 5A6C     		ldr	r2, [r3, #68]
 574 002c 42F48052 		orr	r2, r2, #4096
 575 0030 5A64     		str	r2, [r3, #68]
 256:Core/Src/stm32f4xx_hal_msp.c **** 
 576              		.loc 1 256 5 view .LVU143
 577 0032 5A6C     		ldr	r2, [r3, #68]
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 18


 578 0034 02F48052 		and	r2, r2, #4096
 579 0038 0192     		str	r2, [sp, #4]
 256:Core/Src/stm32f4xx_hal_msp.c **** 
 580              		.loc 1 256 5 view .LVU144
 581 003a 019A     		ldr	r2, [sp, #4]
 582              	.LBE9:
 256:Core/Src/stm32f4xx_hal_msp.c **** 
 583              		.loc 1 256 5 view .LVU145
 258:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 584              		.loc 1 258 5 view .LVU146
 585              	.LBB10:
 258:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 586              		.loc 1 258 5 view .LVU147
 587 003c 0291     		str	r1, [sp, #8]
 258:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 588              		.loc 1 258 5 view .LVU148
 589 003e 1A6B     		ldr	r2, [r3, #48]
 590 0040 42F00102 		orr	r2, r2, #1
 591 0044 1A63     		str	r2, [r3, #48]
 258:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 592              		.loc 1 258 5 view .LVU149
 593 0046 1B6B     		ldr	r3, [r3, #48]
 594 0048 03F00103 		and	r3, r3, #1
 595 004c 0293     		str	r3, [sp, #8]
 258:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 596              		.loc 1 258 5 view .LVU150
 597 004e 029B     		ldr	r3, [sp, #8]
 598              	.LBE10:
 258:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 599              		.loc 1 258 5 view .LVU151
 264:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 600              		.loc 1 264 5 view .LVU152
 264:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 601              		.loc 1 264 25 is_stmt 0 view .LVU153
 602 0050 E023     		movs	r3, #224
 603 0052 0593     		str	r3, [sp, #20]
 265:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 604              		.loc 1 265 5 is_stmt 1 view .LVU154
 265:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 605              		.loc 1 265 26 is_stmt 0 view .LVU155
 606 0054 0223     		movs	r3, #2
 607 0056 0693     		str	r3, [sp, #24]
 266:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 608              		.loc 1 266 5 is_stmt 1 view .LVU156
 267:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 609              		.loc 1 267 5 view .LVU157
 268:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 610              		.loc 1 268 5 view .LVU158
 268:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 611              		.loc 1 268 31 is_stmt 0 view .LVU159
 612 0058 0523     		movs	r3, #5
 613 005a 0993     		str	r3, [sp, #36]
 269:Core/Src/stm32f4xx_hal_msp.c **** 
 614              		.loc 1 269 5 is_stmt 1 view .LVU160
 615 005c 05A9     		add	r1, sp, #20
 616 005e 2248     		ldr	r0, .L42+12
 617              	.LVL27:
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 19


 269:Core/Src/stm32f4xx_hal_msp.c **** 
 618              		.loc 1 269 5 is_stmt 0 view .LVU161
 619 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 620              	.LVL28:
 621 0064 DCE7     		b	.L34
 622              	.LVL29:
 623              	.L40:
 281:Core/Src/stm32f4xx_hal_msp.c **** 
 624              		.loc 1 281 5 is_stmt 1 view .LVU162
 625              	.LBB11:
 281:Core/Src/stm32f4xx_hal_msp.c **** 
 626              		.loc 1 281 5 view .LVU163
 627 0066 0025     		movs	r5, #0
 628 0068 0395     		str	r5, [sp, #12]
 281:Core/Src/stm32f4xx_hal_msp.c **** 
 629              		.loc 1 281 5 view .LVU164
 630 006a 1E4B     		ldr	r3, .L42+8
 631 006c 1A6C     		ldr	r2, [r3, #64]
 632 006e 42F48042 		orr	r2, r2, #16384
 633 0072 1A64     		str	r2, [r3, #64]
 281:Core/Src/stm32f4xx_hal_msp.c **** 
 634              		.loc 1 281 5 view .LVU165
 635 0074 1A6C     		ldr	r2, [r3, #64]
 636 0076 02F48042 		and	r2, r2, #16384
 637 007a 0392     		str	r2, [sp, #12]
 281:Core/Src/stm32f4xx_hal_msp.c **** 
 638              		.loc 1 281 5 view .LVU166
 639 007c 039A     		ldr	r2, [sp, #12]
 640              	.LBE11:
 281:Core/Src/stm32f4xx_hal_msp.c **** 
 641              		.loc 1 281 5 view .LVU167
 283:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 642              		.loc 1 283 5 view .LVU168
 643              	.LBB12:
 283:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 644              		.loc 1 283 5 view .LVU169
 645 007e 0495     		str	r5, [sp, #16]
 283:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 646              		.loc 1 283 5 view .LVU170
 647 0080 1A6B     		ldr	r2, [r3, #48]
 648 0082 42F00202 		orr	r2, r2, #2
 649 0086 1A63     		str	r2, [r3, #48]
 283:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 650              		.loc 1 283 5 view .LVU171
 651 0088 1B6B     		ldr	r3, [r3, #48]
 652 008a 03F00203 		and	r3, r3, #2
 653 008e 0493     		str	r3, [sp, #16]
 283:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 654              		.loc 1 283 5 view .LVU172
 655 0090 049B     		ldr	r3, [sp, #16]
 656              	.LBE12:
 283:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 657              		.loc 1 283 5 view .LVU173
 289:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 658              		.loc 1 289 5 view .LVU174
 289:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 659              		.loc 1 289 25 is_stmt 0 view .LVU175
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 20


 660 0092 4FF46043 		mov	r3, #57344
 661 0096 0593     		str	r3, [sp, #20]
 290:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 662              		.loc 1 290 5 is_stmt 1 view .LVU176
 290:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 663              		.loc 1 290 26 is_stmt 0 view .LVU177
 664 0098 0223     		movs	r3, #2
 665 009a 0693     		str	r3, [sp, #24]
 291:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 666              		.loc 1 291 5 is_stmt 1 view .LVU178
 292:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 667              		.loc 1 292 5 view .LVU179
 292:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 668              		.loc 1 292 27 is_stmt 0 view .LVU180
 669 009c 0323     		movs	r3, #3
 670 009e 0893     		str	r3, [sp, #32]
 293:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 671              		.loc 1 293 5 is_stmt 1 view .LVU181
 293:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 672              		.loc 1 293 31 is_stmt 0 view .LVU182
 673 00a0 0523     		movs	r3, #5
 674 00a2 0993     		str	r3, [sp, #36]
 294:Core/Src/stm32f4xx_hal_msp.c **** 
 675              		.loc 1 294 5 is_stmt 1 view .LVU183
 676 00a4 05A9     		add	r1, sp, #20
 677 00a6 1148     		ldr	r0, .L42+16
 678              	.LVL30:
 294:Core/Src/stm32f4xx_hal_msp.c **** 
 679              		.loc 1 294 5 is_stmt 0 view .LVU184
 680 00a8 FFF7FEFF 		bl	HAL_GPIO_Init
 681              	.LVL31:
 298:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 682              		.loc 1 298 5 is_stmt 1 view .LVU185
 298:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 683              		.loc 1 298 27 is_stmt 0 view .LVU186
 684 00ac 1048     		ldr	r0, .L42+20
 685 00ae 114B     		ldr	r3, .L42+24
 686 00b0 0360     		str	r3, [r0]
 299:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 687              		.loc 1 299 5 is_stmt 1 view .LVU187
 299:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 688              		.loc 1 299 31 is_stmt 0 view .LVU188
 689 00b2 4560     		str	r5, [r0, #4]
 300:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 690              		.loc 1 300 5 is_stmt 1 view .LVU189
 300:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 691              		.loc 1 300 33 is_stmt 0 view .LVU190
 692 00b4 8560     		str	r5, [r0, #8]
 301:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 693              		.loc 1 301 5 is_stmt 1 view .LVU191
 301:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 694              		.loc 1 301 33 is_stmt 0 view .LVU192
 695 00b6 C560     		str	r5, [r0, #12]
 302:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 696              		.loc 1 302 5 is_stmt 1 view .LVU193
 302:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 697              		.loc 1 302 30 is_stmt 0 view .LVU194
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 21


 698 00b8 4FF48063 		mov	r3, #1024
 699 00bc 0361     		str	r3, [r0, #16]
 303:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 700              		.loc 1 303 5 is_stmt 1 view .LVU195
 303:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 701              		.loc 1 303 43 is_stmt 0 view .LVU196
 702 00be 4561     		str	r5, [r0, #20]
 304:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 703              		.loc 1 304 5 is_stmt 1 view .LVU197
 304:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 704              		.loc 1 304 40 is_stmt 0 view .LVU198
 705 00c0 8561     		str	r5, [r0, #24]
 305:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 706              		.loc 1 305 5 is_stmt 1 view .LVU199
 305:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 707              		.loc 1 305 28 is_stmt 0 view .LVU200
 708 00c2 C561     		str	r5, [r0, #28]
 306:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 709              		.loc 1 306 5 is_stmt 1 view .LVU201
 306:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 710              		.loc 1 306 32 is_stmt 0 view .LVU202
 711 00c4 0562     		str	r5, [r0, #32]
 307:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 712              		.loc 1 307 5 is_stmt 1 view .LVU203
 307:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 713              		.loc 1 307 32 is_stmt 0 view .LVU204
 714 00c6 4562     		str	r5, [r0, #36]
 308:Core/Src/stm32f4xx_hal_msp.c ****     {
 715              		.loc 1 308 5 is_stmt 1 view .LVU205
 308:Core/Src/stm32f4xx_hal_msp.c ****     {
 716              		.loc 1 308 9 is_stmt 0 view .LVU206
 717 00c8 FFF7FEFF 		bl	HAL_DMA_Init
 718              	.LVL32:
 308:Core/Src/stm32f4xx_hal_msp.c ****     {
 719              		.loc 1 308 8 discriminator 1 view .LVU207
 720 00cc 18B9     		cbnz	r0, .L41
 721              	.L37:
 313:Core/Src/stm32f4xx_hal_msp.c **** 
 722              		.loc 1 313 5 is_stmt 1 view .LVU208
 313:Core/Src/stm32f4xx_hal_msp.c **** 
 723              		.loc 1 313 5 view .LVU209
 724 00ce 084B     		ldr	r3, .L42+20
 725 00d0 E364     		str	r3, [r4, #76]
 313:Core/Src/stm32f4xx_hal_msp.c **** 
 726              		.loc 1 313 5 view .LVU210
 727 00d2 9C63     		str	r4, [r3, #56]
 313:Core/Src/stm32f4xx_hal_msp.c **** 
 728              		.loc 1 313 5 discriminator 1 view .LVU211
 729              		.loc 1 320 1 is_stmt 0 view .LVU212
 730 00d4 A4E7     		b	.L34
 731              	.L41:
 310:Core/Src/stm32f4xx_hal_msp.c ****     }
 732              		.loc 1 310 7 is_stmt 1 view .LVU213
 733 00d6 FFF7FEFF 		bl	Error_Handler
 734              	.LVL33:
 735 00da F8E7     		b	.L37
 736              	.L43:
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 22


 737              		.align	2
 738              	.L42:
 739 00dc 00300140 		.word	1073819648
 740 00e0 00380040 		.word	1073756160
 741 00e4 00380240 		.word	1073887232
 742 00e8 00000240 		.word	1073872896
 743 00ec 00040240 		.word	1073873920
 744 00f0 00000000 		.word	hdma_spi2_rx
 745 00f4 58600240 		.word	1073897560
 746              		.cfi_endproc
 747              	.LFE139:
 749              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 750              		.align	1
 751              		.global	HAL_SPI_MspDeInit
 752              		.syntax unified
 753              		.thumb
 754              		.thumb_func
 756              	HAL_SPI_MspDeInit:
 757              	.LVL34:
 758              	.LFB140:
 321:Core/Src/stm32f4xx_hal_msp.c **** 
 322:Core/Src/stm32f4xx_hal_msp.c **** /**
 323:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 324:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 325:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 326:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 327:Core/Src/stm32f4xx_hal_msp.c **** */
 328:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 329:Core/Src/stm32f4xx_hal_msp.c **** {
 759              		.loc 1 329 1 view -0
 760              		.cfi_startproc
 761              		@ args = 0, pretend = 0, frame = 0
 762              		@ frame_needed = 0, uses_anonymous_args = 0
 763              		.loc 1 329 1 is_stmt 0 view .LVU215
 764 0000 10B5     		push	{r4, lr}
 765              		.cfi_def_cfa_offset 8
 766              		.cfi_offset 4, -8
 767              		.cfi_offset 14, -4
 330:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 768              		.loc 1 330 3 is_stmt 1 view .LVU216
 769              		.loc 1 330 10 is_stmt 0 view .LVU217
 770 0002 0368     		ldr	r3, [r0]
 771              		.loc 1 330 5 view .LVU218
 772 0004 104A     		ldr	r2, .L50
 773 0006 9342     		cmp	r3, r2
 774 0008 04D0     		beq	.L48
 775 000a 0446     		mov	r4, r0
 331:Core/Src/stm32f4xx_hal_msp.c ****   {
 332:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 333:Core/Src/stm32f4xx_hal_msp.c **** 
 334:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 335:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 336:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 337:Core/Src/stm32f4xx_hal_msp.c **** 
 338:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 339:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 340:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 23


 341:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 342:Core/Src/stm32f4xx_hal_msp.c ****     */
 343:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin);
 344:Core/Src/stm32f4xx_hal_msp.c **** 
 345:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 346:Core/Src/stm32f4xx_hal_msp.c **** 
 347:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 348:Core/Src/stm32f4xx_hal_msp.c ****   }
 349:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 776              		.loc 1 349 8 is_stmt 1 view .LVU219
 777              		.loc 1 349 10 is_stmt 0 view .LVU220
 778 000c 0F4A     		ldr	r2, .L50+4
 779 000e 9342     		cmp	r3, r2
 780 0010 0BD0     		beq	.L49
 781              	.LVL35:
 782              	.L44:
 350:Core/Src/stm32f4xx_hal_msp.c ****   {
 351:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 352:Core/Src/stm32f4xx_hal_msp.c **** 
 353:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 354:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 355:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 356:Core/Src/stm32f4xx_hal_msp.c **** 
 357:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 358:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 359:Core/Src/stm32f4xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 360:Core/Src/stm32f4xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 361:Core/Src/stm32f4xx_hal_msp.c ****     */
 362:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 363:Core/Src/stm32f4xx_hal_msp.c **** 
 364:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI2 DMA DeInit */
 365:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmarx);
 366:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 367:Core/Src/stm32f4xx_hal_msp.c **** 
 368:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 369:Core/Src/stm32f4xx_hal_msp.c ****   }
 370:Core/Src/stm32f4xx_hal_msp.c **** 
 371:Core/Src/stm32f4xx_hal_msp.c **** }
 783              		.loc 1 371 1 view .LVU221
 784 0012 10BD     		pop	{r4, pc}
 785              	.LVL36:
 786              	.L48:
 336:Core/Src/stm32f4xx_hal_msp.c **** 
 787              		.loc 1 336 5 is_stmt 1 view .LVU222
 788 0014 02F58432 		add	r2, r2, #67584
 789 0018 536C     		ldr	r3, [r2, #68]
 790 001a 23F48053 		bic	r3, r3, #4096
 791 001e 5364     		str	r3, [r2, #68]
 343:Core/Src/stm32f4xx_hal_msp.c **** 
 792              		.loc 1 343 5 view .LVU223
 793 0020 E021     		movs	r1, #224
 794 0022 0B48     		ldr	r0, .L50+8
 795              	.LVL37:
 343:Core/Src/stm32f4xx_hal_msp.c **** 
 796              		.loc 1 343 5 is_stmt 0 view .LVU224
 797 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 798              	.LVL38:
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 24


 799 0028 F3E7     		b	.L44
 800              	.LVL39:
 801              	.L49:
 355:Core/Src/stm32f4xx_hal_msp.c **** 
 802              		.loc 1 355 5 is_stmt 1 view .LVU225
 803 002a 02F50032 		add	r2, r2, #131072
 804 002e 136C     		ldr	r3, [r2, #64]
 805 0030 23F48043 		bic	r3, r3, #16384
 806 0034 1364     		str	r3, [r2, #64]
 362:Core/Src/stm32f4xx_hal_msp.c **** 
 807              		.loc 1 362 5 view .LVU226
 808 0036 4FF46041 		mov	r1, #57344
 809 003a 0648     		ldr	r0, .L50+12
 810              	.LVL40:
 362:Core/Src/stm32f4xx_hal_msp.c **** 
 811              		.loc 1 362 5 is_stmt 0 view .LVU227
 812 003c FFF7FEFF 		bl	HAL_GPIO_DeInit
 813              	.LVL41:
 365:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 814              		.loc 1 365 5 is_stmt 1 view .LVU228
 815 0040 E06C     		ldr	r0, [r4, #76]
 816 0042 FFF7FEFF 		bl	HAL_DMA_DeInit
 817              	.LVL42:
 818              		.loc 1 371 1 is_stmt 0 view .LVU229
 819 0046 E4E7     		b	.L44
 820              	.L51:
 821              		.align	2
 822              	.L50:
 823 0048 00300140 		.word	1073819648
 824 004c 00380040 		.word	1073756160
 825 0050 00000240 		.word	1073872896
 826 0054 00040240 		.word	1073873920
 827              		.cfi_endproc
 828              	.LFE140:
 830              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 831              		.align	1
 832              		.global	HAL_TIM_Base_MspInit
 833              		.syntax unified
 834              		.thumb
 835              		.thumb_func
 837              	HAL_TIM_Base_MspInit:
 838              	.LVL43:
 839              	.LFB141:
 372:Core/Src/stm32f4xx_hal_msp.c **** 
 373:Core/Src/stm32f4xx_hal_msp.c **** /**
 374:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 375:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 376:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 377:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 378:Core/Src/stm32f4xx_hal_msp.c **** */
 379:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 380:Core/Src/stm32f4xx_hal_msp.c **** {
 840              		.loc 1 380 1 is_stmt 1 view -0
 841              		.cfi_startproc
 842              		@ args = 0, pretend = 0, frame = 8
 843              		@ frame_needed = 0, uses_anonymous_args = 0
 381:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 25


 844              		.loc 1 381 3 view .LVU231
 845              		.loc 1 381 15 is_stmt 0 view .LVU232
 846 0000 0268     		ldr	r2, [r0]
 847              		.loc 1 381 5 view .LVU233
 848 0002 0E4B     		ldr	r3, .L59
 849 0004 9A42     		cmp	r2, r3
 850 0006 00D0     		beq	.L58
 851 0008 7047     		bx	lr
 852              	.L58:
 380:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 853              		.loc 1 380 1 view .LVU234
 854 000a 00B5     		push	{lr}
 855              		.cfi_def_cfa_offset 4
 856              		.cfi_offset 14, -4
 857 000c 83B0     		sub	sp, sp, #12
 858              		.cfi_def_cfa_offset 16
 382:Core/Src/stm32f4xx_hal_msp.c ****   {
 383:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 384:Core/Src/stm32f4xx_hal_msp.c **** 
 385:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 386:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 387:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 859              		.loc 1 387 5 is_stmt 1 view .LVU235
 860              	.LBB13:
 861              		.loc 1 387 5 view .LVU236
 862 000e 0021     		movs	r1, #0
 863 0010 0191     		str	r1, [sp, #4]
 864              		.loc 1 387 5 view .LVU237
 865 0012 03F59C33 		add	r3, r3, #79872
 866 0016 5A6C     		ldr	r2, [r3, #68]
 867 0018 42F00102 		orr	r2, r2, #1
 868 001c 5A64     		str	r2, [r3, #68]
 869              		.loc 1 387 5 view .LVU238
 870 001e 5B6C     		ldr	r3, [r3, #68]
 871 0020 03F00103 		and	r3, r3, #1
 872 0024 0193     		str	r3, [sp, #4]
 873              		.loc 1 387 5 view .LVU239
 874 0026 019B     		ldr	r3, [sp, #4]
 875              	.LBE13:
 876              		.loc 1 387 5 view .LVU240
 388:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 389:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 877              		.loc 1 389 5 view .LVU241
 878 0028 0A46     		mov	r2, r1
 879 002a 1920     		movs	r0, #25
 880              	.LVL44:
 881              		.loc 1 389 5 is_stmt 0 view .LVU242
 882 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 883              	.LVL45:
 390:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 884              		.loc 1 390 5 is_stmt 1 view .LVU243
 885 0030 1920     		movs	r0, #25
 886 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 887              	.LVL46:
 391:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 392:Core/Src/stm32f4xx_hal_msp.c **** 
 393:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 26


 394:Core/Src/stm32f4xx_hal_msp.c ****   }
 395:Core/Src/stm32f4xx_hal_msp.c **** 
 396:Core/Src/stm32f4xx_hal_msp.c **** }
 888              		.loc 1 396 1 is_stmt 0 view .LVU244
 889 0036 03B0     		add	sp, sp, #12
 890              		.cfi_def_cfa_offset 4
 891              		@ sp needed
 892 0038 5DF804FB 		ldr	pc, [sp], #4
 893              	.L60:
 894              		.align	2
 895              	.L59:
 896 003c 00000140 		.word	1073807360
 897              		.cfi_endproc
 898              	.LFE141:
 900              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 901              		.align	1
 902              		.global	HAL_TIM_Base_MspDeInit
 903              		.syntax unified
 904              		.thumb
 905              		.thumb_func
 907              	HAL_TIM_Base_MspDeInit:
 908              	.LVL47:
 909              	.LFB142:
 397:Core/Src/stm32f4xx_hal_msp.c **** 
 398:Core/Src/stm32f4xx_hal_msp.c **** /**
 399:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 400:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 401:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 402:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 403:Core/Src/stm32f4xx_hal_msp.c **** */
 404:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 405:Core/Src/stm32f4xx_hal_msp.c **** {
 910              		.loc 1 405 1 is_stmt 1 view -0
 911              		.cfi_startproc
 912              		@ args = 0, pretend = 0, frame = 0
 913              		@ frame_needed = 0, uses_anonymous_args = 0
 914              		.loc 1 405 1 is_stmt 0 view .LVU246
 915 0000 08B5     		push	{r3, lr}
 916              		.cfi_def_cfa_offset 8
 917              		.cfi_offset 3, -8
 918              		.cfi_offset 14, -4
 406:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 919              		.loc 1 406 3 is_stmt 1 view .LVU247
 920              		.loc 1 406 15 is_stmt 0 view .LVU248
 921 0002 0268     		ldr	r2, [r0]
 922              		.loc 1 406 5 view .LVU249
 923 0004 064B     		ldr	r3, .L65
 924 0006 9A42     		cmp	r2, r3
 925 0008 00D0     		beq	.L64
 926              	.LVL48:
 927              	.L61:
 407:Core/Src/stm32f4xx_hal_msp.c ****   {
 408:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 409:Core/Src/stm32f4xx_hal_msp.c **** 
 410:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 411:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 412:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 27


 413:Core/Src/stm32f4xx_hal_msp.c **** 
 414:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 415:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
 416:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 417:Core/Src/stm32f4xx_hal_msp.c **** 
 418:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 419:Core/Src/stm32f4xx_hal_msp.c ****   }
 420:Core/Src/stm32f4xx_hal_msp.c **** 
 421:Core/Src/stm32f4xx_hal_msp.c **** }
 928              		.loc 1 421 1 view .LVU250
 929 000a 08BD     		pop	{r3, pc}
 930              	.LVL49:
 931              	.L64:
 412:Core/Src/stm32f4xx_hal_msp.c **** 
 932              		.loc 1 412 5 is_stmt 1 view .LVU251
 933 000c 054A     		ldr	r2, .L65+4
 934 000e 536C     		ldr	r3, [r2, #68]
 935 0010 23F00103 		bic	r3, r3, #1
 936 0014 5364     		str	r3, [r2, #68]
 415:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 937              		.loc 1 415 5 view .LVU252
 938 0016 1920     		movs	r0, #25
 939              	.LVL50:
 415:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 940              		.loc 1 415 5 is_stmt 0 view .LVU253
 941 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 942              	.LVL51:
 943              		.loc 1 421 1 view .LVU254
 944 001c F5E7     		b	.L61
 945              	.L66:
 946 001e 00BF     		.align	2
 947              	.L65:
 948 0020 00000140 		.word	1073807360
 949 0024 00380240 		.word	1073887232
 950              		.cfi_endproc
 951              	.LFE142:
 953              		.text
 954              	.Letext0:
 955              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 956              		.file 3 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 957              		.file 4 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 958              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 959              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 960              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 961              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 962              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 963              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 964              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 965              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 966              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 967              		.file 14 "Core/Inc/main.h"
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s 			page 28


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:21     .text.HAL_MspInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:84     .text.HAL_MspInit:0000003c $d
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:89     .text.HAL_I2C_MspInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:95     .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:199    .text.HAL_I2C_MspInit:00000064 $d
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:206    .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:212    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:256    .text.HAL_I2C_MspDeInit:0000002c $d
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:263    .text.HAL_I2S_MspInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:269    .text.HAL_I2S_MspInit:00000000 HAL_I2S_MspInit
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:444    .text.HAL_I2S_MspInit:000000b0 $d
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:452    .text.HAL_I2S_MspDeInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:458    .text.HAL_I2S_MspDeInit:00000000 HAL_I2S_MspDeInit
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:505    .text.HAL_I2S_MspDeInit:0000002c $d
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:513    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:519    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:739    .text.HAL_SPI_MspInit:000000dc $d
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:750    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:756    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:823    .text.HAL_SPI_MspDeInit:00000048 $d
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:831    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:837    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:896    .text.HAL_TIM_Base_MspInit:0000003c $d
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:901    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:907    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\gamin\AppData\Local\Temp\ccx5xN9i.s:948    .text.HAL_TIM_Base_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_RCCEx_PeriphCLKConfig
Error_Handler
HAL_DMA_Init
hdma_spi2_rx
HAL_DMA_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
