=====
SETUP
4.569
7.973
12.542
clk_ibuf
0.000
0.683
uart_byte_tx/bps_cnt_0_s3
2.612
2.994
uart_byte_tx/n177_s34
3.171
3.692
uart_byte_tx/n177_s22
3.692
3.828
uart_byte_tx/n177_s35
3.986
4.512
uart_byte_tx/n177_s26
4.512
4.648
uart_byte_tx/n177_s28
4.806
5.322
uart_byte_tx/uart_tx_s0
7.973
=====
SETUP
5.179
7.386
12.566
clk_ibuf
0.000
0.683
uart_byte_tx/div_cnt_3_s0
2.655
3.037
uart_byte_tx/n121_s3
3.931
4.448
uart_byte_tx/n119_s3
4.613
5.139
uart_byte_tx/n116_s3
6.036
6.553
uart_byte_tx/n116_s2
7.096
7.386
uart_byte_tx/div_cnt_9_s0
7.386
=====
SETUP
5.182
7.409
12.591
clk_ibuf
0.000
0.683
uart_byte_tx/div_cnt_3_s0
2.655
3.037
uart_byte_tx/n121_s3
3.931
4.448
uart_byte_tx/n119_s3
4.613
5.139
uart_byte_tx/n112_s3
5.494
6.020
uart_byte_tx/n111_s2
6.892
7.409
uart_byte_tx/div_cnt_14_s0
7.409
=====
SETUP
5.237
7.354
12.591
clk_ibuf
0.000
0.683
uart_byte_tx/div_cnt_3_s0
2.655
3.037
uart_byte_tx/n121_s3
3.931
4.448
uart_byte_tx/n119_s3
4.613
5.139
uart_byte_tx/n112_s3
5.494
6.020
uart_byte_tx/n110_s2
6.892
7.354
uart_byte_tx/div_cnt_15_s0
7.354
=====
SETUP
5.373
7.219
12.591
clk_ibuf
0.000
0.683
uart_byte_tx/div_cnt_3_s0
2.655
3.037
uart_byte_tx/n121_s3
3.931
4.448
uart_byte_tx/n119_s3
4.613
5.139
uart_byte_tx/n112_s3
5.494
6.020
uart_byte_tx/n112_s2
6.758
7.219
uart_byte_tx/div_cnt_13_s0
7.219
=====
SETUP
5.703
6.846
12.548
clk_ibuf
0.000
0.683
uart_byte_tx/div_cnt_11_s0
2.623
3.006
uart_byte_tx/n145_s4
3.707
4.168
uart_byte_tx/n145_s2
4.328
4.826
uart_byte_tx/n122_s4
4.828
5.243
uart_byte_tx/n121_s2
6.329
6.846
uart_byte_tx/div_cnt_4_s0
6.846
=====
SETUP
5.758
6.791
12.548
clk_ibuf
0.000
0.683
uart_byte_tx/div_cnt_11_s0
2.623
3.006
uart_byte_tx/n145_s4
3.707
4.168
uart_byte_tx/n145_s2
4.328
4.826
uart_byte_tx/n122_s4
4.828
5.243
uart_byte_tx/n118_s2
6.329
6.791
uart_byte_tx/div_cnt_7_s0
6.791
=====
SETUP
5.809
6.785
12.594
clk_ibuf
0.000
0.683
cnt_1_s0
2.632
3.015
n25_s2
3.160
3.681
n60_s4
4.190
4.651
n61_s4
5.006
5.532
n62_s2
6.269
6.785
cnt_16_s0
6.785
=====
SETUP
5.961
6.632
12.594
clk_ibuf
0.000
0.683
uart_byte_tx/div_cnt_3_s0
2.655
3.037
uart_byte_tx/n121_s3
3.931
4.448
uart_byte_tx/n119_s3
4.613
5.139
uart_byte_tx/n117_s2
6.171
6.633
uart_byte_tx/div_cnt_8_s0
6.633
=====
SETUP
6.094
6.454
12.548
clk_ibuf
0.000
0.683
uart_byte_tx/div_cnt_11_s0
2.623
3.006
uart_byte_tx/n145_s4
3.707
4.168
uart_byte_tx/n145_s2
4.328
4.826
uart_byte_tx/n122_s4
4.828
5.243
uart_byte_tx/n120_s2
6.192
6.454
uart_byte_tx/div_cnt_5_s0
6.454
=====
SETUP
6.094
6.454
12.548
clk_ibuf
0.000
0.683
uart_byte_tx/div_cnt_11_s0
2.623
3.006
uart_byte_tx/n145_s4
3.707
4.168
uart_byte_tx/n145_s2
4.328
4.826
uart_byte_tx/n122_s4
4.828
5.243
uart_byte_tx/n119_s2
6.192
6.454
uart_byte_tx/div_cnt_6_s0
6.454
=====
SETUP
6.101
6.458
12.559
clk_ibuf
0.000
0.683
uart_byte_tx/div_cnt_11_s0
2.623
3.006
uart_byte_tx/n145_s4
3.707
4.168
uart_byte_tx/n145_s2
4.328
4.826
uart_byte_tx/n122_s4
4.828
5.243
uart_byte_tx/n115_s2
5.997
6.458
uart_byte_tx/div_cnt_10_s0
6.458
=====
SETUP
6.101
6.458
12.559
clk_ibuf
0.000
0.683
uart_byte_tx/div_cnt_11_s0
2.623
3.006
uart_byte_tx/n145_s4
3.707
4.168
uart_byte_tx/n145_s2
4.328
4.826
uart_byte_tx/n122_s4
4.828
5.243
uart_byte_tx/n114_s2
5.997
6.458
uart_byte_tx/div_cnt_11_s0
6.458
=====
SETUP
6.157
6.410
12.567
clk_ibuf
0.000
0.683
cnt_1_s0
2.632
3.015
n25_s2
3.160
3.681
n60_s4
4.190
4.651
n55_s5
5.011
5.509
n58_s2
5.949
6.410
cnt_20_s0
6.410
=====
SETUP
6.159
6.401
12.559
clk_ibuf
0.000
0.683
uart_byte_tx/div_cnt_11_s0
2.623
3.006
uart_byte_tx/n145_s4
3.707
4.168
uart_byte_tx/n145_s2
4.328
4.826
uart_byte_tx/n122_s4
4.828
5.243
uart_byte_tx/n113_s2
5.939
6.401
uart_byte_tx/div_cnt_12_s0
6.401
=====
SETUP
6.188
6.360
12.548
clk_ibuf
0.000
0.683
cnt_1_s0
2.632
3.015
n25_s2
3.160
3.681
n60_s4
4.190
4.651
n55_s5
5.011
5.509
n55_s2
5.839
6.360
cnt_23_s0
6.360
=====
SETUP
6.209
6.339
12.548
clk_ibuf
0.000
0.683
cnt_1_s0
2.632
3.015
n25_s2
3.160
3.681
n60_s4
4.190
4.651
n53_s5
5.146
5.672
n54_s2
5.812
6.339
cnt_24_s0
6.339
=====
SETUP
6.233
6.336
12.569
clk_ibuf
0.000
0.683
cnt_16_s0
2.658
3.040
n25_s6
3.744
4.159
n25_s5
4.316
4.777
n25_s1
4.780
5.042
n71_s2
5.875
6.336
cnt_7_s0
6.336
=====
SETUP
6.379
6.187
12.567
clk_ibuf
0.000
0.683
cnt_1_s0
2.632
3.015
n25_s2
3.160
3.681
n60_s4
4.190
4.651
n55_s5
5.011
5.509
n59_s2
5.671
6.187
cnt_19_s0
6.187
=====
SETUP
6.419
6.147
12.567
clk_ibuf
0.000
0.683
cnt_1_s0
2.632
3.015
n25_s2
3.160
3.681
n60_s4
4.190
4.651
n56_s3
5.201
5.616
n57_s2
5.621
6.147
cnt_21_s0
6.147
=====
SETUP
6.419
6.147
12.567
clk_ibuf
0.000
0.683
cnt_1_s0
2.632
3.015
n25_s2
3.160
3.681
n60_s4
4.190
4.651
n56_s3
5.201
5.616
n56_s2
5.621
6.147
cnt_22_s0
6.147
=====
SETUP
6.463
6.095
12.557
clk_ibuf
0.000
0.683
cnt_1_s0
2.632
3.015
n25_s2
3.160
3.681
n60_s4
4.190
4.651
n53_s5
5.146
5.672
n53_s2
5.832
6.095
cnt_25_s0
6.095
=====
SETUP
6.473
6.066
12.539
clk_ibuf
0.000
0.683
cnt_16_s0
2.658
3.040
n25_s6
3.744
4.159
n25_s5
4.316
4.777
n25_s1
4.780
5.042
send_en_s0
6.066
=====
SETUP
6.501
6.059
12.559
clk_ibuf
0.000
0.683
cnt_16_s0
2.658
3.040
n25_s6
3.744
4.159
n25_s5
4.316
4.777
n25_s1
4.780
5.042
n65_s2
5.597
6.059
cnt_13_s0
6.059
=====
SETUP
6.646
5.946
12.591
clk_ibuf
0.000
0.683
uart_byte_tx/div_cnt_11_s0
2.623
3.006
uart_byte_tx/n145_s4
3.707
4.168
uart_byte_tx/n145_s2
4.328
4.826
uart_byte_tx/n122_s4
4.828
5.243
uart_byte_tx/n122_s2
5.419
5.946
uart_byte_tx/div_cnt_3_s0
5.946
=====
HOLD
0.275
1.680
1.405
clk_ibuf
0.000
0.675
cnt_0_s0
1.380
1.521
n78_s4
1.527
1.680
cnt_0_s0
1.680
=====
HOLD
0.275
1.684
1.409
clk_ibuf
0.000
0.675
cnt_1_s0
1.384
1.525
n77_s2
1.531
1.684
cnt_1_s0
1.684
=====
HOLD
0.275
1.683
1.407
clk_ibuf
0.000
0.675
cnt_19_s0
1.382
1.523
n59_s2
1.530
1.683
cnt_19_s0
1.683
=====
HOLD
0.275
1.683
1.407
clk_ibuf
0.000
0.675
cnt_21_s0
1.382
1.523
n57_s2
1.530
1.683
cnt_21_s0
1.683
=====
HOLD
0.278
1.682
1.404
clk_ibuf
0.000
0.675
uart_byte_tx/bps_cnt_3_s1
1.379
1.520
uart_byte_tx/n157_s2
1.529
1.682
uart_byte_tx/bps_cnt_3_s1
1.682
=====
HOLD
0.278
1.683
1.405
clk_ibuf
0.000
0.675
cnt_13_s0
1.380
1.521
n65_s2
1.530
1.683
cnt_13_s0
1.683
=====
HOLD
0.278
1.705
1.427
clk_ibuf
0.000
0.675
cnt_16_s0
1.402
1.543
n62_s2
1.552
1.705
cnt_16_s0
1.705
=====
HOLD
0.287
1.687
1.400
clk_ibuf
0.000
0.675
uart_byte_tx/bps_cnt_0_s3
1.375
1.519
uart_byte_tx/n160_s5
1.534
1.687
uart_byte_tx/bps_cnt_0_s3
1.687
=====
HOLD
0.294
1.619
1.325
clk_ibuf
0.000
0.675
uart_byte_tx/tx_done_s0
1.394
1.538
data_byte_7_s0
1.619
=====
HOLD
0.303
1.605
1.302
clk_ibuf
0.000
0.675
send_en_s0
1.371
1.515
uart_byte_tx/data_byte_reg_0_s0
1.605
=====
HOLD
0.303
1.605
1.302
clk_ibuf
0.000
0.675
send_en_s0
1.371
1.515
uart_byte_tx/data_byte_reg_1_s0
1.605
=====
HOLD
0.322
1.625
1.303
clk_ibuf
0.000
0.675
send_en_s0
1.371
1.515
uart_byte_tx/data_byte_reg_4_s0
1.625
=====
HOLD
0.322
1.625
1.303
clk_ibuf
0.000
0.675
send_en_s0
1.371
1.515
uart_byte_tx/data_byte_reg_6_s0
1.625
=====
HOLD
0.322
1.625
1.303
clk_ibuf
0.000
0.675
send_en_s0
1.371
1.515
uart_byte_tx/data_byte_reg_7_s0
1.625
=====
HOLD
0.338
1.738
1.400
clk_ibuf
0.000
0.675
uart_byte_tx/div_cnt_7_s0
1.375
1.516
uart_byte_tx/n118_s2
1.585
1.738
uart_byte_tx/div_cnt_7_s0
1.738
=====
HOLD
0.338
1.743
1.405
clk_ibuf
0.000
0.675
cnt_9_s0
1.380
1.521
n69_s3
1.590
1.743
cnt_9_s0
1.743
=====
HOLD
0.341
1.767
1.426
clk_ibuf
0.000
0.675
uart_byte_tx/div_cnt_14_s0
1.401
1.542
uart_byte_tx/n111_s2
1.614
1.767
uart_byte_tx/div_cnt_14_s0
1.767
=====
HOLD
0.341
1.750
1.409
clk_ibuf
0.000
0.675
cnt_2_s0
1.384
1.525
n76_s2
1.597
1.750
cnt_2_s0
1.750
=====
HOLD
0.341
1.750
1.409
clk_ibuf
0.000
0.675
cnt_2_s0
1.384
1.525
n75_s2
1.597
1.750
cnt_3_s0
1.750
=====
HOLD
0.341
1.742
1.401
clk_ibuf
0.000
0.675
cnt_11_s0
1.376
1.517
n67_s2
1.589
1.742
cnt_11_s0
1.742
=====
HOLD
0.341
1.745
1.404
clk_ibuf
0.000
0.675
cnt_15_s0
1.379
1.520
n63_s2
1.592
1.745
cnt_15_s0
1.745
=====
HOLD
0.341
1.748
1.407
clk_ibuf
0.000
0.675
cnt_20_s0
1.382
1.523
n58_s2
1.595
1.748
cnt_20_s0
1.748
=====
HOLD
0.344
1.748
1.404
clk_ibuf
0.000
0.675
uart_byte_tx/div_cnt_0_s0
1.379
1.520
uart_byte_tx/n125_s3
1.595
1.748
uart_byte_tx/div_cnt_0_s0
1.748
=====
HOLD
0.344
1.748
1.404
clk_ibuf
0.000
0.675
uart_byte_tx/div_cnt_0_s0
1.379
1.520
uart_byte_tx/n124_s2
1.595
1.748
uart_byte_tx/div_cnt_1_s0
1.748
=====
HOLD
0.344
1.770
1.426
clk_ibuf
0.000
0.675
uart_byte_tx/div_cnt_13_s0
1.401
1.542
uart_byte_tx/n112_s2
1.617
1.770
uart_byte_tx/div_cnt_13_s0
1.770
