--relax --debug typical --mt auto -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_23 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_21 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_20 -L axi_crossbar_v2_1_22 -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L proc_sys_reset_v5_0_13 -L xlconcat_v2_1_3 -L axi_protocol_converter_v2_1_21 -L axi_clock_converter_v2_1_20 -L blk_mem_gen_v8_4_4 -L axi_dwidth_converter_v2_1_21 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_21 -L axis_subset_converter_v1_1_21 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_23 -L axi_sg_v4_1_13 -L axi_dma_v7_1_22 -L axi_timer_v2_0_23 -L dist_mem_gen_v8_0_13 -L axi_quad_spi_v3_2_20 -L axi_iic_v2_0_24 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot system xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log
