{
    "addiu": {
{       //R type instructions
     "addu":{      //add unsigned 
      "PC": 1,
      "Adder": 1,
      "Instruction Memory": 1,
      "ALU": 1,
      "Register File": 2
    },
    "sw": {
    "and": {        //and
      "PC": 1,
      "Adder": 1,
      "Instruction Memory": 1,
      "ALU": 1,
      "Register File": 2
    },
    "addu":{
    "sub": {
      "PC": 1,
      "Adder": 1,
      "Instruction Memory": 1,
      "ALU": 1,
      "Register File": 2
    },
    "nop":{
    "add": {
      "PC": 1,
      "Adder": 1,
      "Instruction Memory": 1,
      "ALU": 1,
      "Register File": 2
    },
    "lw":{
    "or": {
      "PC": 1,
      "Adder": 1,
      "Instruction Memory": 1,
      "ALU": 1,
      "Register File": 2
    },
    "li":{
    "slt": {        // set on less than
      "PC": 1,
      "Adder": 1,
      "Instruction Memory": 1,
      "ALU": 1,
      "Register File": 2
    },
    "j":{
    "sll": {        //shift left logical
      "PC": 1,
      "Adder": 1,
      "Instruction Memory": 1,
      "ALU": 1,
      "Register File": 2
    },
    "srl": {        //shift right logical
      "PC": 1,
      "Adder": 1,
      "Instruction Memory": 1,
      "ALU": 1,
      "Register File": 2
    },                  //I type instructions
    "addiu": {      //add unsigned immediate
      "PC": 1,
      "Adder": 1,
      "Instruction Memory": 1,
      "ALU": 1,
      "Register File": 2,
      "Data Memory": 1,
      "Sign Extension": 1
    },
    "sw": {          //store
      "PC": 1,
      "Adder": 1,
      "Instruction Memory": 1,
      "ALU": 1,
      "Register File": 1,
      "Sign Extension": 1,
      "Data Memory": 1
    },
    "nop":{
      "ALU": 1,
      "Register File": 2
    },
    "lw":{  //load
      "PC": 1,
      "Adder": 1,
      "Instruction Memory": 1,
      "ALU": 1,
      "Register File": 2,
      "Sign Extension": 1,
      "Data Memory": 1
    },
    "li":{
      "PC": 1,
      "Adder": 1,
      "Instruction Memory": 1,
      "ALU": 1,
      "Register File": 2,
      "Sign Extension": 1,
      "Data Memory": 1
    },
    "j":{
      "Adder": 1,
      "Left Shift": 1,
      "Instruction Memory": 2,
      "PC": 1
    },
    "beq":{
      "PC": 1,
      "Adder": 2,
      "Instruction Memory": 1,
      "ALU": 1,
      "Register File": 1,
      "Left Shift": 1,
      "Sign Extension": 1
    }
  }
