$date
	Sat Oct 22 21:55:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#119825
b1010 !
1"
#119826
b1010 &
b1010 %
1$
#119827
0"
#119830
b101 &
b101 %
#119834
b10000 &
b10000 %
#119838
b1000 &
b1000 %
#119842
b100 &
b100 %
#119846
b10 &
b10 %
#119850
b1 &
b1 %
1#
#119854
b0 &
0#
b0 %
0$
#1079085
b11101 !
1"
#1079086
b11101 &
b11101 %
1$
#1079087
0"
#1079090
b1011000 &
b1011000 %
#1079094
b101100 &
b101100 %
#1079098
b10110 &
b10110 %
#1079102
b1011 &
b1011 %
#1079106
b100010 &
b100010 %
#1079110
b10001 &
b10001 %
#1079114
b110100 &
b110100 %
#1079118
b11010 &
b11010 %
#1079122
b1101 &
b1101 %
#1079126
b101000 &
b101000 %
#1079130
b10100 &
b10100 %
#1079134
b1010 &
b1010 %
#1079138
b101 &
b101 %
#1079142
b10000 &
b10000 %
#1079146
b1000 &
b1000 %
#1079150
b100 &
b100 %
#1079154
b10 &
b10 %
#1079158
b1 &
1#
b1 %
#1079162
b0 &
b0 %
0#
0$
#2127358
b100 &
b100 %
1$
b100 !
1"
#2127359
0"
#2127362
b10 &
b10 %
#2127366
b1 &
1#
b1 %
#2127370
b0 &
b0 %
0#
0$
#4500012
