set = "RV64Zba"
width = 32

[formats]
names = [
    "format_1-0",
    "format_2-0",
]
parts = [
    [
        "rd_Register_int",
        5,
        "Register_int",
    ],
    [
        "rd_Register_float",
        5,
        "Register_float",
    ],
    [
        "rs1_Register_int",
        5,
        "Register_int",
    ],
    [
        "rs1_Register_float",
        5,
        "Register_float",
    ],
    [
        "rs2_Register_int",
        5,
        "Register_int",
    ],
    [
        "rs2_Register_float",
        5,
        "Register_float",
    ],
    [
        "shamtd",
        6,
        "u8",
        "hex",
    ],
    [
        "none",
        32,
        "u32",
    ],
    [
        "imm",
        32,
        "VInt",
    ],
    [
        "himm",
        32,
        "VInt",
        "hex",
    ],
]

[types]
names = [
    "type_1-0",
    "type_2-0",
]
type_1-0 = [
    { name = "none", top = 31, bot = 25 },
    { name = "rs2_Register_int", top = 4, bot = 0 },
    { name = "rs1_Register_int", top = 4, bot = 0 },
    { name = "none", top = 14, bot = 12 },
    { name = "rd_Register_int", top = 4, bot = 0 },
    { name = "none", top = 6, bot = 0 },
]
type_2-0 = [
    { name = "none", top = 31, bot = 26 },
    { name = "shamtd", top = 5, bot = 0 },
    { name = "rs1_Register_int", top = 4, bot = 0 },
    { name = "none", top = 14, bot = 12 },
    { name = "rd_Register_int", top = 4, bot = 0 },
    { name = "none", top = 6, bot = 0 },
]

[format_1-0]
type = "type_1-0"

[format_1-0.repr]
default = "$name$ %rd_Register_int%, %rs1_Register_int%, %rs2_Register_int%"

[format_1-0.instructions."add.uw"]
mask = 4261441663
match = 134217787
description = "Performs an XLEN-wide addition between xs2 and the\nzero-extended least-significant word of xs1.\n"

[format_1-0.instructions.sh1add]
mask = 4261441663
match = 536879155
description = "Shifts `xs1` to the left by 1 bit and adds it to `xs2`.\n"

[format_1-0.instructions."sh1add.uw"]
mask = 4261441663
match = 536879163
description = "Performs an XLEN-wide addition of two addends. The first addend is xs2.\nThe second addend is the unsigned value formed by extracting the least-significant word of xs1\nand shifting it left by 1 place.\n"

[format_1-0.instructions.sh2add]
mask = 4261441663
match = 536887347
description = "Shifts `xs1` to the left by 2 places and adds it to `xs2`.\n"

[format_1-0.instructions."sh2add.uw"]
mask = 4261441663
match = 536887355
description = "Performs an XLEN-wide addition of two addends. The first addend is xs2.\nThe second addend is the unsigned value formed by extracting the least-significant word of xs1\nand shifting it left by 2 places.\n"

[format_1-0.instructions.sh3add]
mask = 4261441663
match = 536895539
description = "Shifts `xs1` to the left by 3 places and adds it to `xs2`.\n"

[format_1-0.instructions."sh3add.uw"]
mask = 4261441663
match = 536895547
description = "Performs an XLEN-wide addition of two addends. The first addend is xs2.\nThe second addend is the unsigned value formed by extracting the least-significant word of xs1\nand shifting it left by 3 places.\n"

[format_2-0]
type = "type_2-0"

[format_2-0.repr]
default = "$name$ %rd_Register_int%, %rs1_Register_int%, %shamtd%"

[format_2-0.instructions."slli.uw"]
mask = 4227887231
match = 134221851
description = "Takes the least-significant word of xs1, zero-extends it, and shifts it\nleft by the immediate.\n\n[NOTE]\nThis instruction is the same as `slli` with `zext.w` performed on xs1 before shifting.\n"

[mappings]
names = [
    "Register_int",
    "Register_float",
]
number = 32
Register_int = [
    "zero",
    "ra",
    "sp",
    "gp",
    "tp",
    "t0",
    "t1",
    "t2",
    "s0",
    "s1",
    "a0",
    "a1",
    "a2",
    "a3",
    "a4",
    "a5",
    "a6",
    "a7",
    "s2",
    "s3",
    "s4",
    "s5",
    "s6",
    "s7",
    "s8",
    "s9",
    "s10",
    "s11",
    "t3",
    "t4",
    "t5",
    "t6",
]
Register_float = [
    "ft0",
    "ft1",
    "ft2",
    "ft3",
    "ft4",
    "ft5",
    "ft6",
    "ft7",
    "fs0",
    "fs1",
    "fa0",
    "fa1",
    "fa2",
    "fa3",
    "fa4",
    "fa5",
    "fa6",
    "fa7",
    "fs2",
    "fs3",
    "fs4",
    "fs5",
    "fs6",
    "fs7",
    "fs8",
    "fs9",
    "fs10",
    "fs11",
    "ft8",
    "ft9",
    "ft10",
    "ft11",
]
