
uartDriver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000022c  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003c0  080003c8  000103c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003c0  080003c0  000103c8  2**0
                  CONTENTS
  4 .ARM          00000000  080003c0  080003c0  000103c8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080003c0  080003c8  000103c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003c0  080003c0  000103c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080003c4  080003c4  000103c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000103c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080003c8  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080003c8  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000103c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000443  00000000  00000000  000103f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000139  00000000  00000000  0001083b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000060  00000000  00000000  00010978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000048  00000000  00000000  000109d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000da9f  00000000  00000000  00010a20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000569  00000000  00000000  0001e4bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0004ed05  00000000  00000000  0001ea28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0006d72d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000c0  00000000  00000000  0006d780  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080003a8 	.word	0x080003a8

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	080003a8 	.word	0x080003a8

080001d4 <uart_init>:
#define sysclk 16e6 // peripheral clock (16 MHz)
#define baudrate 115200

#define GREENLED (1U<<5)

void uart_init(void) {
 80001d4:	b480      	push	{r7}
 80001d6:	af00      	add	r7, sp, #0

  RCC->AHB1ENR |= GPIOAEN;
 80001d8:	4b32      	ldr	r3, [pc, #200]	; (80002a4 <uart_init+0xd0>)
 80001da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001dc:	4a31      	ldr	r2, [pc, #196]	; (80002a4 <uart_init+0xd0>)
 80001de:	f043 0301 	orr.w	r3, r3, #1
 80001e2:	6313      	str	r3, [r2, #48]	; 0x30

  // set PA2 to alternate funciton mode (10)
  GPIOA->MODER |= (1U<<5);
 80001e4:	4b30      	ldr	r3, [pc, #192]	; (80002a8 <uart_init+0xd4>)
 80001e6:	681b      	ldr	r3, [r3, #0]
 80001e8:	4a2f      	ldr	r2, [pc, #188]	; (80002a8 <uart_init+0xd4>)
 80001ea:	f043 0320 	orr.w	r3, r3, #32
 80001ee:	6013      	str	r3, [r2, #0]
  GPIOA->MODER &= ~(1U<<4);
 80001f0:	4b2d      	ldr	r3, [pc, #180]	; (80002a8 <uart_init+0xd4>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	4a2c      	ldr	r2, [pc, #176]	; (80002a8 <uart_init+0xd4>)
 80001f6:	f023 0310 	bic.w	r3, r3, #16
 80001fa:	6013      	str	r3, [r2, #0]

  // set alternate function register to AF07 (0111)
  GPIOA->AFR[0] &= ~(1U<<11);
 80001fc:	4b2a      	ldr	r3, [pc, #168]	; (80002a8 <uart_init+0xd4>)
 80001fe:	6a1b      	ldr	r3, [r3, #32]
 8000200:	4a29      	ldr	r2, [pc, #164]	; (80002a8 <uart_init+0xd4>)
 8000202:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000206:	6213      	str	r3, [r2, #32]
  GPIOA->AFR[0] |= (1U<<10);
 8000208:	4b27      	ldr	r3, [pc, #156]	; (80002a8 <uart_init+0xd4>)
 800020a:	6a1b      	ldr	r3, [r3, #32]
 800020c:	4a26      	ldr	r2, [pc, #152]	; (80002a8 <uart_init+0xd4>)
 800020e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000212:	6213      	str	r3, [r2, #32]
  GPIOA->AFR[0] |= (1U<<9);
 8000214:	4b24      	ldr	r3, [pc, #144]	; (80002a8 <uart_init+0xd4>)
 8000216:	6a1b      	ldr	r3, [r3, #32]
 8000218:	4a23      	ldr	r2, [pc, #140]	; (80002a8 <uart_init+0xd4>)
 800021a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800021e:	6213      	str	r3, [r2, #32]
  GPIOA->AFR[0] |= (1U<<8);
 8000220:	4b21      	ldr	r3, [pc, #132]	; (80002a8 <uart_init+0xd4>)
 8000222:	6a1b      	ldr	r3, [r3, #32]
 8000224:	4a20      	ldr	r2, [pc, #128]	; (80002a8 <uart_init+0xd4>)
 8000226:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800022a:	6213      	str	r3, [r2, #32]

  // set PA3 to alternate funciton mode (10)
  GPIOA->MODER |= (1U<<7);
 800022c:	4b1e      	ldr	r3, [pc, #120]	; (80002a8 <uart_init+0xd4>)
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	4a1d      	ldr	r2, [pc, #116]	; (80002a8 <uart_init+0xd4>)
 8000232:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000236:	6013      	str	r3, [r2, #0]
  GPIOA->MODER &= ~(1U<<6);
 8000238:	4b1b      	ldr	r3, [pc, #108]	; (80002a8 <uart_init+0xd4>)
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	4a1a      	ldr	r2, [pc, #104]	; (80002a8 <uart_init+0xd4>)
 800023e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000242:	6013      	str	r3, [r2, #0]

  // set alternate function register to AF07 (0111)
  GPIOA->AFR[0] &= ~(1U<<15);
 8000244:	4b18      	ldr	r3, [pc, #96]	; (80002a8 <uart_init+0xd4>)
 8000246:	6a1b      	ldr	r3, [r3, #32]
 8000248:	4a17      	ldr	r2, [pc, #92]	; (80002a8 <uart_init+0xd4>)
 800024a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800024e:	6213      	str	r3, [r2, #32]
  GPIOA->AFR[0] |= (1U<<14);
 8000250:	4b15      	ldr	r3, [pc, #84]	; (80002a8 <uart_init+0xd4>)
 8000252:	6a1b      	ldr	r3, [r3, #32]
 8000254:	4a14      	ldr	r2, [pc, #80]	; (80002a8 <uart_init+0xd4>)
 8000256:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800025a:	6213      	str	r3, [r2, #32]
  GPIOA->AFR[0] |= (1U<<13);
 800025c:	4b12      	ldr	r3, [pc, #72]	; (80002a8 <uart_init+0xd4>)
 800025e:	6a1b      	ldr	r3, [r3, #32]
 8000260:	4a11      	ldr	r2, [pc, #68]	; (80002a8 <uart_init+0xd4>)
 8000262:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000266:	6213      	str	r3, [r2, #32]
  GPIOA->AFR[0] |= (1U<<12);
 8000268:	4b0f      	ldr	r3, [pc, #60]	; (80002a8 <uart_init+0xd4>)
 800026a:	6a1b      	ldr	r3, [r3, #32]
 800026c:	4a0e      	ldr	r2, [pc, #56]	; (80002a8 <uart_init+0xd4>)
 800026e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000272:	6213      	str	r3, [r2, #32]

  RCC->APB1ENR |= USART2EN;
 8000274:	4b0b      	ldr	r3, [pc, #44]	; (80002a4 <uart_init+0xd0>)
 8000276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000278:	4a0a      	ldr	r2, [pc, #40]	; (80002a4 <uart_init+0xd0>)
 800027a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800027e:	6413      	str	r3, [r2, #64]	; 0x40
  // baud rate register (~139,38)
  USART2->BRR = ((sysclk + (baudrate / 2U)) / baudrate);
 8000280:	4b0a      	ldr	r3, [pc, #40]	; (80002ac <uart_init+0xd8>)
 8000282:	228b      	movs	r2, #139	; 0x8b
 8000284:	609a      	str	r2, [r3, #8]
  // control register (transmitter enable, clear everything else)
  USART2->CR1 = (1U<<3);
 8000286:	4b09      	ldr	r3, [pc, #36]	; (80002ac <uart_init+0xd8>)
 8000288:	2208      	movs	r2, #8
 800028a:	60da      	str	r2, [r3, #12]
  // uart enable
  USART2->CR1 |= (1U<<13);
 800028c:	4b07      	ldr	r3, [pc, #28]	; (80002ac <uart_init+0xd8>)
 800028e:	68db      	ldr	r3, [r3, #12]
 8000290:	4a06      	ldr	r2, [pc, #24]	; (80002ac <uart_init+0xd8>)
 8000292:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000296:	60d3      	str	r3, [r2, #12]
}
 8000298:	bf00      	nop
 800029a:	46bd      	mov	sp, r7
 800029c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a0:	4770      	bx	lr
 80002a2:	bf00      	nop
 80002a4:	40023800 	.word	0x40023800
 80002a8:	40020000 	.word	0x40020000
 80002ac:	40004400 	.word	0x40004400

080002b0 <tx>:

// write
void tx(int ch) {
 80002b0:	b480      	push	{r7}
 80002b2:	b083      	sub	sp, #12
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	6078      	str	r0, [r7, #4]
  // check status register if transmit data register is empy (if not, it waits)
  while (!(USART2->SR & (1U<<7))){}
 80002b8:	bf00      	nop
 80002ba:	4b08      	ldr	r3, [pc, #32]	; (80002dc <tx+0x2c>)
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d0f9      	beq.n	80002ba <tx+0xa>

  // wirte to data register
  USART2->DR = (ch & 0xFF);
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	4a04      	ldr	r2, [pc, #16]	; (80002dc <tx+0x2c>)
 80002ca:	b2db      	uxtb	r3, r3
 80002cc:	6053      	str	r3, [r2, #4]
}
 80002ce:	bf00      	nop
 80002d0:	370c      	adds	r7, #12
 80002d2:	46bd      	mov	sp, r7
 80002d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d8:	4770      	bx	lr
 80002da:	bf00      	nop
 80002dc:	40004400 	.word	0x40004400

080002e0 <main>:
  return USART2->DR;
}

char myinp;

int main(void) {
 80002e0:	b580      	push	{r7, lr}
 80002e2:	af00      	add	r7, sp, #0


  uart_init();
 80002e4:	f7ff ff76 	bl	80001d4 <uart_init>

  // led
  //RCC->AHB1ENR |= GPIOAEN;
  GPIOA->MODER |= (1U<<10);
 80002e8:	4b07      	ldr	r3, [pc, #28]	; (8000308 <main+0x28>)
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	4a06      	ldr	r2, [pc, #24]	; (8000308 <main+0x28>)
 80002ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80002f2:	6013      	str	r3, [r2, #0]
  GPIOA->MODER &= ~(1U<<11);
 80002f4:	4b04      	ldr	r3, [pc, #16]	; (8000308 <main+0x28>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	4a03      	ldr	r2, [pc, #12]	; (8000308 <main+0x28>)
 80002fa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80002fe:	6013      	str	r3, [r2, #0]

  while (1) {
    tx('A');
 8000300:	2041      	movs	r0, #65	; 0x41
 8000302:	f7ff ffd5 	bl	80002b0 <tx>
 8000306:	e7fb      	b.n	8000300 <main+0x20>
 8000308:	40020000 	.word	0x40020000

0800030c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800030c:	480d      	ldr	r0, [pc, #52]	; (8000344 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800030e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000310:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000314:	480c      	ldr	r0, [pc, #48]	; (8000348 <LoopForever+0x6>)
  ldr r1, =_edata
 8000316:	490d      	ldr	r1, [pc, #52]	; (800034c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000318:	4a0d      	ldr	r2, [pc, #52]	; (8000350 <LoopForever+0xe>)
  movs r3, #0
 800031a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800031c:	e002      	b.n	8000324 <LoopCopyDataInit>

0800031e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800031e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000320:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000322:	3304      	adds	r3, #4

08000324 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000324:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000326:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000328:	d3f9      	bcc.n	800031e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800032a:	4a0a      	ldr	r2, [pc, #40]	; (8000354 <LoopForever+0x12>)
  ldr r4, =_ebss
 800032c:	4c0a      	ldr	r4, [pc, #40]	; (8000358 <LoopForever+0x16>)
  movs r3, #0
 800032e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000330:	e001      	b.n	8000336 <LoopFillZerobss>

08000332 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000332:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000334:	3204      	adds	r2, #4

08000336 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000336:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000338:	d3fb      	bcc.n	8000332 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800033a:	f000 f811 	bl	8000360 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800033e:	f7ff ffcf 	bl	80002e0 <main>

08000342 <LoopForever>:

LoopForever:
  b LoopForever
 8000342:	e7fe      	b.n	8000342 <LoopForever>
  ldr   r0, =_estack
 8000344:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000348:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800034c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000350:	080003c8 	.word	0x080003c8
  ldr r2, =_sbss
 8000354:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000358:	2000001c 	.word	0x2000001c

0800035c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800035c:	e7fe      	b.n	800035c <ADC_IRQHandler>
	...

08000360 <__libc_init_array>:
 8000360:	b570      	push	{r4, r5, r6, lr}
 8000362:	4d0d      	ldr	r5, [pc, #52]	; (8000398 <__libc_init_array+0x38>)
 8000364:	4c0d      	ldr	r4, [pc, #52]	; (800039c <__libc_init_array+0x3c>)
 8000366:	1b64      	subs	r4, r4, r5
 8000368:	10a4      	asrs	r4, r4, #2
 800036a:	2600      	movs	r6, #0
 800036c:	42a6      	cmp	r6, r4
 800036e:	d109      	bne.n	8000384 <__libc_init_array+0x24>
 8000370:	4d0b      	ldr	r5, [pc, #44]	; (80003a0 <__libc_init_array+0x40>)
 8000372:	4c0c      	ldr	r4, [pc, #48]	; (80003a4 <__libc_init_array+0x44>)
 8000374:	f000 f818 	bl	80003a8 <_init>
 8000378:	1b64      	subs	r4, r4, r5
 800037a:	10a4      	asrs	r4, r4, #2
 800037c:	2600      	movs	r6, #0
 800037e:	42a6      	cmp	r6, r4
 8000380:	d105      	bne.n	800038e <__libc_init_array+0x2e>
 8000382:	bd70      	pop	{r4, r5, r6, pc}
 8000384:	f855 3b04 	ldr.w	r3, [r5], #4
 8000388:	4798      	blx	r3
 800038a:	3601      	adds	r6, #1
 800038c:	e7ee      	b.n	800036c <__libc_init_array+0xc>
 800038e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000392:	4798      	blx	r3
 8000394:	3601      	adds	r6, #1
 8000396:	e7f2      	b.n	800037e <__libc_init_array+0x1e>
 8000398:	080003c0 	.word	0x080003c0
 800039c:	080003c0 	.word	0x080003c0
 80003a0:	080003c0 	.word	0x080003c0
 80003a4:	080003c4 	.word	0x080003c4

080003a8 <_init>:
 80003a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003aa:	bf00      	nop
 80003ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003ae:	bc08      	pop	{r3}
 80003b0:	469e      	mov	lr, r3
 80003b2:	4770      	bx	lr

080003b4 <_fini>:
 80003b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003b6:	bf00      	nop
 80003b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003ba:	bc08      	pop	{r3}
 80003bc:	469e      	mov	lr, r3
 80003be:	4770      	bx	lr
