<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'contacts_size' is power-on initialization." projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:58:30.665-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'contacts_size_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:58:30.651-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'error_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:58:30.632-0600" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Synth 8-3332] Sequential element (results_out_V_1_payload_B_reg[7]) is unused and will be removed from module contact_discovery.&#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2008.016 ; gain = 844.324 ; free physical = 131 ; free virtual = 3935&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Block RAM: Preliminary Mapping  Report (see note below)&#xA;+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xA;|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | &#xA;+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xA;|contact_discoverybkb_ram: | ram_reg    | 128 x 512(WRITE_FIRST) | W | R |                        |   |   | Port A           | 15     | 0      | &#xA;+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xA;&#xA;&#xA;Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. &#xA;---------------------------------------------------------------------------------&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2656.969 ; gain = 1493.277 ; free physical = 117 ; free virtual = 3194&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T16:00:03.741-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (results_out_V_1_payload_A_reg[7]) is unused and will be removed from module contact_discovery." projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:48.727-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (int_error_out_reg[31]) is unused and will be removed from module contact_discovery_AXILiteS_s_axi." projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:48.721-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:187]&#xA;---------------------------------------------------------------------------------&#xA;Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2008.016 ; gain = 844.324 ; free physical = 171 ; free virtual = 3970&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start RTL Component Statistics &#xA;---------------------------------------------------------------------------------&#xA;Detailed RTL Component Info : &#xA;+---Adders : &#xA;&#x9;   2 Input     32 Bit       Adders := 2     &#xA;&#x9;   2 Input      8 Bit       Adders := 1     &#xA;+---XORs : &#xA;&#x9;   2 Input      1 Bit         XORs := 2     &#xA;+---Registers : &#xA;&#x9;              512 Bit    Registers := 5     &#xA;&#x9;               32 Bit    Registers := 28    &#xA;&#x9;               10 Bit    Registers := 1     &#xA;&#x9;                8 Bit    Registers := 4     &#xA;&#x9;                7 Bit    Registers := 1     &#xA;&#x9;                2 Bit    Registers := 5     &#xA;&#x9;                1 Bit    Registers := 13    &#xA;+---RAMs : &#xA;&#x9;              64K Bit         RAMs := 1     &#xA;+---Muxes : &#xA;&#x9;   2 Input    512 Bit        Muxes := 1     &#xA;&#x9;   2 Input     32 Bit        Muxes := 5     &#xA;&#x9;   2 Input     10 Bit        Muxes := 3     &#xA;&#x9;   3 Input     10 Bit        Muxes := 1     &#xA;&#x9;   2 Input      8 Bit        Muxes := 1     &#xA;&#x9;   2 Input      7 Bit        Muxes := 3     &#xA;&#x9;   2 Input      6 Bit        Muxes := 1     &#xA;&#x9;   2 Input      5 Bit        Muxes := 1     &#xA;&#x9;   7 Input      4 Bit        Muxes := 1     &#xA;&#x9;   2 Input      2 Bit        Muxes := 8     &#xA;&#x9;   4 Input      2 Bit        Muxes := 1     &#xA;&#x9;   5 Input      1 Bit        Muxes := 1     &#xA;&#x9;   2 Input      1 Bit        Muxes := 7     &#xA;---------------------------------------------------------------------------------&#xA;Finished RTL Component Statistics &#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start RTL Hierarchical Component Statistics &#xA;---------------------------------------------------------------------------------&#xA;Hierarchical RTL Component report &#xA;Module contact_discovery &#xA;Detailed RTL Component Info : &#xA;+---Adders : &#xA;&#x9;   2 Input     32 Bit       Adders := 2     &#xA;&#x9;   2 Input      8 Bit       Adders := 1     &#xA;+---Registers : &#xA;&#x9;              512 Bit    Registers := 4     &#xA;&#x9;               32 Bit    Registers := 7     &#xA;&#x9;               10 Bit    Registers := 1     &#xA;&#x9;                8 Bit    Registers := 4     &#xA;&#x9;                2 Bit    Registers := 3     &#xA;&#x9;                1 Bit    Registers := 6     &#xA;+---Muxes : &#xA;&#x9;   2 Input    512 Bit        Muxes := 1     &#xA;&#x9;   2 Input     32 Bit        Muxes := 3     &#xA;&#x9;   2 Input     10 Bit        Muxes := 3     &#xA;&#x9;   3 Input     10 Bit        Muxes := 1     &#xA;&#x9;   2 Input      8 Bit        Muxes := 1     &#xA;&#x9;   2 Input      7 Bit        Muxes := 3     &#xA;&#x9;   2 Input      6 Bit        Muxes := 1     &#xA;&#x9;   2 Input      5 Bit        Muxes := 1     &#xA;&#x9;   2 Input      2 Bit        Muxes := 8     &#xA;&#x9;   4 Input      2 Bit        Muxes := 1     &#xA;&#x9;   2 Input      1 Bit        Muxes := 6     &#xA;Module contact_discoverybkb_ram &#xA;Detailed RTL Component Info : &#xA;+---Registers : &#xA;&#x9;              512 Bit    Registers := 1     &#xA;+---RAMs : &#xA;&#x9;              64K Bit         RAMs := 1     &#xA;Module contact_discovery_AXILiteS_s_axi &#xA;Detailed RTL Component Info : &#xA;+---XORs : &#xA;&#x9;   2 Input      1 Bit         XORs := 2     &#xA;+---Registers : &#xA;&#x9;               32 Bit    Registers := 21    &#xA;&#x9;                7 Bit    Registers := 1     &#xA;&#x9;                2 Bit    Registers := 2     &#xA;&#x9;                1 Bit    Registers := 7     &#xA;+---Muxes : &#xA;&#x9;   2 Input     32 Bit        Muxes := 2     &#xA;&#x9;   7 Input      4 Bit        Muxes := 1     &#xA;&#x9;   5 Input      1 Bit        Muxes := 1     &#xA;&#x9;   2 Input      1 Bit        Muxes := 1     &#xA;---------------------------------------------------------------------------------&#xA;Finished RTL Hierarchical Component Statistics&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Part Resource Summary&#xA;---------------------------------------------------------------------------------&#xA;Part Resources:&#xA;DSPs: 2520 (col length:168)&#xA;BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)&#xA;---------------------------------------------------------------------------------&#xA;Finished Part Resource Summary&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Cross Boundary and Area Optimization&#xA;---------------------------------------------------------------------------------" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:43.765-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:187]&#xA;---------------------------------------------------------------------------------------------------&#xA;                   State |                     New Encoding |                Previous Encoding &#xA;---------------------------------------------------------------------------------------------------&#xA;                  iSTATE |                             0001 |                               11&#xA;*&#xA;                  WRIDLE |                             0010 |                               00&#xA;                  WRDATA |                             0100 |                               01&#xA;                  WRRESP |                             1000 |                               10&#xA;---------------------------------------------------------------------------------------------------" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:43.751-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:187]" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:43.739-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:187]" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:43.717-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design contact_discoverybkb has unconnected port reset&#xA;---------------------------------------------------------------------------------&#xA;Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1283.188 ; gain = 119.496 ; free physical = 832 ; free virtual = 4569&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1283.188 ; gain = 119.496 ; free physical = 835 ; free virtual = 4572&#xA;---------------------------------------------------------------------------------" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:33.855-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery.v:240]" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:33.847-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_block_state10_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery.v:729]" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:33.843-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery.v:725]" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:33.840-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element results_out_V_TDATA_blk_n_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery.v:626]" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:33.831-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element operation_blk_n_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery.v:594]" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:33.823-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element db_in_V_V_TDATA_blk_n_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery.v:550]" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:33.816-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:621]" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:33.813-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:611]" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:33.810-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:601]" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:33.808-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:591]" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:33.805-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:581]" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:33.783-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:571]" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:33.781-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:561]" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:33.778-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:551]" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:33.771-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:541]" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:33.765-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:531]" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:33.754-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:521]" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:33.749-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:511]" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:33.741-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:501]" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:33.736-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:491]" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:33.733-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:481]" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:33.729-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_contact_in_V_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:366]" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:33.720-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:437]" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:33.717-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [/home/aimee/root_of_trust/operational_os/hls/contact_discovery_axi_experimental/solution1/impl/verilog/contact_discovery_AXILiteS_s_axi.v:360]" projectName="contact_discovery_axi_experimental" solutionName="solution1" date="2018-04-22T15:59:33.711-0600" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
