library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Dec2_4En is
	port( en     : in std_logic;
			input  : in std_logic_vector(1 downto 0);
			output : out std_logic_vector(3 downto 0)
	);
end Dec2_4En

architecture Behavioral of Dec2_4En is
begin 
	output <= "0000" when en = '0', 
				 "0001" when (en = '1' and input = "00"), 
				 "0010" when (en = '1' and input = "01"),
				 "0100" when (en = '1' and input = "10"),
				 "1000" when (en = '1' and input = "11");
end Behaviorial;
