// Seed: 1276351813
module module_0 (
    input wor id_0,
    output tri1 id_1,
    input tri id_2,
    output tri id_3,
    output supply1 id_4,
    input supply0 id_5
);
  wire id_7;
  id_8 :
  assert property (@(id_8) id_2 ? 1 : id_8)
  else;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd48
) (
    input wor id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri id_3,
    output tri id_4,
    input wor _id_5,
    output tri id_6,
    input tri1 id_7,
    input uwire id_8,
    input wor id_9,
    input supply1 id_10
);
  time [id_5 : -1  +  -1 'b0] id_12;
  assign id_4 = 1;
  parameter id_13 = 1;
  assign id_4  = id_8;
  assign id_12 = -1 - id_9;
  assign id_12 = -1;
  wire id_14;
  assign id_14 = id_13;
  logic id_15;
  ;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_0,
      id_4,
      id_4,
      id_9
  );
endmodule
