# transcript.txt
do ./init_test.do
# qaz_libs
# ../../../..
# ../../..
# ../../../qaz_libs
# fpga
# ../../../sim/libs/quartus_17_1/verilog_libs
# ../../../syn/mac
# hexadecimal
# INFO: Simulation library work already exists
# INFO: Rebuilding library. Deleting ./work and recompiling all
# End time: 13:06:39 on Jun 12,2019, Elapsed time: 0:12:38
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 10.7a Lib Mapping Utility 2018.03 Mar 27 2018
# vmap work work 
# Modifying D:/qaz/projects/ece_281b/sim/tests/tb_xor/tb_xor.mpf
# INFO: compiling tb_packages rtl
# INFO: compiling ../../../qaz_libs/sim/libs/tb_packages_verilog/BFM.f
# QuestaSim-64 vlog 10.7a Compiler 2018.03 Mar 27 2018
# Start time: 13:06:39 on Jun 12,2019
# vlog -reportprogress 300 -f ../../../qaz_libs/sim/libs/tb_packages_verilog/BFM.f 
# -- Compiling interface tb_clk_if
# -- Compiling package tb_clk_pkg
# -- Compiling package q_pkg
# -- Compiling package bfm_pkg
# -- Compiling package logger_pkg
# -- Compiling package video_frame_pkg
# -- Importing package logger_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:06:40 on Jun 12,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# INFO: compiling bfm_packages rtl
# INFO: compiling ../../../qaz_libs/sim/libs/bfm_packages_verilog/axis_checker.f
# QuestaSim-64 vlog 10.7a Compiler 2018.03 Mar 27 2018
# Start time: 13:06:40 on Jun 12,2019
# vlog -reportprogress 300 -f ../../../qaz_libs/sim/libs/bfm_packages_verilog/axis_checker.f 
# -- Compiling module axis_checker
# -- Compiling module Axi4StreamPC
# 
# Top level modules:
# 	axis_checker
# End time: 13:06:40 on Jun 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# INFO: compiling ../../../qaz_libs/sim/libs/bfm_packages_verilog/BFM.f
# QuestaSim-64 vlog 10.7a Compiler 2018.03 Mar 27 2018
# Start time: 13:06:40 on Jun 12,2019
# vlog -reportprogress 300 -f ../../../qaz_libs/sim/libs/bfm_packages_verilog/BFM.f 
# -- Compiling package tb_pkg
# -- Compiling package tb_bfm_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:06:40 on Jun 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# INFO: compiling qaz_lib rtl
# INFO: compiling ../../../qaz_libs/sim/libs/qaz_lib_verilog/basal.f
# QuestaSim-64 vlog 10.7a Compiler 2018.03 Mar 27 2018
# Start time: 13:06:40 on Jun 12,2019
# vlog -reportprogress 300 -f ../../../qaz_libs/sim/libs/qaz_lib_verilog/basal.f 
# -- Compiling module bc_sync_fifo
# -- Compiling module sync_fifo
# -- Compiling module tiny_sync_fifo
# -- Compiling module one_hot_encoder
# -- Compiling module recursive_mux
# -- Compiling module sync_reset
# 
# Top level modules:
# 	sync_fifo
# 	sync_reset
# End time: 13:06:40 on Jun 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# INFO: compiling axi4_lib rtl
# INFO: compiling ../../../qaz_libs/sim/libs/axi4_lib_verilog/axi4_stream_base.f
# QuestaSim-64 vlog 10.7a Compiler 2018.03 Mar 27 2018
# Start time: 13:06:40 on Jun 12,2019
# vlog -reportprogress 300 -f ../../../qaz_libs/sim/libs/axi4_lib_verilog/axi4_stream_base.f 
# -- Compiling interface axis_if
# -- Compiling module axis_register_slice
# -- Compiling module axis_map_fifo
# -- Compiling module axis_mux
# -- Compiling module axis_alias
# -- Compiling module axis_downsizer
# -- Compiling module axis_upsizer
# -- Compiling module axis_eop_set
# -- Compiling module axis_eop_mux
# -- Compiling module axis_catenate
# -- Compiling module axis_switch
# -- Compiling module axis_fanout
# 
# Top level modules:
# 	axis_downsizer
# 	axis_upsizer
# 	axis_catenate
# 	axis_switch
# 	axis_fanout
# End time: 13:06:40 on Jun 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# INFO: compiling ../../../qaz_libs/sim/libs/axi4_lib_verilog/axis_checker.f
# QuestaSim-64 vlog 10.7a Compiler 2018.03 Mar 27 2018
# Start time: 13:06:41 on Jun 12,2019
# vlog -reportprogress 300 -f ../../../qaz_libs/sim/libs/axi4_lib_verilog/axis_checker.f 
# -- Compiling module axis_checker
# -- Compiling module Axi4StreamPC
# 
# Top level modules:
# 	axis_checker
# End time: 13:06:41 on Jun 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# INFO: compiling sim rtl
# INFO: compiling ../../../qaz_libs/sim/libs/sim_verilog/BFM.f
# QuestaSim-64 vlog 10.7a Compiler 2018.03 Mar 27 2018
# Start time: 13:06:41 on Jun 12,2019
# vlog -reportprogress 300 -f ../../../qaz_libs/sim/libs/sim_verilog/BFM.f 
# -- Compiling package tb_base_sv_unit
# -- Importing package tb_clk_pkg
# -- Compiling module tb_base
# -- Compiling package tb_clk_sv_unit
# -- Importing package tb_clk_pkg
# -- Compiling module tb_clk
# -- Compiling interface tb_clk_if
# 
# Top level modules:
# 	tb_base
# 	tb_clk
# End time: 13:06:41 on Jun 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7a Compiler 2018.03 Mar 27 2018
# Start time: 13:06:41 on Jun 12,2019
# vlog -reportprogress 300 ../../../qaz_libs/BFM/src/axis_video_frame/avf_pkg.sv 
# -- Compiling package avf_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) ../../../qaz_libs/BFM/src/axis_video_frame/avf_pkg.sv(30): Using implicit +incdir+C:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Importing package tb_pkg
# -- Importing package video_frame_pkg
# -- Importing package logger_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:06:41 on Jun 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7a Compiler 2018.03 Mar 27 2018
# Start time: 13:06:42 on Jun 12,2019
# vlog -reportprogress 300 ../../../sim/src/anf/anf_pkg.sv 
# -- Compiling package anf_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) ../../../sim/src/anf/anf_pkg.sv(30): Using implicit +incdir+C:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Importing package video_frame_pkg
# -- Importing package logger_pkg
# -- Importing package avf_pkg
# -- Importing package tb_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:06:42 on Jun 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7a Compiler 2018.03 Mar 27 2018
# Start time: 13:06:42 on Jun 12,2019
# vlog -reportprogress 300 -f ./tb_files.f 
# -- Compiling package tb_top_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) ./tb_top_pkg.sv(30): Using implicit +incdir+C:/questasim64_10.7a/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Importing package video_frame_pkg
# -- Importing package logger_pkg
# -- Importing package avf_pkg
# -- Importing package tb_pkg
# -- Importing package anf_pkg
# -- Compiling module tb_top
# -- Importing package tb_top_pkg
# 
# Top level modules:
# 	tb_top
# End time: 13:06:43 on Jun 12,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7a Compiler 2018.03 Mar 27 2018
# Start time: 13:06:43 on Jun 12,2019
# vlog -reportprogress 300 -f ../../src/ip_files.f 
# -- Compiling module mac_altera_fpdsp_block_171_zuapkeq
# -- Compiling module mac
# -- Compiling module fp_adder_altera_fpdsp_block_171_yejucyy
# -- Compiling module fp_adder
# 
# Top level modules:
# 	mac
# 	fp_adder
# End time: 13:06:43 on Jun 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7a Compiler 2018.03 Mar 27 2018
# Start time: 13:06:43 on Jun 12,2019
# vlog -reportprogress 300 -f ./files.f 
# -- Compiling module recursive_axis_catenate
# -- Compiling module rom
# -- Compiling module axis_rom
# -- Compiling module axis_mac
# -- Compiling module relu
# -- Compiling module linear
# -- Compiling module axis_dense_neuron
# -- Compiling module axis_dense
# -- Compiling module xor_top
# 
# Top level modules:
# 	xor_top
# End time: 13:06:43 on Jun 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -f ./sim.f work.tb_top 
# Start time: 13:06:43 on Jun 12,2019
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: d:/intelfpga/17.1/quartus/eda/sim_lib/twentynm_atoms.v(3765): (vopt-2685) [TFMPC] - Too few port connections for 'inst'.  Expected 23, found 22.
# ** Warning: d:/intelfpga/17.1/quartus/eda/sim_lib/twentynm_atoms.v(3765): (vopt-2718) [TFMPC] - Missing connection for port 'dftout'.
# ** Warning: ../../../syn/mac/mac/altera_fpdsp_block_171/sim/mac_altera_fpdsp_block_171_zuapkeq.sv(30): (vopt-2685) [TFMPC] - Too few port connections for 'sp_mult_acc'.  Expected 23, found 9.
# ** Warning: ../../../syn/mac/mac/altera_fpdsp_block_171/sim/mac_altera_fpdsp_block_171_zuapkeq.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'dftout'.
# ** Warning: ../../../syn/mac/mac/altera_fpdsp_block_171/sim/mac_altera_fpdsp_block_171_zuapkeq.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'chainout_invalid'.
# ** Warning: ../../../syn/mac/mac/altera_fpdsp_block_171/sim/mac_altera_fpdsp_block_171_zuapkeq.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'chainout_inexact'.
# ** Warning: ../../../syn/mac/mac/altera_fpdsp_block_171/sim/mac_altera_fpdsp_block_171_zuapkeq.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'chainout_underflow'.
# ** Warning: ../../../syn/mac/mac/altera_fpdsp_block_171/sim/mac_altera_fpdsp_block_171_zuapkeq.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'chainout_overflow'.
# ** Warning: ../../../syn/mac/mac/altera_fpdsp_block_171/sim/mac_altera_fpdsp_block_171_zuapkeq.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'invalid'.
# ** Warning: ../../../syn/mac/mac/altera_fpdsp_block_171/sim/mac_altera_fpdsp_block_171_zuapkeq.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'inexact'.
# ** Warning: ../../../syn/mac/mac/altera_fpdsp_block_171/sim/mac_altera_fpdsp_block_171_zuapkeq.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: ../../../syn/mac/mac/altera_fpdsp_block_171/sim/mac_altera_fpdsp_block_171_zuapkeq.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: ../../../syn/mac/mac/altera_fpdsp_block_171/sim/mac_altera_fpdsp_block_171_zuapkeq.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'chainin_invalid'.
# ** Warning: ../../../syn/mac/mac/altera_fpdsp_block_171/sim/mac_altera_fpdsp_block_171_zuapkeq.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'chainin_inexact'.
# ** Warning: ../../../syn/mac/mac/altera_fpdsp_block_171/sim/mac_altera_fpdsp_block_171_zuapkeq.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'chainin_underflow'.
# ** Warning: ../../../syn/mac/mac/altera_fpdsp_block_171/sim/mac_altera_fpdsp_block_171_zuapkeq.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'chainin_overflow'.
# ** Warning: ../../../syn/mac/mac/altera_fpdsp_block_171/sim/mac_altera_fpdsp_block_171_zuapkeq.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'ax'.
# Loading sv_std.std
# Loading work.tb_clk_if(fast)
# Loading work.tb_clk_pkg(fast)
# Loading work.tb_base_sv_unit(fast)
# Loading work.axis_if(fast)
# Loading work.logger_pkg(fast)
# Loading work.video_frame_pkg(fast)
# Loading work.tb_pkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.avf_pkg(fast)
# Loading work.anf_pkg(fast)
# Loading work.tb_top_pkg(fast)
# Loading work.tb_top(fast)
# Loading work.sync_reset(fast)
# Loading work.xor_top(fast)
# Loading work.axis_catenate(fast)
# Loading work.axis_eop_mux(fast)
# Loading work.recursive_mux(fast)
# Loading work.axis_mux(fast)
# Loading work.mac(fast)
# Loading work.mac_altera_fpdsp_block_171_zuapkeq(fast)
# Loading ../../../sim/libs/quartus_17_1/verilog_libs/twentynm_ver.twentynm_fp_mac(fast)
# Loading work.bc_sync_fifo(fast)
# Loading work.recursive_axis_catenate(fast__2)
# Loading work.recursive_axis_catenate(fast__1)
# Loading work.recursive_axis_catenate(fast)
# Loading work.axis_catenate(fast__1)
# Loading work.axis_eop_mux(fast__1)
# Loading work.axis_mux(fast__1)
# Loading work.axis_catenate(fast__2)
# Loading work.axis_eop_mux(fast__2)
# Loading work.axis_catenate(fast__3)
# Loading work.axis_mux(fast__2)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.axis_if(fast__4)
# Loading work.axis_if(fast__5)
# Loading work.axis_if(fast__6)
# Loading work.axis_if(fast__9)
# Loading work.axis_if(fast__10)
# Loading work.axis_if(fast__11)
# Loading work.axis_if(fast__14)
# Loading C:/questasim64_10.7a/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# ^^^                0 | tb_clk_pkg.tb_clk_class.init_basic_clock | Starting clock with period                10000.
# -#-                0 | tb_top.tb.assert_reset | reset asserted!
### layer: dense SHAPE = (2, 8) | (inputs, neurons) | ReLU
### layer: dense_1 SHAPE = (8, 1) | (inputs, neurons) | Linear
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# The parameter verif_en is set to 0 for this simulator.
# Other values for verif_en are enabled only for VCS.
# UVM_INFO @ 0: reporter [RNTST] Running test t_debug...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# -#-            53333 | tb_top.tb.assert_reset | reset deasserted!
# --------------------
#           0 | binary   |input = 00000000
#           0 | IEEE 754 |input = 0.0000000
# --------------------
#           0 | binary   |input = 00000000
#           0 | IEEE 754 |input = 0.0000000
# ++++++++++++++++++++
# --------------------
#           1 | binary   |input = 3f800000
#           1 | IEEE 754 |input = 1.0000000
# --------------------
#           1 | binary   |input = 00000000
#           1 | IEEE 754 |input = 0.0000000
# ++++++++++++++++++++
# --------------------
#           2 | binary   |input = 00000000
#           2 | IEEE 754 |input = 0.0000000
# --------------------
#           2 | binary   |input = 3f800000
#           2 | IEEE 754 |input = 1.0000000
# ++++++++++++++++++++
# --------------------
#           3 | binary   |input = 3f800000
#           3 | IEEE 754 |input = 1.0000000
# --------------------
#           3 | binary   |input = 3f800000
#           3 | IEEE 754 |input = 1.0000000
# ++++++++++++++++++++
# --------------------
#           0 | binary   |result = c1334ef6
#           0 | IEEE 754 |result = -11.2067776
# --------------------
#           1 | binary   |result = 41384413
#           1 | IEEE 754 |result = 11.5166197
# --------------------
#           2 | binary   |result = 4138c396
#           2 | IEEE 754 |result = 11.5477505
# --------------------
#           3 | binary   |result = c13a65f7
#           3 | IEEE 754 |result = -11.6498938
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 845000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# ^^^           845000 | tb_top_pkg.t_debug.final_phase | Test Done!!!
# ** Note: $stop    : ../../src/tb_base/t_debug.svh(46)
#    Time: 845 ns  Iteration: 43  Region: /uvm_pkg::uvm_phase::m_run_phases
# Break in Function tb_top_pkg/t_debug::final_phase at ../../src/tb_base/t_debug.svh line 46
# End time: 13:07:24 on Jun 12,2019, Elapsed time: 0:00:41
# Errors: 0, Warnings: 17
