<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Verilog HDL Course</title>
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.3.0/dist/css/bootstrap.min.css" rel="stylesheet">
    <style>
        body {
            background-color: #f8f9fa;
        }
        .container {
            max-width: 900px;
            background: #fff;
            padding: 20px;
            border-radius: 10px;
            box-shadow: 0 0 10px rgba(0, 0, 0, 0.1);
        }
        .list-group-item {
            cursor: pointer;
        }
        .list-group-item:hover {
            background-color: #e9ecef;
        }
        #content-area {
            min-height: 150px;
            background: #ffffff;
            border-radius: 5px;
            padding: 15px;
        }
    </style>
    <script>
        function showContent(content) {
            const contentData = {
                "Fundamentals of Verilog HDL": "This section introduces the fundamentals of Verilog HDL, including its history, purpose, and syntax.",
                "Introduction to Verilog": "Verilog is a hardware description language (HDL) used to model electronic systems.",
                "Simulation & Synthesis": "Simulation allows testing of Verilog code before hardware implementation, while synthesis converts HDL code into gate-level hardware design.",
                "Basic Digital Design Projects": "This section covers hands-on digital design projects such as simple adders, multiplexers, and counters.",
                "Combinational Circuits": "Understanding and designing combinational circuits such as adders, multiplexers, and encoders.",
                "Sequential Circuits": "Designing sequential circuits like flip-flops, registers, and counters.",
                "FSM Design & Implementation": "Implementing finite state machines for complex digital logic applications.",
                "Memory Design": "Designing and implementing RAM and ROM structures in Verilog.",
                "Intermediate Design Projects": "Hands-on projects covering combinational and sequential design elements.",
                "FPGA Development & Implementation": "Understanding FPGA architecture and implementing Verilog designs on FPGA boards.",
                "High-Level Verilog Coding Techniques": "Optimizing Verilog code using advanced coding techniques.",
                "Hardware Verification & Testbenches": "Building testbenches to verify digital circuits.",
                "Advanced FPGA Projects": "Challenging projects covering high-speed and complex FPGA applications.",
                "ASIC Design Flow": "Overview of the ASIC design process from RTL to fabrication.",
                "FPGA vs. ASIC Implementation": "Comparing FPGA and ASIC implementations in terms of cost, performance, and flexibility.",
                "Advanced Verification Techniques": "Using SystemVerilog and UVM for complex verification tasks.",
                "Industry-Oriented Projects": "Real-world projects aligned with industry standards.",
                "Large-Scale Verilog Design Projects": "Final-year and capstone projects involving large-scale system designs.",
                "Industry Standards & Best Practices": "Guidelines and practices followed in professional Verilog development.",
                "Tools & Certifications": "Exploring industry-standard tools and certifications for Verilog and FPGA design."
            };
            document.getElementById('content-area').innerHTML = `<h2>${content}</h2><p>${contentData[content] || 'Content not available.'}</p>`;
        }
    </script>
</head>
<body>
    <div class="container mt-4">
        <h1 class="mb-4 text-center">Verilog HDL Course</h1>
        <div class="list-group">
            <a class="list-group-item list-group-item-action" onclick="showContent('Fundamentals of Verilog HDL')">1. Fundamentals of Verilog HDL</a>
            <div class="ms-3">
                <a class="list-group-item list-group-item-action text-primary" onclick="showContent('Introduction to Verilog')">1.1 Introduction to Verilog</a>
                <a class="list-group-item list-group-item-action text-primary" onclick="showContent('Simulation & Synthesis')">1.2 Simulation & Synthesis</a>
                <a class="list-group-item list-group-item-action text-primary" onclick="showContent('Basic Digital Design Projects')">1.3 Basic Digital Design Projects</a>
            </div>
            <a class="list-group-item list-group-item-action" onclick="showContent('Intermediate Verilog Design')">2. Intermediate Verilog Design</a>
            <div class="ms-3">
                <a class="list-group-item list-group-item-action text-primary" onclick="showContent('Combinational Circuits')">2.1 Combinational Circuits</a>
                <a class="list-group-item list-group-item-action text-primary" onclick="showContent('Sequential Circuits')">2.2 Sequential Circuits</a>
                <a class="list-group-item list-group-item-action text-primary" onclick="showContent('FSM Design & Implementation')">2.3 FSM Design & Implementation</a>
                <a class="list-group-item list-group-item-action text-primary" onclick="showContent('Memory Design')">2.4 Memory Design</a>
                <a class="list-group-item list-group-item-action text-primary" onclick="showContent('Intermediate Design Projects')">2.5 Intermediate Design Projects</a>
            </div>
            <a class="list-group-item list-group-item-action" onclick="showContent('Advanced Verilog Design & FPGA Implementation')">3. Advanced Verilog Design & FPGA Implementation</a>
            <a class="list-group-item list-group-item-action" onclick="showContent('ASIC Design & Verification')">4. ASIC Design & Verification</a>
            <a class="list-group-item list-group-item-action" onclick="showContent('Capstone Projects & Industry Readiness')">5. Capstone Projects & Industry Readiness</a>
        </div>
        <div id="content-area" class="mt-4 p-3 border"></div>
    </div>
</body>
</html>
