

================================================================
== Vivado HLS Report for 'Read_W_buf'
================================================================
* Date:           Sun Feb 28 10:35:31 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|      207| 0.270 us | 2.070 us |   27|  207|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |- Loop 1  |       20|      200|         2|          -|          -| 10 ~ 100 |    no    |
        +----------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      60|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      74|    -|
|Register         |        -|      -|     134|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     134|     134|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_fu_120_p2           |     +    |      0|  0|  38|          31|           1|
    |ap_block_state8       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln274_fu_115_p2  |   icmp   |      0|  0|  20|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  60|          64|          34|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |W_ddr_blk_n_AR  |   9|          2|    1|          2|
    |W_ddr_blk_n_R   |   9|          2|    1|          2|
    |ap_NS_fsm       |  47|         10|    1|         10|
    |p_0_rec_reg_85  |   9|          2|   31|         62|
    +----------------+----+-----------+-----+-----------+
    |Total           |  74|         16|   34|         76|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |W_ddr_addr_read_reg_151  |  32|   0|   32|          0|
    |ap_CS_fsm                |   9|   0|    9|          0|
    |i_reg_146                |  31|   0|   31|          0|
    |p_0_rec_cast_reg_138     |  31|   0|   64|         33|
    |p_0_rec_reg_85           |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 134|   0|  167|         33|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |  Read_W_buf  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |  Read_W_buf  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |  Read_W_buf  | return value |
|ap_done               | out |    1| ap_ctrl_hs |  Read_W_buf  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |  Read_W_buf  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |  Read_W_buf  | return value |
|W_address0            | out |    9|  ap_memory |       W      |     array    |
|W_ce0                 | out |    1|  ap_memory |       W      |     array    |
|W_we0                 | out |    1|  ap_memory |       W      |     array    |
|W_d0                  | out |   32|  ap_memory |       W      |     array    |
|m_axi_W_ddr_AWVALID   | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWREADY   |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWADDR    | out |   32|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWID      | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWLEN     | out |   32|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWSIZE    | out |    3|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWBURST   | out |    2|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWLOCK    | out |    2|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWCACHE   | out |    4|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWPROT    | out |    3|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWQOS     | out |    4|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWREGION  | out |    4|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWUSER    | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_WVALID    | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_WREADY    |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_WDATA     | out |   32|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_WSTRB     | out |    4|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_WLAST     | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_WID       | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_WUSER     | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARVALID   | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARREADY   |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARADDR    | out |   32|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARID      | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARLEN     | out |   32|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARSIZE    | out |    3|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARBURST   | out |    2|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARLOCK    | out |    2|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARCACHE   | out |    4|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARPROT    | out |    3|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARQOS     | out |    4|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARREGION  | out |    4|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARUSER    | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_RVALID    |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_RREADY    | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_RDATA     |  in |   32|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_RLAST     |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_RID       |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_RUSER     |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_RRESP     |  in |    2|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_BVALID    |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_BREADY    | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_BRESP     |  in |    2|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_BID       |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_BUSER     |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|W_ddr_offset          |  in |   30|   ap_none  | W_ddr_offset |    scalar    |
|length_r              |  in |   32|   ap_none  |   length_r   |    scalar    |
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%length_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %length_r)" [conv_v1.cpp:273]   --->   Operation 10 'read' 'length_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%W_ddr_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %W_ddr_offset)" [conv_v1.cpp:273]   --->   Operation 11 'read' 'W_ddr_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i30 %W_ddr_offset_read to i64" [conv_v1.cpp:273]   --->   Operation 12 'zext' 'zext_ln273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%W_ddr_addr = getelementptr float* %W_ddr, i64 %zext_ln273" [conv_v1.cpp:273]   --->   Operation 13 'getelementptr' 'W_ddr_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [7/7] (8.75ns)   --->   "%W_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %W_ddr_addr, i32 %length_read)" [conv_v1.cpp:276]   --->   Operation 14 'readreq' 'W_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 15 [6/7] (8.75ns)   --->   "%W_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %W_ddr_addr, i32 %length_read)" [conv_v1.cpp:276]   --->   Operation 15 'readreq' 'W_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 16 [5/7] (8.75ns)   --->   "%W_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %W_ddr_addr, i32 %length_read)" [conv_v1.cpp:276]   --->   Operation 16 'readreq' 'W_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 17 [4/7] (8.75ns)   --->   "%W_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %W_ddr_addr, i32 %length_read)" [conv_v1.cpp:276]   --->   Operation 17 'readreq' 'W_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 18 [3/7] (8.75ns)   --->   "%W_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %W_ddr_addr, i32 %length_read)" [conv_v1.cpp:276]   --->   Operation 18 'readreq' 'W_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 19 [2/7] (8.75ns)   --->   "%W_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %W_ddr_addr, i32 %length_read)" [conv_v1.cpp:276]   --->   Operation 19 'readreq' 'W_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %W_ddr, [6 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 144, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 21 [1/7] (8.75ns)   --->   "%W_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %W_ddr_addr, i32 %length_read)" [conv_v1.cpp:276]   --->   Operation 21 'readreq' 'W_ddr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 22 [1/1] (0.65ns)   --->   "br label %1" [conv_v1.cpp:274]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.65>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%p_0_rec = phi i31 [ 0, %0 ], [ %i, %hls_label_22 ]"   --->   Operation 23 'phi' 'p_0_rec' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%p_0_rec_cast = zext i31 %p_0_rec to i64" [conv_v1.cpp:276]   --->   Operation 24 'zext' 'p_0_rec_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "%i_0_cast = zext i31 %p_0_rec to i32" [conv_v1.cpp:276]   --->   Operation 25 'zext' 'i_0_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.99ns)   --->   "%icmp_ln274 = icmp slt i32 %i_0_cast, %length_read" [conv_v1.cpp:274]   --->   Operation 26 'icmp' 'icmp_ln274' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 27 [1/1] (1.00ns)   --->   "%i = add i31 %p_0_rec, 1" [conv_v1.cpp:276]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln274, label %hls_label_22, label %2" [conv_v1.cpp:274]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (8.75ns)   --->   "%W_ddr_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %W_ddr_addr)" [conv_v1.cpp:276]   --->   Operation 29 'read' 'W_ddr_addr_read' <Predicate = (icmp_ln274)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [conv_v1.cpp:278]   --->   Operation 30 'ret' <Predicate = (!icmp_ln274)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.23>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31)" [conv_v1.cpp:274]   --->   Operation 31 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 10, i32 100, i32 55, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:275]   --->   Operation 32 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%W_addr = getelementptr [500 x float]* %W, i64 0, i64 %p_0_rec_cast" [conv_v1.cpp:276]   --->   Operation 33 'getelementptr' 'W_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [1/1] (1.23ns)   --->   "store float %W_ddr_addr_read, float* %W_addr, align 4" [conv_v1.cpp:276]   --->   Operation 34 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp)" [conv_v1.cpp:277]   --->   Operation 35 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "br label %1" [conv_v1.cpp:274]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ W]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ W_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ W_ddr_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ length_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
length_read             (read             ) [ 0011111111]
W_ddr_offset_read       (read             ) [ 0000000000]
zext_ln273              (zext             ) [ 0000000000]
W_ddr_addr              (getelementptr    ) [ 0011111111]
specinterface_ln0       (specinterface    ) [ 0000000000]
W_ddr_addr_rd_req       (readreq          ) [ 0000000000]
br_ln274                (br               ) [ 0000000111]
p_0_rec                 (phi              ) [ 0000000010]
p_0_rec_cast            (zext             ) [ 0000000001]
i_0_cast                (zext             ) [ 0000000000]
icmp_ln274              (icmp             ) [ 0000000011]
i                       (add              ) [ 0000000111]
br_ln274                (br               ) [ 0000000000]
W_ddr_addr_read         (read             ) [ 0000000001]
ret_ln278               (ret              ) [ 0000000000]
tmp                     (specregionbegin  ) [ 0000000000]
speclooptripcount_ln275 (speclooptripcount) [ 0000000000]
W_addr                  (getelementptr    ) [ 0000000000]
store_ln276             (store            ) [ 0000000000]
empty                   (specregionend    ) [ 0000000000]
br_ln274                (br               ) [ 0000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="W">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="W_ddr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_ddr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="W_ddr_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_ddr_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="length_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="length_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="length_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="W_ddr_offset_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="30" slack="0"/>
<pin id="56" dir="0" index="1" bw="30" slack="0"/>
<pin id="57" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W_ddr_offset_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_readreq_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="W_ddr_addr_rd_req/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="W_ddr_addr_read_read_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="7"/>
<pin id="70" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W_ddr_addr_read/8 "/>
</bind>
</comp>

<comp id="72" class="1004" name="W_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="31" slack="1"/>
<pin id="76" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_addr/9 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln276_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="9" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="1"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln276/9 "/>
</bind>
</comp>

<comp id="85" class="1005" name="p_0_rec_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="31" slack="1"/>
<pin id="87" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_0_rec (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="p_0_rec_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="31" slack="0"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_rec/8 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln273_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="30" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln273/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="W_ddr_addr_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_ddr_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="p_0_rec_cast_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="31" slack="0"/>
<pin id="109" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0_rec_cast/8 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_0_cast_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="31" slack="0"/>
<pin id="113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_0_cast/8 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln274_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="7"/>
<pin id="118" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln274/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="31" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="126" class="1005" name="length_read_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="length_read "/>
</bind>
</comp>

<comp id="132" class="1005" name="W_ddr_addr_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_ddr_addr "/>
</bind>
</comp>

<comp id="138" class="1005" name="p_0_rec_cast_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="1"/>
<pin id="140" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_0_rec_cast "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="31" slack="0"/>
<pin id="148" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="151" class="1005" name="W_ddr_addr_read_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_ddr_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="48" pin="2"/><net_sink comp="60" pin=2"/></net>

<net id="71"><net_src comp="30" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="44" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="54" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="96" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="106"><net_src comp="100" pin="2"/><net_sink comp="60" pin=1"/></net>

<net id="110"><net_src comp="89" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="89" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="89" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="48" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="135"><net_src comp="100" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="141"><net_src comp="107" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="149"><net_src comp="120" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="154"><net_src comp="67" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="79" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: W | {9 }
	Port: W_ddr | {}
 - Input state : 
	Port: Read_W_buf : W_ddr | {1 2 3 4 5 6 7 8 }
	Port: Read_W_buf : W_ddr_offset | {1 }
	Port: Read_W_buf : length_r | {1 }
  - Chain level:
	State 1
		W_ddr_addr : 1
		W_ddr_addr_rd_req : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		p_0_rec_cast : 1
		i_0_cast : 1
		icmp_ln274 : 2
		i : 1
		br_ln274 : 3
	State 9
		store_ln276 : 1
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |           i_fu_120           |    0    |    38   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln274_fu_115      |    0    |    20   |
|----------|------------------------------|---------|---------|
|          |    length_read_read_fu_48    |    0    |    0    |
|   read   | W_ddr_offset_read_read_fu_54 |    0    |    0    |
|          |  W_ddr_addr_read_read_fu_67  |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_60      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln273_fu_96       |    0    |    0    |
|   zext   |      p_0_rec_cast_fu_107     |    0    |    0    |
|          |        i_0_cast_fu_111       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    58   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|W_ddr_addr_read_reg_151|   32   |
|   W_ddr_addr_reg_132  |   32   |
|       i_reg_146       |   31   |
|  length_read_reg_126  |   32   |
|  p_0_rec_cast_reg_138 |   64   |
|     p_0_rec_reg_85    |   31   |
+-----------------------+--------+
|         Total         |   222  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_60 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_60 |  p2  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  1.312  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   58   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   222  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   222  |   76   |
+-----------+--------+--------+--------+
