INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab07/Lab07_project/codedirectory/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab07/Lab07_project/codedirectory/six_bit_BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module six_bit_BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab07/Lab07_project/codedirectory/six_bit_BCD_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module six_bit_BCD_test
