// Seed: 76794679
module module_0 #(
    parameter id_4 = 32'd11
) (
    output id_1,
    output id_2,
    input reg id_3,
    inout logic _id_4,
    input reg id_5,
    input logic id_6,
    input id_7,
    output id_8,
    input id_9,
    input logic id_10,
    output logic id_11
);
  reg id_12;
  type_23(
      1 - id_7, (id_8), id_1 - id_1[1 : 1]
  );
  reg id_13 = id_3[1];
  integer id_14 (
      .id_0(1),
      .id_1((1'b0))
  );
  always @(posedge id_13 or posedge 1 == id_14)
    if (1'h0 != id_5) id_7 <= 1;
    else if (id_3) id_13 <= id_5[id_4[1'h0]];
  logic id_15;
  assign id_7 = id_12;
endmodule
