/*
 * Copyright (c) 2018 zhtlab
 *
 * Permission is hereby granted, free of charge, to any person obtaining
 * a copy of this software and associated documentation files
 * (the "Software"), to deal in the Software without restriction, including
 * without limitation the rights to use, copy, modify, merge, publish,
 * distribute, sublicense, and/or sell copies of the Software, and to permit
 * persons to whom the Software is furnished to do so, subject to
 * the following conditions:
 *
 * The above copyright notice and this permission notice shall be included
 * in all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 */

#ifndef _STM32H7RCC_H_
#define _STM32H7RCC_H_

typedef struct {
/*** 0x000  RCC CR */
  __IO uint32_t         CR;
#define RCC_CR_PLL3RDY_SHIFT    (29)
#define RCC_CR_PLL3RDY_MASK     (1 << (RCC_CR_PLL3RDY_SHIFT))
#define RCC_CR_PLL3RDY_NO       (0 << (RCC_CR_PLL3RDY_SHIFT))
#define RCC_CR_PLL3RDY_YES      (1 << (RCC_CR_PLL3RDY_SHIFT))
#define RCC_CR_PLL3ON_SHIFT     (28)
#define RCC_CR_PLL3ON_MASK      (1 << (RCC_CR_PLL3ON_SHIFT))
#define RCC_CR_PLL3ON_NO        (0 << (RCC_CR_PLL3ON_SHIFT))
#define RCC_CR_PLL3ON_YES       (1 << (RCC_CR_PLL3ON_SHIFT))
#define RCC_CR_PLL2RDY_SHIFT    (27)
#define RCC_CR_PLL2RDY_MASK     (1 << (RCC_CR_PLL2RDY_SHIFT))
#define RCC_CR_PLL2RDY_NO       (0 << (RCC_CR_PLL2RDY_SHIFT))
#define RCC_CR_PLL2RDY_YES      (1 << (RCC_CR_PLL2RDY_SHIFT))
#define RCC_CR_PLL2ON_SHIFT     (26)
#define RCC_CR_PLL2ON_MASK      (1 << (RCC_CR_PLL2ON_SHIFT))
#define RCC_CR_PLL2ON_NO        (0 << (RCC_CR_PLL2ON_SHIFT))
#define RCC_CR_PLL2ON_YES       (1 << (RCC_CR_PLL2ON_SHIFT))
#define RCC_CR_PLL1RDY_SHIFT    (25)
#define RCC_CR_PLL1RDY_MASK     (1 << (RCC_CR_PLL1RDY_SHIFT))
#define RCC_CR_PLL1RDY_NO       (0 << (RCC_CR_PLL1RDY_SHIFT))
#define RCC_CR_PLL1RDY_YES      (1 << (RCC_CR_PLL1RDY_SHIFT))
#define RCC_CR_PLL1ON_SHIFT     (24)
#define RCC_CR_PLL1ON_MASK      (1 << (RCC_CR_PLL1ON_SHIFT))
#define RCC_CR_PLL1ON_NO        (0 << (RCC_CR_PLL1ON_SHIFT))
#define RCC_CR_PLL1ON_YES       (1 << (RCC_CR_PLL1ON_SHIFT))

#define RCC_CR_HSECSSON_SHIFT   (19)
#define RCC_CR_HSECSSON_MASK    (1 << (RCC_CR_HSECSSON_SHIFT))
#define RCC_CR_HSECSSON_NO      (0 << (RCC_CR_HSECSSON_SHIFT))
#define RCC_CR_HSECSSON_YES     (1 << (RCC_CR_HSECSSON_SHIFT))
#define RCC_CR_HSEBYP_SHIFT     (18)
#define RCC_CR_HSEBYP_MASK      (1 << (RCC_CR_HSEBYP_SHIFT))
#define RCC_CR_HSEBYP_NO        (0 << (RCC_CR_HSEBYP_SHIFT))
#define RCC_CR_HSEBYP_YES       (1 << (RCC_CR_HSEBYP_SHIFT))
#define RCC_CR_HSERDY_SHIFT     (17)
#define RCC_CR_HSERDY_MASK      (1 << (RCC_CR_HSERDY_SHIFT))
#define RCC_CR_HSERDY_NO        (0 << (RCC_CR_HSERDY_SHIFT))
#define RCC_CR_HSERDY_YES       (1 << (RCC_CR_HSERDY_SHIFT))
#define RCC_CR_HSEON_SHIFT      (16)
#define RCC_CR_HSEON_MASK       (1 << (RCC_CR_HSEON_SHIFT))
#define RCC_CR_HSEON_NO         (0 << (RCC_CR_HSEON_SHIFT))
#define RCC_CR_HSEON_YES        (1 << (RCC_CR_HSEON_SHIFT))
#define RCC_CR_HSI48RDY_SHIFT   (13)
#define RCC_CR_HSI48RDY_MASK    (1 << (RCC_CR_HSI48RDY_SHIFT))
#define RCC_CR_HSI48RDY_NO      (0 << (RCC_CR_HSI48RDY_SHIFT))
#define RCC_CR_HSI48RDY_YES     (1 << (RCC_CR_HSI48RDY_SHIFT))
#define RCC_CR_HSI48ON_SHIFT    (12)
#define RCC_CR_HSI48ON_MASK     (1 << (RCC_CR_HSI48ON_SHIFT))
#define RCC_CR_HSI48ON_NO       (0 << (RCC_CR_HSI48ON_SHIFT))
#define RCC_CR_HSI48ON_YES      (1 << (RCC_CR_HSI48ON_SHIFT))
#define RCC_CR_CSIKERON_SHIFT   (9)
#define RCC_CR_CSIKERON_MASK    (1 << (RCC_CR_CSIKERON_SHIFT))
#define RCC_CR_CSIKERON_NO      (0 << (RCC_CR_CSIKERON_SHIFT))
#define RCC_CR_CSIKERON_YES     (1 << (RCC_CR_CSIKERON_SHIFT))
#define RCC_CR_CSIRDY_SHIFT     (8)
#define RCC_CR_CSIRDY_MASK      (1 << (RCC_CR_CSIRDY_SHIFT))
#define RCC_CR_CSIRDY_NO        (0 << (RCC_CR_CSIRDY_SHIFT))
#define RCC_CR_CSIRDY_YES       (1 << (RCC_CR_CSIRDY_SHIFT))
#define RCC_CR_CSION_SHIFT      (7)
#define RCC_CR_CSION_MASK       (1 << (RCC_CR_CSION_SHIFT))
#define RCC_CR_CSION_NO         (0 << (RCC_CR_CSION_SHIFT))
#define RCC_CR_CSION_YES        (1 << (RCC_CR_CSION_SHIFT))
#define RCC_CR_HSIDIVF_SHIFT    (5)
#define RCC_CR_HSIDIVF_MASK     (1 << (RCC_CR_HSIDIVF_SHIFT))
#define RCC_CR_HSIDIVF_NO       (0 << (RCC_CR_HSIDIVF_SHIFT))
#define RCC_CR_HSIDIVF_YES      (1 << (RCC_CR_HSIDIVF_SHIFT))
#define RCC_CR_HSIDIV_SHIFT     (3)
#define RCC_CR_HSIDIV_MASK      (3 << (RCC_CR_HSIDIV_SHIFT))
#define RCC_CR_HSIDIV_DIV1      (0 << (RCC_CR_HSIDIV_SHIFT))
#define RCC_CR_HSIDIV_DIV2      (1 << (RCC_CR_HSIDIV_SHIFT))
#define RCC_CR_HSIDIV_DIV4      (2 << (RCC_CR_HSIDIV_SHIFT))
#define RCC_CR_HSIDIV_DIV8      (3 << (RCC_CR_HSIDIV_SHIFT))
#define RCC_CR_HSIRDY_SHIFT     (2)
#define RCC_CR_HSIRDY_MASK      (1 << (RCC_CR_HSIRDY_SHIFT))
#define RCC_CR_HSIRDY_NO        (0 << (RCC_CR_HSIRDY_SHIFT))
#define RCC_CR_HSIRDY_YES       (1 << (RCC_CR_HSIRDY_SHIFT))
#define RCC_CR_HSIKERON_SHIFT   (1)
#define RCC_CR_HSIKERON_MASK    (1 << (RCC_CR_HSIKERON_SHIFT))
#define RCC_CR_HSIKERON_NO      (0 << (RCC_CR_HSIKERON_SHIFT))
#define RCC_CR_HSIKERON_YES     (1 << (RCC_CR_HSIKERON_SHIFT))
#define RCC_CR_HSION_SHIFT      (0)
#define RCC_CR_HSION_MASK       (1 << (RCC_CR_HSION_SHIFT))
#define RCC_CR_HSION_NO         (0 << (RCC_CR_HSION_SHIFT))
#define RCC_CR_HSION_YES        (1 << (RCC_CR_HSION_SHIFT))

  __IO uint32_t         ICSCR;
  __IO uint32_t         CRRCR;
  uint32_t              reserved0c;
/*** 0x010  RCC CFGR */
  __IO uint32_t         CFGR;
#define RCC_CFGR_MCO2_SHIFT         (29)
#define RCC_CFGR_MCO2_MASK          (7 << (RCC_CFGR_MCO2_SHIFT))
#define RCC_CFGR_MCO2_SYSTEM        (0 << (RCC_CFGR_MCO2_SHIFT))
#define RCC_CFGR_MCO2_PLL2          (1 << (RCC_CFGR_MCO2_SHIFT))        /* PLL2P */
#define RCC_CFGR_MCO2_HSE           (2 << (RCC_CFGR_MCO2_SHIFT))
#define RCC_CFGR_MCO2_PLL1          (3 << (RCC_CFGR_MCO2_SHIFT))        /* PLL1P */
#define RCC_CFGR_MCO2_CSI           (4 << (RCC_CFGR_MCO2_SHIFT))
#define RCC_CFGR_MCO2_LSI           (5 << (RCC_CFGR_MCO2_SHIFT))

#define RCC_CFGR_MCO2PRE_SHIFT      (25)
#define RCC_CFGR_MCO2PRE_MASK       (15  << (RCC_CFGR_MCO2PRE_SHIFT))
#define RCC_CFGR_MCO2PRE_DIS        (0   << (RCC_CFGR_MCO2PRE_SHIFT))
#define RCC_CFGR_MCO2PRE_DIV(x)     ((x) << (RCC_CFGR_MCO2PRE_SHIFT))
#define RCC_CFGR_MCO2PRE_DIV1       (1   << (RCC_CFGR_MCO2PRE_SHIFT))
#define RCC_CFGR_MCO2PRE_DIV2       (2   << (RCC_CFGR_MCO2PRE_SHIFT))
#define RCC_CFGR_MCO2PRE_DIV15      (15  << (RCC_CFGR_MCO2PRE_SHIFT))

#define RCC_CFGR_MCO1_SHIFT         (22)
#define RCC_CFGR_MCO1_MASK          (7 << (RCC_CFGR_MCO1_SHIFT))
#define RCC_CFGR_MCO1_HSI           (0 << (RCC_CFGR_MCO1_SHIFT))
#define RCC_CFGR_MCO1_LSE           (1 << (RCC_CFGR_MCO1_SHIFT))
#define RCC_CFGR_MCO1_HSE           (2 << (RCC_CFGR_MCO1_SHIFT))
#define RCC_CFGR_MCO1_PLL1          (3 << (RCC_CFGR_MCO1_SHIFT))        /* PLL1Q */
#define RCC_CFGR_MCO1_HSI48         (4 << (RCC_CFGR_MCO1_SHIFT))

#define RCC_CFGR_MCO1PRE_SHIFT      (18)
#define RCC_CFGR_MCO1PRE_MASK       (15  << (RCC_CFGR_MCO1PRE_SHIFT))
#define RCC_CFGR_MCO1PRE_DIS        (0   << (RCC_CFGR_MCO1PRE_SHIFT))
#define RCC_CFGR_MCO1PRE_DIV(x)     ((x) << (RCC_CFGR_MCO1PRE_SHIFT))
#define RCC_CFGR_MCO1PRE_DIV1       (1   << (RCC_CFGR_MCO1PRE_SHIFT))
#define RCC_CFGR_MCO1PRE_DIV2       (2   << (RCC_CFGR_MCO1PRE_SHIFT))
#define RCC_CFGR_MCO1PRE_DIV15      (15  << (RCC_CFGR_MCO1PRE_SHIFT))

#define RCC_CFGR_SWS_SHIFT          (3)
#define RCC_CFGR_SWS_MASK           (3  << (RCC_CFGR_SWS_SHIFT))
#define RCC_CFGR_SWS_HSI            (0  << (RCC_CFGR_SWS_SHIFT))
#define RCC_CFGR_SWS_CSI            (1  << (RCC_CFGR_SWS_SHIFT))
#define RCC_CFGR_SWS_HSE            (2  << (RCC_CFGR_SWS_SHIFT))
#define RCC_CFGR_SWS_PLL1           (3  << (RCC_CFGR_SWS_SHIFT))
#define RCC_CFGR_SW_SHIFT           (0)
#define RCC_CFGR_SW_MASK            (3  << (RCC_CFGR_SW_SHIFT))
#define RCC_CFGR_SW_HSI             (0  << (RCC_CFGR_SW_SHIFT))
#define RCC_CFGR_SW_CSI             (1  << (RCC_CFGR_SW_SHIFT))
#define RCC_CFGR_SW_HSE             (2  << (RCC_CFGR_SW_SHIFT))
#define RCC_CFGR_SW_PLL1            (3  << (RCC_CFGR_SW_SHIFT))

  uint32_t         reserved14;

  /*** 0x018  RCC D1CFGR */
  __IO uint32_t         D1CFGR;
#define RCC_D1CFGR_D1CPRE_SHIFT     (8)
#define RCC_D1CFGR_D1CPRE_MASK      (15 << (RCC_D1CFGR_D1CPRE_SHIFT))
#define RCC_D1CFGR_D1CPRE_DIV1      (0  << (RCC_D1CFGR_D1CPRE_SHIFT))
#define RCC_D1CFGR_D1CPRE_DIV2      (8  << (RCC_D1CFGR_D1CPRE_SHIFT))
#define RCC_D1CFGR_D1CPRE_DIV4      (9  << (RCC_D1CFGR_D1CPRE_SHIFT))
#define RCC_D1CFGR_D1CPRE_DIV8      (10 << (RCC_D1CFGR_D1CPRE_SHIFT))
#define RCC_D1CFGR_D1CPRE_DIV16     (11 << (RCC_D1CFGR_D1CPRE_SHIFT))
#define RCC_D1CFGR_D1CPRE_DIV64     (12 << (RCC_D1CFGR_D1CPRE_SHIFT))
#define RCC_D1CFGR_D1CPRE_DIV128    (13 << (RCC_D1CFGR_D1CPRE_SHIFT))
#define RCC_D1CFGR_D1CPRE_DIV256    (14 << (RCC_D1CFGR_D1CPRE_SHIFT))
#define RCC_D1CFGR_D1CPRE_DIV512    (15 << (RCC_D1CFGR_D1CPRE_SHIFT))
#define RCC_D1CFGR_D1PPRE_SHIFT     (4)
#define RCC_D1CFGR_D1PPRE_MASK      (7 << (RCC_D1CFGR_D1PPRE_SHIFT))
#define RCC_D1CFGR_D1PPRE_DIV1      (0 << (RCC_D1CFGR_D1PPRE_SHIFT))
#define RCC_D1CFGR_D1PPRE_DIV2      (4 << (RCC_D1CFGR_D1PPRE_SHIFT))
#define RCC_D1CFGR_D1PPRE_DIV4      (5 << (RCC_D1CFGR_D1PPRE_SHIFT))
#define RCC_D1CFGR_D1PPRE_DIV8      (6 << (RCC_D1CFGR_D1PPRE_SHIFT))
#define RCC_D1CFGR_D1PPRE_DIV16     (7 << (RCC_D1CFGR_D1PPRE_SHIFT))
#define RCC_D1CFGR_HPRE_SHIFT       (0)
#define RCC_D1CFGR_HPRE_MASK        (15 << (RCC_D1CFGR_HPRE_SHIFT))
#define RCC_D1CFGR_HPRE_DIV1        (0  << (RCC_D1CFGR_HPRE_SHIFT))
#define RCC_D1CFGR_HPRE_DIV2        (8  << (RCC_D1CFGR_HPRE_SHIFT))
#define RCC_D1CFGR_HPRE_DIV4        (9  << (RCC_D1CFGR_HPRE_SHIFT))
#define RCC_D1CFGR_HPRE_DIV8        (10 << (RCC_D1CFGR_HPRE_SHIFT))
#define RCC_D1CFGR_HPRE_DIV16       (11 << (RCC_D1CFGR_HPRE_SHIFT))
#define RCC_D1CFGR_HPRE_DIV64       (12 << (RCC_D1CFGR_HPRE_SHIFT))
#define RCC_D1CFGR_HPRE_DIV128      (13 << (RCC_D1CFGR_HPRE_SHIFT))
#define RCC_D1CFGR_HPRE_DIV256      (14 << (RCC_D1CFGR_HPRE_SHIFT))
#define RCC_D1CFGR_HPRE_DIV512      (15 << (RCC_D1CFGR_HPRE_SHIFT))

/*** 0x01c  RCC D2CFGR */
  __IO uint32_t         D2CFGR;
#define RCC_D2CFGR_D2PPRE2_SHIFT    (8)
#define RCC_D2CFGR_D2PPRE2_MASK     (7 << (RCC_D2CFGR_D2PPRE2_SHIFT))
#define RCC_D2CFGR_D2PPRE2_DIV1     (0 << (RCC_D2CFGR_D2PPRE2_SHIFT))
#define RCC_D2CFGR_D2PPRE2_DIV2     (4 << (RCC_D2CFGR_D2PPRE2_SHIFT))
#define RCC_D2CFGR_D2PPRE2_DIV4     (5 << (RCC_D2CFGR_D2PPRE2_SHIFT))
#define RCC_D2CFGR_D2PPRE2_DIV8     (6 << (RCC_D2CFGR_D2PPRE2_SHIFT))
#define RCC_D2CFGR_D2PPRE2_DIV16    (7 << (RCC_D2CFGR_D2PPRE2_SHIFT))
#define RCC_D2CFGR_D2PPRE1_SHIFT    (4)
#define RCC_D2CFGR_D2PPRE1_MASK     (7 << (RCC_D2CFGR_D2PPRE1_SHIFT))
#define RCC_D2CFGR_D2PPRE1_DIV1     (0 << (RCC_D2CFGR_D2PPRE1_SHIFT))
#define RCC_D2CFGR_D2PPRE1_DIV2     (4 << (RCC_D2CFGR_D2PPRE1_SHIFT))
#define RCC_D2CFGR_D2PPRE1_DIV4     (5 << (RCC_D2CFGR_D2PPRE1_SHIFT))
#define RCC_D2CFGR_D2PPRE1_DIV8     (6 << (RCC_D2CFGR_D2PPRE1_SHIFT))
#define RCC_D2CFGR_D2PPRE1_DIV16    (7 << (RCC_D2CFGR_D2PPRE1_SHIFT))

/*** 0x020  RCC D3CFGR */
  __IO uint32_t         D3CFGR;
#define RCC_D3CFGR_D3PPRE_SHIFT     (4)
#define RCC_D3CFGR_D3PPRE_MASK      (7 << (RCC_D3CFGR_D3PPRE_SHIFT))
#define RCC_D3CFGR_D3PPRE_DIV1      (0 << (RCC_D3CFGR_D3PPRE_SHIFT))
#define RCC_D3CFGR_D3PPRE_DIV2      (4 << (RCC_D3CFGR_D3PPRE_SHIFT))
#define RCC_D3CFGR_D3PPRE_DIV4      (5 << (RCC_D3CFGR_D3PPRE_SHIFT))
#define RCC_D3CFGR_D3PPRE_DIV8      (6 << (RCC_D3CFGR_D3PPRE_SHIFT))
#define RCC_D3CFGR_D3PPRE_DIV16     (7 << (RCC_D3CFGR_D3PPRE_SHIFT))

  uint32_t              reserved24;
/*** 0x028  RCC PLLCKSELR */
  __IO uint32_t         PLLCKSELR;
/* x can be set the specified value */
#define RCC_PLLCKSELR_DIVM3_SHIFT   (20)
#define RCC_PLLCKSELR_DIVM3_MASK    (0x3f << (RCC_PLLCKSELR_DIVM3_SHIFT))
#define RCC_PLLCKSELR_DIVM3_DIS     (0    << (RCC_PLLCKSELR_DIVM3_SHIFT))
#define RCC_PLLCKSELR_DIVM3(x)      ((x)  << (RCC_PLLCKSELR_DIVM3_SHIFT))
#define RCC_PLLCKSELR_DIVM2_SHIFT   (12)
#define RCC_PLLCKSELR_DIVM2_MASK    (0x3f << (RCC_PLLCKSELR_DIVM2_SHIFT))
#define RCC_PLLCKSELR_DIVM2_DIS     (0    << (RCC_PLLCKSELR_DIVM2_SHIFT))
#define RCC_PLLCKSELR_DIVM2(x)      ((x)  << (RCC_PLLCKSELR_DIVM2_SHIFT))
#define RCC_PLLCKSELR_DIVM1_SHIFT   (4)
#define RCC_PLLCKSELR_DIVM1_MASK    (0x3f << (RCC_PLLCKSELR_DIVM1_SHIFT))
#define RCC_PLLCKSELR_DIVM1_DIS     (0    << (RCC_PLLCKSELR_DIVM1_SHIFT))
#define RCC_PLLCKSELR_DIVM1(x)      ((x)  << (RCC_PLLCKSELR_DIVM1_SHIFT))
#define RCC_PLLCKSELR_PLLSRC_SHIFT  (0)
#define RCC_PLLCKSELR_PLLSRC_MASK   (0x3  << (RCC_PLLCKSELR_PLLSRC_SHIFT))
#define RCC_PLLCKSELR_PLLSRC_HSI    (0    << (RCC_PLLCKSELR_PLLSRC_SHIFT))
#define RCC_PLLCKSELR_PLLSRC_CSI    (1    << (RCC_PLLCKSELR_PLLSRC_SHIFT))
#define RCC_PLLCKSELR_PLLSRC_HSE    (2    << (RCC_PLLCKSELR_PLLSRC_SHIFT))
#define RCC_PLLCKSELR_PLLSRC_XXX    (3    << (RCC_PLLCKSELR_PLLSRC_SHIFT))

/*** 0x02c  RCC PLLCFGR */
  __IO uint32_t         PLLCFGR;
#define RCC_PLLCFGR_DIVR3EN_SHIFT       (24)
#define RCC_PLLCFGR_DIVR3EN_MASK        (1    << (RCC_PLLCFGR_DIVR3EN_SHIFT))
#define RCC_PLLCFGR_DIVR3EN_NO          (0    << (RCC_PLLCFGR_DIVR3EN_SHIFT))
#define RCC_PLLCFGR_DIVR3EN_YES         (1    << (RCC_PLLCFGR_DIVR3EN_SHIFT))
#define RCC_PLLCFGR_DIVQ3EN_SHIFT       (23)
#define RCC_PLLCFGR_DIVQ3EN_MASK        (1    << (RCC_PLLCFGR_DIVQ3EN_SHIFT))
#define RCC_PLLCFGR_DIVQ3EN_NO          (0    << (RCC_PLLCFGR_DIVQ3EN_SHIFT))
#define RCC_PLLCFGR_DIVQ3EN_YES         (1    << (RCC_PLLCFGR_DIVQ3EN_SHIFT))
#define RCC_PLLCFGR_DIVP3EN_SHIFT       (22)
#define RCC_PLLCFGR_DIVP3EN_MASK        (1    << (RCC_PLLCFGR_DIVP3EN_SHIFT))
#define RCC_PLLCFGR_DIVP3EN_NO          (0    << (RCC_PLLCFGR_DIVP3EN_SHIFT))
#define RCC_PLLCFGR_DIVP3EN_YES         (1    << (RCC_PLLCFGR_DIVP3EN_SHIFT))
#define RCC_PLLCFGR_DIVR2EN_SHIFT       (21)
#define RCC_PLLCFGR_DIVR2EN_MASK        (1    << (RCC_PLLCFGR_DIVR2EN_SHIFT))
#define RCC_PLLCFGR_DIVR2EN_NO          (0    << (RCC_PLLCFGR_DIVR2EN_SHIFT))
#define RCC_PLLCFGR_DIVR2EN_YES         (1    << (RCC_PLLCFGR_DIVR2EN_SHIFT))
#define RCC_PLLCFGR_DIVQ2EN_SHIFT       (20)
#define RCC_PLLCFGR_DIVQ2EN_MASK        (1    << (RCC_PLLCFGR_DIVQ2EN_SHIFT))
#define RCC_PLLCFGR_DIVQ2EN_NO          (0    << (RCC_PLLCFGR_DIVQ2EN_SHIFT))
#define RCC_PLLCFGR_DIVQ2EN_YES         (1    << (RCC_PLLCFGR_DIVQ2EN_SHIFT))
#define RCC_PLLCFGR_DIVP2EN_SHIFT       (19)
#define RCC_PLLCFGR_DIVP2EN_MASK        (1    << (RCC_PLLCFGR_DIVP2EN_SHIFT))
#define RCC_PLLCFGR_DIVP2EN_NO          (0    << (RCC_PLLCFGR_DIVP2EN_SHIFT))
#define RCC_PLLCFGR_DIVP2EN_YES         (1    << (RCC_PLLCFGR_DIVP2EN_SHIFT))
#define RCC_PLLCFGR_DIVR1EN_SHIFT       (18)
#define RCC_PLLCFGR_DIVR1EN_MASK        (1    << (RCC_PLLCFGR_DIVR1EN_SHIFT))
#define RCC_PLLCFGR_DIVR1EN_NO          (0    << (RCC_PLLCFGR_DIVR1EN_SHIFT))
#define RCC_PLLCFGR_DIVR1EN_YES         (1    << (RCC_PLLCFGR_DIVR1EN_SHIFT))
#define RCC_PLLCFGR_DIVQ1EN_SHIFT       (17)
#define RCC_PLLCFGR_DIVQ1EN_MASK        (1    << (RCC_PLLCFGR_DIVQ1EN_SHIFT))
#define RCC_PLLCFGR_DIVQ1EN_NO          (0    << (RCC_PLLCFGR_DIVQ1EN_SHIFT))
#define RCC_PLLCFGR_DIVQ1EN_YES         (1    << (RCC_PLLCFGR_DIVQ1EN_SHIFT))
#define RCC_PLLCFGR_DIVP1EN_SHIFT       (16)
#define RCC_PLLCFGR_DIVP1EN_MASK        (1    << (RCC_PLLCFGR_DIVP1EN_SHIFT))
#define RCC_PLLCFGR_DIVP1EN_NO          (0    << (RCC_PLLCFGR_DIVP1EN_SHIFT))
#define RCC_PLLCFGR_DIVP1EN_YES         (1    << (RCC_PLLCFGR_DIVP1EN_SHIFT))
#define RCC_PLLCFGR_PLL3RGE_SHIFT           (10)
#define RCC_PLLCFGR_PLL3RGE_MASK            (0x3  << (RCC_PLLCFGR_PLL3RGE_SHIFT))
#define RCC_PLLCFGR_PLL3RGE_1TO2MHZ         (0    << (RCC_PLLCFGR_PLL3RGE_SHIFT))
#define RCC_PLLCFGR_PLL3RGE_2TO4MHZ         (1    << (RCC_PLLCFGR_PLL3RGE_SHIFT))
#define RCC_PLLCFGR_PLL3RGE_4TO8MHZ         (2    << (RCC_PLLCFGR_PLL3RGE_SHIFT))
#define RCC_PLLCFGR_PLL3RGE_8TO16MHZ        (3    << (RCC_PLLCFGR_PLL3RGE_SHIFT))
#define RCC_PLLCFGR_PLL3VCOSEL_SHIFT        (9)
#define RCC_PLLCFGR_PLL3VCOSEL_MASK         (1    << (RCC_PLLCFGR_PLL3VCOSEL_SHIFT))
#define RCC_PLLCFGR_PLL3VCOSEL_192TO836MHZ  (0    << (RCC_PLLCFGR_PLL3VCOSEL_SHIFT))
#define RCC_PLLCFGR_PLL3VCOSEL_150TO420MHZ  (1    << (RCC_PLLCFGR_PLL3VCOSEL_SHIFT))
#define RCC_PLLCFGR_PLL3RFRACEN_SHIFT       (8)
#define RCC_PLLCFGR_PLL3RFRACEN_MASK        (1  << (RCC_PLLCFGR_PLL1RFRACEN_SHIFT))
#define RCC_PLLCFGR_PLL3RFRACEN_NO          (0  << (RCC_PLLCFGR_PLL1RFRACEN_SHIFT))
#define RCC_PLLCFGR_PLL3RFRACEN_YES         (1  << (RCC_PLLCFGR_PLL1RFRACEN_SHIFT))
#define RCC_PLLCFGR_PLL2RGE_SHIFT     (6)
#define RCC_PLLCFGR_PLL2RGE_MASK      (0x3  << (RCC_PLLCFGR_PLL2RGE_SHIFT))
#define RCC_PLLCFGR_PLL2RGE_1TO2MHZ   (0    << (RCC_PLLCFGR_PLL2RGE_SHIFT))
#define RCC_PLLCFGR_PLL2RGE_2TO4MHZ   (1    << (RCC_PLLCFGR_PLL2RGE_SHIFT))
#define RCC_PLLCFGR_PLL2RGE_4TO8MHZ   (2    << (RCC_PLLCFGR_PLL2RGE_SHIFT))
#define RCC_PLLCFGR_PLL2RGE_8TO16MHZ  (3    << (RCC_PLLCFGR_PLL2RGE_SHIFT))
#define RCC_PLLCFGR_PLL2VCOSEL_SHIFT        (5)
#define RCC_PLLCFGR_PLL2VCOSEL_MASK         (1    << (RCC_PLLCFGR_PLL2VCOSEL_SHIFT))
#define RCC_PLLCFGR_PLL2VCOSEL_192TO836MHZ  (0    << (RCC_PLLCFGR_PLL2VCOSEL_SHIFT))
#define RCC_PLLCFGR_PLL2VCOSEL_150TO420MHZ  (1    << (RCC_PLLCFGR_PLL2VCOSEL_SHIFT))
#define RCC_PLLCFGR_PLL2RFRACEN_SHIFT       (4)
#define RCC_PLLCFGR_PLL2RFRACEN_MASK        (1  << (RCC_PLLCFGR_PLL1RFRACEN_SHIFT))
#define RCC_PLLCFGR_PLL2RFRACEN_NO          (0  << (RCC_PLLCFGR_PLL1RFRACEN_SHIFT))
#define RCC_PLLCFGR_PLL2RFRACEN_YES         (1  << (RCC_PLLCFGR_PLL1RFRACEN_SHIFT))
#define RCC_PLLCFGR_PLL1RGE_SHIFT     (2)
#define RCC_PLLCFGR_PLL1RGE_MASK      (0x3  << (RCC_PLLCFGR_PLL1RGE_SHIFT))
#define RCC_PLLCFGR_PLL1RGE_1TO2MHZ   (0    << (RCC_PLLCFGR_PLL1RGE_SHIFT))
#define RCC_PLLCFGR_PLL1RGE_2TO4MHZ   (1    << (RCC_PLLCFGR_PLL1RGE_SHIFT))
#define RCC_PLLCFGR_PLL1RGE_4TO8MHZ   (2    << (RCC_PLLCFGR_PLL1RGE_SHIFT))
#define RCC_PLLCFGR_PLL1RGE_8TO16MHZ  (3    << (RCC_PLLCFGR_PLL1RGE_SHIFT))
#define RCC_PLLCFGR_PLL1VCOSEL_SHIFT        (1)
#define RCC_PLLCFGR_PLL1VCOSEL_MASK         (1  << (RCC_PLLCFGR_PLL1VCOSEL_SHIFT))
#define RCC_PLLCFGR_PLL1VCOSEL_192TO836MHZ  (0  << (RCC_PLLCFGR_PLL1VCOSEL_SHIFT))
#define RCC_PLLCFGR_PLL1VCOSEL_150TO420MHZ  (1  << (RCC_PLLCFGR_PLL1VCOSEL_SHIFT))
#define RCC_PLLCFGR_PLL1RFRACEN_SHIFT       (0)
#define RCC_PLLCFGR_PLL1RFRACEN_MASK        (1  << (RCC_PLLCFGR_PLL1RFRACEN_SHIFT))
#define RCC_PLLCFGR_PLL1RFRACEN_NO          (0  << (RCC_PLLCFGR_PLL1RFRACEN_SHIFT))
#define RCC_PLLCFGR_PLL1RFRACEN_YES         (1  << (RCC_PLLCFGR_PLL1RFRACEN_SHIFT))

/*** 0x030  RCC PLL1DIVR */
  __IO uint32_t         PLL1DIVR;
#define RCC_PLL1DIVR_DIVR1_SHIFT        (24)
#define RCC_PLL1DIVR_DIVR1_MASK         (0x7f << (RCC_PLL1DIVR_DIVR1_SHIFT))
#define RCC_PLL1DIVR_DIVR1(x)           ((x)  << (RCC_PLL1DIVR_DIVR1_SHIFT))
#define RCC_PLL1DIVR_DIVR1_VAL(x)       (RCC_PLL1DIVR_DIVR1((x)-1))
#define RCC_PLL1DIVR_DIVQ1_SHIFT        (16)
#define RCC_PLL1DIVR_DIVQ1_MASK         (0x7f << (RCC_PLL1DIVR_DIVQ1_SHIFT))
#define RCC_PLL1DIVR_DIVQ1(x)           ((x)  << (RCC_PLL1DIVR_DIVQ1_SHIFT))
#define RCC_PLL1DIVR_DIVQ1_VAL(x)       (RCC_PLL1DIVR_DIVQ1((x)-1))
#define RCC_PLL1DIVR_DIVP1_SHIFT        (9)
#define RCC_PLL1DIVR_DIVP1_MASK         (0x7f << (RCC_PLL1DIVR_DIVP1_SHIFT))
#define RCC_PLL1DIVR_DIVP1(x)           ((x)  << (RCC_PLL1DIVR_DIVP1_SHIFT))
#define RCC_PLL1DIVR_DIVP1_VAL(x)       (RCC_PLL1DIVR_DIVP1((x)-1))
#define RCC_PLL1DIVR_DIVN1_SHIFT        (0)
#define RCC_PLL1DIVR_DIVN1_MASK         (0x1ff << (RCC_PLL1DIVR_DIVN1_SHIFT))
#define RCC_PLL1DIVR_DIVN1(x)           ((x) << (RCC_PLL1DIVR_DIVN1_SHIFT))
#define RCC_PLL1DIVR_DIVN1_VAL(x)       (RCC_PLL1DIVR_DIVN1((x)-1))

/*** 0x034  RCC PLL1FRACR */
  __IO uint32_t         PLL1FRACR;
#define RCC_PLL1FRACR_FRACN1_SHIFT      (3)
#define RCC_PLL1FRACR_FRACN1_MASK       (0x1fff << (RCC_PLL1FRACR_FRACN1_SHIFT))
#define RCC_PLL1FRACR_FRACN1(x)         ((x)    << (RCC_PLL1FRACR_FRACN1_SHIFT))
#define RCC_PLL1FRACR_FRACN1_VALUE      8192

/*** 0x038  RCC PLL2DIVR */
  __IO uint32_t         PLL2DIVR;
#define RCC_PLL2DIVR_DIVR2_SHIFT        (24)
#define RCC_PLL2DIVR_DIVR2_MASK         (0x7f << (RCC_PLL2DIVR_DIVR2_SHIFT))
#define RCC_PLL2DIVR_DIVR2(x)           ((x)  << (RCC_PLL2DIVR_DIVR2_SHIFT))
#define RCC_PLL2DIVR_DIVR2_VAL(x)       (RCC_PLL2DIVR_DIVR2((x)-1))
#define RCC_PLL2DIVR_DIVQ2_SHIFT        (16)
#define RCC_PLL2DIVR_DIVQ2_MASK         (0x7f << (RCC_PLL2DIVR_DIVQ2_SHIFT))
#define RCC_PLL2DIVR_DIVQ2(x)           ((x)  << (RCC_PLL2DIVR_DIVQ2_SHIFT))
#define RCC_PLL2DIVR_DIVQ2_VAL(x)       (RCC_PLL2DIVR_DIVQ2((x)-1))
#define RCC_PLL2DIVR_DIVP2_SHIFT        (9)
#define RCC_PLL2DIVR_DIVP2_MASK         (0x7f << (RCC_PLL2DIVR_DIVP2_SHIFT))
#define RCC_PLL2DIVR_DIVP2(x)           ((x)  << (RCC_PLL2DIVR_DIVP2_SHIFT))
#define RCC_PLL2DIVR_DIVP2_VAL(x)       (RCC_PLL2DIVR_DIVP2((x)-1))
#define RCC_PLL2DIVR_DIVN2_SHIFT        (0)
#define RCC_PLL2DIVR_DIVN2_MASK         (0x1ff << (RCC_PLL2DIVR_DIVN2_SHIFT))
#define RCC_PLL2DIVR_DIVN2(x)           ((x)   << (RCC_PLL2DIVR_DIVN2_SHIFT))
#define RCC_PLL2DIVR_DIVN2_VAL(x)       (RCC_PLL2DIVR_DIVN2((x)-1))

/*** 0x03c  RCC PLL2FRACR */
  __IO uint32_t         PLL2FRACR;
#define RCC_PLL2FRACR_FRACN2_SHIFT      (3)
#define RCC_PLL2FRACR_FRACN2_MASK       (0x1fff << (RCC_PLL2FRACR_FRACN2_SHIFT))
#define RCC_PLL2FRACR_FRACN2(x)         ((x)    << (RCC_PLL2FRACR_FRACN2_SHIFT))
#define RCC_PLL2FRACR_FRACN2_VALUE      8192

/*** 0x040  RCC PLL3DIVR */
  __IO uint32_t         PLL3DIVR;
#define RCC_PLL3DIVR_DIVR3_SHIFT        (24)
#define RCC_PLL3DIVR_DIVR3_MASK         (0x7f << (RCC_PLL3DIVR_DIVR3_SHIFT))
#define RCC_PLL3DIVR_DIVR3(x)           ((x)  << (RCC_PLL3DIVR_DIVR3_SHIFT))
#define RCC_PLL3DIVR_DIVR3_VAL(x)       (RCC_PLL3DIVR_DIVR3((x)-1))
#define RCC_PLL3DIVR_DIVQ3_SHIFT        (16)
#define RCC_PLL3DIVR_DIVQ3_MASK         (0x7f << (RCC_PLL3DIVR_DIVQ3_SHIFT))
#define RCC_PLL3DIVR_DIVQ3(x)           ((x)  << (RCC_PLL3DIVR_DIVQ3_SHIFT))
#define RCC_PLL3DIVR_DIVQ3_VAL(x)       (RCC_PLL3DIVR_DIVQ3((x)-1))
#define RCC_PLL3DIVR_DIVP3_SHIFT        (9)
#define RCC_PLL3DIVR_DIVP3_MASK         (0x7f << (RCC_PLL3DIVR_DIVP3_SHIFT))
#define RCC_PLL3DIVR_DIVP3(x)           ((x)  << (RCC_PLL3DIVR_DIVP3_SHIFT))
#define RCC_PLL3DIVR_DIVP3_VAL(x)       (RCC_PLL3DIVR_DIVP3((x)-1))
#define RCC_PLL3DIVR_DIVN3_SHIFT        (0)
#define RCC_PLL3DIVR_DIVN3_MASK         (0x1ff << (RCC_PLL3DIVR_DIVN3_SHIFT))
#define RCC_PLL3DIVR_DIVN3(x)           ((x)   << (RCC_PLL3DIVR_DIVN3_SHIFT))
#define RCC_PLL3DIVR_DIVN3_VAL(x)       (RCC_PLL3DIVR_DIVN3((x)-1))

/*** 0x044  RCC PLL3FRACR */
  __IO uint32_t         PLL3FRACR;
#define RCC_PLL3FRACR_FRACN3_SHIFT      (3)
#define RCC_PLL3FRACR_FRACN3_MASK       (0x1fff << (RCC_PLL3FRACR_FRACN3_SHIFT))
#define RCC_PLL3FRACR_FRACN3(x)         ((x)    << (RCC_PLL3FRACR_FRACN3_SHIFT))
#define RCC_PLL3FRACR_FRACN3_VALUE      8192

  uint32_t              reserved48;

/*** 0x04c  RCC D1CCIPR */
  __IO uint32_t         D1CCIPR;
#define RCC_D1CCIPR_CKPERSEL_SHIFT      (28)
#define RCC_D1CCIPR_CKPERSEL_MASK       (3 << (RCC_D1CCIPR_CKPERSEL_SHIFT))
#define RCC_D1CCIPR_CKPERSEL_HSI        (0 << (RCC_D1CCIPR_CKPERSEL_SHIFT))
#define RCC_D1CCIPR_CKPERSEL_CSI        (1 << (RCC_D1CCIPR_CKPERSEL_SHIFT))
#define RCC_D1CCIPR_CKPERSEL_HSE        (2 << (RCC_D1CCIPR_CKPERSEL_SHIFT))
#define RCC_D1CCIPR_CKPERSEL_RESERVED   (3 << (RCC_D1CCIPR_CKPERSEL_SHIFT))
#define RCC_D1CCIPR_SDMMCSEL_SHIFT      (16)
#define RCC_D1CCIPR_SDMMCSEL_MASK       (1 << (RCC_D1CCIPR_SDMMCSEL_SHIFT))
#define RCC_D1CCIPR_SDMMCSEL_PLL1Q      (0 << (RCC_D1CCIPR_SDMMCSEL_SHIFT))
#define RCC_D1CCIPR_SDMMCSEL_PLL2R      (1 << (RCC_D1CCIPR_SDMMCSEL_SHIFT))

#define RCC_D1CCIPR_QSPISEL_SHIFT       (4)
#define RCC_D1CCIPR_QSPISEL_MASK        (3 << (RCC_D1CCIPR_QSPISEL_SHIFT))
#define RCC_D1CCIPR_QSPISEL_HCLK3       (0 << (RCC_D1CCIPR_QSPISEL_SHIFT))
#define RCC_D1CCIPR_QSPISEL_PLL1Q       (1 << (RCC_D1CCIPR_QSPISEL_SHIFT))
#define RCC_D1CCIPR_QSPISEL_PLL2R       (2 << (RCC_D1CCIPR_QSPISEL_SHIFT))
#define RCC_D1CCIPR_QSPISEL_PERI        (3 << (RCC_D1CCIPR_QSPISEL_SHIFT))
#define RCC_D1CCIPR_FMCSEL_SHIFT        (0)
#define RCC_D1CCIPR_FMCSEL_MASK         (3 << (RCC_D1CCIPR_FMCSEL_SHIFT))
#define RCC_D1CCIPR_FMCSEL_HCLK3        (0 << (RCC_D1CCIPR_FMCSEL_SHIFT))
#define RCC_D1CCIPR_FMCSEL_PLL1Q        (1 << (RCC_D1CCIPR_FMCSEL_SHIFT))
#define RCC_D1CCIPR_FMCSEL_PLL2R        (2 << (RCC_D1CCIPR_FMCSEL_SHIFT))
#define RCC_D1CCIPR_FMCSEL_PERI         (3 << (RCC_D1CCIPR_FMCSEL_SHIFT))

/*** 0x050  RCC D2CCIP1R */
  __IO uint32_t         D2CCIP1R;
#define RCC_D2CCIP1R_SWPSEL_SHIFT       (31)
#define RCC_D2CCIP1R_SWPSEL_MASK        (1 << (RCC_D2CCIP1R_SWPSEL_SHIFT))
#define RCC_D2CCIP1R_SWPSEL_PLL2        (0 << (RCC_D2CCIP1R_SWPSEL_SHIFT))
#define RCC_D2CCIP1R_SWPSEL_SYS         (1 << (RCC_D2CCIP1R_SWPSEL_SHIFT))
#define RCC_D2CCIP1R_FDCANSEL_SHIFT     (28)
#define RCC_D2CCIP1R_FDCANSEL_MASK      (3 << (RCC_D2CCIP1R_FDCANSEL_SHIFT))
#define RCC_D2CCIP1R_FDCANSEL_HSE       (0 << (RCC_D2CCIP1R_FDCANSEL_SHIFT))
#define RCC_D2CCIP1R_FDCANSEL_PLL1Q     (1 << (RCC_D2CCIP1R_FDCANSEL_SHIFT))
#define RCC_D2CCIP1R_FDCANSEL_PLL2Q     (2 << (RCC_D2CCIP1R_FDCANSEL_SHIFT))
#define RCC_D2CCIP1R_FDCANSEL_RESERVED  (3 << (RCC_D2CCIP1R_FDCANSEL_SHIFT))
#define RCC_D2CCIP1R_DFSDM1SEL_SHIFT    (24)
#define RCC_D2CCIP1R_DFSDM1SEL_MASK     (1 << (RCC_D2CCIP1R_DFSDM1SEL_SHIFT))
#define RCC_D2CCIP1R_DFSDM1SEL_PLL2     (0 << (RCC_D2CCIP1R_DFSDM1SEL_SHIFT))
#define RCC_D2CCIP1R_DFSDM1SEL_SYS      (1 << (RCC_D2CCIP1R_DFSDM1SEL_SHIFT))
#define RCC_D2CCIP1R_SPDIFSEL_SHIFT     (20)
#define RCC_D2CCIP1R_SPDIFSEL_MASK      (3 << (RCC_D2CCIP1R_SPDIFSEL_SHIFT))
#define RCC_D2CCIP1R_SPDIFSEL_PLL1Q     (0 << (RCC_D2CCIP1R_SPDIFSEL_SHIFT))
#define RCC_D2CCIP1R_SPDIFSEL_PLL2R     (1 << (RCC_D2CCIP1R_SPDIFSEL_SHIFT))
#define RCC_D2CCIP1R_SPDIFSEL_PLL3R     (2 << (RCC_D2CCIP1R_SPDIFSEL_SHIFT))
#define RCC_D2CCIP1R_SPDIFSEL_HSI       (3 << (RCC_D2CCIP1R_SPDIFSEL_SHIFT))
#define RCC_D2CCIP1R_SPI45SEL_SHIFT     (16)
#define RCC_D2CCIP1R_SPI45SEL_MASK      (7 << (RCC_D2CCIP1R_SPI45SEL_SHIFT))
#define RCC_D2CCIP1R_SPI45SEL_APB       (0 << (RCC_D2CCIP1R_SPI45SEL_SHIFT))
#define RCC_D2CCIP1R_SPI45SEL_PLL2Q     (1 << (RCC_D2CCIP1R_SPI45SEL_SHIFT))
#define RCC_D2CCIP1R_SPI45SEL_PLL3Q     (2 << (RCC_D2CCIP1R_SPI45SEL_SHIFT))
#define RCC_D2CCIP1R_SPI45SEL_HSI       (3 << (RCC_D2CCIP1R_SPI45SEL_SHIFT))
#define RCC_D2CCIP1R_SPI45SEL_CSI       (4 << (RCC_D2CCIP1R_SPI45SEL_SHIFT))
#define RCC_D2CCIP1R_SPI45SEL_HSE       (5 << (RCC_D2CCIP1R_SPI45SEL_SHIFT))
#define RCC_D2CCIP1R_SPI123SEL_SHIFT    (12)
#define RCC_D2CCIP1R_SPI123SEL_MASK     (7 << (RCC_D2CCIP1R_SPI123SEL_SHIFT))
#define RCC_D2CCIP1R_SPI123SEL_PLL1Q    (0 << (RCC_D2CCIP1R_SPI123SEL_SHIFT))
#define RCC_D2CCIP1R_SPI123SEL_PLL2P    (1 << (RCC_D2CCIP1R_SPI123SEL_SHIFT))
#define RCC_D2CCIP1R_SPI123SEL_PLL3P    (2 << (RCC_D2CCIP1R_SPI123SEL_SHIFT))
#define RCC_D2CCIP1R_SPI123SEL_I2SCLKIN (3 << (RCC_D2CCIP1R_SPI123SEL_SHIFT))
#define RCC_D2CCIP1R_SPI123SEL_PERI     (4 << (RCC_D2CCIP1R_SPI123SEL_SHIFT))
#define RCC_D2CCIP1R_SAI2SEL_SHIFT      (6)
#define RCC_D2CCIP1R_SAI2SEL_MASK       (7 << (RCC_D2CCIP1R_SAI2SEL_SHIFT))
#define RCC_D2CCIP1R_SAI2SEL_PLL1Q      (0 << (RCC_D2CCIP1R_SAI2SEL_SHIFT))
#define RCC_D2CCIP1R_SAI2SEL_PLL2P      (1 << (RCC_D2CCIP1R_SAI2SEL_SHIFT))
#define RCC_D2CCIP1R_SAI2SEL_PLL3P      (2 << (RCC_D2CCIP1R_SAI2SEL_SHIFT))
#define RCC_D2CCIP1R_SAI2SEL_I2SCLKIN   (3 << (RCC_D2CCIP1R_SAI2SEL_SHIFT))
#define RCC_D2CCIP1R_SAI2SEL_PERI       (4 << (RCC_D2CCIP1R_SAI2SEL_SHIFT))
#define RCC_D2CCIP1R_SAI1SEL_SHIFT      (0)
#define RCC_D2CCIP1R_SAI1SEL_MASK       (7 << (RCC_D2CCIP1R_SAI1SEL_SHIFT))
#define RCC_D2CCIP1R_SAI1SEL_PLL1Q      (0 << (RCC_D2CCIP1R_SAI1SEL_SHIFT))
#define RCC_D2CCIP1R_SAI1SEL_PLL2P      (1 << (RCC_D2CCIP1R_SAI1SEL_SHIFT))
#define RCC_D2CCIP1R_SAI1SEL_PLL3P      (2 << (RCC_D2CCIP1R_SAI1SEL_SHIFT))
#define RCC_D2CCIP1R_SAI1SEL_I2SCLKIN   (3 << (RCC_D2CCIP1R_SAI1SEL_SHIFT))
#define RCC_D2CCIP1R_SAI1SEL_PERI       (4 << (RCC_D2CCIP1R_SAI1SEL_SHIFT))


/*** 0x054  RCC D2CCIP2R */
  __IO uint32_t         D2CCIP2R;
#define RCC_D2CCIP2R_LPTIM1SEL_SHIFT    (28)
#define RCC_D2CCIP2R_LPTIM1SEL_MASK     (7 << (RCC_D2CCIP2R_LPTIM1SEL_SHIFT))
#define RCC_D2CCIP2R_LPTIM1SEL_PCLK1    (0 << (RCC_D2CCIP2R_LPTIM1SEL_SHIFT))
#define RCC_D2CCIP2R_LPTIM1SEL_PLL2P    (1 << (RCC_D2CCIP2R_LPTIM1SEL_SHIFT))
#define RCC_D2CCIP2R_LPTIM1SEL_PLL3R    (2 << (RCC_D2CCIP2R_LPTIM1SEL_SHIFT))
#define RCC_D2CCIP2R_LPTIM1SEL_LSE      (3 << (RCC_D2CCIP2R_LPTIM1SEL_SHIFT))
#define RCC_D2CCIP2R_LPTIM1SEL_LSI      (4 << (RCC_D2CCIP2R_LPTIM1SEL_SHIFT))
#define RCC_D2CCIP2R_LPTIM1SEL_PERCK    (5 << (RCC_D2CCIP2R_LPTIM1SEL_SHIFT))
#define RCC_D2CCIP2R_CECSEL_SHIFT       (22)
#define RCC_D2CCIP2R_CECSEL_MASK        (3 << (RCC_D2CCIP2R_CECSEL_SHIFT))
#define RCC_D2CCIP2R_CECSEL_LSE         (0 << (RCC_D2CCIP2R_CECSEL_SHIFT))
#define RCC_D2CCIP2R_CECSEL_LSI         (1 << (RCC_D2CCIP2R_CECSEL_SHIFT))
#define RCC_D2CCIP2R_CECSEL_CSI         (2 << (RCC_D2CCIP2R_CECSEL_SHIFT))
#define RCC_D2CCIP2R_CECSEL_DISABLE     (3 << (RCC_D2CCIP2R_CECSEL_SHIFT))
#define RCC_D2CCIP2R_USBSEL_SHIFT       (20)
#define RCC_D2CCIP2R_USBSEL_MASK        (3 << (RCC_D2CCIP2R_USBSEL_SHIFT))
#define RCC_D2CCIP2R_USBSEL_DISABLE     (0 << (RCC_D2CCIP2R_USBSEL_SHIFT))
#define RCC_D2CCIP2R_USBSEL_PLL1Q       (1 << (RCC_D2CCIP2R_USBSEL_SHIFT))
#define RCC_D2CCIP2R_USBSEL_PLL3Q       (2 << (RCC_D2CCIP2R_USBSEL_SHIFT))
#define RCC_D2CCIP2R_USBSEL_HSI48       (3 << (RCC_D2CCIP2R_USBSEL_SHIFT))
#define RCC_D2CCIP2R_I2C123SEL_SHIFT    (12)
#define RCC_D2CCIP2R_I2C123SEL_MASK     (3 << (RCC_D2CCIP2R_I2C123SEL_SHIFT))
#define RCC_D2CCIP2R_I2C123SEL_PCLK1    (0 << (RCC_D2CCIP2R_I2C123SEL_SHIFT))
#define RCC_D2CCIP2R_I2C123SEL_PLL3R    (1 << (RCC_D2CCIP2R_I2C123SEL_SHIFT))
#define RCC_D2CCIP2R_I2C123SEL_HSI      (2 << (RCC_D2CCIP2R_I2C123SEL_SHIFT))
#define RCC_D2CCIP2R_I2C123SEL_CSI      (3 << (RCC_D2CCIP2R_I2C123SEL_SHIFT))
#define RCC_D2CCIP2R_RNGSEL_SHIFT       (8)
#define RCC_D2CCIP2R_RNGSEL_MASK        (3 << (RCC_D2CCIP2R_RNGSEL_SHIFT))
#define RCC_D2CCIP2R_RNGSEL_HSI48       (0 << (RCC_D2CCIP2R_RNGSEL_SHIFT))
#define RCC_D2CCIP2R_RNGSEL_PLL1Q       (1 << (RCC_D2CCIP2R_RNGSEL_SHIFT))
#define RCC_D2CCIP2R_RNGSEL_LSE         (2 << (RCC_D2CCIP2R_RNGSEL_SHIFT))
#define RCC_D2CCIP2R_RNGSEL_LSI         (3 << (RCC_D2CCIP2R_RNGSEL_SHIFT))
#define RCC_D2CCIP2R_USART16SEL_SHIFT   (3)
#define RCC_D2CCIP2R_USART16SEL_MASK    (7 << (RCC_D2CCIP2R_USART16SEL_SHIFT))
#define RCC_D2CCIP2R_USART16SEL_PCLK2   (0 << (RCC_D2CCIP2R_USART16SEL_SHIFT))
#define RCC_D2CCIP2R_USART16SEL_PLL2Q   (1 << (RCC_D2CCIP2R_USART16SEL_SHIFT))
#define RCC_D2CCIP2R_USART16SEL_PLL3Q   (2 << (RCC_D2CCIP2R_USART16SEL_SHIFT))
#define RCC_D2CCIP2R_USART16SEL_HSI     (3 << (RCC_D2CCIP2R_USART16SEL_SHIFT))
#define RCC_D2CCIP2R_USART16SEL_CSI     (4 << (RCC_D2CCIP2R_USART16SEL_SHIFT))
#define RCC_D2CCIP2R_USART16SEL_LSE     (5 << (RCC_D2CCIP2R_USART16SEL_SHIFT))
#define RCC_D2CCIP2R_USART234578SEL_SHIFT (0)
#define RCC_D2CCIP2R_USART234578SEL_MASK  (7 << (RCC_D2CCIP2R_USART234578SEL_SHIFT))
#define RCC_D2CCIP2R_USART234578SEL_PCLK1 (0 << (RCC_D2CCIP2R_USART234578SEL_SHIFT))
#define RCC_D2CCIP2R_USART234578SEL_PLL2Q (1 << (RCC_D2CCIP2R_USART234578SEL_SHIFT))
#define RCC_D2CCIP2R_USART234578SEL_PLL3Q (2 << (RCC_D2CCIP2R_USART234578SEL_SHIFT))
#define RCC_D2CCIP2R_USART234578SEL_HSI (3 << (RCC_D2CCIP2R_USART234578SEL_SHIFT))
#define RCC_D2CCIP2R_USART234578SEL_CSI (4 << (RCC_D2CCIP2R_USART234578SEL_SHIFT))
#define RCC_D2CCIP2R_USART234578SEL_LSE (5 << (RCC_D2CCIP2R_USART234578SEL_SHIFT))

/*** 0x058  RCC D3CCIPR */
  __IO uint32_t         D3CCIPR;
#define RCC_D3CCIPR_SPI6SEL_SHIFT       (28)
#define RCC_D3CCIPR_SPI6SEL_MASK        (7 << (RCC_D3CCIPR_SPI6SEL_SHIFT))
#define RCC_D3CCIPR_SPI6SEL_PCLK4       (0 << (RCC_D3CCIPR_SPI6SEL_SHIFT))
#define RCC_D3CCIPR_SPI6SEL_PLL2Q       (1 << (RCC_D3CCIPR_SPI6SEL_SHIFT))
#define RCC_D3CCIPR_SPI6SEL_PLL3Q       (2 << (RCC_D3CCIPR_SPI6SEL_SHIFT))
#define RCC_D3CCIPR_SPI6SEL_HSI         (3 << (RCC_D3CCIPR_SPI6SEL_SHIFT))
#define RCC_D3CCIPR_SPI6SEL_CSI         (4 << (RCC_D3CCIPR_SPI6SEL_SHIFT))
#define RCC_D3CCIPR_SPI6SEL_HSE         (5 << (RCC_D3CCIPR_SPI6SEL_SHIFT))
#define RCC_D3CCIPR_SAI4BSEL_SHIFT      (24)
#define RCC_D3CCIPR_SAI4BSEL_MASK       (7 << (RCC_D3CCIPR_SAI4BSEL_SHIFT))
#define RCC_D3CCIPR_SAI4BSEL_PLL1Q      (0 << (RCC_D3CCIPR_SAI4BSEL_SHIFT))
#define RCC_D3CCIPR_SAI4BSEL_PLL2P      (1 << (RCC_D3CCIPR_SAI4BSEL_SHIFT))
#define RCC_D3CCIPR_SAI4BSEL_PLL3P      (2 << (RCC_D3CCIPR_SAI4BSEL_SHIFT))
#define RCC_D3CCIPR_SAI4BSEL_I2SCLKIN   (3 << (RCC_D3CCIPR_SAI4BSEL_SHIFT))
#define RCC_D3CCIPR_SAI4BSEL_PERI       (4 << (RCC_D3CCIPR_SAI4BSEL_SHIFT))
#define RCC_D3CCIPR_SAI4ASEL_SHIFT      (21)
#define RCC_D3CCIPR_SAI4ASEL_MASK       (7 << (RCC_D3CCIPR_SAI4ASEL_SHIFT))
#define RCC_D3CCIPR_SAI4ASEL_PLL1Q      (0 << (RCC_D3CCIPR_SAI4ASEL_SHIFT))
#define RCC_D3CCIPR_SAI4ASEL_PLL2P      (1 << (RCC_D3CCIPR_SAI4ASEL_SHIFT))
#define RCC_D3CCIPR_SAI4ASEL_PLL3P      (2 << (RCC_D3CCIPR_SAI4ASEL_SHIFT))
#define RCC_D3CCIPR_SAI4ASEL_I2SCLKIN   (3 << (RCC_D3CCIPR_SAI4ASEL_SHIFT))
#define RCC_D3CCIPR_ADCSEL_SHIFT        (16)
#define RCC_D3CCIPR_ADCSEL_MASK         (3 << (RCC_D3CCIPR_ADCSEL_SHIFT))
#define RCC_D3CCIPR_ADCSEL_PLL2P        (0 << (RCC_D3CCIPR_ADCSEL_SHIFT))
#define RCC_D3CCIPR_ADCSEL_PLL3R        (1 << (RCC_D3CCIPR_ADCSEL_SHIFT))
#define RCC_D3CCIPR_ADCSEL_PERI         (2 << (RCC_D3CCIPR_ADCSEL_SHIFT))
#define RCC_D3CCIPR_ADCSEL_RESERVED     (3 << (RCC_D3CCIPR_ADCSEL_SHIFT))
#define RCC_D3CCIPR_LPTIM345SEL_SHIFT   (13)
#define RCC_D3CCIPR_LPTIM345SEL_MASK    (7 << (RCC_D3CCIPR_LPTIM345SEL_SHIFT))
#define RCC_D3CCIPR_LPTIM345SEL_PLL4    (0 << (RCC_D3CCIPR_LPTIM345SEL_SHIFT))
#define RCC_D3CCIPR_LPTIM345SEL_PLL2P   (1 << (RCC_D3CCIPR_LPTIM345SEL_SHIFT))
#define RCC_D3CCIPR_LPTIM345SEL_PLL3R   (2 << (RCC_D3CCIPR_LPTIM345SEL_SHIFT))
#define RCC_D3CCIPR_LPTIM345SEL_LSE     (3 << (RCC_D3CCIPR_LPTIM345SEL_SHIFT))
#define RCC_D3CCIPR_LPTIM345SEL_LSI     (4 << (RCC_D3CCIPR_LPTIM345SEL_SHIFT))
#define RCC_D3CCIPR_LPTIM345SEL_PERI    (5 << (RCC_D3CCIPR_LPTIM345SEL_SHIFT))
#define RCC_D3CCIPR_LPTIM2SEL_SHIFT     (10)
#define RCC_D3CCIPR_LPTIM2SEL_MASK      (7 << (RCC_D3CCIPR_LPTIM2SEL_SHIFT))
#define RCC_D3CCIPR_LPTIM2SEL_PLL4      (0 << (RCC_D3CCIPR_LPTIM2SEL_SHIFT))
#define RCC_D3CCIPR_LPTIM2SEL_PLL2P     (1 << (RCC_D3CCIPR_LPTIM2SEL_SHIFT))
#define RCC_D3CCIPR_LPTIM2SEL_PLL3R     (2 << (RCC_D3CCIPR_LPTIM2SEL_SHIFT))
#define RCC_D3CCIPR_LPTIM2SEL_LSE       (3 << (RCC_D3CCIPR_LPTIM2SEL_SHIFT))
#define RCC_D3CCIPR_LPTIM2SEL_LSI       (4 << (RCC_D3CCIPR_LPTIM2SEL_SHIFT))
#define RCC_D3CCIPR_LPTIM2SEL_PERI      (4 << (RCC_D3CCIPR_LPTIM2SEL_SHIFT))
#define RCC_D3CCIPR_I2C4SEL_SHIFT       (8)
#define RCC_D3CCIPR_I2C4SEL_MASK        (3 << (RCC_D3CCIPR_I2C4SEL_SHIFT))
#define RCC_D3CCIPR_I2C4SEL_PCLK4       (0 << (RCC_D3CCIPR_I2C4SEL_SHIFT))
#define RCC_D3CCIPR_I2C4SEL_PLL3R       (1 << (RCC_D3CCIPR_I2C4SEL_SHIFT))
#define RCC_D3CCIPR_I2C4SEL_HSI         (2 << (RCC_D3CCIPR_I2C4SEL_SHIFT))
#define RCC_D3CCIPR_I2C4SEL_CSI         (3 << (RCC_D3CCIPR_I2C4SEL_SHIFT))
#define RCC_D3CCIPR_LPUART1SEL_SHIFT    (0)
#define RCC_D3CCIPR_LPUART1SEL_MASK     (3 << (RCC_D3CCIPR_LPUART1SEL_SHIFT))
#define RCC_D3CCIPR_LPUART1SEL_PCLK_D3  (0 << (RCC_D3CCIPR_LPUART1SEL_SHIFT))
#define RCC_D3CCIPR_LPUART1SEL_PLL2Q    (1 << (RCC_D3CCIPR_LPUART1SEL_SHIFT))
#define RCC_D3CCIPR_LPUART1SEL_PLL3Q    (2 << (RCC_D3CCIPR_LPUART1SEL_SHIFT))
#define RCC_D3CCIPR_LPUART1SEL_HSI      (3 << (RCC_D3CCIPR_LPUART1SEL_SHIFT))
#define RCC_D3CCIPR_LPUART1SEL_CSI      (4 << (RCC_D3CCIPR_LPUART1SEL_SHIFT))
#define RCC_D3CCIPR_LPUART1SEL_LSE      (5 << (RCC_D3CCIPR_LPUART1SEL_SHIFT))

  uint32_t              resserved5c;
  __IO uint32_t         CIER;           /* 0x60 */
  __IO uint32_t         CIFR;           /* 0x64 */
  __IO uint32_t         CICR;           /* 0x68 */
  uint32_t              resserved6c;
  __IO uint32_t         BDCR;           /* 0x70 */
  __IO uint32_t         CSR;            /* 0x74 */
  uint32_t              resserved78;
  __IO uint32_t         AHB3RSTR;       /* 0x7c */
  __IO uint32_t         AHB1RSTR;       /* 0x80 */
  __IO uint32_t         AHB2RSTR;       /* 0x84 */
  __IO uint32_t         AHB4RSTR;       /* 0x88 */
  __IO uint32_t         APB3RSTR;       /* 0x8c */
  __IO uint32_t         APB1LRSTR;      /* 0x90 */
  __IO uint32_t         APB1HRSTR;      /* 0x94 */
#define RCC_APB1HRSTR_FDCANEN_SHIFT     (8)
#define RCC_APB1HRSTR_FDCANEN_MASK      (1 << (RCC_APB1HRSTR_FDCANEN_SHIFT))
#define RCC_APB1HRSTR_FDCANEN_NO        (0 << (RCC_APB1HRSTR_FDCANEN_SHIFT))
#define RCC_APB1HRSTR_FDCANEN_YES       (1 << (RCC_APB1HRSTR_FDCANEN_SHIFT))
#define RCC_APB1HRSTR_MDIOSEN_SHIFT     (5)
#define RCC_APB1HRSTR_MDIOSEN_MASK      (1 << (RCC_APB1HRSTR_MDIOSEN_SHIFT))
#define RCC_APB1HRSTR_MDIOSEN_NO        (0 << (RCC_APB1HRSTR_MDIOSEN_SHIFT))
#define RCC_APB1HRSTR_MDIOSEN_YES       (1 << (RCC_APB1HRSTR_MDIOSEN_SHIFT))
#define RCC_APB1HRSTR_OPAMPEN_SHIFT     (4)
#define RCC_APB1HRSTR_OPAMPEN_MASK      (1 << (RCC_APB1HRSTR_OPAMPEN_SHIFT))
#define RCC_APB1HRSTR_OPAMPEN_NO        (0 << (RCC_APB1HRSTR_OPAMPEN_SHIFT))
#define RCC_APB1HRSTR_OPAMPEN_YES       (1 << (RCC_APB1HRSTR_OPAMPEN_SHIFT))
#define RCC_APB1HRSTR_SWPRST_SHIFT      (2)
#define RCC_APB1HRSTR_SWPRST_MASK       (1 << (RCC_APB1HRSTR_SWPRST_SHIFT))
#define RCC_APB1HRSTR_SWPRST_NO         (0 << (RCC_APB1HRSTR_SWPRST_SHIFT))
#define RCC_APB1HRSTR_SWPRST_YES        (1 << (RCC_APB1HRSTR_SWPRST_SHIFT))
#define RCC_APB1HRSTR_CRSRST_SHIFT      (1)
#define RCC_APB1HRSTR_CRSRST_MASK       (1 << (RCC_APB1HRSTR_CRSRST_SHIFT))
#define RCC_APB1HRSTR_CRSRST_NO         (0 << (RCC_APB1HRSTR_CRSRST_SHIFT))
#define RCC_APB1HRSTR_CRSRST_YES        (1 << (RCC_APB1HRSTR_CRSRST_SHIFT))

  __IO uint32_t         APB2RSTR;       /* 0x98 */
  __IO uint32_t         APB4RSTR;       /* 0x9c */
  __IO uint32_t         GCR;            /* 0xa0 */
  uint32_t              resserveda4;
  __IO uint32_t         D3AMR;          /* 0xa8 */
  uint32_t              resserveac[9];
  __IO uint32_t         RSR;            /* 0xd0 */
  __IO uint32_t         AHB3ENR;        /* 0xd4 */
#define RCC_AHB3ENR_FMCEN_SHIFT         (12)
#define RCC_AHB3ENR_FMCEN_MASK          (1 << (RCC_AHB3ENR_FMCEN_SHIFT))
#define RCC_AHB3ENR_FMCEN_NO            (0 << (RCC_AHB3ENR_FMCEN_SHIFT))
#define RCC_AHB3ENR_FMCEN_YES           (1 << (RCC_AHB3ENR_FMCEN_SHIFT))
#define RCC_AHB3ENR_DMA2DEN_SHIFT       (4)
#define RCC_AHB3ENR_DMA2DEN_MASK        (1 << (RCC_AHB3ENR_DMA2DEN_SHIFT))
#define RCC_AHB3ENR_DMA2DEN_NO          (0 << (RCC_AHB3ENR_DMA2DEN_SHIFT))
#define RCC_AHB3ENR_DMA2DEN_YES         (1 << (RCC_AHB3ENR_DMA2DEN_SHIFT))
#define RCC_AHB3ENR_MDMAEN_SHIFT        (0)
#define RCC_AHB3ENR_MDMAEN_MASK         (1 << (RCC_AHB3ENR_MDMAEN_SHIFT))
#define RCC_AHB3ENR_MDMAEN_NO           (0 << (RCC_AHB3ENR_MDMAEN_SHIFT))
#define RCC_AHB3ENR_MDMAEN_YES          (1 << (RCC_AHB3ENR_MDMAEN_SHIFT))
  __IO uint32_t         AHB1ENR;        /* 0xd8 */
#define RCC_AHB1ENR_USB2ULPIEN_SHIFT    (28)
#define RCC_AHB1ENR_USB2ULPIEN_MASK     (1 << (RCC_AHB1ENR_USB2ULPIEN_SHIFT))
#define RCC_AHB1ENR_USB2ULPIEN_NO       (0 << (RCC_AHB1ENR_USB2ULPIEN_SHIFT))
#define RCC_AHB1ENR_USB2ULPIEN_YES      (1 << (RCC_AHB1ENR_USB2ULPIEN_SHIFT))
#define RCC_AHB1ENR_USB2OTGEN_SHIFT     (27)
#define RCC_AHB1ENR_USB2OTGEN_MASK      (1 << (RCC_AHB1ENR_USB2OTGEN_SHIFT))
#define RCC_AHB1ENR_USB2OTGEN_NO        (0 << (RCC_AHB1ENR_USB2OTGEN_SHIFT))
#define RCC_AHB1ENR_USB2OTGEN_YES       (1 << (RCC_AHB1ENR_USB2OTGEN_SHIFT))
#define RCC_AHB1ENR_USB1ULPIEN_SHIFT    (26)
#define RCC_AHB1ENR_USB1ULPIEN_MASK     (1 << (RCC_AHB1ENR_USB1ULPIEN_SHIFT))
#define RCC_AHB1ENR_USB1ULPIEN_NO       (0 << (RCC_AHB1ENR_USB1ULPIEN_SHIFT))
#define RCC_AHB1ENR_USB1ULPIEN_YES      (1 << (RCC_AHB1ENR_USB1ULPIEN_SHIFT))
#define RCC_AHB1ENR_USB1OTGEN_SHIFT     (25)
#define RCC_AHB1ENR_USB1OTGEN_MASK      (1 << (RCC_AHB1ENR_USB1OTGEN_SHIFT))
#define RCC_AHB1ENR_USB1OTGEN_NO        (0 << (RCC_AHB1ENR_USB1OTGEN_SHIFT))
#define RCC_AHB1ENR_USB1OTGEN_YES       (1 << (RCC_AHB1ENR_USB1OTGEN_SHIFT))
#define RCC_AHB1ENR_ADC12EN_SHIFT       (5)
#define RCC_AHB1ENR_ADC12EN_MASK        (1 << (RCC_AHB1ENR_ADC12EN_SHIFT))
#define RCC_AHB1ENR_ADC12EN_NO          (0 << (RCC_AHB1ENR_ADC12EN_SHIFT))
#define RCC_AHB1ENR_ADC12EN_YES         (1 << (RCC_AHB1ENR_ADC12EN_SHIFT))
#define RCC_AHB1ENR_DMA2EN_SHIFT        (1)
#define RCC_AHB1ENR_DMA2EN_MASK         (1 << (RCC_AHB1ENR_DMA2EN_SHIFT))
#define RCC_AHB1ENR_DMA2EN_NO           (0 << (RCC_AHB1ENR_DMA2EN_SHIFT))
#define RCC_AHB1ENR_DMA2EN_YES          (1 << (RCC_AHB1ENR_DMA2EN_SHIFT))
#define RCC_AHB1ENR_DMA1EN_SHIFT        (0)
#define RCC_AHB1ENR_DMA1EN_MASK         (1 << (RCC_AHB1ENR_DMA1EN_SHIFT))
#define RCC_AHB1ENR_DMA1EN_NO           (0 << (RCC_AHB1ENR_DMA1EN_SHIFT))
#define RCC_AHB1ENR_DMA1EN_YES          (1 << (RCC_AHB1ENR_DMA1EN_SHIFT))
  __IO uint32_t         AHB2ENR;        /* 0xdc */
  __IO uint32_t         AHB4ENR;        /* 0xe0 */

#define RCC_AHB4ENR_GPIOKEN_SHIFT        (10)
#define RCC_AHB4ENR_GPIOKEN_MASK        (1 << (RCC_AHB4ENR_GPIOKEN_SHIFT))
#define RCC_AHB4ENR_GPIOKEN_NO          (0 << (RCC_AHB4ENR_GPIOKEN_SHIFT))
#define RCC_AHB4ENR_GPIOKEN_YES         (1 << (RCC_AHB4ENR_GPIOKEN_SHIFT))
#define RCC_AHB4ENR_GPIOJEN_SHIFT       (9)
#define RCC_AHB4ENR_GPIOJEN_MASK        (1 << (RCC_AHB4ENR_GPIOJEN_SHIFT))
#define RCC_AHB4ENR_GPIOJEN_NO          (0 << (RCC_AHB4ENR_GPIOJEN_SHIFT))
#define RCC_AHB4ENR_GPIOJEN_YES         (1 << (RCC_AHB4ENR_GPIOJEN_SHIFT))
#define RCC_AHB4ENR_GPIOIEN_SHIFT       (8)
#define RCC_AHB4ENR_GPIOIEN_MASK        (1 << (RCC_AHB4ENR_GPIOIEN_SHIFT))
#define RCC_AHB4ENR_GPIOIEN_NO          (0 << (RCC_AHB4ENR_GPIOIEN_SHIFT))
#define RCC_AHB4ENR_GPIOIEN_YES         (1 << (RCC_AHB4ENR_GPIOIEN_SHIFT))
#define RCC_AHB4ENR_GPIOHEN_SHIFT       (7)
#define RCC_AHB4ENR_GPIOHEN_MASK        (1 << (RCC_AHB4ENR_GPIOHEN_SHIFT))
#define RCC_AHB4ENR_GPIOHEN_NO          (0 << (RCC_AHB4ENR_GPIOHEN_SHIFT))
#define RCC_AHB4ENR_GPIOHEN_YES         (1 << (RCC_AHB4ENR_GPIOHEN_SHIFT))
#define RCC_AHB4ENR_GPIOGEN_SHIFT       (6)
#define RCC_AHB4ENR_GPIOGEN_MASK        (1 << (RCC_AHB4ENR_GPIOGEN_SHIFT))
#define RCC_AHB4ENR_GPIOGEN_NO          (0 << (RCC_AHB4ENR_GPIOGEN_SHIFT))
#define RCC_AHB4ENR_GPIOGEN_YES         (1 << (RCC_AHB4ENR_GPIOGEN_SHIFT))
#define RCC_AHB4ENR_GPIOFEN_SHIFT       (5)
#define RCC_AHB4ENR_GPIOFEN_MASK        (1 << (RCC_AHB4ENR_GPIOFEN_SHIFT))
#define RCC_AHB4ENR_GPIOFEN_NO          (0 << (RCC_AHB4ENR_GPIOFEN_SHIFT))
#define RCC_AHB4ENR_GPIOFEN_YES         (1 << (RCC_AHB4ENR_GPIOFEN_SHIFT))
#define RCC_AHB4ENR_GPIOEEN_SHIFT       (4)
#define RCC_AHB4ENR_GPIOEEN_MASK        (1 << (RCC_AHB4ENR_GPIOEEN_SHIFT))
#define RCC_AHB4ENR_GPIOEEN_NO          (0 << (RCC_AHB4ENR_GPIOEEN_SHIFT))
#define RCC_AHB4ENR_GPIOEEN_YES         (1 << (RCC_AHB4ENR_GPIOEEN_SHIFT))
#define RCC_AHB4ENR_GPIODEN_SHIFT       (3)
#define RCC_AHB4ENR_GPIODEN_MASK        (1 << (RCC_AHB4ENR_GPIODEN_SHIFT))
#define RCC_AHB4ENR_GPIODEN_NO          (0 << (RCC_AHB4ENR_GPIODEN_SHIFT))
#define RCC_AHB4ENR_GPIODEN_YES         (1 << (RCC_AHB4ENR_GPIODEN_SHIFT))
#define RCC_AHB4ENR_GPIOCEN_SHIFT       (2)
#define RCC_AHB4ENR_GPIOCEN_MASK        (1 << (RCC_AHB4ENR_GPIOCEN_SHIFT))
#define RCC_AHB4ENR_GPIOCEN_NO          (0 << (RCC_AHB4ENR_GPIOCEN_SHIFT))
#define RCC_AHB4ENR_GPIOCEN_YES         (1 << (RCC_AHB4ENR_GPIOCEN_SHIFT))
#define RCC_AHB4ENR_GPIOBEN_SHIFT       (1)
#define RCC_AHB4ENR_GPIOBEN_MASK        (1 << (RCC_AHB4ENR_GPIOBEN_SHIFT))
#define RCC_AHB4ENR_GPIOBEN_NO          (0 << (RCC_AHB4ENR_GPIOBEN_SHIFT))
#define RCC_AHB4ENR_GPIOBEN_YES         (1 << (RCC_AHB4ENR_GPIOBEN_SHIFT))
#define RCC_AHB4ENR_GPIOAEN_SHIFT       (0)
#define RCC_AHB4ENR_GPIOAEN_MASK        (1 << (RCC_AHB4ENR_GPIOAEN_SHIFT))
#define RCC_AHB4ENR_GPIOAEN_NO          (0 << (RCC_AHB4ENR_GPIOAEN_SHIFT))
#define RCC_AHB4ENR_GPIOAEN_YES         (1 << (RCC_AHB4ENR_GPIOAEN_SHIFT))

  __IO uint32_t         APB3ENR;        /* 0xe4 */
  __IO uint32_t         APB1LENR;       /* 0xe8 */
#define RCC_APB1LENR_DAC12EN_SHIFT      (29)
#define RCC_APB1LENR_DAC12EN_MASK       (1 << (RCC_APB1LENR_DAC12EN_SHIFT))
#define RCC_APB1LENR_DAC12EN_NO         (0 << (RCC_APB1LENR_DAC12EN_SHIFT))
#define RCC_APB1LENR_DAC12EN_YES        (1 << (RCC_APB1LENR_DAC12EN_SHIFT))
#define RCC_APB1LENR_I2C3EN_SHIFT       (23)
#define RCC_APB1LENR_I2C3EN_MASK        (1 << (RCC_APB1LENR_I2C3EN_SHIFT))
#define RCC_APB1LENR_I2C3EN_NO          (0 << (RCC_APB1LENR_I2C3EN_SHIFT))
#define RCC_APB1LENR_I2C3EN_YES         (1 << (RCC_APB1LENR_I2C3EN_SHIFT))
#define RCC_APB1LENR_I2C2EN_SHIFT       (22)
#define RCC_APB1LENR_I2C2EN_MASK        (1 << (RCC_APB1LENR_I2C2EN_SHIFT))
#define RCC_APB1LENR_I2C2EN_NO          (0 << (RCC_APB1LENR_I2C2EN_SHIFT))
#define RCC_APB1LENR_I2C2EN_YES         (1 << (RCC_APB1LENR_I2C2EN_SHIFT))
#define RCC_APB1LENR_I2C1EN_SHIFT       (21)
#define RCC_APB1LENR_I2C1EN_MASK        (1 << (RCC_APB1LENR_I2C1EN_SHIFT))
#define RCC_APB1LENR_I2C1EN_NO          (0 << (RCC_APB1LENR_I2C1EN_SHIFT))
#define RCC_APB1LENR_I2C1EN_YES         (1 << (RCC_APB1LENR_I2C1EN_SHIFT))
#define RCC_APB1LENR_USART3EN_SHIFT     (18)
#define RCC_APB1LENR_USART3EN_MASK      (1 << (RCC_APB1LENR_USART3EN_SHIFT))
#define RCC_APB1LENR_USART3EN_NO        (0 << (RCC_APB1LENR_USART3EN_SHIFT))
#define RCC_APB1LENR_USART3EN_YES       (1 << (RCC_APB1LENR_USART3EN_SHIFT))
#define RCC_APB1LENR_USART2EN_SHIFT     (17)
#define RCC_APB1LENR_USART2EN_MASK      (1 << (RCC_APB1LENR_USART2EN_SHIFT))
#define RCC_APB1LENR_USART2EN_NO        (0 << (RCC_APB1LENR_USART2EN_SHIFT))
#define RCC_APB1LENR_USART2EN_YES       (1 << (RCC_APB1LENR_USART2EN_SHIFT))

#define RCC_APB1LENR_LPTIM1EN_SHIFT     (9)
#define RCC_APB1LENR_LPTIM1EN_MASK      (1 << (RCC_APB1LENR_LPTIM1EN_SHIFT))
#define RCC_APB1LENR_LPTIM1EN_NO        (0 << (RCC_APB1LENR_LPTIM1EN_SHIFT))
#define RCC_APB1LENR_LPTIM1EN_YES       (1 << (RCC_APB1LENR_LPTIM1EN_SHIFT))
#define RCC_APB1LENR_TIM14EN_SHIFT      (8)
#define RCC_APB1LENR_TIM14EN_MASK       (1 << (RCC_APB1LENR_TIM14EN_SHIFT))
#define RCC_APB1LENR_TIM14EN_NO         (0 << (RCC_APB1LENR_TIM14EN_SHIFT))
#define RCC_APB1LENR_TIM14EN_YES        (1 << (RCC_APB1LENR_TIM14EN_SHIFT))
#define RCC_APB1LENR_TIM13EN_SHIFT      (7)
#define RCC_APB1LENR_TIM13EN_MASK       (1 << (RCC_APB1LENR_TIM13EN_SHIFT))
#define RCC_APB1LENR_TIM13EN_NO         (0 << (RCC_APB1LENR_TIM13EN_SHIFT))
#define RCC_APB1LENR_TIM13EN_YES        (1 << (RCC_APB1LENR_TIM13EN_SHIFT))
#define RCC_APB1LENR_TIM12EN_SHIFT      (6)
#define RCC_APB1LENR_TIM12EN_MASK       (1 << (RCC_APB1LENR_TIM12EN_SHIFT))
#define RCC_APB1LENR_TIM12EN_NO         (0 << (RCC_APB1LENR_TIM12EN_SHIFT))
#define RCC_APB1LENR_TIM12EN_YES        (1 << (RCC_APB1LENR_TIM12EN_SHIFT))
#define RCC_APB1LENR_TIM7EN_SHIFT       (5)
#define RCC_APB1LENR_TIM7EN_MASK        (1 << (RCC_APB1LENR_TIM7EN_SHIFT))
#define RCC_APB1LENR_TIM7EN_NO          (0 << (RCC_APB1LENR_TIM7EN_SHIFT))
#define RCC_APB1LENR_TIM7EN_YES         (1 << (RCC_APB1LENR_TIM7EN_SHIFT))
#define RCC_APB1LENR_TIM6EN_SHIFT       (4)
#define RCC_APB1LENR_TIM6EN_MASK        (1 << (RCC_APB1LENR_TIM6EN_SHIFT))
#define RCC_APB1LENR_TIM6EN_NO          (0 << (RCC_APB1LENR_TIM6EN_SHIFT))
#define RCC_APB1LENR_TIM6EN_YES         (1 << (RCC_APB1LENR_TIM6EN_SHIFT))
#define RCC_APB1LENR_TIM5EN_SHIFT       (3)
#define RCC_APB1LENR_TIMEN_MASK        (1 << (RCC_APB1LENR_TIM5EN_SHIFT))
#define RCC_APB1LENR_TIM5EN_NO          (0 << (RCC_APB1LENR_TIM5EN_SHIFT))
#define RCC_APB1LENR_TIM5EN_YES         (1 << (RCC_APB1LENR_TIM5EN_SHIFT))
#define RCC_APB1LENR_TIM4EN_SHIFT       (2)
#define RCC_APB1LENR_TIM4EN_MASK        (1 << (RCC_APB1LENR_TIM4EN_SHIFT))
#define RCC_APB1LENR_TIM4EN_NO          (0 << (RCC_APB1LENR_TIM4EN_SHIFT))
#define RCC_APB1LENR_TIM4EN_YES         (1 << (RCC_APB1LENR_TIM4EN_SHIFT))
#define RCC_APB1LENR_TIM3EN_SHIFT       (1)
#define RCC_APB1LENR_TIM3EN_MASK        (1 << (RCC_APB1LENR_TIM3EN_SHIFT))
#define RCC_APB1LENR_TIM3EN_NO          (0 << (RCC_APB1LENR_TIM3EN_SHIFT))
#define RCC_APB1LENR_TIM3EN_YES         (1 << (RCC_APB1LENR_TIM3EN_SHIFT))
#define RCC_APB1LENR_TIM2EN_SHIFT       (0)
#define RCC_APB1LENR_TIM2EN_MASK        (1 << (RCC_APB1LENR_TIM2EN_SHIFT))
#define RCC_APB1LENR_TIM2EN_NO          (0 << (RCC_APB1LENR_TIM2EN_SHIFT))
#define RCC_APB1LENR_TIM2EN_YES         (1 << (RCC_APB1LENR_TIM2EN_SHIFT))

  __IO uint32_t         APB1HENR;       /* 0xec */
#define RCC_APB1HENR_FDCANEN_SHIFT      (8)
#define RCC_APB1HENR_FDCANEN_MASK       (1 << (RCC_APB1HENR_FDCANEN_SHIFT))
#define RCC_APB1HENR_FDCANEN_NO         (0 << (RCC_APB1HENR_FDCANEN_SHIFT))
#define RCC_APB1HENR_FDCANEN_YES        (1 << (RCC_APB1HENR_FDCANEN_SHIFT))
#define RCC_APB1HENR_MDIOSEN_SHIFT      (5)
#define RCC_APB1HENR_MDIOSEN_MASK       (1 << (RCC_APB1HENR_MDIOSEN_SHIFT))
#define RCC_APB1HENR_MDIOSEN_NO         (0 << (RCC_APB1HENR_MDIOSEN_SHIFT))
#define RCC_APB1HENR_MDIOSEN_YES        (1 << (RCC_APB1HENR_MDIOSEN_SHIFT))
#define RCC_APB1HENR_OPAMPEN_SHIFT      (4)
#define RCC_APB1HENR_OPAMPEN_MASK       (1 << (RCC_APB1HENR_OPAMPEN_SHIFT))
#define RCC_APB1HENR_OPAMPEN_NO         (0 << (RCC_APB1HENR_OPAMPEN_SHIFT))
#define RCC_APB1HENR_OPAMPEN_YES        (1 << (RCC_APB1HENR_OPAMPEN_SHIFT))
#define RCC_APB1HENR_SWPEN_SHIFT        (2)
#define RCC_APB1HENR_SWPEN_MASK         (1 << (RCC_APB1HENR_SWPEN_SHIFT))
#define RCC_APB1HENR_SWPEN_NO           (0 << (RCC_APB1HENR_SWPEN_SHIFT))
#define RCC_APB1HENR_SWPEN_YES          (1 << (RCC_APB1HENR_SWPEN_SHIFT))
#define RCC_APB1HENR_CRSEN_SHIFT        (1)
#define RCC_APB1HENR_CRSEN_MASK         (1 << (RCC_APB1HENR_CRSEN_SHIFT))
#define RCC_APB1HENR_CRSEN_NO           (0 << (RCC_APB1HENR_CRSEN_SHIFT))
#define RCC_APB1HENR_CRSEN_YES          (1 << (RCC_APB1HENR_CRSEN_SHIFT))
  __IO uint32_t         APB2ENR;        /* 0xf0 */
#define RCC_APB2ENR_SPI5EN_SHIFT        (20)
#define RCC_APB2ENR_SPI5EN_MASK         (1 << (RCC_APB2ENR_SPI5EN_SHIFT))
#define RCC_APB2ENR_SPI5EN_NO           (0 << (RCC_APB2ENR_SPI5EN_SHIFT))
#define RCC_APB2ENR_SPI5EN_YES          (1 << (RCC_APB2ENR_SPI5EN_SHIFT))
#define RCC_APB2ENR_TIM17EN_SHIFT       (18)
#define RCC_APB2ENR_TIM17EN_MASK        (1 << (RCC_APB2ENR_TIM17EN_SHIFT))
#define RCC_APB2ENR_TIM17EN_NO          (0 << (RCC_APB2ENR_TIM17EN_SHIFT))
#define RCC_APB2ENR_TIM17EN_YES         (1 << (RCC_APB2ENR_TIM17EN_SHIFT))
#define RCC_APB2ENR_TIM16EN_SHIFT       (17)
#define RCC_APB2ENR_TIM16EN_MASK        (1 << (RCC_APB2ENR_TIM16EN_SHIFT))
#define RCC_APB2ENR_TIM16EN_NO          (0 << (RCC_APB2ENR_TIM16EN_SHIFT))
#define RCC_APB2ENR_TIM16EN_YES         (1 << (RCC_APB2ENR_TIM16EN_SHIFT))
#define RCC_APB2ENR_TIM15EN_SHIFT       (16)
#define RCC_APB2ENR_TIM15EN_MASK        (1 << (RCC_APB2ENR_TIM15EN_SHIFT))
#define RCC_APB2ENR_TIM15EN_NO          (0 << (RCC_APB2ENR_TIM15EN_SHIFT))
#define RCC_APB2ENR_TIM15EN_YES         (1 << (RCC_APB2ENR_TIM15EN_SHIFT))
#define RCC_APB2ENR_SPI4EN_SHIFT        (13)
#define RCC_APB2ENR_SPI4EN_MASK         (1 << (RCC_APB2ENR_SPI4EN_SHIFT))
#define RCC_APB2ENR_SPI4EN_NO           (0 << (RCC_APB2ENR_SPI4EN_SHIFT))
#define RCC_APB2ENR_SPI4EN_YES          (1 << (RCC_APB2ENR_SPI4EN_SHIFT))
#define RCC_APB2ENR_SPI1EN_SHIFT        (12)
#define RCC_APB2ENR_SPI1EN_MASK         (1 << (RCC_APB2ENR_SPI1EN_SHIFT))
#define RCC_APB2ENR_SPI1EN_NO           (0 << (RCC_APB2ENR_SPI1EN_SHIFT))
#define RCC_APB2ENR_SPI1EN_YES          (1 << (RCC_APB2ENR_SPI1EN_SHIFT))
#define RCC_APB2ENR_TIM8EN_SHIFT        (1)
#define RCC_APB2ENR_TIM8EN_MASK         (1 << (RCC_APB2ENR_TIM8EN_SHIFT))
#define RCC_APB2ENR_TIM8EN_NO           (0 << (RCC_APB2ENR_TIM8EN_SHIFT))
#define RCC_APB2ENR_TIM8EN_YES          (1 << (RCC_APB2ENR_TIM8EN_SHIFT))
#define RCC_APB2ENR_TIM1EN_SHIFT        (0)
#define RCC_APB2ENR_TIM1EN_MASK         (1 << (RCC_APB2ENR_TIM1EN_SHIFT))
#define RCC_APB2ENR_TIM1EN_NO           (0 << (RCC_APB2ENR_TIM1EN_SHIFT))
#define RCC_APB2ENR_TIM1EN_YES          (1 << (RCC_APB2ENR_TIM1EN_SHIFT))

  __IO uint32_t         APB4ENR;        /* 0xf4 */
#define RCC_APB4ENR_SAI4EN_SHIFT        (21)
#define RCC_APB4ENR_SAI4EN_MASK         (1 << (RCC_APB4ENR_SAI4EN_SHIFT))
#define RCC_APB4ENR_SAI4EN_NO           (0 << (RCC_APB4ENR_SAI4EN_SHIFT))
#define RCC_APB4ENR_SAI4EN_YES          (1 << (RCC_APB4ENR_SAI4EN_SHIFT))
#define RCC_APB4ENR_RTCAPBEN_SHIFT      (16)
#define RCC_APB4ENR_RTCAPBEN_MASK       (1 << (RCC_APB4ENR_RTCAPBEN_SHIFT))
#define RCC_APB4ENR_RTCAPBEN_NO         (0 << (RCC_APB4ENR_RTCAPBEN_SHIFT))
#define RCC_APB4ENR_RTCAPBEN_YES        (1 << (RCC_APB4ENR_RTCAPBEN_SHIFT))
#define RCC_APB4ENR_VREFEN_SHIFT        (15)
#define RCC_APB4ENR_VREFEN_MASK         (1 << (RCC_APB4ENR_VREFEN_SHIFT))
#define RCC_APB4ENR_VREFEN_NO           (0 << (RCC_APB4ENR_VREFEN_SHIFT))
#define RCC_APB4ENR_VREFEN_YES          (1 << (RCC_APB4ENR_VREFEN_SHIFT))
#define RCC_APB4ENR_COMP12EN_SHIFT      (14)
#define RCC_APB4ENR_COMP12EN_MASK       (1 << (RCC_APB4ENR_COMP12EN_SHIFT))
#define RCC_APB4ENR_COMP12EN_NO         (0 << (RCC_APB4ENR_COMP12EN_SHIFT))
#define RCC_APB4ENR_COMP12EN_YES        (1 << (RCC_APB4ENR_COMP12EN_SHIFT))
#define RCC_APB4ENR_LPRTIM5EN_SHIFT     (12)
#define RCC_APB4ENR_LPRTIM5EN_MASK      (1 << (RCC_APB4ENR_LPRTIM5EN_SHIFT))
#define RCC_APB4ENR_LPRTIM5EN_NO        (0 << (RCC_APB4ENR_LPRTIM5EN_SHIFT))
#define RCC_APB4ENR_LPRTIM5EN_YES       (1 << (RCC_APB4ENR_LPRTIM5EN_SHIFT))
#define RCC_APB4ENR_LPRTIM4EN_SHIFT     (11)
#define RCC_APB4ENR_LPRTIM4EN_MASK      (1 << (RCC_APB4ENR_LPRTIM4EN_SHIFT))
#define RCC_APB4ENR_LPRTIM4EN_NO        (0 << (RCC_APB4ENR_LPRTIM4EN_SHIFT))
#define RCC_APB4ENR_LPRTIM4EN_YES       (1 << (RCC_APB4ENR_LPRTIM4EN_SHIFT))
#define RCC_APB4ENR_LPRTIM3EN_SHIFT     (10)
#define RCC_APB4ENR_LPRTIM3EN_MASK      (1 << (RCC_APB4ENR_LPRTIM3EN_SHIFT))
#define RCC_APB4ENR_LPRTIM3EN_NO        (0 << (RCC_APB4ENR_LPRTIM3EN_SHIFT))
#define RCC_APB4ENR_LPRTIM3EN_YES       (1 << (RCC_APB4ENR_LPRTIM3EN_SHIFT))
#define RCC_APB4ENR_LPRTIM2EN_SHIFT     (9)
#define RCC_APB4ENR_LPRTIM2EN_MASK      (1 << (RCC_APB4ENR_LPRTIM2EN_SHIFT))
#define RCC_APB4ENR_LPRTIM2EN_NO        (0 << (RCC_APB4ENR_LPRTIM2EN_SHIFT))
#define RCC_APB4ENR_LPRTIM2EN_YES       (1 << (RCC_APB4ENR_LPRTIM2EN_SHIFT))
#define RCC_APB4ENR_I2C4EN_SHIFT        (7)
#define RCC_APB4ENR_I2C4EN_MASK         (1 << (RCC_APB4ENR_I2C4EN_SHIFT))
#define RCC_APB4ENR_I2C4EN_NO           (0 << (RCC_APB4ENR_I2C4EN_SHIFT))
#define RCC_APB4ENR_I2C4EN_YES          (1 << (RCC_APB4ENR_I2C4EN_SHIFT))
#define RCC_APB4ENR_SPI6EN_SHIFT        (5)
#define RCC_APB4ENR_SPI6EN_MASK         (1 << (RCC_APB4ENR_SPI6EN_SHIFT))
#define RCC_APB4ENR_SPI6EN_NO           (0 << (RCC_APB4ENR_SPI6EN_SHIFT))
#define RCC_APB4ENR_SPI6EN_YES          (1 << (RCC_APB4ENR_SPI6EN_SHIFT))
#define RCC_APB4ENR_LPUART1EN_SHIFT     (3)
#define RCC_APB4ENR_LPUART1EN_MASK      (1 << (RCC_APB4ENR_LPUART1EN_SHIFT))
#define RCC_APB4ENR_LPUART1EN_NO        (0 << (RCC_APB4ENR_LPUART1EN_SHIFT))
#define RCC_APB4ENR_LPUART1EN_YES       (1 << (RCC_APB4ENR_LPUART1EN_SHIFT))
#define RCC_APB4ENR_SYSCFGEN_SHIFT      (1)
#define RCC_APB4ENR_SYSCFGEN_MASK       (1 << (RCC_APB4ENR_SYSCFGEN_SHIFT))
#define RCC_APB4ENR_SYSCFGEN_NO         (0 << (RCC_APB4ENR_SYSCFGEN_SHIFT))
#define RCC_APB4ENR_SYSCFGEN_YES        (1 << (RCC_APB4ENR_SYSCFGEN_SHIFT))
  uint32_t              resservedf8;

  
} stm32Dev_RCC;
#endif


#define CALCPLL(no, freqPllIn)      {     \
  m = (float)((RCC_PTR->PLLCKSELR & RCC_PLLCKSELR_DIVM ##no## _MASK)          \
                                    >> RCC_PLLCKSELR_DIVM ##no## _SHIFT); \
  n = (float)(((RCC_PTR->PLL ##no## DIVR & RCC_PLL ##no## DIVR_DIVN ##no## _MASK) \
                          >> RCC_PLL ##no## DIVR_DIVN ##no## _SHIFT) + 1);    \
  frac = 0.0; \
  if(RCC_PTR->PLLCFGR &  RCC_PLLCFGR_PLL ##no## RFRACEN_MASK) { \
    frac  = (float)((RCC_PTR->PLL ##no## FRACR \
                    & RCC_PLL ##no## FRACR_FRACN ##no## _MASK)    \
                    >> RCC_PLL ##no## FRACR_FRACN ##no## _SHIFT); \
    frac /= (float)RCC_PLL ##no## FRACR_FRACN ##no## _VALUE; \
  } \
  vco = (freqPllIn) / m * (n + frac); \
\
  /* div and store P, Q, R */ \
  div   = RCC_PTR->PLL ##no## DIVR & RCC_PLL1DIVR_DIVP1_MASK;   \
  div >>= RCC_PLL ##no## DIVR_DIVP ##no## _SHIFT;           \
  div  += 1;                                            \
  systemClk.pll ##no.P = (uint32_t) ((vco)/(float)div); \
\
  div   = RCC_PTR->PLL ##no## DIVR & RCC_PLL1DIVR_DIVQ1_MASK;   \
  div >>= RCC_PLL ##no## DIVR_DIVQ ##no## _SHIFT;           \
  div  += 1;                                            \
  systemClk.pll ##no.Q = (uint32_t) ((vco)/(float)div); \
\
  div   = RCC_PTR->PLL ##no## DIVR & RCC_PLL1DIVR_DIVR1_MASK;   \
  div >>= RCC_PLL ##no## DIVR_DIVR ##no## _SHIFT;           \
  div  += 1;                                            \
  systemClk.pll ##no.R = (uint32_t) ((vco)/(float)div); \
}
