Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 29 14:09:04 2023
| Host         : woosh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    18          
TIMING-18  Warning           Missing input or output delay  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (342)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (5)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (342)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: G/dbbl/u1/slow_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: G/dbbr/u1/slow_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[19]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[22]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[23]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[24]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[25]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[26]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[27]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.081        0.000                      0                  165        0.226        0.000                      0                  165        4.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.081        0.000                      0                  165        0.226        0.000                      0                  165        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 T1/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 1.048ns (19.647%)  route 4.286ns (80.353%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.565     5.086    T1/clock_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  T1/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  T1/state_reg[26]/Q
                         net (fo=2, routed)           0.769     6.312    T1/state_reg_n_1_[26]
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.436 f  T1/n_0_3_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.423     6.859    T1/n_0_3_BUFG_inst_i_7_n_1
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.983 f  T1/n_0_3_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.162     7.145    T1/n_0_3_BUFG_inst_i_6_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  T1/n_0_3_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.452     7.721    T1/n_0_3_BUFG_inst_i_3_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.845 r  T1/n_0_3_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.710     8.555    n_0_3_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.651 r  n_0_3_BUFG_inst/O
                         net (fo=40, routed)          1.769    10.420    T1/SR[0]
    SLICE_X34Y43         FDRE                                         r  T1/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.444    14.785    T1/clock_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  T1/state_reg[0]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.524    14.501    T1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 T1/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 1.048ns (19.647%)  route 4.286ns (80.353%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.565     5.086    T1/clock_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  T1/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  T1/state_reg[26]/Q
                         net (fo=2, routed)           0.769     6.312    T1/state_reg_n_1_[26]
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.436 f  T1/n_0_3_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.423     6.859    T1/n_0_3_BUFG_inst_i_7_n_1
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.983 f  T1/n_0_3_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.162     7.145    T1/n_0_3_BUFG_inst_i_6_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  T1/n_0_3_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.452     7.721    T1/n_0_3_BUFG_inst_i_3_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.845 r  T1/n_0_3_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.710     8.555    n_0_3_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.651 r  n_0_3_BUFG_inst/O
                         net (fo=40, routed)          1.769    10.420    T1/SR[0]
    SLICE_X35Y43         FDRE                                         r  T1/state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.444    14.785    T1/clock_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  T1/state_reg[5]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429    14.596    T1/state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 T1/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 1.048ns (19.647%)  route 4.286ns (80.353%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.565     5.086    T1/clock_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  T1/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  T1/state_reg[26]/Q
                         net (fo=2, routed)           0.769     6.312    T1/state_reg_n_1_[26]
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.436 f  T1/n_0_3_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.423     6.859    T1/n_0_3_BUFG_inst_i_7_n_1
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.983 f  T1/n_0_3_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.162     7.145    T1/n_0_3_BUFG_inst_i_6_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  T1/n_0_3_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.452     7.721    T1/n_0_3_BUFG_inst_i_3_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.845 r  T1/n_0_3_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.710     8.555    n_0_3_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.651 r  n_0_3_BUFG_inst/O
                         net (fo=40, routed)          1.769    10.420    T1/SR[0]
    SLICE_X35Y43         FDRE                                         r  T1/state_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.444    14.785    T1/clock_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  T1/state_reg[6]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429    14.596    T1/state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 T1/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 1.048ns (19.647%)  route 4.286ns (80.353%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.565     5.086    T1/clock_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  T1/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  T1/state_reg[26]/Q
                         net (fo=2, routed)           0.769     6.312    T1/state_reg_n_1_[26]
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.436 f  T1/n_0_3_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.423     6.859    T1/n_0_3_BUFG_inst_i_7_n_1
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.983 f  T1/n_0_3_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.162     7.145    T1/n_0_3_BUFG_inst_i_6_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  T1/n_0_3_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.452     7.721    T1/n_0_3_BUFG_inst_i_3_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.845 r  T1/n_0_3_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.710     8.555    n_0_3_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.651 r  n_0_3_BUFG_inst/O
                         net (fo=40, routed)          1.769    10.420    T1/SR[0]
    SLICE_X35Y43         FDRE                                         r  T1/state_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.444    14.785    T1/clock_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  T1/state_reg[7]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429    14.596    T1/state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 T1/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 1.048ns (19.647%)  route 4.286ns (80.353%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.565     5.086    T1/clock_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  T1/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  T1/state_reg[26]/Q
                         net (fo=2, routed)           0.769     6.312    T1/state_reg_n_1_[26]
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.436 f  T1/n_0_3_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.423     6.859    T1/n_0_3_BUFG_inst_i_7_n_1
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.983 f  T1/n_0_3_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.162     7.145    T1/n_0_3_BUFG_inst_i_6_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  T1/n_0_3_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.452     7.721    T1/n_0_3_BUFG_inst_i_3_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.845 r  T1/n_0_3_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.710     8.555    n_0_3_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.651 r  n_0_3_BUFG_inst/O
                         net (fo=40, routed)          1.769    10.420    T1/SR[0]
    SLICE_X35Y43         FDRE                                         r  T1/state_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.444    14.785    T1/clock_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  T1/state_reg[8]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429    14.596    T1/state_reg[8]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 T1/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.048ns (19.686%)  route 4.276ns (80.314%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.565     5.086    T1/clock_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  T1/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  T1/state_reg[26]/Q
                         net (fo=2, routed)           0.769     6.312    T1/state_reg_n_1_[26]
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.436 f  T1/n_0_3_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.423     6.859    T1/n_0_3_BUFG_inst_i_7_n_1
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.983 f  T1/n_0_3_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.162     7.145    T1/n_0_3_BUFG_inst_i_6_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  T1/n_0_3_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.452     7.721    T1/n_0_3_BUFG_inst_i_3_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.845 r  T1/n_0_3_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.710     8.555    n_0_3_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.651 r  n_0_3_BUFG_inst/O
                         net (fo=40, routed)          1.759    10.410    T1/SR[0]
    SLICE_X35Y44         FDRE                                         r  T1/state_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.444    14.785    T1/clock_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  T1/state_reg[10]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y44         FDRE (Setup_fdre_C_R)       -0.429    14.596    T1/state_reg[10]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 T1/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.048ns (19.686%)  route 4.276ns (80.314%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.565     5.086    T1/clock_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  T1/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  T1/state_reg[26]/Q
                         net (fo=2, routed)           0.769     6.312    T1/state_reg_n_1_[26]
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.436 f  T1/n_0_3_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.423     6.859    T1/n_0_3_BUFG_inst_i_7_n_1
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.983 f  T1/n_0_3_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.162     7.145    T1/n_0_3_BUFG_inst_i_6_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  T1/n_0_3_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.452     7.721    T1/n_0_3_BUFG_inst_i_3_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.845 r  T1/n_0_3_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.710     8.555    n_0_3_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.651 r  n_0_3_BUFG_inst/O
                         net (fo=40, routed)          1.759    10.410    T1/SR[0]
    SLICE_X35Y44         FDRE                                         r  T1/state_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.444    14.785    T1/clock_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  T1/state_reg[11]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y44         FDRE (Setup_fdre_C_R)       -0.429    14.596    T1/state_reg[11]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 T1/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.048ns (19.686%)  route 4.276ns (80.314%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.565     5.086    T1/clock_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  T1/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  T1/state_reg[26]/Q
                         net (fo=2, routed)           0.769     6.312    T1/state_reg_n_1_[26]
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.436 f  T1/n_0_3_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.423     6.859    T1/n_0_3_BUFG_inst_i_7_n_1
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.983 f  T1/n_0_3_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.162     7.145    T1/n_0_3_BUFG_inst_i_6_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  T1/n_0_3_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.452     7.721    T1/n_0_3_BUFG_inst_i_3_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.845 r  T1/n_0_3_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.710     8.555    n_0_3_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.651 r  n_0_3_BUFG_inst/O
                         net (fo=40, routed)          1.759    10.410    T1/SR[0]
    SLICE_X35Y44         FDRE                                         r  T1/state_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.444    14.785    T1/clock_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  T1/state_reg[12]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y44         FDRE (Setup_fdre_C_R)       -0.429    14.596    T1/state_reg[12]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 T1/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.048ns (19.686%)  route 4.276ns (80.314%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.565     5.086    T1/clock_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  T1/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  T1/state_reg[26]/Q
                         net (fo=2, routed)           0.769     6.312    T1/state_reg_n_1_[26]
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.436 f  T1/n_0_3_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.423     6.859    T1/n_0_3_BUFG_inst_i_7_n_1
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.983 f  T1/n_0_3_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.162     7.145    T1/n_0_3_BUFG_inst_i_6_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  T1/n_0_3_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.452     7.721    T1/n_0_3_BUFG_inst_i_3_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.845 r  T1/n_0_3_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.710     8.555    n_0_3_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.651 r  n_0_3_BUFG_inst/O
                         net (fo=40, routed)          1.759    10.410    T1/SR[0]
    SLICE_X35Y45         FDRE                                         r  T1/state_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.444    14.785    T1/clock_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  T1/state_reg[13]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    14.596    T1/state_reg[13]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 T1/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.048ns (19.686%)  route 4.276ns (80.314%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.565     5.086    T1/clock_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  T1/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  T1/state_reg[26]/Q
                         net (fo=2, routed)           0.769     6.312    T1/state_reg_n_1_[26]
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.436 f  T1/n_0_3_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.423     6.859    T1/n_0_3_BUFG_inst_i_7_n_1
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.983 f  T1/n_0_3_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.162     7.145    T1/n_0_3_BUFG_inst_i_6_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.269 f  T1/n_0_3_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.452     7.721    T1/n_0_3_BUFG_inst_i_3_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.845 r  T1/n_0_3_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.710     8.555    n_0_3_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.651 r  n_0_3_BUFG_inst/O
                         net (fo=40, routed)          1.759    10.410    T1/SR[0]
    SLICE_X35Y45         FDRE                                         r  T1/state_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.444    14.785    T1/clock_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  T1/state_reg[14]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    14.596    T1/state_reg[14]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                  4.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 G/current_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G/current_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.220%)  route 0.138ns (39.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.586     1.469    G/clock_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  G/current_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  G/current_mode_reg[0]/Q
                         net (fo=6, routed)           0.138     1.771    G/current_mode_reg_n_1_[0]
    SLICE_X6Y18          LUT6 (Prop_lut6_I5_O)        0.045     1.816 r  G/current_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    G/current_mode[0]_i_1_n_1
    SLICE_X6Y18          FDRE                                         r  G/current_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.855     1.982    G/clock_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  G/current_mode_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.121     1.590    G/current_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 G/current_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G/current_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.875%)  route 0.140ns (40.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.586     1.469    G/clock_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  G/current_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  G/current_mode_reg[0]/Q
                         net (fo=6, routed)           0.140     1.773    G/current_mode_reg_n_1_[0]
    SLICE_X6Y18          LUT6 (Prop_lut6_I5_O)        0.045     1.818 r  G/current_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.818    G/current_mode[1]_i_1_n_1
    SLICE_X6Y18          FDRE                                         r  G/current_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.855     1.982    G/clock_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  G/current_mode_reg[1]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.120     1.589    G/current_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 G/dbbr/u1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G/dbbr/u1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.231ns (67.126%)  route 0.113ns (32.874%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.587     1.470    G/dbbr/u1/clock_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  G/dbbr/u1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  G/dbbr/u1/counter_reg[13]/Q
                         net (fo=3, routed)           0.062     1.673    G/dbbr/u1/counter_reg[13]
    SLICE_X1Y19          LUT4 (Prop_lut4_I1_O)        0.045     1.718 f  G/dbbr/u1/slow_clk_i_2__0/O
                         net (fo=1, routed)           0.051     1.769    G/dbbr/u1/slow_clk_i_2__0_n_1
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.045     1.814 r  G/dbbr/u1/slow_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.814    G/dbbr/u1/slow_clk_i_1__0_n_1
    SLICE_X1Y19          FDRE                                         r  G/dbbr/u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.856     1.983    G/dbbr/u1/clock_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  G/dbbr/u1/slow_clk_reg/C
                         clock pessimism             -0.500     1.483    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.091     1.574    G/dbbr/u1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 T1/state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.562     1.445    T1/clock_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  T1/state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  T1/state_reg[12]/Q
                         net (fo=2, routed)           0.117     1.703    T1/state_reg_n_1_[12]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  T1/state0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.811    T1/state0_carry__1_n_5
    SLICE_X35Y44         FDRE                                         r  T1/state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.831     1.958    T1/clock_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  T1/state_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    T1/state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 T1/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.562     1.445    T1/clock_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  T1/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  T1/state_reg[8]/Q
                         net (fo=2, routed)           0.119     1.705    T1/state_reg_n_1_[8]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  T1/state0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.813    T1/state0_carry__0_n_5
    SLICE_X35Y43         FDRE                                         r  T1/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.831     1.958    T1/clock_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  T1/state_reg[8]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.550    T1/state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 T1/state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.562     1.445    T1/clock_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  T1/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  T1/state_reg[20]/Q
                         net (fo=2, routed)           0.120     1.706    T1/state_reg_n_1_[20]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  T1/state0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.814    T1/state0_carry__3_n_5
    SLICE_X35Y46         FDRE                                         r  T1/state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.831     1.958    T1/clock_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  T1/state_reg[20]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    T1/state_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 T1/state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.563     1.446    T1/clock_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  T1/state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  T1/state_reg[24]/Q
                         net (fo=2, routed)           0.120     1.707    T1/state_reg_n_1_[24]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  T1/state0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.815    T1/state0_carry__4_n_5
    SLICE_X35Y47         FDRE                                         r  T1/state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.832     1.959    T1/clock_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  T1/state_reg[24]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    T1/state_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 T1/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.561     1.444    T1/clock_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  T1/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  T1/state_reg[4]/Q
                         net (fo=2, routed)           0.120     1.705    T1/state_reg_n_1_[4]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  T1/state0_carry/O[3]
                         net (fo=1, routed)           0.000     1.813    T1/state0_carry_n_5
    SLICE_X35Y42         FDRE                                         r  T1/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.830     1.957    T1/clock_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  T1/state_reg[4]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.105     1.549    T1/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 T1/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.562     1.445    T1/clock_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  T1/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  T1/state_reg[5]/Q
                         net (fo=2, routed)           0.115     1.701    T1/state_reg_n_1_[5]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.816 r  T1/state0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.816    T1/state0_carry__0_n_8
    SLICE_X35Y43         FDRE                                         r  T1/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.831     1.958    T1/clock_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  T1/state_reg[5]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.550    T1/state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 T1/state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.562     1.445    T1/clock_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  T1/state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  T1/state_reg[9]/Q
                         net (fo=2, routed)           0.115     1.701    T1/state_reg_n_1_[9]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.816 r  T1/state0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.816    T1/state0_carry__1_n_8
    SLICE_X35Y44         FDRE                                         r  T1/state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.831     1.958    T1/clock_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  T1/state_reg[9]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    T1/state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y18    G/current_mode_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y18    G/current_mode_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y19    G/led_reg[10]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y19    G/led_reg[10]_lopt_replica/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y18    G/led_reg[10]_lopt_replica_2/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18    G/led_reg[10]_lopt_replica_3/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18    G/led_reg[10]_lopt_replica_4/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18    G/led_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y19    G/led_reg[5]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18    G/current_mode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18    G/current_mode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18    G/current_mode_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18    G/current_mode_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19    G/led_reg[10]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19    G/led_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19    G/led_reg[10]_lopt_replica/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19    G/led_reg[10]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    G/led_reg[10]_lopt_replica_2/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    G/led_reg[10]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18    G/current_mode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18    G/current_mode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18    G/current_mode_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18    G/current_mode_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19    G/led_reg[10]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19    G/led_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19    G/led_reg[10]_lopt_replica/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19    G/led_reg[10]_lopt_replica/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    G/led_reg[10]_lopt_replica_2/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    G/led_reg[10]_lopt_replica_2/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1/second_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.735ns  (logic 4.858ns (45.251%)  route 5.877ns (54.749%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE                         0.000     0.000 r  T1/second_reg[2]/C
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  T1/second_reg[2]/Q
                         net (fo=11, routed)          1.306     1.725    T1/second[2]
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.325     2.050 r  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.170     3.220    T1/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X36Y46         LUT4 (Prop_lut4_I3_O)        0.376     3.596 r  T1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.401     6.997    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    10.735 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.735    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/second_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.425ns  (logic 4.855ns (46.574%)  route 5.570ns (53.426%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE                         0.000     0.000 r  T1/second_reg[2]/C
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  T1/second_reg[2]/Q
                         net (fo=11, routed)          1.306     1.725    T1/second[2]
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.325     2.050 r  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.762     2.812    T1/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.377     3.189 r  T1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.502     6.691    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    10.425 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.425    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/second_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.346ns  (logic 4.846ns (46.838%)  route 5.500ns (53.162%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE                         0.000     0.000 r  T1/second_reg[2]/C
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T1/second_reg[2]/Q
                         net (fo=11, routed)          1.306     1.725    T1/second[2]
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.325     2.050 f  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.757     2.807    T1/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X36Y46         LUT4 (Prop_lut4_I3_O)        0.374     3.181 r  T1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.437     6.618    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    10.346 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.346    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/second_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.298ns  (logic 4.603ns (44.695%)  route 5.695ns (55.305%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE                         0.000     0.000 r  T1/second_reg[2]/C
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  T1/second_reg[2]/Q
                         net (fo=11, routed)          1.306     1.725    T1/second[2]
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.325     2.050 r  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.170     3.220    T1/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.348     3.568 r  T1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.220     6.787    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.298 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.298    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/second_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.127ns  (logic 4.596ns (45.389%)  route 5.530ns (54.611%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE                         0.000     0.000 r  T1/second_reg[2]/C
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  T1/second_reg[2]/Q
                         net (fo=11, routed)          1.306     1.725    T1/second[2]
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.325     2.050 r  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.762     2.812    T1/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X36Y46         LUT4 (Prop_lut4_I3_O)        0.348     3.160 r  T1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.462     6.622    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.127 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.127    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/second_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.090ns  (logic 4.627ns (45.859%)  route 5.463ns (54.141%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE                         0.000     0.000 r  T1/second_reg[2]/C
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  T1/second_reg[2]/Q
                         net (fo=11, routed)          1.306     1.725    T1/second[2]
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.325     2.050 r  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.758     2.807    T1/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.348     3.155 r  T1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.400     6.555    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.090 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.090    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/second_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.918ns  (logic 4.621ns (46.592%)  route 5.297ns (53.408%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE                         0.000     0.000 r  T1/second_reg[2]/C
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T1/second_reg[2]/Q
                         net (fo=11, routed)          1.306     1.725    T1/second[2]
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.325     2.050 f  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.757     2.807    T1/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X36Y46         LUT4 (Prop_lut4_I3_O)        0.348     3.155 r  T1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.234     6.389    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.918 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.918    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/third_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.469ns  (logic 1.185ns (21.666%)  route 4.284ns (78.334%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE                         0.000     0.000 r  T1/first_reg[0]/C
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  T1/first_reg[0]/Q
                         net (fo=14, routed)          1.152     1.608    T1/first[0]
    SLICE_X31Y47         LUT4 (Prop_lut4_I3_O)        0.149     1.757 r  T1/second[2]_i_8/O
                         net (fo=5, routed)           0.709     2.467    T1/tffU/second_reg[1]_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I4_O)        0.332     2.799 r  T1/tffU/first[3]_i_11/O
                         net (fo=4, routed)           1.130     3.928    T1/tffU/first[3]_i_11_n_1
    SLICE_X31Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.052 r  T1/tffU/first[3]_i_4/O
                         net (fo=8, routed)           1.293     5.345    T1/tffU/first[3]_i_4_n_1
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     5.469 r  T1/tffU/third[1]_i_1/O
                         net (fo=1, routed)           0.000     5.469    T1/third[1]
    SLICE_X34Y47         FDRE                                         r  T1/third_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.349ns  (logic 1.185ns (22.152%)  route 4.164ns (77.848%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE                         0.000     0.000 r  T1/first_reg[0]/C
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  T1/first_reg[0]/Q
                         net (fo=14, routed)          1.152     1.608    T1/first[0]
    SLICE_X31Y47         LUT4 (Prop_lut4_I3_O)        0.149     1.757 r  T1/second[2]_i_8/O
                         net (fo=5, routed)           0.709     2.467    T1/tffU/second_reg[1]_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I4_O)        0.332     2.799 r  T1/tffU/first[3]_i_11/O
                         net (fo=4, routed)           1.130     3.928    T1/tffU/first[3]_i_11_n_1
    SLICE_X31Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.052 r  T1/tffU/first[3]_i_4/O
                         net (fo=8, routed)           1.173     5.225    T1/tffU/first[3]_i_4_n_1
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.349 r  T1/tffU/second[0]_i_1/O
                         net (fo=1, routed)           0.000     5.349    T1/second__0[0]
    SLICE_X33Y47         FDRE                                         r  T1/second_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/third_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.268ns  (logic 1.185ns (22.493%)  route 4.083ns (77.507%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE                         0.000     0.000 r  T1/first_reg[0]/C
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  T1/first_reg[0]/Q
                         net (fo=14, routed)          1.152     1.608    T1/first[0]
    SLICE_X31Y47         LUT4 (Prop_lut4_I3_O)        0.149     1.757 r  T1/second[2]_i_8/O
                         net (fo=5, routed)           0.709     2.467    T1/tffU/second_reg[1]_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I4_O)        0.332     2.799 r  T1/tffU/first[3]_i_11/O
                         net (fo=4, routed)           1.130     3.928    T1/tffU/first[3]_i_11_n_1
    SLICE_X31Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.052 r  T1/tffU/first[3]_i_4/O
                         net (fo=8, routed)           1.092     5.144    T1/tffU/first[3]_i_4_n_1
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124     5.268 r  T1/tffU/third[0]_i_1/O
                         net (fo=1, routed)           0.000     5.268    T1/third[0]
    SLICE_X34Y47         FDRE                                         r  T1/third_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G/dbbl/d0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G/dbbl/d1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  G/dbbl/d0/Q_reg/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  G/dbbl/d0/Q_reg/Q
                         net (fo=1, routed)           0.170     0.311    G/dbbl/d1/Q_reg_1
    SLICE_X5Y19          FDRE                                         r  G/dbbl/d1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.793%)  route 0.173ns (48.207%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE                         0.000     0.000 r  T1/first_reg[0]/C
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/first_reg[0]/Q
                         net (fo=14, routed)          0.173     0.314    T1/tffU/first_reg[2][0]
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.045     0.359 r  T1/tffU/first[1]_i_1/O
                         net (fo=1, routed)           0.000     0.359    T1/first_0[1]
    SLICE_X33Y45         FDRE                                         r  T1/first_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G/dbbl/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G/dbbl/d2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.141ns (36.013%)  route 0.251ns (63.987%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  G/dbbl/d1/Q_reg/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  G/dbbl/d1/Q_reg/Q
                         net (fo=7, routed)           0.251     0.392    G/dbbl/d2/Q_reg_1
    SLICE_X5Y19          FDRE                                         r  G/dbbl/d2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G/dbbr/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G/dbbr/d2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.141ns (29.218%)  route 0.342ns (70.782%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  G/dbbr/d1/Q_reg/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  G/dbbr/d1/Q_reg/Q
                         net (fo=4, routed)           0.342     0.483    G/dbbr/d2/Q1
    SLICE_X1Y18          FDRE                                         r  G/dbbr/d2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G/dbbr/d0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G/dbbr/d1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.511ns  (logic 0.141ns (27.577%)  route 0.370ns (72.423%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  G/dbbr/d0/Q_reg/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  G/dbbr/d0/Q_reg/Q
                         net (fo=1, routed)           0.370     0.511    G/dbbr/d1/Q_reg_0
    SLICE_X1Y18          FDRE                                         r  G/dbbr/d1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            G/dbbr/d0/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.219ns (39.924%)  route 0.330ns (60.076%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           0.330     0.549    G/dbbr/d0/btnR_IBUF
    SLICE_X1Y18          FDRE                                         r  G/dbbr/d0/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            G/dbbl/d0/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.219ns (38.321%)  route 0.353ns (61.679%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           0.353     0.572    G/dbbl/d0/btnL_IBUF
    SLICE_X5Y19          FDRE                                         r  G/dbbl/d0/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/third_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.276ns (43.681%)  route 0.356ns (56.319%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE                         0.000     0.000 r  T1/third_reg[3]/C
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  T1/third_reg[3]/Q
                         net (fo=9, routed)           0.175     0.316    T1/tffD/second[3]_i_2_0[3]
    SLICE_X31Y46         LUT6 (Prop_lut6_I2_O)        0.045     0.361 r  T1/tffD/first[3]_i_10/O
                         net (fo=2, routed)           0.060     0.421    T1/tffU/third_reg[3]
    SLICE_X31Y46         LUT6 (Prop_lut6_I2_O)        0.045     0.466 r  T1/tffU/first[3]_i_4/O
                         net (fo=8, routed)           0.121     0.587    T1/tffU/first[3]_i_4_n_1
    SLICE_X32Y45         LUT6 (Prop_lut6_I0_O)        0.045     0.632 r  T1/tffU/third[3]_i_1/O
                         net (fo=1, routed)           0.000     0.632    T1/third[3]
    SLICE_X32Y45         FDRE                                         r  T1/third_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/third_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.276ns (43.612%)  route 0.357ns (56.388%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE                         0.000     0.000 r  T1/third_reg[3]/C
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  T1/third_reg[3]/Q
                         net (fo=9, routed)           0.175     0.316    T1/tffD/second[3]_i_2_0[3]
    SLICE_X31Y46         LUT6 (Prop_lut6_I2_O)        0.045     0.361 r  T1/tffD/first[3]_i_10/O
                         net (fo=2, routed)           0.060     0.421    T1/tffU/third_reg[3]
    SLICE_X31Y46         LUT6 (Prop_lut6_I2_O)        0.045     0.466 r  T1/tffU/first[3]_i_4/O
                         net (fo=8, routed)           0.122     0.588    T1/tffU/first[3]_i_4_n_1
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.045     0.633 r  T1/tffU/third[2]_i_1/O
                         net (fo=1, routed)           0.000     0.633    T1/third[2]
    SLICE_X32Y45         FDRE                                         r  T1/third_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/third_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.254ns (37.349%)  route 0.426ns (62.651%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE                         0.000     0.000 r  T1/third_reg[1]/C
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  T1/third_reg[1]/Q
                         net (fo=10, routed)          0.314     0.478    T1/tffU/Q[1]
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.523 r  T1/tffU/third[1]_i_3/O
                         net (fo=1, routed)           0.112     0.635    T1/tffU/third[1]_i_3_n_1
    SLICE_X34Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.680 r  T1/tffU/third[1]_i_1/O
                         net (fo=1, routed)           0.000     0.680    T1/third[1]
    SLICE_X34Y47         FDRE                                         r  T1/third_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.111ns  (logic 4.698ns (46.467%)  route 5.413ns (53.533%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.564     5.085    T1/clock_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  T1/state_reg[16]/Q
                         net (fo=10, routed)          0.727     6.268    T1/state_reg_n_1_[16]
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.150     6.418 r  T1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.184     7.602    T1/seg_OBUF[6]_inst_i_5_n_1
    SLICE_X36Y46         LUT4 (Prop_lut4_I3_O)        0.358     7.960 r  T1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.502    11.462    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    15.197 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.197    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.041ns  (logic 4.690ns (46.708%)  route 5.351ns (53.292%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.564     5.085    T1/clock_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  T1/state_reg[16]/Q
                         net (fo=10, routed)          0.876     6.417    T1/state_reg_n_1_[16]
    SLICE_X34Y46         LUT5 (Prop_lut5_I2_O)        0.150     6.567 r  T1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.038     7.605    T1/seg_OBUF[6]_inst_i_4_n_1
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.356     7.961 r  T1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.437    11.398    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    15.126 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.126    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.022ns  (logic 4.700ns (46.892%)  route 5.323ns (53.108%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.564     5.085    T1/clock_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  T1/state_reg[16]/Q
                         net (fo=10, routed)          0.876     6.417    T1/state_reg_n_1_[16]
    SLICE_X34Y46         LUT5 (Prop_lut5_I2_O)        0.150     6.567 r  T1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.046     7.613    T1/seg_OBUF[6]_inst_i_4_n_1
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.356     7.969 r  T1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.401    11.370    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    15.107 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.107    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.812ns  (logic 4.438ns (45.235%)  route 5.374ns (54.765%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.564     5.085    T1/clock_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  T1/state_reg[16]/Q
                         net (fo=10, routed)          0.727     6.268    T1/state_reg_n_1_[16]
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.150     6.418 r  T1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.184     7.602    T1/seg_OBUF[6]_inst_i_5_n_1
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.328     7.930 r  T1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.462    11.393    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.897 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.897    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.781ns  (logic 4.469ns (45.692%)  route 5.312ns (54.308%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.564     5.085    T1/clock_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  T1/state_reg[16]/Q
                         net (fo=10, routed)          0.727     6.268    T1/state_reg_n_1_[16]
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.150     6.418 f  T1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.186     7.604    T1/seg_OBUF[6]_inst_i_5_n_1
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.328     7.932 r  T1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.400    11.331    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.866 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.866    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.611ns  (logic 4.463ns (46.437%)  route 5.148ns (53.563%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.564     5.085    T1/clock_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  T1/state_reg[16]/Q
                         net (fo=10, routed)          0.876     6.417    T1/state_reg_n_1_[16]
    SLICE_X34Y46         LUT5 (Prop_lut5_I2_O)        0.150     6.567 r  T1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.038     7.605    T1/seg_OBUF[6]_inst_i_4_n_1
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.328     7.933 r  T1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.234    11.167    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.696 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.696    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.586ns  (logic 4.445ns (46.368%)  route 5.141ns (53.632%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.564     5.085    T1/clock_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  T1/state_reg[16]/Q
                         net (fo=10, routed)          0.876     6.417    T1/state_reg_n_1_[16]
    SLICE_X34Y46         LUT5 (Prop_lut5_I2_O)        0.150     6.567 r  T1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.046     7.613    T1/seg_OBUF[6]_inst_i_4_n_1
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.328     7.941 r  T1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.220    11.160    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.671 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.671    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.305ns  (logic 4.090ns (49.249%)  route 4.215ns (50.751%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.564     5.085    T1/clock_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  T1/state_reg[16]/Q
                         net (fo=10, routed)          0.876     6.417    T1/state_reg_n_1_[16]
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.541 r  T1/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.339     9.880    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    13.391 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.391    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G/led_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.111ns  (logic 4.026ns (49.641%)  route 4.085ns (50.359%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.623     5.144    G/clock_IBUF_BUFG
    SLICE_X6Y19          FDSE                                         r  G/led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDSE (Prop_fdse_C_Q)         0.518     5.662 r  G/led_reg[10]/Q
                         net (fo=1, routed)           4.085     9.747    led_OBUF[6]
    V3                   OBUF (Prop_obuf_I_O)         3.508    13.255 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.255    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.017ns  (logic 4.335ns (54.074%)  route 3.682ns (45.926%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.564     5.085    T1/clock_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  T1/state_reg[16]/Q
                         net (fo=10, routed)          0.866     6.407    T1/state_reg_n_1_[16]
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.152     6.559 r  T1/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.816     9.375    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.727    13.102 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.102    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1/tffC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.186ns (37.942%)  route 0.304ns (62.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.563     1.446    T1/tffC/clock_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  T1/tffC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  T1/tffC/Q_reg/Q
                         net (fo=6, routed)           0.304     1.891    T1/tffU/first_reg[1]
    SLICE_X33Y45         LUT6 (Prop_lut6_I1_O)        0.045     1.936 r  T1/tffU/first[1]_i_1/O
                         net (fo=1, routed)           0.000     1.936    T1/first_0[1]
    SLICE_X33Y45         FDRE                                         r  T1/first_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffU/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/third_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.566ns  (logic 0.231ns (40.805%)  route 0.335ns (59.195%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.563     1.446    T1/tffU/clock_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  T1/tffU/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  T1/tffU/Q_reg/Q
                         net (fo=21, routed)          0.214     1.801    T1/tffU/Q_reg_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.846 r  T1/tffU/first[3]_i_4/O
                         net (fo=8, routed)           0.121     1.967    T1/tffU/first[3]_i_4_n_1
    SLICE_X32Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.012 r  T1/tffU/third[3]_i_1/O
                         net (fo=1, routed)           0.000     2.012    T1/third[3]
    SLICE_X32Y45         FDRE                                         r  T1/third_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffU/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/third_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.231ns (40.733%)  route 0.336ns (59.267%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.563     1.446    T1/tffU/clock_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  T1/tffU/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  T1/tffU/Q_reg/Q
                         net (fo=21, routed)          0.214     1.801    T1/tffU/Q_reg_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.846 r  T1/tffU/first[3]_i_4/O
                         net (fo=8, routed)           0.122     1.968    T1/tffU/first[3]_i_4_n_1
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.045     2.013 r  T1/tffU/third[2]_i_1/O
                         net (fo=1, routed)           0.000     2.013    T1/third[2]
    SLICE_X32Y45         FDRE                                         r  T1/third_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffU/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.646ns  (logic 0.296ns (45.802%)  route 0.350ns (54.198%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.563     1.446    T1/tffU/clock_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  T1/tffU/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  T1/tffU/Q_reg/Q
                         net (fo=21, routed)          0.204     1.791    T1/tffC/first_reg[0]_0
    SLICE_X31Y45         LUT4 (Prop_lut4_I2_O)        0.048     1.839 f  T1/tffC/first[0]_i_2/O
                         net (fo=1, routed)           0.147     1.985    T1/tffU/first_reg[0]
    SLICE_X32Y46         LUT6 (Prop_lut6_I5_O)        0.107     2.092 r  T1/tffU/first[0]_i_1/O
                         net (fo=1, routed)           0.000     2.092    T1/first_0[0]
    SLICE_X32Y46         FDRE                                         r  T1/first_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffU/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.231ns (35.588%)  route 0.418ns (64.412%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.563     1.446    T1/tffU/clock_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  T1/tffU/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  T1/tffU/Q_reg/Q
                         net (fo=21, routed)          0.214     1.801    T1/tffU/Q_reg_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.846 r  T1/tffU/first[3]_i_4/O
                         net (fo=8, routed)           0.204     2.050    T1/tffU/first[3]_i_4_n_1
    SLICE_X32Y46         LUT6 (Prop_lut6_I2_O)        0.045     2.095 r  T1/tffU/first[3]_i_1/O
                         net (fo=1, routed)           0.000     2.095    T1/first_0[3]
    SLICE_X32Y46         FDRE                                         r  T1/first_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffU/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/second_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.684ns  (logic 0.231ns (33.771%)  route 0.453ns (66.229%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.563     1.446    T1/tffU/clock_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  T1/tffU/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  T1/tffU/Q_reg/Q
                         net (fo=21, routed)          0.269     1.856    T1/tffU/Q_reg_0
    SLICE_X33Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.901 r  T1/tffU/second[3]_i_2/O
                         net (fo=5, routed)           0.184     2.085    T1/tffU/second[3]_i_2_n_1
    SLICE_X32Y46         LUT6 (Prop_lut6_I3_O)        0.045     2.130 r  T1/tffU/second[3]_i_1/O
                         net (fo=1, routed)           0.000     2.130    T1/second__0[3]
    SLICE_X32Y46         FDRE                                         r  T1/second_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffU/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/second_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.685ns  (logic 0.231ns (33.743%)  route 0.454ns (66.257%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.563     1.446    T1/tffU/clock_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  T1/tffU/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  T1/tffU/Q_reg/Q
                         net (fo=21, routed)          0.347     1.935    T1/tffD/second_reg[0]_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.980 r  T1/tffD/second[2]_i_4/O
                         net (fo=6, routed)           0.106     2.086    T1/tffU/second_reg[0]
    SLICE_X33Y47         LUT6 (Prop_lut6_I5_O)        0.045     2.131 r  T1/tffU/second[0]_i_1/O
                         net (fo=1, routed)           0.000     2.131    T1/second__0[0]
    SLICE_X33Y47         FDRE                                         r  T1/second_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffU/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/second_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.726ns  (logic 0.231ns (31.797%)  route 0.495ns (68.203%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.563     1.446    T1/tffU/clock_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  T1/tffU/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  T1/tffU/Q_reg/Q
                         net (fo=21, routed)          0.286     1.873    T1/tffU/Q_reg_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.918 r  T1/tffU/second[2]_i_3/O
                         net (fo=5, routed)           0.210     2.128    T1/tffU/second[2]_i_3_n_1
    SLICE_X33Y46         LUT5 (Prop_lut5_I4_O)        0.045     2.173 r  T1/tffU/second[1]_i_1/O
                         net (fo=1, routed)           0.000     2.173    T1/second__0[1]
    SLICE_X33Y46         FDRE                                         r  T1/second_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffU/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/second_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.729ns  (logic 0.234ns (32.077%)  route 0.495ns (67.923%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.563     1.446    T1/tffU/clock_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  T1/tffU/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  T1/tffU/Q_reg/Q
                         net (fo=21, routed)          0.286     1.873    T1/tffU/Q_reg_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.918 r  T1/tffU/second[2]_i_3/O
                         net (fo=5, routed)           0.210     2.128    T1/tffU/second[2]_i_3_n_1
    SLICE_X33Y46         LUT5 (Prop_lut5_I2_O)        0.048     2.176 r  T1/tffU/second[2]_i_1/O
                         net (fo=1, routed)           0.000     2.176    T1/second__0[2]
    SLICE_X33Y46         FDRE                                         r  T1/second_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.737ns  (logic 0.231ns (31.340%)  route 0.506ns (68.660%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.563     1.446    T1/tffC/clock_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  T1/tffC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  T1/tffC/Q_reg/Q
                         net (fo=6, routed)           0.137     1.724    T1/tffU/first_reg[1]
    SLICE_X33Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.769 r  T1/tffU/first[2]_i_3/O
                         net (fo=1, routed)           0.220     1.989    T1/tffU/first[2]_i_3_n_1
    SLICE_X33Y45         LUT3 (Prop_lut3_I1_O)        0.045     2.034 r  T1/tffU/first[2]_i_1/O
                         net (fo=1, routed)           0.149     2.183    T1/first_0[2]
    SLICE_X33Y45         FDRE                                         r  T1/first_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            T1/tffD/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.706ns  (logic 1.576ns (33.496%)  route 3.130ns (66.504%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           3.130     4.582    T1/tffD/btnD_IBUF
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.124     4.706 r  T1/tffD/Q_i_1__1/O
                         net (fo=1, routed)           0.000     4.706    T1/tffD/Q_i_1__1_n_1
    SLICE_X31Y45         FDRE                                         r  T1/tffD/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.445     4.786    T1/tffD/clock_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  T1/tffD/Q_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            T1/tffC/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.704ns  (logic 1.565ns (33.275%)  route 3.139ns (66.725%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           3.139     4.580    T1/tffC/btnC_IBUF
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.124     4.704 r  T1/tffC/Q_i_1/O
                         net (fo=1, routed)           0.000     4.704    T1/tffC/Q_i_1_n_1
    SLICE_X31Y45         FDRE                                         r  T1/tffC/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.445     4.786    T1/tffC/clock_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  T1/tffC/Q_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            T1/tffU/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.394ns  (logic 1.578ns (35.909%)  route 2.816ns (64.091%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.816     4.270    T1/tffU/btnU_IBUF
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.394 r  T1/tffU/Q_i_1__0/O
                         net (fo=1, routed)           0.000     4.394    T1/tffU/Q_i_1__0_n_1
    SLICE_X31Y46         FDRE                                         r  T1/tffU/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.445     4.786    T1/tffU/clock_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  T1/tffU/Q_reg/C

Slack:                    inf
  Source:                 G/dbbl/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G/led_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.528ns  (logic 0.608ns (24.049%)  route 1.920ns (75.951%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  G/dbbl/d1/Q_reg/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  G/dbbl/d1/Q_reg/Q
                         net (fo=7, routed)           0.679     1.135    G/dbbl/d2/Q_reg_1
    SLICE_X5Y19          LUT4 (Prop_lut4_I1_O)        0.152     1.287 r  G/dbbl/d2/led[10]_i_1/O
                         net (fo=10, routed)          1.241     2.528    G/dbbl_n_6
    SLICE_X6Y19          FDSE                                         r  G/led_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.506     4.847    G/clock_IBUF_BUFG
    SLICE_X6Y19          FDSE                                         r  G/led_reg[10]/C

Slack:                    inf
  Source:                 G/dbbl/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G/led_reg[10]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.528ns  (logic 0.608ns (24.049%)  route 1.920ns (75.951%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  G/dbbl/d1/Q_reg/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  G/dbbl/d1/Q_reg/Q
                         net (fo=7, routed)           0.679     1.135    G/dbbl/d2/Q_reg_1
    SLICE_X5Y19          LUT4 (Prop_lut4_I1_O)        0.152     1.287 r  G/dbbl/d2/led[10]_i_1/O
                         net (fo=10, routed)          1.241     2.528    G/dbbl_n_6
    SLICE_X6Y19          FDSE                                         r  G/led_reg[10]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.506     4.847    G/clock_IBUF_BUFG
    SLICE_X6Y19          FDSE                                         r  G/led_reg[10]_lopt_replica/C

Slack:                    inf
  Source:                 G/dbbl/d2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G/led_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.424ns  (logic 0.580ns (23.928%)  route 1.844ns (76.072%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  G/dbbl/d2/Q_reg/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  G/dbbl/d2/Q_reg/Q
                         net (fo=6, routed)           1.029     1.485    G/dbbl/d1/led_reg[5]
    SLICE_X5Y18          LUT6 (Prop_lut6_I1_O)        0.124     1.609 r  G/dbbl/d1/led[10]_i_2/O
                         net (fo=10, routed)          0.815     2.424    G/p_0_out[10]
    SLICE_X6Y19          FDSE                                         r  G/led_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.506     4.847    G/clock_IBUF_BUFG
    SLICE_X6Y19          FDSE                                         r  G/led_reg[10]/C

Slack:                    inf
  Source:                 G/dbbl/d2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G/led_reg[10]_lopt_replica/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.424ns  (logic 0.580ns (23.928%)  route 1.844ns (76.072%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  G/dbbl/d2/Q_reg/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  G/dbbl/d2/Q_reg/Q
                         net (fo=6, routed)           1.029     1.485    G/dbbl/d1/led_reg[5]
    SLICE_X5Y18          LUT6 (Prop_lut6_I1_O)        0.124     1.609 r  G/dbbl/d1/led[10]_i_2/O
                         net (fo=10, routed)          0.815     2.424    G/p_0_out[10]
    SLICE_X6Y19          FDSE                                         r  G/led_reg[10]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.506     4.847    G/clock_IBUF_BUFG
    SLICE_X6Y19          FDSE                                         r  G/led_reg[10]_lopt_replica/C

Slack:                    inf
  Source:                 G/dbbl/d2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G/led_reg[10]_lopt_replica_2/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.149ns  (logic 0.580ns (26.993%)  route 1.569ns (73.007%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  G/dbbl/d2/Q_reg/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  G/dbbl/d2/Q_reg/Q
                         net (fo=6, routed)           1.029     1.485    G/dbbl/d1/led_reg[5]
    SLICE_X5Y18          LUT6 (Prop_lut6_I1_O)        0.124     1.609 r  G/dbbl/d1/led[10]_i_2/O
                         net (fo=10, routed)          0.539     2.149    G/p_0_out[10]
    SLICE_X3Y18          FDSE                                         r  G/led_reg[10]_lopt_replica_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.509     4.850    G/clock_IBUF_BUFG
    SLICE_X3Y18          FDSE                                         r  G/led_reg[10]_lopt_replica_2/C

Slack:                    inf
  Source:                 G/dbbl/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G/led_reg[10]_lopt_replica_2/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.112ns  (logic 0.608ns (28.787%)  route 1.504ns (71.213%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  G/dbbl/d1/Q_reg/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  G/dbbl/d1/Q_reg/Q
                         net (fo=7, routed)           0.679     1.135    G/dbbl/d2/Q_reg_1
    SLICE_X5Y19          LUT4 (Prop_lut4_I1_O)        0.152     1.287 r  G/dbbl/d2/led[10]_i_1/O
                         net (fo=10, routed)          0.825     2.112    G/dbbl_n_6
    SLICE_X3Y18          FDSE                                         r  G/led_reg[10]_lopt_replica_2/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.509     4.850    G/clock_IBUF_BUFG
    SLICE_X3Y18          FDSE                                         r  G/led_reg[10]_lopt_replica_2/C

Slack:                    inf
  Source:                 G/dbbl/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G/led_reg[10]_lopt_replica_3/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.112ns  (logic 0.608ns (28.787%)  route 1.504ns (71.213%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  G/dbbl/d1/Q_reg/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  G/dbbl/d1/Q_reg/Q
                         net (fo=7, routed)           0.679     1.135    G/dbbl/d2/Q_reg_1
    SLICE_X5Y19          LUT4 (Prop_lut4_I1_O)        0.152     1.287 r  G/dbbl/d2/led[10]_i_1/O
                         net (fo=10, routed)          0.825     2.112    G/dbbl_n_6
    SLICE_X2Y18          FDSE                                         r  G/led_reg[10]_lopt_replica_3/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.509     4.850    G/clock_IBUF_BUFG
    SLICE_X2Y18          FDSE                                         r  G/led_reg[10]_lopt_replica_3/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G/dbbr/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G/current_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.355%)  route 0.224ns (54.645%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  G/dbbr/d1/Q_reg/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  G/dbbr/d1/Q_reg/Q
                         net (fo=4, routed)           0.224     0.365    G/Q1_1
    SLICE_X6Y18          LUT6 (Prop_lut6_I3_O)        0.045     0.410 r  G/current_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     0.410    G/current_mode[1]_i_1_n_1
    SLICE_X6Y18          FDRE                                         r  G/current_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.855     1.982    G/clock_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  G/current_mode_reg[1]/C

Slack:                    inf
  Source:                 G/dbbr/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G/current_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.917%)  route 0.228ns (55.083%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  G/dbbr/d1/Q_reg/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  G/dbbr/d1/Q_reg/Q
                         net (fo=4, routed)           0.228     0.369    G/Q1_1
    SLICE_X6Y18          LUT6 (Prop_lut6_I3_O)        0.045     0.414 r  G/current_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.414    G/current_mode[0]_i_1_n_1
    SLICE_X6Y18          FDRE                                         r  G/current_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.855     1.982    G/clock_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  G/current_mode_reg[0]/C

Slack:                    inf
  Source:                 G/dbbr/d2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G/led_reg[10]_lopt_replica_3/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.799%)  route 0.249ns (57.201%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  G/dbbr/d2/Q_reg/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  G/dbbr/d2/Q_reg/Q
                         net (fo=3, routed)           0.120     0.261    G/dbbl/d1/Q2_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I2_O)        0.045     0.306 r  G/dbbl/d1/led[10]_i_2/O
                         net (fo=10, routed)          0.128     0.435    G/p_0_out[10]
    SLICE_X2Y18          FDSE                                         r  G/led_reg[10]_lopt_replica_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.857     1.984    G/clock_IBUF_BUFG
    SLICE_X2Y18          FDSE                                         r  G/led_reg[10]_lopt_replica_3/C

Slack:                    inf
  Source:                 G/dbbr/d2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G/led_reg[10]_lopt_replica_4/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.799%)  route 0.249ns (57.201%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  G/dbbr/d2/Q_reg/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  G/dbbr/d2/Q_reg/Q
                         net (fo=3, routed)           0.120     0.261    G/dbbl/d1/Q2_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I2_O)        0.045     0.306 r  G/dbbl/d1/led[10]_i_2/O
                         net (fo=10, routed)          0.128     0.435    G/p_0_out[10]
    SLICE_X2Y18          FDSE                                         r  G/led_reg[10]_lopt_replica_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.857     1.984    G/clock_IBUF_BUFG
    SLICE_X2Y18          FDSE                                         r  G/led_reg[10]_lopt_replica_4/C

Slack:                    inf
  Source:                 G/dbbr/d2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G/led_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.799%)  route 0.249ns (57.201%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  G/dbbr/d2/Q_reg/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  G/dbbr/d2/Q_reg/Q
                         net (fo=3, routed)           0.120     0.261    G/dbbl/d1/Q2_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I2_O)        0.045     0.306 r  G/dbbl/d1/led[10]_i_2/O
                         net (fo=10, routed)          0.128     0.435    G/p_0_out[10]
    SLICE_X2Y18          FDSE                                         r  G/led_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.857     1.984    G/clock_IBUF_BUFG
    SLICE_X2Y18          FDSE                                         r  G/led_reg[5]/C

Slack:                    inf
  Source:                 G/dbbr/d2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G/led_reg[5]_lopt_replica_4/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.799%)  route 0.249ns (57.201%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  G/dbbr/d2/Q_reg/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  G/dbbr/d2/Q_reg/Q
                         net (fo=3, routed)           0.120     0.261    G/dbbl/d1/Q2_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I2_O)        0.045     0.306 r  G/dbbl/d1/led[10]_i_2/O
                         net (fo=10, routed)          0.128     0.435    G/p_0_out[10]
    SLICE_X2Y18          FDSE                                         r  G/led_reg[5]_lopt_replica_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.857     1.984    G/clock_IBUF_BUFG
    SLICE_X2Y18          FDSE                                         r  G/led_reg[5]_lopt_replica_4/C

Slack:                    inf
  Source:                 G/dbbr/d2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G/led_reg[10]_lopt_replica_2/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.586%)  route 0.309ns (62.414%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  G/dbbr/d2/Q_reg/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  G/dbbr/d2/Q_reg/Q
                         net (fo=3, routed)           0.120     0.261    G/dbbl/d1/Q2_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I2_O)        0.045     0.306 r  G/dbbl/d1/led[10]_i_2/O
                         net (fo=10, routed)          0.188     0.495    G/p_0_out[10]
    SLICE_X3Y18          FDSE                                         r  G/led_reg[10]_lopt_replica_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.857     1.984    G/clock_IBUF_BUFG
    SLICE_X3Y18          FDSE                                         r  G/led_reg[10]_lopt_replica_2/C

Slack:                    inf
  Source:                 G/dbbr/d2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G/led_reg[5]_lopt_replica/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.170%)  route 0.314ns (62.830%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  G/dbbr/d2/Q_reg/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  G/dbbr/d2/Q_reg/Q
                         net (fo=3, routed)           0.120     0.261    G/dbbl/d1/Q2_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I2_O)        0.045     0.306 r  G/dbbl/d1/led[10]_i_2/O
                         net (fo=10, routed)          0.194     0.500    G/p_0_out[10]
    SLICE_X2Y19          FDSE                                         r  G/led_reg[5]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.856     1.983    G/clock_IBUF_BUFG
    SLICE_X2Y19          FDSE                                         r  G/led_reg[5]_lopt_replica/C

Slack:                    inf
  Source:                 G/dbbr/d2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G/led_reg[5]_lopt_replica_2/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.170%)  route 0.314ns (62.830%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  G/dbbr/d2/Q_reg/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  G/dbbr/d2/Q_reg/Q
                         net (fo=3, routed)           0.120     0.261    G/dbbl/d1/Q2_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I2_O)        0.045     0.306 r  G/dbbl/d1/led[10]_i_2/O
                         net (fo=10, routed)          0.194     0.500    G/p_0_out[10]
    SLICE_X2Y19          FDSE                                         r  G/led_reg[5]_lopt_replica_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.856     1.983    G/clock_IBUF_BUFG
    SLICE_X2Y19          FDSE                                         r  G/led_reg[5]_lopt_replica_2/C

Slack:                    inf
  Source:                 G/dbbr/d2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G/led_reg[5]_lopt_replica_3/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.170%)  route 0.314ns (62.830%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  G/dbbr/d2/Q_reg/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  G/dbbr/d2/Q_reg/Q
                         net (fo=3, routed)           0.120     0.261    G/dbbl/d1/Q2_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I2_O)        0.045     0.306 r  G/dbbl/d1/led[10]_i_2/O
                         net (fo=10, routed)          0.194     0.500    G/p_0_out[10]
    SLICE_X2Y19          FDSE                                         r  G/led_reg[5]_lopt_replica_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.856     1.983    G/clock_IBUF_BUFG
    SLICE_X2Y19          FDSE                                         r  G/led_reg[5]_lopt_replica_3/C





