<stg><name>dense_latency<ap_ufixed<13, 11, 5, 3, 0>, ap_fixed<14, 10, 5, 3, 0>, config18></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:0 %data_28_val_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %data_28_val

]]></Node>
<StgValue><ssdm name="data_28_val_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:1 %data_25_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %data_25_val

]]></Node>
<StgValue><ssdm name="data_25_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:2 %data_21_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_21_val

]]></Node>
<StgValue><ssdm name="data_21_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:3 %data_16_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_16_val

]]></Node>
<StgValue><ssdm name="data_16_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:4 %data_14_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_14_val

]]></Node>
<StgValue><ssdm name="data_14_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:5 %data_11_val_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %data_11_val

]]></Node>
<StgValue><ssdm name="data_11_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:6 %data_9_val_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %data_9_val

]]></Node>
<StgValue><ssdm name="data_9_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:7 %specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:8 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 140, void @empty_1, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="14" op_0_bw="5">
<![CDATA[
entry:9 %zext_ln42 = zext i5 %data_9_val_read

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
entry:10 %tmp_85 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %data_9_val_read, i8 0

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="14" op_0_bw="13">
<![CDATA[
entry:11 %zext_ln42_1 = zext i13 %tmp_85

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
entry:12 %tmp_86 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %data_9_val_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="11">
<![CDATA[
entry:13 %zext_ln42_2 = zext i11 %tmp_86

]]></Node>
<StgValue><ssdm name="zext_ln42_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:14 %add_ln42 = add i14 %zext_ln42_1, i14 %zext_ln42_2

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="14">
<![CDATA[
entry:15 %zext_ln42_3 = zext i14 %add_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="14" op_1_bw="5" op_2_bw="9">
<![CDATA[
entry:16 %tmp_87 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i9, i5 %data_9_val_read, i9 0

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="14">
<![CDATA[
entry:17 %zext_ln42_6 = zext i14 %tmp_87

]]></Node>
<StgValue><ssdm name="zext_ln42_6"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
entry:18 %tmp_88 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %data_9_val_read, i7 0

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="12">
<![CDATA[
entry:19 %zext_ln42_8 = zext i12 %tmp_88

]]></Node>
<StgValue><ssdm name="zext_ln42_8"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:20 %add_ln42_1 = add i15 %zext_ln42_6, i15 %zext_ln42_8

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="12">
<![CDATA[
entry:21 %zext_ln42_4 = zext i12 %tmp_88

]]></Node>
<StgValue><ssdm name="zext_ln42_4"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:22 %mul_ln42 = mul i14 %zext_ln42, i14 336

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="15" op_0_bw="14">
<![CDATA[
entry:23 %zext_ln73 = zext i14 %mul_ln42

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="5">
<![CDATA[
entry:24 %zext_ln42_5 = zext i5 %data_11_val_read

]]></Node>
<StgValue><ssdm name="zext_ln42_5"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
entry:25 %tmp_89 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %data_11_val_read, i7 0

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="12">
<![CDATA[
entry:26 %zext_ln42_10 = zext i12 %tmp_89

]]></Node>
<StgValue><ssdm name="zext_ln42_10"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry:27 %tmp_90 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %data_11_val_read, i5 0

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="10">
<![CDATA[
entry:28 %zext_ln42_11 = zext i10 %tmp_90

]]></Node>
<StgValue><ssdm name="zext_ln42_11"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:29 %add_ln42_2 = add i13 %zext_ln42_10, i13 %zext_ln42_11

]]></Node>
<StgValue><ssdm name="add_ln42_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="13">
<![CDATA[
entry:30 %zext_ln42_7 = zext i13 %add_ln42_2

]]></Node>
<StgValue><ssdm name="zext_ln42_7"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
entry:31 %shl_ln42_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %data_11_val_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln42_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="11">
<![CDATA[
entry:32 %zext_ln73_28 = zext i11 %shl_ln42_1

]]></Node>
<StgValue><ssdm name="zext_ln73_28"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:33 %p_shl5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %data_14_val_read, i7 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
entry:34 %tmp_91 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_14_val_read, i5 0

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="11">
<![CDATA[
entry:35 %zext_ln42_12 = zext i11 %tmp_91

]]></Node>
<StgValue><ssdm name="zext_ln42_12"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:36 %sub_ln42 = sub i13 %p_shl5, i13 %zext_ln42_12

]]></Node>
<StgValue><ssdm name="sub_ln42"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="13">
<![CDATA[
entry:37 %zext_ln42_9 = zext i13 %sub_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42_9"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry:38 %tmp_92 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %data_14_val_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="12">
<![CDATA[
entry:39 %zext_ln42_13 = zext i12 %tmp_92

]]></Node>
<StgValue><ssdm name="zext_ln42_13"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
entry:40 %tmp_93 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_14_val_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="8">
<![CDATA[
entry:41 %zext_ln42_17 = zext i8 %tmp_93

]]></Node>
<StgValue><ssdm name="zext_ln42_17"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:42 %add_ln42_3 = add i13 %zext_ln42_13, i13 %zext_ln42_17

]]></Node>
<StgValue><ssdm name="add_ln42_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry:43 %tmp_94 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %data_16_val_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="12">
<![CDATA[
entry:44 %zext_ln42_18 = zext i12 %tmp_94

]]></Node>
<StgValue><ssdm name="zext_ln42_18"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:45 %sub_ln42_1 = sub i13 0, i13 %zext_ln42_18

]]></Node>
<StgValue><ssdm name="sub_ln42_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="13">
<![CDATA[
entry:46 %sext_ln42 = sext i13 %sub_ln42_1

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
entry:47 %tmp_95 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %data_16_val_read, i8 0

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="15" op_0_bw="14">
<![CDATA[
entry:48 %zext_ln42_21 = zext i14 %tmp_95

]]></Node>
<StgValue><ssdm name="zext_ln42_21"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="12">
<![CDATA[
entry:49 %zext_ln42_22 = zext i12 %tmp_94

]]></Node>
<StgValue><ssdm name="zext_ln42_22"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:50 %sub_ln42_2 = sub i15 %zext_ln42_22, i15 %zext_ln42_21

]]></Node>
<StgValue><ssdm name="sub_ln42_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="15">
<![CDATA[
entry:51 %sext_ln42_1 = sext i15 %sub_ln42_2

]]></Node>
<StgValue><ssdm name="sext_ln42_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:52 %tmp_96 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_16_val_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="9">
<![CDATA[
entry:53 %zext_ln42_23 = zext i9 %tmp_96

]]></Node>
<StgValue><ssdm name="zext_ln42_23"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:54 %sub_ln42_3 = sub i10 0, i10 %zext_ln42_23

]]></Node>
<StgValue><ssdm name="sub_ln42_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="10">
<![CDATA[
entry:55 %sext_ln42_2 = sext i10 %sub_ln42_3

]]></Node>
<StgValue><ssdm name="sext_ln42_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
entry:56 %tmp_97 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %data_16_val_read, i7 0

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="13">
<![CDATA[
entry:57 %zext_ln42_24 = zext i13 %tmp_97

]]></Node>
<StgValue><ssdm name="zext_ln42_24"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
entry:58 %tmp_98 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_16_val_read, i5 0

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="11">
<![CDATA[
entry:59 %zext_ln42_25 = zext i11 %tmp_98

]]></Node>
<StgValue><ssdm name="zext_ln42_25"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:60 %sub_ln42_4 = sub i14 %zext_ln42_25, i14 %zext_ln42_24

]]></Node>
<StgValue><ssdm name="sub_ln42_4"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="14">
<![CDATA[
entry:61 %sext_ln42_3 = sext i14 %sub_ln42_4

]]></Node>
<StgValue><ssdm name="sext_ln42_3"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="22" op_0_bw="22" op_1_bw="13" op_2_bw="9">
<![CDATA[
entry:62 %p_shl6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %data_21_val_read, i9 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="4">
<![CDATA[
entry:63 %zext_ln42_14 = zext i4 %data_25_val_read

]]></Node>
<StgValue><ssdm name="zext_ln42_14"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="4">
<![CDATA[
entry:64 %zext_ln42_15 = zext i4 %data_25_val_read

]]></Node>
<StgValue><ssdm name="zext_ln42_15"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="4">
<![CDATA[
entry:65 %zext_ln42_16 = zext i4 %data_25_val_read

]]></Node>
<StgValue><ssdm name="zext_ln42_16"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
entry:66 %tmp_99 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %data_25_val_read, i8 0

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="12">
<![CDATA[
entry:67 %zext_ln42_26 = zext i12 %tmp_99

]]></Node>
<StgValue><ssdm name="zext_ln42_26"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
entry:68 %tmp_100 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %data_25_val_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="10">
<![CDATA[
entry:69 %zext_ln42_27 = zext i10 %tmp_100

]]></Node>
<StgValue><ssdm name="zext_ln42_27"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:70 %add_ln42_4 = add i13 %zext_ln42_26, i13 %zext_ln42_27

]]></Node>
<StgValue><ssdm name="add_ln42_4"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="13">
<![CDATA[
entry:71 %zext_ln42_28 = zext i13 %add_ln42_4

]]></Node>
<StgValue><ssdm name="zext_ln42_28"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:72 %mul_ln42_1 = mul i15 %zext_ln42_16, i15 32064

]]></Node>
<StgValue><ssdm name="mul_ln42_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="15">
<![CDATA[
entry:73 %sext_ln42_4 = sext i15 %mul_ln42_1

]]></Node>
<StgValue><ssdm name="sext_ln42_4"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
entry:74 %tmp_101 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %data_25_val_read, i9 0

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="13">
<![CDATA[
entry:75 %zext_ln42_29 = zext i13 %tmp_101

]]></Node>
<StgValue><ssdm name="zext_ln42_29"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:76 %sub_ln42_5 = sub i14 0, i14 %zext_ln42_29

]]></Node>
<StgValue><ssdm name="sub_ln42_5"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
entry:77 %tmp_102 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %data_25_val_read, i5 0

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="9">
<![CDATA[
entry:78 %zext_ln42_30 = zext i9 %tmp_102

]]></Node>
<StgValue><ssdm name="zext_ln42_30"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:79 %sub_ln42_6 = sub i14 %sub_ln42_5, i14 %zext_ln42_30

]]></Node>
<StgValue><ssdm name="sub_ln42_6"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:80 %mul_ln42_2 = mul i14 %zext_ln42_15, i14 928

]]></Node>
<StgValue><ssdm name="mul_ln42_2"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="15" op_0_bw="14">
<![CDATA[
entry:81 %zext_ln73_29 = zext i14 %mul_ln42_2

]]></Node>
<StgValue><ssdm name="zext_ln73_29"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="3">
<![CDATA[
entry:82 %zext_ln42_19 = zext i3 %data_28_val_read

]]></Node>
<StgValue><ssdm name="zext_ln42_19"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="3">
<![CDATA[
entry:83 %zext_ln42_20 = zext i3 %data_28_val_read

]]></Node>
<StgValue><ssdm name="zext_ln42_20"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
entry:84 %p_shl7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %data_28_val_read, i9 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
entry:85 %tmp_103 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %data_28_val_read, i7 0

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="10">
<![CDATA[
entry:86 %zext_ln42_31 = zext i10 %tmp_103

]]></Node>
<StgValue><ssdm name="zext_ln42_31"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:87 %sub_ln42_7 = sub i12 %p_shl7, i12 %zext_ln42_31

]]></Node>
<StgValue><ssdm name="sub_ln42_7"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
entry:88 %shl_ln42_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %data_28_val_read, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln42_2"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="11">
<![CDATA[
entry:89 %shl_ln42_2_cast = zext i11 %shl_ln42_2

]]></Node>
<StgValue><ssdm name="shl_ln42_2_cast"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="6">
<![CDATA[
entry:90 %data_16_val_cast19 = zext i6 %data_16_val_read

]]></Node>
<StgValue><ssdm name="data_16_val_cast19"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="6">
<![CDATA[
entry:91 %data_14_val_cast20 = zext i6 %data_14_val_read

]]></Node>
<StgValue><ssdm name="data_14_val_cast20"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="3">
<![CDATA[
entry:92 %data_28_val_cast21 = zext i3 %data_28_val_read

]]></Node>
<StgValue><ssdm name="data_28_val_cast21"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:93 %empty = sub i7 %data_16_val_cast19, i7 %data_14_val_cast20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="7">
<![CDATA[
entry:94 %p_cast = sext i7 %empty

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:95 %tmp27 = add i8 %p_cast, i8 %data_28_val_cast21

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
entry:96 %tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp27, i6 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="15" op_0_bw="14">
<![CDATA[
entry:97 %sext_ln58_30 = sext i14 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln58_30"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:98 %add_ln58 = add i15 %sext_ln58_30, i15 512

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:99 %add_ln58_46 = add i15 %add_ln58, i15 %zext_ln42_28

]]></Node>
<StgValue><ssdm name="add_ln58_46"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:100 %tmp4 = add i5 %zext_ln42_20, i5 %zext_ln42_14

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="14" op_1_bw="5" op_2_bw="9">
<![CDATA[
entry:101 %p_shl8 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i9, i5 %tmp4, i9 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
entry:102 %tmp_104 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %tmp4, i7 0

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="12">
<![CDATA[
entry:103 %p_shl26 = zext i12 %tmp_104

]]></Node>
<StgValue><ssdm name="p_shl26"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:104 %tmp5 = sub i14 %p_shl26, i14 %p_shl8

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="5">
<![CDATA[
entry:105 %data_11_val_cast24 = zext i5 %data_11_val_read

]]></Node>
<StgValue><ssdm name="data_11_val_cast24"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:106 %tmp75 = sub i7 %data_11_val_cast24, i7 %data_14_val_cast20

]]></Node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry:107 %tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %tmp75, i7 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="15" op_0_bw="14">
<![CDATA[
entry:108 %sext_ln58_31 = sext i14 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln58_31"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:109 %add_ln58_47 = add i15 %sext_ln42, i15 %sext_ln58_31

]]></Node>
<StgValue><ssdm name="add_ln58_47"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="15">
<![CDATA[
entry:110 %sext_ln58_32 = sext i15 %add_ln58_47

]]></Node>
<StgValue><ssdm name="sext_ln58_32"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:111 %add_ln58_48 = add i16 %sext_ln58_32, i16 %zext_ln42_3

]]></Node>
<StgValue><ssdm name="add_ln58_48"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="22" op_0_bw="16">
<![CDATA[
entry:112 %sext_ln58_33 = sext i16 %add_ln58_48

]]></Node>
<StgValue><ssdm name="sext_ln58_33"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:113 %add_ln58_49 = add i14 %tmp5, i14 3200

]]></Node>
<StgValue><ssdm name="add_ln58_49"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="22" op_0_bw="14">
<![CDATA[
entry:114 %sext_ln58 = sext i14 %add_ln58_49

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:115 %sub_ln58 = sub i22 %sext_ln58, i22 %p_shl6

]]></Node>
<StgValue><ssdm name="sub_ln58"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:116 %add_ln58_50 = add i22 %sub_ln58, i22 %sext_ln58_33

]]></Node>
<StgValue><ssdm name="add_ln58_50"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:117 %add_ln58_51 = add i14 %zext_ln42_7, i14 %zext_ln42_9

]]></Node>
<StgValue><ssdm name="add_ln58_51"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="15" op_0_bw="14">
<![CDATA[
entry:118 %zext_ln58 = zext i14 %add_ln58_51

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:119 %add_ln58_52 = add i15 %zext_ln58, i15 %add_ln42_1

]]></Node>
<StgValue><ssdm name="add_ln58_52"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="15">
<![CDATA[
entry:120 %zext_ln58_3 = zext i15 %add_ln58_52

]]></Node>
<StgValue><ssdm name="zext_ln58_3"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:121 %add_ln58_53 = add i16 %sext_ln42_1, i16 %sext_ln42_4

]]></Node>
<StgValue><ssdm name="add_ln58_53"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:122 %add_ln58_54 = add i12 %sub_ln42_7, i12 1280

]]></Node>
<StgValue><ssdm name="add_ln58_54"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="12">
<![CDATA[
entry:123 %zext_ln58_4 = zext i12 %add_ln58_54

]]></Node>
<StgValue><ssdm name="zext_ln58_4"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:124 %add_ln58_55 = add i16 %zext_ln58_4, i16 %add_ln58_53

]]></Node>
<StgValue><ssdm name="add_ln58_55"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="17" op_0_bw="16">
<![CDATA[
entry:125 %sext_ln58_26 = sext i16 %add_ln58_55

]]></Node>
<StgValue><ssdm name="sext_ln58_26"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:126 %add_ln58_56 = add i17 %sext_ln58_26, i17 %zext_ln58_3

]]></Node>
<StgValue><ssdm name="add_ln58_56"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:127 %add_ln58_57 = add i13 %zext_ln73_28, i13 %add_ln42_3

]]></Node>
<StgValue><ssdm name="add_ln58_57"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="14" op_0_bw="13">
<![CDATA[
entry:128 %zext_ln58_5 = zext i13 %add_ln58_57

]]></Node>
<StgValue><ssdm name="zext_ln58_5"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:129 %add_ln58_58 = add i14 %zext_ln58_5, i14 %zext_ln42_4

]]></Node>
<StgValue><ssdm name="add_ln58_58"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="15" op_0_bw="14">
<![CDATA[
entry:130 %zext_ln58_6 = zext i14 %add_ln58_58

]]></Node>
<StgValue><ssdm name="zext_ln58_6"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:131 %add_ln58_59 = add i14 %sext_ln42_2, i14 %sub_ln42_6

]]></Node>
<StgValue><ssdm name="add_ln58_59"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:132 %add_ln58_60 = add i12 %shl_ln42_2_cast, i12 1280

]]></Node>
<StgValue><ssdm name="add_ln58_60"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="12">
<![CDATA[
entry:133 %zext_ln58_7 = zext i12 %add_ln58_60

]]></Node>
<StgValue><ssdm name="zext_ln58_7"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:134 %add_ln58_61 = add i14 %zext_ln58_7, i14 %add_ln58_59

]]></Node>
<StgValue><ssdm name="add_ln58_61"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="15" op_0_bw="14">
<![CDATA[
entry:135 %sext_ln58_27 = sext i14 %add_ln58_61

]]></Node>
<StgValue><ssdm name="sext_ln58_27"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:136 %add_ln58_62 = add i15 %sext_ln58_27, i15 %zext_ln58_6

]]></Node>
<StgValue><ssdm name="add_ln58_62"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:137 %tmp10 = sub i6 %zext_ln42_19, i6 %zext_ln42_5

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
entry:138 %tmp_105 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %tmp10, i8 0

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="15" op_0_bw="14">
<![CDATA[
entry:139 %p_shl = sext i14 %tmp_105

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry:140 %tmp_106 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %tmp10, i6 0

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="15" op_0_bw="12">
<![CDATA[
entry:141 %p_shl24 = sext i12 %tmp_106

]]></Node>
<StgValue><ssdm name="p_shl24"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:142 %tmp11 = sub i15 %p_shl, i15 %p_shl24

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:143 %add_ln58_63 = add i15 %zext_ln73, i15 %sext_ln42_3

]]></Node>
<StgValue><ssdm name="add_ln58_63"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="15">
<![CDATA[
entry:144 %sext_ln58_28 = sext i15 %add_ln58_63

]]></Node>
<StgValue><ssdm name="sext_ln58_28"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:145 %add_ln58_64 = add i15 %tmp11, i15 28928

]]></Node>
<StgValue><ssdm name="add_ln58_64"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:146 %add_ln58_65 = add i15 %add_ln58_64, i15 %zext_ln73_29

]]></Node>
<StgValue><ssdm name="add_ln58_65"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="15">
<![CDATA[
entry:147 %sext_ln58_29 = sext i15 %add_ln58_65

]]></Node>
<StgValue><ssdm name="sext_ln58_29"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:148 %add_ln58_66 = add i16 %sext_ln58_29, i16 %sext_ln58_28

]]></Node>
<StgValue><ssdm name="add_ln58_66"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="7" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:149 %tmp_107 = partselect i7 @_ssdm_op_PartSelect.i7.i15.i32.i32, i15 %add_ln58_46, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="7">
<![CDATA[
entry:150 %sext_ln111_8 = sext i7 %tmp_107

]]></Node>
<StgValue><ssdm name="sext_ln111_8"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:151 %trunc_ln111_7 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %add_ln58_50, i32 8, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln111_7"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="9" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:152 %trunc_ln111_8 = partselect i9 @_ssdm_op_PartSelect.i9.i17.i32.i32, i17 %add_ln58_56, i32 8, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln111_8"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="9">
<![CDATA[
entry:153 %sext_ln111 = sext i9 %trunc_ln111_8

]]></Node>
<StgValue><ssdm name="sext_ln111"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="7" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:154 %trunc_ln111_9 = partselect i7 @_ssdm_op_PartSelect.i7.i15.i32.i32, i15 %add_ln58_62, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln111_9"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="7">
<![CDATA[
entry:155 %sext_ln111_6 = sext i7 %trunc_ln111_9

]]></Node>
<StgValue><ssdm name="sext_ln111_6"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:156 %trunc_ln111_s = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln58_66, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln111_s"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="8">
<![CDATA[
entry:157 %sext_ln111_7 = sext i8 %trunc_ln111_s

]]></Node>
<StgValue><ssdm name="sext_ln111_7"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="70" op_0_bw="70" op_1_bw="14">
<![CDATA[
entry:158 %mrv = insertvalue i70 <undef>, i14 %sext_ln111_8

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="70" op_0_bw="70" op_1_bw="14">
<![CDATA[
entry:159 %mrv_1 = insertvalue i70 %mrv, i14 %trunc_ln111_7

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="70" op_0_bw="70" op_1_bw="14">
<![CDATA[
entry:160 %mrv_2 = insertvalue i70 %mrv_1, i14 %sext_ln111

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="70" op_0_bw="70" op_1_bw="14">
<![CDATA[
entry:161 %mrv_3 = insertvalue i70 %mrv_2, i14 %sext_ln111_6

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="70" op_0_bw="70" op_1_bw="14">
<![CDATA[
entry:162 %mrv_4 = insertvalue i70 %mrv_3, i14 %sext_ln111_7

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="70">
<![CDATA[
entry:163 %ret_ln68 = ret i70 %mrv_4

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
