
---------- Begin Simulation Statistics ----------
final_tick                               1298874969000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61281                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702092                       # Number of bytes of host memory used
host_op_rate                                    61461                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23442.95                       # Real time elapsed on the host
host_tick_rate                               55405789                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436612732                       # Number of instructions simulated
sim_ops                                    1440816479                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.298875                       # Number of seconds simulated
sim_ticks                                1298874969000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.219252                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              185299964                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           212453054                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19889672                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        275982824                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21088647                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22456472                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1367825                       # Number of indirect misses.
system.cpu0.branchPred.lookups              351763340                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187755                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100256                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10921706                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547650                       # Number of branches committed
system.cpu0.commit.bw_lim_events             31510487                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309726                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       59361852                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316565022                       # Number of instructions committed
system.cpu0.commit.committedOps            1318668598                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2356081103                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.559687                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.261533                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1674812968     71.08%     71.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    420959967     17.87%     88.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    102888560      4.37%     93.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     87248477      3.70%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     25206030      1.07%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5212418      0.22%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6479398      0.28%     98.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1762798      0.07%     98.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     31510487      1.34%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2356081103                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143499                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273936744                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171935                       # Number of loads committed
system.cpu0.commit.membars                    4203736                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203742      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742073837     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833021      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099837      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407272183     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185928     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318668598                       # Class of committed instruction
system.cpu0.commit.refs                     558458139                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316565022                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318668598                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.967291                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.967291                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            454257458                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9021820                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           180666386                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1411656271                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               927598710                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                971987434                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10932005                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13219711                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6103876                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  351763340                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                239805300                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1433730496                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5186500                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           99                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1437758799                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39799944                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135813                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         917248884                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         206388611                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.555105                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2370879483                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.607312                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.890655                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1349988365     56.94%     56.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               759330150     32.03%     88.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               146698486      6.19%     95.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                91990699      3.88%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13819950      0.58%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4746966      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   94522      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2100962      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2109383      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2370879483                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      219186440                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            11034981                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               334774355                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.526463                       # Inst execution rate
system.cpu0.iew.exec_refs                   588758606                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 154907397                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              366475185                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            435191143                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106457                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          9490805                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           155461657                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1377961533                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            433851209                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8096372                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1363574774                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1889299                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9442204                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10932005                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13829558                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       209421                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        24283150                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        41661                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9905                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4423499                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     30019208                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2175442                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9905                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       763621                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10271360                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                618964532                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1350286942                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.829546                       # average fanout of values written-back
system.cpu0.iew.wb_producers                513459642                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.521333                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1350408764                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1674737892                       # number of integer regfile reads
system.cpu0.int_regfile_writes              870504471                       # number of integer regfile writes
system.cpu0.ipc                              0.508313                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.508313                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205610      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            761374614     55.51%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848388      0.86%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100406      0.15%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           439211561     32.02%     88.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          152930518     11.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1371671147                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3079077                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002245                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 661963     21.50%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1960693     63.68%     85.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               456419     14.82%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1370544562                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5117534575                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1350286892                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1437263172                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1371651194                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1371671147                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310339                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       59292850                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           233824                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           613                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     27552457                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2370879483                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.578550                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.833666                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1379228792     58.17%     58.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          718426938     30.30%     88.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          195916150      8.26%     96.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59355130      2.50%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11424252      0.48%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3184953      0.13%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1995692      0.08%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1030014      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             317562      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2370879483                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.529589                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         20273854                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1461762                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           435191143                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          155461657                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1891                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2590065923                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7684016                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              396285023                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845208330                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13984818                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               941043155                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14388749                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                20608                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1715919546                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1399053251                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          912505499                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                963288361                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              29707206                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10932005                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             58917543                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                67297102                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1715919502                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        413396                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5880                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 31952521                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5880                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3702576951                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2770893068                       # The number of ROB writes
system.cpu0.timesIdled                       33252425                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1858                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.914815                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20821700                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            22902428                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2783004                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30983708                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1066172                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1082441                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           16269                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35544162                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47920                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099992                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1980569                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28115833                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3786451                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300651                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15948876                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120047710                       # Number of instructions committed
system.cpu1.commit.committedOps             122147881                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    470908828                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.259388                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.021169                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    421557592     89.52%     89.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24492524      5.20%     94.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8396511      1.78%     96.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6911382      1.47%     97.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2053787      0.44%     98.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1016015      0.22%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2320604      0.49%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       373962      0.08%     99.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3786451      0.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    470908828                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797485                       # Number of function calls committed.
system.cpu1.commit.int_insts                116585310                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30173114                       # Number of loads committed
system.cpu1.commit.membars                    4200113                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200113      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76655890     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32273106     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9018628      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122147881                       # Class of committed instruction
system.cpu1.commit.refs                      41291746                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120047710                       # Number of Instructions Simulated
system.cpu1.committedOps                    122147881                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.954944                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.954944                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            378629023                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               852997                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19779060                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145131100                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23080224                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65388880                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1982114                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2057583                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5119525                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35544162                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21541715                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    447827217                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               242836                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     150365479                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5569098                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074864                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23587999                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21887872                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.316704                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         474199766                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.321523                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.740564                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               376127301     79.32%     79.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62847682     13.25%     92.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20147456      4.25%     96.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11581455      2.44%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2960131      0.62%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  476197      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   59261      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     276      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           474199766                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         582254                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2058432                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30514321                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.279733                       # Inst execution rate
system.cpu1.iew.exec_refs                    45039121                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11500789                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              313327147                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34289851                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100711                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2354190                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11804258                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          138055203                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33538332                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2120466                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            132812023                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1901635                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6414548                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1982114                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10707119                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        89337                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          912377                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        30400                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2108                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        14977                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4116737                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       685626                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2108                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       546497                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1511935                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 77469723                       # num instructions consuming a value
system.cpu1.iew.wb_count                    131490443                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.837858                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 64908662                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.276949                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     131557246                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               168620750                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88468189                       # number of integer regfile writes
system.cpu1.ipc                              0.252848                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.252848                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200211      3.11%      3.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85050825     63.03%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36237178     26.86%     93.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9444127      7.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             134932489                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2859342                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021191                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 635583     22.23%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1812255     63.38%     85.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               411502     14.39%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             133591606                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         747138094                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    131490431                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        153964113                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 131754147                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                134932489                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301056                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15907321                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           214034                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           405                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6605303                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    474199766                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.284548                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.774970                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          392560588     82.78%     82.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50701941     10.69%     93.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19426525      4.10%     97.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5284408      1.11%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3751735      0.79%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1039729      0.22%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             885308      0.19%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             389415      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             160117      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      474199766                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.284199                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13534148                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1265761                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34289851                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11804258                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     98                       # number of misc regfile reads
system.cpu1.numCycles                       474782020                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2122952411                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              340099044                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81677651                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14069488                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26623920                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3741970                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                31290                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            181176625                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             142562322                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           95980187                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66025757                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              21616537                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1982114                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             39445805                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14302536                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       181176613                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23126                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               652                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29192905                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           652                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   605218965                       # The number of ROB reads
system.cpu1.rob.rob_writes                  279494177                       # The number of ROB writes
system.cpu1.timesIdled                          17692                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5083636                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                27017                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5427824                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              14488128                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9125725                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18204014                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       193670                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        46634                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     71933314                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6271860                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    143867939                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6318494                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1298874969000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5946988                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3798023                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5280126                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              342                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            278                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3178118                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3178115                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5946991                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           136                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     27329117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27329117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    827080064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               827080064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              549                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9125865                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9125865    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9125865                       # Request fanout histogram
system.membus.respLayer1.occupancy        48056851084                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         35717470729                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1298874969000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1298874969000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1298874969000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1298874969000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1298874969000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1298874969000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1298874969000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1298874969000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1298874969000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1298874969000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       768402100                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   769043126.581858                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       367500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1783223500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1295032958500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3842010500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1298874969000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    201018600                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       201018600                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    201018600                       # number of overall hits
system.cpu0.icache.overall_hits::total      201018600                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     38786699                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      38786699                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     38786699                       # number of overall misses
system.cpu0.icache.overall_misses::total     38786699                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 524813509996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 524813509996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 524813509996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 524813509996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    239805299                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    239805299                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    239805299                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    239805299                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.161742                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.161742                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.161742                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.161742                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13530.759862                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13530.759862                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13530.759862                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13530.759862                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2797                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.843137                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     36890356                       # number of writebacks
system.cpu0.icache.writebacks::total         36890356                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1896310                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1896310                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1896310                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1896310                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     36890389                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     36890389                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     36890389                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     36890389                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 468373519498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 468373519498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 468373519498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 468373519498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.153835                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.153835                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.153835                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.153835                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12696.356211                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12696.356211                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12696.356211                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12696.356211                       # average overall mshr miss latency
system.cpu0.icache.replacements              36890356                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    201018600                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      201018600                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     38786699                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     38786699                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 524813509996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 524813509996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    239805299                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    239805299                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.161742                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.161742                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13530.759862                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13530.759862                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1896310                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1896310                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     36890389                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     36890389                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 468373519498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 468373519498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.153835                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.153835                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12696.356211                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12696.356211                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1298874969000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999956                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          237908770                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         36890356                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.449078                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999956                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        516500986                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       516500986                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1298874969000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    504431887                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       504431887                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    504431887                       # number of overall hits
system.cpu0.dcache.overall_hits::total      504431887                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     51288425                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      51288425                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     51288425                       # number of overall misses
system.cpu0.dcache.overall_misses::total     51288425                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1747299935649                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1747299935649                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1747299935649                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1747299935649                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    555720312                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    555720312                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    555720312                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    555720312                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.092292                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.092292                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.092292                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.092292                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 34068.114504                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34068.114504                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 34068.114504                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34068.114504                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12387545                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       408312                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           262269                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4610                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.232212                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    88.570933                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32419745                       # number of writebacks
system.cpu0.dcache.writebacks::total         32419745                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     19779887                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     19779887                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     19779887                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     19779887                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31508538                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31508538                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31508538                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31508538                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 626703444614                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 626703444614                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 626703444614                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 626703444614                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056699                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056699                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056699                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056699                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19889.956323                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19889.956323                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19889.956323                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19889.956323                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32419745                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    369767110                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      369767110                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     34771124                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34771124                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 942834716000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 942834716000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    404538234                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    404538234                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.085953                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085953                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27115.451200                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27115.451200                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7894192                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7894192                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26876932                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26876932                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 433331204500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 433331204500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066439                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066439                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16122.792754                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16122.792754                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    134664777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     134664777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     16517301                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     16517301                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 804465219649                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 804465219649                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151182078                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151182078                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.109254                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.109254                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 48704.399081                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48704.399081                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     11885695                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     11885695                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4631606                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4631606                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 193372240114                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 193372240114                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030636                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030636                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 41750.580709                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41750.580709                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2122                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2122                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1794                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1794                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    139255000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    139255000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.458121                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.458121                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 77622.630992                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 77622.630992                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1777                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1777                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       898500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       898500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004341                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004341                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 52852.941176                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52852.941176                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3702                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3702                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          168                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       847000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       847000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3870                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3870                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.043411                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.043411                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5041.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5041.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          168                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          168                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       680000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       680000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.043411                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.043411                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4047.619048                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4047.619048                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188236                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188236                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912020                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912020                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92560990500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92560990500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100256                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100256                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434242                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434242                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101490.088485                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101490.088485                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912020                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912020                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91648970500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91648970500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434242                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434242                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100490.088485                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100490.088485                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1298874969000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999343                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          538046703                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32420318                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.595972                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999343                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1148077058                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1148077058                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1298874969000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            36630532                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29211690                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               23154                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              469839                       # number of demand (read+write) hits
system.l2.demand_hits::total                 66335215                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           36630532                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29211690                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              23154                       # number of overall hits
system.l2.overall_hits::.cpu1.data             469839                       # number of overall hits
system.l2.overall_hits::total                66335215                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            259857                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3207691                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4217                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2125748                       # number of demand (read+write) misses
system.l2.demand_misses::total                5597513                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           259857                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3207691                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4217                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2125748                       # number of overall misses
system.l2.overall_misses::total               5597513                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  20872492000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 319230774000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    376971500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 224119041499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     564599278999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  20872492000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 319230774000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    376971500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 224119041499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    564599278999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        36890389                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32419381                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           27371                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2595587                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             71932728                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       36890389                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32419381                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          27371                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2595587                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            71932728                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.007044                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.098944                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.154068                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.818985                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077816                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.007044                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.098944                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.154068                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.818985                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077816                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80322.993031                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99520.425752                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89393.289068                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105430.672638                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100866.095175                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80322.993031                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99520.425752                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89393.289068                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105430.672638                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100866.095175                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               2015                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        32                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      62.968750                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3035752                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3798023                       # number of writebacks
system.l2.writebacks::total                   3798023                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         187227                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          95622                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              282871                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        187227                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         95622                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             282871                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       259849                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3020464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2030126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5314642                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       259849                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3020464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2030126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3820102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9134744                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  18273569500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 274186225500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    334284003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 194299035999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 487093115002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  18273569500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 274186225500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    334284003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 194299035999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 336711618766                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 823804733768                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.007044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.093168                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.153557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.782145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.073884                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.007044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.093168                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.153557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.782145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.126990                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70323.801515                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90776.193823                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79534.618844                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95707.870348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91651.162017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70323.801515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90776.193823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79534.618844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95707.870348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88142.049287                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90183.669490                       # average overall mshr miss latency
system.l2.replacements                       15373906                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7575828                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7575828                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7575828                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7575828                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     64166730                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         64166730                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     64166730                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     64166730                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3820102                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3820102                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 336711618766                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 336711618766                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88142.049287                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88142.049287                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 66                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       151500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       319000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       470500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               73                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.980000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.739130                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.904110                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3091.836735                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 18764.705882                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7128.787879                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            63                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       987000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       268000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1255000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.980000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.608696                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.863014                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20142.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19142.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19920.634921                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       146000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       146000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 24333.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 13272.727273                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       115500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        98500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       214000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19700                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19454.545455                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3553449                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           157487                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3710936                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1989450                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1429065                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3418515                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 203473000500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 153221659499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  356694659999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5542899                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1586552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7129451                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.358919                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.900736                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.479492                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102276.006183                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107218.117790                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104341.990601                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       161675                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        82747                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           244422                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1827775                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1346318                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3174093                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 171531854000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 130973181999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 302505035999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.329751                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.848581                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.445209                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93847.357580                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97282.500865                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95304.402234                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      36630532                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         23154                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           36653686                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       259857                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4217                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           264074                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  20872492000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    376971500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  21249463500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     36890389                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        27371                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       36917760                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.007044                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.154068                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007153                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80322.993031                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89393.289068                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80467.836667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            22                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       259849                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4203                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       264052                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  18273569500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    334284003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  18607853503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.007044                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.153557                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007152                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70323.801515                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79534.618844                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70470.413036                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25658241                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       312352                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25970593                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1218241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       696683                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1914924                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 115757773500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  70897382000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 186655155500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26876482                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1009035                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      27885517                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.045327                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.690445                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068671                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95020.421657                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101764.191174                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97473.923508                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        25552                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        12875                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        38427                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1192689                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       683808                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1876497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 102654371500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  63325854000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 165980225500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.044377                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.677685                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.067293                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86069.689165                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92607.653025                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88452.166723                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           27                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           23                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                50                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          115                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           71                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             186                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1939500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1877500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3817000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          142                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           94                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           236                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.809859                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.755319                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.788136                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16865.217391                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 26443.661972                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20521.505376                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           27                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           25                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           52                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           88                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           46                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          134                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1729999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       910499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2640498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.619718                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.489362                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.567797                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19659.079545                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19793.456522                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19705.208955                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1298874969000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1298874969000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999934                       # Cycle average of tags in use
system.l2.tags.total_refs                   147201166                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15374006                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.574679                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.707735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.012117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.184431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.031677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.859994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.203981                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.495433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.062689                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.174757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.029062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.237562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            48                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.750000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1164778926                       # Number of tag accesses
system.l2.tags.data_accesses               1164778926                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1298874969000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      16630272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     193466048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        268992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     130030144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    243611264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          584006720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     16630272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       268992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      16899264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    243073472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       243073472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         259848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3022907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2031721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3806426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9125105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3798023                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3798023                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         12803597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        148948939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           207096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        100109824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    187555592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             449625048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     12803597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       207096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13010693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187141548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187141548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187141548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        12803597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       148948939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          207096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       100109824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    187555592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            636766596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3723233.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    259848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2938864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2016387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3806143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005773435752                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229022                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229022                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            19092317                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3504284                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9125106                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3798023                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9125106                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3798023                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  99661                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 74790                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            502432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            502388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            505658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            504691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            880670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            754542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            617640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            516619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            510262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            505330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           511879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           501819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           557923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           500396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           569414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           583782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            233447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            230432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            230902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            232890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            232795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           229149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           241577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           229449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           234344                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 314568942213                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                45127225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            483796035963                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34853.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53603.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5627488                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1724897                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9125106                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3798023                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3123337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1898446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  915062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  780293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  694716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  413438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  337594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  274306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  198087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  125482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  90489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  70457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  47890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  26461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  13772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 177226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 208871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 226834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 235150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 239627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 242652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 245961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 250095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 258186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 252301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 252580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 248548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 239798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 240112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5396256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    151.199362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    96.870532                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   213.186460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3887445     72.04%     72.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       673969     12.49%     84.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       268961      4.98%     89.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       223151      4.14%     93.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        64440      1.19%     94.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        32825      0.61%     95.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        23431      0.43%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19437      0.36%     96.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       202597      3.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5396256                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.408585                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.098114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    314.732427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       229017    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229022                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.256971                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.240203                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.773678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           203250     88.75%     88.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2554      1.12%     89.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16147      7.05%     96.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5013      2.19%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1493      0.65%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              436      0.19%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               95      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               30      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229022                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              577628480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6378304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238285056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               584006784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            243073472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       444.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    449.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    187.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1298874944500                       # Total gap between requests
system.mem_ctrls.avgGap                     100507.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     16630272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    188087296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       268992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    129048768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    243593152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238285056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 12803597.264487739652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 144807853.326181083918                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 207096.145833879709                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 99354265.098629355431                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 187541647.821223020554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 183454960.398116648197                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       259848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3022907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4203                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2031721                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3806427                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3798023                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   7579614924                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 149631465331                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    157776769                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 110061437948                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 216365740991                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31051699562774                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29169.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49499.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37539.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54171.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56842.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8175753.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18802426020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9993711255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         30279347700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9741720600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     102531786240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     295116212370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     250249072800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       716714276985                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.796204                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 647248040471                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43372160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 608254768529                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19726898940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10485080265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         34162329600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9693404280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     102531786240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     415487183880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     148884044160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       740970727365                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        570.471173                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 382332938276                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43372160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 873169870724                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12483762017.647058                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   62165788060.657425                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        35000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 505297794000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   237755197500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1061119771500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1298874969000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21506126                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21506126                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21506126                       # number of overall hits
system.cpu1.icache.overall_hits::total       21506126                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        35589                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         35589                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        35589                       # number of overall misses
system.cpu1.icache.overall_misses::total        35589                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    828638000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    828638000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    828638000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    828638000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21541715                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21541715                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21541715                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21541715                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001652                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001652                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001652                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001652                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 23283.542668                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23283.542668                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 23283.542668                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23283.542668                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          533                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   177.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        27339                       # number of writebacks
system.cpu1.icache.writebacks::total            27339                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8218                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8218                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8218                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8218                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        27371                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        27371                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        27371                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        27371                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    674929500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    674929500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    674929500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    674929500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001271                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001271                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001271                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001271                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24658.561982                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24658.561982                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24658.561982                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24658.561982                       # average overall mshr miss latency
system.cpu1.icache.replacements                 27339                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21506126                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21506126                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        35589                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        35589                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    828638000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    828638000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21541715                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21541715                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001652                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001652                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 23283.542668                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23283.542668                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8218                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8218                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        27371                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        27371                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    674929500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    674929500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001271                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001271                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24658.561982                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24658.561982                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1298874969000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990995                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19692067                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            27339                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           720.292147                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        364304500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990995                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999719                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999719                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43110801                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43110801                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1298874969000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32702678                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32702678                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32702678                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32702678                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8583863                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8583863                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8583863                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8583863                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 775585350915                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 775585350915                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 775585350915                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 775585350915                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41286541                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41286541                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41286541                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41286541                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.207909                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.207909                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.207909                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.207909                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 90353.882735                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90353.882735                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 90353.882735                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90353.882735                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6730896                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       326857                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            99120                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4198                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.906538                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.860172                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2595446                       # number of writebacks
system.cpu1.dcache.writebacks::total          2595446                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6761162                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6761162                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6761162                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6761162                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1822701                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1822701                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1822701                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1822701                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 158732229489                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 158732229489                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 158732229489                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 158732229489                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044148                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044148                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044148                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044148                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87086.268943                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87086.268943                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87086.268943                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87086.268943                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2595446                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27216670                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27216670                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5051679                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5051679                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 395848224500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 395848224500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32268349                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32268349                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.156552                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.156552                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78359.734358                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78359.734358                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4042391                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4042391                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1009288                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1009288                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  76331213500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  76331213500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031278                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031278                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 75628.773452                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75628.773452                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5486008                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5486008                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3532184                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3532184                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 379737126415                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 379737126415                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9018192                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9018192                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.391673                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.391673                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 107507.742070                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 107507.742070                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2718771                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2718771                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       813413                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       813413                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  82401015989                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  82401015989                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090197                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090197                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101302.801884                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101302.801884                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          396                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          396                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          114                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          114                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3732000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3732000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.223529                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.223529                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32736.842105                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32736.842105                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           66                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           66                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3088000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3088000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.094118                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.094118                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 64333.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64333.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          333                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          333                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       589500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       589500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          447                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          447                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.255034                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.255034                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5171.052632                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5171.052632                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       477500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       477500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.252796                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.252796                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4225.663717                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4225.663717                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326313                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326313                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773679                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773679                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76381902000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76381902000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099992                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099992                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368420                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368420                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 98725.572233                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 98725.572233                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773679                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773679                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  75608223000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  75608223000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368420                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368420                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 97725.572233                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 97725.572233                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1298874969000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.457222                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36621024                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2596274                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.105223                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        364316000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.457222                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.920538                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.920538                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89371283                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89371283                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1298874969000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          64804018                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11373851                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     64357058                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11575883                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6549172                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             352                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           279                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            631                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7130157                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7130156                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      36917760                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     27886259                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          236                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          236                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    110671133                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97260067                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        82081                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7787697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             215800978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4721967616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4149704000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3501440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    332226112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9207399168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21925074                       # Total snoops (count)
system.tol2bus.snoopTraffic                 243166272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         93858124                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.069894                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.256956                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               87345630     93.06%     93.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6464933      6.89%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  47475      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     86      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           93858124                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       143866859991                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48638934755                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       55336531597                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3895468520                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          41069474                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1433527469000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 424923                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707156                       # Number of bytes of host memory used
host_op_rate                                   426146                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3728.36                       # Real time elapsed on the host
host_tick_rate                               36115740                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1584265634                       # Number of instructions simulated
sim_ops                                    1588825988                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.134653                       # Number of seconds simulated
sim_ticks                                134652500000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.771455                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               43296603                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            43395782                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7127835                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         44466801                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21668                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          36567                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14899                       # Number of indirect misses.
system.cpu0.branchPred.lookups               44606751                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8767                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         41576                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3639812                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21486422                       # Number of branches committed
system.cpu0.commit.bw_lim_events               258743                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         397356                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       27586224                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            74144132                       # Number of instructions committed
system.cpu0.commit.committedOps              74319869                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    254501825                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.292021                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.762135                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    213353758     83.83%     83.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     17805494      7.00%     90.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     15260090      6.00%     96.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      7567300      2.97%     99.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       121402      0.05%     99.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        85418      0.03%     99.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        37687      0.01%     99.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        11933      0.00%     99.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       258743      0.10%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    254501825                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  27628352                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               47052                       # Number of function calls committed.
system.cpu0.commit.int_insts                 70444617                       # Number of committed integer instructions.
system.cpu0.commit.loads                     11801306                       # Number of loads committed
system.cpu0.commit.membars                     282581                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       282776      0.38%      0.38% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        40929694     55.07%     55.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2546      0.00%     55.46% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             556      0.00%     55.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         66048      0.09%     55.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       3407810      4.59%     60.13% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        101794      0.14%     60.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc        35339      0.05%     60.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       3443068      4.63%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          140      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1553393      2.09%     67.04% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3922552      5.28%     72.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     10289489     13.84%     86.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     10284664     13.84%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         74319869                       # Class of committed instruction
system.cpu0.commit.refs                      26050098                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   74144132                       # Number of Instructions Simulated
system.cpu0.committedOps                     74319869                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.603901                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.603901                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            165062512                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3488990                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            33812796                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             116438825                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                35739336                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 52554648                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3642867                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3574088                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3554879                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   44606751                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 25076185                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    223012189                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3013415                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     136893663                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          167                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14261830                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.166936                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          30410899                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          43318271                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.512311                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         260554242                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.528159                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.893519                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               180886253     69.42%     69.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                31376616     12.04%     81.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                40558795     15.57%     97.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6912203      2.65%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  366379      0.14%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   21750      0.01%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  273258      0.10%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  102515      0.04%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   56473      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           260554242                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 26891208                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                17680985                       # number of floating regfile writes
system.cpu0.idleCycles                        6653892                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3665413                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                27805535                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.336557                       # Inst execution rate
system.cpu0.iew.exec_refs                    30042356                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  14305780                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               20750441                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             15903436                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            162287                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6077188                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            14465566                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          101878492                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             15736576                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4158941                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             89930843                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                202395                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             67102584                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3642867                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             67334651                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       239053                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            4590                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          152                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1219                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           59                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4102130                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       216785                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1219                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        84355                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3581058                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 56888717                       # num instructions consuming a value
system.cpu0.iew.wb_count                     89053140                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.677747                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 38556151                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.333273                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      89066697                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               110658807                       # number of integer regfile reads
system.cpu0.int_regfile_writes               29140153                       # number of integer regfile writes
system.cpu0.ipc                              0.277477                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.277477                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           284683      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             51531961     54.77%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2861      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  627      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              70191      0.07%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3620807      3.85%     59.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             170973      0.18%     59.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     59.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc          35354      0.04%     59.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            3443266      3.66%     62.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           4472617      4.75%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     67.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2853686      3.03%     70.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3934204      4.18%     74.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       13330963     14.17%     89.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      10337590     10.99%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              94089783                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               35876992                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           72872200                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     31634323                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          51358794                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     551678                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005863                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  31635      5.73%      5.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    23      0.00%      5.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     72      0.01%      5.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    3      0.00%      5.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  307      0.06%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc             1239      0.22%      6.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                13020      2.36%      8.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              363975     65.98%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 95252     17.27%     91.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                29465      5.34%     96.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead            13647      2.47%     99.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            3040      0.55%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              58479786                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         377986515                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     57418817                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         78079611                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 101358519                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 94089783                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             519973                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       27558707                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1573228                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        122617                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13664543                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    260554242                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.361114                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.724677                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          196971962     75.60%     75.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           39404988     15.12%     90.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           18833192      7.23%     97.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4702209      1.80%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             437868      0.17%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             104435      0.04%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              69706      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              19155      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              10727      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      260554242                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.352122                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4080717                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3495654                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            15903436                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           14465566                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               12049904                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               7054199                       # number of misc regfile writes
system.cpu0.numCycles                       267208134                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2096867                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               93272680                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             38440202                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5480965                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                40915278                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18725912                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               160411                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            174096015                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             114971146                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           66175231                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 50537084                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              34579099                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3642867                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             54216534                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                27735096                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         48070130                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       126025885                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      17969799                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            119577                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 22229521                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        120157                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   356130351                       # The number of ROB reads
system.cpu0.rob.rob_writes                  209865140                       # The number of ROB writes
system.cpu0.timesIdled                          67558                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1874                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.793086                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               43032109                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            43121333                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          7071659                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         44077227                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             17489                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          25214                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7725                       # Number of indirect misses.
system.cpu1.branchPred.lookups               44202657                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3776                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         41710                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3609284                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  21380379                       # Number of branches committed
system.cpu1.commit.bw_lim_events               266002                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         407130                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       27618883                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73508770                       # Number of instructions committed
system.cpu1.commit.committedOps              73689640                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    252899243                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.291379                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.760809                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    212088849     83.86%     83.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17608757      6.96%     90.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     15188203      6.01%     96.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7555486      2.99%     99.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        99157      0.04%     99.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        54565      0.02%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        27018      0.01%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11206      0.00%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       266002      0.11%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    252899243                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  27647752                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               30325                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69802480                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11727249                       # Number of loads committed
system.cpu1.commit.membars                     290451                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       290451      0.39%      0.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        40693443     55.22%     55.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            432      0.00%     55.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     55.62% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         69751      0.09%     55.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp       3407664      4.62%     60.34% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        107054      0.15%     60.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc        37271      0.05%     60.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       3444919      4.67%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc           42      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1475968      2.00%     67.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3581402      4.86%     72.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     10292991     13.97%     86.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     10288060     13.96%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         73689640                       # Class of committed instruction
system.cpu1.commit.refs                      25638421                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73508770                       # Number of Instructions Simulated
system.cpu1.committedOps                     73689640                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.556558                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.556558                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            164902113                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              3463199                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            33707391                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             115851320                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                34830172                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52023278                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3611659                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3460643                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3566243                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   44202657                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 24993759                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    222418573                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              3001285                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     135920251                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               14148068                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.169075                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          29440846                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          43049598                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.519894                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         258933465                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.526363                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.884783                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               179731647     69.41%     69.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31115529     12.02%     81.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                40504650     15.64%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6936788      2.68%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  359568      0.14%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   17153      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  102471      0.04%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  106340      0.04%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   59319      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           258933465                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 26916043                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                17703818                       # number of floating regfile writes
system.cpu1.idleCycles                        2504766                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3638687                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                27709510                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.341893                       # Inst execution rate
system.cpu1.iew.exec_refs                    29664855                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13969119                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               20897430                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             15823110                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            150889                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          6065862                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14120975                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          101280844                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             15695736                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          4154360                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             89383943                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                203158                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             66651440                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3611659                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             66885320                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       235129                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1196                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          873                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4095861                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       209803                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           873                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        82163                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3556524                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 56792007                       # num instructions consuming a value
system.cpu1.iew.wb_count                     88474658                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.679585                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 38594977                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.338415                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      88486857                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               109729107                       # number of integer regfile reads
system.cpu1.int_regfile_writes               28955846                       # number of integer regfile writes
system.cpu1.ipc                              0.281171                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.281171                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           292009      0.31%      0.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             51337573     54.88%     55.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 449      0.00%     55.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     55.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              74261      0.08%     55.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp            3620634      3.87%     59.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             181003      0.19%     59.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     59.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc          37281      0.04%     59.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            3445108      3.68%     63.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           4472318      4.78%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2803262      3.00%     70.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3588749      3.84%     74.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       13340015     14.26%     88.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      10345449     11.06%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              93538303                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               35914541                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           72945676                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     31664301                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          51436384                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     529154                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005657                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  32885      6.21%      6.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      6.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      6.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      6.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      6.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                  293      0.06%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc             1778      0.34%      6.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                15142      2.86%      9.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              364017     68.79%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     78.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 96098     18.16%     96.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1699      0.32%     96.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead            13771      2.60%     99.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            3471      0.66%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              57860907                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         375172041                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     56810357                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         77436504                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 100777022                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 93538303                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             503822                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       27591204                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1578492                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         96692                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     13681014                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    258933465                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.361245                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.724537                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          195746055     75.60%     75.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           39110837     15.10%     90.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18746823      7.24%     97.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4711071      1.82%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             432681      0.17%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              89023      0.03%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              65552      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              19928      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              11495      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      258933465                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.357784                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          4143112                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3512313                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            15823110                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14120975                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               12078587                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               7066701                       # number of misc regfile writes
system.cpu1.numCycles                       261438231                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     7768947                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               93143282                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38239440                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5475280                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                39976880                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              18684523                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               166118                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            173167105                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             114381551                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           66019070                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 50043316                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              33765432                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3611659                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             53397339                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                27779630                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         48113744                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       125053361                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      18760989                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            108515                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22335741                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        109224                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   353929557                       # The number of ROB reads
system.cpu1.rob.rob_writes                  208651962                       # The number of ROB writes
system.cpu1.timesIdled                          28840                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2537794                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                75749                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2745903                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               6844917                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3772598                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7510705                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        74209                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        26357                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3515670                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2779956                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7030630                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2806313                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 134652500000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3007330                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2422930                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1315707                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5961                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3572                       # Transaction distribution
system.membus.trans_dist::ReadExReq            754895                       # Transaction distribution
system.membus.trans_dist::ReadExResp           754852                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3007328                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           311                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11272887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11272887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    395847232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               395847232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             7792                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3772067                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3772067    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3772067                       # Request fanout histogram
system.membus.respLayer1.occupancy        19521791363                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         17817850534                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   134652500000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 134652500000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 134652500000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 134652500000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 134652500000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   134652500000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 134652500000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 134652500000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 134652500000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 134652500000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                850                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          425                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    2467402.352941                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   7187694.737837                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          425    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     98871500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            425                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   133603854000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1048646000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 134652500000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     25002790                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        25002790                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     25002790                       # number of overall hits
system.cpu0.icache.overall_hits::total       25002790                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        73395                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         73395                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        73395                       # number of overall misses
system.cpu0.icache.overall_misses::total        73395                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5237241500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5237241500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5237241500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5237241500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     25076185                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     25076185                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     25076185                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     25076185                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002927                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002927                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002927                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002927                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71356.924859                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71356.924859                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71356.924859                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71356.924859                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2989                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.444444                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        67564                       # number of writebacks
system.cpu0.icache.writebacks::total            67564                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5830                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5830                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5830                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5830                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        67565                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        67565                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        67565                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        67565                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4830367000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4830367000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4830367000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4830367000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002694                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002694                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002694                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002694                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71492.148302                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71492.148302                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71492.148302                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71492.148302                       # average overall mshr miss latency
system.cpu0.icache.replacements                 67564                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     25002790                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       25002790                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        73395                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        73395                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5237241500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5237241500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     25076185                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     25076185                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002927                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002927                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71356.924859                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71356.924859                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5830                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5830                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        67565                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        67565                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4830367000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4830367000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002694                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002694                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71492.148302                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71492.148302                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 134652500000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           25070572                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            67596                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           370.888396                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         50219934                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        50219934                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 134652500000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17161667                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17161667                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17161667                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17161667                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     11926926                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11926926                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     11926926                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11926926                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 824905521781                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 824905521781                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 824905521781                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 824905521781                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     29088593                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     29088593                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     29088593                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     29088593                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.410021                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.410021                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.410021                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.410021                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 69163.296710                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69163.296710                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 69163.296710                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69163.296710                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     26632925                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          862                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           354485                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    75.131317                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    71.833333                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1723605                       # number of writebacks
system.cpu0.dcache.writebacks::total          1723605                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10225855                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10225855                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10225855                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10225855                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1701071                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1701071                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1701071                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1701071                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 138458643959                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 138458643959                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 138458643959                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 138458643959                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058479                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058479                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058479                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058479                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 81394.982313                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81394.982313                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 81394.982313                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81394.982313                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1723605                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     11428032                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11428032                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3524475                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3524475                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 224069823000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 224069823000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     14952507                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     14952507                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.235711                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.235711                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 63575.375907                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 63575.375907                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2756388                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2756388                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       768087                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       768087                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  63210265000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  63210265000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051368                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051368                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 82295.709991                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82295.709991                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5733635                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5733635                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8402451                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8402451                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 600835698781                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 600835698781                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     14136086                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14136086                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.594397                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.594397                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71507.194601                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71507.194601                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7469467                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7469467                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       932984                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       932984                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  75248378959                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  75248378959                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.066000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.066000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 80653.450605                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 80653.450605                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        71283                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        71283                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          954                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          954                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     35361000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     35361000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        72237                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        72237                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.013207                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.013207                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 37066.037736                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 37066.037736                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          554                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          554                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          400                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          400                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6641500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6641500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005537                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005537                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 16603.750000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16603.750000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        69232                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        69232                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1847                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1847                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     13384500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     13384500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        71079                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        71079                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.025985                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.025985                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7246.616134                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7246.616134                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1841                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1841                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     11564500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     11564500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.025901                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.025901                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6281.640413                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6281.640413                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       520000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       520000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       499000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       499000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        10234                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          10234                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        31342                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        31342                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2889067318                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2889067318                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        41576                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        41576                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.753848                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.753848                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 92178.779848                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 92178.779848                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        31337                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        31337                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2857721318                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2857721318                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.753728                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.753728                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 91193.200306                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 91193.200306                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 134652500000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.949295                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           19048767                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1729719                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.012637                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.949295                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998415                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998415                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         60276657                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        60276657                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 134652500000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               12657                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              475126                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               10079                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              459590                       # number of demand (read+write) hits
system.l2.demand_hits::total                   957452                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              12657                       # number of overall hits
system.l2.overall_hits::.cpu0.data             475126                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              10079                       # number of overall hits
system.l2.overall_hits::.cpu1.data             459590                       # number of overall hits
system.l2.overall_hits::total                  957452                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             54908                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1246012                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             21006                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1222400                       # number of demand (read+write) misses
system.l2.demand_misses::total                2544326                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            54908                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1246012                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            21006                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1222400                       # number of overall misses
system.l2.overall_misses::total               2544326                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4581147500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 133113760988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1846288000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 131153306494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     270694502982                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4581147500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 133113760988                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1846288000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 131153306494                       # number of overall miss cycles
system.l2.overall_miss_latency::total    270694502982                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           67565                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1721138                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           31085                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1681990                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3501778                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          67565                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1721138                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          31085                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1681990                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3501778                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.812669                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.723947                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.675760                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.726758                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.726581                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.812669                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.723947                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.675760                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.726758                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.726581                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83433.151818                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106831.845109                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87893.363801                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107291.644710                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106391.438433                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83433.151818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106831.845109                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87893.363801                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107291.644710                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106391.438433                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               2166                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        50                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      43.320000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    865249                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2422926                       # number of writebacks
system.l2.writebacks::total                   2422926                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            576                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         252783                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            410                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         241640                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              495409                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           576                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        252783                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           410                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        241640                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             495409                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        54332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       993229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        20596                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       980760                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2048917                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        54332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       993229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        20596                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       980760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1714030                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3762947                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4000284004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 101406406994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1613792003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 100404000499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 207424483500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4000284004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 101406406994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1613792003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 100404000499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 189369768179                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 396794251679                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.804144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.577077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.662570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.583095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.585108                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.804144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.577077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.662570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.583095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.074582                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73626.665759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102097.710592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78354.632113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102373.669908                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101236.157199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73626.665759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102097.710592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78354.632113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102373.669908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 110482.178363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105447.738615                       # average overall mshr miss latency
system.l2.replacements                        6535570                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2453281                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2453281                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            4                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              4                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      2453285                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2453285                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks       990403                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           990403                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks       990404                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       990404                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1714030                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1714030                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 189369768179                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 189369768179                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 110482.178363                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 110482.178363                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             105                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             236                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  341                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           701                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           689                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1390                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       917000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1056000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1973000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          806                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          925                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1731                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.869727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.744865                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.803004                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1308.131241                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1532.656023                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1419.424460                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          700                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          684                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1384                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     13890500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     13644499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     27534999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.868486                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.739459                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.799538                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19843.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19948.097953                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19895.230491                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 74                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          197                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          194                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              391                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       519500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       726000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1245500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          234                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          231                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            465                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.841880                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.839827                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.840860                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2637.055838                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3742.268041                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3185.421995                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          195                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          189                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          384                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3923500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3975000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      7898500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.818182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.825806                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20120.512821                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21031.746032                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20569.010417                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           326510                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           312727                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                639237                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         632071                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         609226                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1241297                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  72794912490                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  70630324995                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  143425237485                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       958581                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       921953                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1880534                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.659382                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.660799                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.660077                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 115168.885283                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115934.521828                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115544.658116                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       251896                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       240865                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           492761                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       380175                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       368361                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         748536                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  47284069495                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  46058476996                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  93342546491                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.396602                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.399544                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.398044                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 124374.484106                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 125036.247040                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 124700.143334                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         12657                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         10079                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              22736                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        54908                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        21006                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            75914                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4581147500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1846288000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6427435500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        67565                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        31085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          98650                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.812669                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.675760                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.769529                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83433.151818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87893.363801                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84667.327502                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          576                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          410                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           986                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        54332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        20596                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        74928                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4000284004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1613792003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5614076007                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.804144                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.662570                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.759534                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73626.665759                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78354.632113                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74926.275985                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       148616                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       146863                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            295479                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       613941                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       613174                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1227115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  60318848498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  60522981499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 120841829997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       762557                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       760037                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1522594                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.805108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.806769                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.805937                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98248.607762                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98704.415874                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98476.369368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          887                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          775                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1662                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       613054                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       612399                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1225453                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  54122337499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  54345523503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 108467861002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.803945                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.805749                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.804846                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88283.148791                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 88742.018689                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88512.461108                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          505                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               507                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          457                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             467                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     10737000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       199500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     10936500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          962                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           974                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.475052                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.833333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.479466                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 23494.529540                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        19950                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 23418.629550                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          156                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          159                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          301                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          308                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5816497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       140000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5956497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.312890                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.583333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.316222                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19323.910299                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19339.275974                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 134652500000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 134652500000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999700                       # Cycle average of tags in use
system.l2.tags.total_refs                     8166111                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6536297                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.249348                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.894895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.386370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.457981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.233738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.457700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    39.569015                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.232733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.006037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.069656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.069652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.618266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62125337                       # Number of tag accesses
system.l2.tags.data_accesses                 62125337                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 134652500000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3477184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      63785728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1318144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      62953792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    109244672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          240779520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3477184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1318144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4795328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    155067520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       155067520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          54331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         996652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          20596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         983653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1706948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3762180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2422930                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2422930                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         25823390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        473706229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          9789228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        467527836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    811308160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1788154843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     25823390                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      9789228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         35612618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1151612633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1151612633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1151612633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        25823390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       473706229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         9789228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       467527836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    811308160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2939767476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2419275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     54325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    989807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     20596.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    978684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1706876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005177302500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       146671                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       146671                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6863709                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2289775                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3762180                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2422931                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3762180                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2422931                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  11892                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3656                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            226627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            230296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            246616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            249539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            248598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            256393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            230107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            241295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            228744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            228406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           225712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           228668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           229836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           228167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           224013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           227271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            149796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            150360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            151912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            155645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            155207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            157596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            148943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            150613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            152073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            150351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           149177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           149003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           152632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           148293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           148618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           149058                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 186828228401                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                18751440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            257146128401                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     49817.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68567.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2868637                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2123068                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3762180                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2422931                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  791652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  532523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  388320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  393551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  374181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  269882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  199062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  158956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  131169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  113097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  96777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  86139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  71183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  56398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  40181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  29351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  11832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   5992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  51245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  67443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  86206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 106995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 129647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 154298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 188544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 237247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 193806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 187284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 185324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 178804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 174873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 172262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  43227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  33138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  25852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  19902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  15720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1177863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    335.229533                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.761911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   410.764141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       697237     59.20%     59.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       115845      9.84%     69.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        28205      2.39%     71.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15396      1.31%     72.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9935      0.84%     73.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7533      0.64%     74.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6873      0.58%     74.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6206      0.53%     75.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       290633     24.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1177863                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       146671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.568688                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.960527                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    315.698442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       146655     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719           11      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        146671                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       146671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.494583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.457404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.168650                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           120063     81.86%     81.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2170      1.48%     83.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11720      7.99%     91.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7835      5.34%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2377      1.62%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1423      0.97%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              803      0.55%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              260      0.18%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        146671                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              240018432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  761088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               154833728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               240779520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            155067584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1782.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1149.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1788.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1151.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  134652501000                       # Total gap between requests
system.mem_ctrls.avgGap                      21770.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3476800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     63347648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1318144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     62635776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    109240064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    154833728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 25820538.051651470363                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 470452817.437477946281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 9789227.827184790745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 465166083.065669000149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 811273938.471250057220                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1149876370.657804250717                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        54332                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       996652                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        20596                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       983653                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1706947                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2422931                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1751100573                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  60157282152                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    756283555                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  59678426869                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 134803035252                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3377679029448                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32229.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60359.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36719.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60670.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     78973.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1394046.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3989425020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2120433480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13000633380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6259850100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      10629584160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      58627531260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2336007360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        96963464760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        720.101482                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5367132990                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4496440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 124788927010                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4420495380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2349556605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13776415800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6368775840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      10629584160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      58599267240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2359808640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        98503903665                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        731.541588                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5423567744                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4496440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 124732492256                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1212                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          607                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6480540.362438                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12082254.955471                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          607    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     56666000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            607                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   130718812000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   3933688000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 134652500000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     24960116                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        24960116                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     24960116                       # number of overall hits
system.cpu1.icache.overall_hits::total       24960116                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        33643                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         33643                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        33643                       # number of overall misses
system.cpu1.icache.overall_misses::total        33643                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2183280000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2183280000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2183280000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2183280000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     24993759                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     24993759                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     24993759                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     24993759                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001346                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001346                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001346                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001346                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64895.520614                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64895.520614                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64895.520614                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64895.520614                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1400                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               44                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    31.818182                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        31086                       # number of writebacks
system.cpu1.icache.writebacks::total            31086                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2557                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2557                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2557                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2557                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        31086                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31086                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        31086                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31086                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2007464000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2007464000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2007464000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2007464000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001244                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001244                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001244                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001244                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64577.752043                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64577.752043                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64577.752043                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64577.752043                       # average overall mshr miss latency
system.cpu1.icache.replacements                 31086                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     24960116                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       24960116                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        33643                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        33643                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2183280000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2183280000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     24993759                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     24993759                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001346                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001346                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64895.520614                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64895.520614                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2557                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2557                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        31086                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31086                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2007464000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2007464000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001244                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001244                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64577.752043                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64577.752043                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 134652500000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           26832632                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31118                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           862.286522                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         50018604                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        50018604                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 134652500000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16997166                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16997166                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16997166                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16997166                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     11677663                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11677663                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     11677663                       # number of overall misses
system.cpu1.dcache.overall_misses::total     11677663                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 809823392724                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 809823392724                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 809823392724                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 809823392724                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     28674829                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     28674829                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     28674829                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     28674829                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.407244                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.407244                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.407244                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.407244                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 69348.070134                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 69348.070134                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 69348.070134                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 69348.070134                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     26146097                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          274                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           342729                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    76.287962                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1681510                       # number of writebacks
system.cpu1.dcache.writebacks::total          1681510                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10019150                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10019150                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10019150                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10019150                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1658513                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1658513                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1658513                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1658513                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 136076597165                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 136076597165                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 136076597165                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 136076597165                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.057839                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.057839                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.057839                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.057839                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 82047.350346                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82047.350346                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 82047.350346                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82047.350346                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1681510                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11363488                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11363488                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3515303                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3515303                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 224080050500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 224080050500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14878791                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14878791                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.236263                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.236263                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 63744.163874                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 63744.163874                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2750709                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2750709                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       764594                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       764594                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  63376048500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  63376048500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.051388                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.051388                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 82888.498340                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82888.498340                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5633678                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5633678                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8162360                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8162360                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 585743342224                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 585743342224                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     13796038                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     13796038                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.591645                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.591645                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 71761.517775                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71761.517775                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      7268441                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      7268441                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       893919                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       893919                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  72700548665                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  72700548665                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.064795                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.064795                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 81327.892868                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 81327.892868                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        73890                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        73890                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          746                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          746                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     26380000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     26380000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        74636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        74636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.009995                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.009995                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 35361.930295                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 35361.930295                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          126                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          620                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          620                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22635000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22635000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008307                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008307                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 36508.064516                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36508.064516                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        71523                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        71523                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1851                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1851                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     13403500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     13403500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        73374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        73374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.025227                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.025227                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7241.220962                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7241.220962                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1849                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1849                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     11574500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     11574500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.025200                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.025200                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6259.870200                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6259.870200                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       502000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       502000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       482000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       482000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         9289                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           9289                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        32421                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        32421                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3019898829                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3019898829                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        41710                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        41710                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.777296                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.777296                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 93146.381327                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 93146.381327                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        32419                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        32419                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2987473329                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2987473329                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.777248                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.777248                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 92151.927234                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 92151.927234                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 134652500000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.840791                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18851486                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1688517                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.164522                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.840791                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995025                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995025                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         59417586                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        59417586                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 134652500000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1632360                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4876211                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1050478                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4112644                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3055783                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6296                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3649                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           9945                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           41                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           41                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1883450                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1883451                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         98651                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1533710                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          974                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          974                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       202693                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5181414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        93257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5058118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10535482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8648192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    220463552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3978944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    215263936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              448354624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9613176                       # Total snoops (count)
system.tol2bus.snoopTraffic                 155968000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13118147                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.222408                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.420668                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10226922     77.96%     77.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2864868     21.84%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  26357      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13118147                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7019173808                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2600076487                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         101679331                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2539134662                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          46870516                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
