

================================================================
== Vivado HLS Report for 'make_marker'
================================================================
* Date:           Thu Jul  5 12:11:39 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        marker_zybo
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.79|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  838068|  850867|  838068|  850867|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+------+-------+------+-------+---------+
        |                 |       |    Latency   |   Interval   | Pipeline|
        |     Instance    | Module|  min |  max  |  min |  max  |   Type  |
        +-----------------+-------+------+-------+------+-------+---------+
        |grp_otsu_fu_488  |otsu   |  3589|  16388|  3589|  16388|   none  |
        +-----------------+-------+------+-------+------+-------+---------+

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |     256|     256|         1|          -|          -|    256|    no    |
        |- Loop 2  |  256680|  256680|         4|          -|          -|  64170|    no    |
        |- Loop 3  |  192510|  192510|         3|          -|          -|  64170|    no    |
        |- Loop 4  |  320853|  320853|         9|          5|          1|  64170|    yes   |
        |- Loop 5  |   64172|   64172|         4|          1|          1|  64170|    yes   |
        +----------+--------+--------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 9
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 2
  Pipeline-0 : II = 5, D = 9, States = { 11 12 13 14 15 16 17 18 19 }
  Pipeline-1 : II = 1, D = 4, States = { 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond1)
	3  / (exitcond1)
3 --> 
	4  / (!exitcond2)
	7  / (exitcond2)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
7 --> 
	8  / true
8 --> 
	9  / (!exitcond3)
	11  / (exitcond3)
9 --> 
	10  / true
10 --> 
	8  / true
11 --> 
	20  / (exitcond4)
	12  / (!exitcond4)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	11  / true
20 --> 
	21  / true
21 --> 
	25  / (exitcond)
	22  / (!exitcond)
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	21  / true
25 --> 

* FSM state operations: 

 <State 1> : 3.26ns
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inputStream_V_data_V), !map !84"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inputStream_V_keep_V), !map !88"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inputStream_V_strb_V), !map !92"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %inputStream_V_user_V), !map !96"
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inputStream_V_last_V), !map !100"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %inputStream_V_id_V), !map !104"
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %inputStream_V_dest_V), !map !108"
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outputStream_V_data_V), !map !112"
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outputStream_V_keep_V), !map !116"
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outputStream_V_strb_V), !map !120"
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %outputStream_V_user_V), !map !124"
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outputStream_V_last_V), !map !128"
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %outputStream_V_id_V), !map !132"
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %outputStream_V_dest_V), !map !136"
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @make_marker_str) nounwind"
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%histogram = alloca [256 x i32], align 16" [marker_zybo/core.cpp:8]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%img_fifo = alloca [64170 x i8], align 16" [marker_zybo/core.cpp:11]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%backimg = alloca [64170 x i8], align 16" [marker_zybo/core.cpp:11]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%lineBuff_val_0 = alloca [310 x i8], align 1" [marker_zybo/core.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%lineBuff_val_1 = alloca [310 x i8], align 1" [marker_zybo/core.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%lineBuff_val_2 = alloca [310 x i8], align 1" [marker_zybo/core.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [marker_zybo/core.cpp:5]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outputStream_V_data_V, i1* %outputStream_V_keep_V, i1* %outputStream_V_strb_V, i5* %outputStream_V_user_V, i1* %outputStream_V_last_V, i2* %outputStream_V_id_V, i6* %outputStream_V_dest_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [marker_zybo/core.cpp:6]
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inputStream_V_data_V, i1* %inputStream_V_keep_V, i1* %inputStream_V_strb_V, i5* %inputStream_V_user_V, i1* %inputStream_V_last_V, i2* %inputStream_V_id_V, i6* %inputStream_V_dest_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [marker_zybo/core.cpp:7]
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([63 x i8]* @hls_KD_KD_LineBuffe) nounwind"
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([63 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind"
ST_1 : Operation 52 [1/1] (1.66ns)   --->   "br label %1" [marker_zybo/core.cpp:23]

 <State 2> : 3.26ns
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%idxHist = phi i9 [ 0, %0 ], [ %idxHist_1, %2 ]"
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%exitcond1 = icmp eq i9 %idxHist, -256" [marker_zybo/core.cpp:23]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"
ST_2 : Operation 56 [1/1] (2.11ns)   --->   "%idxHist_1 = add i9 %idxHist, 1" [marker_zybo/core.cpp:23]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader124.preheader, label %2" [marker_zybo/core.cpp:23]
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = zext i9 %idxHist to i64" [marker_zybo/core.cpp:25]
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%histogram_addr = getelementptr inbounds [256 x i32]* %histogram, i64 0, i64 %tmp" [marker_zybo/core.cpp:25]
ST_2 : Operation 60 [1/1] (3.25ns)   --->   "store i32 0, i32* %histogram_addr, align 4" [marker_zybo/core.cpp:25]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br label %1" [marker_zybo/core.cpp:23]
ST_2 : Operation 62 [1/1] (1.66ns)   --->   "br label %.preheader124" [marker_zybo/core.cpp:27]

 <State 3> : 3.36ns
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%i = phi i16 [ %i_1, %3 ], [ 0, %.preheader124.preheader ]"
ST_3 : Operation 64 [1/1] (2.38ns)   --->   "%exitcond2 = icmp eq i16 %i, -1366" [marker_zybo/core.cpp:27]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64170, i64 64170, i64 64170)"
ST_3 : Operation 66 [1/1] (2.14ns)   --->   "%i_1 = add i16 %i, 1" [marker_zybo/core.cpp:27]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %4, label %3" [marker_zybo/core.cpp:27]
ST_3 : Operation 68 [2/2] (0.00ns)   --->   "%empty_7 = call { i8, i1, i1, i5, i1, i2, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i5P.i1P.i2P.i6P(i8* %inputStream_V_data_V, i1* %inputStream_V_keep_V, i1* %inputStream_V_strb_V, i5* %inputStream_V_user_V, i1* %inputStream_V_last_V, i2* %inputStream_V_id_V, i6* %inputStream_V_dest_V)" [marker_zybo/core.cpp:29]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 69 [2/2] (0.00ns)   --->   "%t = call fastcc i32 @otsu([256 x i32]* %histogram)" [marker_zybo/core.cpp:33]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 3.26ns
ST_4 : Operation 70 [1/2] (0.00ns)   --->   "%empty_7 = call { i8, i1, i1, i5, i1, i2, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i5P.i1P.i2P.i6P(i8* %inputStream_V_data_V, i1* %inputStream_V_keep_V, i1* %inputStream_V_strb_V, i5* %inputStream_V_user_V, i1* %inputStream_V_last_V, i2* %inputStream_V_id_V, i6* %inputStream_V_dest_V)" [marker_zybo/core.cpp:29]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i8, i1, i1, i5, i1, i2, i6 } %empty_7, 0" [marker_zybo/core.cpp:29]
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_s = zext i8 %tmp_data_V to i64" [marker_zybo/core.cpp:30]
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%histogram_addr_1 = getelementptr inbounds [256 x i32]* %histogram, i64 0, i64 %tmp_s" [marker_zybo/core.cpp:30]
ST_4 : Operation 74 [2/2] (3.25ns)   --->   "%histogram_load = load i32* %histogram_addr_1, align 4" [marker_zybo/core.cpp:30]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_15 = zext i16 %i to i64" [marker_zybo/core.cpp:31]
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%img_fifo_addr = getelementptr inbounds [64170 x i8]* %img_fifo, i64 0, i64 %tmp_15" [marker_zybo/core.cpp:31]
ST_4 : Operation 77 [1/1] (3.25ns)   --->   "store i8 %tmp_data_V, i8* %img_fifo_addr, align 1" [marker_zybo/core.cpp:31]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>

 <State 5> : 3.26ns
ST_5 : Operation 78 [1/2] (3.25ns)   --->   "%histogram_load = load i32* %histogram_addr_1, align 4" [marker_zybo/core.cpp:30]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>

 <State 6> : 5.96ns
ST_6 : Operation 79 [1/1] (2.70ns)   --->   "%tmp_14 = add nsw i32 %histogram_load, 1" [marker_zybo/core.cpp:30]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (3.25ns)   --->   "store i32 %tmp_14, i32* %histogram_addr_1, align 4" [marker_zybo/core.cpp:30]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br label %.preheader124" [marker_zybo/core.cpp:27]

 <State 7> : 1.66ns
ST_7 : Operation 82 [1/2] (0.00ns)   --->   "%t = call fastcc i32 @otsu([256 x i32]* %histogram)" [marker_zybo/core.cpp:33]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 83 [1/1] (1.66ns)   --->   "br label %5" [marker_zybo/core.cpp:35]

 <State 8> : 3.36ns
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%i2 = phi i16 [ 0, %4 ], [ %i_2, %6 ]"
ST_8 : Operation 85 [1/1] (2.38ns)   --->   "%exitcond3 = icmp eq i16 %i2, -1366" [marker_zybo/core.cpp:35]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64170, i64 64170, i64 64170)"
ST_8 : Operation 87 [1/1] (2.14ns)   --->   "%i_2 = add i16 %i2, 1" [marker_zybo/core.cpp:35]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader123.preheader, label %6" [marker_zybo/core.cpp:35]
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_16 = zext i16 %i2 to i64" [marker_zybo/core.cpp:37]
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%img_fifo_addr_1 = getelementptr inbounds [64170 x i8]* %img_fifo, i64 0, i64 %tmp_16" [marker_zybo/core.cpp:37]
ST_8 : Operation 91 [2/2] (3.25ns)   --->   "%img_fifo_load = load i8* %img_fifo_addr_1, align 1" [marker_zybo/core.cpp:37]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_8 : Operation 92 [1/1] (1.66ns)   --->   "br label %.preheader123" [marker_zybo/core.cpp:45]

 <State 9> : 5.70ns
ST_9 : Operation 93 [1/2] (3.25ns)   --->   "%img_fifo_load = load i8* %img_fifo_addr_1, align 1" [marker_zybo/core.cpp:37]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_17 = zext i8 %img_fifo_load to i32" [marker_zybo/core.cpp:37]
ST_9 : Operation 95 [1/1] (2.43ns)   --->   "%tmp_18 = icmp sgt i32 %tmp_17, %t" [marker_zybo/core.cpp:37]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 4.25ns
ST_10 : Operation 96 [1/1] (0.99ns)   --->   "%storemerge = select i1 %tmp_18, i8 -1, i8 0" [marker_zybo/core.cpp:37]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (3.25ns)   --->   "store i8 %storemerge, i8* %img_fifo_addr_1, align 1" [marker_zybo/core.cpp:41]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "br label %5" [marker_zybo/core.cpp:35]

 <State 11> : 3.50ns
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%idxRow = phi i32 [ %idxRow_1, %._crit_edge.i.i_ifconv ], [ 0, %.preheader123.preheader ]"
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%col_assign = phi i32 [ %idxCol_1, %._crit_edge.i.i_ifconv ], [ 0, %.preheader123.preheader ]"
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%pixProcessed = phi i32 [ %pixProcessed_2, %._crit_edge.i.i_ifconv ], [ 0, %.preheader123.preheader ]" [marker_zybo/core.cpp:64]
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%i3 = phi i16 [ %i_4, %._crit_edge.i.i_ifconv ], [ 0, %.preheader123.preheader ]"
ST_11 : Operation 103 [1/1] (2.38ns)   --->   "%exitcond4 = icmp eq i16 %i3, -1366" [marker_zybo/core.cpp:45]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64170, i64 64170, i64 64170)"
ST_11 : Operation 105 [1/1] (2.14ns)   --->   "%i_4 = add i16 %i3, 1" [marker_zybo/core.cpp:45]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader.preheader, label %._crit_edge.i.i_ifconv" [marker_zybo/core.cpp:45]
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_19 = zext i16 %i3 to i64" [marker_zybo/core.cpp:47]
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%img_fifo_addr_2 = getelementptr inbounds [64170 x i8]* %img_fifo, i64 0, i64 %tmp_19" [marker_zybo/core.cpp:47]
ST_11 : Operation 109 [2/2] (3.25ns)   --->   "%pixelIn = load i8* %img_fifo_addr_2, align 1" [marker_zybo/core.cpp:47]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_20 = zext i32 %col_assign to i64" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->marker_zybo/core.cpp:48]
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr = getelementptr [310 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_20" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->marker_zybo/core.cpp:48]
ST_11 : Operation 112 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load = load i8* %lineBuff_val_1_addr, align 1" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->marker_zybo/core.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr = getelementptr [310 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_20" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->marker_zybo/core.cpp:48]
ST_11 : Operation 114 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load = load i8* %lineBuff_val_2_addr, align 1" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->marker_zybo/core.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_22 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %idxRow, i32 1, i32 31)" [marker_zybo/core.cpp:58]
ST_11 : Operation 116 [1/1] (2.43ns)   --->   "%icmp = icmp sgt i31 %tmp_22, 0" [marker_zybo/core.cpp:58]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_23 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %col_assign, i32 1, i32 31)" [marker_zybo/core.cpp:58]
ST_11 : Operation 118 [1/1] (2.43ns)   --->   "%icmp3 = icmp sgt i31 %tmp_23, 0" [marker_zybo/core.cpp:58]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.97ns)   --->   "%or_cond = and i1 %icmp, %icmp3" [marker_zybo/core.cpp:58]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (2.43ns)   --->   "%tmp_26 = icmp slt i32 %col_assign, 309" [marker_zybo/core.cpp:64]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (2.70ns)   --->   "%idxCol = add nsw i32 %col_assign, 1" [marker_zybo/core.cpp:65]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (2.70ns)   --->   "%idxRow_2 = add nsw i32 %idxRow, 1" [marker_zybo/core.cpp:69]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (0.79ns)   --->   "%idxRow_1 = select i1 %tmp_26, i32 %idxRow, i32 %idxRow_2" [marker_zybo/core.cpp:64]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 12> : 6.51ns
ST_12 : Operation 124 [1/2] (3.25ns)   --->   "%pixelIn = load i8* %img_fifo_addr_2, align 1" [marker_zybo/core.cpp:47]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_12 : Operation 125 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load = load i8* %lineBuff_val_1_addr, align 1" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->marker_zybo/core.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr = getelementptr [310 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_20" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->marker_zybo/core.cpp:48]
ST_12 : Operation 127 [1/1] (3.25ns)   --->   "store i8 %lineBuff_val_1_load, i8* %lineBuff_val_0_addr, align 1" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->marker_zybo/core.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_12 : Operation 128 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load = load i8* %lineBuff_val_2_addr, align 1" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->marker_zybo/core.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_12 : Operation 129 [1/1] (3.25ns)   --->   "store i8 %lineBuff_val_2_load, i8* %lineBuff_val_1_addr, align 1" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->marker_zybo/core.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_12 : Operation 130 [1/1] (3.25ns)   --->   "store i8 %pixelIn, i8* %lineBuff_val_2_addr, align 1" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:765->C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:883->marker_zybo/core.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>

 <State 13> : 5.96ns
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_21 = zext i32 %pixProcessed to i64" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->marker_zybo/core.cpp:52]
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_1 = getelementptr [310 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_21" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->marker_zybo/core.cpp:52]
ST_13 : Operation 133 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load = load i8* %lineBuff_val_0_addr_1, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_13 : Operation 134 [1/1] (2.70ns)   --->   "%pixProcessed_3 = add nsw i32 %pixProcessed, 1" [marker_zybo/core.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_47_0_1 = zext i32 %pixProcessed_3 to i64" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->marker_zybo/core.cpp:52]
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_2 = getelementptr [310 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_47_0_1" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->marker_zybo/core.cpp:52]
ST_13 : Operation 137 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load_1 = load i8* %lineBuff_val_0_addr_2, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr_1 = getelementptr [310 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_21" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->marker_zybo/core.cpp:52]
ST_13 : Operation 139 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load_1 = load i8* %lineBuff_val_1_addr_1, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr_2 = getelementptr [310 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_47_0_1" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->marker_zybo/core.cpp:52]
ST_13 : Operation 141 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load_2 = load i8* %lineBuff_val_1_addr_2, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr_1 = getelementptr [310 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_21" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->marker_zybo/core.cpp:52]
ST_13 : Operation 143 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load_1 = load i8* %lineBuff_val_2_addr_1, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr_2 = getelementptr [310 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_47_0_1" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->marker_zybo/core.cpp:52]
ST_13 : Operation 145 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load_2 = load i8* %lineBuff_val_2_addr_2, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>

 <State 14> : 8.79ns
ST_14 : Operation 146 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load = load i8* %lineBuff_val_0_addr_1, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_14 : Operation 147 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load_1 = load i8* %lineBuff_val_0_addr_2, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_14 : Operation 148 [1/1] (2.70ns)   --->   "%col_assign_1_0_2 = add nsw i32 %pixProcessed, 2" [marker_zybo/core.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_47_0_2 = zext i32 %col_assign_1_0_2 to i64" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->marker_zybo/core.cpp:52]
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_3 = getelementptr [310 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_47_0_2" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->marker_zybo/core.cpp:52]
ST_14 : Operation 151 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load_2 = load i8* %lineBuff_val_0_addr_3, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_14 : Operation 152 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load_1 = load i8* %lineBuff_val_1_addr_1, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_14 : Operation 153 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load_2 = load i8* %lineBuff_val_1_addr_2, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr_3 = getelementptr [310 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_47_0_2" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->marker_zybo/core.cpp:52]
ST_14 : Operation 155 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load_3 = load i8* %lineBuff_val_1_addr_3, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_14 : Operation 156 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load_1 = load i8* %lineBuff_val_2_addr_1, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_14 : Operation 157 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load_2 = load i8* %lineBuff_val_2_addr_2, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr_3 = getelementptr [310 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_47_0_2" [C:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->marker_zybo/core.cpp:52]
ST_14 : Operation 159 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load_3 = load i8* %lineBuff_val_2_addr_3, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_14 : Operation 160 [1/1] (1.47ns)   --->   "%tmp_19_0_1_i = icmp ult i8 %lineBuff_val_0_load_1, %lineBuff_val_0_load" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (0.79ns)   --->   "%valInWindow_0_minVal = select i1 %tmp_19_0_1_i, i32 %pixProcessed_3, i32 %pixProcessed" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%valInWindow_0_minVal_1 = zext i32 %valInWindow_0_minVal to i64" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_4 = getelementptr [310 x i8]* %lineBuff_val_0, i64 0, i64 %valInWindow_0_minVal_1" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]
ST_14 : Operation 164 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load_3 = load i8* %lineBuff_val_0_addr_4, align 1" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_14 : Operation 165 [1/1] (1.47ns)   --->   "%tmp_24_0_1_i = icmp ugt i8 %lineBuff_val_0_load_1, %lineBuff_val_0_load" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (0.79ns)   --->   "%valInWindow_0_maxVal = select i1 %tmp_24_0_1_i, i32 %pixProcessed_3, i32 %pixProcessed" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node pixProcessed_2)   --->   "%pixProcessed_1 = select i1 %or_cond, i32 %pixProcessed_3, i32 %pixProcessed" [marker_zybo/core.cpp:58]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 168 [1/1] (0.79ns)   --->   "%idxCol_1 = select i1 %tmp_26, i32 %idxCol, i32 0" [marker_zybo/core.cpp:64]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 169 [1/1] (0.79ns) (out node of the LUT)   --->   "%pixProcessed_2 = select i1 %tmp_26, i32 %pixProcessed_1, i32 0" [marker_zybo/core.cpp:64]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 15> : 3.26ns
ST_15 : Operation 170 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load_2 = load i8* %lineBuff_val_0_addr_3, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_15 : Operation 171 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load_3 = load i8* %lineBuff_val_1_addr_3, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_15 : Operation 172 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load_3 = load i8* %lineBuff_val_2_addr_3, align 1" [marker_zybo/core.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_15 : Operation 173 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load_3 = load i8* %lineBuff_val_0_addr_4, align 1" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%valInWindow_0_maxVal_1 = zext i32 %valInWindow_0_maxVal to i64" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_6 = getelementptr [310 x i8]* %lineBuff_val_0, i64 0, i64 %valInWindow_0_maxVal_1" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]
ST_15 : Operation 176 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load_5 = load i8* %lineBuff_val_0_addr_6, align 1" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>

 <State 16> : 8.79ns
ST_16 : Operation 177 [1/1] (1.47ns)   --->   "%tmp_19_0_2_i = icmp ult i8 %lineBuff_val_0_load_2, %lineBuff_val_0_load_3" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 178 [1/1] (0.79ns)   --->   "%valInWindow_0_minVal_2 = select i1 %tmp_19_0_2_i, i32 %col_assign_1_0_2, i32 %valInWindow_0_minVal" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%valInWindow_0_minVal_3 = zext i32 %valInWindow_0_minVal_2 to i64" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_5 = getelementptr [310 x i8]* %lineBuff_val_0, i64 0, i64 %valInWindow_0_minVal_3" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]
ST_16 : Operation 181 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load_4 = load i8* %lineBuff_val_0_addr_5, align 1" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_16 : Operation 182 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load_5 = load i8* %lineBuff_val_0_addr_6, align 1" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_16 : Operation 183 [1/1] (1.47ns)   --->   "%tmp_24_0_2_i = icmp ugt i8 %lineBuff_val_0_load_2, %lineBuff_val_0_load_5" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 184 [1/1] (0.79ns)   --->   "%valInWindow_0_maxVal_2 = select i1 %tmp_24_0_2_i, i32 %col_assign_1_0_2, i32 %valInWindow_0_maxVal" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%valInWindow_0_maxVal_3 = zext i32 %valInWindow_0_maxVal_2 to i64" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_7 = getelementptr [310 x i8]* %lineBuff_val_0, i64 0, i64 %valInWindow_0_maxVal_3" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]
ST_16 : Operation 187 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load_6 = load i8* %lineBuff_val_0_addr_7, align 1" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>

 <State 17> : 8.29ns
ST_17 : Operation 188 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load_4 = load i8* %lineBuff_val_0_addr_5, align 1" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_17 : Operation 189 [1/1] (1.47ns)   --->   "%tmp_19_1_i = icmp ult i8 %lineBuff_val_1_load_1, %lineBuff_val_0_load_4" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 190 [1/1] (1.04ns)   --->   "%valInWindow_0_minVal_4 = select i1 %tmp_19_1_i, i8 %lineBuff_val_1_load_1, i8 %lineBuff_val_0_load_4" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 191 [1/1] (1.47ns)   --->   "%tmp_19_1_1_i = icmp ult i8 %lineBuff_val_1_load_2, %valInWindow_0_minVal_4" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 192 [1/1] (1.04ns)   --->   "%valInWindow_0_minVal_5 = select i1 %tmp_19_1_1_i, i8 %lineBuff_val_1_load_2, i8 %valInWindow_0_minVal_4" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 193 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load_6 = load i8* %lineBuff_val_0_addr_7, align 1" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_17 : Operation 194 [1/1] (1.47ns)   --->   "%tmp_24_1_i = icmp ugt i8 %lineBuff_val_1_load_1, %lineBuff_val_0_load_6" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 195 [1/1] (1.04ns)   --->   "%valInWindow_0_maxVal_4 = select i1 %tmp_24_1_i, i8 %lineBuff_val_1_load_1, i8 %lineBuff_val_0_load_6" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 196 [1/1] (1.47ns)   --->   "%tmp_24_1_1_i = icmp ugt i8 %lineBuff_val_1_load_2, %valInWindow_0_maxVal_4" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 197 [1/1] (1.04ns)   --->   "%valInWindow_0_maxVal_5 = select i1 %tmp_24_1_1_i, i8 %lineBuff_val_1_load_2, i8 %valInWindow_0_maxVal_4" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 18> : 7.55ns
ST_18 : Operation 198 [1/1] (1.47ns)   --->   "%tmp_19_1_2_i = icmp ult i8 %lineBuff_val_1_load_3, %valInWindow_0_minVal_5" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 199 [1/1] (1.04ns)   --->   "%valInWindow_0_minVal_6 = select i1 %tmp_19_1_2_i, i8 %lineBuff_val_1_load_3, i8 %valInWindow_0_minVal_5" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 200 [1/1] (1.47ns)   --->   "%tmp_19_2_i = icmp ult i8 %lineBuff_val_2_load_1, %valInWindow_0_minVal_6" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 201 [1/1] (1.04ns)   --->   "%valInWindow_0_minVal_7 = select i1 %tmp_19_2_i, i8 %lineBuff_val_2_load_1, i8 %valInWindow_0_minVal_6" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 202 [1/1] (1.47ns)   --->   "%tmp_19_2_1_i = icmp ult i8 %lineBuff_val_2_load_2, %valInWindow_0_minVal_7" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 203 [1/1] (1.04ns)   --->   "%valInWindow_0_minVal_8 = select i1 %tmp_19_2_1_i, i8 %lineBuff_val_2_load_2, i8 %valInWindow_0_minVal_7" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 204 [1/1] (1.47ns)   --->   "%tmp_24_1_2_i = icmp ugt i8 %lineBuff_val_1_load_3, %valInWindow_0_maxVal_5" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 205 [1/1] (1.04ns)   --->   "%valInWindow_0_maxVal_6 = select i1 %tmp_24_1_2_i, i8 %lineBuff_val_1_load_3, i8 %valInWindow_0_maxVal_5" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 206 [1/1] (1.47ns)   --->   "%tmp_24_2_i = icmp ugt i8 %lineBuff_val_2_load_1, %valInWindow_0_maxVal_6" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 207 [1/1] (1.04ns)   --->   "%valInWindow_0_maxVal_7 = select i1 %tmp_24_2_i, i8 %lineBuff_val_2_load_1, i8 %valInWindow_0_maxVal_6" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 208 [1/1] (1.47ns)   --->   "%tmp_24_2_1_i = icmp ugt i8 %lineBuff_val_2_load_2, %valInWindow_0_maxVal_7" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 209 [1/1] (1.04ns)   --->   "%valInWindow_0_maxVal_8 = select i1 %tmp_24_2_1_i, i8 %lineBuff_val_2_load_2, i8 %valInWindow_0_maxVal_7" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 19> : 7.25ns
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [marker_zybo/core.cpp:45]
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [marker_zybo/core.cpp:46]
ST_19 : Operation 212 [1/1] (1.47ns)   --->   "%tmp_19_2_2_i = icmp ult i8 %lineBuff_val_2_load_3, %valInWindow_0_minVal_8" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node valOutputFg1)   --->   "%valOutputFg = select i1 %tmp_19_2_2_i, i8 %lineBuff_val_2_load_3, i8 %valInWindow_0_minVal_8" [marker_zybo/core.cpp:120->marker_zybo/core.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 214 [1/1] (1.47ns)   --->   "%tmp_24_2_2_i = icmp ugt i8 %lineBuff_val_2_load_3, %valInWindow_0_maxVal_8" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node phitmp)   --->   "%valOutputBg = select i1 %tmp_24_2_2_i, i8 %lineBuff_val_2_load_3, i8 %valInWindow_0_maxVal_8" [marker_zybo/core.cpp:134->marker_zybo/core.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 216 [1/1] (1.47ns) (out node of the LUT)   --->   "%phitmp = icmp eq i8 %valOutputBg, 0" [marker_zybo/core.cpp:62]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node valOutputBg1)   --->   "%phitmp1 = select i1 %phitmp, i8 -128, i8 0" [marker_zybo/core.cpp:62]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 218 [1/1] (1.04ns) (out node of the LUT)   --->   "%valOutputFg1 = select i1 %or_cond, i8 %valOutputFg, i8 0" [marker_zybo/core.cpp:58]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 219 [1/1] (1.04ns) (out node of the LUT)   --->   "%valOutputBg1 = select i1 %or_cond, i8 %phitmp1, i8 -128" [marker_zybo/core.cpp:75]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 220 [1/1] (3.25ns)   --->   "store i8 %valOutputFg1, i8* %img_fifo_addr_2, align 1" [marker_zybo/core.cpp:73]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_19 : Operation 221 [1/1] (0.00ns)   --->   "%backimg_addr_1 = getelementptr inbounds [64170 x i8]* %backimg, i64 0, i64 %tmp_19" [marker_zybo/core.cpp:82]
ST_19 : Operation 222 [1/1] (3.25ns)   --->   "store i8 %valOutputBg1, i8* %backimg_addr_1, align 1" [marker_zybo/core.cpp:82]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_19 : Operation 223 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_2)" [marker_zybo/core.cpp:84]
ST_19 : Operation 224 [1/1] (0.00ns)   --->   "br label %.preheader123" [marker_zybo/core.cpp:45]

 <State 20> : 1.66ns
ST_20 : Operation 225 [1/1] (1.66ns)   --->   "br label %.preheader" [marker_zybo/core.cpp:87]

 <State 21> : 3.36ns
ST_21 : Operation 226 [1/1] (0.00ns)   --->   "%i4 = phi i16 [ %i_3, %10 ], [ 0, %.preheader.preheader ]"
ST_21 : Operation 227 [1/1] (2.38ns)   --->   "%exitcond = icmp eq i16 %i4, -1366" [marker_zybo/core.cpp:87]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 228 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64170, i64 64170, i64 64170)"
ST_21 : Operation 229 [1/1] (2.14ns)   --->   "%i_3 = add i16 %i4, 1" [marker_zybo/core.cpp:87]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 230 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %11, label %7" [marker_zybo/core.cpp:87]
ST_21 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_24 = zext i16 %i4 to i64" [marker_zybo/core.cpp:90]
ST_21 : Operation 232 [1/1] (0.00ns)   --->   "%img_fifo_addr_3 = getelementptr inbounds [64170 x i8]* %img_fifo, i64 0, i64 %tmp_24" [marker_zybo/core.cpp:90]
ST_21 : Operation 233 [2/2] (3.25ns)   --->   "%FgValIn_data_V = load i8* %img_fifo_addr_3, align 1" [marker_zybo/core.cpp:90]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>

 <State 22> : 5.71ns
ST_22 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [marker_zybo/core.cpp:88]
ST_22 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [marker_zybo/core.cpp:89]
ST_22 : Operation 236 [1/2] (3.25ns)   --->   "%FgValIn_data_V = load i8* %img_fifo_addr_3, align 1" [marker_zybo/core.cpp:90]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_22 : Operation 237 [1/1] (1.47ns)   --->   "%tmp_25 = icmp eq i8 %FgValIn_data_V, -1" [marker_zybo/core.cpp:90]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "br i1 %tmp_25, label %8, label %9" [marker_zybo/core.cpp:90]
ST_22 : Operation 239 [1/1] (0.00ns)   --->   "%backimg_addr = getelementptr inbounds [64170 x i8]* %backimg, i64 0, i64 %tmp_24" [marker_zybo/core.cpp:103]
ST_22 : Operation 240 [2/2] (3.25ns)   --->   "%tmp_data_V_1 = load i8* %backimg_addr, align 1" [marker_zybo/core.cpp:103]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_22 : Operation 241 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_3)" [marker_zybo/core.cpp:109]
ST_22 : Operation 242 [1/1] (0.00ns)   --->   "br label %.preheader" [marker_zybo/core.cpp:87]

 <State 23> : 3.26ns
ST_23 : Operation 243 [1/2] (3.25ns)   --->   "%tmp_data_V_1 = load i8* %backimg_addr, align 1" [marker_zybo/core.cpp:103]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_23 : Operation 244 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i5P.i1P.i2P.i6P(i8* %outputStream_V_data_V, i1* %outputStream_V_keep_V, i1* %outputStream_V_strb_V, i5* %outputStream_V_user_V, i1* %outputStream_V_last_V, i2* %outputStream_V_id_V, i6* %outputStream_V_dest_V, i8 %tmp_data_V_1, i1 true, i1 true, i5 1, i1 undef, i2 0, i6 0)" [marker_zybo/core.cpp:107]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 245 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i5P.i1P.i2P.i6P(i8* %outputStream_V_data_V, i1* %outputStream_V_keep_V, i1* %outputStream_V_strb_V, i5* %outputStream_V_user_V, i1* %outputStream_V_last_V, i2* %outputStream_V_id_V, i6* %outputStream_V_dest_V, i8 -1, i1 true, i1 true, i5 1, i1 undef, i2 0, i6 0)" [marker_zybo/core.cpp:97]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 24> : 0.00ns
ST_24 : Operation 246 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i5P.i1P.i2P.i6P(i8* %outputStream_V_data_V, i1* %outputStream_V_keep_V, i1* %outputStream_V_strb_V, i5* %outputStream_V_user_V, i1* %outputStream_V_last_V, i2* %outputStream_V_id_V, i6* %outputStream_V_dest_V, i8 %tmp_data_V_1, i1 true, i1 true, i5 1, i1 undef, i2 0, i6 0)" [marker_zybo/core.cpp:107]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 247 [1/1] (0.00ns)   --->   "br label %10"
ST_24 : Operation 248 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i5P.i1P.i2P.i6P(i8* %outputStream_V_data_V, i1* %outputStream_V_keep_V, i1* %outputStream_V_strb_V, i5* %outputStream_V_user_V, i1* %outputStream_V_last_V, i2* %outputStream_V_id_V, i6* %outputStream_V_dest_V, i8 -1, i1 true, i1 true, i5 1, i1 undef, i2 0, i6 0)" [marker_zybo/core.cpp:97]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 249 [1/1] (0.00ns)   --->   "br label %10" [marker_zybo/core.cpp:98]

 <State 25> : 0.00ns
ST_25 : Operation 250 [1/1] (0.00ns)   --->   "ret void" [marker_zybo/core.cpp:111]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inputStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inputStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inputStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inputStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inputStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inputStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outputStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outputStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outputStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outputStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outputStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outputStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outputStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_26            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_27            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_28            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_29            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_30            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_31            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_32            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_33            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_34            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_35            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_36            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_37            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_38            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_39            (specbitsmap      ) [ 00000000000000000000000000]
StgValue_40            (spectopmodule    ) [ 00000000000000000000000000]
histogram              (alloca           ) [ 00111111000000000000000000]
img_fifo               (alloca           ) [ 00111111111111111111111110]
backimg                (alloca           ) [ 00111111111111111111111110]
lineBuff_val_0         (alloca           ) [ 00111111111111111111000000]
lineBuff_val_1         (alloca           ) [ 00111111111111111111000000]
lineBuff_val_2         (alloca           ) [ 00111111111111111111000000]
StgValue_47            (specinterface    ) [ 00000000000000000000000000]
StgValue_48            (specinterface    ) [ 00000000000000000000000000]
StgValue_49            (specinterface    ) [ 00000000000000000000000000]
rbegin_i               (specregionbegin  ) [ 00000000000000000000000000]
rend_i                 (specregionend    ) [ 00000000000000000000000000]
StgValue_52            (br               ) [ 01100000000000000000000000]
idxHist                (phi              ) [ 00100000000000000000000000]
exitcond1              (icmp             ) [ 00100000000000000000000000]
empty                  (speclooptripcount) [ 00000000000000000000000000]
idxHist_1              (add              ) [ 01100000000000000000000000]
StgValue_57            (br               ) [ 00000000000000000000000000]
tmp                    (zext             ) [ 00000000000000000000000000]
histogram_addr         (getelementptr    ) [ 00000000000000000000000000]
StgValue_60            (store            ) [ 00000000000000000000000000]
StgValue_61            (br               ) [ 01100000000000000000000000]
StgValue_62            (br               ) [ 00111110000000000000000000]
i                      (phi              ) [ 00011000000000000000000000]
exitcond2              (icmp             ) [ 00011110000000000000000000]
empty_6                (speclooptripcount) [ 00000000000000000000000000]
i_1                    (add              ) [ 00111110000000000000000000]
StgValue_67            (br               ) [ 00000000000000000000000000]
empty_7                (read             ) [ 00000000000000000000000000]
tmp_data_V             (extractvalue     ) [ 00000000000000000000000000]
tmp_s                  (zext             ) [ 00000000000000000000000000]
histogram_addr_1       (getelementptr    ) [ 00000110000000000000000000]
tmp_15                 (zext             ) [ 00000000000000000000000000]
img_fifo_addr          (getelementptr    ) [ 00000000000000000000000000]
StgValue_77            (store            ) [ 00000000000000000000000000]
histogram_load         (load             ) [ 00000010000000000000000000]
tmp_14                 (add              ) [ 00000000000000000000000000]
StgValue_80            (store            ) [ 00000000000000000000000000]
StgValue_81            (br               ) [ 00111110000000000000000000]
t                      (call             ) [ 00000000111000000000000000]
StgValue_83            (br               ) [ 00000001111000000000000000]
i2                     (phi              ) [ 00000000100000000000000000]
exitcond3              (icmp             ) [ 00000000111111111111000000]
empty_8                (speclooptripcount) [ 00000000000000000000000000]
i_2                    (add              ) [ 00000001111000000000000000]
StgValue_88            (br               ) [ 00000000000000000000000000]
tmp_16                 (zext             ) [ 00000000000000000000000000]
img_fifo_addr_1        (getelementptr    ) [ 00000000011000000000000000]
StgValue_92            (br               ) [ 00000000111111111111000000]
img_fifo_load          (load             ) [ 00000000000000000000000000]
tmp_17                 (zext             ) [ 00000000000000000000000000]
tmp_18                 (icmp             ) [ 00000000001000000000000000]
storemerge             (select           ) [ 00000000000000000000000000]
StgValue_97            (store            ) [ 00000000000000000000000000]
StgValue_98            (br               ) [ 00000001111000000000000000]
idxRow                 (phi              ) [ 00000000000100000000000000]
col_assign             (phi              ) [ 00000000000100000000000000]
pixProcessed           (phi              ) [ 00000000000111100000000000]
i3                     (phi              ) [ 00000000000100000000000000]
exitcond4              (icmp             ) [ 00000000000111111111000000]
empty_9                (speclooptripcount) [ 00000000000000000000000000]
i_4                    (add              ) [ 00000000100111111111000000]
StgValue_106           (br               ) [ 00000000000000000000000000]
tmp_19                 (zext             ) [ 00000000000111111111000000]
img_fifo_addr_2        (getelementptr    ) [ 00000000000111111111000000]
tmp_20                 (zext             ) [ 00000000000010000000000000]
lineBuff_val_1_addr    (getelementptr    ) [ 00000000000010000000000000]
lineBuff_val_2_addr    (getelementptr    ) [ 00000000000010000000000000]
tmp_22                 (partselect       ) [ 00000000000000000000000000]
icmp                   (icmp             ) [ 00000000000000000000000000]
tmp_23                 (partselect       ) [ 00000000000000000000000000]
icmp3                  (icmp             ) [ 00000000000000000000000000]
or_cond                (and              ) [ 00000000000111111111000000]
tmp_26                 (icmp             ) [ 00000000000011100000000000]
idxCol                 (add              ) [ 00000000000011100000000000]
idxRow_2               (add              ) [ 00000000000000000000000000]
idxRow_1               (select           ) [ 00000000100111111111000000]
pixelIn                (load             ) [ 00000000000000000000000000]
lineBuff_val_1_load    (load             ) [ 00000000000000000000000000]
lineBuff_val_0_addr    (getelementptr    ) [ 00000000000000000000000000]
StgValue_127           (store            ) [ 00000000000000000000000000]
lineBuff_val_2_load    (load             ) [ 00000000000000000000000000]
StgValue_129           (store            ) [ 00000000000000000000000000]
StgValue_130           (store            ) [ 00000000000000000000000000]
tmp_21                 (zext             ) [ 00000000000000000000000000]
lineBuff_val_0_addr_1  (getelementptr    ) [ 00000000000000100000000000]
pixProcessed_3         (add              ) [ 00000000000000100000000000]
tmp_47_0_1             (zext             ) [ 00000000000000000000000000]
lineBuff_val_0_addr_2  (getelementptr    ) [ 00000000000000100000000000]
lineBuff_val_1_addr_1  (getelementptr    ) [ 00000000000000100000000000]
lineBuff_val_1_addr_2  (getelementptr    ) [ 00000000000000100000000000]
lineBuff_val_2_addr_1  (getelementptr    ) [ 00000000000000100000000000]
lineBuff_val_2_addr_2  (getelementptr    ) [ 00000000000000100000000000]
lineBuff_val_0_load    (load             ) [ 00000000000000000000000000]
lineBuff_val_0_load_1  (load             ) [ 00000000000000000000000000]
col_assign_1_0_2       (add              ) [ 00000000000100011000000000]
tmp_47_0_2             (zext             ) [ 00000000000000000000000000]
lineBuff_val_0_addr_3  (getelementptr    ) [ 00000000000000010000000000]
lineBuff_val_1_load_1  (load             ) [ 00000000000110011100000000]
lineBuff_val_1_load_2  (load             ) [ 00000000000110011100000000]
lineBuff_val_1_addr_3  (getelementptr    ) [ 00000000000000010000000000]
lineBuff_val_2_load_1  (load             ) [ 00000000000111011110000000]
lineBuff_val_2_load_2  (load             ) [ 00000000000111011110000000]
lineBuff_val_2_addr_3  (getelementptr    ) [ 00000000000000010000000000]
tmp_19_0_1_i           (icmp             ) [ 00000000000000000000000000]
valInWindow_0_minVal   (select           ) [ 00000000000100011000000000]
valInWindow_0_minVal_1 (zext             ) [ 00000000000000000000000000]
lineBuff_val_0_addr_4  (getelementptr    ) [ 00000000000000010000000000]
tmp_24_0_1_i           (icmp             ) [ 00000000000000000000000000]
valInWindow_0_maxVal   (select           ) [ 00000000000100011000000000]
pixProcessed_1         (select           ) [ 00000000000000000000000000]
idxCol_1               (select           ) [ 00000000100111111111000000]
pixProcessed_2         (select           ) [ 00000000100111111111000000]
lineBuff_val_0_load_2  (load             ) [ 00000000000100001000000000]
lineBuff_val_1_load_3  (load             ) [ 00000000000111001110000000]
lineBuff_val_2_load_3  (load             ) [ 00000000000111101111000000]
lineBuff_val_0_load_3  (load             ) [ 00000000000100001000000000]
valInWindow_0_maxVal_1 (zext             ) [ 00000000000000000000000000]
lineBuff_val_0_addr_6  (getelementptr    ) [ 00000000000100001000000000]
tmp_19_0_2_i           (icmp             ) [ 00000000000000000000000000]
valInWindow_0_minVal_2 (select           ) [ 00000000000000000000000000]
valInWindow_0_minVal_3 (zext             ) [ 00000000000000000000000000]
lineBuff_val_0_addr_5  (getelementptr    ) [ 00000000000010000100000000]
lineBuff_val_0_load_5  (load             ) [ 00000000000000000000000000]
tmp_24_0_2_i           (icmp             ) [ 00000000000000000000000000]
valInWindow_0_maxVal_2 (select           ) [ 00000000000000000000000000]
valInWindow_0_maxVal_3 (zext             ) [ 00000000000000000000000000]
lineBuff_val_0_addr_7  (getelementptr    ) [ 00000000000010000100000000]
lineBuff_val_0_load_4  (load             ) [ 00000000000000000000000000]
tmp_19_1_i             (icmp             ) [ 00000000000000000000000000]
valInWindow_0_minVal_4 (select           ) [ 00000000000000000000000000]
tmp_19_1_1_i           (icmp             ) [ 00000000000000000000000000]
valInWindow_0_minVal_5 (select           ) [ 00000000000001000010000000]
lineBuff_val_0_load_6  (load             ) [ 00000000000000000000000000]
tmp_24_1_i             (icmp             ) [ 00000000000000000000000000]
valInWindow_0_maxVal_4 (select           ) [ 00000000000000000000000000]
tmp_24_1_1_i           (icmp             ) [ 00000000000000000000000000]
valInWindow_0_maxVal_5 (select           ) [ 00000000000001000010000000]
tmp_19_1_2_i           (icmp             ) [ 00000000000000000000000000]
valInWindow_0_minVal_6 (select           ) [ 00000000000000000000000000]
tmp_19_2_i             (icmp             ) [ 00000000000000000000000000]
valInWindow_0_minVal_7 (select           ) [ 00000000000000000000000000]
tmp_19_2_1_i           (icmp             ) [ 00000000000000000000000000]
valInWindow_0_minVal_8 (select           ) [ 00000000000000100001000000]
tmp_24_1_2_i           (icmp             ) [ 00000000000000000000000000]
valInWindow_0_maxVal_6 (select           ) [ 00000000000000000000000000]
tmp_24_2_i             (icmp             ) [ 00000000000000000000000000]
valInWindow_0_maxVal_7 (select           ) [ 00000000000000000000000000]
tmp_24_2_1_i           (icmp             ) [ 00000000000000000000000000]
valInWindow_0_maxVal_8 (select           ) [ 00000000000000100001000000]
tmp_2                  (specregionbegin  ) [ 00000000000000000000000000]
StgValue_211           (specpipeline     ) [ 00000000000000000000000000]
tmp_19_2_2_i           (icmp             ) [ 00000000000000000000000000]
valOutputFg            (select           ) [ 00000000000000000000000000]
tmp_24_2_2_i           (icmp             ) [ 00000000000000000000000000]
valOutputBg            (select           ) [ 00000000000000000000000000]
phitmp                 (icmp             ) [ 00000000000000000000000000]
phitmp1                (select           ) [ 00000000000000000000000000]
valOutputFg1           (select           ) [ 00000000000000000000000000]
valOutputBg1           (select           ) [ 00000000000000000000000000]
StgValue_220           (store            ) [ 00000000000000000000000000]
backimg_addr_1         (getelementptr    ) [ 00000000000000000000000000]
StgValue_222           (store            ) [ 00000000000000000000000000]
empty_10               (specregionend    ) [ 00000000000000000000000000]
StgValue_224           (br               ) [ 00000000100111111111000000]
StgValue_225           (br               ) [ 00000000000000000000111110]
i4                     (phi              ) [ 00000000000000000000010110]
exitcond               (icmp             ) [ 00000000000000000000011110]
empty_11               (speclooptripcount) [ 00000000000000000000000000]
i_3                    (add              ) [ 00000000000000000000111110]
StgValue_230           (br               ) [ 00000000000000000000000000]
tmp_24                 (zext             ) [ 00000000000000000000011000]
img_fifo_addr_3        (getelementptr    ) [ 00000000000000000000011000]
tmp_3                  (specregionbegin  ) [ 00000000000000000000000000]
StgValue_235           (specpipeline     ) [ 00000000000000000000000000]
FgValIn_data_V         (load             ) [ 00000000000000000000000000]
tmp_25                 (icmp             ) [ 00000000000000000000011110]
StgValue_238           (br               ) [ 00000000000000000000000000]
backimg_addr           (getelementptr    ) [ 00000000000000000000010100]
empty_12               (specregionend    ) [ 00000000000000000000000000]
StgValue_242           (br               ) [ 00000000000000000000111110]
tmp_data_V_1           (load             ) [ 00000000000000000000010010]
StgValue_246           (write            ) [ 00000000000000000000000000]
StgValue_247           (br               ) [ 00000000000000000000000000]
StgValue_248           (write            ) [ 00000000000000000000000000]
StgValue_249           (br               ) [ 00000000000000000000000000]
StgValue_250           (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inputStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inputStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inputStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inputStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outputStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outputStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outputStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outputStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outputStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outputStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outputStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="make_marker_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i5P.i1P.i2P.i6P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="otsu"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i5P.i1P.i2P.i6P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="histogram_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="histogram/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="img_fifo_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_fifo/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="backimg_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="backimg/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="lineBuff_val_0_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuff_val_0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="lineBuff_val_1_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuff_val_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="lineBuff_val_2_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuff_val_2/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="24" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="0" index="3" bw="1" slack="0"/>
<pin id="147" dir="0" index="4" bw="5" slack="0"/>
<pin id="148" dir="0" index="5" bw="1" slack="0"/>
<pin id="149" dir="0" index="6" bw="2" slack="0"/>
<pin id="150" dir="0" index="7" bw="6" slack="0"/>
<pin id="151" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_7/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="0" index="3" bw="1" slack="0"/>
<pin id="165" dir="0" index="4" bw="5" slack="0"/>
<pin id="166" dir="0" index="5" bw="1" slack="0"/>
<pin id="167" dir="0" index="6" bw="2" slack="0"/>
<pin id="168" dir="0" index="7" bw="6" slack="0"/>
<pin id="169" dir="0" index="8" bw="8" slack="0"/>
<pin id="170" dir="0" index="9" bw="1" slack="0"/>
<pin id="171" dir="0" index="10" bw="1" slack="0"/>
<pin id="172" dir="0" index="11" bw="1" slack="0"/>
<pin id="173" dir="0" index="12" bw="1" slack="0"/>
<pin id="174" dir="0" index="13" bw="1" slack="0"/>
<pin id="175" dir="0" index="14" bw="1" slack="0"/>
<pin id="176" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_244/23 StgValue_245/23 "/>
</bind>
</comp>

<comp id="192" class="1004" name="histogram_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="9" slack="0"/>
<pin id="196" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="histogram_addr/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_60/2 histogram_load/4 StgValue_80/6 "/>
</bind>
</comp>

<comp id="204" class="1004" name="histogram_addr_1_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="0"/>
<pin id="208" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="histogram_addr_1/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="img_fifo_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="16" slack="0"/>
<pin id="215" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_fifo_addr/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="0"/>
<pin id="220" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_77/4 img_fifo_load/8 StgValue_97/10 pixelIn/11 StgValue_220/19 FgValIn_data_V/21 "/>
</bind>
</comp>

<comp id="222" class="1004" name="img_fifo_addr_1_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="16" slack="0"/>
<pin id="226" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_fifo_addr_1/8 "/>
</bind>
</comp>

<comp id="229" class="1004" name="img_fifo_addr_2_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="16" slack="0"/>
<pin id="233" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_fifo_addr_2/11 "/>
</bind>
</comp>

<comp id="236" class="1004" name="lineBuff_val_1_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="32" slack="0"/>
<pin id="240" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_1_addr/11 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="9" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="302" dir="0" index="3" bw="9" slack="0"/>
<pin id="303" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="245" dir="1" index="2" bw="8" slack="0"/>
<pin id="304" dir="1" index="5" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="lineBuff_val_1_load/11 StgValue_129/12 lineBuff_val_1_load_1/13 lineBuff_val_1_load_2/13 lineBuff_val_1_load_3/14 "/>
</bind>
</comp>

<comp id="247" class="1004" name="lineBuff_val_2_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="32" slack="0"/>
<pin id="251" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_2_addr/11 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="9" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="319" dir="0" index="3" bw="9" slack="0"/>
<pin id="320" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="256" dir="1" index="2" bw="8" slack="0"/>
<pin id="321" dir="1" index="5" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="lineBuff_val_2_load/11 StgValue_130/12 lineBuff_val_2_load_1/13 lineBuff_val_2_load_2/13 lineBuff_val_2_load_3/14 "/>
</bind>
</comp>

<comp id="258" class="1004" name="lineBuff_val_0_addr_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="32" slack="1"/>
<pin id="262" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_addr/12 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="9" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="0" index="3" bw="9" slack="0"/>
<pin id="279" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="267" dir="1" index="2" bw="8" slack="0"/>
<pin id="280" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_127/12 lineBuff_val_0_load/13 lineBuff_val_0_load_1/13 lineBuff_val_0_load_2/14 lineBuff_val_0_load_3/14 lineBuff_val_0_load_5/15 lineBuff_val_0_load_4/16 lineBuff_val_0_load_6/16 "/>
</bind>
</comp>

<comp id="272" class="1004" name="lineBuff_val_0_addr_1_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="32" slack="0"/>
<pin id="276" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_addr_1/13 "/>
</bind>
</comp>

<comp id="282" class="1004" name="lineBuff_val_0_addr_2_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="32" slack="0"/>
<pin id="286" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_addr_2/13 "/>
</bind>
</comp>

<comp id="289" class="1004" name="lineBuff_val_1_addr_1_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="32" slack="0"/>
<pin id="293" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_1_addr_1/13 "/>
</bind>
</comp>

<comp id="296" class="1004" name="lineBuff_val_1_addr_2_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="32" slack="0"/>
<pin id="300" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_1_addr_2/13 "/>
</bind>
</comp>

<comp id="306" class="1004" name="lineBuff_val_2_addr_1_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="32" slack="0"/>
<pin id="310" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_2_addr_1/13 "/>
</bind>
</comp>

<comp id="313" class="1004" name="lineBuff_val_2_addr_2_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="32" slack="0"/>
<pin id="317" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_2_addr_2/13 "/>
</bind>
</comp>

<comp id="323" class="1004" name="lineBuff_val_0_addr_3_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="32" slack="0"/>
<pin id="327" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_addr_3/14 "/>
</bind>
</comp>

<comp id="330" class="1004" name="lineBuff_val_1_addr_3_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="32" slack="0"/>
<pin id="334" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_1_addr_3/14 "/>
</bind>
</comp>

<comp id="337" class="1004" name="lineBuff_val_2_addr_3_gep_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="32" slack="0"/>
<pin id="341" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_2_addr_3/14 "/>
</bind>
</comp>

<comp id="344" class="1004" name="lineBuff_val_0_addr_4_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="32" slack="0"/>
<pin id="348" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_addr_4/14 "/>
</bind>
</comp>

<comp id="351" class="1004" name="lineBuff_val_0_addr_6_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="32" slack="0"/>
<pin id="355" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_addr_6/15 "/>
</bind>
</comp>

<comp id="358" class="1004" name="lineBuff_val_0_addr_5_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="32" slack="0"/>
<pin id="362" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_addr_5/16 "/>
</bind>
</comp>

<comp id="365" class="1004" name="lineBuff_val_0_addr_7_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="32" slack="0"/>
<pin id="369" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_addr_7/16 "/>
</bind>
</comp>

<comp id="372" class="1004" name="backimg_addr_1_gep_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="16" slack="8"/>
<pin id="376" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="backimg_addr_1/19 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="0"/>
<pin id="381" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_222/19 tmp_data_V_1/22 "/>
</bind>
</comp>

<comp id="383" class="1004" name="img_fifo_addr_3_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="16" slack="0"/>
<pin id="387" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_fifo_addr_3/21 "/>
</bind>
</comp>

<comp id="390" class="1004" name="backimg_addr_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="16" slack="1"/>
<pin id="394" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="backimg_addr/22 "/>
</bind>
</comp>

<comp id="398" class="1005" name="idxHist_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="9" slack="1"/>
<pin id="400" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="idxHist (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="idxHist_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="9" slack="0"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idxHist/2 "/>
</bind>
</comp>

<comp id="409" class="1005" name="i_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="1"/>
<pin id="411" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="413" class="1004" name="i_phi_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="16" slack="0"/>
<pin id="415" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="1" slack="1"/>
<pin id="417" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="421" class="1005" name="i2_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="1"/>
<pin id="423" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="425" class="1004" name="i2_phi_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="1"/>
<pin id="427" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="16" slack="0"/>
<pin id="429" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/8 "/>
</bind>
</comp>

<comp id="432" class="1005" name="idxRow_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idxRow (phireg) "/>
</bind>
</comp>

<comp id="436" class="1004" name="idxRow_phi_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="1" slack="1"/>
<pin id="440" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idxRow/11 "/>
</bind>
</comp>

<comp id="443" class="1005" name="col_assign_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_assign (phireg) "/>
</bind>
</comp>

<comp id="447" class="1004" name="col_assign_phi_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="450" dir="0" index="2" bw="1" slack="1"/>
<pin id="451" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="452" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_assign/11 "/>
</bind>
</comp>

<comp id="454" class="1005" name="pixProcessed_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pixProcessed (phireg) "/>
</bind>
</comp>

<comp id="458" class="1004" name="pixProcessed_phi_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="1" slack="1"/>
<pin id="462" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="463" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixProcessed/11 "/>
</bind>
</comp>

<comp id="466" class="1005" name="i3_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="1"/>
<pin id="468" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="470" class="1004" name="i3_phi_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="0"/>
<pin id="472" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="2" bw="1" slack="1"/>
<pin id="474" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/11 "/>
</bind>
</comp>

<comp id="477" class="1005" name="i4_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="1"/>
<pin id="479" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i4 (phireg) "/>
</bind>
</comp>

<comp id="481" class="1004" name="i4_phi_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="0"/>
<pin id="483" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="1" slack="1"/>
<pin id="485" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4/21 "/>
</bind>
</comp>

<comp id="488" class="1004" name="grp_otsu_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="491" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="t/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="exitcond1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="9" slack="0"/>
<pin id="495" dir="0" index="1" bw="9" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="idxHist_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="9" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idxHist_1/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="9" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="exitcond2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="0"/>
<pin id="512" dir="0" index="1" bw="12" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="i_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_data_V_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="24" slack="0"/>
<pin id="524" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_s_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="0"/>
<pin id="529" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_15_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="16" slack="1"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_14_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="543" class="1004" name="exitcond3_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="16" slack="0"/>
<pin id="545" dir="0" index="1" bw="12" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="i_2_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="16" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/8 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_16_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="0"/>
<pin id="557" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/8 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_17_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="0"/>
<pin id="562" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/9 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_18_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="2"/>
<pin id="567" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/9 "/>
</bind>
</comp>

<comp id="569" class="1004" name="storemerge_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="0" index="2" bw="1" slack="0"/>
<pin id="573" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/10 "/>
</bind>
</comp>

<comp id="577" class="1004" name="exitcond4_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="16" slack="0"/>
<pin id="579" dir="0" index="1" bw="12" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/11 "/>
</bind>
</comp>

<comp id="583" class="1004" name="i_4_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/11 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_19_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="16" slack="0"/>
<pin id="591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/11 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_20_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/11 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_22_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="31" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="0" index="2" bw="1" slack="0"/>
<pin id="604" dir="0" index="3" bw="6" slack="0"/>
<pin id="605" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/11 "/>
</bind>
</comp>

<comp id="610" class="1004" name="icmp_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="31" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/11 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_23_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="31" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="0" index="2" bw="1" slack="0"/>
<pin id="620" dir="0" index="3" bw="6" slack="0"/>
<pin id="621" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/11 "/>
</bind>
</comp>

<comp id="626" class="1004" name="icmp3_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="31" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp3/11 "/>
</bind>
</comp>

<comp id="632" class="1004" name="or_cond_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/11 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_26_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="0" index="1" bw="10" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26/11 "/>
</bind>
</comp>

<comp id="644" class="1004" name="idxCol_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idxCol/11 "/>
</bind>
</comp>

<comp id="650" class="1004" name="idxRow_2_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idxRow_2/11 "/>
</bind>
</comp>

<comp id="656" class="1004" name="idxRow_1_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="32" slack="0"/>
<pin id="659" dir="0" index="2" bw="32" slack="0"/>
<pin id="660" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idxRow_1/11 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_21_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="2"/>
<pin id="666" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/13 "/>
</bind>
</comp>

<comp id="671" class="1004" name="pixProcessed_3_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="2"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pixProcessed_3/13 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_47_0_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="0"/>
<pin id="679" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47_0_1/13 "/>
</bind>
</comp>

<comp id="684" class="1004" name="col_assign_1_0_2_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="3"/>
<pin id="686" dir="0" index="1" bw="3" slack="0"/>
<pin id="687" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_assign_1_0_2/14 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_47_0_2_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47_0_2/14 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_19_0_1_i_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="8" slack="0"/>
<pin id="699" dir="0" index="1" bw="8" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_0_1_i/14 "/>
</bind>
</comp>

<comp id="703" class="1004" name="valInWindow_0_minVal_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="1"/>
<pin id="706" dir="0" index="2" bw="32" slack="3"/>
<pin id="707" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_minVal/14 "/>
</bind>
</comp>

<comp id="710" class="1004" name="valInWindow_0_minVal_1_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="valInWindow_0_minVal_1/14 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_24_0_1_i_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="0"/>
<pin id="717" dir="0" index="1" bw="8" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24_0_1_i/14 "/>
</bind>
</comp>

<comp id="721" class="1004" name="valInWindow_0_maxVal_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="32" slack="1"/>
<pin id="724" dir="0" index="2" bw="32" slack="3"/>
<pin id="725" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_maxVal/14 "/>
</bind>
</comp>

<comp id="728" class="1004" name="pixProcessed_1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="3"/>
<pin id="730" dir="0" index="1" bw="32" slack="1"/>
<pin id="731" dir="0" index="2" bw="32" slack="3"/>
<pin id="732" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixProcessed_1/14 "/>
</bind>
</comp>

<comp id="734" class="1004" name="idxCol_1_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="3"/>
<pin id="736" dir="0" index="1" bw="32" slack="3"/>
<pin id="737" dir="0" index="2" bw="1" slack="0"/>
<pin id="738" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idxCol_1/14 "/>
</bind>
</comp>

<comp id="740" class="1004" name="pixProcessed_2_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="3"/>
<pin id="742" dir="0" index="1" bw="32" slack="0"/>
<pin id="743" dir="0" index="2" bw="1" slack="0"/>
<pin id="744" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixProcessed_2/14 "/>
</bind>
</comp>

<comp id="747" class="1004" name="valInWindow_0_maxVal_1_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="valInWindow_0_maxVal_1/15 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_19_0_2_i_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="1"/>
<pin id="753" dir="0" index="1" bw="8" slack="1"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_0_2_i/16 "/>
</bind>
</comp>

<comp id="755" class="1004" name="valInWindow_0_minVal_2_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="32" slack="2"/>
<pin id="758" dir="0" index="2" bw="32" slack="2"/>
<pin id="759" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_minVal_2/16 "/>
</bind>
</comp>

<comp id="761" class="1004" name="valInWindow_0_minVal_3_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="0"/>
<pin id="763" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="valInWindow_0_minVal_3/16 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_24_0_2_i_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="8" slack="1"/>
<pin id="768" dir="0" index="1" bw="8" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24_0_2_i/16 "/>
</bind>
</comp>

<comp id="771" class="1004" name="valInWindow_0_maxVal_2_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="32" slack="2"/>
<pin id="774" dir="0" index="2" bw="32" slack="2"/>
<pin id="775" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_maxVal_2/16 "/>
</bind>
</comp>

<comp id="777" class="1004" name="valInWindow_0_maxVal_3_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="0"/>
<pin id="779" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="valInWindow_0_maxVal_3/16 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_19_1_i_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="3"/>
<pin id="784" dir="0" index="1" bw="8" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_1_i/17 "/>
</bind>
</comp>

<comp id="787" class="1004" name="valInWindow_0_minVal_4_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="8" slack="3"/>
<pin id="790" dir="0" index="2" bw="8" slack="0"/>
<pin id="791" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_minVal_4/17 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_19_1_1_i_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="8" slack="3"/>
<pin id="796" dir="0" index="1" bw="8" slack="0"/>
<pin id="797" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_1_1_i/17 "/>
</bind>
</comp>

<comp id="799" class="1004" name="valInWindow_0_minVal_5_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="8" slack="3"/>
<pin id="802" dir="0" index="2" bw="8" slack="0"/>
<pin id="803" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_minVal_5/17 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_24_1_i_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="3"/>
<pin id="808" dir="0" index="1" bw="8" slack="0"/>
<pin id="809" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24_1_i/17 "/>
</bind>
</comp>

<comp id="811" class="1004" name="valInWindow_0_maxVal_4_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="8" slack="3"/>
<pin id="814" dir="0" index="2" bw="8" slack="0"/>
<pin id="815" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_maxVal_4/17 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_24_1_1_i_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="3"/>
<pin id="820" dir="0" index="1" bw="8" slack="0"/>
<pin id="821" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24_1_1_i/17 "/>
</bind>
</comp>

<comp id="823" class="1004" name="valInWindow_0_maxVal_5_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="8" slack="3"/>
<pin id="826" dir="0" index="2" bw="8" slack="0"/>
<pin id="827" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_maxVal_5/17 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_19_1_2_i_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="8" slack="3"/>
<pin id="832" dir="0" index="1" bw="8" slack="1"/>
<pin id="833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_1_2_i/18 "/>
</bind>
</comp>

<comp id="834" class="1004" name="valInWindow_0_minVal_6_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="0" index="1" bw="8" slack="3"/>
<pin id="837" dir="0" index="2" bw="8" slack="1"/>
<pin id="838" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_minVal_6/18 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_19_2_i_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="4"/>
<pin id="842" dir="0" index="1" bw="8" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_2_i/18 "/>
</bind>
</comp>

<comp id="845" class="1004" name="valInWindow_0_minVal_7_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="8" slack="4"/>
<pin id="848" dir="0" index="2" bw="8" slack="0"/>
<pin id="849" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_minVal_7/18 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp_19_2_1_i_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="4"/>
<pin id="854" dir="0" index="1" bw="8" slack="0"/>
<pin id="855" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_2_1_i/18 "/>
</bind>
</comp>

<comp id="857" class="1004" name="valInWindow_0_minVal_8_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="8" slack="4"/>
<pin id="860" dir="0" index="2" bw="8" slack="0"/>
<pin id="861" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_minVal_8/18 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_24_1_2_i_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="3"/>
<pin id="866" dir="0" index="1" bw="8" slack="1"/>
<pin id="867" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24_1_2_i/18 "/>
</bind>
</comp>

<comp id="868" class="1004" name="valInWindow_0_maxVal_6_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="8" slack="3"/>
<pin id="871" dir="0" index="2" bw="8" slack="1"/>
<pin id="872" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_maxVal_6/18 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_24_2_i_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="4"/>
<pin id="876" dir="0" index="1" bw="8" slack="0"/>
<pin id="877" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24_2_i/18 "/>
</bind>
</comp>

<comp id="879" class="1004" name="valInWindow_0_maxVal_7_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="8" slack="4"/>
<pin id="882" dir="0" index="2" bw="8" slack="0"/>
<pin id="883" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_maxVal_7/18 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp_24_2_1_i_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="4"/>
<pin id="888" dir="0" index="1" bw="8" slack="0"/>
<pin id="889" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24_2_1_i/18 "/>
</bind>
</comp>

<comp id="891" class="1004" name="valInWindow_0_maxVal_8_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="8" slack="4"/>
<pin id="894" dir="0" index="2" bw="8" slack="0"/>
<pin id="895" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_maxVal_8/18 "/>
</bind>
</comp>

<comp id="898" class="1004" name="tmp_19_2_2_i_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="8" slack="4"/>
<pin id="900" dir="0" index="1" bw="8" slack="1"/>
<pin id="901" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_2_2_i/19 "/>
</bind>
</comp>

<comp id="902" class="1004" name="valOutputFg_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="0"/>
<pin id="904" dir="0" index="1" bw="8" slack="4"/>
<pin id="905" dir="0" index="2" bw="8" slack="1"/>
<pin id="906" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valOutputFg/19 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_24_2_2_i_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="8" slack="4"/>
<pin id="910" dir="0" index="1" bw="8" slack="1"/>
<pin id="911" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24_2_2_i/19 "/>
</bind>
</comp>

<comp id="912" class="1004" name="valOutputBg_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="0" index="1" bw="8" slack="4"/>
<pin id="915" dir="0" index="2" bw="8" slack="1"/>
<pin id="916" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valOutputBg/19 "/>
</bind>
</comp>

<comp id="918" class="1004" name="phitmp_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="0"/>
<pin id="920" dir="0" index="1" bw="1" slack="0"/>
<pin id="921" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="phitmp/19 "/>
</bind>
</comp>

<comp id="924" class="1004" name="phitmp1_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="0"/>
<pin id="926" dir="0" index="1" bw="8" slack="0"/>
<pin id="927" dir="0" index="2" bw="1" slack="0"/>
<pin id="928" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phitmp1/19 "/>
</bind>
</comp>

<comp id="932" class="1004" name="valOutputFg1_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="8"/>
<pin id="934" dir="0" index="1" bw="8" slack="0"/>
<pin id="935" dir="0" index="2" bw="1" slack="0"/>
<pin id="936" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valOutputFg1/19 "/>
</bind>
</comp>

<comp id="940" class="1004" name="valOutputBg1_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="8"/>
<pin id="942" dir="0" index="1" bw="8" slack="0"/>
<pin id="943" dir="0" index="2" bw="8" slack="0"/>
<pin id="944" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valOutputBg1/19 "/>
</bind>
</comp>

<comp id="948" class="1004" name="exitcond_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="16" slack="0"/>
<pin id="950" dir="0" index="1" bw="12" slack="0"/>
<pin id="951" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/21 "/>
</bind>
</comp>

<comp id="954" class="1004" name="i_3_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="16" slack="0"/>
<pin id="956" dir="0" index="1" bw="1" slack="0"/>
<pin id="957" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/21 "/>
</bind>
</comp>

<comp id="960" class="1004" name="tmp_24_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="16" slack="0"/>
<pin id="962" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24/21 "/>
</bind>
</comp>

<comp id="965" class="1004" name="tmp_25_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="8" slack="0"/>
<pin id="967" dir="0" index="1" bw="1" slack="0"/>
<pin id="968" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/22 "/>
</bind>
</comp>

<comp id="974" class="1005" name="idxHist_1_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="9" slack="0"/>
<pin id="976" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="idxHist_1 "/>
</bind>
</comp>

<comp id="982" class="1005" name="i_1_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="16" slack="0"/>
<pin id="984" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="987" class="1005" name="histogram_addr_1_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="8" slack="1"/>
<pin id="989" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="histogram_addr_1 "/>
</bind>
</comp>

<comp id="992" class="1005" name="histogram_load_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="1"/>
<pin id="994" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="histogram_load "/>
</bind>
</comp>

<comp id="997" class="1005" name="t_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="2"/>
<pin id="999" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="1002" class="1005" name="exitcond3_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="1"/>
<pin id="1004" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="i_2_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="16" slack="0"/>
<pin id="1008" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="img_fifo_addr_1_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="16" slack="1"/>
<pin id="1013" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="img_fifo_addr_1 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="tmp_18_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="1"/>
<pin id="1018" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="exitcond4_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="1" slack="1"/>
<pin id="1023" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="i_4_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="16" slack="0"/>
<pin id="1027" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="tmp_19_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="64" slack="8"/>
<pin id="1032" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="img_fifo_addr_2_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="16" slack="1"/>
<pin id="1037" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="img_fifo_addr_2 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="tmp_20_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="64" slack="1"/>
<pin id="1042" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="lineBuff_val_1_addr_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="9" slack="1"/>
<pin id="1047" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_addr "/>
</bind>
</comp>

<comp id="1050" class="1005" name="lineBuff_val_2_addr_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="9" slack="1"/>
<pin id="1052" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_addr "/>
</bind>
</comp>

<comp id="1055" class="1005" name="or_cond_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="3"/>
<pin id="1057" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1062" class="1005" name="tmp_26_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="3"/>
<pin id="1064" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="idxCol_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="32" slack="3"/>
<pin id="1070" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="idxCol "/>
</bind>
</comp>

<comp id="1073" class="1005" name="idxRow_1_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="0"/>
<pin id="1075" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="idxRow_1 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="lineBuff_val_0_addr_1_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="9" slack="1"/>
<pin id="1080" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_addr_1 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="pixProcessed_3_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="32" slack="1"/>
<pin id="1085" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pixProcessed_3 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="lineBuff_val_0_addr_2_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="9" slack="1"/>
<pin id="1092" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_addr_2 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="lineBuff_val_1_addr_1_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="9" slack="1"/>
<pin id="1097" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_addr_1 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="lineBuff_val_1_addr_2_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="9" slack="1"/>
<pin id="1102" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_addr_2 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="lineBuff_val_2_addr_1_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="9" slack="1"/>
<pin id="1107" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_addr_1 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="lineBuff_val_2_addr_2_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="9" slack="1"/>
<pin id="1112" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_addr_2 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="col_assign_1_0_2_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="2"/>
<pin id="1117" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="col_assign_1_0_2 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="lineBuff_val_0_addr_3_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="9" slack="1"/>
<pin id="1123" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_addr_3 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="lineBuff_val_1_load_1_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="8" slack="3"/>
<pin id="1128" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_load_1 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="lineBuff_val_1_load_2_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="8" slack="3"/>
<pin id="1136" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_load_2 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="lineBuff_val_1_addr_3_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="9" slack="1"/>
<pin id="1144" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_addr_3 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="lineBuff_val_2_load_1_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="8" slack="4"/>
<pin id="1149" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_load_1 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="lineBuff_val_2_load_2_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="8" slack="4"/>
<pin id="1157" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_load_2 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="lineBuff_val_2_addr_3_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="9" slack="1"/>
<pin id="1165" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_addr_3 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="valInWindow_0_minVal_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="32" slack="2"/>
<pin id="1170" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="valInWindow_0_minVal "/>
</bind>
</comp>

<comp id="1173" class="1005" name="lineBuff_val_0_addr_4_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="9" slack="1"/>
<pin id="1175" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_addr_4 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="valInWindow_0_maxVal_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="32" slack="1"/>
<pin id="1180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="valInWindow_0_maxVal "/>
</bind>
</comp>

<comp id="1184" class="1005" name="idxCol_1_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="1"/>
<pin id="1186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idxCol_1 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="pixProcessed_2_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="32" slack="1"/>
<pin id="1191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pixProcessed_2 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="lineBuff_val_0_load_2_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="8" slack="1"/>
<pin id="1196" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_load_2 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="lineBuff_val_1_load_3_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="8" slack="3"/>
<pin id="1202" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_load_3 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="lineBuff_val_2_load_3_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="8" slack="4"/>
<pin id="1210" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_load_3 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="lineBuff_val_0_load_3_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="8" slack="1"/>
<pin id="1218" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_load_3 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="lineBuff_val_0_addr_6_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="9" slack="1"/>
<pin id="1223" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_addr_6 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="lineBuff_val_0_addr_5_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="9" slack="1"/>
<pin id="1228" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_addr_5 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="lineBuff_val_0_addr_7_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="9" slack="1"/>
<pin id="1233" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_addr_7 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="valInWindow_0_minVal_5_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="8" slack="1"/>
<pin id="1238" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="valInWindow_0_minVal_5 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="valInWindow_0_maxVal_5_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="8" slack="1"/>
<pin id="1244" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="valInWindow_0_maxVal_5 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="valInWindow_0_minVal_8_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="8" slack="1"/>
<pin id="1250" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="valInWindow_0_minVal_8 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="valInWindow_0_maxVal_8_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="8" slack="1"/>
<pin id="1256" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="valInWindow_0_maxVal_8 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="exitcond_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="1" slack="1"/>
<pin id="1262" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="1264" class="1005" name="i_3_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="16" slack="0"/>
<pin id="1266" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="tmp_24_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="64" slack="1"/>
<pin id="1271" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="img_fifo_addr_3_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="16" slack="1"/>
<pin id="1276" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="img_fifo_addr_3 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="tmp_25_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="1" slack="1"/>
<pin id="1281" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="backimg_addr_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="16" slack="1"/>
<pin id="1285" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="backimg_addr "/>
</bind>
</comp>

<comp id="1288" class="1005" name="tmp_data_V_1_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="8" slack="1"/>
<pin id="1290" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="34" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="152"><net_src comp="78" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="142" pin=4"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="142" pin=5"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="142" pin=6"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="142" pin=7"/></net>

<net id="177"><net_src comp="106" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="160" pin=4"/></net>

<net id="182"><net_src comp="22" pin="0"/><net_sink comp="160" pin=5"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="160" pin=6"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="160" pin=7"/></net>

<net id="185"><net_src comp="108" pin="0"/><net_sink comp="160" pin=9"/></net>

<net id="186"><net_src comp="108" pin="0"/><net_sink comp="160" pin=10"/></net>

<net id="187"><net_src comp="110" pin="0"/><net_sink comp="160" pin=11"/></net>

<net id="188"><net_src comp="112" pin="0"/><net_sink comp="160" pin=12"/></net>

<net id="189"><net_src comp="114" pin="0"/><net_sink comp="160" pin=13"/></net>

<net id="190"><net_src comp="116" pin="0"/><net_sink comp="160" pin=14"/></net>

<net id="191"><net_src comp="82" pin="0"/><net_sink comp="160" pin=8"/></net>

<net id="197"><net_src comp="68" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="203"><net_src comp="192" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="68" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="210"><net_src comp="204" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="216"><net_src comp="68" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="211" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="68" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="228"><net_src comp="222" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="234"><net_src comp="68" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="235"><net_src comp="229" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="241"><net_src comp="68" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="68" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="247" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="68" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="242" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="269"><net_src comp="258" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="253" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="271"><net_src comp="217" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="277"><net_src comp="68" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="272" pin="3"/><net_sink comp="264" pin=3"/></net>

<net id="287"><net_src comp="68" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="282" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="294"><net_src comp="68" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="295"><net_src comp="289" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="301"><net_src comp="68" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="296" pin="3"/><net_sink comp="242" pin=3"/></net>

<net id="311"><net_src comp="68" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="306" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="318"><net_src comp="68" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="313" pin="3"/><net_sink comp="253" pin=3"/></net>

<net id="328"><net_src comp="68" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="329"><net_src comp="323" pin="3"/><net_sink comp="264" pin=3"/></net>

<net id="335"><net_src comp="68" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="336"><net_src comp="330" pin="3"/><net_sink comp="242" pin=3"/></net>

<net id="342"><net_src comp="68" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="343"><net_src comp="337" pin="3"/><net_sink comp="253" pin=3"/></net>

<net id="349"><net_src comp="68" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="344" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="356"><net_src comp="68" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="357"><net_src comp="351" pin="3"/><net_sink comp="264" pin=3"/></net>

<net id="363"><net_src comp="68" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="364"><net_src comp="358" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="370"><net_src comp="68" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="371"><net_src comp="365" pin="3"/><net_sink comp="264" pin=3"/></net>

<net id="377"><net_src comp="68" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="372" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="68" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="389"><net_src comp="383" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="395"><net_src comp="68" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="396"><net_src comp="378" pin="2"/><net_sink comp="160" pin=8"/></net>

<net id="397"><net_src comp="390" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="401"><net_src comp="58" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="408"><net_src comp="398" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="412"><net_src comp="70" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="419"><net_src comp="409" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="420"><net_src comp="413" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="424"><net_src comp="70" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="421" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="38" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="446"><net_src comp="38" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="443" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="457"><net_src comp="38" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="454" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="465"><net_src comp="458" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="469"><net_src comp="70" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="466" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="480"><net_src comp="70" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="487"><net_src comp="477" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="492"><net_src comp="80" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="402" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="60" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="402" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="66" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="402" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="514"><net_src comp="413" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="72" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="413" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="76" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="142" pin="8"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="530"><net_src comp="522" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="535"><net_src comp="409" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="541"><net_src comp="48" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="542"><net_src comp="537" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="547"><net_src comp="425" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="72" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="425" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="76" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="425" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="563"><net_src comp="217" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="560" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="574"><net_src comp="82" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="575"><net_src comp="84" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="576"><net_src comp="569" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="581"><net_src comp="470" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="72" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="470" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="76" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="470" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="597"><net_src comp="447" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="606"><net_src comp="86" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="436" pin="4"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="48" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="609"><net_src comp="88" pin="0"/><net_sink comp="600" pin=3"/></net>

<net id="614"><net_src comp="600" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="90" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="622"><net_src comp="86" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="447" pin="4"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="48" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="625"><net_src comp="88" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="630"><net_src comp="616" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="90" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="610" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="626" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="447" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="92" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="447" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="48" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="436" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="48" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="661"><net_src comp="638" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="436" pin="4"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="650" pin="2"/><net_sink comp="656" pin=2"/></net>

<net id="667"><net_src comp="454" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="670"><net_src comp="664" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="675"><net_src comp="454" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="48" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="680"><net_src comp="671" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="683"><net_src comp="677" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="688"><net_src comp="454" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="94" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="693"><net_src comp="684" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="696"><net_src comp="690" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="701"><net_src comp="264" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="264" pin="5"/><net_sink comp="697" pin=1"/></net>

<net id="708"><net_src comp="697" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="454" pin="1"/><net_sink comp="703" pin=2"/></net>

<net id="713"><net_src comp="703" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="719"><net_src comp="264" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="264" pin="5"/><net_sink comp="715" pin=1"/></net>

<net id="726"><net_src comp="715" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="727"><net_src comp="454" pin="1"/><net_sink comp="721" pin=2"/></net>

<net id="733"><net_src comp="454" pin="1"/><net_sink comp="728" pin=2"/></net>

<net id="739"><net_src comp="38" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="745"><net_src comp="728" pin="3"/><net_sink comp="740" pin=1"/></net>

<net id="746"><net_src comp="38" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="750"><net_src comp="747" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="760"><net_src comp="751" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="764"><net_src comp="755" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="770"><net_src comp="264" pin="5"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="766" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="780"><net_src comp="771" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="786"><net_src comp="264" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="782" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="264" pin="2"/><net_sink comp="787" pin=2"/></net>

<net id="798"><net_src comp="787" pin="3"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="794" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="787" pin="3"/><net_sink comp="799" pin=2"/></net>

<net id="810"><net_src comp="264" pin="5"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="806" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="264" pin="5"/><net_sink comp="811" pin=2"/></net>

<net id="822"><net_src comp="811" pin="3"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="818" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="811" pin="3"/><net_sink comp="823" pin=2"/></net>

<net id="839"><net_src comp="830" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="844"><net_src comp="834" pin="3"/><net_sink comp="840" pin=1"/></net>

<net id="850"><net_src comp="840" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="834" pin="3"/><net_sink comp="845" pin=2"/></net>

<net id="856"><net_src comp="845" pin="3"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="852" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="863"><net_src comp="845" pin="3"/><net_sink comp="857" pin=2"/></net>

<net id="873"><net_src comp="864" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="878"><net_src comp="868" pin="3"/><net_sink comp="874" pin=1"/></net>

<net id="884"><net_src comp="874" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="868" pin="3"/><net_sink comp="879" pin=2"/></net>

<net id="890"><net_src comp="879" pin="3"/><net_sink comp="886" pin=1"/></net>

<net id="896"><net_src comp="886" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="897"><net_src comp="879" pin="3"/><net_sink comp="891" pin=2"/></net>

<net id="907"><net_src comp="898" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="917"><net_src comp="908" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="922"><net_src comp="912" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="84" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="929"><net_src comp="918" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="930"><net_src comp="102" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="931"><net_src comp="84" pin="0"/><net_sink comp="924" pin=2"/></net>

<net id="937"><net_src comp="902" pin="3"/><net_sink comp="932" pin=1"/></net>

<net id="938"><net_src comp="84" pin="0"/><net_sink comp="932" pin=2"/></net>

<net id="939"><net_src comp="932" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="945"><net_src comp="924" pin="3"/><net_sink comp="940" pin=1"/></net>

<net id="946"><net_src comp="102" pin="0"/><net_sink comp="940" pin=2"/></net>

<net id="947"><net_src comp="940" pin="3"/><net_sink comp="378" pin=1"/></net>

<net id="952"><net_src comp="481" pin="4"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="72" pin="0"/><net_sink comp="948" pin=1"/></net>

<net id="958"><net_src comp="481" pin="4"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="76" pin="0"/><net_sink comp="954" pin=1"/></net>

<net id="963"><net_src comp="481" pin="4"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="969"><net_src comp="217" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="82" pin="0"/><net_sink comp="965" pin=1"/></net>

<net id="977"><net_src comp="499" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="985"><net_src comp="516" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="990"><net_src comp="204" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="995"><net_src comp="198" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="1000"><net_src comp="488" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="1005"><net_src comp="543" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1009"><net_src comp="549" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="1014"><net_src comp="222" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="1019"><net_src comp="564" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1024"><net_src comp="577" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1028"><net_src comp="583" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1033"><net_src comp="589" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="1038"><net_src comp="229" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="1043"><net_src comp="594" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="1048"><net_src comp="236" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1053"><net_src comp="247" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1058"><net_src comp="632" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1060"><net_src comp="1055" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1061"><net_src comp="1055" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1065"><net_src comp="638" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1071"><net_src comp="644" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="1076"><net_src comp="656" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="1081"><net_src comp="272" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="264" pin=3"/></net>

<net id="1086"><net_src comp="671" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="1088"><net_src comp="1083" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="1089"><net_src comp="1083" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="1093"><net_src comp="282" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1098"><net_src comp="289" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1103"><net_src comp="296" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="242" pin=3"/></net>

<net id="1108"><net_src comp="306" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1113"><net_src comp="313" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="253" pin=3"/></net>

<net id="1118"><net_src comp="684" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="1120"><net_src comp="1115" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="1124"><net_src comp="323" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="264" pin=3"/></net>

<net id="1129"><net_src comp="242" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1131"><net_src comp="1126" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="1132"><net_src comp="1126" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1133"><net_src comp="1126" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="1137"><net_src comp="242" pin="5"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1139"><net_src comp="1134" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="1140"><net_src comp="1134" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1141"><net_src comp="1134" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="1145"><net_src comp="330" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="242" pin=3"/></net>

<net id="1150"><net_src comp="253" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1152"><net_src comp="1147" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="1153"><net_src comp="1147" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1154"><net_src comp="1147" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="1158"><net_src comp="253" pin="5"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1160"><net_src comp="1155" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="1161"><net_src comp="1155" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1162"><net_src comp="1155" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="1166"><net_src comp="337" pin="3"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="253" pin=3"/></net>

<net id="1171"><net_src comp="703" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="755" pin=2"/></net>

<net id="1176"><net_src comp="344" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1181"><net_src comp="721" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1183"><net_src comp="1178" pin="1"/><net_sink comp="771" pin=2"/></net>

<net id="1187"><net_src comp="734" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="1192"><net_src comp="740" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="1197"><net_src comp="264" pin="5"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1199"><net_src comp="1194" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1203"><net_src comp="242" pin="5"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1205"><net_src comp="1200" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="1206"><net_src comp="1200" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1207"><net_src comp="1200" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="1211"><net_src comp="253" pin="5"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1213"><net_src comp="1208" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="1214"><net_src comp="1208" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1215"><net_src comp="1208" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="1219"><net_src comp="264" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="1224"><net_src comp="351" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="264" pin=3"/></net>

<net id="1229"><net_src comp="358" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1234"><net_src comp="365" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="264" pin=3"/></net>

<net id="1239"><net_src comp="799" pin="3"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="1241"><net_src comp="1236" pin="1"/><net_sink comp="834" pin=2"/></net>

<net id="1245"><net_src comp="823" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1247"><net_src comp="1242" pin="1"/><net_sink comp="868" pin=2"/></net>

<net id="1251"><net_src comp="857" pin="3"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="1253"><net_src comp="1248" pin="1"/><net_sink comp="902" pin=2"/></net>

<net id="1257"><net_src comp="891" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="1259"><net_src comp="1254" pin="1"/><net_sink comp="912" pin=2"/></net>

<net id="1263"><net_src comp="948" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1267"><net_src comp="954" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1272"><net_src comp="960" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="1277"><net_src comp="383" pin="3"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="1282"><net_src comp="965" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1286"><net_src comp="390" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1291"><net_src comp="378" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="160" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outputStream_V_data_V | {24 }
	Port: outputStream_V_keep_V | {24 }
	Port: outputStream_V_strb_V | {24 }
	Port: outputStream_V_user_V | {24 }
	Port: outputStream_V_last_V | {24 }
	Port: outputStream_V_id_V | {24 }
	Port: outputStream_V_dest_V | {24 }
 - Input state : 
	Port: make_marker : inputStream_V_data_V | {3 }
	Port: make_marker : inputStream_V_keep_V | {3 }
	Port: make_marker : inputStream_V_strb_V | {3 }
	Port: make_marker : inputStream_V_user_V | {3 }
	Port: make_marker : inputStream_V_last_V | {3 }
	Port: make_marker : inputStream_V_id_V | {3 }
	Port: make_marker : inputStream_V_dest_V | {3 }
  - Chain level:
	State 1
		rend_i : 1
	State 2
		exitcond1 : 1
		idxHist_1 : 1
		StgValue_57 : 2
		tmp : 1
		histogram_addr : 2
		StgValue_60 : 3
	State 3
		exitcond2 : 1
		i_1 : 1
		StgValue_67 : 2
	State 4
		tmp_s : 1
		histogram_addr_1 : 2
		histogram_load : 3
		img_fifo_addr : 1
		StgValue_77 : 2
	State 5
	State 6
		StgValue_80 : 1
	State 7
	State 8
		exitcond3 : 1
		i_2 : 1
		StgValue_88 : 2
		tmp_16 : 1
		img_fifo_addr_1 : 2
		img_fifo_load : 3
	State 9
		tmp_17 : 1
		tmp_18 : 2
	State 10
		StgValue_97 : 1
	State 11
		exitcond4 : 1
		i_4 : 1
		StgValue_106 : 2
		tmp_19 : 1
		img_fifo_addr_2 : 2
		pixelIn : 3
		tmp_20 : 1
		lineBuff_val_1_addr : 2
		lineBuff_val_1_load : 3
		lineBuff_val_2_addr : 2
		lineBuff_val_2_load : 3
		tmp_22 : 1
		icmp : 2
		tmp_23 : 1
		icmp3 : 2
		or_cond : 3
		tmp_26 : 1
		idxCol : 1
		idxRow_2 : 1
		idxRow_1 : 2
	State 12
		StgValue_127 : 1
		StgValue_129 : 1
		StgValue_130 : 1
	State 13
		lineBuff_val_0_addr_1 : 1
		lineBuff_val_0_load : 2
		tmp_47_0_1 : 1
		lineBuff_val_0_addr_2 : 2
		lineBuff_val_0_load_1 : 3
		lineBuff_val_1_addr_1 : 1
		lineBuff_val_1_load_1 : 2
		lineBuff_val_1_addr_2 : 2
		lineBuff_val_1_load_2 : 3
		lineBuff_val_2_addr_1 : 1
		lineBuff_val_2_load_1 : 2
		lineBuff_val_2_addr_2 : 2
		lineBuff_val_2_load_2 : 3
	State 14
		tmp_47_0_2 : 1
		lineBuff_val_0_addr_3 : 2
		lineBuff_val_0_load_2 : 3
		lineBuff_val_1_addr_3 : 2
		lineBuff_val_1_load_3 : 3
		lineBuff_val_2_addr_3 : 2
		lineBuff_val_2_load_3 : 3
		tmp_19_0_1_i : 1
		valInWindow_0_minVal : 2
		valInWindow_0_minVal_1 : 3
		lineBuff_val_0_addr_4 : 4
		lineBuff_val_0_load_3 : 5
		tmp_24_0_1_i : 1
		valInWindow_0_maxVal : 2
		pixProcessed_2 : 1
	State 15
		lineBuff_val_0_addr_6 : 1
		lineBuff_val_0_load_5 : 2
	State 16
		valInWindow_0_minVal_2 : 1
		valInWindow_0_minVal_3 : 2
		lineBuff_val_0_addr_5 : 3
		lineBuff_val_0_load_4 : 4
		tmp_24_0_2_i : 1
		valInWindow_0_maxVal_2 : 2
		valInWindow_0_maxVal_3 : 3
		lineBuff_val_0_addr_7 : 4
		lineBuff_val_0_load_6 : 5
	State 17
		tmp_19_1_i : 1
		valInWindow_0_minVal_4 : 2
		tmp_19_1_1_i : 3
		valInWindow_0_minVal_5 : 4
		tmp_24_1_i : 1
		valInWindow_0_maxVal_4 : 2
		tmp_24_1_1_i : 3
		valInWindow_0_maxVal_5 : 4
	State 18
		valInWindow_0_minVal_6 : 1
		tmp_19_2_i : 2
		valInWindow_0_minVal_7 : 3
		tmp_19_2_1_i : 4
		valInWindow_0_minVal_8 : 5
		valInWindow_0_maxVal_6 : 1
		tmp_24_2_i : 2
		valInWindow_0_maxVal_7 : 3
		tmp_24_2_1_i : 4
		valInWindow_0_maxVal_8 : 5
	State 19
		valOutputFg : 1
		valOutputBg : 1
		phitmp : 2
		phitmp1 : 3
		valOutputFg1 : 2
		valOutputBg1 : 4
		StgValue_220 : 3
		StgValue_222 : 5
		empty_10 : 1
	State 20
	State 21
		exitcond : 1
		i_3 : 1
		StgValue_230 : 2
		tmp_24 : 1
		img_fifo_addr_3 : 2
		FgValIn_data_V : 3
	State 22
		tmp_25 : 1
		StgValue_238 : 2
		tmp_data_V_1 : 1
		empty_12 : 1
	State 23
		StgValue_244 : 1
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   |        grp_otsu_fu_488        |    11   | 13.5805 |   3374  |   3218  |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       storemerge_fu_569       |    0    |    0    |    0    |    2    |
|          |        idxRow_1_fu_656        |    0    |    0    |    0    |    32   |
|          |  valInWindow_0_minVal_fu_703  |    0    |    0    |    0    |    32   |
|          |  valInWindow_0_maxVal_fu_721  |    0    |    0    |    0    |    32   |
|          |     pixProcessed_1_fu_728     |    0    |    0    |    0    |    32   |
|          |        idxCol_1_fu_734        |    0    |    0    |    0    |    32   |
|          |     pixProcessed_2_fu_740     |    0    |    0    |    0    |    32   |
|          | valInWindow_0_minVal_2_fu_755 |    0    |    0    |    0    |    32   |
|          | valInWindow_0_maxVal_2_fu_771 |    0    |    0    |    0    |    32   |
|          | valInWindow_0_minVal_4_fu_787 |    0    |    0    |    0    |    8    |
|          | valInWindow_0_minVal_5_fu_799 |    0    |    0    |    0    |    8    |
|  select  | valInWindow_0_maxVal_4_fu_811 |    0    |    0    |    0    |    8    |
|          | valInWindow_0_maxVal_5_fu_823 |    0    |    0    |    0    |    8    |
|          | valInWindow_0_minVal_6_fu_834 |    0    |    0    |    0    |    8    |
|          | valInWindow_0_minVal_7_fu_845 |    0    |    0    |    0    |    8    |
|          | valInWindow_0_minVal_8_fu_857 |    0    |    0    |    0    |    8    |
|          | valInWindow_0_maxVal_6_fu_868 |    0    |    0    |    0    |    8    |
|          | valInWindow_0_maxVal_7_fu_879 |    0    |    0    |    0    |    8    |
|          | valInWindow_0_maxVal_8_fu_891 |    0    |    0    |    0    |    8    |
|          |       valOutputFg_fu_902      |    0    |    0    |    0    |    8    |
|          |       valOutputBg_fu_912      |    0    |    0    |    0    |    8    |
|          |         phitmp1_fu_924        |    0    |    0    |    0    |    8    |
|          |      valOutputFg1_fu_932      |    0    |    0    |    0    |    8    |
|          |      valOutputBg1_fu_940      |    0    |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        exitcond1_fu_493       |    0    |    0    |    0    |    13   |
|          |        exitcond2_fu_510       |    0    |    0    |    0    |    13   |
|          |        exitcond3_fu_543       |    0    |    0    |    0    |    13   |
|          |         tmp_18_fu_564         |    0    |    0    |    0    |    18   |
|          |        exitcond4_fu_577       |    0    |    0    |    0    |    13   |
|          |          icmp_fu_610          |    0    |    0    |    0    |    18   |
|          |          icmp3_fu_626         |    0    |    0    |    0    |    18   |
|          |         tmp_26_fu_638         |    0    |    0    |    0    |    18   |
|          |      tmp_19_0_1_i_fu_697      |    0    |    0    |    0    |    11   |
|          |      tmp_24_0_1_i_fu_715      |    0    |    0    |    0    |    11   |
|          |      tmp_19_0_2_i_fu_751      |    0    |    0    |    0    |    11   |
|          |      tmp_24_0_2_i_fu_766      |    0    |    0    |    0    |    11   |
|          |       tmp_19_1_i_fu_782       |    0    |    0    |    0    |    11   |
|   icmp   |      tmp_19_1_1_i_fu_794      |    0    |    0    |    0    |    11   |
|          |       tmp_24_1_i_fu_806       |    0    |    0    |    0    |    11   |
|          |      tmp_24_1_1_i_fu_818      |    0    |    0    |    0    |    11   |
|          |      tmp_19_1_2_i_fu_830      |    0    |    0    |    0    |    11   |
|          |       tmp_19_2_i_fu_840       |    0    |    0    |    0    |    11   |
|          |      tmp_19_2_1_i_fu_852      |    0    |    0    |    0    |    11   |
|          |      tmp_24_1_2_i_fu_864      |    0    |    0    |    0    |    11   |
|          |       tmp_24_2_i_fu_874       |    0    |    0    |    0    |    11   |
|          |      tmp_24_2_1_i_fu_886      |    0    |    0    |    0    |    11   |
|          |      tmp_19_2_2_i_fu_898      |    0    |    0    |    0    |    11   |
|          |      tmp_24_2_2_i_fu_908      |    0    |    0    |    0    |    11   |
|          |         phitmp_fu_918         |    0    |    0    |    0    |    11   |
|          |        exitcond_fu_948        |    0    |    0    |    0    |    13   |
|          |         tmp_25_fu_965         |    0    |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        idxHist_1_fu_499       |    0    |    0    |    0    |    16   |
|          |           i_1_fu_516          |    0    |    0    |    0    |    23   |
|          |         tmp_14_fu_537         |    0    |    0    |    0    |    39   |
|          |           i_2_fu_549          |    0    |    0    |    0    |    23   |
|    add   |           i_4_fu_583          |    0    |    0    |    0    |    23   |
|          |         idxCol_fu_644         |    0    |    0    |    0    |    39   |
|          |        idxRow_2_fu_650        |    0    |    0    |    0    |    39   |
|          |     pixProcessed_3_fu_671     |    0    |    0    |    0    |    39   |
|          |    col_assign_1_0_2_fu_684    |    0    |    0    |    0    |    39   |
|          |           i_3_fu_954          |    0    |    0    |    0    |    23   |
|----------|-------------------------------|---------|---------|---------|---------|
|    and   |         or_cond_fu_632        |    0    |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|---------|
|   read   |        grp_read_fu_142        |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   write  |        grp_write_fu_160       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |           tmp_fu_505          |    0    |    0    |    0    |    0    |
|          |          tmp_s_fu_527         |    0    |    0    |    0    |    0    |
|          |         tmp_15_fu_532         |    0    |    0    |    0    |    0    |
|          |         tmp_16_fu_555         |    0    |    0    |    0    |    0    |
|          |         tmp_17_fu_560         |    0    |    0    |    0    |    0    |
|          |         tmp_19_fu_589         |    0    |    0    |    0    |    0    |
|          |         tmp_20_fu_594         |    0    |    0    |    0    |    0    |
|   zext   |         tmp_21_fu_664         |    0    |    0    |    0    |    0    |
|          |       tmp_47_0_1_fu_677       |    0    |    0    |    0    |    0    |
|          |       tmp_47_0_2_fu_690       |    0    |    0    |    0    |    0    |
|          | valInWindow_0_minVal_1_fu_710 |    0    |    0    |    0    |    0    |
|          | valInWindow_0_maxVal_1_fu_747 |    0    |    0    |    0    |    0    |
|          | valInWindow_0_minVal_3_fu_761 |    0    |    0    |    0    |    0    |
|          | valInWindow_0_maxVal_3_fu_777 |    0    |    0    |    0    |    0    |
|          |         tmp_24_fu_960         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|extractvalue|       tmp_data_V_fu_522       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|partselect|         tmp_22_fu_600         |    0    |    0    |    0    |    0    |
|          |         tmp_23_fu_616         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    11   | 13.5805 |   3374  |   4236  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|    backimg   |   32   |    0   |    0   |
|   histogram  |    1   |    0   |    0   |
|   img_fifo   |   32   |    0   |    0   |
|lineBuff_val_0|    1   |    0   |    0   |
|lineBuff_val_1|    1   |    0   |    0   |
|lineBuff_val_2|    1   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |   68   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|     backimg_addr_reg_1283     |   16   |
|   col_assign_1_0_2_reg_1115   |   32   |
|       col_assign_reg_443      |   32   |
|       exitcond3_reg_1002      |    1   |
|       exitcond4_reg_1021      |    1   |
|       exitcond_reg_1260       |    1   |
|    histogram_addr_1_reg_987   |    8   |
|     histogram_load_reg_992    |   32   |
|           i2_reg_421          |   16   |
|           i3_reg_466          |   16   |
|           i4_reg_477          |   16   |
|          i_1_reg_982          |   16   |
|          i_2_reg_1006         |   16   |
|          i_3_reg_1264         |   16   |
|          i_4_reg_1025         |   16   |
|           i_reg_409           |   16   |
|       idxCol_1_reg_1184       |   32   |
|        idxCol_reg_1068        |   32   |
|       idxHist_1_reg_974       |    9   |
|        idxHist_reg_398        |    9   |
|       idxRow_1_reg_1073       |   32   |
|         idxRow_reg_432        |   32   |
|    img_fifo_addr_1_reg_1011   |   16   |
|    img_fifo_addr_2_reg_1035   |   16   |
|    img_fifo_addr_3_reg_1274   |   16   |
| lineBuff_val_0_addr_1_reg_1078|    9   |
| lineBuff_val_0_addr_2_reg_1090|    9   |
| lineBuff_val_0_addr_3_reg_1121|    9   |
| lineBuff_val_0_addr_4_reg_1173|    9   |
| lineBuff_val_0_addr_5_reg_1226|    9   |
| lineBuff_val_0_addr_6_reg_1221|    9   |
| lineBuff_val_0_addr_7_reg_1231|    9   |
| lineBuff_val_0_load_2_reg_1194|    8   |
| lineBuff_val_0_load_3_reg_1216|    8   |
| lineBuff_val_1_addr_1_reg_1095|    9   |
| lineBuff_val_1_addr_2_reg_1100|    9   |
| lineBuff_val_1_addr_3_reg_1142|    9   |
|  lineBuff_val_1_addr_reg_1045 |    9   |
| lineBuff_val_1_load_1_reg_1126|    8   |
| lineBuff_val_1_load_2_reg_1134|    8   |
| lineBuff_val_1_load_3_reg_1200|    8   |
| lineBuff_val_2_addr_1_reg_1105|    9   |
| lineBuff_val_2_addr_2_reg_1110|    9   |
| lineBuff_val_2_addr_3_reg_1163|    9   |
|  lineBuff_val_2_addr_reg_1050 |    9   |
| lineBuff_val_2_load_1_reg_1147|    8   |
| lineBuff_val_2_load_2_reg_1155|    8   |
| lineBuff_val_2_load_3_reg_1208|    8   |
|        or_cond_reg_1055       |    1   |
|    pixProcessed_2_reg_1189    |   32   |
|    pixProcessed_3_reg_1083    |   32   |
|      pixProcessed_reg_454     |   32   |
|           t_reg_997           |   32   |
|        tmp_18_reg_1016        |    1   |
|        tmp_19_reg_1030        |   64   |
|        tmp_20_reg_1040        |   64   |
|        tmp_24_reg_1269        |   64   |
|        tmp_25_reg_1279        |    1   |
|        tmp_26_reg_1062        |    1   |
|     tmp_data_V_1_reg_1288     |    8   |
|valInWindow_0_maxVal_5_reg_1242|    8   |
|valInWindow_0_maxVal_8_reg_1254|    8   |
| valInWindow_0_maxVal_reg_1178 |   32   |
|valInWindow_0_minVal_5_reg_1236|    8   |
|valInWindow_0_minVal_8_reg_1248|    8   |
| valInWindow_0_minVal_reg_1168 |   32   |
+-------------------------------+--------+
|             Total             |  1072  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_160   |  p8  |   3  |   8  |   24   ||    15   |
|   grp_access_fu_198  |  p0  |   3  |   8  |   24   ||    15   |
|   grp_access_fu_198  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_217  |  p0  |   7  |  16  |   112  ||    38   |
|   grp_access_fu_217  |  p1  |   3  |   8  |   24   ||    15   |
|   grp_access_fu_242  |  p0  |   4  |   9  |   36   ||    21   |
|   grp_access_fu_242  |  p3  |   4  |   9  |   36   ||    21   |
|   grp_access_fu_253  |  p0  |   4  |   9  |   36   ||    21   |
|   grp_access_fu_253  |  p3  |   4  |   9  |   36   ||    21   |
|   grp_access_fu_264  |  p0  |   7  |   9  |   63   ||    38   |
|   grp_access_fu_264  |  p3  |   8  |   9  |   72   ||    41   |
|   grp_access_fu_378  |  p0  |   3  |  16  |   48   ||    15   |
|       i_reg_409      |  p0  |   2  |  16  |   32   ||    9    |
| pixProcessed_reg_454 |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   671  ||  24.472 ||   288   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   11   |   13   |  3374  |  4236  |
|   Memory  |   68   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   24   |    -   |   288  |
|  Register |    -   |    -   |    -   |  1072  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   68   |   11   |   38   |  4446  |  4524  |
+-----------+--------+--------+--------+--------+--------+
