<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width">
  <title>CMPE212 Home</title>
  <style>
    /* visited link */
    a:visited {color: green;}
    /* mouse over link */
    a:hover {color: blue;}
    /* Image size control*/
    img {width: 30%;}
  </style>
</head>
<body>
  <h1> CMPE 212 </h1>
  <a href="../CMPE212/index.html">Back</a>
  <br \>
  <h2>Materials to Review for Quiz 1:</h2>
  <p>Materials included here do not belong to me, any request to take down and I will do so</p>
  <p>
  <h4><br \>class: 1,  slide: 15 → System Bus Model<br \>
      <a href="images/1_15.png" target="_blank"><img src="images/1_15.png" alt="1_15"></a>
    <br \>class: 2,  slide: 10-12 → Converting Base 10 to Base 2<br \>
      <a href="images/2_10.png" target="_blank"><img src="images/2_10.png" alt="2_10"></a>
      <a href="images/2_11.png" target="_blank"><img src="images/2_11.png" alt="2_11"></a>
      <a href="images/2_12.png" target="_blank"><img src="images/2_12.png" alt="2_12"></a>
    <br \>class: 3,  slide: 11 → Two's Compliment Overflow<br \>
      <a href="images/3_11.png" target="_blank"><img src="images/3_11.png" alt="3_11"></a>
    <br \>class: 4,  slide: 16 → DeMorgan's Theorm<br \>
    <a href="images/4_16.png" target="_blank"><img src="images/4_16.png" alt="4_16"></a>
    <br \>class: 5,  slide: 27 → Fundamental SECDED definitions<br \>
      <a href="images/5_27.png" target="_blank"><img src="images/5_27.png" alt="5_27"></a>
    <br \>class: 6,  slide: 14,17-20 → Draw and explain operation of Gates<br \>
      <a href="images/6_14.png" target="_blank"><img src="images/6_14.png" alt="6_14"></a>
      <a href="images/6_17.png" target="_blank"><img src="images/6_17.png" alt="6_17"></a>
      <a href="images/6_18.png" target="_blank"><img src="images/6_18.png" alt="6_18"></a>
      <a href="images/6_19.png" target="_blank"><img src="images/6_19.png" alt="6_19"></a>
      <a href="images/6_20.png" target="_blank"><img src="images/6_20.png" alt="6_20"></a>
    <br \>class: 7,  slide: 18-20 → Canonical SOP or POS from Truth Tables<br \>
      <a href="images/7_18.png" target="_blank"><img src="images/7_18.png" alt="7_18"></a>
      <a href="images/7_19.png" target="_blank"><img src="images/7_19.png" alt="7_19"></a>
      <a href="images/7_20.png" target="_blank"><img src="images/7_20.png" alt="7_20"></a>
    <br \>class: 8,  slide: 15 → Construct a circuit from a Truth Table<br \>
      <a href="images/8_15.png" target="_blank"><img src="images/8_15.png" alt="8_15"></a>
    <br \>class: 9,  slide: 13-14 → Bubles Matching & Gate Conversion<br \>
      <a href="images/9_13.png" target="_blank"><img src="images/9_13.png" alt="9_13"></a>
      <a href="images/9_14.png" target="_blank"><img src="images/9_14.png" alt="9_14"></a>
    <br \>class: 10,  slide: 19-23 → K Mapping with Don't Cares<br \>
      <a href="images/10_19.png" target="_blank"><img src="images/10_19.png" alt="10_19"></a>
      <a href="images/10_20.png" target="_blank"><img src="images/10_20.png" alt="10_20"></a>
      <a href="images/10_21.png" target="_blank"><img src="images/10_21.png" alt="10_21"></a>
      <a href="images/10_22.png" target="_blank"><img src="images/10_22.png" alt="10_22"></a>
      <a href="images/10_23.png" target="_blank"><img src="images/10_23.png" alt="10_23"></a>
    <br \>class: 11,  slide: 9-11 → Minterms Covered by a Product<br \>
      <a href="images/11_9.png" target="_blank"><img src="images/11_9.png" alt="11_9"></a>
      <a href="images/11_10.png" target="_blank"><img src="images/11_10.png" alt="11_10"></a>
      <a href="images/11_11.png" target="_blank"><img src="images/11_11.png" alt="11_11"></a>
    <br \>class: 11,  slide: 13-18 → K Mapping with Don't Cares<br \>
      <a href="images/11_13.png" target="_blank"><img src="images/11_13.png" alt="11_13"></a>
      <a href="images/11_14.png" target="_blank"><img src="images/11_14.png" alt="11_14"></a>
      <a href="images/11_15.png" target="_blank"><img src="images/11_15.png" alt="11_15"></a>
      <a href="images/11_16.png" target="_blank"><img src="images/11_16.png" alt="11_16"></a>
      <a href="images/11_17.png" target="_blank"><img src="images/11_17.png" alt="11_17"></a>
      <a href="images/11_18.png" target="_blank"><img src="images/11_18.png" alt="11_18"></a>
    <br \>class: 12,  slide: 13 → Speed and Performance<br \>
      <a href="images/12_13.png" target="_blank"><img src="images/12_13.png" alt="12_13"></a>
    <br \>class: 12,  slide: 15 → Measuring Propagation Delay<br \>
      <a href="images/12_15.png" target="_blank"><img src="images/12_15.png" alt="12_15"></a>
    <br \>class: 12,  slide: 16-17 → Static Hazards and fixing them<br \>
      <a href="images/12_16.png" target="_blank"><img src="images/12_16.png" alt="12_16"></a>
      <a href="images/12_17.png" target="_blank"><img src="images/12_17.png" alt="12_17"></a>
    <br \>class: 13,  slide: 5-13 → Quine McClusky - reduced<br \>
      <a href="images/13_5.png" target="_blank"><img src="images/13_5.png" alt="13_5"></a>
      <a href="images/13_6.png" target="_blank"><img src="images/13_6.png" alt="13_6"></a>
      <a href="images/13_7.png" target="_blank"><img src="images/13_7.png" alt="13_7"></a>
      <a href="images/13_8.png" target="_blank"><img src="images/13_8.png" alt="13_8"></a>
      <a href="images/13_9.png" target="_blank"><img src="images/13_9.png" alt="13_9"></a>
      <a href="images/13_10.png" target="_blank"><img src="images/13_10.png" alt="13_10"></a>
      <a href="images/13_11.png" target="_blank"><img src="images/13_11.png" alt="13_11"></a>
      <a href="images/13_12.png" target="_blank"><img src="images/13_12.png" alt="13_12"></a>
      <a href="images/13_13.png" target="_blank"><img src="images/13_13.png" alt="13_13"></a>
    <br \>class: 14,  slide: 5-10 → Decoder, Building Large Decoders, Doing a function with one<br \>
      <a href="images/14_5.png" target="_blank"><img src="images/14_5.png" alt="14_5"></a>
      <a href="images/14_6.png" target="_blank"><img src="images/14_6.png" alt="14_6"></a>
      <a href="images/14_7.png" target="_blank"><img src="images/14_7.png" alt="14_7"></a>
      <a href="images/14_8.png" target="_blank"><img src="images/14_8.png" alt="14_8"></a>
      <a href="images/14_9.png" target="_blank"><img src="images/14_9.png" alt="14_9"></a>
      <a href="images/14_10.png" target="_blank"><img src="images/14_10.png" alt="14_10"></a>
    <br \>class: 14,  slide: 11-13 → Encoder, Priority Encoder<br \>
      <a href="images/14_11.png" target="_blank"><img src="images/14_11.png" alt="14_11"></a>
      <a href="images/14_12.png" target="_blank"><img src="images/14_12.png" alt="14_12"></a>
      <a href="images/14_13.png" target="_blank"><img src="images/14_13.png" alt="14_13"></a>
    <br \>class: 14,  slide: 14-18 → Mulitplexer, Building Large Mulitiplexer, Doing a function with one<br \>
      <a href="images/14_14.png" target="_blank"><img src="images/14_14.png" alt="14_14"></a>
      <a href="images/14_15.png" target="_blank"><img src="images/14_15.png" alt="14_15"></a>
      <a href="images/14_16.png" target="_blank"><img src="images/14_16.png" alt="14_16"></a>
      <a href="images/14_17.png" target="_blank"><img src="images/14_17.png" alt="14_17"></a>
      <a href="images/14_18.png" target="_blank"><img src="images/14_18.png" alt="14_18"></a>
    <br \>class: 14,  slide: 20 → Demultiplexer<br \>
      <a href="images/14_20.png" target="_blank"><img src="images/14_20.png" alt="14_20"></a>
    <br \>class: 14,  slide: 22-23 → Full Adder<br \>
      <a href="images/14_22.png" target="_blank"><img src="images/14_22.png" alt="14_22"></a>
      <a href="images/14_23.png" target="_blank"><img src="images/14_23.png" alt="14_23"></a>
    <br \>class: 14,  slide: 25 → 4 bit ripple carry - adding two numbers<br \>
      <a href="images/14_25.png" target="_blank"><img src="images/14_25.png" alt="14_25"></a>
    <br \>class: 14,  slide: 29 → 4 bit combined Adder/Subtractor<br \>
      <a href="images/14_29.png" target="_blank"><img src="images/14_29.png" alt="14_29"></a>
    <br \>class: 15,  slide: 4 → Comparators<br \>
      <a href="images/15_4.png" target="_blank"><img src="images/15_4.png" alt="15_4"></a>
    <br \>class: 15,  slide: 22-23 → ROM - given a table bill in the connections<br \>
      <a href="images/15_22.png" target="_blank"><img src="images/15_22.png" alt="15_22"></a>
      <a href="images/15_23.png" target="_blank"><img src="images/15_23.png" alt="15_23"></a>
    <br \>class: 15,  slide: 30 → CPLD<br \>
      <a href="images/15_30.png" target="_blank"><img src="images/15_30.png" alt="15_30"></a>
    <br \>class: 15,  slide: 32 → FPGA<br \>
      <a href="images/15_32.png" target="_blank"><img src="images/15_32.png" alt="15_32"></a>
    <br \>class: 20,  slide: 4-6 → D-Type state machine logic design<br \>
      <a href="images/20_4.png" target="_blank"><img src="images/20_4.png" alt="20_4"></a>
      <a href="images/20_5.png" target="_blank"><img src="images/20_5.png" alt="20_5"></a>
      <a href="images/20_6.png" target="_blank"><img src="images/20_6.png" alt="20_6"></a>
    <br \>class: 20,  slide: 10-11 → SR Type state machine logic design (2 state)<br \>
      <a href="images/20_10.png" target="_blank"><img src="images/20_10.png" alt="20_10"></a>
      <a href="images/20_11.png" target="_blank"><img src="images/20_11.png" alt="20_11"></a>
    <br \>class: 21,  slide: 4 → State Reduction Principals<br \>
      <a href="images/21_4.png" target="_blank"><img src="images/21_4.png" alt="21_4"></a>
    <br \>class: 21,  slide: 6 → State Reduction by Inspection<br \>
      <a href="images/21_6.png" target="_blank"><img src="images/21_6.png" alt="21_6"></a>
    <br \>class: 21,  slide: 8-11 → Sequence Detector example (thru Circuit Des)<br \>
      <a href="images/21_8.png" target="_blank"><img src="images/21_8.png" alt="21_8"></a>
      <a href="images/21_9.png" target="_blank"><img src="images/21_9.png" alt="21_9"></a>
      <a href="images/21_10.png" target="_blank"><img src="images/21_10.png" alt="21_10"></a>
      <a href="images/21_11.png" target="_blank"><img src="images/21_11.png" alt="21_11"></a>
    <br \>class: 21,  slide: 21 → Optimal State Design Characteristics<br \>
      <a href="images/21_21.png" target="_blank"><img src="images/21_21.png" alt="21_21"></a>
    <br \>class: 22,  slide: 21 → State Machine Example: Mod 4<br \>
      <a href="images/22_21.png" target="_blank"><img src="images/22_21.png" alt="22_21"></a>
    <br \>class: 22,  slide: 5 → State Machine Example: Serial Adder (JK & D)<br \>
      <a href="images/22_5.png" target="_blank"><img src="images/22_5.png" alt="22_5"></a>
    <br \>class: 23,  slide: 3 → Transmission Gates<br \>
      <a href="images/23_3.png" target="_blank"><img src="images/23_3.png" alt="23_3"></a>
    <br \>class: 23,  slide: 4-6 → Transmission Gates used in Basic Logic<br \>
      <a href="images/23_4.png" target="_blank"><img src="images/23_4.png" alt="23_4"></a>
      <a href="images/23_5.png" target="_blank"><img src="images/23_5.png" alt="23_5"></a>
      <a href="images/23_6.png" target="_blank"><img src="images/23_6.png" alt="23_6"></a>
    <br \>class: 23,  slide: 8-11 → FPGA Basics, Expanded<br \>
      <a href="images/23_8.png" target="_blank"><img src="images/23_8.png" alt="23_8"></a>
      <a href="images/23_9.png" target="_blank"><img src="images/23_9.png" alt="23_9"></a>
      <a href="images/23_10.png" target="_blank"><img src="images/23_10.png" alt="23_10"></a>
      <a href="images/23_11.png" target="_blank"><img src="images/23_11.png" alt="23_11"></a>
    <br \>class: 23,  slide: 12 → Mealey and Moore, yet again...<br \>
      <a href="images/23_12.png" target="_blank"><img src="images/23_12.png" alt="23_12"></a>
        </h4>
      </p>
  </body>
</html>