{
  "DESIGN_NAME": "state_machine",
  "VERILOG_FILES": ["dir::state_machine.v"],
  "CLOCK_PERIOD": 50,
  "CLOCK_PORT": "clk",
  "VDD_NETS": [
          "VDD" ],
      "GND_NETS": [
          "VSS" ],
  "FP_CORE_UTIL": 70,
  "FP_ASPECT_RATIO": 0.2,
  "FP_IO_MIN_DISTANCE": 1,
  "FP_IO_VLENGTH": 2,
  "FP_IO_HLENGTH": 2,
  "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 145 50",
  "FP_PDN_MULTILAYER": 1,
  "RT_MAX_LAYER": "met4"
}