Info (10281): Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router_009.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_009.sv Line: 48
Info (10281): Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router_009.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_009.sv Line: 49
Info (10281): Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv Line: 49
Warning (10037): Verilog HDL or VHDL warning at NIOS2_Design_SDRAM.v(318): conditional expression evaluates to a constant File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at NIOS2_Design_SDRAM.v(328): conditional expression evaluates to a constant File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at NIOS2_Design_SDRAM.v(338): conditional expression evaluates to a constant File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at NIOS2_Design_SDRAM.v(682): conditional expression evaluates to a constant File: /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v Line: 682
