// Seed: 1524660238
module module_0 (
    output wor id_0,
    output wand id_1,
    input wire id_2,
    output uwire id_3,
    output tri1 id_4
    , id_12,
    input supply1 id_5,
    input supply1 id_6,
    input wor id_7,
    input tri1 id_8,
    input wire id_9,
    output supply1 id_10
);
  assign id_12 = id_7 ? (id_12) * id_2 : id_8;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input uwire id_3,
    output wire id_4,
    output supply1 id_5,
    input wand id_6,
    output wor id_7
);
  assign id_7 = -1;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_6,
      id_0,
      id_0,
      id_6,
      id_1,
      id_6,
      id_3,
      id_3,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
