# This constraints file contains default clock frequencies to be used during out-of-context flows such as
# OOC Synthesis and Hierarchical Designs. For best results the frequencies should be modified
# to match the target frequencies.
# This constraints file is not used in normal top-down synthesis (the default flow of Vivado)
create_clock -period 10.000 -name ap_clk [get_ports ap_clk]


set_property PACKAGE_PIN AK21 [get_ports s_axi_control_AWREADY]
set_property PACKAGE_PIN R21 [get_ports {output1_V_V_TDATA[25]}]
set_property PACKAGE_PIN W29 [get_ports {output1_V_V_TDATA[48]}]
set_property PACKAGE_PIN W30 [get_ports {output1_V_V_TDATA[47]}]
set_property PACKAGE_PIN AJ30 [get_ports {output1_V_V_TDATA[10]}]
set_property PACKAGE_PIN AK28 [get_ports {output1_V_V_TDATA[5]}]
set_property PACKAGE_PIN W24 [get_ports {output1_V_V_TDATA[15]}]
set_property PACKAGE_PIN AK27 [get_ports {output1_V_V_TDATA[6]}]
set_property PACKAGE_PIN AK17 [get_ports {s_axi_control_AWADDR[0]}]
set_property PACKAGE_PIN R26 [get_ports {output1_V_V_TDATA[37]}]
set_property PACKAGE_PIN AA29 [get_ports {s_axi_control_RDATA[27]}]
set_property PACKAGE_PIN AD28 [get_ports {s_axi_control_RDATA[11]}]
set_property PACKAGE_PIN AG30 [get_ports {s_axi_control_RDATA[3]}]
set_property PACKAGE_PIN T27 [get_ports {output1_V_V_TDATA[35]}]
set_property PACKAGE_PIN T29 [get_ports {output1_V_V_TDATA[54]}]
set_property PACKAGE_PIN U21 [get_ports {output1_V_V_TDATA[63]}]
set_property PACKAGE_PIN AD23 [get_ports ap_clk]
set_property PACKAGE_PIN AH24 [get_ports input1_V_V_TREADY]
set_property PACKAGE_PIN AE21 [get_ports output1_V_V_TREADY]
set_property PACKAGE_PIN AK26 [get_ports {output1_V_V_TDATA[1]}]
set_property PACKAGE_PIN V29 [get_ports {output1_V_V_TDATA[49]}]
set_property PACKAGE_PIN R23 [get_ports {output1_V_V_TDATA[21]}]
set_property PACKAGE_PIN T22 [get_ports {output1_V_V_TDATA[24]}]
set_property PACKAGE_PIN W26 [get_ports {output1_V_V_TDATA[43]}]
set_property PACKAGE_PIN AK30 [get_ports {output1_V_V_TDATA[9]}]
set_property PACKAGE_PIN AJ20 [get_ports {s_axi_control_AWADDR[2]}]
set_property PACKAGE_PIN AF25 [get_ports {output1_V_V_TDATA[13]}]
set_property PACKAGE_PIN AD26 [get_ports {s_axi_control_RDATA[21]}]
set_property PACKAGE_PIN AE26 [get_ports {s_axi_control_RDATA[15]}]
set_property PACKAGE_PIN AD30 [get_ports {s_axi_control_RDATA[20]}]
set_property PACKAGE_PIN AA22 [get_ports {input1_V_V_TDATA[4]}]
set_property PACKAGE_PIN N28 [get_ports {output1_V_V_TDATA[58]}]
set_property PACKAGE_PIN AG29 [get_ports {s_axi_control_RDATA[5]}]
set_property PACKAGE_PIN AF23 [get_ports s_axi_control_BREADY]
set_property PACKAGE_PIN AJ21 [get_ports s_axi_control_BVALID]
set_property PACKAGE_PIN AF24 [get_ports s_axi_control_AWVALID]
set_property PACKAGE_PIN AB24 [get_ports {input1_V_V_TDATA[5]}]
set_property PACKAGE_PIN P28 [get_ports {output1_V_V_TDATA[57]}]
set_property PACKAGE_PIN AA24 [get_ports {input1_V_V_TDATA[6]}]
set_property PACKAGE_PIN AH26 [get_ports {output1_V_V_TDATA[4]}]
set_property PACKAGE_PIN R22 [get_ports {output1_V_V_TDATA[22]}]
set_property PACKAGE_PIN V26 [get_ports {output1_V_V_TDATA[41]}]
set_property PACKAGE_PIN U27 [get_ports {output1_V_V_TDATA[39]}]
set_property PACKAGE_PIN P25 [get_ports {output1_V_V_TDATA[32]}]
set_property PACKAGE_PIN Y28 [get_ports {s_axi_control_RDATA[28]}]
set_property PACKAGE_PIN AD29 [get_ports {s_axi_control_RDATA[17]}]
set_property PACKAGE_PIN AD25 [get_ports {s_axi_control_RDATA[16]}]
set_property PACKAGE_PIN AF28 [get_ports {s_axi_control_RDATA[9]}]
set_property PACKAGE_PIN AG27 [get_ports {s_axi_control_RDATA[1]}]
set_property PACKAGE_PIN AD24 [get_ports {s_axi_control_BRESP[0]}]
set_property PACKAGE_PIN AK18 [get_ports {s_axi_control_ARADDR[3]}]
set_property PACKAGE_PIN AK22 [get_ports s_axi_control_WREADY]
set_property PACKAGE_PIN R30 [get_ports {output1_V_V_TDATA[61]}]
set_property PACKAGE_PIN AJ29 [get_ports {output1_V_V_TDATA[7]}]
set_property PACKAGE_PIN P26 [get_ports {output1_V_V_TDATA[31]}]
set_property PACKAGE_PIN N27 [get_ports {output1_V_V_TDATA[33]}]
set_property PACKAGE_PIN V23 [get_ports {output1_V_V_TDATA[16]}]
set_property PACKAGE_PIN Y27 [get_ports {s_axi_control_RDATA[29]}]
set_property PACKAGE_PIN AH22 [get_ports {s_axi_control_RRESP[0]}]
set_property PACKAGE_PIN AB27 [get_ports {s_axi_control_RDATA[14]}]
set_property PACKAGE_PIN AC27 [get_ports {s_axi_control_RDATA[13]}]
set_property PACKAGE_PIN AE27 [get_ports {s_axi_control_RDATA[8]}]
set_property PACKAGE_PIN V24 [get_ports {output1_V_V_TDATA[17]}]
set_property PACKAGE_PIN U25 [get_ports {output1_V_V_TDATA[42]}]
set_property PACKAGE_PIN R28 [get_ports {output1_V_V_TDATA[52]}]
set_property PACKAGE_PIN AE30 [get_ports {s_axi_control_RDATA[19]}]
set_property PACKAGE_PIN AK23 [get_ports s_axi_control_RVALID]
set_property PACKAGE_PIN AG24 [get_ports s_axi_control_WVALID]
set_property PACKAGE_PIN AF19 [get_ports {s_axi_control_ARADDR[0]}]
set_property PACKAGE_PIN P29 [get_ports {output1_V_V_TDATA[55]}]
set_property PACKAGE_PIN P30 [get_ports {output1_V_V_TDATA[62]}]
set_property PACKAGE_PIN Y23 [get_ports {input1_V_V_TDATA[7]}]
set_property PACKAGE_PIN P21 [get_ports {output1_V_V_TDATA[26]}]
set_property PACKAGE_PIN V28 [get_ports {output1_V_V_TDATA[50]}]
set_property PACKAGE_PIN V22 [get_ports {output1_V_V_TDATA[19]}]
set_property PACKAGE_PIN T23 [get_ports {output1_V_V_TDATA[23]}]
set_property PACKAGE_PIN N26 [get_ports {output1_V_V_TDATA[34]}]
set_property PACKAGE_PIN T25 [get_ports {output1_V_V_TDATA[29]}]
set_property PACKAGE_PIN AB26 [get_ports {s_axi_control_RDATA[23]}]
set_property PACKAGE_PIN Y26 [get_ports {s_axi_control_RDATA[30]}]
set_property PACKAGE_PIN AE28 [get_ports {s_axi_control_RDATA[10]}]
set_property PACKAGE_PIN AG22 [get_ports {s_axi_control_RRESP[1]}]
set_property PACKAGE_PIN AA23 [get_ports {input1_V_V_TDATA[3]}]
set_property PACKAGE_PIN AG26 [get_ports {s_axi_control_RDATA[2]}]
set_property PACKAGE_PIN AH23 [get_ports interrupt]
set_property PACKAGE_PIN AE23 [get_ports input1_V_V_TVALID]
set_property PACKAGE_PIN AC21 [get_ports {input1_V_V_TDATA[0]}]
set_property PACKAGE_PIN AJ26 [get_ports {output1_V_V_TDATA[2]}]
set_property PACKAGE_PIN AJ19 [get_ports {s_axi_control_ARADDR[1]}]
set_property PACKAGE_PIN T24 [get_ports {output1_V_V_TDATA[30]}]
set_property PACKAGE_PIN AC24 [get_ports {s_axi_control_BRESP[1]}]
set_property PACKAGE_PIN AK20 [get_ports {s_axi_control_AWADDR[1]}]
set_property PACKAGE_PIN AA27 [get_ports {s_axi_control_RDATA[26]}]
set_property PACKAGE_PIN AJ28 [get_ports {output1_V_V_TDATA[8]}]
set_property PACKAGE_PIN AF29 [get_ports {s_axi_control_RDATA[6]}]
set_property PACKAGE_PIN L4 [get_ports {s_axi_control_WDATA[0]}]
set_property PACKAGE_PIN AC29 [get_ports {s_axi_control_RDATA[18]}]
set_property PACKAGE_PIN AC28 [get_ports {s_axi_control_RDATA[12]}]
set_property PACKAGE_PIN U26 [get_ports {output1_V_V_TDATA[40]}]
set_property PACKAGE_PIN T28 [get_ports {output1_V_V_TDATA[51]}]
set_property PACKAGE_PIN AC22 [get_ports {input1_V_V_TDATA[2]}]
set_property PACKAGE_PIN T30 [get_ports {output1_V_V_TDATA[60]}]
set_property PACKAGE_PIN AB25 [get_ports {s_axi_control_RDATA[24]}]
set_property PACKAGE_PIN AD21 [get_ports s_axi_control_ARVALID]
set_property PACKAGE_PIN W28 [get_ports {output1_V_V_TDATA[45]}]
set_property PACKAGE_PIN AH28 [get_ports {output1_V_V_TDATA[12]}]
set_property PACKAGE_PIN N29 [get_ports {output1_V_V_TDATA[56]}]
set_property PACKAGE_PIN U29 [get_ports {output1_V_V_TDATA[53]}]
set_property PACKAGE_PIN AH19 [get_ports {s_axi_control_ARADDR[2]}]
set_property PACKAGE_PIN R25 [get_ports {output1_V_V_TDATA[38]}]
set_property PACKAGE_PIN P23 [get_ports {output1_V_V_TDATA[28]}]
set_property PACKAGE_PIN AB30 [get_ports {s_axi_control_RDATA[31]}]
set_property PACKAGE_PIN AF27 [get_ports {s_axi_control_RDATA[7]}]
set_property PACKAGE_PIN AE25 [get_ports {s_axi_control_RDATA[0]}]
set_property PACKAGE_PIN U22 [get_ports {output1_V_V_TDATA[20]}]
set_property PACKAGE_PIN AH29 [get_ports {output1_V_V_TDATA[11]}]
set_property PACKAGE_PIN AH27 [get_ports {output1_V_V_TDATA[3]}]
set_property PACKAGE_PIN AJ23 [get_ports s_axi_control_ARREADY]
set_property PACKAGE_PIN AE22 [get_ports ap_rst_n]
set_property PACKAGE_PIN AJ24 [get_ports output1_V_V_TVALID]
set_property PACKAGE_PIN U24 [get_ports {output1_V_V_TDATA[18]}]
set_property PACKAGE_PIN U30 [get_ports {output1_V_V_TDATA[59]}]
set_property PACKAGE_PIN AC23 [get_ports {input1_V_V_TDATA[1]}]
set_property PACKAGE_PIN V21 [get_ports {output1_V_V_TDATA[14]}]
set_property PACKAGE_PIN W25 [get_ports {output1_V_V_TDATA[44]}]
set_property PACKAGE_PIN AG20 [get_ports {s_axi_control_AWADDR[3]}]
set_property PACKAGE_PIN AA25 [get_ports {output1_V_V_TDATA[0]}]
set_property PACKAGE_PIN R27 [get_ports {output1_V_V_TDATA[36]}]
set_property PACKAGE_PIN P24 [get_ports {output1_V_V_TDATA[27]}]
set_property PACKAGE_PIN AA28 [get_ports {s_axi_control_RDATA[25]}]
set_property PACKAGE_PIN AC26 [get_ports {s_axi_control_RDATA[22]}]
set_property PACKAGE_PIN AF30 [get_ports {s_axi_control_RDATA[4]}]
set_property PACKAGE_PIN V27 [get_ports {output1_V_V_TDATA[46]}]
set_property PACKAGE_PIN A4 [get_ports {s_axi_control_WDATA[7]}]
set_property PACKAGE_PIN A2 [get_ports {s_axi_control_WDATA[1]}]
set_property PACKAGE_PIN AF20 [get_ports {s_axi_control_WSTRB[0]}]
set_property PACKAGE_PIN AG25 [get_ports s_axi_control_RREADY]
set_property PACKAGE_PIN AH17 [get_ports {input1_V_V_TDATA[52]}]
set_property PACKAGE_PIN AB16 [get_ports {input1_V_V_TDATA[15]}]
set_property PACKAGE_PIN AD14 [get_ports {input1_V_V_TDATA[46]}]
set_property PACKAGE_PIN AG16 [get_ports {input1_V_V_TDATA[37]}]
set_property PACKAGE_PIN F5 [get_ports {s_axi_control_WDATA[24]}]
set_property PACKAGE_PIN D5 [get_ports {s_axi_control_WDATA[19]}]
set_property PACKAGE_PIN E2 [get_ports {s_axi_control_WDATA[15]}]
set_property PACKAGE_PIN AE16 [get_ports {input1_V_V_TDATA[32]}]
set_property PACKAGE_PIN AB15 [get_ports {input1_V_V_TDATA[20]}]
set_property PACKAGE_PIN B4 [get_ports {s_axi_control_WDATA[9]}]
set_property PACKAGE_PIN C1 [get_ports {s_axi_control_WDATA[5]}]
set_property PACKAGE_PIN AE18 [get_ports {input1_V_V_TDATA[30]}]
set_property PACKAGE_PIN AJ15 [get_ports {input1_V_V_TDATA[54]}]
set_property PACKAGE_PIN AH13 [get_ports {input1_V_V_TDATA[47]}]
set_property PACKAGE_PIN AH12 [get_ports {input1_V_V_TDATA[43]}]
set_property PACKAGE_PIN Y21 [get_ports {input1_V_V_TDATA[9]}]
set_property PACKAGE_PIN AE15 [get_ports {input1_V_V_TDATA[31]}]
set_property PACKAGE_PIN G4 [get_ports {s_axi_control_WDATA[25]}]
set_property PACKAGE_PIN B1 [get_ports {s_axi_control_WDATA[3]}]
set_property PACKAGE_PIN H3 [get_ports {s_axi_control_WDATA[27]}]
set_property PACKAGE_PIN AA17 [get_ports {input1_V_V_TDATA[14]}]
set_property PACKAGE_PIN E6 [get_ports {s_axi_control_WDATA[20]}]
set_property PACKAGE_PIN AF22 [get_ports {s_axi_control_WSTRB[3]}]
set_property PACKAGE_PIN AC16 [get_ports {input1_V_V_TDATA[17]}]
set_property PACKAGE_PIN AD16 [get_ports {input1_V_V_TDATA[28]}]
set_property PACKAGE_PIN AK12 [get_ports {input1_V_V_TDATA[61]}]
set_property PACKAGE_PIN AB12 [get_ports {input1_V_V_TDATA[22]}]
set_property PACKAGE_PIN AK15 [get_ports {input1_V_V_TDATA[53]}]
set_property PACKAGE_PIN AF12 [get_ports {input1_V_V_TDATA[49]}]
set_property PACKAGE_PIN AG14 [get_ports {input1_V_V_TDATA[39]}]
set_property PACKAGE_PIN AF15 [get_ports {input1_V_V_TDATA[36]}]
set_property PACKAGE_PIN C2 [get_ports {s_axi_control_WDATA[6]}]
set_property PACKAGE_PIN G5 [get_ports {s_axi_control_WDATA[26]}]
set_property PACKAGE_PIN F3 [get_ports {s_axi_control_WDATA[21]}]
set_property PACKAGE_PIN A3 [get_ports {s_axi_control_WDATA[2]}]
set_property PACKAGE_PIN AB17 [get_ports {input1_V_V_TDATA[16]}]
set_property PACKAGE_PIN AK13 [get_ports {input1_V_V_TDATA[62]}]
set_property PACKAGE_PIN AA15 [get_ports {input1_V_V_TDATA[24]}]
set_property PACKAGE_PIN AJ14 [get_ports {input1_V_V_TDATA[58]}]
set_property PACKAGE_PIN AJ13 [get_ports {input1_V_V_TDATA[57]}]
set_property PACKAGE_PIN AF13 [get_ports {input1_V_V_TDATA[41]}]
set_property PACKAGE_PIN H4 [get_ports {s_axi_control_WDATA[28]}]
set_property PACKAGE_PIN B5 [get_ports {s_axi_control_WDATA[10]}]
set_property PACKAGE_PIN AD15 [get_ports {input1_V_V_TDATA[27]}]
set_property PACKAGE_PIN AF17 [get_ports {input1_V_V_TDATA[33]}]
set_property PACKAGE_PIN D1 [get_ports {s_axi_control_WDATA[13]}]
set_property PACKAGE_PIN AG17 [get_ports {input1_V_V_TDATA[38]}]
set_property PACKAGE_PIN AH14 [get_ports {input1_V_V_TDATA[48]}]
set_property PACKAGE_PIN AG12 [get_ports {input1_V_V_TDATA[44]}]
set_property PACKAGE_PIN C4 [get_ports {s_axi_control_WDATA[12]}]
set_property PACKAGE_PIN G1 [get_ports {s_axi_control_WDATA[29]}]
set_property PACKAGE_PIN A5 [get_ports {s_axi_control_WDATA[8]}]
set_property PACKAGE_PIN AB21 [get_ports {input1_V_V_TDATA[12]}]
set_property PACKAGE_PIN AC17 [get_ports {input1_V_V_TDATA[18]}]
set_property PACKAGE_PIN AK16 [get_ports {input1_V_V_TDATA[55]}]
set_property PACKAGE_PIN AA13 [get_ports {input1_V_V_TDATA[63]}]
set_property PACKAGE_PIN AJ16 [get_ports {input1_V_V_TDATA[56]}]
set_property PACKAGE_PIN AG19 [get_ports {input1_V_V_TDATA[13]}]
set_property PACKAGE_PIN AE17 [get_ports {input1_V_V_TDATA[29]}]
set_property PACKAGE_PIN AE13 [get_ports {input1_V_V_TDATA[42]}]
set_property PACKAGE_PIN E1 [get_ports {s_axi_control_WDATA[14]}]
set_property PACKAGE_PIN AC13 [get_ports {input1_V_V_TDATA[25]}]
set_property PACKAGE_PIN AG21 [get_ports {s_axi_control_WSTRB[2]}]
set_property PACKAGE_PIN AB14 [get_ports {input1_V_V_TDATA[19]}]
set_property PACKAGE_PIN AJ18 [get_ports {input1_V_V_TDATA[59]}]
set_property PACKAGE_PIN AC14 [get_ports {input1_V_V_TDATA[26]}]
set_property PACKAGE_PIN Y22 [get_ports {input1_V_V_TDATA[8]}]
set_property PACKAGE_PIN AE12 [get_ports {input1_V_V_TDATA[50]}]
set_property PACKAGE_PIN AD13 [get_ports {input1_V_V_TDATA[45]}]
set_property PACKAGE_PIN W21 [get_ports {input1_V_V_TDATA[10]}]
set_property PACKAGE_PIN D4 [get_ports {s_axi_control_WDATA[18]}]
set_property PACKAGE_PIN C3 [get_ports {s_axi_control_WDATA[11]}]
set_property PACKAGE_PIN E3 [get_ports {s_axi_control_WDATA[16]}]
set_property PACKAGE_PIN H2 [get_ports {s_axi_control_WDATA[30]}]
set_property PACKAGE_PIN F4 [get_ports {s_axi_control_WDATA[22]}]
set_property PACKAGE_PIN AC12 [get_ports {input1_V_V_TDATA[21]}]
set_property PACKAGE_PIN B2 [get_ports {s_axi_control_WDATA[4]}]
set_property PACKAGE_PIN AG15 [get_ports {input1_V_V_TDATA[35]}]
set_property PACKAGE_PIN AF14 [get_ports {input1_V_V_TDATA[40]}]
set_property PACKAGE_PIN AH18 [get_ports {input1_V_V_TDATA[60]}]
set_property PACKAGE_PIN AH16 [get_ports {input1_V_V_TDATA[51]}]
set_property PACKAGE_PIN AA14 [get_ports {input1_V_V_TDATA[23]}]
set_property PACKAGE_PIN E5 [get_ports {s_axi_control_WDATA[23]}]
set_property PACKAGE_PIN D3 [get_ports {s_axi_control_WDATA[17]}]
set_property PACKAGE_PIN H1 [get_ports {s_axi_control_WDATA[31]}]
set_property PACKAGE_PIN AF18 [get_ports {input1_V_V_TDATA[34]}]
set_property PACKAGE_PIN AB22 [get_ports {input1_V_V_TDATA[11]}]
set_property PACKAGE_PIN AH21 [get_ports {s_axi_control_WSTRB[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports ap_clk]
set_property IOSTANDARD LVCMOS18 [get_ports ap_rst_n]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[32]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[33]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[34]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[35]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[36]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[37]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[38]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[39]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[40]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[41]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[42]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[43]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[44]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[45]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[46]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[47]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[48]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[49]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[50]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[51]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[52]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[53]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[54]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[55]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[56]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[57]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[58]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[59]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[60]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[61]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[62]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[63]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input1_V_V_TDATA[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports input1_V_V_TREADY]
set_property IOSTANDARD LVCMOS18 [get_ports input1_V_V_TVALID]
set_property IOSTANDARD LVCMOS18 [get_ports interrupt]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[32]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[33]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[34]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[35]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[36]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[37]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[38]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[39]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[40]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[41]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[42]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[43]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[44]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[45]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[46]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[47]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[48]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[49]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[50]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[51]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[52]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[53]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[54]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[55]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[56]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[57]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[58]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[59]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[60]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[61]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[62]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[63]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output1_V_V_TDATA[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports output1_V_V_TREADY]
set_property IOSTANDARD LVCMOS18 [get_ports output1_V_V_TVALID]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_ARADDR[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_ARADDR[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_ARADDR[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_ARADDR[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports s_axi_control_ARREADY]
set_property IOSTANDARD LVCMOS18 [get_ports s_axi_control_ARVALID]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_AWADDR[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_AWADDR[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_AWADDR[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_AWADDR[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports s_axi_control_AWREADY]
set_property IOSTANDARD LVCMOS18 [get_ports s_axi_control_AWVALID]
set_property IOSTANDARD LVCMOS18 [get_ports s_axi_control_BREADY]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_BRESP[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_BRESP[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports s_axi_control_BVALID]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RDATA[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports s_axi_control_RREADY]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RRESP[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_RRESP[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports s_axi_control_RVALID]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WDATA[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports s_axi_control_WREADY]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WSTRB[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WSTRB[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WSTRB[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s_axi_control_WSTRB[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports s_axi_control_WVALID]
