and r0, r1, r2 
sub r2, r0, #7 
ror r1, r2, #5 
ror r0, r1, #5 
mvn r3, r0 
bic r1, r3, r1 
