/* Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EPM7128SL84) Path("C:/Users/Administrator/Desktop/Clock_on_FPGA8.3/Clock_on_FPGA/") File("Clock_on_FPGA.pof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
