{
    "Misc": {
        "csrc_abs": "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/csrc",
        "cwd": "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4",
        "daidir_abs": "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-4/simv.daidir",
        "csrc": "csrc",
        "daidir": "simv.daidir",
        "default_output_dir": "csrc",
        "archive_dir": "archive.27"
    },
    "MlibObjs": {},
    "CurCompileModules": [
        "...MASTER..."
    ],
    "PrevCompiledModules": {
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7336,
                "mode": 4,
                "mod": "...MASTER...",
                "out": "amcQw_d.o",
                "archive": "archive.27/_96209_archive_1.a"
            }
        },
        "myFSM_test": {
            "h1753_d": {
                "bytes": 29510,
                "mode": 4,
                "mod": "myFSM_test",
                "out": "h1753_d.o",
                "archive": "archive.27/_prev_archive_1.a"
            }
        },
        "std": {
            "reYIK_d": {
                "bytes": 29004,
                "mode": 4,
                "mod": "std",
                "archive": "archive.27/_prev_archive_1.a",
                "out": "reYIK_d.o"
            }
        }
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 61978
    },
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "myFSM_test": [
            "myFSM_test",
            "h1753",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "PEModules": [],
    "LVLData": [
        "SIM"
    ],
    "CompileProcesses": [
        "cgproc.96209.json"
    ],
    "stat": {
        "nMops": 0
    },
    "CompileStatus": "Successful"
}