Command: synth_design -fsm_extraction johnson -directive AreaOptimized_high -resource_sharing on -retiming -top divider
Starting synth_design
Using part: xc7a35tcpg236-2L
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-2L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18152 
WARNING: [Synth 8-2841] use of undefined macro SWIDTH [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 679.184 ; gain = 181.520
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:13]
	Parameter SIZE bound to: 32 - type: integer 
	Parameter WAIT_FOR_START bound to: 2'b00 
	Parameter CHECK_DIVIDE_BY_ZERO bound to: 2'b01 
	Parameter ERROR bound to: 2'b10 
	Parameter SHIFT_LEFT bound to: 2'b11 
	Parameter SHIFT_RIGHT bound to: 2'b00 
	Parameter NO_ERROR bound to: 2'b01 
WARNING: [Synth 8-151] case item 2'b00 is unreachable [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:136]
WARNING: [Synth 8-151] case item 2'b01 is unreachable [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:136]
INFO: [Synth 8-226] default block is never used [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:136]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:44]
INFO: [Synth 8-6155] done synthesizing module 'divider' (1#1) [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Sources/divider.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 717.363 ; gain = 219.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 717.363 ; gain = 219.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 717.363 ; gain = 219.699
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Constraints/constraints.xdc]
Finished Parsing XDC File [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Constraints/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 835.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 835.199 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 835.199 ; gain = 337.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 835.199 ; gain = 337.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 835.199 ; gain = 337.535
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'divider'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          WAIT_FOR_START |                               00 |                               00
    CHECK_DIVIDE_BY_ZERO |                               10 |                               01
              SHIFT_LEFT |                               11 |                               11
                   ERROR |                               01 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'johnson' in module 'divider'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 835.199 ; gain = 337.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module divider 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'q_reg[0]' (FDRE) to 'q_reg[1]'
INFO: [Synth 8-3886] merging instance 'q_reg[1]' (FDRE) to 'q_reg[2]'
INFO: [Synth 8-3886] merging instance 'q_reg[2]' (FDRE) to 'q_reg[3]'
INFO: [Synth 8-3886] merging instance 'q_reg[3]' (FDRE) to 'q_reg[4]'
INFO: [Synth 8-3886] merging instance 'q_reg[4]' (FDRE) to 'q_reg[5]'
INFO: [Synth 8-3886] merging instance 'q_reg[5]' (FDRE) to 'q_reg[6]'
INFO: [Synth 8-3886] merging instance 'q_reg[6]' (FDRE) to 'q_reg[7]'
INFO: [Synth 8-3886] merging instance 'q_reg[7]' (FDRE) to 'q_reg[8]'
INFO: [Synth 8-3886] merging instance 'q_reg[8]' (FDRE) to 'q_reg[9]'
INFO: [Synth 8-3886] merging instance 'q_reg[9]' (FDRE) to 'q_reg[10]'
INFO: [Synth 8-3886] merging instance 'q_reg[10]' (FDRE) to 'q_reg[11]'
INFO: [Synth 8-3886] merging instance 'q_reg[11]' (FDRE) to 'q_reg[12]'
INFO: [Synth 8-3886] merging instance 'q_reg[12]' (FDRE) to 'q_reg[13]'
INFO: [Synth 8-3886] merging instance 'q_reg[13]' (FDRE) to 'q_reg[14]'
INFO: [Synth 8-3886] merging instance 'q_reg[14]' (FDRE) to 'q_reg[15]'
INFO: [Synth 8-3886] merging instance 'q_reg[15]' (FDRE) to 'q_reg[16]'
INFO: [Synth 8-3886] merging instance 'q_reg[16]' (FDRE) to 'q_reg[17]'
INFO: [Synth 8-3886] merging instance 'q_reg[17]' (FDRE) to 'q_reg[18]'
INFO: [Synth 8-3886] merging instance 'q_reg[18]' (FDRE) to 'q_reg[19]'
INFO: [Synth 8-3886] merging instance 'q_reg[19]' (FDRE) to 'q_reg[20]'
INFO: [Synth 8-3886] merging instance 'q_reg[20]' (FDRE) to 'q_reg[21]'
INFO: [Synth 8-3886] merging instance 'q_reg[21]' (FDRE) to 'q_reg[22]'
INFO: [Synth 8-3886] merging instance 'q_reg[22]' (FDRE) to 'q_reg[23]'
INFO: [Synth 8-3886] merging instance 'q_reg[23]' (FDRE) to 'q_reg[24]'
INFO: [Synth 8-3886] merging instance 'q_reg[24]' (FDRE) to 'q_reg[25]'
INFO: [Synth 8-3886] merging instance 'q_reg[25]' (FDRE) to 'q_reg[26]'
INFO: [Synth 8-3886] merging instance 'q_reg[26]' (FDRE) to 'q_reg[27]'
INFO: [Synth 8-3886] merging instance 'q_reg[27]' (FDRE) to 'q_reg[28]'
INFO: [Synth 8-3886] merging instance 'q_reg[28]' (FDRE) to 'q_reg[29]'
INFO: [Synth 8-3886] merging instance 'q_reg[29]' (FDRE) to 'q_reg[30]'
INFO: [Synth 8-3886] merging instance 'q_reg[30]' (FDRE) to 'q_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\q_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 835.199 ; gain = 337.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 835.199 ; gain = 337.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 855.703 ; gain = 358.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `divider`
	Effective logic levels on critical path before retiming is: 5
	Total number of crtical paths = 4

	Optimizing at the module level
	Cannot find a feasible solution:
		Effective logic levels from shifted_divisor_reg[14](fixed:INPUT) to FSM_johnson_state_reg[1](fixed:INPUT) is: 5
		Effective logic levels found across for latency (=1) is: 5
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 5
	Total number of crtical paths = 4
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `divider' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 855.703 ; gain = 358.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 860.590 ; gain = 362.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 860.590 ; gain = 362.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 860.590 ; gain = 362.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 860.590 ; gain = 362.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 860.590 ; gain = 362.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 860.590 ; gain = 362.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
|4     |LUT4 |     5|
|5     |LUT5 |    34|
|6     |LUT6 |     3|
|7     |FDRE |    66|
|8     |IBUF |    67|
|9     |OBUF |    66|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   245|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 860.590 ; gain = 362.926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:06 . Memory (MB): peak = 860.590 ; gain = 245.090
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 860.590 ; gain = 362.926
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Constraints/constraints.xdc]
Finished Parsing XDC File [C:/Users/Walter/Documents/GitHub/DSDII_FINAL/Constraints/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 890.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:31 . Memory (MB): peak = 890.730 ; gain = 601.977
