FIRRTL version 1.2.0
circuit ComboDistributor :
  module ComboDistributor :
    input clock : Clock
    input reset : UInt<1>
    input in : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>} @[src/main/scala/exercise2/Distributor.scala 27:14]
    input dest : UInt<4> @[src/main/scala/exercise2/Distributor.scala 28:16]
    output out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}[4] @[src/main/scala/exercise2/Distributor.scala 43:15]

    wire allreadyVec : UInt<1>[4] @[src/main/scala/exercise2/Distributor.scala 136:25]
    node allready_lo = cat(allreadyVec[1], allreadyVec[0]) @[src/main/scala/exercise2/Distributor.scala 137:30]
    node allready_hi = cat(allreadyVec[3], allreadyVec[2]) @[src/main/scala/exercise2/Distributor.scala 137:30]
    node allready = cat(allready_hi, allready_lo) @[src/main/scala/exercise2/Distributor.scala 137:30]
    wire _iDest_WIRE : UInt<1>[4] @[src/main/scala/exercise2/Distributor.scala 139:31]
    _iDest_WIRE[0] <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 139:31]
    _iDest_WIRE[1] <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 139:31]
    _iDest_WIRE[2] <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 139:31]
    _iDest_WIRE[3] <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 139:31]
    reg iDest : UInt<1>[4], clock with :
      reset => (reset, _iDest_WIRE) @[src/main/scala/exercise2/Distributor.scala 139:23]
    out[0].valid <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 145:18]
    out[0].bits <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 146:17]
    allreadyVec[0] <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 147:20]
    out[1].valid <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 145:18]
    out[1].bits <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 146:17]
    allreadyVec[1] <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 147:20]
    out[2].valid <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 145:18]
    out[2].bits <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 146:17]
    allreadyVec[2] <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 147:20]
    out[3].valid <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 145:18]
    out[3].bits <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 146:17]
    allreadyVec[3] <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 147:20]
    in.ready <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 149:12]
    when in.valid : @[src/main/scala/exercise2/Distributor.scala 152:4]
      node _T = bits(dest, 0, 0) @[src/main/scala/exercise2/Distributor.scala 155:17]
      when _T : @[src/main/scala/exercise2/Distributor.scala 156:8]
        out[0].valid <= UInt<1>("h1") @[src/main/scala/exercise2/Distributor.scala 158:23]
        out[0].bits <= in.bits @[src/main/scala/exercise2/Distributor.scala 159:22]
        when out[0].ready : @[src/main/scala/exercise2/Distributor.scala 161:29]
          iDest[0] <= UInt<1>("h1") @[src/main/scala/exercise2/Distributor.scala 162:21]
          allreadyVec[0] <= out[0].ready @[src/main/scala/exercise2/Distributor.scala 163:27]
      node _T_1 = bits(dest, 1, 1) @[src/main/scala/exercise2/Distributor.scala 155:17]
      when _T_1 : @[src/main/scala/exercise2/Distributor.scala 156:8]
        out[1].valid <= UInt<1>("h1") @[src/main/scala/exercise2/Distributor.scala 158:23]
        out[1].bits <= in.bits @[src/main/scala/exercise2/Distributor.scala 159:22]
        when out[1].ready : @[src/main/scala/exercise2/Distributor.scala 161:29]
          iDest[1] <= UInt<1>("h1") @[src/main/scala/exercise2/Distributor.scala 162:21]
          allreadyVec[1] <= out[1].ready @[src/main/scala/exercise2/Distributor.scala 163:27]
      node _T_2 = bits(dest, 2, 2) @[src/main/scala/exercise2/Distributor.scala 155:17]
      when _T_2 : @[src/main/scala/exercise2/Distributor.scala 156:8]
        out[2].valid <= UInt<1>("h1") @[src/main/scala/exercise2/Distributor.scala 158:23]
        out[2].bits <= in.bits @[src/main/scala/exercise2/Distributor.scala 159:22]
        when out[2].ready : @[src/main/scala/exercise2/Distributor.scala 161:29]
          iDest[2] <= UInt<1>("h1") @[src/main/scala/exercise2/Distributor.scala 162:21]
          allreadyVec[2] <= out[2].ready @[src/main/scala/exercise2/Distributor.scala 163:27]
      node _T_3 = bits(dest, 3, 3) @[src/main/scala/exercise2/Distributor.scala 155:17]
      when _T_3 : @[src/main/scala/exercise2/Distributor.scala 156:8]
        out[3].valid <= UInt<1>("h1") @[src/main/scala/exercise2/Distributor.scala 158:23]
        out[3].bits <= in.bits @[src/main/scala/exercise2/Distributor.scala 159:22]
        when out[3].ready : @[src/main/scala/exercise2/Distributor.scala 161:29]
          iDest[3] <= UInt<1>("h1") @[src/main/scala/exercise2/Distributor.scala 162:21]
          allreadyVec[3] <= out[3].ready @[src/main/scala/exercise2/Distributor.scala 163:27]
      node _T_4 = eq(allready, dest) @[src/main/scala/exercise2/Distributor.scala 168:24]
      when _T_4 : @[src/main/scala/exercise2/Distributor.scala 168:54]
        in.ready <= UInt<1>("h1") @[src/main/scala/exercise2/Distributor.scala 169:17]
        node _T_5 = mux(UInt<1>("h0"), UInt<4>("hf"), UInt<4>("h0")) @[src/main/scala/exercise2/Distributor.scala 170:21]
        node _T_6 = bits(_T_5, 0, 0) @[src/main/scala/exercise2/Distributor.scala 170:35]
        node _T_7 = bits(_T_5, 1, 1) @[src/main/scala/exercise2/Distributor.scala 170:35]
        node _T_8 = bits(_T_5, 2, 2) @[src/main/scala/exercise2/Distributor.scala 170:35]
        node _T_9 = bits(_T_5, 3, 3) @[src/main/scala/exercise2/Distributor.scala 170:35]
        iDest[0] <= _T_6 @[src/main/scala/exercise2/Distributor.scala 170:14]
        iDest[1] <= _T_7 @[src/main/scala/exercise2/Distributor.scala 170:14]
        iDest[2] <= _T_8 @[src/main/scala/exercise2/Distributor.scala 170:14]
        iDest[3] <= _T_9 @[src/main/scala/exercise2/Distributor.scala 170:14]


