// Seed: 782219084
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input wire id_2,
    output supply0 id_3,
    input tri1 id_4
);
  module_2 modCall_1 ();
endmodule
module module_1 (
    output tri0  id_0,
    input  logic id_1,
    output logic id_2,
    input  wor   id_3
);
  assign id_0 = 1;
  always begin : LABEL_0
    `define pp_5 0
  end
  and primCall (id_2, id_3, id_1);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_0,
      id_3
  );
  assign modCall_1.type_0 = 0;
  final id_2 <= id_1;
  wire id_6;
endmodule
module module_2;
  assign module_0.type_3 = 0;
endmodule
module module_3 (
    id_1
);
  output wire id_1;
  module_2 modCall_1 ();
endmodule
