<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="description" content="Projects">
    <title>Projects</title>
    <link rel="stylesheet" href="stylesheet.css">
</head>
<body>
    <!-- Navigation Section -->
    <div class="section" id="navigation">
        <h1>Rohan Jain</h1>
        <nav>
            <a href="index.html" id="home-link">Home</a>
            <a href="projects.html" id="projects-link">Projects</a>
            <a href="https://github.com/rohanjain65" target="_blank" id="github-link">GitHub</a>
            <a href="https://www.linkedin.com/in/rohanjain121" target="_blank" id="linkedin-link">LinkedIn</a>
        </nav>  
    </div>

    <!-- Projects Section -->
    <div class="section" id="projects">
        <h2>My Projects</h2>
        <p>Here are some projects Iâ€™ve worked on:</p>
        <ul>
            <strong> <a href="https://github.com/e-turcotte/Project-RAVE" target="_blank" id="RAVEI-link">RAVE-I - x86 pipelined in-order processor</a></strong> 
                <li>
                    A processor designed in structural Verilog to implement a subset of the x86 ISA for the graduate course ECE382N.19 Microarchitecture.
                    We sought to implement aggressive performance features, such as gShare branch prediction with BTB, non-blocking banked L1 caches, TLBs for 
                    virtual memory, data forwarding and support for interrupts/exceptions.
                </li>
                <br>
            <li><strong>Project 2:</strong> Description of your second project.</li>
            <li><strong>Project 3:</strong> Description of your third project.</li>
        </ul>
    </div>
</body>
</html>
