model simul multiprocessor system mpsoc systemc abdelhakim alali ismail moham sadik hassan univers ecol national supérieur mécaniqu rtse team rout jadida casablanca morocco abstract current manufactur technolog allow integr complex multiprocessor system piec silicon mpsoc multiprocessor system chip manag grow complex system increas level abstract address system level design paper focus implement systemc languag tlm transact level model model mpsoc platform main contribut defin comprehens fast accur method design evalu perform mpsoc system studi mpsoc compos microblaz microprocessor memori timer vga interrupt handler exampl softwar paper novel contribut develop mpsoc caba tlm iss instruct set simul nativ simul time view second simul achiev time fidel higher speed caba simul precis keyword embed multiprocessor system tlm systemc iss nativ simul introduct literatur design time spent perform evalu addit iter design flow prohibit complex system achiev high perform mpsoc challeng solut link avail fast accur method design perform evalu model approach reduc time design valid time mpsoc transact level model model tlm system level systemc simul languag design rapid high level simul oppos detail hardwar model articl platform mpsoc multi microblaz model systemc compon soclib open sourc librari interoper model multi level systemc hardwar compon model simul multiprocessor platform compon xilinx platform studio librari microblaz processor bram block ram custom templat adopt strategi estim perform caba level iss nativ refer comparison caba level bit accur cycl main idea expos literatur better complementar choos time run fast simul imprecis simul increas accuraci cost longer simul object public develop rapid explor perform design mpsoc tool model offer better altern cost addit model effort latest effort accept contrast loss accuraci loss simul speed despit loss system evalu lack better altern rest paper organ overview work exist simul speedup techniqu tlm mpsoc provid describ context platform describ architectur multi microblaz system present simul platform implement caba iss nativ model describ applic run platform work lot research design explor perform evalu embed system conduct result research explor environ propos milan metropoli starsoc simsoc work present articl complementari environ compar tradit heterogen simul tool develop open sourc architectur allow run multipl type simul find best implement mpsoc systemc tlm term perform speed accuraci simul proposit tlm increas number project consid problem definit led multitud framework research factor common tlm present stack level communic comput aspect framework separ viaud propos ambiti time tlm base conserv parallel discret event theori high speedup simul factor measur speedup real applic model first approach appli hierarch distribut mpsoc design second open sourc kim boukhechem propos techniqu simul heterogen mpsoc platform time model pvt advantag pvt refin order add prioriti manag integr comput communic simul context platform major challeng design architectur system defin configur architectur fact design advanc precis idea final configur architectur reason virtual platform explor set configur choic choic take fundament properti perform evalu virtual platform hand accur second choos larg number configur virtual platform fast explor time design properti intim impact treat addit third fundament properti design choic function correct model configur model hardwar softwar compon configur consist behavior behavior physic compon chip correct model softwar compon guarante ensur softwar code run virtual platform will chip modif concern correct hardwar compon ensur verif approach scope paper architectur multiprocessor system base complet architectur basic architectur platform consist microblaz connect bram lmb bus processor connect opb bus block sram memori high level view architectur multi core microblaz illustr figur fig basic architectur multi microblaz simul environ sytemc complet design multi microblaz implement systemc model extern test softwar run host stimul control execut applic multiprocessor architectur share memori complet system architectur simul consist microblaz interrupt handler vga control timer gpio sram model system systemc master socket initi slave socket target interrupt input figur platform architectur systemc simul platform simul platform includ multi microblaz systemc model microblaz processor simul bram sram systemc compon multi microblaz system design work provid effici simul environ easi understand compon accur time specif key featur model describ processor model tlm approach behavior processor three major descript iss pvt nativ caba systemc implement rtl compon soclib second descript iss processor model specif instruct level simul iss instruct set simul instruct execut sequenti case refer micro architectur compon execut time instruct order estim execut time applic implement descript iss resort soclib modifi descript third descript processor perform applic task task execut machin simul level function processor disclos modul systemc sc_thread process processor consid activ compon compon timer vga memori apart passiv processor connect compon oper compon execut control thread processor transact complet processor send request stuck thread remain activ model bus memori receiv respons queri talk read write path request respons implement enabl complet simul acceler gain context switch requir schedul systemc implement model compon simultan memori model memori modul design passiv compon slave type currenc part instruct data transact includ method read write structur allow acceler simul method call execut direct thread initi connect memori compon environ target port connect direct bus modul share processor access time cycl time paramet compon descript estim perform bus architectur model soc design base hardwar block connect bus signal classifi group data address control link compani provid soc bus architectur design easili integr block singl silicon chip amba core connect corefram opb chip peripher bus silicon backplan network wishbon architectur platform design opb bus opb bus architectur develop ibm simpl defin bus support featur depend desir bus oper multipl master singl cycl read write block transfer cycl systemat perform set singl read cycl set singl write cycl opb connect xilinx microblaz processor opb support block interconnect method bit address bus bit bit data bus implement fulli synchron support bit bit bit bit slave support bit bit master singl cycl transfer data opb bus master opb slave cycl fix bus timeout provid opb arbit work opb bus master prioriti fix prioriti set hardwar simpl arbit system design assign relat prioriti opb master devic attach arbit simplest arbitr procedur cost model implement tabl describ address space compon tabl address space compon start address size bram memori sram memori gpio interrupt control timer vga control vga model display control resolut column row refresh rate hertz type simul propos justif studi perform mpsoc system identifi detail micro architectur level caba communic treatment deploy softwar architectur mpsoc evalu perform system allow extract appropri solut level abstract accur assess perform time consum simul caba platform model implement systemc refer memori access communic raw signal model includ mpsoc simul explor architectur methodolog estim perform meet criterion flexibl adapt architectur iss simul simul run instruct execut decod bit stream instruct receiv processor design oper load program manag intern memori case extern access processor transact simul includ access memori access access nearbi devic simul independ compon timer vga interrupt handler simul applic execut iss softwar parallel rest systemc simul hardwar platform model processor cpu systemc simul encapsul cpu simul iss memori access request data instruct function call iss function call transform transact tlm model assess traffic tlm model nativ simul simul model calcul execut processor outward communic purpos embed simul nativ code compil processor comput simul host write oper read outward redirect simul instruct decod iss simul faster project implement nativ simul total redirect requir compil embed processor stimul softwar memori address program architectur simul propos implement methodolog consid issu time synchron processor dynam content bus specif communic protocol refin requir thorough studi function deriv precis execut time refin function mpsoc simul idea describ tempor granular communic separ time model aspect kind estim perform level return evalu perform part calcul communic time case assess time task simul microblaz processor iss level time identifi number type instruct execut relev activ processor compon turnaround instruct microblaz processor estim technic document provid exampl thread implement implement function calcul processor describ level void microblazeiss step void idecod m_ir ins_opcod ins_rd ins_ra ins_rb ins_imm switch ins_opcod case op_add next_pc r_npc wait add_delay sc_core sc_ns break case op_lw load read_word addr next_pc r_npc wait transaction_delay sc_core sc_ns break case op_sb store write_byt addr data next_pc r_npc wait transaction_delay sc_core sc_ns break fig calcul processor instruct execut time microblaz processor estim technic document paper identifi step need softwar instruct level processor read phase instruct instruct memori initi request ins_ask ins_addr ins_addr paramet specifi address instruct ins_ask repres state applic variabl second step decod instruct identifi type oper idecod function m_ir ins_opcod ins_rd ins_ra ins_rb ins_imm step read operand memori tlm tlm_response_status stat ins_addr localbuf final phase involv execut current instruct updat processor regist program counter softwar integr applic test platform game life adder integ game life univers game life infinit dimension orthogon grid squar cell state aliv dead cell interact neighbor cell horizont vertic diagon adjac adder choic function simpli test function processor discuss experi conduct applic configur mpsoc system evalu caba level iss nativ model time integr specif opb time event specif microblaz protocol calcul speedup simul implement function calcul start time simul time start time speed formula precis formula bit pvt iss nativ tabl simul caba iss nativ input simul type speed precis adder iss nativ simul caba game life iss nativ simul caba experiment adopt systemc develop languag tlm model approach high level abstract design reduc time design valid allow develop model addit simul higher level abstract iss iss communic cost iss model wrapper systemc precis iss approach minimum error accuraci test configur good acceler factor nativ model fast term simul speed precis error indic model function simul larg soc base risc processor precis error minim configur test good acceler factor model time prioriti integr event base prioriti manag processor transact prioriti level simul minim error estim compar level iss level slow simul precis analysi trace produc systemc simul simul time execut function bus simul time calcul reflect choic treat case notic natur softwar run platform impact perform differ level platform choos accept level reduc develop effort compar caba level conclus paper describ system transact level iss nativ case implement approach sens estim perform term acceler simul time precis simul system mpsoc materi compon design implement three level accur predict execut time environ enrich level time pattern estim error accuraci system descript futur work plan develop model platform refer benini mparm explor multi processor soc design space systemc springer vlsi signal process ghenassia tlm systemc concept applic embed system nov springer systemc homepag http http trac dev wiki compon atitallah niar greiner meftali dekeys estim energi consumpt mpsoc architectur explor arc frankfurt germani mohanti prasanna neema davi rapid design space explor heterogen embed system symbol search multi granular simul confer languag compil tool embed system berlin germani balarin watanab hsieh lavagno passeron sangiovanni vincentelli metropoli integr electron system design environ ieee comput apr boukhechem bourennan tlm platform base systemc starsoc design space explor nasa esa confer noordwijk gajski languag methodolog kluwer groetker system design systemc kluwer donlin transact level flow model code isss stockholm sweden cai transact level model overview code isss york usa benini systemc cosimul emul multiprocessor soc design ieee comput april fummi nativ iss systemc integr cosimul multi processor soc pari franc viaud pecheux greiner effici tlm model simul environ base parallel discret event principl munich germani kim trace driven cosimul virtual synchron techniqu design autom confer anaheim california helmstett joloboff simsoc systemc tlm integr iss full system simul apcca macao china gerin hamayun pétrot nativ mpsoc simul environ softwar perform estim code isss york usa microblaz processor refer guid februari http wiki conway chip peripher bus architectur specif 