# Ripple-Carry-Adder-Design-and-Verification
This project verifies a Ripple Carry Adder design using System Verilog and UVM methodology. It includes the design, testbench, and verification environment to validate the adderâ€™s functionality through constrained random stimulus.
