
*** Running vivado
    with args -log lab0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lab0.tcl -notrace


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Sep  9 17:40:07 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source lab0.tcl -notrace
Command: link_design -top lab0 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1651.039 ; gain = 0.000 ; free physical = 18926 ; free virtual = 33187
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/student/karanovl/csci355/vivado/Lab0_y_equals_a/Lab0_y_equals_a.srcs/constrs_1/new/lab0_constraints.xdc]
Finished Parsing XDC File [/home/student/karanovl/csci355/vivado/Lab0_y_equals_a/Lab0_y_equals_a.srcs/constrs_1/new/lab0_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1756.836 ; gain = 0.000 ; free physical = 18847 ; free virtual = 33108
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1800.492 ; gain = 15.809 ; free physical = 18812 ; free virtual = 33072

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a1e6557f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2224.383 ; gain = 423.891 ; free physical = 18393 ; free virtual = 32653

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1a1e6557f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2588.219 ; gain = 0.000 ; free physical = 18033 ; free virtual = 32292

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1a1e6557f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2588.219 ; gain = 0.000 ; free physical = 18033 ; free virtual = 32292
Phase 1 Initialization | Checksum: 1a1e6557f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2588.219 ; gain = 0.000 ; free physical = 18033 ; free virtual = 32292

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1a1e6557f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2588.219 ; gain = 0.000 ; free physical = 18033 ; free virtual = 32292

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1a1e6557f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2588.219 ; gain = 0.000 ; free physical = 18029 ; free virtual = 32288
Phase 2 Timer Update And Timing Data Collection | Checksum: 1a1e6557f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2588.219 ; gain = 0.000 ; free physical = 18029 ; free virtual = 32288

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1a1e6557f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2588.219 ; gain = 0.000 ; free physical = 18029 ; free virtual = 32288
Retarget | Checksum: 1a1e6557f
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1a1e6557f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2588.219 ; gain = 0.000 ; free physical = 18029 ; free virtual = 32288
Constant propagation | Checksum: 1a1e6557f
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2588.219 ; gain = 0.000 ; free physical = 18029 ; free virtual = 32288
Phase 5 Sweep | Checksum: 1a1e6557f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2588.219 ; gain = 0.000 ; free physical = 18029 ; free virtual = 32288
Sweep | Checksum: 1a1e6557f
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1a1e6557f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2620.234 ; gain = 32.016 ; free physical = 18029 ; free virtual = 32288
BUFG optimization | Checksum: 1a1e6557f
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1a1e6557f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2620.234 ; gain = 32.016 ; free physical = 18029 ; free virtual = 32288
Shift Register Optimization | Checksum: 1a1e6557f
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1a1e6557f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2620.234 ; gain = 32.016 ; free physical = 18029 ; free virtual = 32288
Post Processing Netlist | Checksum: 1a1e6557f
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1a1e6557f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2620.234 ; gain = 32.016 ; free physical = 18029 ; free virtual = 32288

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.234 ; gain = 0.000 ; free physical = 18029 ; free virtual = 32288
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1a1e6557f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2620.234 ; gain = 32.016 ; free physical = 18029 ; free virtual = 32288
Phase 9 Finalization | Checksum: 1a1e6557f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2620.234 ; gain = 32.016 ; free physical = 18029 ; free virtual = 32288
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1a1e6557f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2620.234 ; gain = 32.016 ; free physical = 18029 ; free virtual = 32288

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a1e6557f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.234 ; gain = 0.000 ; free physical = 18029 ; free virtual = 32288

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a1e6557f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.234 ; gain = 0.000 ; free physical = 18029 ; free virtual = 32288

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.234 ; gain = 0.000 ; free physical = 18029 ; free virtual = 32288
Ending Netlist Obfuscation Task | Checksum: 1a1e6557f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.234 ; gain = 0.000 ; free physical = 18029 ; free virtual = 32288
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2620.234 ; gain = 835.551 ; free physical = 18029 ; free virtual = 32288
INFO: [Vivado 12-24828] Executing command : report_drc -file lab0_drc_opted.rpt -pb lab0_drc_opted.pb -rpx lab0_drc_opted.rpx
Command: report_drc -file lab0_drc_opted.rpt -pb lab0_drc_opted.pb -rpx lab0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx-2025-1/2025.1/Vivado/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/karanovl/csci355/vivado/Lab0_y_equals_a/Lab0_y_equals_a.runs/impl_1/lab0_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2646.984 ; gain = 0.000 ; free physical = 17997 ; free virtual = 32256
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.984 ; gain = 0.000 ; free physical = 17997 ; free virtual = 32256
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.984 ; gain = 0.000 ; free physical = 17997 ; free virtual = 32256
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2646.984 ; gain = 0.000 ; free physical = 17995 ; free virtual = 32254
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.984 ; gain = 0.000 ; free physical = 17994 ; free virtual = 32254
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.984 ; gain = 0.000 ; free physical = 17994 ; free virtual = 32254
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2646.984 ; gain = 0.000 ; free physical = 17994 ; free virtual = 32254
INFO: [Common 17-1381] The checkpoint '/home/student/karanovl/csci355/vivado/Lab0_y_equals_a/Lab0_y_equals_a.runs/impl_1/lab0_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.953 ; gain = 0.000 ; free physical = 17983 ; free virtual = 32242
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f2234509

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.953 ; gain = 0.000 ; free physical = 17983 ; free virtual = 32242
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.953 ; gain = 0.000 ; free physical = 17983 ; free virtual = 32242

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f2234509

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2705.980 ; gain = 56.027 ; free physical = 17983 ; free virtual = 32242

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1301b1061

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2705.980 ; gain = 56.027 ; free physical = 17983 ; free virtual = 32243

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1301b1061

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2705.980 ; gain = 56.027 ; free physical = 17983 ; free virtual = 32243
Phase 1 Placer Initialization | Checksum: 1301b1061

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2705.980 ; gain = 56.027 ; free physical = 17983 ; free virtual = 32243

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.980 ; gain = 0.000 ; free physical = 17983 ; free virtual = 32243

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2705.980 ; gain = 56.027 ; free physical = 17983 ; free virtual = 32243
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: f2234509

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2705.980 ; gain = 56.027 ; free physical = 17983 ; free virtual = 32243
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file lab0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2705.980 ; gain = 0.000 ; free physical = 17983 ; free virtual = 32243
INFO: [Vivado 12-24828] Executing command : report_utilization -file lab0_utilization_placed.rpt -pb lab0_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file lab0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2705.980 ; gain = 0.000 ; free physical = 17975 ; free virtual = 32235
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.980 ; gain = 0.000 ; free physical = 17975 ; free virtual = 32235
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.980 ; gain = 0.000 ; free physical = 17975 ; free virtual = 32235
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.980 ; gain = 0.000 ; free physical = 17975 ; free virtual = 32235
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2705.980 ; gain = 0.000 ; free physical = 17975 ; free virtual = 32234
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.980 ; gain = 0.000 ; free physical = 17975 ; free virtual = 32234
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.980 ; gain = 0.000 ; free physical = 17974 ; free virtual = 32234
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2705.980 ; gain = 0.000 ; free physical = 17974 ; free virtual = 32234
INFO: [Common 17-1381] The checkpoint '/home/student/karanovl/csci355/vivado/Lab0_y_equals_a/Lab0_y_equals_a.runs/impl_1/lab0_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.980 ; gain = 0.000 ; free physical = 17976 ; free virtual = 32236
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2705.980 ; gain = 0.000 ; free physical = 17976 ; free virtual = 32236
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.980 ; gain = 0.000 ; free physical = 17976 ; free virtual = 32236
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.980 ; gain = 0.000 ; free physical = 17976 ; free virtual = 32236
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2705.980 ; gain = 0.000 ; free physical = 17976 ; free virtual = 32236
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.980 ; gain = 0.000 ; free physical = 17976 ; free virtual = 32236
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.980 ; gain = 0.000 ; free physical = 17976 ; free virtual = 32237
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2705.980 ; gain = 0.000 ; free physical = 17976 ; free virtual = 32236
INFO: [Common 17-1381] The checkpoint '/home/student/karanovl/csci355/vivado/Lab0_y_equals_a/Lab0_y_equals_a.runs/impl_1/lab0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e30d572 ConstDB: 0 ShapeSum: 33711340 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 351ba4c0 | NumContArr: fd99ee14 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2b807880e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2727.918 ; gain = 21.938 ; free physical = 17896 ; free virtual = 32156

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2b807880e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2758.918 ; gain = 52.938 ; free physical = 17865 ; free virtual = 32125

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2b807880e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2758.918 ; gain = 52.938 ; free physical = 17865 ; free virtual = 32125

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2b807880e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2775.918 ; gain = 69.938 ; free physical = 17846 ; free virtual = 32106

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2b807880e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2775.918 ; gain = 69.938 ; free physical = 17846 ; free virtual = 32106

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
 Number of Nodes with overlaps = 0
Phase 4.1 Initial Net Routing Pass | Checksum: 1b6adae25

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2775.918 ; gain = 69.938 ; free physical = 17846 ; free virtual = 32106
Phase 4 Initial Routing | Checksum: 1b6adae25

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2775.918 ; gain = 69.938 ; free physical = 17846 ; free virtual = 32106

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
Phase 5.1 Global Iteration 0 | Checksum: 1b6adae25

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2775.918 ; gain = 69.938 ; free physical = 17846 ; free virtual = 32106
Phase 5 Rip-up And Reroute | Checksum: 1b6adae25

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2775.918 ; gain = 69.938 ; free physical = 17846 ; free virtual = 32106

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 1b6adae25

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2775.918 ; gain = 69.938 ; free physical = 17846 ; free virtual = 32106

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 1b6adae25

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2775.918 ; gain = 69.938 ; free physical = 17846 ; free virtual = 32106
Phase 7 Post Hold Fix | Checksum: 1b6adae25

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2775.918 ; gain = 69.938 ; free physical = 17846 ; free virtual = 32106

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000637806 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 0%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1b6adae25

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2775.918 ; gain = 69.938 ; free physical = 17846 ; free virtual = 32106

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1b6adae25

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2775.918 ; gain = 69.938 ; free physical = 17845 ; free virtual = 32106

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1b6adae25

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2775.918 ; gain = 69.938 ; free physical = 17845 ; free virtual = 32105

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1b6adae25

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2775.918 ; gain = 69.938 ; free physical = 17845 ; free virtual = 32105
Total Elapsed time in route_design: 8.01 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 116e68cdd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2775.918 ; gain = 69.938 ; free physical = 17845 ; free virtual = 32105
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 116e68cdd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2775.918 ; gain = 69.938 ; free physical = 17845 ; free virtual = 32105

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2775.918 ; gain = 69.938 ; free physical = 17845 ; free virtual = 32105
INFO: [Vivado 12-24828] Executing command : report_drc -file lab0_drc_routed.rpt -pb lab0_drc_routed.pb -rpx lab0_drc_routed.rpx
Command: report_drc -file lab0_drc_routed.rpt -pb lab0_drc_routed.pb -rpx lab0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/karanovl/csci355/vivado/Lab0_y_equals_a/Lab0_y_equals_a.runs/impl_1/lab0_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file lab0_methodology_drc_routed.rpt -pb lab0_methodology_drc_routed.pb -rpx lab0_methodology_drc_routed.rpx
Command: report_methodology -file lab0_methodology_drc_routed.rpt -pb lab0_methodology_drc_routed.pb -rpx lab0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/student/karanovl/csci355/vivado/Lab0_y_equals_a/Lab0_y_equals_a.runs/impl_1/lab0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file lab0_timing_summary_routed.rpt -pb lab0_timing_summary_routed.pb -rpx lab0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file lab0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file lab0_route_status.rpt -pb lab0_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file lab0_bus_skew_routed.rpt -pb lab0_bus_skew_routed.pb -rpx lab0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file lab0_power_routed.rpt -pb lab0_power_summary_routed.pb -rpx lab0_power_routed.rpx
Command: report_power -file lab0_power_routed.rpt -pb lab0_power_summary_routed.pb -rpx lab0_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file lab0_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2897.160 ; gain = 0.000 ; free physical = 17812 ; free virtual = 32073
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.160 ; gain = 0.000 ; free physical = 17812 ; free virtual = 32073
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.160 ; gain = 0.000 ; free physical = 17812 ; free virtual = 32073
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2897.160 ; gain = 0.000 ; free physical = 17812 ; free virtual = 32073
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.160 ; gain = 0.000 ; free physical = 17812 ; free virtual = 32073
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.160 ; gain = 0.000 ; free physical = 17811 ; free virtual = 32072
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2897.160 ; gain = 0.000 ; free physical = 17811 ; free virtual = 32072
INFO: [Common 17-1381] The checkpoint '/home/student/karanovl/csci355/vivado/Lab0_y_equals_a/Lab0_y_equals_a.runs/impl_1/lab0_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Sep  9 17:40:29 2025...

*** Running vivado
    with args -log lab0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lab0.tcl -notrace


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Sep  9 17:40:37 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source lab0.tcl -notrace
Command: open_checkpoint lab0_routed.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1652.012 ; gain = 0.000 ; free physical = 17187 ; free virtual = 31448
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1719.762 ; gain = 0.000 ; free physical = 17110 ; free virtual = 31371
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2202.504 ; gain = 0.000 ; free physical = 16649 ; free virtual = 30910
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2202.504 ; gain = 0.000 ; free physical = 16649 ; free virtual = 30910
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2202.504 ; gain = 0.000 ; free physical = 16649 ; free virtual = 30910
Read PulsedLatchDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2202.504 ; gain = 0.000 ; free physical = 16649 ; free virtual = 30910
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2202.504 ; gain = 0.000 ; free physical = 16649 ; free virtual = 30910
Read Physdb Files: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2202.504 ; gain = 0.000 ; free physical = 16649 ; free virtual = 30910
Restored from archive | CPU: 0.040000 secs | Memory: 1.101028 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2202.504 ; gain = 0.000 ; free physical = 16649 ; free virtual = 30910
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2202.504 ; gain = 0.000 ; free physical = 16652 ; free virtual = 30913
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2025.1 (64-bit) build 6140274
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2202.539 ; gain = 772.730 ; free physical = 16652 ; free virtual = 30913
Command: write_bitstream -force lab0.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx-2025-1/2025.1/Vivado/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab0.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 2617.730 ; gain = 415.191 ; free physical = 17968 ; free virtual = 32230
INFO: [Common 17-206] Exiting Vivado at Tue Sep  9 17:41:09 2025...
