<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/hardware/pounder/dds_output.rs`."><title>dds_output.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../../static.files/rustdoc-aa0817cf.css"><meta name="rustdoc-vars" data-root-path="../../../../" data-static-root-path="../../../../static.files/" data-current-crate="stabilizer" data-themes="" data-resource-suffix="" data-rustdoc-version="1.90.0 (1159e78c4 2025-09-14)" data-channel="1.90.0" data-search-js="search-fa3e91e5.js" data-settings-js="settings-5514c975.js" ><script src="../../../../static.files/storage-68b7e25d.js"></script><script defer src="../../../../static.files/src-script-813739b1.js"></script><script defer src="../../../../src-files.js"></script><script defer src="../../../../static.files/main-eebb9057.js"></script><noscript><link rel="stylesheet" href="../../../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">stabilizer/hardware/pounder/</div>dds_output.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! The DdsOutput is used as an output stream to the pounder DDS.
<a href=#2 id=2 data-nosnippet>2</a>//!
<a href=#3 id=3 data-nosnippet>3</a>//! # Design
<a href=#4 id=4 data-nosnippet>4</a>//!
<a href=#5 id=5 data-nosnippet>5</a>//! The DDS stream interface is a means of quickly updating pounder DDS (direct digital synthesis)
<a href=#6 id=6 data-nosnippet>6</a>//! outputs of the AD9959 DDS chip. The DDS communicates via a quad-SPI interface and a single
<a href=#7 id=7 data-nosnippet>7</a>//! IO-update output pin.
<a href=#8 id=8 data-nosnippet>8</a>//!
<a href=#9 id=9 data-nosnippet>9</a>//! In order to update the DDS interface, the frequency tuning word, amplitude control word, and
<a href=#10 id=10 data-nosnippet>10</a>//! the phase offset word for a channel can be modified to change the frequency, amplitude, or
<a href=#11 id=11 data-nosnippet>11</a>//! phase on any of the 4 available output channels. Changes do not propagate to DDS outputs until
<a href=#12 id=12 data-nosnippet>12</a>//! the IO-update pin is toggled high to activate the new configurations. This allows multiple
<a href=#13 id=13 data-nosnippet>13</a>//! channels or parameters to be updated and then effects can take place simultaneously.
<a href=#14 id=14 data-nosnippet>14</a>//!
<a href=#15 id=15 data-nosnippet>15</a>//! In this implementation, the phase, frequency, or amplitude can be updated for any single
<a href=#16 id=16 data-nosnippet>16</a>//! collection of outputs simultaneously. This is done by serializing the register writes to the
<a href=#17 id=17 data-nosnippet>17</a>//! DDS into a single buffer of data and then writing the data over QSPI to the DDS.
<a href=#18 id=18 data-nosnippet>18</a>//!
<a href=#19 id=19 data-nosnippet>19</a>//! In order to minimize software overhead, data is written directly into the QSPI output FIFO. In
<a href=#20 id=20 data-nosnippet>20</a>//! order to accomplish this most efficiently, serialized data is written as 32-bit words to
<a href=#21 id=21 data-nosnippet>21</a>//! minimize the number of bus cycles necessary to write to the peripheral FIFO. A consequence of
<a href=#22 id=22 data-nosnippet>22</a>//! this is that additional unneeded register writes may be appended to align a transfer to 32-bit
<a href=#23 id=23 data-nosnippet>23</a>//! word sizes.
<a href=#24 id=24 data-nosnippet>24</a>//!
<a href=#25 id=25 data-nosnippet>25</a>//! In order to pulse the IO-update signal, the high-resolution timer output is used. The timer is
<a href=#26 id=26 data-nosnippet>26</a>//! configured to assert the IO-update signal after a predefined delay and then de-assert the
<a href=#27 id=27 data-nosnippet>27</a>//! signal after a predefined assertion duration. This allows for the actual QSPI transfer and
<a href=#28 id=28 data-nosnippet>28</a>//! IO-update toggle to be completed asynchronously to the rest of software processing - that is,
<a href=#29 id=29 data-nosnippet>29</a>//! software can schedule the DDS updates and then continue data processing. DDS updates then take
<a href=#30 id=30 data-nosnippet>30</a>//! place in the future when the IO-update is toggled by hardware.
<a href=#31 id=31 data-nosnippet>31</a>//!
<a href=#32 id=32 data-nosnippet>32</a>//!
<a href=#33 id=33 data-nosnippet>33</a>//! # Limitations
<a href=#34 id=34 data-nosnippet>34</a>//!
<a href=#35 id=35 data-nosnippet>35</a>//! The QSPI output FIFO is used as an intermediate buffer for holding pending QSPI writes. Because
<a href=#36 id=36 data-nosnippet>36</a>//! of this, the implementation only supports up to 16 serialized bytes (the QSPI FIFO is 8 32-bit
<a href=#37 id=37 data-nosnippet>37</a>//! words, or 32 bytes, wide) in a single update.
<a href=#38 id=38 data-nosnippet>38</a>//!
<a href=#39 id=39 data-nosnippet>39</a>//! There is currently no synchronization between completion of the QSPI data write and the
<a href=#40 id=40 data-nosnippet>40</a>//! IO-update signal. It is currently assumed that the QSPI transfer will always complete within a
<a href=#41 id=41 data-nosnippet>41</a>//! predefined delay (the pre-programmed IO-update timer delay).
<a href=#42 id=42 data-nosnippet>42</a>//!
<a href=#43 id=43 data-nosnippet>43</a>//!
<a href=#44 id=44 data-nosnippet>44</a>//! # Future Improvement
<a href=#45 id=45 data-nosnippet>45</a>//!
<a href=#46 id=46 data-nosnippet>46</a>//! In the future, it would be possible to utilize a DMA transfer to complete the QSPI transfer.
<a href=#47 id=47 data-nosnippet>47</a>//! Once the QSPI transfer completed, this could trigger the IO-update timer to start to
<a href=#48 id=48 data-nosnippet>48</a>//! asynchronously complete IO-update automatically. This would allow for arbitrary profile sizes
<a href=#49 id=49 data-nosnippet>49</a>//! and ensure that IO-update was in-sync with the QSPI transfer.
<a href=#50 id=50 data-nosnippet>50</a>//!
<a href=#51 id=51 data-nosnippet>51</a>//! Currently, serialization is performed on each processing cycle. If there is a
<a href=#52 id=52 data-nosnippet>52</a>//! compile-time-known register update sequence needed for the application, the serialization
<a href=#53 id=53 data-nosnippet>53</a>//! process can be done once and then register values can be written into a pre-computed serialized
<a href=#54 id=54 data-nosnippet>54</a>//! buffer to avoid the software overhead of much of the serialization process.
<a href=#55 id=55 data-nosnippet>55</a></span><span class="kw">use </span>log::warn;
<a href=#56 id=56 data-nosnippet>56</a>
<a href=#57 id=57 data-nosnippet>57</a><span class="kw">use super</span>::{QspiInterface, hal, hrtimer::HighResTimerE};
<a href=#58 id=58 data-nosnippet>58</a><span class="kw">use </span>ad9959::{Mode, ProfileSerializer};
<a href=#59 id=59 data-nosnippet>59</a>
<a href=#60 id=60 data-nosnippet>60</a><span class="doccomment">/// The DDS profile update stream.
<a href=#61 id=61 data-nosnippet>61</a></span><span class="kw">pub struct </span>DdsOutput {
<a href=#62 id=62 data-nosnippet>62</a>    _qspi: QspiInterface,
<a href=#63 id=63 data-nosnippet>63</a>    io_update_trigger: HighResTimerE,
<a href=#64 id=64 data-nosnippet>64</a>    mode: Mode,
<a href=#65 id=65 data-nosnippet>65</a>}
<a href=#66 id=66 data-nosnippet>66</a>
<a href=#67 id=67 data-nosnippet>67</a><span class="kw">impl </span>DdsOutput {
<a href=#68 id=68 data-nosnippet>68</a>    <span class="doccomment">/// Construct a new DDS output stream.
<a href=#69 id=69 data-nosnippet>69</a>    ///
<a href=#70 id=70 data-nosnippet>70</a>    /// # Note
<a href=#71 id=71 data-nosnippet>71</a>    /// It is assumed that the QSPI stream and the IO_Update trigger timer have been configured in a
<a href=#72 id=72 data-nosnippet>72</a>    /// way such that the profile has sufficient time to be written before the IO_Update signal is
<a href=#73 id=73 data-nosnippet>73</a>    /// generated.
<a href=#74 id=74 data-nosnippet>74</a>    ///
<a href=#75 id=75 data-nosnippet>75</a>    /// # Args
<a href=#76 id=76 data-nosnippet>76</a>    /// * `qspi` - The QSPI interface to the run the stream on.
<a href=#77 id=77 data-nosnippet>77</a>    /// * `io_update_trigger` - The HighResTimerE used to generate IO_Update pulses.
<a href=#78 id=78 data-nosnippet>78</a>    /// * `config` - The frozen DDS configuration.
<a href=#79 id=79 data-nosnippet>79</a>    </span><span class="kw">pub fn </span>new(
<a href=#80 id=80 data-nosnippet>80</a>        <span class="kw-2">mut </span>qspi: QspiInterface,
<a href=#81 id=81 data-nosnippet>81</a>        io_update_trigger: HighResTimerE,
<a href=#82 id=82 data-nosnippet>82</a>        mode: Mode,
<a href=#83 id=83 data-nosnippet>83</a>    ) -&gt; <span class="self">Self </span>{
<a href=#84 id=84 data-nosnippet>84</a>        qspi.start_stream().unwrap();
<a href=#85 id=85 data-nosnippet>85</a>        <span class="self">Self </span>{
<a href=#86 id=86 data-nosnippet>86</a>            mode,
<a href=#87 id=87 data-nosnippet>87</a>            _qspi: qspi,
<a href=#88 id=88 data-nosnippet>88</a>            io_update_trigger,
<a href=#89 id=89 data-nosnippet>89</a>        }
<a href=#90 id=90 data-nosnippet>90</a>    }
<a href=#91 id=91 data-nosnippet>91</a>
<a href=#92 id=92 data-nosnippet>92</a>    <span class="doccomment">/// Get a builder for serializing a Pounder DDS profile.
<a href=#93 id=93 data-nosnippet>93</a>    </span><span class="kw">pub fn </span>builder(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; ProfileSerializer {
<a href=#94 id=94 data-nosnippet>94</a>        ProfileSerializer::new(<span class="self">self</span>.mode)
<a href=#95 id=95 data-nosnippet>95</a>    }
<a href=#96 id=96 data-nosnippet>96</a>
<a href=#97 id=97 data-nosnippet>97</a>    <span class="doccomment">/// Write a profile to the stream.
<a href=#98 id=98 data-nosnippet>98</a>    ///
<a href=#99 id=99 data-nosnippet>99</a>    /// # Note:
<a href=#100 id=100 data-nosnippet>100</a>    /// If a profile of more than 8 words is provided, the QSPI interface will likely
<a href=#101 id=101 data-nosnippet>101</a>    /// stall execution. If there are still bytes pending in the FIFO, the write will certainly
<a href=#102 id=102 data-nosnippet>102</a>    /// stall.
<a href=#103 id=103 data-nosnippet>103</a>    ///
<a href=#104 id=104 data-nosnippet>104</a>    /// # Args
<a href=#105 id=105 data-nosnippet>105</a>    /// * `profile` - The serialized DDS profile to write.
<a href=#106 id=106 data-nosnippet>106</a>    </span><span class="attr">#[inline]
<a href=#107 id=107 data-nosnippet>107</a>    </span><span class="kw">pub fn </span>write(<span class="kw-2">&amp;mut </span><span class="self">self</span>, <span class="kw-2">mut </span>profile: ProfileSerializer) {
<a href=#108 id=108 data-nosnippet>108</a>        <span class="comment">// Note(unsafe): We own the QSPI interface, so it is safe to access the registers in a raw
<a href=#109 id=109 data-nosnippet>109</a>        // fashion.
<a href=#110 id=110 data-nosnippet>110</a>        </span><span class="kw">let </span>regs = <span class="kw">unsafe </span>{ <span class="kw-2">&amp;*</span>hal::stm32::QUADSPI::ptr() };
<a href=#111 id=111 data-nosnippet>111</a>
<a href=#112 id=112 data-nosnippet>112</a>        <span class="comment">// Warn if the fifo is still at least half full.
<a href=#113 id=113 data-nosnippet>113</a>        </span><span class="kw">if </span>regs.sr.read().flevel().bits() &gt;= <span class="number">16 </span>{
<a href=#114 id=114 data-nosnippet>114</a>            <span class="macro">warn!</span>(<span class="string">"QSPI stalling"</span>)
<a href=#115 id=115 data-nosnippet>115</a>        }
<a href=#116 id=116 data-nosnippet>116</a>
<a href=#117 id=117 data-nosnippet>117</a>        <span class="kw">for </span>word <span class="kw">in </span>profile.finalize().iter() {
<a href=#118 id=118 data-nosnippet>118</a>            <span class="comment">// Note(unsafe): any bit pattern is valid for a TX FIFO write.
<a href=#119 id=119 data-nosnippet>119</a>            </span>regs.dr.write(|w| <span class="kw">unsafe </span>{ w.bits(<span class="kw-2">*</span>word) });
<a href=#120 id=120 data-nosnippet>120</a>        }
<a href=#121 id=121 data-nosnippet>121</a>
<a href=#122 id=122 data-nosnippet>122</a>        <span class="comment">// Trigger the IO_update signal generating timer to asynchronous create the IO_Update pulse.
<a href=#123 id=123 data-nosnippet>123</a>        </span><span class="self">self</span>.io_update_trigger.trigger();
<a href=#124 id=124 data-nosnippet>124</a>    }
<a href=#125 id=125 data-nosnippet>125</a>}</code></pre></div></section></main></body></html>