Running in Lattice mode


Starting:    C:\lscc\iCEcube2.2017.08\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\iCEcube2.2017.08\synpbase
Hostname:    DESKTOP-CU3O88I
Date:        Sun Jun 24 00:15:29 2018
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch Blink_Leds_Reset_syn.prj
ProductType: synplify_pro





log file: "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.srr"
Running: Blink_Leds_Reset_Implmnt in foreground

Running Blink_Leds_Reset_syn|Blink_Leds_Reset_Implmnt

Running: compile (Compile) on Blink_Leds_Reset_syn|Blink_Leds_Reset_Implmnt
# Sun Jun 24 00:15:29 2018

Running: compile_flow (Compile Process) on Blink_Leds_Reset_syn|Blink_Leds_Reset_Implmnt
# Sun Jun 24 00:15:29 2018

Running: compiler (Compile Input) on Blink_Leds_Reset_syn|Blink_Leds_Reset_Implmnt
# Sun Jun 24 00:15:29 2018
Copied C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_comp.srs to C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.srs

compiler completed
# Sun Jun 24 00:15:31 2018

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on Blink_Leds_Reset_syn|Blink_Leds_Reset_Implmnt
# Sun Jun 24 00:15:31 2018

multi_srs_gen completed
# Sun Jun 24 00:15:31 2018

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_mult.srs to C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.srs
Complete: Compile Process on Blink_Leds_Reset_syn|Blink_Leds_Reset_Implmnt

Running: premap (Pre-mapping) on Blink_Leds_Reset_syn|Blink_Leds_Reset_Implmnt
# Sun Jun 24 00:15:31 2018

premap completed with warnings
# Sun Jun 24 00:15:32 2018

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on Blink_Leds_Reset_syn|Blink_Leds_Reset_Implmnt

Running: map (Map) on Blink_Leds_Reset_syn|Blink_Leds_Reset_Implmnt
# Sun Jun 24 00:15:32 2018
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Blink_Leds_Reset_syn|Blink_Leds_Reset_Implmnt
# Sun Jun 24 00:15:32 2018
Copied C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_m.srm to C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.srm

fpga_mapper completed with warnings
# Sun Jun 24 00:15:34 2018

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on Blink_Leds_Reset_syn|Blink_Leds_Reset_Implmnt
Complete: Logic Synthesis on Blink_Leds_Reset_syn|Blink_Leds_Reset_Implmnt

exit status=0

exit status=0

