#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027ac3e4c430 .scope module, "radio_tb" "radio_tb" 2 3;
 .timescale -9 -12;
v0000027ac4142180_0 .var "Rx", 0 0;
v0000027ac4141dc0_0 .net "Tx", 0 0, v0000027ac40d8820_0;  1 drivers
v0000027ac41425e0_0 .net "busy", 0 0, L_0000027ac40f4a40;  1 drivers
v0000027ac4141e60_0 .var "clk", 0 0;
v0000027ac41424a0_0 .var "enable", 0 0;
v0000027ac4142540_0 .var "receive", 0 0;
v0000027ac4141b40_0 .net "rx_data", 7 0, v0000027ac4141910_0;  1 drivers
v0000027ac4141fa0_0 .var "send", 0 0;
v0000027ac41422c0_0 .var "tx_data", 7 0;
E_0000027ac40d58a0 .event anyedge, v0000027ac40d88c0_0;
S_0000027ac40ec320 .scope module, "uut" "radio" 2 16, 3 1 0, S_0000027ac3e4c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "send";
    .port_info 3 /OUTPUT 1 "busy";
    .port_info 4 /INPUT 1 "receive";
    .port_info 5 /INPUT 8 "tx_data";
    .port_info 6 /OUTPUT 8 "rx_data";
    .port_info 7 /OUTPUT 1 "Tx";
    .port_info 8 /INPUT 1 "Rx";
L_0000027ac40f4a40 .functor OR 1, v0000027ac4141c80_0, v0000027ac4141870_0, C4<0>, C4<0>;
v0000027ac40ec4b0_0 .net "Rx", 0 0, v0000027ac4142180_0;  1 drivers
v0000027ac40d8820_0 .var "Tx", 0 0;
v0000027ac40d88c0_0 .net "busy", 0 0, L_0000027ac40f4a40;  alias, 1 drivers
v0000027ac40d8960_0 .net "clk", 0 0, v0000027ac4141e60_0;  1 drivers
v0000027ac40ec550_0 .net "enable", 0 0, v0000027ac41424a0_0;  1 drivers
v0000027ac40ec5f0_0 .net "receive", 0 0, v0000027ac4142540_0;  1 drivers
v0000027ac40ec690_0 .var "rx_bit_cnt", 2 0;
v0000027ac4141870_0 .var "rx_busy", 0 0;
v0000027ac4141910_0 .var "rx_data", 7 0;
v0000027ac41419b0_0 .var "rx_shift_reg", 7 0;
v0000027ac4141a50_0 .net "send", 0 0, v0000027ac4141fa0_0;  1 drivers
v0000027ac4142400_0 .var "tx_bit_cnt", 2 0;
v0000027ac4141c80_0 .var "tx_busy", 0 0;
v0000027ac4141d20_0 .net "tx_data", 7 0, v0000027ac41422c0_0;  1 drivers
v0000027ac4141f00_0 .var "tx_shift_reg", 7 0;
E_0000027ac40d5320 .event posedge, v0000027ac40d8960_0;
    .scope S_0000027ac40ec320;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027ac4142400_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027ac4141f00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ac4141c80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027ac40ec690_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027ac41419b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ac4141870_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000027ac40ec320;
T_1 ;
    %wait E_0000027ac40d5320;
    %load/vec4 v0000027ac40ec550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ac40d8820_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027ac4142400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027ac4141f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ac4141c80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027ac40ec690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027ac41419b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ac4141870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027ac4141910_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027ac4141a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0000027ac4141c80_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000027ac4141d20_0;
    %assign/vec4 v0000027ac4141f00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027ac4142400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027ac4141c80_0, 0;
T_1.2 ;
    %load/vec4 v0000027ac4141c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v0000027ac4141f00_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000027ac40d8820_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000027ac4141f00_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027ac4141f00_0, 0;
    %load/vec4 v0000027ac4142400_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000027ac4142400_0, 0;
    %load/vec4 v0000027ac4142400_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ac4141c80_0, 0;
T_1.7 ;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ac40d8820_0, 0;
T_1.6 ;
    %load/vec4 v0000027ac40ec5f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.11, 9;
    %load/vec4 v0000027ac4141870_0;
    %nor/r;
    %and;
T_1.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027ac4141870_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027ac40ec690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027ac41419b0_0, 0;
T_1.9 ;
    %load/vec4 v0000027ac4141870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v0000027ac40ec4b0_0;
    %load/vec4 v0000027ac41419b0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027ac41419b0_0, 0;
    %load/vec4 v0000027ac40ec690_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000027ac40ec690_0, 0;
    %load/vec4 v0000027ac40ec690_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v0000027ac41419b0_0;
    %assign/vec4 v0000027ac4141910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ac4141870_0, 0;
T_1.14 ;
T_1.12 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027ac3e4c430;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ac4141e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ac41424a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ac4141fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ac4142540_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027ac41422c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ac4142180_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000027ac3e4c430;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0000027ac4141e60_0;
    %inv;
    %store/vec4 v0000027ac4141e60_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027ac3e4c430;
T_4 ;
    %vpi_call 2 33 "$dumpfile", "waveforms/radio_tb.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027ac3e4c430 {0 0 0};
    %vpi_call 2 35 "$monitor", "Time: %0t | clk: %b | enable: %b | send: %b | receive: %b | tx_data: %b | busy: %b | Tx: %b | Rx: %b | rx_data: %b", $time, v0000027ac4141e60_0, v0000027ac41424a0_0, v0000027ac4141fa0_0, v0000027ac4142540_0, v0000027ac41422c0_0, v0000027ac41425e0_0, v0000027ac4141dc0_0, v0000027ac4142180_0, v0000027ac4141b40_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ac41424a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027ac41424a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ac4141fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ac4142540_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000027ac41422c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ac4142180_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027ac4141fa0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ac4141fa0_0, 0, 1;
T_4.0 ;
    %load/vec4 v0000027ac41425e0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.1, 6;
    %wait E_0000027ac40d58a0;
    %jmp T_4.0;
T_4.1 ;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027ac4142540_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %vpi_func 2 64 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %store/vec4 v0000027ac4142180_0, 0, 1;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ac4142540_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 70 "$stop" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "radio_tb.v";
    "radio.v";
