#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Mar 27 16:16:11 2019
# Process ID: 1276
# Current directory: C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent56232 C:\Users\admin\Desktop\SDHW-CCU-FPGA-ZYNQ-I\SD_DA512_ZYNQ_FPGA.xpr
# Log file: C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/vivado.log
# Journal file: C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 907.406 ; gain = 190.867
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name AXI4_DEV_v1_0_project -directory C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.tmp/AXI4_DEV_v1_0_project c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/sd_da512_zynq_fpga.tmp/axi4_dev_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 956.805 ; gain = 41.430
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/sd_da512_zynq_fpga.tmp/axi4_dev_v1_0_project/AXI4_DEV_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wave_gen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/sd_da512_zynq_fpga.tmp/axi4_dev_v1_0_project/AXI4_DEV_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_wave_gen_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/zynqfpgaregdef.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/timescale.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/simulation.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/hardwarefpgadefine.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/wave_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.srcs/sources_1/tb_wave_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_wave_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/sd_da512_zynq_fpga.tmp/axi4_dev_v1_0_project/AXI4_DEV_v1_0_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/sd_da512_zynq_fpga.tmp/axi4_dev_v1_0_project/AXI4_DEV_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9adc5fbd375b4b4e8b3bfb216adf208b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_wave_gen_behav xil_defaultlib.tb_wave_gen xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port s_phs_90_n on this module [c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.srcs/sources_1/tb_wave_gen.v:65]
ERROR: [VRFC 10-426] cannot find port s_phs_90_p on this module [c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.srcs/sources_1/tb_wave_gen.v:64]
ERROR: [VRFC 10-426] cannot find port s_phs_0_n on this module [c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.srcs/sources_1/tb_wave_gen.v:63]
ERROR: [VRFC 10-426] cannot find port s_phs_0_p on this module [c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.srcs/sources_1/tb_wave_gen.v:62]
ERROR: [VRFC 10-426] cannot find port s_clk_cnt on this module [c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.srcs/sources_1/tb_wave_gen.v:61]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.tmp/axi4_dev_v1_0_project/AXI4_DEV_v1_0_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.tmp/axi4_dev_v1_0_project/AXI4_DEV_v1_0_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/sd_da512_zynq_fpga.tmp/axi4_dev_v1_0_project/AXI4_DEV_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wave_gen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/sd_da512_zynq_fpga.tmp/axi4_dev_v1_0_project/AXI4_DEV_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_wave_gen_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/zynqfpgaregdef.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/timescale.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/simulation.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/hardwarefpgadefine.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/wave_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_gen
WARNING: [VRFC 10-1315] redeclaration of ansi port s_clk_cnt is not allowed [c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/wave_gen.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port s_phs_0_p is not allowed [c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/wave_gen.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port s_phs_0_n is not allowed [c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/wave_gen.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port s_phs_90_p is not allowed [c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/wave_gen.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port s_phs_90_n is not allowed [c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/wave_gen.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.srcs/sources_1/tb_wave_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_wave_gen
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/sd_da512_zynq_fpga.tmp/axi4_dev_v1_0_project/AXI4_DEV_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9adc5fbd375b4b4e8b3bfb216adf208b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_wave_gen_behav xil_defaultlib.tb_wave_gen xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.wave_gen
Compiling module xil_defaultlib.tb_wave_gen
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_wave_gen_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/sd_da512_zynq_fpga.tmp/axi4_dev_v1_0_project/AXI4_DEV_v1_0_project.sim/sim_1/behav/xsim/xsim.dir/tb_wave_gen_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 55.820 ; gain = 1.191
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 27 16:18:26 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 984.137 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/sd_da512_zynq_fpga.tmp/axi4_dev_v1_0_project/AXI4_DEV_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_wave_gen_behav -key {Behavioral:sim_1:Functional:tb_wave_gen} -tclbatch {tb_wave_gen.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_wave_gen.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_wave_gen_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 984.137 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 995.668 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/sd_da512_zynq_fpga.tmp/axi4_dev_v1_0_project/AXI4_DEV_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wave_gen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/sd_da512_zynq_fpga.tmp/axi4_dev_v1_0_project/AXI4_DEV_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_wave_gen_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/zynqfpgaregdef.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/timescale.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/simulation.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/hardwarefpgadefine.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/wave_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_gen
WARNING: [VRFC 10-1315] redeclaration of ansi port s_clk_cnt is not allowed [c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/wave_gen.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port s_phs_0_p is not allowed [c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/wave_gen.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port s_phs_0_n is not allowed [c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/wave_gen.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port s_phs_90_p is not allowed [c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/wave_gen.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port s_phs_90_n is not allowed [c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/wave_gen.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.srcs/sources_1/tb_wave_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_wave_gen
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/sd_da512_zynq_fpga.tmp/axi4_dev_v1_0_project/AXI4_DEV_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9adc5fbd375b4b4e8b3bfb216adf208b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_wave_gen_behav xil_defaultlib.tb_wave_gen xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.wave_gen
Compiling module xil_defaultlib.tb_wave_gen
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_wave_gen_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/sd_da512_zynq_fpga.tmp/axi4_dev_v1_0_project/AXI4_DEV_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_wave_gen_behav -key {Behavioral:sim_1:Functional:tb_wave_gen} -tclbatch {tb_wave_gen.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_wave_gen.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_wave_gen_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 997.719 ; gain = 2.051
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/sd_da512_zynq_fpga.tmp/axi4_dev_v1_0_project/AXI4_DEV_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_wave_gen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/sd_da512_zynq_fpga.tmp/axi4_dev_v1_0_project/AXI4_DEV_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_wave_gen_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/zynqfpgaregdef.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/timescale.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/simulation.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/hardwarefpgadefine.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/wave_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_gen
WARNING: [VRFC 10-1315] redeclaration of ansi port s_clk_cnt is not allowed [c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/wave_gen.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port s_phs_0_p is not allowed [c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/wave_gen.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port s_phs_0_n is not allowed [c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/wave_gen.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port s_phs_90_p is not allowed [c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/wave_gen.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port s_phs_90_n is not allowed [c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/wave_gen.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/SD_DA512_ZYNQ_FPGA.srcs/sources_1/tb_wave_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_wave_gen
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/sd_da512_zynq_fpga.tmp/axi4_dev_v1_0_project/AXI4_DEV_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9adc5fbd375b4b4e8b3bfb216adf208b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_wave_gen_behav xil_defaultlib.tb_wave_gen xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.wave_gen
Compiling module xil_defaultlib.tb_wave_gen
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_wave_gen_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/sd_da512_zynq_fpga.tmp/axi4_dev_v1_0_project/AXI4_DEV_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_wave_gen_behav -key {Behavioral:sim_1:Functional:tb_wave_gen} -tclbatch {tb_wave_gen.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_wave_gen.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_wave_gen_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1006.164 ; gain = 2.953
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1 -jobs 6
[Wed Mar 27 16:29:00 2019] Launched synth_1...
Run output will be captured here: c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/sd_da512_zynq_fpga.tmp/axi4_dev_v1_0_project/AXI4_DEV_v1_0_project.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-5376] File 'c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/zynqfpgaregdef.vh' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
CRITICAL WARNING: [IP_Flow 19-5376] File 'c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/timescale.vh' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
CRITICAL WARNING: [IP_Flow 19-5376] File 'c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/simulation.vh' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
CRITICAL WARNING: [IP_Flow 19-5376] File 'c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/src/hardwarefpgadefine.vh' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5105] 'Used in' property of '../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/tb_wave_gen.v' differs between project and component. The property in the source project will override the one in the packaged component on merging or repackaging or opening the packaged IP.
set_property core_revision 148 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
ERROR: [Project 1-161] Failed to remove the directory 'c:/users/admin/desktop/sdhw-ccu-fpga-zynq-i/sd_da512_zynq_fpga.tmp/axi4_dev_v1_0_project/AXI4_DEV_v1_0_project.sim'. The directory might be in use by some other process.
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:AXI4_DEV:1.0 [get_ips  CPU_AXI4_DEV_0_1] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:AXI4_DEV:1.0 - AXI4_DEV_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <CPU> from BD file <C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/CPU.bd>
Upgrading 'C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/CPU.bd'
INFO: [IP_Flow 19-3422] Upgraded CPU_AXI4_DEV_0_1 (AXI4_DEV_v1.0 1.0) from revision 147 to revision 148
Wrote  : <C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/CPU.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1145.578 ; gain = 126.234
export_ip_user_files -of_objects [get_ips CPU_AXI4_DEV_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/CPU.bd]
Wrote  : <C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/CPU.bd> 
VHDL Output written to : C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/synth/CPU.v
VHDL Output written to : C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/sim/CPU.v
VHDL Output written to : C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI4_DEV_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for CPU_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/hw_handoff/CPU.hwh
Generated Block Design Tcl file C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/hw_handoff/CPU_bd.tcl
Generated Hardware Definition File C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/synth/CPU.hwdef
export_ip_user_files -of_objects [get_files C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/CPU.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/CPU.bd] -directory C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ip_user_files -ipstatic_source_dir C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.cache/compile_simlib/modelsim} {questa=C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.cache/compile_simlib/questa} {riviera=C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.cache/compile_simlib/riviera} {activehdl=C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_param general.MaxThreads 8
8
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Mar 27 16:32:44 2019] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.runs/synth_1/runme.log
[Wed Mar 27 16:32:45 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.runs/impl_1/runme.log
file copy -force C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.runs/impl_1/CPU_wrapper.sysdef C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.sdk/CPU_wrapper.hdf

launch_sdk -workspace C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.sdk -hwspec C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.sdk/CPU_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.sdk -hwspec C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.sdk/CPU_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.sdk -hwspec C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.sdk/CPU_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.sdk -hwspec C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.sdk/CPU_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 16:53:51 2019...
