<profile>

<section name = "Vivado HLS Report for 'Edge_Block_crit_ed'" level="0">
<item name = "Date">Tue Dec  4 09:50:21 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">Hough</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1761-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00, 4.520, 2.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">0, 0, 0, 0, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 2</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 180</column>
<column name="Register">-, -, 67, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_return_0">9, 2, 32, 64</column>
<column name="ap_return_1">9, 2, 32, 64</column>
<column name="dx0_cols_V_out_blk_n">9, 2, 1, 2</column>
<column name="dx0_rows_V_out_blk_n">9, 2, 1, 2</column>
<column name="dx1_cols_V_out_blk_n">9, 2, 1, 2</column>
<column name="dx1_rows_V_out_blk_n">9, 2, 1, 2</column>
<column name="dxy_cols_V_out_blk_n">9, 2, 1, 2</column>
<column name="dxy_rows_V_out_blk_n">9, 2, 1, 2</column>
<column name="dy0_cols_V_out_blk_n">9, 2, 1, 2</column>
<column name="dy0_rows_V_out_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="src_cols_V_blk_n">9, 2, 1, 2</column>
<column name="src_rows_V_blk_n">9, 2, 1, 2</column>
<column name="src_x_cols_V_out_blk_n">9, 2, 1, 2</column>
<column name="src_x_rows_V_out_blk_n">9, 2, 1, 2</column>
<column name="src_y_cols_V_out_blk_n">9, 2, 1, 2</column>
<column name="src_y_rows_V_out_blk_n">9, 2, 1, 2</column>
<column name="threshold_blk_n">9, 2, 1, 2</column>
<column name="threshold_out_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_return_0_preg">32, 0, 32, 0</column>
<column name="ap_return_1_preg">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Edge_Block_._crit_ed, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Edge_Block_._crit_ed, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Edge_Block_._crit_ed, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Edge_Block_._crit_ed, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Edge_Block_._crit_ed, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Edge_Block_._crit_ed, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Edge_Block_._crit_ed, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Edge_Block_._crit_ed, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Edge_Block_._crit_ed, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Edge_Block_._crit_ed, return value</column>
<column name="ap_return_0">out, 32, ap_ctrl_hs, Edge_Block_._crit_ed, return value</column>
<column name="ap_return_1">out, 32, ap_ctrl_hs, Edge_Block_._crit_ed, return value</column>
<column name="src_rows_V_dout">in, 32, ap_fifo, src_rows_V, pointer</column>
<column name="src_rows_V_empty_n">in, 1, ap_fifo, src_rows_V, pointer</column>
<column name="src_rows_V_read">out, 1, ap_fifo, src_rows_V, pointer</column>
<column name="src_cols_V_dout">in, 32, ap_fifo, src_cols_V, pointer</column>
<column name="src_cols_V_empty_n">in, 1, ap_fifo, src_cols_V, pointer</column>
<column name="src_cols_V_read">out, 1, ap_fifo, src_cols_V, pointer</column>
<column name="threshold_dout">in, 32, ap_fifo, threshold, pointer</column>
<column name="threshold_empty_n">in, 1, ap_fifo, threshold, pointer</column>
<column name="threshold_read">out, 1, ap_fifo, threshold, pointer</column>
<column name="src_x_rows_V_out_din">out, 32, ap_fifo, src_x_rows_V_out, pointer</column>
<column name="src_x_rows_V_out_full_n">in, 1, ap_fifo, src_x_rows_V_out, pointer</column>
<column name="src_x_rows_V_out_write">out, 1, ap_fifo, src_x_rows_V_out, pointer</column>
<column name="src_x_cols_V_out_din">out, 32, ap_fifo, src_x_cols_V_out, pointer</column>
<column name="src_x_cols_V_out_full_n">in, 1, ap_fifo, src_x_cols_V_out, pointer</column>
<column name="src_x_cols_V_out_write">out, 1, ap_fifo, src_x_cols_V_out, pointer</column>
<column name="src_y_rows_V_out_din">out, 32, ap_fifo, src_y_rows_V_out, pointer</column>
<column name="src_y_rows_V_out_full_n">in, 1, ap_fifo, src_y_rows_V_out, pointer</column>
<column name="src_y_rows_V_out_write">out, 1, ap_fifo, src_y_rows_V_out, pointer</column>
<column name="src_y_cols_V_out_din">out, 32, ap_fifo, src_y_cols_V_out, pointer</column>
<column name="src_y_cols_V_out_full_n">in, 1, ap_fifo, src_y_cols_V_out, pointer</column>
<column name="src_y_cols_V_out_write">out, 1, ap_fifo, src_y_cols_V_out, pointer</column>
<column name="dx0_rows_V_out_din">out, 32, ap_fifo, dx0_rows_V_out, pointer</column>
<column name="dx0_rows_V_out_full_n">in, 1, ap_fifo, dx0_rows_V_out, pointer</column>
<column name="dx0_rows_V_out_write">out, 1, ap_fifo, dx0_rows_V_out, pointer</column>
<column name="dx0_cols_V_out_din">out, 32, ap_fifo, dx0_cols_V_out, pointer</column>
<column name="dx0_cols_V_out_full_n">in, 1, ap_fifo, dx0_cols_V_out, pointer</column>
<column name="dx0_cols_V_out_write">out, 1, ap_fifo, dx0_cols_V_out, pointer</column>
<column name="dx1_rows_V_out_din">out, 32, ap_fifo, dx1_rows_V_out, pointer</column>
<column name="dx1_rows_V_out_full_n">in, 1, ap_fifo, dx1_rows_V_out, pointer</column>
<column name="dx1_rows_V_out_write">out, 1, ap_fifo, dx1_rows_V_out, pointer</column>
<column name="dx1_cols_V_out_din">out, 32, ap_fifo, dx1_cols_V_out, pointer</column>
<column name="dx1_cols_V_out_full_n">in, 1, ap_fifo, dx1_cols_V_out, pointer</column>
<column name="dx1_cols_V_out_write">out, 1, ap_fifo, dx1_cols_V_out, pointer</column>
<column name="dy0_rows_V_out_din">out, 32, ap_fifo, dy0_rows_V_out, pointer</column>
<column name="dy0_rows_V_out_full_n">in, 1, ap_fifo, dy0_rows_V_out, pointer</column>
<column name="dy0_rows_V_out_write">out, 1, ap_fifo, dy0_rows_V_out, pointer</column>
<column name="dy0_cols_V_out_din">out, 32, ap_fifo, dy0_cols_V_out, pointer</column>
<column name="dy0_cols_V_out_full_n">in, 1, ap_fifo, dy0_cols_V_out, pointer</column>
<column name="dy0_cols_V_out_write">out, 1, ap_fifo, dy0_cols_V_out, pointer</column>
<column name="dxy_rows_V_out_din">out, 32, ap_fifo, dxy_rows_V_out, pointer</column>
<column name="dxy_rows_V_out_full_n">in, 1, ap_fifo, dxy_rows_V_out, pointer</column>
<column name="dxy_rows_V_out_write">out, 1, ap_fifo, dxy_rows_V_out, pointer</column>
<column name="dxy_cols_V_out_din">out, 32, ap_fifo, dxy_cols_V_out, pointer</column>
<column name="dxy_cols_V_out_full_n">in, 1, ap_fifo, dxy_cols_V_out, pointer</column>
<column name="dxy_cols_V_out_write">out, 1, ap_fifo, dxy_cols_V_out, pointer</column>
<column name="threshold_out_din">out, 32, ap_fifo, threshold_out, pointer</column>
<column name="threshold_out_full_n">in, 1, ap_fifo, threshold_out, pointer</column>
<column name="threshold_out_write">out, 1, ap_fifo, threshold_out, pointer</column>
</table>
</item>
</section>
</profile>
