[options]
mode cover
expect pass,fail
append 0
depth 11

[engines]
smtbmc boolector

[script]
read -sv cover.sv wrapper.sv nerv.sv
prep -flatten -nordff -top rvfi_testbench
delete c:$assume$rvfi_testbench.sv*
sim -w -r trace0.yw
#connect -port \checker_inst.cp_reset_done \EN 1'0
delete a:hdlname=*cp_reset_done
chformal -early

[files]
../../../riscv-formal/checks/rvfi_macros.vh
../../../riscv-formal/checks/rvfi_channel.sv
../../../riscv-formal/checks/rvfi_testbench.sv
../../../riscv-formal/checks/rvfi_cover_check.sv
../../../riscv-formal/cores/nerv/wrapper.sv 
../../../riscv-formal/cores/nerv/nerv.sv
cover/engine_0/trace0.yw
cover_stmts.vh

[file defines.sv]
`define RISCV_FORMAL
`define RISCV_FORMAL_NRET 1
`define RISCV_FORMAL_XLEN 32
`define RISCV_FORMAL_ILEN 32
`define RISCV_FORMAL_CHECKER rvfi_cover_check
`define RISCV_FORMAL_RESET_CYCLES 1
`define RISCV_FORMAL_CHECK_CYCLE 10
`define RISCV_FORMAL_CSR_MHPMCOUNTER3
`define RISCV_FORMAL_CSR_MHPMEVENT3
`define YOSYS // Hotfix for older Tabby CAD Releases
`define NERV_RVFI
`define NERV_FAULT
`define RISCV_FORMAL_ALIGNED_MEM
`define RISCV_FORMAL_MEM_FAULT
`include "rvfi_macros.vh"

[file cover.sv]
`include "defines.sv"
`include "rvfi_channel.sv"
`include "rvfi_testbench.sv"
`include "rvfi_cover_check.sv"
