I 000051 55 1337          1739038998278 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 19))
	(_version vef)
	(_time 1739038998279 2025.02.08 21:53:18)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 3d333e383a6b6c2b39327e66693b3c3b6e3a383b3c)
	(_ent
		(_time 1739038998273)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int Opcode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Carry -1 0 14(_ent(_out))))
		(_port(_int Sign -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp_output 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 24(_array -1((_dto i 8 i 0)))))
		(_var(_int temp_result 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(7)(3)(4)(5)(6))(_sens(0)(1)(2))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1958          1739039052536 Behavioral
(_unit VHDL(alu_tb 0 6(behavioral 0 9))
	(_version vef)
	(_time 1739039052537 2025.02.08 21:54:12)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 27242023737176327722337d742126217420222271)
	(_ent
		(_time 1739039052534)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 20(_ent (_in))))
				(_port(_int B 2 0 21(_ent (_in))))
				(_port(_int Opcode 3 0 22(_ent (_in))))
				(_port(_int Result 2 0 23(_ent (_out))))
				(_port(_int Zero -1 0 24(_ent (_out))))
				(_port(_int Carry -1 0 25(_ent (_out))))
				(_port(_int Sign -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst uut 0 32(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 12(_arch(_uni))))
		(_sig(_int B 0 0 12(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 13(_arch(_uni))))
		(_sig(_int Result 0 0 14(_arch(_uni))))
		(_sig(_int Zero -1 0 15(_arch(_uni))))
		(_sig(_int Carry -1 0 15(_arch(_uni))))
		(_sig(_int Sign -1 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 22(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
		(33686018 33751554)
		(50463234)
		(33686018 33686275)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1337          1739039056348 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 19))
	(_version vef)
	(_time 1739039056349 2025.02.08 21:54:16)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 0c0c080a0c5a5d1a08034f57580a0d0a5f0b090a0d)
	(_ent
		(_time 1739038998272)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int Opcode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Carry -1 0 14(_ent(_out))))
		(_port(_int Sign -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp_output 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 24(_array -1((_dto i 8 i 0)))))
		(_var(_int temp_result 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(7)(3)(4)(5)(6))(_sens(0)(1)(2))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1958          1739039056579 Behavioral
(_unit VHDL(alu_tb 0 6(behavioral 0 9))
	(_version vef)
	(_time 1739039056580 2025.02.08 21:54:16)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code f6f6f2a6a3a0a7e3a6f3e2aca5f0f7f0a5f1f3f3a0)
	(_ent
		(_time 1739039052533)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 20(_ent (_in))))
				(_port(_int B 2 0 21(_ent (_in))))
				(_port(_int Opcode 3 0 22(_ent (_in))))
				(_port(_int Result 2 0 23(_ent (_out))))
				(_port(_int Zero -1 0 24(_ent (_out))))
				(_port(_int Carry -1 0 25(_ent (_out))))
				(_port(_int Sign -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst uut 0 32(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 12(_arch(_uni))))
		(_sig(_int B 0 0 12(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 13(_arch(_uni))))
		(_sig(_int Result 0 0 14(_arch(_uni))))
		(_sig(_int Zero -1 0 15(_arch(_uni))))
		(_sig(_int Carry -1 0 15(_arch(_uni))))
		(_sig(_int Sign -1 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 22(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
		(33686018 33751554)
		(50463234)
		(33686018 33686275)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1337          1739039135074 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 19))
	(_version vef)
	(_time 1739039135075 2025.02.08 21:55:35)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 9a95939598cccb8c9e95d9c1ce9c9b9cc99d9f9c9b)
	(_ent
		(_time 1739038998272)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int Opcode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Carry -1 0 14(_ent(_out))))
		(_port(_int Sign -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp_output 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 24(_array -1((_dto i 8 i 0)))))
		(_var(_int temp_result 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(7)(3)(4)(5)(6))(_sens(0)(1)(2))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1958          1739039135171 Behavioral
(_unit VHDL(alu_tb 0 6(behavioral 0 9))
	(_version vef)
	(_time 1739039135172 2025.02.08 21:55:35)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code f8f7f1a8a3aea9eda8fdeca2abfef9feabfffdfdae)
	(_ent
		(_time 1739039052533)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 20(_ent (_in))))
				(_port(_int B 2 0 21(_ent (_in))))
				(_port(_int Opcode 3 0 22(_ent (_in))))
				(_port(_int Result 2 0 23(_ent (_out))))
				(_port(_int Zero -1 0 24(_ent (_out))))
				(_port(_int Carry -1 0 25(_ent (_out))))
				(_port(_int Sign -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst uut 0 32(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 12(_arch(_uni))))
		(_sig(_int B 0 0 12(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 13(_arch(_uni))))
		(_sig(_int Result 0 0 14(_arch(_uni))))
		(_sig(_int Zero -1 0 15(_arch(_uni))))
		(_sig(_int Carry -1 0 15(_arch(_uni))))
		(_sig(_int Sign -1 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 22(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
		(33686018 33751554)
		(50463234)
		(33686018 33686275)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1958          1739039351989 Behavioral
(_unit VHDL(alu_tb 0 6(behavioral 0 9))
	(_version vef)
	(_time 1739039351990 2025.02.08 21:59:11)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code e5b6e3b6b3b3b4f0b5e0f1bfb6e3e4e3b6e2e0e0b3)
	(_ent
		(_time 1739039052533)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 20(_ent (_in))))
				(_port(_int B 2 0 21(_ent (_in))))
				(_port(_int Opcode 3 0 22(_ent (_in))))
				(_port(_int Result 2 0 23(_ent (_out))))
				(_port(_int Zero -1 0 24(_ent (_out))))
				(_port(_int Carry -1 0 25(_ent (_out))))
				(_port(_int Sign -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst uut 0 32(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 12(_arch(_uni))))
		(_sig(_int B 0 0 12(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 13(_arch(_uni))))
		(_sig(_int Result 0 0 14(_arch(_uni))))
		(_sig(_int Zero -1 0 15(_arch(_uni))))
		(_sig(_int Carry -1 0 15(_arch(_uni))))
		(_sig(_int Sign -1 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 22(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
		(33686018 33751554)
		(50463234)
		(33686018 33686275)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1958          1739039356807 Behavioral
(_unit VHDL(alu_tb 0 6(behavioral 0 9))
	(_version vef)
	(_time 1739039356808 2025.02.08 21:59:16)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code c1919194939790d491c4d59b92c7c0c792c6c4c497)
	(_ent
		(_time 1739039052533)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 20(_ent (_in))))
				(_port(_int B 2 0 21(_ent (_in))))
				(_port(_int Opcode 3 0 22(_ent (_in))))
				(_port(_int Result 2 0 23(_ent (_out))))
				(_port(_int Zero -1 0 24(_ent (_out))))
				(_port(_int Carry -1 0 25(_ent (_out))))
				(_port(_int Sign -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst uut 0 32(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 12(_arch(_uni))))
		(_sig(_int B 0 0 12(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 13(_arch(_uni))))
		(_sig(_int Result 0 0 14(_arch(_uni))))
		(_sig(_int Zero -1 0 15(_arch(_uni))))
		(_sig(_int Carry -1 0 15(_arch(_uni))))
		(_sig(_int Sign -1 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 22(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
		(33686018 33751554)
		(50463234)
		(33686018 33686275)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1958          1739039474082 Behavioral
(_unit VHDL(alu_tb 0 6(behavioral 0 9))
	(_version vef)
	(_time 1739039474083 2025.02.08 22:01:14)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code d287d780838483c782d7c68881d4d3d481d5d7d784)
	(_ent
		(_time 1739039052533)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 20(_ent (_in))))
				(_port(_int B 2 0 21(_ent (_in))))
				(_port(_int Opcode 3 0 22(_ent (_in))))
				(_port(_int Result 2 0 23(_ent (_out))))
				(_port(_int Zero -1 0 24(_ent (_out))))
				(_port(_int Carry -1 0 25(_ent (_out))))
				(_port(_int Sign -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst uut 0 32(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 12(_arch(_uni))))
		(_sig(_int B 0 0 12(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 13(_arch(_uni))))
		(_sig(_int Result 0 0 14(_arch(_uni))))
		(_sig(_int Zero -1 0 15(_arch(_uni))))
		(_sig(_int Carry -1 0 15(_arch(_uni))))
		(_sig(_int Sign -1 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 22(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
		(33686018 33751554)
		(50463234)
		(33686018 33686275)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1337          1739039484419 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 19))
	(_version vef)
	(_time 1739039484420 2025.02.08 22:01:24)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 3a696f3f386c6b2c3e3579616e3c3b3c693d3f3c3b)
	(_ent
		(_time 1739038998272)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int Opcode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Carry -1 0 14(_ent(_out))))
		(_port(_int Sign -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp_output 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 24(_array -1((_dto i 8 i 0)))))
		(_var(_int temp_result 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(3)(4)(5)(6)(7))(_sens(0)(1)(2))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 1958          1739039484650 Behavioral
(_unit VHDL(alu_tb 0 6(behavioral 0 9))
	(_version vef)
	(_time 1739039484651 2025.02.08 22:01:24)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 24777020737275317421307e772225227723212172)
	(_ent
		(_time 1739039052533)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 20(_ent (_in))))
				(_port(_int B 2 0 21(_ent (_in))))
				(_port(_int Opcode 3 0 22(_ent (_in))))
				(_port(_int Result 2 0 23(_ent (_out))))
				(_port(_int Zero -1 0 24(_ent (_out))))
				(_port(_int Carry -1 0 25(_ent (_out))))
				(_port(_int Sign -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst uut 0 32(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 12(_arch(_uni))))
		(_sig(_int B 0 0 12(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 13(_arch(_uni))))
		(_sig(_int Result 0 0 14(_arch(_uni))))
		(_sig(_int Zero -1 0 15(_arch(_uni))))
		(_sig(_int Carry -1 0 15(_arch(_uni))))
		(_sig(_int Sign -1 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 22(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
		(33686018 33751554)
		(50463234)
		(33686018 33686275)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 1969          1739039692674 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1739039692675 2025.02.08 22:04:52)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code b4b3e4e0e3e2e5a1e5b1a0eee7b2b5b2e7b3b1b1e2)
	(_ent
		(_time 1739039692672)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 25(_ent (_in))))
				(_port(_int B 2 0 26(_ent (_in))))
				(_port(_int Opcode 3 0 27(_ent (_in))))
				(_port(_int Result 2 0 28(_ent (_out))))
				(_port(_int Zero -1 0 29(_ent (_out))))
				(_port(_int Carry -1 0 30(_ent (_out))))
				(_port(_int Sign -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 13(_arch(_uni))))
		(_sig(_int B 0 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 15(_arch(_uni))))
		(_sig(_int Result 0 0 17(_arch(_uni))))
		(_sig(_int Zero -1 0 18(_arch(_uni))))
		(_sig(_int Carry -1 0 19(_arch(_uni))))
		(_sig(_int Sign -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
		(33686018 33751554)
		(50463234)
		(33686018 33686275)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 117 (alu_tb))
	(_version vef)
	(_time 1739039692687 2025.02.08 22:04:52)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code c4c29191c59293d3c0c5d69e90c291c2c7c2ccc192)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 1337          1739039717382 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 19))
	(_version vef)
	(_time 1739039717383 2025.02.08 22:05:17)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 4342104113151255474c0018174542451044464542)
	(_ent
		(_time 1739038998272)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int Opcode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Carry -1 0 14(_ent(_out))))
		(_port(_int Sign -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp_output 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 24(_array -1((_dto i 8 i 0)))))
		(_var(_int temp_result 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(7)(3)(4)(5)(6))(_sens(0)(1)(2))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 1969          1739039717598 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1739039717599 2025.02.08 22:05:17)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 0e0f5c0808585f1b5f0b1a545d080f085d090b0b58)
	(_ent
		(_time 1739039692671)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 25(_ent (_in))))
				(_port(_int B 2 0 26(_ent (_in))))
				(_port(_int Opcode 3 0 27(_ent (_in))))
				(_port(_int Result 2 0 28(_ent (_out))))
				(_port(_int Zero -1 0 29(_ent (_out))))
				(_port(_int Carry -1 0 30(_ent (_out))))
				(_port(_int Sign -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 13(_arch(_uni))))
		(_sig(_int B 0 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 15(_arch(_uni))))
		(_sig(_int Result 0 0 17(_arch(_uni))))
		(_sig(_int Zero -1 0 18(_arch(_uni))))
		(_sig(_int Carry -1 0 19(_arch(_uni))))
		(_sig(_int Sign -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
		(33686018 33751554)
		(50463234)
		(33686018 33686275)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 117 (alu_tb))
	(_version vef)
	(_time 1739039717602 2025.02.08 22:05:17)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 0e0e59085e5859190a0f1c545a085b080d08060b58)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 1337          1739039957774 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 19))
	(_version vef)
	(_time 1739039957775 2025.02.08 22:09:17)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 494d4e4b131f185f4d460a121d4f484f1a4e4c4f48)
	(_ent
		(_time 1739038998272)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int Opcode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Carry -1 0 14(_ent(_out))))
		(_port(_int Sign -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp_output 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 24(_array -1((_dto i 8 i 0)))))
		(_var(_int temp_result 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(7)(3)(4)(5)(6))(_sens(0)(1)(2))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 1969          1739039957991 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1739039957992 2025.02.08 22:09:17)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 15111312434344004411014f461314134612101043)
	(_ent
		(_time 1739039692671)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 25(_ent (_in))))
				(_port(_int B 2 0 26(_ent (_in))))
				(_port(_int Opcode 3 0 27(_ent (_in))))
				(_port(_int Result 2 0 28(_ent (_out))))
				(_port(_int Zero -1 0 29(_ent (_out))))
				(_port(_int Carry -1 0 30(_ent (_out))))
				(_port(_int Sign -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 13(_arch(_uni))))
		(_sig(_int B 0 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 15(_arch(_uni))))
		(_sig(_int Result 0 0 17(_arch(_uni))))
		(_sig(_int Zero -1 0 18(_arch(_uni))))
		(_sig(_int Carry -1 0 19(_arch(_uni))))
		(_sig(_int Sign -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
		(33686018 33751554)
		(50463234)
		(33686018 33686275)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 118 (alu_tb))
	(_version vef)
	(_time 1739039958006 2025.02.08 22:09:18)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 24212720257273332025367e7022712227222c2172)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 1337          1739040137974 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 19))
	(_version vef)
	(_time 1739040137975 2025.02.08 22:12:17)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 2576222173737433212a667e712324237622202324)
	(_ent
		(_time 1739038998272)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int Opcode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Carry -1 0 14(_ent(_out))))
		(_port(_int Sign -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp_output 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 24(_array -1((_dto i 8 i 0)))))
		(_var(_int temp_result 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(7)(3)(4)(5)(6))(_sens(0)(1)(2))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 1983          1739040138179 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1739040138180 2025.02.08 22:12:18)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 00530606535651155104145a530601065307050556)
	(_ent
		(_time 1739039692671)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 25(_ent (_in))))
				(_port(_int B 2 0 26(_ent (_in))))
				(_port(_int Opcode 3 0 27(_ent (_in))))
				(_port(_int Result 2 0 28(_ent (_out))))
				(_port(_int Zero -1 0 29(_ent (_out))))
				(_port(_int Carry -1 0 30(_ent (_out))))
				(_port(_int Sign -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 13(_arch(_uni))))
		(_sig(_int B 0 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 15(_arch(_uni))))
		(_sig(_int Result 0 0 17(_arch(_uni))))
		(_sig(_int Zero -1 0 18(_arch(_uni))))
		(_sig(_int Carry -1 0 19(_arch(_uni))))
		(_sig(_int Sign -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(50529027)
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
		(33686018 33751554)
		(50463234)
		(33686018 33686275)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 118 (alu_tb))
	(_version vef)
	(_time 1739040138191 2025.02.08 22:12:18)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 00520306055657170401125a540655060306080556)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 1337          1739040182238 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 19))
	(_version vef)
	(_time 1739040182239 2025.02.08 22:13:02)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 0f000d090a595e190b004c545b090e095c080a090e)
	(_ent
		(_time 1739038998272)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int Opcode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Carry -1 0 14(_ent(_out))))
		(_port(_int Sign -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp_output 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 24(_array -1((_dto i 8 i 0)))))
		(_var(_int temp_result 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(7)(3)(4)(5)(6))(_sens(0)(1)(2))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 1983          1739040182460 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1739040182461 2025.02.08 22:13:02)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code e9e6ebbab3bfb8fcb8eafdb3baefe8efbaeeececbf)
	(_ent
		(_time 1739039692671)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 25(_ent (_in))))
				(_port(_int B 2 0 26(_ent (_in))))
				(_port(_int Opcode 3 0 27(_ent (_in))))
				(_port(_int Result 2 0 28(_ent (_out))))
				(_port(_int Zero -1 0 29(_ent (_out))))
				(_port(_int Carry -1 0 30(_ent (_out))))
				(_port(_int Sign -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 13(_arch(_uni))))
		(_sig(_int B 0 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 15(_arch(_uni))))
		(_sig(_int Result 0 0 17(_arch(_uni))))
		(_sig(_int Zero -1 0 18(_arch(_uni))))
		(_sig(_int Carry -1 0 19(_arch(_uni))))
		(_sig(_int Sign -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(50529027)
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
		(33686018 33751554)
		(50463234)
		(33686018 33686275)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 119 (alu_tb))
	(_version vef)
	(_time 1739040182473 2025.02.08 22:13:02)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code f9f7fea9f5afaeeefdf8eba3adffacfffafff1fcaf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 1337          1739040510581 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 19))
	(_version vef)
	(_time 1739040510582 2025.02.08 22:18:30)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code a6a9a2f1f3f0f7b0a2a9e5fdf2a0a7a0f5a1a3a0a7)
	(_ent
		(_time 1739038998272)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int Opcode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Carry -1 0 14(_ent(_out))))
		(_port(_int Sign -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp_output 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 24(_array -1((_dto i 8 i 0)))))
		(_var(_int temp_result 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(7)(3)(4)(5)(6))(_sens(0)(1)(2))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 1969          1739040510799 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1739040510800 2025.02.08 22:18:30)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 818e868fd3d7d094d08595dbd2878087d2868484d7)
	(_ent
		(_time 1739039692671)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 25(_ent (_in))))
				(_port(_int B 2 0 26(_ent (_in))))
				(_port(_int Opcode 3 0 27(_ent (_in))))
				(_port(_int Result 2 0 28(_ent (_out))))
				(_port(_int Zero -1 0 29(_ent (_out))))
				(_port(_int Carry -1 0 30(_ent (_out))))
				(_port(_int Sign -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 13(_arch(_uni))))
		(_sig(_int B 0 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 15(_arch(_uni))))
		(_sig(_int Result 0 0 17(_arch(_uni))))
		(_sig(_int Zero -1 0 18(_arch(_uni))))
		(_sig(_int Carry -1 0 19(_arch(_uni))))
		(_sig(_int Sign -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
		(33686018 33751554)
		(50463234)
		(33686018 33686275)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 131 (alu_tb))
	(_version vef)
	(_time 1739045103188 2025.02.08 23:35:03)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 88de858685dedf9f8c899ad2dc8edd8e8b8e808dde)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1969          1739045133783 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1739045133784 2025.02.08 23:35:33)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 090d090f535f581c580d1d535a0f080f5a0e0c0c5f)
	(_ent
		(_time 1739045133780)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 25(_ent (_in))))
				(_port(_int B 2 0 26(_ent (_in))))
				(_port(_int Opcode 3 0 27(_ent (_in))))
				(_port(_int Result 2 0 28(_ent (_out))))
				(_port(_int Zero -1 0 29(_ent (_out))))
				(_port(_int Carry -1 0 30(_ent (_out))))
				(_port(_int Sign -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 13(_arch(_uni))))
		(_sig(_int B 0 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 15(_arch(_uni))))
		(_sig(_int Result 0 0 17(_arch(_uni))))
		(_sig(_int Zero -1 0 18(_arch(_uni))))
		(_sig(_int Carry -1 0 19(_arch(_uni))))
		(_sig(_int Sign -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
		(33686018 33751554)
		(50463234)
		(33686018 33686275)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 118 (alu_tb))
	(_version vef)
	(_time 1739045133787 2025.02.08 23:35:33)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 090c0c0f055f5e1e0d081b535d0f5c0f0a0f010c5f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 1337          1739045165975 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 19))
	(_version vef)
	(_time 1739045165976 2025.02.08 23:36:05)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code d5da8187838384c3d1da968e81d3d4d386d2d0d3d4)
	(_ent
		(_time 1739038998272)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int Opcode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Carry -1 0 14(_ent(_out))))
		(_port(_int Sign -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp_output 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 24(_array -1((_dto i 8 i 0)))))
		(_var(_int temp_result 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(7)(3)(4)(5)(6))(_sens(0)(1)(2))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 1969          1739045166199 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1739045166200 2025.02.08 23:36:06)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code afa0f8f8aaf9febafeabbbf5fca9aea9fca8aaaaf9)
	(_ent
		(_time 1739045133779)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 25(_ent (_in))))
				(_port(_int B 2 0 26(_ent (_in))))
				(_port(_int Opcode 3 0 27(_ent (_in))))
				(_port(_int Result 2 0 28(_ent (_out))))
				(_port(_int Zero -1 0 29(_ent (_out))))
				(_port(_int Carry -1 0 30(_ent (_out))))
				(_port(_int Sign -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 13(_arch(_uni))))
		(_sig(_int B 0 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 15(_arch(_uni))))
		(_sig(_int Result 0 0 17(_arch(_uni))))
		(_sig(_int Zero -1 0 18(_arch(_uni))))
		(_sig(_int Carry -1 0 19(_arch(_uni))))
		(_sig(_int Sign -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
		(33686018 33751554)
		(50463234)
		(33686018 33686275)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 118 (alu_tb))
	(_version vef)
	(_time 1739045166203 2025.02.08 23:36:06)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code afa1fdf8fcf9f8b8abaebdf5fba9faa9aca9a7aaf9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1969          1739045224113 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1739045224114 2025.02.08 23:37:04)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code e2ece2b1b3b4b3f7b3e1f6b8b1e4e3e4b1e5e7e7b4)
	(_ent
		(_time 1739045133779)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 25(_ent (_in))))
				(_port(_int B 2 0 26(_ent (_in))))
				(_port(_int Opcode 3 0 27(_ent (_in))))
				(_port(_int Result 2 0 28(_ent (_out))))
				(_port(_int Zero -1 0 29(_ent (_out))))
				(_port(_int Carry -1 0 30(_ent (_out))))
				(_port(_int Sign -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 13(_arch(_uni))))
		(_sig(_int B 0 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 15(_arch(_uni))))
		(_sig(_int Result 0 0 17(_arch(_uni))))
		(_sig(_int Zero -1 0 18(_arch(_uni))))
		(_sig(_int Carry -1 0 19(_arch(_uni))))
		(_sig(_int Sign -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
		(33686018 33751554)
		(50463234)
		(33686018 33686275)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 119 (alu_tb))
	(_version vef)
	(_time 1739045224129 2025.02.08 23:37:04)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code f1fef4a1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 1337          1739045228177 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 19))
	(_version vef)
	(_time 1739045228178 2025.02.08 23:37:08)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code c0cfc095939691d6c4cf839b94c6c1c693c7c5c6c1)
	(_ent
		(_time 1739038998272)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int Opcode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Carry -1 0 14(_ent(_out))))
		(_port(_int Sign -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp_output 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 24(_array -1((_dto i 8 i 0)))))
		(_var(_int temp_result 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(7)(3)(4)(5)(6))(_sens(0)(1)(2))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 1969          1739045228402 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1739045228403 2025.02.08 23:37:08)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code aaa5a9fda8fcfbbffba9bef0f9acabacf9adafaffc)
	(_ent
		(_time 1739045133779)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 25(_ent (_in))))
				(_port(_int B 2 0 26(_ent (_in))))
				(_port(_int Opcode 3 0 27(_ent (_in))))
				(_port(_int Result 2 0 28(_ent (_out))))
				(_port(_int Zero -1 0 29(_ent (_out))))
				(_port(_int Carry -1 0 30(_ent (_out))))
				(_port(_int Sign -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 13(_arch(_uni))))
		(_sig(_int B 0 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 15(_arch(_uni))))
		(_sig(_int Result 0 0 17(_arch(_uni))))
		(_sig(_int Zero -1 0 18(_arch(_uni))))
		(_sig(_int Carry -1 0 19(_arch(_uni))))
		(_sig(_int Sign -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
		(33686018 33751554)
		(50463234)
		(33686018 33686275)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 119 (alu_tb))
	(_version vef)
	(_time 1739045228406 2025.02.08 23:37:08)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code aaa4acfdfefcfdbdaeabb8f0feacffaca9aca2affc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1797          1739045864781 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1739045864782 2025.02.08 23:47:44)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 8183888fd3d7d094d38695dbd2878087d2868484d7)
	(_ent
		(_time 1739045133779)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 25(_ent (_in))))
				(_port(_int B 2 0 26(_ent (_in))))
				(_port(_int Opcode 3 0 27(_ent (_in))))
				(_port(_int Result 2 0 28(_ent (_out))))
				(_port(_int Zero -1 0 29(_ent (_out))))
				(_port(_int Carry -1 0 30(_ent (_out))))
				(_port(_int Sign -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 13(_arch(_uni))))
		(_sig(_int B 0 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 15(_arch(_uni))))
		(_sig(_int Result 0 0 17(_arch(_uni))))
		(_sig(_int Zero -1 0 18(_arch(_uni))))
		(_sig(_int Carry -1 0 19(_arch(_uni))))
		(_sig(_int Sign -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 412 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 67 (alu_tb))
	(_version vef)
	(_time 1739045864788 2025.02.08 23:47:44)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 91929d9e95c7c686959083cbc597c49792979994c7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 1337          1739045867738 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 19))
	(_version vef)
	(_time 1739045867739 2025.02.08 23:47:47)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 0b080e0d0a5d5a1d0f0448505f0d0a0d580c0e0d0a)
	(_ent
		(_time 1739038998272)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int Opcode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Carry -1 0 14(_ent(_out))))
		(_port(_int Sign -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp_output 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 24(_array -1((_dto i 8 i 0)))))
		(_var(_int temp_result 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(7)(3)(4)(5)(6))(_sens(0)(1)(2))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 1797          1739045867984 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1739045867985 2025.02.08 23:47:47)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 05060103535354105702115f560304035602000053)
	(_ent
		(_time 1739045133779)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 25(_ent (_in))))
				(_port(_int B 2 0 26(_ent (_in))))
				(_port(_int Opcode 3 0 27(_ent (_in))))
				(_port(_int Result 2 0 28(_ent (_out))))
				(_port(_int Zero -1 0 29(_ent (_out))))
				(_port(_int Carry -1 0 30(_ent (_out))))
				(_port(_int Sign -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 13(_arch(_uni))))
		(_sig(_int B 0 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 15(_arch(_uni))))
		(_sig(_int Result 0 0 17(_arch(_uni))))
		(_sig(_int Zero -1 0 18(_arch(_uni))))
		(_sig(_int Carry -1 0 19(_arch(_uni))))
		(_sig(_int Sign -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 412 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 67 (alu_tb))
	(_version vef)
	(_time 1739045867988 2025.02.08 23:47:47)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 05070403055352120104175f5103500306030d0053)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 1337          1739046402378 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 19))
	(_version vef)
	(_time 1739046402379 2025.02.08 23:56:42)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 7b7a297a7a2d2a6d7f7438202f7d7a7d287c7e7d7a)
	(_ent
		(_time 1739038998272)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int Opcode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Carry -1 0 14(_ent(_out))))
		(_port(_int Sign -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp_output 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 24(_array -1((_dto i 8 i 0)))))
		(_var(_int temp_result 3 0 24(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(7)(3)(4)(5)(6))(_sens(0)(1)(2))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1589          1739047128567 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 19))
	(_version vef)
	(_time 1739047128568 2025.02.09 00:08:48)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 27282723737176312021647c732126217420222126)
	(_ent
		(_time 1739038998272)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int Opcode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Carry -1 0 14(_ent(_out))))
		(_port(_int Sign -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp_output 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 24(_array -1((_dto i 8 i 0)))))
		(_var(_int temp_result 3 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int temp_var 4 0 25(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5)(6))(_sens(0)(1)(2)))))
			(line__96(_arch 1 0 96(_assignment(_alias((Result)(temp_output)))(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1589          1739047139015 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 19))
	(_version vef)
	(_time 1739047139016 2025.02.09 00:08:59)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code fca8f4acfcaaadeafbfabfa7a8fafdfaaffbf9fafd)
	(_ent
		(_time 1739038998272)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int Opcode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Carry -1 0 14(_ent(_out))))
		(_port(_int Sign -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp_output 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 24(_array -1((_dto i 8 i 0)))))
		(_var(_int temp_result 3 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int temp_var 4 0 25(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5)(6))(_sens(0)(1)(2)))))
			(line__96(_arch 1 0 96(_assignment(_alias((Result)(temp_output)))(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 1797          1739047146498 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1739047146499 2025.02.09 00:09:06)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 386a3e3d636e692d6a3f2c626b3e393e6b3f3d3d6e)
	(_ent
		(_time 1739045133779)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 25(_ent (_in))))
				(_port(_int B 2 0 26(_ent (_in))))
				(_port(_int Opcode 3 0 27(_ent (_in))))
				(_port(_int Result 2 0 28(_ent (_out))))
				(_port(_int Zero -1 0 29(_ent (_out))))
				(_port(_int Carry -1 0 30(_ent (_out))))
				(_port(_int Sign -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 13(_arch(_uni))))
		(_sig(_int B 0 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 15(_arch(_uni))))
		(_sig(_int Result 0 0 17(_arch(_uni))))
		(_sig(_int Zero -1 0 18(_arch(_uni))))
		(_sig(_int Carry -1 0 19(_arch(_uni))))
		(_sig(_int Sign -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 412 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 67 (alu_tb))
	(_version vef)
	(_time 1739047146502 2025.02.09 00:09:06)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 386b3b3d356e6f2f3c392a626c3e6d3e3b3e303d6e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 1589          1739047152800 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 19))
	(_version vef)
	(_time 1739047152801 2025.02.09 00:09:12)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code d1828683838780c7d6d7928a85d7d0d782d6d4d7d0)
	(_ent
		(_time 1739038998272)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int Opcode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Carry -1 0 14(_ent(_out))))
		(_port(_int Sign -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp_output 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 24(_array -1((_dto i 8 i 0)))))
		(_var(_int temp_result 3 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int temp_var 4 0 25(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5)(6))(_sens(0)(1)(2)))))
			(line__96(_arch 1 0 96(_assignment(_alias((Result)(temp_output)))(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 1797          1739047153025 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1739047153026 2025.02.09 00:09:13)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code bbebbaefbaedeaaee9bcafe1e8bdbabde8bcbebeed)
	(_ent
		(_time 1739045133779)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 25(_ent (_in))))
				(_port(_int B 2 0 26(_ent (_in))))
				(_port(_int Opcode 3 0 27(_ent (_in))))
				(_port(_int Result 2 0 28(_ent (_out))))
				(_port(_int Zero -1 0 29(_ent (_out))))
				(_port(_int Carry -1 0 30(_ent (_out))))
				(_port(_int Sign -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 13(_arch(_uni))))
		(_sig(_int B 0 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 15(_arch(_uni))))
		(_sig(_int Result 0 0 17(_arch(_uni))))
		(_sig(_int Zero -1 0 18(_arch(_uni))))
		(_sig(_int Carry -1 0 19(_arch(_uni))))
		(_sig(_int Sign -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 412 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 67 (alu_tb))
	(_version vef)
	(_time 1739047153029 2025.02.09 00:09:13)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code bbeabfefecedecacbfbaa9e1efbdeebdb8bdb3beed)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1969          1739047197550 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1739047197551 2025.02.09 00:09:57)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 9f90cb909ac9ce8ace9c8bc5cc999e99cc989a9ac9)
	(_ent
		(_time 1739045133779)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 25(_ent (_in))))
				(_port(_int B 2 0 26(_ent (_in))))
				(_port(_int Opcode 3 0 27(_ent (_in))))
				(_port(_int Result 2 0 28(_ent (_out))))
				(_port(_int Zero -1 0 29(_ent (_out))))
				(_port(_int Carry -1 0 30(_ent (_out))))
				(_port(_int Sign -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 13(_arch(_uni))))
		(_sig(_int B 0 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 15(_arch(_uni))))
		(_sig(_int Result 0 0 17(_arch(_uni))))
		(_sig(_int Zero -1 0 18(_arch(_uni))))
		(_sig(_int Carry -1 0 19(_arch(_uni))))
		(_sig(_int Sign -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
		(33686018 33751554)
		(50463234)
		(33686018 33686275)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 119 (alu_tb))
	(_version vef)
	(_time 1739047197562 2025.02.09 00:09:57)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code afa1fef8fcf9f8b8abaebdf5fba9faa9aca9a7aaf9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 1589          1739047208838 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 19))
	(_version vef)
	(_time 1739047208839 2025.02.09 00:10:08)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code c0959095939691d6c7c6839b94c6c1c693c7c5c6c1)
	(_ent
		(_time 1739038998272)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int Opcode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Carry -1 0 14(_ent(_out))))
		(_port(_int Sign -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp_output 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 24(_array -1((_dto i 8 i 0)))))
		(_var(_int temp_result 3 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int temp_var 4 0 25(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5)(6))(_sens(0)(1)(2)))))
			(line__96(_arch 1 0 96(_assignment(_alias((Result)(temp_output)))(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 1969          1739047209062 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1739047209063 2025.02.09 00:10:09)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 9bcec8949acdca8eca988fc1c89d9a9dc89c9e9ecd)
	(_ent
		(_time 1739045133779)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 25(_ent (_in))))
				(_port(_int B 2 0 26(_ent (_in))))
				(_port(_int Opcode 3 0 27(_ent (_in))))
				(_port(_int Result 2 0 28(_ent (_out))))
				(_port(_int Zero -1 0 29(_ent (_out))))
				(_port(_int Carry -1 0 30(_ent (_out))))
				(_port(_int Sign -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 13(_arch(_uni))))
		(_sig(_int B 0 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 15(_arch(_uni))))
		(_sig(_int Result 0 0 17(_arch(_uni))))
		(_sig(_int Zero -1 0 18(_arch(_uni))))
		(_sig(_int Carry -1 0 19(_arch(_uni))))
		(_sig(_int Sign -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
		(33686018 33751554)
		(50463234)
		(33686018 33686275)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 119 (alu_tb))
	(_version vef)
	(_time 1739047209066 2025.02.09 00:10:09)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 9bcfcd94cccdcc8c9f9a89c1cf9dce9d989d939ecd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1969          1739047419707 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1739047419708 2025.02.09 00:13:39)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 6b6d686b6a3d3a7e3b387f31386d6a6d386c6e6e3d)
	(_ent
		(_time 1739045133779)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 25(_ent (_in))))
				(_port(_int B 2 0 26(_ent (_in))))
				(_port(_int Opcode 3 0 27(_ent (_in))))
				(_port(_int Result 2 0 28(_ent (_out))))
				(_port(_int Zero -1 0 29(_ent (_out))))
				(_port(_int Carry -1 0 30(_ent (_out))))
				(_port(_int Sign -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 13(_arch(_uni))))
		(_sig(_int B 0 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 15(_arch(_uni))))
		(_sig(_int Result 0 0 17(_arch(_uni))))
		(_sig(_int Zero -1 0 18(_arch(_uni))))
		(_sig(_int Carry -1 0 19(_arch(_uni))))
		(_sig(_int Sign -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33686018 33686275)
		(33751810)
		(50529026)
		(33686019)
		(33686018 33751554)
		(50463235)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 112 (alu_tb))
	(_version vef)
	(_time 1739047419721 2025.02.09 00:13:39)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 7b7c7d7a2c2d2c6c7f7a69212f7d2e7d787d737e2d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 1589          1739047424595 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 19))
	(_version vef)
	(_time 1739047424596 2025.02.09 00:13:44)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 86818288d3d0d7908180c5ddd2808780d581838087)
	(_ent
		(_time 1739038998272)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int Opcode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Carry -1 0 14(_ent(_out))))
		(_port(_int Sign -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp_output 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 24(_array -1((_dto i 8 i 0)))))
		(_var(_int temp_result 3 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int temp_var 4 0 25(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5)(6))(_sens(0)(1)(2)))))
			(line__96(_arch 1 0 96(_assignment(_alias((Result)(temp_output)))(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 1969          1739047424820 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1739047424821 2025.02.09 00:13:44)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 70777771232621652023642a237671762377757526)
	(_ent
		(_time 1739045133779)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 25(_ent (_in))))
				(_port(_int B 2 0 26(_ent (_in))))
				(_port(_int Opcode 3 0 27(_ent (_in))))
				(_port(_int Result 2 0 28(_ent (_out))))
				(_port(_int Zero -1 0 29(_ent (_out))))
				(_port(_int Carry -1 0 30(_ent (_out))))
				(_port(_int Sign -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 13(_arch(_uni))))
		(_sig(_int B 0 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 15(_arch(_uni))))
		(_sig(_int Result 0 0 17(_arch(_uni))))
		(_sig(_int Zero -1 0 18(_arch(_uni))))
		(_sig(_int Carry -1 0 19(_arch(_uni))))
		(_sig(_int Sign -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33686018 33686275)
		(33751810)
		(50529026)
		(33686019)
		(33686018 33751554)
		(50463235)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 112 (alu_tb))
	(_version vef)
	(_time 1739047424824 2025.02.09 00:13:44)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 70767271752627677471622a247625767376787526)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 1589          1739047630075 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 19))
	(_version vef)
	(_time 1739047630076 2025.02.09 00:17:10)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 32373b376364632435347169663433346135373433)
	(_ent
		(_time 1739038998272)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int Opcode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Carry -1 0 14(_ent(_out))))
		(_port(_int Sign -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp_output 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 24(_array -1((_dto i 8 i 0)))))
		(_var(_int temp_result 3 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int temp_var 4 0 25(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5)(6))(_sens(0)(1)(2)))))
			(line__96(_arch 1 0 96(_assignment(_alias((Result)(temp_output)))(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1589          1739047636367 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 19))
	(_version vef)
	(_time 1739047636368 2025.02.09 00:17:16)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code cbc8ca9eca9d9addcccd88909fcdcacd98cccecdca)
	(_ent
		(_time 1739038998272)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int Opcode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Carry -1 0 14(_ent(_out))))
		(_port(_int Sign -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp_output 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 24(_array -1((_dto i 8 i 0)))))
		(_var(_int temp_result 3 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int temp_var 4 0 25(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5)(6))(_sens(0)(1)(2)))))
			(line__96(_arch 1 0 96(_assignment(_alias((Result)(temp_output)))(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000056 55 1969          1739047636584 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1739047636585 2025.02.09 00:17:16)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 96959699c3c0c783c6c582ccc5909790c5919393c0)
	(_ent
		(_time 1739045133779)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 25(_ent (_in))))
				(_port(_int B 2 0 26(_ent (_in))))
				(_port(_int Opcode 3 0 27(_ent (_in))))
				(_port(_int Result 2 0 28(_ent (_out))))
				(_port(_int Zero -1 0 29(_ent (_out))))
				(_port(_int Carry -1 0 30(_ent (_out))))
				(_port(_int Sign -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 13(_arch(_uni))))
		(_sig(_int B 0 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 15(_arch(_uni))))
		(_sig(_int Result 0 0 17(_arch(_uni))))
		(_sig(_int Zero -1 0 18(_arch(_uni))))
		(_sig(_int Carry -1 0 19(_arch(_uni))))
		(_sig(_int Sign -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33686018 33686275)
		(33751810)
		(50529026)
		(33686019)
		(33686018 33751554)
		(50463235)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 112 (alu_tb))
	(_version vef)
	(_time 1739047636588 2025.02.09 00:17:16)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code a6a4a3f1a5f0f1b1a2a7b4fcf2a0f3a0a5a0aea3f0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 1589          1739197942520 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 19))
	(_version vef)
	(_time 1739197942521 2025.02.10 18:02:22)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 37626332636166213031746c633136316430323136)
	(_ent
		(_time 1739038998272)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int Opcode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Carry -1 0 14(_ent(_out))))
		(_port(_int Sign -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp_output 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 24(_array -1((_dto i 8 i 0)))))
		(_var(_int temp_result 3 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int temp_var 4 0 25(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5)(6))(_sens(0)(1)(2)))))
			(line__96(_arch 1 0 96(_assignment(_alias((Result)(temp_output)))(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
V 000056 55 1969          1739197942628 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1739197942629 2025.02.10 18:02:22)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 95c0c19ac3c3c480c5c681cfc6939493c6929090c3)
	(_ent
		(_time 1739045133779)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 25(_ent (_in))))
				(_port(_int B 2 0 26(_ent (_in))))
				(_port(_int Opcode 3 0 27(_ent (_in))))
				(_port(_int Result 2 0 28(_ent (_out))))
				(_port(_int Zero -1 0 29(_ent (_out))))
				(_port(_int Carry -1 0 30(_ent (_out))))
				(_port(_int Sign -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((Opcode)(Opcode))
			((Result)(Result))
			((Zero)(Zero))
			((Carry)(Carry))
			((Sign)(Sign))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 0 0 13(_arch(_uni))))
		(_sig(_int B 0 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int Opcode 1 0 15(_arch(_uni))))
		(_sig(_int Result 0 0 17(_arch(_uni))))
		(_sig(_int Zero -1 0 18(_arch(_uni))))
		(_sig(_int Carry -1 0 19(_arch(_uni))))
		(_sig(_int Sign -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 50463490)
		(33686018 50528770)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33686018 33686275)
		(33751810)
		(50529026)
		(33686019)
		(33686018 33751554)
		(50463235)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 112 (alu_tb))
	(_version vef)
	(_time 1739197942640 2025.02.10 18:02:22)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code a5f1f4f2a5f3f2b2a1a4b7fff1a3f0a3a6a3ada0f3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
V 000051 55 1589          1739199372110 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 19))
	(_version vef)
	(_time 1739199372111 2025.02.10 18:26:12)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 828dd68cd3d4d3948584c1d9d6848384d185878483)
	(_ent
		(_time 1739038998272)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int Opcode 1 0 10(_ent(_in))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_port(_int Zero -1 0 13(_ent(_out))))
		(_port(_int Carry -1 0 14(_ent(_out))))
		(_port(_int Sign -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int temp_output 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 24(_array -1((_dto i 8 i 0)))))
		(_var(_int temp_result 3 0 24(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 25(_array -1((_dto i 7 i 0)))))
		(_var(_int temp_var 4 0 25(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(7)(4)(5)(6))(_sens(0)(1)(2)))))
			(line__96(_arch 1 0 96(_assignment(_alias((Result)(temp_output)))(_trgt(3))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1859          1739200095354 Behavioral
(_unit VHDL(registerfile 0 5(behavioral 0 18))
	(_version vef)
	(_time 1739200095355 2025.02.10 18:38:15)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code a4f2a1f3a5f3f7b2aeaab7fff1a2a1a3a6a2a2a2ad)
	(_ent
		(_time 1739200095352)
	)
	(_object
		(_port(_int Clk -1 0 7(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int ReadReg1 0 0 9(_ent(_in))))
		(_port(_int ReadReg2 0 0 10(_ent(_in))))
		(_port(_int WriteReg 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 12(_ent(_in))))
		(_port(_int ReadData1 1 0 13(_ent(_out))))
		(_port(_int ReadData2 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 3)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_sig(_int decoder_out 4 0 24(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(6))(_sens(8)(2))(_mon))))
			(line__28(_arch 1 0 28(_assignment(_trgt(7))(_sens(8)(3))(_mon))))
			(line__31(_arch 2 0 31(_prcs(_simple)(_trgt(9))(_sens(4)))))
			(line__43(_arch 3 0 43(_prcs(_trgt(8(3))(8(2))(8(1))(8(0)))(_sens(0)(9)(1)(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . Behavioral 4 -1)
)
I 000050 55 2359          1739200660338 testbench
(_unit VHDL(registerfile_tb 0 5(testbench 0 8))
	(_version vef)
	(_time 1739200660339 2025.02.10 18:47:40)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code acafa8fbfafbffbaa0fabff7f9aaa9abaeaaaaaaa5)
	(_ent
		(_time 1739200660332)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int Clk -1 0 12(_ent (_in))))
				(_port(_int RegWrite -1 0 13(_ent (_in))))
				(_port(_int ReadReg1 0 0 14(_ent (_in))))
				(_port(_int ReadReg2 0 0 15(_ent (_in))))
				(_port(_int WriteReg 0 0 16(_ent (_in))))
				(_port(_int WriteData 1 0 17(_ent (_in))))
				(_port(_int ReadData1 1 0 18(_ent (_out))))
				(_port(_int ReadData2 1 0 19(_ent (_out))))
			)
		)
	)
	(_inst uut 0 38(_comp RegisterFile)
		(_port
			((Clk)(Clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
			((WriteReg)(WriteReg))
			((WriteData)(WriteData))
			((ReadData1)(ReadData1))
			((ReadData2)(ReadData2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clk -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int RegWrite -1 0 25(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int ReadReg1 2 0 26(_arch(_uni((_others(i 2)))))))
		(_sig(_int ReadReg2 2 0 27(_arch(_uni((_others(i 2)))))))
		(_sig(_int WriteReg 2 0 28(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int WriteData 3 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int ReadData1 3 0 30(_arch(_uni))))
		(_sig(_int ReadData2 3 0 31(_arch(_uni))))
		(_cnst(_int Clk_period -2 0 34(_arch((ns 4621819117588971520)))))
		(_cnst(_int \Clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 62(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33751555 33751555)
		(770)
		(50528771 50528771)
		(515)
		(771)
	)
	(_model . testbench 3 -1)
)
I 000051 55 1859          1739200663603 Behavioral
(_unit VHDL(registerfile 0 5(behavioral 0 18))
	(_version vef)
	(_time 1739200663604 2025.02.10 18:47:43)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 6e6c6f6e3e393d7864607d353b686b696c68686867)
	(_ent
		(_time 1739200095351)
	)
	(_object
		(_port(_int Clk -1 0 7(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int ReadReg1 0 0 9(_ent(_in))))
		(_port(_int ReadReg2 0 0 10(_ent(_in))))
		(_port(_int WriteReg 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 12(_ent(_in))))
		(_port(_int ReadData1 1 0 13(_ent(_out))))
		(_port(_int ReadData2 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 3)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_sig(_int decoder_out 4 0 24(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(6))(_sens(8)(2))(_mon))))
			(line__28(_arch 1 0 28(_assignment(_trgt(7))(_sens(8)(3))(_mon))))
			(line__31(_arch 2 0 31(_prcs(_simple)(_trgt(9))(_sens(4)))))
			(line__43(_arch 3 0 43(_prcs(_trgt(8(3))(8(2))(8(1))(8(0)))(_sens(0)(9)(1)(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . Behavioral 4 -1)
)
I 000050 55 2359          1739200663827 testbench
(_unit VHDL(registerfile_tb 0 5(testbench 0 8))
	(_version vef)
	(_time 1739200663828 2025.02.10 18:47:43)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 484a4e4a451f1b5e441e5b131d4e4d4f4a4e4e4e41)
	(_ent
		(_time 1739200660331)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int Clk -1 0 12(_ent (_in))))
				(_port(_int RegWrite -1 0 13(_ent (_in))))
				(_port(_int ReadReg1 0 0 14(_ent (_in))))
				(_port(_int ReadReg2 0 0 15(_ent (_in))))
				(_port(_int WriteReg 0 0 16(_ent (_in))))
				(_port(_int WriteData 1 0 17(_ent (_in))))
				(_port(_int ReadData1 1 0 18(_ent (_out))))
				(_port(_int ReadData2 1 0 19(_ent (_out))))
			)
		)
	)
	(_inst uut 0 38(_comp RegisterFile)
		(_port
			((Clk)(Clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
			((WriteReg)(WriteReg))
			((WriteData)(WriteData))
			((ReadData1)(ReadData1))
			((ReadData2)(ReadData2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clk -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int RegWrite -1 0 25(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int ReadReg1 2 0 26(_arch(_uni((_others(i 2)))))))
		(_sig(_int ReadReg2 2 0 27(_arch(_uni((_others(i 2)))))))
		(_sig(_int WriteReg 2 0 28(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int WriteData 3 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int ReadData1 3 0 30(_arch(_uni))))
		(_sig(_int ReadData2 3 0 31(_arch(_uni))))
		(_cnst(_int Clk_period -2 0 34(_arch((ns 4621819117588971520)))))
		(_cnst(_int \Clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 62(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33751555 33751555)
		(770)
		(50528771 50528771)
		(515)
		(771)
	)
	(_model . testbench 3 -1)
)
I 000051 55 1859          1739200698651 Behavioral
(_unit VHDL(registerfile 0 5(behavioral 0 18))
	(_version vef)
	(_time 1739200698652 2025.02.10 18:48:18)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 54070557550307425e5a470f01525153565252525d)
	(_ent
		(_time 1739200095351)
	)
	(_object
		(_port(_int Clk -1 0 7(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int ReadReg1 0 0 9(_ent(_in))))
		(_port(_int ReadReg2 0 0 10(_ent(_in))))
		(_port(_int WriteReg 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 12(_ent(_in))))
		(_port(_int ReadData1 1 0 13(_ent(_out))))
		(_port(_int ReadData2 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 3)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_sig(_int decoder_out 4 0 24(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__28(_arch 1 0 28(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
			(line__31(_arch 2 0 31(_prcs(_simple)(_trgt(9))(_sens(4)))))
			(line__43(_arch 3 0 43(_prcs(_trgt(8(3))(8(2))(8(1))(8(0)))(_sens(0)(1)(5)(9))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . Behavioral 4 -1)
)
I 000050 55 2359          1739200698875 testbench
(_unit VHDL(registerfile_tb 0 5(testbench 0 8))
	(_version vef)
	(_time 1739200698876 2025.02.10 18:48:18)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 2f7c792b7c787c3923793c747a292a282d29292926)
	(_ent
		(_time 1739200660331)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int Clk -1 0 12(_ent (_in))))
				(_port(_int RegWrite -1 0 13(_ent (_in))))
				(_port(_int ReadReg1 0 0 14(_ent (_in))))
				(_port(_int ReadReg2 0 0 15(_ent (_in))))
				(_port(_int WriteReg 0 0 16(_ent (_in))))
				(_port(_int WriteData 1 0 17(_ent (_in))))
				(_port(_int ReadData1 1 0 18(_ent (_out))))
				(_port(_int ReadData2 1 0 19(_ent (_out))))
			)
		)
	)
	(_inst uut 0 38(_comp RegisterFile)
		(_port
			((Clk)(Clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
			((WriteReg)(WriteReg))
			((WriteData)(WriteData))
			((ReadData1)(ReadData1))
			((ReadData2)(ReadData2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clk -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int RegWrite -1 0 25(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int ReadReg1 2 0 26(_arch(_uni((_others(i 2)))))))
		(_sig(_int ReadReg2 2 0 27(_arch(_uni((_others(i 2)))))))
		(_sig(_int WriteReg 2 0 28(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int WriteData 3 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int ReadData1 3 0 30(_arch(_uni))))
		(_sig(_int ReadData2 3 0 31(_arch(_uni))))
		(_cnst(_int Clk_period -2 0 34(_arch((ns 4621819117588971520)))))
		(_cnst(_int \Clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 62(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33751555 33751555)
		(770)
		(50528771 50528771)
		(515)
		(771)
	)
	(_model . testbench 3 -1)
)
I 000050 55 2359          1739200863064 testbench
(_unit VHDL(registerfile_tb 0 5(testbench 0 8))
	(_version vef)
	(_time 1739200863065 2025.02.10 18:51:03)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 8b89dc85dcdcd89d87dd98d0de8d8e8c898d8d8d82)
	(_ent
		(_time 1739200660331)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int Clk -1 0 12(_ent (_in))))
				(_port(_int RegWrite -1 0 13(_ent (_in))))
				(_port(_int ReadReg1 0 0 14(_ent (_in))))
				(_port(_int ReadReg2 0 0 15(_ent (_in))))
				(_port(_int WriteReg 0 0 16(_ent (_in))))
				(_port(_int WriteData 1 0 17(_ent (_in))))
				(_port(_int ReadData1 1 0 18(_ent (_out))))
				(_port(_int ReadData2 1 0 19(_ent (_out))))
			)
		)
	)
	(_inst uut 0 38(_comp RegisterFile)
		(_port
			((Clk)(Clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
			((WriteReg)(WriteReg))
			((WriteData)(WriteData))
			((ReadData1)(ReadData1))
			((ReadData2)(ReadData2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clk -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int RegWrite -1 0 25(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int ReadReg1 2 0 26(_arch(_uni((_others(i 2)))))))
		(_sig(_int ReadReg2 2 0 27(_arch(_uni((_others(i 2)))))))
		(_sig(_int WriteReg 2 0 28(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int WriteData 3 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int ReadData1 3 0 30(_arch(_uni))))
		(_sig(_int ReadData2 3 0 31(_arch(_uni))))
		(_cnst(_int Clk_period -2 0 34(_arch((ns 4621819117588971520)))))
		(_cnst(_int \Clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 62(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33751555 33751555)
		(770)
		(50528771 50528771)
		(515)
		(771)
	)
	(_model . testbench 3 -1)
)
I 000051 55 1859          1739200870470 Behavioral
(_unit VHDL(registerfile 0 5(behavioral 0 18))
	(_version vef)
	(_time 1739200870471 2025.02.10 18:51:10)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 79792978752e2a6f73776a222c7f7c7e7b7f7f7f70)
	(_ent
		(_time 1739200095351)
	)
	(_object
		(_port(_int Clk -1 0 7(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int ReadReg1 0 0 9(_ent(_in))))
		(_port(_int ReadReg2 0 0 10(_ent(_in))))
		(_port(_int WriteReg 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 12(_ent(_in))))
		(_port(_int ReadData1 1 0 13(_ent(_out))))
		(_port(_int ReadData2 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 3)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_sig(_int decoder_out 4 0 24(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(6))(_sens(8)(2))(_mon))))
			(line__28(_arch 1 0 28(_assignment(_trgt(7))(_sens(8)(3))(_mon))))
			(line__31(_arch 2 0 31(_prcs(_simple)(_trgt(9))(_sens(4)))))
			(line__43(_arch 3 0 43(_prcs(_trgt(8(3))(8(2))(8(1))(8(0)))(_sens(0)(9)(1)(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . Behavioral 4 -1)
)
V 000050 55 2359          1739200870696 testbench
(_unit VHDL(registerfile_tb 0 5(testbench 0 8))
	(_version vef)
	(_time 1739200870697 2025.02.10 18:51:10)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 63633263653430756f35703836656664616565656a)
	(_ent
		(_time 1739200660331)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int Clk -1 0 12(_ent (_in))))
				(_port(_int RegWrite -1 0 13(_ent (_in))))
				(_port(_int ReadReg1 0 0 14(_ent (_in))))
				(_port(_int ReadReg2 0 0 15(_ent (_in))))
				(_port(_int WriteReg 0 0 16(_ent (_in))))
				(_port(_int WriteData 1 0 17(_ent (_in))))
				(_port(_int ReadData1 1 0 18(_ent (_out))))
				(_port(_int ReadData2 1 0 19(_ent (_out))))
			)
		)
	)
	(_inst uut 0 38(_comp RegisterFile)
		(_port
			((Clk)(Clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
			((WriteReg)(WriteReg))
			((WriteData)(WriteData))
			((ReadData1)(ReadData1))
			((ReadData2)(ReadData2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clk -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int RegWrite -1 0 25(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int ReadReg1 2 0 26(_arch(_uni((_others(i 2)))))))
		(_sig(_int ReadReg2 2 0 27(_arch(_uni((_others(i 2)))))))
		(_sig(_int WriteReg 2 0 28(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int WriteData 3 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int ReadData1 3 0 30(_arch(_uni))))
		(_sig(_int ReadData2 3 0 31(_arch(_uni))))
		(_cnst(_int Clk_period -2 0 34(_arch((ns 4621819117588971520)))))
		(_cnst(_int \Clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 62(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33751555 33751555)
		(770)
		(50528771 50528771)
		(515)
		(771)
	)
	(_model . testbench 3 -1)
)
I 000056 55 2294          1739201042030 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1739201042031 2025.02.10 18:54:02)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code a3a5a8f4a5f4f0b5aff2b0f8f6a5a6a4a1a5a5a5aa)
	(_ent
		(_time 1739201042028)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int RegWrite -1 0 15(_ent (_in))))
				(_port(_int ReadReg1 0 0 16(_ent (_in))))
				(_port(_int ReadReg2 0 0 17(_ent (_in))))
				(_port(_int WriteReg 0 0 18(_ent (_in))))
				(_port(_int WriteData 1 0 19(_ent (_in))))
				(_port(_int ReadData1 1 0 20(_ent (_out))))
				(_port(_int ReadData2 1 0 21(_ent (_out))))
			)
		)
	)
	(_inst uut 0 42(_comp RegisterFile)
		(_port
			((Clk)(Clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
			((WriteReg)(WriteReg))
			((WriteData)(WriteData))
			((ReadData1)(ReadData1))
			((ReadData2)(ReadData2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clk -1 0 25(_arch(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 27(_array -1((_dto i 1 i 0)))))
		(_sig(_int ReadReg1 2 0 27(_arch(_uni))))
		(_sig(_int ReadReg2 2 0 28(_arch(_uni))))
		(_sig(_int WriteReg 2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int WriteData 3 0 30(_arch(_uni))))
		(_sig(_int ReadData1 3 0 32(_arch(_uni))))
		(_sig(_int ReadData2 3 0 33(_arch(_uni))))
		(_cnst(_int Clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \Clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 67(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33751555 33751555)
		(770)
		(50528771 50528771)
		(515)
		(771)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 418 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 98 (registerfile_tb))
	(_version vef)
	(_time 1739201042041 2025.02.10 18:54:02)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code b3b5bee7b5e5e4a4b7b2a1e9e7b5e6b5b0b5bbb6e5)
	(_arch TB_ARCHITECTURE
		(_inst uut
			(_ent . RegisterFile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000051 55 1859          1739201047941 Behavioral
(_unit VHDL(registerfile 0 5(behavioral 0 18))
	(_version vef)
	(_time 1739201047942 2025.02.10 18:54:07)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code b6b2b4e2b5e1e5a0bcb8a5ede3b0b3b1b4b0b0b0bf)
	(_ent
		(_time 1739200095351)
	)
	(_object
		(_port(_int Clk -1 0 7(_ent(_in)(_event))))
		(_port(_int RegWrite -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int ReadReg1 0 0 9(_ent(_in))))
		(_port(_int ReadReg2 0 0 10(_ent(_in))))
		(_port(_int WriteReg 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int WriteData 1 0 12(_ent(_in))))
		(_port(_int ReadData1 1 0 13(_ent(_out))))
		(_port(_int ReadData2 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 3)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1((_dto i 3 i 0)))))
		(_sig(_int decoder_out 4 0 24(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment(_trgt(6))(_sens(2)(8))(_mon))))
			(line__28(_arch 1 0 28(_assignment(_trgt(7))(_sens(3)(8))(_mon))))
			(line__31(_arch 2 0 31(_prcs(_simple)(_trgt(9))(_sens(4)))))
			(line__43(_arch 3 0 43(_prcs(_trgt(8(3))(8(2))(8(1))(8(0)))(_sens(0)(1)(5)(9))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . Behavioral 4 -1)
)
V 000056 55 2294          1739201048159 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1739201048160 2025.02.10 18:54:08)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 9094939f95c7c3869cc183cbc59695979296969699)
	(_ent
		(_time 1739201042027)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int RegWrite -1 0 15(_ent (_in))))
				(_port(_int ReadReg1 0 0 16(_ent (_in))))
				(_port(_int ReadReg2 0 0 17(_ent (_in))))
				(_port(_int WriteReg 0 0 18(_ent (_in))))
				(_port(_int WriteData 1 0 19(_ent (_in))))
				(_port(_int ReadData1 1 0 20(_ent (_out))))
				(_port(_int ReadData2 1 0 21(_ent (_out))))
			)
		)
	)
	(_inst uut 0 42(_comp RegisterFile)
		(_port
			((Clk)(Clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
			((WriteReg)(WriteReg))
			((WriteData)(WriteData))
			((ReadData1)(ReadData1))
			((ReadData2)(ReadData2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clk -1 0 25(_arch(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 27(_array -1((_dto i 1 i 0)))))
		(_sig(_int ReadReg1 2 0 27(_arch(_uni))))
		(_sig(_int ReadReg2 2 0 28(_arch(_uni))))
		(_sig(_int WriteReg 2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int WriteData 3 0 30(_arch(_uni))))
		(_sig(_int ReadData1 3 0 32(_arch(_uni))))
		(_sig(_int ReadData2 3 0 33(_arch(_uni))))
		(_cnst(_int Clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \Clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 67(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33751555 33751555)
		(770)
		(50528771 50528771)
		(515)
		(771)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000045 55 418 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 98 (registerfile_tb))
	(_version vef)
	(_time 1739201048163 2025.02.10 18:54:08)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 9094959f95c6c787949182cac496c59693969895c6)
	(_arch TB_ARCHITECTURE
		(_inst uut
			(_ent . RegisterFile behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
