###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID atlas)
#  Generated on:      Sat Nov 22 14:45:02 2025
#  Design:            MCU
#  Command:           report_clock_timing \
#    -type skew \
#    -nworst 10 > $REPORT_DIR/$DESIGN_NAME.report_clock_timing.skew.signoff.rpt
###############################################################

  Clock: clk_hfxt
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.057	          	r    timer1/timer_value_reg[6]/CK
       0.014	     0.044	    -0.000	r    timer1/timer_value_reg[21]/CK
            	     0.057	          	r    timer1/timer_value_reg[5]/CK
       0.014	     0.044	    -0.000	r    timer1/timer_value_reg[21]/CK
            	     0.057	          	r    timer1/timer_value_reg[4]/CK
       0.014	     0.044	    -0.000	r    timer1/timer_value_reg[21]/CK
            	     0.057	          	r    timer1/timer_value_reg[3]/CK
       0.014	     0.044	    -0.000	r    timer1/timer_value_reg[21]/CK
            	     0.057	          	r    timer1/timer_value_reg[2]/CK
       0.014	     0.044	    -0.000	r    timer1/timer_value_reg[21]/CK
            	     0.057	          	r    timer1/timer_value_reg[1]/CK
       0.014	     0.044	    -0.000	r    timer1/timer_value_reg[21]/CK
            	     0.057	          	r    timer1/timer_value_reg[0]/CK
       0.014	     0.044	    -0.000	r    timer1/timer_value_reg[21]/CK
            	     0.057	          	r    timer1/timer_value_reg[9]/CK
       0.014	     0.044	    -0.000	r    timer1/timer_value_reg[21]/CK
            	     0.057	          	r    timer1/timer_value_reg[8]/CK
       0.014	     0.044	    -0.000	r    timer1/timer_value_reg[21]/CK
            	     0.057	          	r    timer1/timer_value_reg[7]/CK
       0.014	     0.044	    -0.000	r    timer1/timer_value_reg[21]/CK

  Clock: smclk
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.084	          	ri   spi0/baud_counter_reg[7]/CK
       0.164	    -0.080	    -0.000	ri   spi0/baud_counter_reg[0]/CK
            	     0.084	          	ri   spi0/baud_counter_reg[6]/CK
       0.164	    -0.080	    -0.000	ri   spi0/baud_counter_reg[0]/CK
            	     0.084	          	ri   spi0/baud_counter_reg[5]/CK
       0.164	    -0.080	    -0.000	ri   spi0/baud_counter_reg[0]/CK
            	     0.084	          	ri   spi0/baud_counter_reg[4]/CK
       0.164	    -0.080	    -0.000	ri   spi0/baud_counter_reg[0]/CK
            	     0.084	          	ri   spi0/baud_counter_reg[3]/CK
       0.164	    -0.080	    -0.000	ri   spi0/baud_counter_reg[0]/CK
            	     0.084	          	ri   spi0/baud_counter_reg[2]/CK
       0.164	    -0.080	    -0.000	ri   spi0/baud_counter_reg[0]/CK
            	     0.084	          	ri   spi0/baud_counter_reg[1]/CK
       0.164	    -0.080	    -0.000	ri   spi0/baud_counter_reg[0]/CK
            	     0.111	          	ri   spi1/baud_counter_reg[3]/CK
       0.160	    -0.049	    -0.000	ri   spi1/baud_counter_reg[0]/CK
            	     0.111	          	ri   spi1/baud_counter_reg[2]/CK
       0.160	    -0.049	    -0.000	ri   spi1/baud_counter_reg[0]/CK
            	     0.111	          	ri   spi1/baud_counter_reg[1]/CK
       0.160	    -0.049	    -0.000	ri   spi1/baud_counter_reg[0]/CK

  Clock: clk_scl1
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.037	          	ri   i2c1/SlaveState_reg[2]/CK
       0.037	     0.000	    -0.000	f    i2c1/I2CSOVF_reg/CKN
            	     0.037	          	ri   i2c1/SlaveState_reg[2]/CK
       0.037	     0.000	    -0.000	f    i2c1/SlaveJustAddressed_reg/CKN
            	     0.037	          	ri   i2c1/SlaveState_reg[2]/CK
       0.037	     0.000	    -0.000	f    i2c1/ClearI2CSC_reg/CKN
            	     0.037	          	ri   i2c1/SlaveState_reg[1]/CK
       0.037	     0.000	    -0.000	f    i2c1/I2CSOVF_reg/CKN
            	     0.037	          	ri   i2c1/SlaveState_reg[1]/CK
       0.037	     0.000	    -0.000	f    i2c1/SlaveJustAddressed_reg/CKN
            	     0.037	          	ri   i2c1/SlaveState_reg[1]/CK
       0.037	     0.000	    -0.000	f    i2c1/ClearI2CSC_reg/CKN
            	     0.037	          	ri   i2c1/SlaveState_reg[0]/CK
       0.037	     0.000	    -0.000	f    i2c1/SlaveBit_reg[2]/CKN
            	     0.037	          	ri   i2c1/SlaveState_reg[0]/CK
       0.037	     0.000	    -0.000	f    i2c1/I2CSOVF_reg/CKN
            	     0.037	          	ri   i2c1/SlaveState_reg[0]/CK
       0.037	     0.000	    -0.000	f    i2c1/SlaveJustAddressed_reg/CKN
            	     0.037	          	ri   i2c1/SlaveState_reg[0]/CK
       0.037	     0.000	    -0.000	f    i2c1/ClearI2CSC_reg/CKN

  Clock: clk_cpu
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.057	          	r    system0/read_data_reg[31]/CK
       0.172	    -0.115	    -0.000	r    adddec0/mem_sel_int_reg[2]/CK
            	     0.057	          	r    system0/read_data_reg[31]/CK
       0.172	    -0.115	    -0.000	r    adddec0/mem_sel_int_reg[1]/CK
            	     0.057	          	r    system0/read_data_reg[31]/CK
       0.172	    -0.115	    -0.000	r    adddec0/mem_sel_int_reg[0]/CK
            	     0.057	          	r    system0/read_data_reg[30]/CK
       0.172	    -0.115	    -0.000	r    adddec0/mem_sel_int_reg[2]/CK
            	     0.057	          	r    system0/read_data_reg[29]/CK
       0.172	    -0.115	    -0.000	r    adddec0/mem_sel_int_reg[2]/CK
            	     0.057	          	r    system0/read_data_reg[28]/CK
       0.172	    -0.115	    -0.000	r    adddec0/mem_sel_int_reg[2]/CK
            	     0.057	          	r    system0/read_data_reg[27]/CK
       0.172	    -0.115	    -0.000	r    adddec0/mem_sel_int_reg[2]/CK
            	     0.057	          	r    system0/read_data_reg[26]/CK
       0.172	    -0.115	    -0.000	r    adddec0/mem_sel_int_reg[2]/CK
            	     0.057	          	r    system0/read_data_reg[25]/CK
       0.172	    -0.115	    -0.000	r    adddec0/mem_sel_int_reg[2]/CK
            	     0.057	          	r    system0/read_data_reg[25]/CK
       0.172	    -0.115	    -0.000	r    adddec0/mem_sel_int_reg[1]/CK

  Clock: clk_scl0
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.023	          	ri   i2c0/SlaveState_reg[2]/CK
       0.015	     0.008	    -0.000	ri   i2c0/SlaveFsmSDA_reg/CK
            	     0.023	          	ri   i2c0/SlaveState_reg[1]/CK
       0.015	     0.008	    -0.000	ri   i2c0/SlaveFsmSDA_reg/CK
            	     0.023	          	ri   i2c0/SlaveState_reg[1]/CK
       0.015	     0.008	    -0.000	ri   i2c0/I2CSXC_reg/CK
            	     0.023	          	ri   i2c0/SlaveState_reg[1]/CK
       0.015	     0.008	    -0.000	ri   i2c0/I2CSTXE_reg/CK
            	     0.023	          	ri   i2c0/SlaveState_reg[1]/CK
       0.015	     0.008	    -0.000	ri   i2c0/I2CSNR_reg/CK
            	     0.023	          	ri   i2c0/SlaveState_reg[1]/CK
       0.015	     0.008	    -0.000	ri   i2c0/I2CSA_reg/CK
            	     0.023	          	ri   i2c0/SlaveState_reg[0]/CK
       0.015	     0.008	    -0.000	ri   i2c0/SlaveFsmSDA_reg/CK
            	     0.023	          	ri   i2c0/SlaveState_reg[0]/CK
       0.015	     0.008	    -0.000	ri   i2c0/I2CSTXE_reg/CK
            	     0.023	          	ri   i2c0/SlaveState_reg[0]/CK
       0.015	     0.008	    -0.000	ri   i2c0/I2CSNR_reg/CK
            	     0.023	          	ri   i2c0/SlaveState_reg[0]/CK
       0.015	     0.008	    -0.000	ri   i2c0/I2CSA_reg/CK

  Clock: clk_lfxt
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.054	          	r    timer1/timer_value_reg[6]/CK
       0.014	     0.040	    -0.000	r    timer1/timer_value_reg[21]/CK
            	     0.054	          	r    timer1/timer_value_reg[5]/CK
       0.014	     0.040	    -0.000	r    timer1/timer_value_reg[21]/CK
            	     0.054	          	r    timer1/timer_value_reg[4]/CK
       0.014	     0.040	    -0.000	r    timer1/timer_value_reg[21]/CK
            	     0.054	          	r    timer1/timer_value_reg[3]/CK
       0.014	     0.040	    -0.000	r    timer1/timer_value_reg[21]/CK
            	     0.054	          	r    timer1/timer_value_reg[2]/CK
       0.014	     0.040	    -0.000	r    timer1/timer_value_reg[21]/CK
            	     0.054	          	r    timer1/timer_value_reg[1]/CK
       0.014	     0.040	    -0.000	r    timer1/timer_value_reg[21]/CK
            	     0.054	          	r    timer1/timer_value_reg[0]/CK
       0.014	     0.040	    -0.000	r    timer1/timer_value_reg[21]/CK
            	     0.054	          	r    timer1/timer_value_reg[9]/CK
       0.014	     0.040	    -0.000	r    timer1/timer_value_reg[21]/CK
            	     0.054	          	r    timer1/timer_value_reg[8]/CK
       0.014	     0.040	    -0.000	r    timer1/timer_value_reg[21]/CK
            	     0.054	          	r    timer1/timer_value_reg[7]/CK
       0.014	     0.040	    -0.000	r    timer1/timer_value_reg[21]/CK

  Clock: clk_sck1
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.026	          	ri   spi1/s_counter_reg[5]/CK
       0.027	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[4]/CK
            	     0.026	          	ri   spi1/s_counter_reg[5]/CK
       0.027	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[3]/CK
            	     0.026	          	ri   spi1/s_counter_reg[4]/CK
       0.027	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[4]/CK
            	     0.026	          	ri   spi1/s_counter_reg[4]/CK
       0.027	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[3]/CK
            	     0.026	          	ri   spi1/s_counter_reg[3]/CK
       0.027	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[4]/CK
            	     0.026	          	ri   spi1/s_counter_reg[3]/CK
       0.027	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[3]/CK
            	     0.026	          	ri   spi1/s_counter_reg[2]/CK
       0.027	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[4]/CK
            	     0.026	          	ri   spi1/s_counter_reg[2]/CK
       0.027	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[3]/CK
            	     0.026	          	ri   spi1/s_counter_reg[1]/CK
       0.027	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[4]/CK
            	     0.026	          	ri   spi1/s_counter_reg[1]/CK
       0.027	    -0.001	    -0.000	r    spi1/s_tx_sreg_reg[3]/CK

  Clock: mclk
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.046	          	r    core/datapath_inst/amo_addr_reg_reg[28]/CK
       0.160	    -0.114	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.046	          	r    core/datapath_inst/amo_addr_reg_reg[27]/CK
       0.160	    -0.114	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.046	          	r    core/datapath_inst/amo_addr_reg_reg[23]/CK
       0.160	    -0.114	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.046	          	r    core/datapath_inst/amo_addr_reg_reg[21]/CK
       0.160	    -0.114	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.046	          	r    core/datapath_inst/amo_addr_reg_reg[13]/CK
       0.160	    -0.114	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.046	          	r    core/datapath_inst/amo_addr_reg_reg[11]/CK
       0.160	    -0.114	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.046	          	r    core/datapath_inst/amo_addr_reg_reg[9]/CK
       0.160	    -0.114	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.046	          	r    core/datapath_inst/amo_addr_reg_reg[6]/CK
       0.160	    -0.114	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.046	          	r    core/datapath_inst/amo_addr_reg_reg[4]/CK
       0.160	    -0.114	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.046	          	r    core/datapath_inst/amo_addr_reg_reg[1]/CK
       0.160	    -0.114	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK

  Clock: clk_sck0
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.045	          	ri   spi0/s_counter_reg[5]/CK
       0.031	     0.003	    -0.012	r    spi0/s_tx_sreg_reg[12]/CK
            	     0.045	          	ri   spi0/s_counter_reg[5]/CK
       0.031	     0.003	    -0.012	r    spi0/s_tx_sreg_reg[10]/CK
            	     0.045	          	ri   spi0/s_counter_reg[4]/CK
       0.031	     0.003	    -0.012	r    spi0/s_tx_sreg_reg[12]/CK
            	     0.045	          	ri   spi0/s_counter_reg[4]/CK
       0.031	     0.003	    -0.012	r    spi0/s_tx_sreg_reg[10]/CK
            	     0.045	          	ri   spi0/s_counter_reg[3]/CK
       0.031	     0.003	    -0.012	r    spi0/s_tx_sreg_reg[12]/CK
            	     0.045	          	ri   spi0/s_counter_reg[3]/CK
       0.031	     0.003	    -0.012	r    spi0/s_tx_sreg_reg[10]/CK
            	     0.045	          	ri   spi0/s_counter_reg[2]/CK
       0.031	     0.003	    -0.012	r    spi0/s_tx_sreg_reg[12]/CK
            	     0.045	          	ri   spi0/s_counter_reg[2]/CK
       0.031	     0.003	    -0.012	r    spi0/s_tx_sreg_reg[10]/CK
            	     0.045	          	ri   spi0/s_counter_reg[1]/CK
       0.031	     0.003	    -0.012	r    spi0/s_tx_sreg_reg[12]/CK
            	     0.045	          	ri   spi0/s_counter_reg[1]/CK
       0.031	     0.003	    -0.012	r    spi0/s_tx_sreg_reg[10]/CK

