Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Single-Ended I/O,PLLs and CCCs,Chip Globals,MSS,HS USB
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTIO1/Primitives,32,18,0,0,0,0,0
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTO01/Primitives,73,41,0,0,0,0,0
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/CUARTOO1/Primitives,24,19,0,0,0,0,0
CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTlOlI/Primitives,6,9,0,0,0,0,0
CoreUARTapb_C0_0/CoreUARTapb_C0_0/Primitives,21,24,0,0,0,0,0
EvalSandbox_MSS_0/CCC_0/Primitives,0,0,0,1,1,0,0
EvalSandbox_MSS_0/CoreAPB3_0/Primitives,2,0,0,0,0,0,0
EvalSandbox_MSS_0/CoreAPB3_0/u_mux_p_to_b3/Primitives,22,0,0,0,0,0,0
EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/Primitives,134,0,0,0,1,1,0
IO_C0_0/IO_C0_0/Primitives,0,0,4,0,0,0,0
IO_C1_0/IO_C1_0/Primitives,0,0,1,0,0,0,0
IO_UartTx_0/IO_UartTx_0/Primitives,0,0,1,0,0,0,0
Primitives/Primitives,3,0,52,0,0,0,0
SpiMasterPorts_0/Primitives,88,76,0,0,0,0,0
SpiMasterPorts_1/Primitives,88,76,0,0,0,0,0
SpiMasterPorts_2/Primitives,87,76,0,0,0,0,0
SpiMasterPorts_3/Primitives,88,76,0,0,0,0,0
SpiMasterPorts_4/Primitives,87,76,0,0,0,0,0
SpiMasterPorts_5/Primitives,88,76,0,0,0,0,0
