<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: clocking block with signals test
should_fail: 0
tags: 14.3
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-14
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-14/14.3--clocking-block-signals.sv.html" target="file-frame">tests/chapter-14/14.3--clocking-block-signals.sv</a>
time_elapsed: 0.088s
ram usage: 11584 KB
</pre>
<pre class="log">

%Error: <a href="../../../tests/chapter-14/14.3--clocking-block-signals.sv.html#l-14" target="file-frame">tests/chapter-14/14.3--clocking-block-signals.sv:14</a>: syntax error, unexpected clocking
clocking ck1 @(posedge clk);
^~~~~~~~
%Error: <a href="../../../tests/chapter-14/14.3--clocking-block-signals.sv.html#l-18" target="file-frame">tests/chapter-14/14.3--clocking-block-signals.sv:18</a>: syntax error, unexpected &#39;#&#39;, expecting IDENTIFIER or do or final
 output #3ns c;
        ^
%Error: Cannot continue

</pre>
</body>