# A subset of RISC-V architecture implementation for low-resource FPGA 
A tiny version of RISC-V for low-resource FPGA developed by the Integrated System Design lab, School of Electronics, KIIT University
