{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479959617442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479959617443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 00:53:37 2016 " "Processing started: Thu Nov 24 00:53:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479959617443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959617443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959617443 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1479959617739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "/home/pedro/Mips/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479959633167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "/home/pedro/Mips/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479959633167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.sv 1 1 " "Found 1 design units, including 1 entities, in source file signext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.sv" "" { Text "/home/pedro/Mips/signext.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479959633168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.sv 1 1 " "Found 1 design units, including 1 entities, in source file sl2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "sl2.sv" "" { Text "/home/pedro/Mips/sl2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479959633168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "/home/pedro/Mips/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479959633169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/pedro/Mips/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479959633169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludeco " "Found entity 1: aludeco" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479959633170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.sv" "" { Text "/home/pedro/Mips/maindec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479959633171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "/home/pedro/Mips/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479959633172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479959633172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633172 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479959633233 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(7) " "Verilog HDL assignment warning at alu.sv(7): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479959633234 "|alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.sv(11) " "Verilog HDL Case Statement warning at alu.sv(11): incomplete case statement has no default case item" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1479959633235 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] alu.sv(11) " "Inferred latch for \"y\[0\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633236 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] alu.sv(11) " "Inferred latch for \"y\[1\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633236 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] alu.sv(11) " "Inferred latch for \"y\[2\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633236 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] alu.sv(11) " "Inferred latch for \"y\[3\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633236 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] alu.sv(11) " "Inferred latch for \"y\[4\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633236 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] alu.sv(11) " "Inferred latch for \"y\[5\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633236 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] alu.sv(11) " "Inferred latch for \"y\[6\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633237 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] alu.sv(11) " "Inferred latch for \"y\[7\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633237 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] alu.sv(11) " "Inferred latch for \"y\[8\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633237 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] alu.sv(11) " "Inferred latch for \"y\[9\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633237 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] alu.sv(11) " "Inferred latch for \"y\[10\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633237 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] alu.sv(11) " "Inferred latch for \"y\[11\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633237 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] alu.sv(11) " "Inferred latch for \"y\[12\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633237 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] alu.sv(11) " "Inferred latch for \"y\[13\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633237 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] alu.sv(11) " "Inferred latch for \"y\[14\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633237 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] alu.sv(11) " "Inferred latch for \"y\[15\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633237 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] alu.sv(11) " "Inferred latch for \"y\[16\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633237 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] alu.sv(11) " "Inferred latch for \"y\[17\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633237 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] alu.sv(11) " "Inferred latch for \"y\[18\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633237 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] alu.sv(11) " "Inferred latch for \"y\[19\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633238 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] alu.sv(11) " "Inferred latch for \"y\[20\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633238 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] alu.sv(11) " "Inferred latch for \"y\[21\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633238 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] alu.sv(11) " "Inferred latch for \"y\[22\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633238 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] alu.sv(11) " "Inferred latch for \"y\[23\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633238 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] alu.sv(11) " "Inferred latch for \"y\[24\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633238 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] alu.sv(11) " "Inferred latch for \"y\[25\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633238 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] alu.sv(11) " "Inferred latch for \"y\[26\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633238 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] alu.sv(11) " "Inferred latch for \"y\[27\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633238 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] alu.sv(11) " "Inferred latch for \"y\[28\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633238 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] alu.sv(11) " "Inferred latch for \"y\[29\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633238 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] alu.sv(11) " "Inferred latch for \"y\[30\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633238 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] alu.sv(11) " "Inferred latch for \"y\[31\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959633239 "|alu"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[0\]\$latch " "Latch y\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633621 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[1\]\$latch " "Latch y\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633621 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[2\]\$latch " "Latch y\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633621 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[3\]\$latch " "Latch y\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633621 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[4\]\$latch " "Latch y\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633621 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[5\]\$latch " "Latch y\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633621 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[6\]\$latch " "Latch y\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633621 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[7\]\$latch " "Latch y\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633621 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[8\]\$latch " "Latch y\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633621 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[9\]\$latch " "Latch y\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633621 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[10\]\$latch " "Latch y\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633622 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[11\]\$latch " "Latch y\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633622 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[12\]\$latch " "Latch y\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633622 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[13\]\$latch " "Latch y\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633622 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[14\]\$latch " "Latch y\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633622 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[15\]\$latch " "Latch y\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633622 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[16\]\$latch " "Latch y\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633622 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[17\]\$latch " "Latch y\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633622 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[18\]\$latch " "Latch y\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633622 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[19\]\$latch " "Latch y\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633622 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[20\]\$latch " "Latch y\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633622 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[21\]\$latch " "Latch y\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633622 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[22\]\$latch " "Latch y\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633622 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[23\]\$latch " "Latch y\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633622 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[24\]\$latch " "Latch y\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633622 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[25\]\$latch " "Latch y\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633623 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[26\]\$latch " "Latch y\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633623 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[27\]\$latch " "Latch y\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633623 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[28\]\$latch " "Latch y\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633623 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[29\]\$latch " "Latch y\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633623 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[30\]\$latch " "Latch y\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633623 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[31\]\$latch " "Latch y\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479959633623 ""}  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479959633623 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1479959633898 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1479959634193 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479959634193 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "249 " "Implemented 249 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1479959634249 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1479959634249 ""} { "Info" "ICUT_CUT_TM_LCELLS" "149 " "Implemented 149 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1479959634249 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1479959634249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1287 " "Peak virtual memory: 1287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479959634259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 24 00:53:54 2016 " "Processing ended: Thu Nov 24 00:53:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479959634259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479959634259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479959634259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959634259 ""}
