PROJECT: Module_Pll27MHz
		working_path: "C:/Project/2020/Refael/Lightning/Vhdl/Ver2_1/Implementation/ecp5um-85F_PCIeBasic/Pll27MHz/Module_Pll27MHz/syn_results"
		module: Module_Pll27MHz
		verilog_file_list: "C:/Project/2020/Refael/Lightning/Vhdl/Ver2_1/Implementation/ecp5um-85F_PCIeBasic/Pll27MHz/Module_Pll27MHz/Module_Pll27MHz.vhd"
		vlog_std_v2001: true
		constraint_file_name: "C:/Project/2020/Refael/Lightning/Vhdl/Ver2_1/Implementation/ecp5um-85F_PCIeBasic/Pll27MHz/Module_Pll27MHz/Module_Pll27MHz.fdc"
		suffix_name: edn
		output_file_name: Module_Pll27MHz
		write_prf: true
		disable_io_insertion: true
		force_gsr: false
		frequency: 100
		fanout_limit: 50
		retiming: false
		pipe: false
		part: LFE5UM5G-85F
		speed_grade: 8
		
