# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../halfad_df.srcs/sources_1/new/halfad_df.vhd" \
"../../../../halfad_df.srcs/sim_1/new/halfad_df_tb.vhd" \

# Do not sort compile order
nosort
