D:/Documents/Eclipse/VHDL/VLSILab2/NewScheme1/tb_shiftreg.vhd {0 {vcom -work work -2002 -explicit -stats=none D:/Documents/Eclipse/VHDL/VLSILab2/NewScheme1/tb_shiftreg.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity E
-- Compiling architecture A of E
-- Compiling configuration CFG_tb_shiftreg_BEHAVIORAL
-- Loading entity E
-- Loading architecture A of E
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity ShiftReg32Bit
** Error: (vcom-11) Could not find work.cfg_shiftreg_behavioral.

** Error (suppressible): D:/Documents/Eclipse/VHDL/VLSILab2/NewScheme1/tb_shiftreg.vhd(121): (vcom-1195) Cannot find expanded name "work.CFG_SHIFTREG_BEHAVIORAL".

** Error: D:/Documents/Eclipse/VHDL/VLSILab2/NewScheme1/tb_shiftreg.vhd(121): (vcom-1106) Name (expanded name) is not a configuration name.

** Error: D:/Documents/Eclipse/VHDL/VLSILab2/NewScheme1/tb_shiftreg.vhd(121): Unknown expanded name.
** Error: D:/Documents/Eclipse/VHDL/VLSILab2/NewScheme1/tb_shiftreg.vhd(128): VHDL Compiler exiting

} {16.0 17.0 20.0 21.0 22.0 24.0} {}} D:/Documents/Eclipse/VHDL/VLSILab2/NewScheme1/RegNBit.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Documents/Eclipse/VHDL/VLSILab2/NewScheme1/RegNBit.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity RegNBit
-- Compiling architecture arch of RegNBit

} {} {}}
