Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Oct  4 21:09:26 2022
| Host         : LAPTOP-799OM31Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab3_1_control_sets_placed.rpt
| Design       : lab3_1
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   121 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              67 |           29 |
| No           | No                    | Yes                    |              16 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------+------------------+------------------+----------------+
|        Clock Signal       |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------+--------------------+------------------+------------------+----------------+
|  next_led_reg[13]_i_2_n_0 |                    |                  |                1 |              1 |
|  next_led_reg[12]_i_2_n_0 |                    |                  |                1 |              1 |
|  next_led_reg[3]_i_2_n_0  |                    |                  |                1 |              1 |
|  next_led_reg[5]_i_2_n_0  |                    |                  |                1 |              1 |
|  next_led_reg[8]_i_2_n_0  |                    |                  |                1 |              1 |
|  next_led_reg[0]_i_2_n_0  |                    |                  |                1 |              1 |
|  next_led_reg[9]_i_2_n_0  |                    |                  |                1 |              1 |
|  next_led_reg[6]_i_2_n_0  |                    |                  |                1 |              1 |
|  next_led_reg[10]_i_2_n_0 |                    |                  |                1 |              1 |
|  next_led_reg[1]_i_2_n_0  |                    |                  |                1 |              1 |
|  next_led_reg[2]_i_2_n_0  |                    |                  |                1 |              1 |
|  next_led_reg[4]_i_2_n_0  |                    |                  |                1 |              1 |
|  next_led_reg[7]_i_2_n_0  |                    |                  |                1 |              1 |
|  next_led_reg[11]_i_2_n_0 |                    |                  |                1 |              1 |
|  next_led_reg[15]_i_2_n_0 |                    |                  |                1 |              1 |
|  next_led_reg[14]_i_2_n_0 |                    |                  |                1 |              1 |
|  clkDivBy27/num_reg[26]_0 | counter[3]_i_1_n_0 | rst_IBUF         |                1 |              4 |
|  clkDivBy27/num_reg[26]_0 |                    | rst_IBUF         |                6 |             16 |
|  clk_IBUF_BUFG            |                    |                  |               13 |             51 |
+---------------------------+--------------------+------------------+------------------+----------------+


