<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/devel/yard-ice/fpga/lattice/rev2/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package textio
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body textio
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package std_logic_textio
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body std_logic_textio
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package std_logic_misc
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body std_logic_misc
INFO - ./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package math_real
INFO - ./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body math_real
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.vhd
(VHDL-1481) Analyzing VHDL file C:/devel/yard-ice/src/fpga/counter.vhdl
INFO - C:/devel/yard-ice/src/fpga/counter.vhdl(30,8-30,15) (VHDL-1012) analyzing entity counter
INFO - C:/devel/yard-ice/src/fpga/counter.vhdl(59,14-59,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/devel/yard-ice/src/fpga/syncfifo.vhdl
INFO - C:/devel/yard-ice/src/fpga/syncfifo.vhdl(31,8-31,16) (VHDL-1012) analyzing entity syncfifo
INFO - C:/devel/yard-ice/src/fpga/syncfifo.vhdl(53,14-53,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/devel/yard-ice/src/fpga/cram_adaptor.vhdl
INFO - C:/devel/yard-ice/src/fpga/cram_adaptor.vhdl(35,8-35,20) (VHDL-1012) analyzing entity cram_adaptor
INFO - C:/devel/yard-ice/src/fpga/cram_adaptor.vhdl(74,14-74,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/devel/yard-ice/src/fpga/dpram.vhdl
INFO - C:/devel/yard-ice/src/fpga/dpram.vhdl(30,8-30,13) (VHDL-1012) analyzing entity dpram
INFO - C:/devel/yard-ice/src/fpga/dpram.vhdl(50,14-50,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/devel/yard-ice/src/fpga/jtag_clk_scaler.vhdl
INFO - C:/devel/yard-ice/src/fpga/jtag_clk_scaler.vhdl(31,8-31,23) (VHDL-1012) analyzing entity jtag_clk_scaler
INFO - C:/devel/yard-ice/src/fpga/jtag_clk_scaler.vhdl(51,14-51,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/devel/yard-ice/src/fpga/jtag_counter.vhdl
INFO - C:/devel/yard-ice/src/fpga/jtag_counter.vhdl(30,8-30,20) (VHDL-1012) analyzing entity jtag_counter
INFO - C:/devel/yard-ice/src/fpga/jtag_counter.vhdl(59,14-59,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/devel/yard-ice/src/fpga/jtag_cmem.vhdl
INFO - C:/devel/yard-ice/src/fpga/jtag_cmem.vhdl(33,8-33,19) (VHDL-1012) analyzing entity jtag_cram16
INFO - C:/devel/yard-ice/src/fpga/jtag_cmem.vhdl(57,14-57,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/devel/yard-ice/src/fpga/jtag_desc_ram.vhdl
INFO - C:/devel/yard-ice/src/fpga/jtag_desc_ram.vhdl(6,8-6,21) (VHDL-1012) analyzing entity jtag_desc_ram
INFO - C:/devel/yard-ice/src/fpga/jtag_desc_ram.vhdl(27,14-27,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/devel/yard-ice/src/fpga/jtag_enh_ckgen.vhdl
INFO - C:/devel/yard-ice/src/fpga/jtag_enh_ckgen.vhdl(30,8-30,22) (VHDL-1012) analyzing entity jtag_enh_ckgen
INFO - C:/devel/yard-ice/src/fpga/jtag_enh_ckgen.vhdl(61,14-61,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/devel/yard-ice/src/fpga/jtag_enh_ecu.vhdl
INFO - C:/devel/yard-ice/src/fpga/jtag_enh_ecu.vhdl(69,8-69,20) (VHDL-1012) analyzing entity jtag_enh_ecu
INFO - C:/devel/yard-ice/src/fpga/jtag_enh_ecu.vhdl(125,14-125,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/devel/yard-ice/src/fpga/jtag_enh_io.vhdl
INFO - C:/devel/yard-ice/src/fpga/jtag_enh_io.vhdl(30,8-30,19) (VHDL-1012) analyzing entity jtag_enh_io
INFO - C:/devel/yard-ice/src/fpga/jtag_enh_io.vhdl(59,14-59,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/devel/yard-ice/src/fpga/jtag_enh_rx.vhdl
INFO - C:/devel/yard-ice/src/fpga/jtag_enh_rx.vhdl(31,8-31,19) (VHDL-1012) analyzing entity jtag_enh_rx
INFO - C:/devel/yard-ice/src/fpga/jtag_enh_rx.vhdl(86,14-86,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/devel/yard-ice/src/fpga/jtag_enh_shift_ctrl.vhdl
INFO - C:/devel/yard-ice/src/fpga/jtag_enh_shift_ctrl.vhdl(31,8-31,27) (VHDL-1012) analyzing entity jtag_enh_shift_ctrl
INFO - C:/devel/yard-ice/src/fpga/jtag_enh_shift_ctrl.vhdl(72,14-72,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/devel/yard-ice/src/fpga/jtag_enh_tx.vhdl
INFO - C:/devel/yard-ice/src/fpga/jtag_enh_tx.vhdl(31,8-31,19) (VHDL-1012) analyzing entity jtag_enh_tx
INFO - C:/devel/yard-ice/src/fpga/jtag_enh_tx.vhdl(70,14-70,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/devel/yard-ice/src/fpga/jtag_enh_shifter.vhdl
INFO - C:/devel/yard-ice/src/fpga/jtag_enh_shifter.vhdl(35,8-35,24) (VHDL-1012) analyzing entity jtag_enh_shifter
INFO - C:/devel/yard-ice/src/fpga/jtag_enh_shifter.vhdl(130,14-130,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file C:/devel/yard-ice/src/fpga/jtag_io_dpram.vhdl
INFO - C:/devel/yard-ice/src/fpga/jtag_io_dpram.vhdl(30,8-30,21) (VHDL-1012) analyzing entity jtag_io_dpram
INFO - C:/devel/yard-ice/src/fpga/jtag_io_dpram.vhdl(50,14-50,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/devel/yard-ice/src/fpga/jtag_led_drv.vhdl
INFO - C:/devel/yard-ice/src/fpga/jtag_led_drv.vhdl(31,8-31,20) (VHDL-1012) analyzing entity jtag_led_drv
INFO - C:/devel/yard-ice/src/fpga/jtag_led_drv.vhdl(56,14-56,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/devel/yard-ice/src/fpga/jtag_reg.vhdl
INFO - C:/devel/yard-ice/src/fpga/jtag_reg.vhdl(30,8-30,16) (VHDL-1012) analyzing entity jtag_reg
INFO - C:/devel/yard-ice/src/fpga/jtag_reg.vhdl(59,14-59,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/devel/yard-ice/src/fpga/sram.vhdl
INFO - C:/devel/yard-ice/src/fpga/sram.vhdl(30,8-30,12) (VHDL-1012) analyzing entity sram
INFO - C:/devel/yard-ice/src/fpga/sram.vhdl(46,14-46,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(14,8-14,15) (VHDL-1012) analyzing entity ddr_phy
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(62,14-62,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file C:/devel/yard-ice/fpga/lattice/vhdl/ddr_sdram_dual.vhdl
INFO - C:/devel/yard-ice/fpga/lattice/vhdl/ddr_sdram_dual.vhdl(67,8-67,22) (VHDL-1012) analyzing entity ddr_sdram_dual
INFO - C:/devel/yard-ice/fpga/lattice/vhdl/ddr_sdram_dual.vhdl(131,14-131,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/devel/yard-ice/src/fpga/yard_ice.vhdl
INFO - C:/devel/yard-ice/src/fpga/yard_ice.vhdl(66,8-66,16) (VHDL-1012) analyzing entity yard_ice
INFO - C:/devel/yard-ice/src/fpga/yard_ice.vhdl(123,14-123,23) (VHDL-1010) analyzing architecture structure
INFO - C:/devel/yard-ice/src/fpga/jtag_cmem.vhdl(33,8-33,19) (VHDL-1067) elaborating jtag_cram16(rtl)
INFO - C:/devel/yard-ice/src/fpga/jtag_counter.vhdl(30,8-30,20) (VHDL-1067) elaborating jtag_counter_uniq_0(rtl)
INFO - C:/devel/yard-ice/src/fpga/jtag_io_dpram.vhdl(30,8-30,21) (VHDL-1067) elaborating jtag_io_dpram(rtl)
INFO - C:/devel/yard-ice/src/fpga/sram.vhdl(30,8-30,12) (VHDL-1067) elaborating sram(rtl)
INFO - C:/devel/yard-ice/src/fpga/yard_ice.vhdl(66,8-66,16) (VHDL-1067) elaborating yard_ice(structure)
INFO - C:/devel/yard-ice/src/fpga/cram_adaptor.vhdl(35,8-35,20) (VHDL-1067) elaborating cram_adaptor_uniq_0(rtl)
INFO - C:/devel/yard-ice/src/fpga/counter.vhdl(30,8-30,15) (VHDL-1067) elaborating counter_uniq_0(rtl)
INFO - C:/devel/yard-ice/src/fpga/syncfifo.vhdl(31,8-31,16) (VHDL-1067) elaborating syncfifo_uniq_0(rtl)
WARNING - C:/devel/yard-ice/src/fpga/syncfifo.vhdl(78,9-78,17) (VHDL-1037) case statement does not cover all choices. 'others' clause is needed
WARNING - C:/devel/yard-ice/src/fpga/syncfifo.vhdl(84,9-84,17) (VHDL-1037) case statement does not cover all choices. 'others' clause is needed
INFO - C:/devel/yard-ice/src/fpga/jtag_reg.vhdl(30,8-30,16) (VHDL-1067) elaborating jtag_reg_uniq_0(rtl)
INFO - C:/devel/yard-ice/src/fpga/jtag_reg.vhdl(30,8-30,16) (VHDL-1067) elaborating jtag_reg_uniq_1(rtl)
INFO - C:/devel/yard-ice/src/fpga/jtag_reg.vhdl(30,8-30,16) (VHDL-1067) elaborating jtag_reg_uniq_2(rtl)
INFO - C:/devel/yard-ice/src/fpga/counter.vhdl(30,8-30,15) (VHDL-1067) elaborating counter_uniq_1(rtl)
INFO - C:/devel/yard-ice/src/fpga/jtag_reg.vhdl(30,8-30,16) (VHDL-1067) elaborating jtag_reg_uniq_3(rtl)
INFO - C:/devel/yard-ice/src/fpga/jtag_reg.vhdl(30,8-30,16) (VHDL-1067) elaborating jtag_reg_uniq_4(rtl)
INFO - C:/devel/yard-ice/src/fpga/jtag_reg.vhdl(30,8-30,16) (VHDL-1067) elaborating jtag_reg_uniq_5(rtl)
INFO - C:/devel/yard-ice/src/fpga/jtag_reg.vhdl(30,8-30,16) (VHDL-1067) elaborating jtag_reg_uniq_6(rtl)
INFO - C:/devel/yard-ice/src/fpga/jtag_reg.vhdl(30,8-30,16) (VHDL-1067) elaborating jtag_reg_uniq_7(rtl)
INFO - C:/devel/yard-ice/src/fpga/jtag_reg.vhdl(30,8-30,16) (VHDL-1067) elaborating jtag_reg_uniq_8(rtl)
INFO - C:/devel/yard-ice/src/fpga/jtag_reg.vhdl(30,8-30,16) (VHDL-1067) elaborating jtag_reg_uniq_9(rtl)
INFO - C:/devel/yard-ice/src/fpga/jtag_desc_ram.vhdl(6,8-6,21) (VHDL-1067) elaborating jtag_desc_ram_uniq_0(rtl)
INFO - C:/devel/yard-ice/src/fpga/dpram.vhdl(30,8-30,13) (VHDL-1067) elaborating dpram_uniq_0(rtl)
INFO - C:/devel/yard-ice/src/fpga/dpram.vhdl(30,8-30,13) (VHDL-1067) elaborating dpram_uniq_1(rtl)
INFO - C:/devel/yard-ice/src/fpga/dpram.vhdl(30,8-30,13) (VHDL-1067) elaborating dpram_uniq_2(rtl)
INFO - C:/devel/yard-ice/src/fpga/dpram.vhdl(30,8-30,13) (VHDL-1067) elaborating dpram_uniq_3(rtl)
INFO - C:/devel/yard-ice/src/fpga/jtag_enh_shifter.vhdl(35,8-35,24) (VHDL-1067) elaborating jtag_enh_shifter_uniq_0(structure)
INFO - C:/devel/yard-ice/src/fpga/jtag_enh_ckgen.vhdl(30,8-30,22) (VHDL-1067) elaborating jtag_enh_ckgen_uniq_0(rtl)
INFO - C:/devel/yard-ice/src/fpga/jtag_enh_io.vhdl(30,8-30,19) (VHDL-1067) elaborating jtag_enh_io_uniq_0(rtl)
INFO - C:/devel/yard-ice/src/fpga/jtag_enh_tx.vhdl(31,8-31,19) (VHDL-1067) elaborating jtag_enh_tx_uniq_0(rtl)
INFO - C:/devel/yard-ice/src/fpga/jtag_enh_rx.vhdl(31,8-31,19) (VHDL-1067) elaborating jtag_enh_rx_uniq_0(rtl)
INFO - C:/devel/yard-ice/src/fpga/jtag_enh_shift_ctrl.vhdl(31,8-31,27) (VHDL-1067) elaborating jtag_enh_shift_ctrl_uniq_0(rtl)
INFO - C:/devel/yard-ice/src/fpga/jtag_enh_ecu.vhdl(69,8-69,20) (VHDL-1067) elaborating jtag_enh_ecu_uniq_0(rtl)
INFO - C:/devel/yard-ice/src/fpga/jtag_clk_scaler.vhdl(31,8-31,23) (VHDL-1067) elaborating jtag_clk_scaler_uniq_0(rtl)
INFO - C:/devel/yard-ice/src/fpga/jtag_clk_scaler.vhdl(31,8-31,23) (VHDL-1067) elaborating jtag_clk_scaler_uniq_1(rtl)
INFO - C:/devel/yard-ice/src/fpga/jtag_clk_scaler.vhdl(31,8-31,23) (VHDL-1067) elaborating jtag_clk_scaler_uniq_2(rtl)
INFO - C:/devel/yard-ice/src/fpga/jtag_led_drv.vhdl(31,8-31,20) (VHDL-1067) elaborating jtag_led_drv_uniq_0(rtl)
INFO - C:/devel/yard-ice/src/fpga/jtag_led_drv.vhdl(31,8-31,20) (VHDL-1067) elaborating jtag_led_drv_uniq_1(rtl)
INFO - C:/devel/yard-ice/fpga/lattice/vhdl/ddr_sdram_dual.vhdl(67,8-67,22) (VHDL-1067) elaborating ddr_sdram_dual_uniq_0(rtl)
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(14,8-14,15) (VHDL-1067) elaborating ddr_phy_uniq_0(Structure)
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(356,5-357,44) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,8-857,10) (VERI-1018) compiling module OB_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_1'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(356,5-357,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(359,5-361,27) (VHDL-1399) going to verilog side to elaborate module OFS1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,8-891,16) (VERI-1018) compiling module OFS1P3DX_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_1'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(359,5-361,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(363,5-364,44) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,8-857,10) (VERI-1018) compiling module OB_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_2'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(363,5-364,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(366,5-367,44) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,8-857,10) (VERI-1018) compiling module OB_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_3'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(366,5-367,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(369,5-371,27) (VHDL-1399) going to verilog side to elaborate module OFS1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,8-891,16) (VERI-1018) compiling module OFS1P3DX_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_2'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(369,5-371,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(373,5-375,27) (VHDL-1399) going to verilog side to elaborate module OFS1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,8-891,16) (VERI-1018) compiling module OFS1P3DX_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_3'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(373,5-375,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(377,5-378,40) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,8-857,10) (VERI-1018) compiling module OB_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_4'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(377,5-378,40) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(380,5-382,26) (VHDL-1399) going to verilog side to elaborate module OFS1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,8-891,16) (VERI-1018) compiling module OFS1P3DX_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_4'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(380,5-382,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(384,5-385,42) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,8-857,10) (VERI-1018) compiling module OB_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_5'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(384,5-385,42) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(387,5-389,27) (VHDL-1399) going to verilog side to elaborate module OFS1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,8-891,16) (VERI-1018) compiling module OFS1P3DX_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_5'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(387,5-389,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(391,5-392,42) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,8-857,10) (VERI-1018) compiling module OB_uniq_6
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_6'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(391,5-392,42) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(394,5-396,27) (VHDL-1399) going to verilog side to elaborate module OFS1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,8-891,16) (VERI-1018) compiling module OFS1P3DX_uniq_6
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_6'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(394,5-396,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(398,5-399,42) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,8-857,10) (VERI-1018) compiling module OB_uniq_7
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_7'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(398,5-399,42) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(401,5-402,42) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,8-857,10) (VERI-1018) compiling module OB_uniq_8
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_8'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(401,5-402,42) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(404,5-406,26) (VHDL-1399) going to verilog side to elaborate module OFS1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,8-891,16) (VERI-1018) compiling module OFS1P3DX_uniq_7
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_7'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(404,5-406,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(408,5-410,26) (VHDL-1399) going to verilog side to elaborate module OFS1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,8-891,16) (VERI-1018) compiling module OFS1P3DX_uniq_8
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_8'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(408,5-410,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(412,5-413,48) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,8-857,10) (VERI-1018) compiling module OB_uniq_9
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_9'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(412,5-413,48) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(415,5-416,48) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,8-857,10) (VERI-1018) compiling module OB_uniq_10
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_10'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(415,5-416,48) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(418,5-419,48) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,8-857,10) (VERI-1018) compiling module OB_uniq_11
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_11'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(418,5-419,48) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(421,5-422,46) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,8-857,10) (VERI-1018) compiling module OB_uniq_12
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_12'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(421,5-422,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(424,5-425,46) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,8-857,10) (VERI-1018) compiling module OB_uniq_13
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_13'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(424,5-425,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(427,5-428,46) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,8-857,10) (VERI-1018) compiling module OB_uniq_14
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_14'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(427,5-428,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(430,5-431,46) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,8-857,10) (VERI-1018) compiling module OB_uniq_15
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_15'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(430,5-431,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(433,5-434,46) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,8-857,10) (VERI-1018) compiling module OB_uniq_16
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_16'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(433,5-434,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(436,5-437,46) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,8-857,10) (VERI-1018) compiling module OB_uniq_17
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_17'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(436,5-437,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(439,5-440,46) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,8-857,10) (VERI-1018) compiling module OB_uniq_18
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_18'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(439,5-440,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(442,5-443,46) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,8-857,10) (VERI-1018) compiling module OB_uniq_19
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_19'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(442,5-443,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(445,5-446,46) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,8-857,10) (VERI-1018) compiling module OB_uniq_20
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_20'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(445,5-446,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(448,5-449,46) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,8-857,10) (VERI-1018) compiling module OB_uniq_21
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_21'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(448,5-449,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(451,5-453,40) (VHDL-1399) going to verilog side to elaborate module OFS1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,8-891,16) (VERI-1018) compiling module OFS1P3DX_uniq_9
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_9'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(451,5-453,40) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(455,5-457,40) (VHDL-1399) going to verilog side to elaborate module OFS1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,8-891,16) (VERI-1018) compiling module OFS1P3DX_uniq_10
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_10'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(455,5-457,40) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(459,5-461,40) (VHDL-1399) going to verilog side to elaborate module OFS1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,8-891,16) (VERI-1018) compiling module OFS1P3DX_uniq_11
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_11'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(459,5-461,40) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(463,5-465,28) (VHDL-1399) going to verilog side to elaborate module OFS1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,8-891,16) (VERI-1018) compiling module OFS1P3DX_uniq_12
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_12'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(463,5-465,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(467,5-469,28) (VHDL-1399) going to verilog side to elaborate module OFS1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,8-891,16) (VERI-1018) compiling module OFS1P3DX_uniq_13
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_13'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(467,5-469,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(471,5-473,28) (VHDL-1399) going to verilog side to elaborate module OFS1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,8-891,16) (VERI-1018) compiling module OFS1P3DX_uniq_14
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_14'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(471,5-473,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(475,5-477,28) (VHDL-1399) going to verilog side to elaborate module OFS1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,8-891,16) (VERI-1018) compiling module OFS1P3DX_uniq_15
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_15'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(475,5-477,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(479,5-481,28) (VHDL-1399) going to verilog side to elaborate module OFS1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,8-891,16) (VERI-1018) compiling module OFS1P3DX_uniq_16
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_16'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(479,5-481,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(483,5-485,28) (VHDL-1399) going to verilog side to elaborate module OFS1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,8-891,16) (VERI-1018) compiling module OFS1P3DX_uniq_17
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_17'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(483,5-485,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(487,5-489,28) (VHDL-1399) going to verilog side to elaborate module OFS1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,8-891,16) (VERI-1018) compiling module OFS1P3DX_uniq_18
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_18'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(487,5-489,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(491,5-493,28) (VHDL-1399) going to verilog side to elaborate module OFS1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,8-891,16) (VERI-1018) compiling module OFS1P3DX_uniq_19
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_19'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(491,5-493,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(495,5-497,28) (VHDL-1399) going to verilog side to elaborate module OFS1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,8-891,16) (VERI-1018) compiling module OFS1P3DX_uniq_20
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_20'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(495,5-497,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(499,5-501,28) (VHDL-1399) going to verilog side to elaborate module OFS1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,8-891,16) (VERI-1018) compiling module OFS1P3DX_uniq_21
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_21'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(499,5-501,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(503,5-504,49) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,8-857,10) (VERI-1018) compiling module OB_uniq_22
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_22'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(503,5-504,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(506,5-507,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,8-1120,11) (VERI-1018) compiling module VHI_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(506,5-507,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(509,5-511,29) (VHDL-1399) going to verilog side to elaborate module ODDRXE
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1601,8-1601,14) (VERI-1018) compiling module ODDRXE_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1601,1-1606,10) (VERI-9000) elaborating module 'ODDRXE_uniq_1'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(509,5-511,29) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(513,5-516,27) (VHDL-1399) going to verilog side to elaborate module TDDRA
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1636,8-1636,13) (VERI-1018) compiling module TDDRA_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1636,1-1642,10) (VERI-9000) elaborating module 'TDDRA_uniq_1'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(513,5-516,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(518,5-521,27) (VHDL-1399) going to verilog side to elaborate module TDDRA
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1636,8-1636,13) (VERI-1018) compiling module TDDRA_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1636,1-1642,10) (VERI-9000) elaborating module 'TDDRA_uniq_2'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(518,5-521,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(523,5-525,37) (VHDL-1399) going to verilog side to elaborate module ODDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,8-1622,18) (VERI-1018) compiling module ODDRDQSX1A_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_1'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(523,5-525,37) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(527,5-528,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,8-1124,11) (VERI-1018) compiling module VLO_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(527,5-528,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(530,5-532,37) (VHDL-1399) going to verilog side to elaborate module ODDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,8-1622,18) (VERI-1018) compiling module ODDRDQSX1A_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_2'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(530,5-532,37) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(534,5-537,37) (VHDL-1399) going to verilog side to elaborate module TDDRA
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1636,8-1636,13) (VERI-1018) compiling module TDDRA_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1636,1-1642,10) (VERI-9000) elaborating module 'TDDRA_uniq_3'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(534,5-537,37) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(539,5-542,37) (VHDL-1399) going to verilog side to elaborate module TDDRA
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1636,8-1636,13) (VERI-1018) compiling module TDDRA_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1636,1-1642,10) (VERI-9000) elaborating module 'TDDRA_uniq_4'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(539,5-542,37) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(544,5-546,35) (VHDL-1399) going to verilog side to elaborate module ODDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,8-1622,18) (VERI-1018) compiling module ODDRDQSX1A_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_3'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(544,5-546,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(548,5-550,35) (VHDL-1399) going to verilog side to elaborate module ODDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,8-1622,18) (VERI-1018) compiling module ODDRDQSX1A_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_4'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(548,5-550,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(552,5-554,35) (VHDL-1399) going to verilog side to elaborate module ODDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,8-1622,18) (VERI-1018) compiling module ODDRDQSX1A_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_5'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(552,5-554,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(556,5-558,35) (VHDL-1399) going to verilog side to elaborate module ODDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,8-1622,18) (VERI-1018) compiling module ODDRDQSX1A_uniq_6
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_6'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(556,5-558,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(560,5-562,35) (VHDL-1399) going to verilog side to elaborate module ODDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,8-1622,18) (VERI-1018) compiling module ODDRDQSX1A_uniq_7
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_7'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(560,5-562,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(564,5-566,35) (VHDL-1399) going to verilog side to elaborate module ODDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,8-1622,18) (VERI-1018) compiling module ODDRDQSX1A_uniq_8
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_8'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(564,5-566,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(568,5-570,34) (VHDL-1399) going to verilog side to elaborate module ODDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,8-1622,18) (VERI-1018) compiling module ODDRDQSX1A_uniq_9
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_9'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(568,5-570,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(572,5-574,34) (VHDL-1399) going to verilog side to elaborate module ODDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,8-1622,18) (VERI-1018) compiling module ODDRDQSX1A_uniq_10
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_10'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(572,5-574,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(576,5-578,34) (VHDL-1399) going to verilog side to elaborate module ODDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,8-1622,18) (VERI-1018) compiling module ODDRDQSX1A_uniq_11
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_11'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(576,5-578,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(580,5-582,34) (VHDL-1399) going to verilog side to elaborate module ODDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,8-1622,18) (VERI-1018) compiling module ODDRDQSX1A_uniq_12
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_12'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(580,5-582,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(584,5-586,34) (VHDL-1399) going to verilog side to elaborate module ODDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,8-1622,18) (VERI-1018) compiling module ODDRDQSX1A_uniq_13
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_13'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(584,5-586,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(588,5-590,34) (VHDL-1399) going to verilog side to elaborate module ODDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,8-1622,18) (VERI-1018) compiling module ODDRDQSX1A_uniq_14
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_14'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(588,5-590,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(592,5-594,34) (VHDL-1399) going to verilog side to elaborate module ODDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,8-1622,18) (VERI-1018) compiling module ODDRDQSX1A_uniq_15
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_15'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(592,5-594,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(596,5-598,34) (VHDL-1399) going to verilog side to elaborate module ODDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,8-1622,18) (VERI-1018) compiling module ODDRDQSX1A_uniq_16
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_16'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(596,5-598,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(600,5-602,34) (VHDL-1399) going to verilog side to elaborate module ODDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,8-1622,18) (VERI-1018) compiling module ODDRDQSX1A_uniq_17
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_17'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(600,5-602,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(604,5-606,34) (VHDL-1399) going to verilog side to elaborate module ODDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,8-1622,18) (VERI-1018) compiling module ODDRDQSX1A_uniq_18
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_18'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(604,5-606,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(608,5-610,57) (VHDL-1399) going to verilog side to elaborate module IDDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,8-1587,18) (VERI-1018) compiling module IDDRDQSX1A_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_1'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(608,5-610,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(612,5-614,57) (VHDL-1399) going to verilog side to elaborate module IDDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,8-1587,18) (VERI-1018) compiling module IDDRDQSX1A_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_2'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(612,5-614,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(616,5-618,57) (VHDL-1399) going to verilog side to elaborate module IDDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,8-1587,18) (VERI-1018) compiling module IDDRDQSX1A_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_3'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(616,5-618,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(620,5-622,57) (VHDL-1399) going to verilog side to elaborate module IDDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,8-1587,18) (VERI-1018) compiling module IDDRDQSX1A_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_4'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(620,5-622,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(624,5-626,57) (VHDL-1399) going to verilog side to elaborate module IDDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,8-1587,18) (VERI-1018) compiling module IDDRDQSX1A_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_5'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(624,5-626,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(628,5-630,57) (VHDL-1399) going to verilog side to elaborate module IDDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,8-1587,18) (VERI-1018) compiling module IDDRDQSX1A_uniq_6
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_6'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(628,5-630,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(632,5-634,55) (VHDL-1399) going to verilog side to elaborate module IDDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,8-1587,18) (VERI-1018) compiling module IDDRDQSX1A_uniq_7
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_7'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(632,5-634,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(636,5-638,55) (VHDL-1399) going to verilog side to elaborate module IDDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,8-1587,18) (VERI-1018) compiling module IDDRDQSX1A_uniq_8
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_8'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(636,5-638,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(640,5-642,55) (VHDL-1399) going to verilog side to elaborate module IDDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,8-1587,18) (VERI-1018) compiling module IDDRDQSX1A_uniq_9
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_9'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(640,5-642,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(644,5-646,55) (VHDL-1399) going to verilog side to elaborate module IDDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,8-1587,18) (VERI-1018) compiling module IDDRDQSX1A_uniq_10
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_10'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(644,5-646,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(648,5-650,55) (VHDL-1399) going to verilog side to elaborate module IDDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,8-1587,18) (VERI-1018) compiling module IDDRDQSX1A_uniq_11
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_11'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(648,5-650,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(652,5-654,55) (VHDL-1399) going to verilog side to elaborate module IDDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,8-1587,18) (VERI-1018) compiling module IDDRDQSX1A_uniq_12
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_12'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(652,5-654,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(656,5-658,55) (VHDL-1399) going to verilog side to elaborate module IDDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,8-1587,18) (VERI-1018) compiling module IDDRDQSX1A_uniq_13
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_13'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(656,5-658,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(660,5-662,55) (VHDL-1399) going to verilog side to elaborate module IDDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,8-1587,18) (VERI-1018) compiling module IDDRDQSX1A_uniq_14
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_14'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(660,5-662,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(664,5-666,55) (VHDL-1399) going to verilog side to elaborate module IDDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,8-1587,18) (VERI-1018) compiling module IDDRDQSX1A_uniq_15
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_15'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(664,5-666,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(668,5-670,55) (VHDL-1399) going to verilog side to elaborate module IDDRDQSX1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,8-1587,18) (VERI-1018) compiling module IDDRDQSX1A_uniq_16
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_16'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(668,5-670,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(672,5-678,34) (VHDL-1399) going to verilog side to elaborate module DQSBUFH
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1644,8-1644,15) (VERI-1018) compiling module DQSBUFH_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1644,1-1654,10) (VERI-9000) elaborating module 'DQSBUFH_uniq_1'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(672,5-678,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(680,5-686,34) (VHDL-1399) going to verilog side to elaborate module DQSBUFH
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1644,8-1644,15) (VERI-1018) compiling module DQSBUFH_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1644,1-1654,10) (VERI-9000) elaborating module 'DQSBUFH_uniq_2'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(680,5-686,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(688,5-692,57) (VHDL-1399) going to verilog side to elaborate module DQSDLLC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1656,8-1656,15) (VERI-1018) compiling module DQSDLLC_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1656,1-1666,10) (VERI-9000) elaborating module 'DQSDLLC_uniq_1'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(688,5-692,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(694,5-696,25) (VHDL-1399) going to verilog side to elaborate module BB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,8-82,10) (VERI-1018) compiling module BB_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_1'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(694,5-696,25) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(698,5-700,25) (VHDL-1399) going to verilog side to elaborate module BB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,8-82,10) (VERI-1018) compiling module BB_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_2'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(698,5-700,25) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(702,5-704,25) (VHDL-1399) going to verilog side to elaborate module BB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,8-82,10) (VERI-1018) compiling module BB_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_3'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(702,5-704,25) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(706,5-708,25) (VHDL-1399) going to verilog side to elaborate module BB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,8-82,10) (VERI-1018) compiling module BB_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_4'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(706,5-708,25) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(710,5-712,25) (VHDL-1399) going to verilog side to elaborate module BB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,8-82,10) (VERI-1018) compiling module BB_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_5'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(710,5-712,25) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(714,5-716,25) (VHDL-1399) going to verilog side to elaborate module BB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,8-82,10) (VERI-1018) compiling module BB_uniq_6
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_6'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(714,5-716,25) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(718,5-720,25) (VHDL-1399) going to verilog side to elaborate module BB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,8-82,10) (VERI-1018) compiling module BB_uniq_7
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_7'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(718,5-720,25) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(722,5-724,25) (VHDL-1399) going to verilog side to elaborate module BB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,8-82,10) (VERI-1018) compiling module BB_uniq_8
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_8'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(722,5-724,25) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(726,5-727,74) (VHDL-1399) going to verilog side to elaborate module BB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,8-82,10) (VERI-1018) compiling module BB_uniq_9
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_9'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(726,5-727,74) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(729,5-731,25) (VHDL-1399) going to verilog side to elaborate module BB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,8-82,10) (VERI-1018) compiling module BB_uniq_10
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_10'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(729,5-731,25) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(733,5-735,25) (VHDL-1399) going to verilog side to elaborate module BB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,8-82,10) (VERI-1018) compiling module BB_uniq_11
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_11'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(733,5-735,25) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(737,5-739,25) (VHDL-1399) going to verilog side to elaborate module BB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,8-82,10) (VERI-1018) compiling module BB_uniq_12
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_12'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(737,5-739,25) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(741,5-743,25) (VHDL-1399) going to verilog side to elaborate module BB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,8-82,10) (VERI-1018) compiling module BB_uniq_13
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_13'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(741,5-743,25) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(745,5-747,25) (VHDL-1399) going to verilog side to elaborate module BB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,8-82,10) (VERI-1018) compiling module BB_uniq_14
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_14'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(745,5-747,25) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(749,5-751,25) (VHDL-1399) going to verilog side to elaborate module BB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,8-82,10) (VERI-1018) compiling module BB_uniq_15
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_15'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(749,5-751,25) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(753,5-755,25) (VHDL-1399) going to verilog side to elaborate module BB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,8-82,10) (VERI-1018) compiling module BB_uniq_16
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_16'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(753,5-755,25) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(757,5-759,25) (VHDL-1399) going to verilog side to elaborate module BB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,8-82,10) (VERI-1018) compiling module BB_uniq_17
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_17'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(757,5-759,25) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(761,5-762,74) (VHDL-1399) going to verilog side to elaborate module BB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,8-82,10) (VERI-1018) compiling module BB_uniq_18
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_18'
INFO - C:/devel/yard-ice/fpga/lattice/ddr_phy.vhd(761,5-762,74) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_6'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_6'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_7'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_8'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_7'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_8'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_9'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_10'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_11'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_12'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_13'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_14'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_15'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_16'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_17'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_18'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_19'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_20'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_21'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_9'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_10'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_11'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_12'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_13'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_14'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_15'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_16'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_17'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_18'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_19'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_20'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_21'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_22'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1601,1-1606,10) (VERI-9000) elaborating module 'ODDRXE_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1636,1-1642,10) (VERI-9000) elaborating module 'TDDRA_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1636,1-1642,10) (VERI-9000) elaborating module 'TDDRA_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1636,1-1642,10) (VERI-9000) elaborating module 'TDDRA_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1636,1-1642,10) (VERI-9000) elaborating module 'TDDRA_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_6'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_7'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_8'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_9'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_10'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_11'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_12'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_13'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_14'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_15'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_16'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_17'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1622,1-1627,10) (VERI-9000) elaborating module 'ODDRDQSX1A_uniq_18'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_6'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_7'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_8'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_9'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_10'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_11'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_12'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_13'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_14'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_15'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1587,1-1592,10) (VERI-9000) elaborating module 'IDDRDQSX1A_uniq_16'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1644,1-1654,10) (VERI-9000) elaborating module 'DQSBUFH_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1644,1-1654,10) (VERI-9000) elaborating module 'DQSBUFH_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1656,1-1666,10) (VERI-9000) elaborating module 'DQSDLLC_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_6'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_7'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_8'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_9'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_10'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_11'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_12'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_13'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_14'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_15'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_16'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_17'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_18'
Done: design load finished with (0) errors, and (2) warnings

</PRE></BODY></HTML>