vendor_name = ModelSim
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/various_constants.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registers.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registerfile.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_types.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_pll.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/pll.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/opcodes.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_model.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_arbiter.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/program_counter.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/datapath.bdf
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/PCwaveform.vwf
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/controlUnitWaveform.vwf
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recopWaveform.vwf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/assembler/output.mif
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/decode_61a.tdf
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/mux_ahb.tdf
source_file = 1, C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf
design_name = recop
instance = comp, \rf_init~output\, rf_init~output, recop, 1
instance = comp, \instruction[31]~output\, instruction[31]~output, recop, 1
instance = comp, \instruction[30]~output\, instruction[30]~output, recop, 1
instance = comp, \instruction[29]~output\, instruction[29]~output, recop, 1
instance = comp, \instruction[28]~output\, instruction[28]~output, recop, 1
instance = comp, \instruction[27]~output\, instruction[27]~output, recop, 1
instance = comp, \instruction[26]~output\, instruction[26]~output, recop, 1
instance = comp, \instruction[25]~output\, instruction[25]~output, recop, 1
instance = comp, \instruction[24]~output\, instruction[24]~output, recop, 1
instance = comp, \instruction[23]~output\, instruction[23]~output, recop, 1
instance = comp, \instruction[22]~output\, instruction[22]~output, recop, 1
instance = comp, \instruction[21]~output\, instruction[21]~output, recop, 1
instance = comp, \instruction[20]~output\, instruction[20]~output, recop, 1
instance = comp, \instruction[19]~output\, instruction[19]~output, recop, 1
instance = comp, \instruction[18]~output\, instruction[18]~output, recop, 1
instance = comp, \instruction[17]~output\, instruction[17]~output, recop, 1
instance = comp, \instruction[16]~output\, instruction[16]~output, recop, 1
instance = comp, \instruction[15]~output\, instruction[15]~output, recop, 1
instance = comp, \instruction[14]~output\, instruction[14]~output, recop, 1
instance = comp, \instruction[13]~output\, instruction[13]~output, recop, 1
instance = comp, \instruction[12]~output\, instruction[12]~output, recop, 1
instance = comp, \instruction[11]~output\, instruction[11]~output, recop, 1
instance = comp, \instruction[10]~output\, instruction[10]~output, recop, 1
instance = comp, \instruction[9]~output\, instruction[9]~output, recop, 1
instance = comp, \instruction[8]~output\, instruction[8]~output, recop, 1
instance = comp, \instruction[7]~output\, instruction[7]~output, recop, 1
instance = comp, \instruction[6]~output\, instruction[6]~output, recop, 1
instance = comp, \instruction[5]~output\, instruction[5]~output, recop, 1
instance = comp, \instruction[4]~output\, instruction[4]~output, recop, 1
instance = comp, \instruction[3]~output\, instruction[3]~output, recop, 1
instance = comp, \instruction[2]~output\, instruction[2]~output, recop, 1
instance = comp, \instruction[1]~output\, instruction[1]~output, recop, 1
instance = comp, \instruction[0]~output\, instruction[0]~output, recop, 1
instance = comp, \pc_count[15]~output\, pc_count[15]~output, recop, 1
instance = comp, \pc_count[14]~output\, pc_count[14]~output, recop, 1
instance = comp, \pc_count[13]~output\, pc_count[13]~output, recop, 1
instance = comp, \pc_count[12]~output\, pc_count[12]~output, recop, 1
instance = comp, \pc_count[11]~output\, pc_count[11]~output, recop, 1
instance = comp, \pc_count[10]~output\, pc_count[10]~output, recop, 1
instance = comp, \pc_count[9]~output\, pc_count[9]~output, recop, 1
instance = comp, \pc_count[8]~output\, pc_count[8]~output, recop, 1
instance = comp, \pc_count[7]~output\, pc_count[7]~output, recop, 1
instance = comp, \pc_count[6]~output\, pc_count[6]~output, recop, 1
instance = comp, \pc_count[5]~output\, pc_count[5]~output, recop, 1
instance = comp, \pc_count[4]~output\, pc_count[4]~output, recop, 1
instance = comp, \pc_count[3]~output\, pc_count[3]~output, recop, 1
instance = comp, \pc_count[2]~output\, pc_count[2]~output, recop, 1
instance = comp, \pc_count[1]~output\, pc_count[1]~output, recop, 1
instance = comp, \pc_count[0]~output\, pc_count[0]~output, recop, 1
instance = comp, \clr_z_flag~output\, clr_z_flag~output, recop, 1
instance = comp, \alu_opsel[6]~output\, alu_opsel[6]~output, recop, 1
instance = comp, \alu_opsel[5]~output\, alu_opsel[5]~output, recop, 1
instance = comp, \alu_opsel[4]~output\, alu_opsel[4]~output, recop, 1
instance = comp, \alu_opsel[3]~output\, alu_opsel[3]~output, recop, 1
instance = comp, \alu_opsel[2]~output\, alu_opsel[2]~output, recop, 1
instance = comp, \alu_opsel[1]~output\, alu_opsel[1]~output, recop, 1
instance = comp, \alu_opsel[0]~output\, alu_opsel[0]~output, recop, 1
instance = comp, \rxData[15]~output\, rxData[15]~output, recop, 1
instance = comp, \rxData[14]~output\, rxData[14]~output, recop, 1
instance = comp, \rxData[13]~output\, rxData[13]~output, recop, 1
instance = comp, \rxData[12]~output\, rxData[12]~output, recop, 1
instance = comp, \rxData[11]~output\, rxData[11]~output, recop, 1
instance = comp, \rxData[10]~output\, rxData[10]~output, recop, 1
instance = comp, \rxData[9]~output\, rxData[9]~output, recop, 1
instance = comp, \rxData[8]~output\, rxData[8]~output, recop, 1
instance = comp, \rxData[7]~output\, rxData[7]~output, recop, 1
instance = comp, \rxData[6]~output\, rxData[6]~output, recop, 1
instance = comp, \rxData[5]~output\, rxData[5]~output, recop, 1
instance = comp, \rxData[4]~output\, rxData[4]~output, recop, 1
instance = comp, \rxData[3]~output\, rxData[3]~output, recop, 1
instance = comp, \rxData[2]~output\, rxData[2]~output, recop, 1
instance = comp, \rxData[1]~output\, rxData[1]~output, recop, 1
instance = comp, \rxData[0]~output\, rxData[0]~output, recop, 1
instance = comp, \ld_r~output\, ld_r~output, recop, 1
instance = comp, \memData[15]~output\, memData[15]~output, recop, 1
instance = comp, \memData[14]~output\, memData[14]~output, recop, 1
instance = comp, \memData[13]~output\, memData[13]~output, recop, 1
instance = comp, \memData[12]~output\, memData[12]~output, recop, 1
instance = comp, \memData[11]~output\, memData[11]~output, recop, 1
instance = comp, \memData[10]~output\, memData[10]~output, recop, 1
instance = comp, \memData[9]~output\, memData[9]~output, recop, 1
instance = comp, \memData[8]~output\, memData[8]~output, recop, 1
instance = comp, \memData[7]~output\, memData[7]~output, recop, 1
instance = comp, \memData[6]~output\, memData[6]~output, recop, 1
instance = comp, \memData[5]~output\, memData[5]~output, recop, 1
instance = comp, \memData[4]~output\, memData[4]~output, recop, 1
instance = comp, \memData[3]~output\, memData[3]~output, recop, 1
instance = comp, \memData[2]~output\, memData[2]~output, recop, 1
instance = comp, \memData[1]~output\, memData[1]~output, recop, 1
instance = comp, \memData[0]~output\, memData[0]~output, recop, 1
instance = comp, \wren~output\, wren~output, recop, 1
instance = comp, \alu_z~output\, alu_z~output, recop, 1
instance = comp, \addrSel[1]~output\, addrSel[1]~output, recop, 1
instance = comp, \addrSel[0]~output\, addrSel[0]~output, recop, 1
instance = comp, \dataSel[1]~output\, dataSel[1]~output, recop, 1
instance = comp, \dataSel[0]~output\, dataSel[0]~output, recop, 1
instance = comp, \opcode[5]~output\, opcode[5]~output, recop, 1
instance = comp, \opcode[4]~output\, opcode[4]~output, recop, 1
instance = comp, \opcode[3]~output\, opcode[3]~output, recop, 1
instance = comp, \opcode[2]~output\, opcode[2]~output, recop, 1
instance = comp, \opcode[1]~output\, opcode[1]~output, recop, 1
instance = comp, \opcode[0]~output\, opcode[0]~output, recop, 1
instance = comp, \rzData[15]~output\, rzData[15]~output, recop, 1
instance = comp, \rzData[14]~output\, rzData[14]~output, recop, 1
instance = comp, \rzData[13]~output\, rzData[13]~output, recop, 1
instance = comp, \rzData[12]~output\, rzData[12]~output, recop, 1
instance = comp, \rzData[11]~output\, rzData[11]~output, recop, 1
instance = comp, \rzData[10]~output\, rzData[10]~output, recop, 1
instance = comp, \rzData[9]~output\, rzData[9]~output, recop, 1
instance = comp, \rzData[8]~output\, rzData[8]~output, recop, 1
instance = comp, \rzData[7]~output\, rzData[7]~output, recop, 1
instance = comp, \rzData[6]~output\, rzData[6]~output, recop, 1
instance = comp, \rzData[5]~output\, rzData[5]~output, recop, 1
instance = comp, \rzData[4]~output\, rzData[4]~output, recop, 1
instance = comp, \rzData[3]~output\, rzData[3]~output, recop, 1
instance = comp, \rzData[2]~output\, rzData[2]~output, recop, 1
instance = comp, \rzData[1]~output\, rzData[1]~output, recop, 1
instance = comp, \rzData[0]~output\, rzData[0]~output, recop, 1
instance = comp, \rf_sel[3]~output\, rf_sel[3]~output, recop, 1
instance = comp, \rf_sel[2]~output\, rf_sel[2]~output, recop, 1
instance = comp, \rf_sel[1]~output\, rf_sel[1]~output, recop, 1
instance = comp, \rf_sel[0]~output\, rf_sel[0]~output, recop, 1
instance = comp, \rx_sel[3]~output\, rx_sel[3]~output, recop, 1
instance = comp, \rx_sel[2]~output\, rx_sel[2]~output, recop, 1
instance = comp, \rx_sel[1]~output\, rx_sel[1]~output, recop, 1
instance = comp, \rx_sel[0]~output\, rx_sel[0]~output, recop, 1
instance = comp, \rz_sel[3]~output\, rz_sel[3]~output, recop, 1
instance = comp, \rz_sel[2]~output\, rz_sel[2]~output, recop, 1
instance = comp, \rz_sel[1]~output\, rz_sel[1]~output, recop, 1
instance = comp, \rz_sel[0]~output\, rz_sel[0]~output, recop, 1
instance = comp, \sip_r[9]~output\, sip_r[9]~output, recop, 1
instance = comp, \sip_r[8]~output\, sip_r[8]~output, recop, 1
instance = comp, \sip_r[7]~output\, sip_r[7]~output, recop, 1
instance = comp, \sip_r[6]~output\, sip_r[6]~output, recop, 1
instance = comp, \sip_r[5]~output\, sip_r[5]~output, recop, 1
instance = comp, \sip_r[4]~output\, sip_r[4]~output, recop, 1
instance = comp, \sip_r[3]~output\, sip_r[3]~output, recop, 1
instance = comp, \sip_r[2]~output\, sip_r[2]~output, recop, 1
instance = comp, \sip_r[1]~output\, sip_r[1]~output, recop, 1
instance = comp, \sip_r[0]~output\, sip_r[0]~output, recop, 1
instance = comp, \dpcr_wr~output\, dpcr_wr~output, recop, 1
instance = comp, \sop_wr~output\, sop_wr~output, recop, 1
instance = comp, \increment[3]~output\, increment[3]~output, recop, 1
instance = comp, \increment[2]~output\, increment[2]~output, recop, 1
instance = comp, \increment[1]~output\, increment[1]~output, recop, 1
instance = comp, \increment[0]~output\, increment[0]~output, recop, 1
instance = comp, \state[3]~output\, state[3]~output, recop, 1
instance = comp, \state[2]~output\, state[2]~output, recop, 1
instance = comp, \state[1]~output\, state[1]~output, recop, 1
instance = comp, \state[0]~output\, state[0]~output, recop, 1
instance = comp, \present_sz_jmp[1]~output\, present_sz_jmp[1]~output, recop, 1
instance = comp, \present_sz_jmp[0]~output\, present_sz_jmp[0]~output, recop, 1
instance = comp, \clk~output\, clk~output, recop, 1
instance = comp, \alu_output[15]~output\, alu_output[15]~output, recop, 1
instance = comp, \alu_output[14]~output\, alu_output[14]~output, recop, 1
instance = comp, \alu_output[13]~output\, alu_output[13]~output, recop, 1
instance = comp, \alu_output[12]~output\, alu_output[12]~output, recop, 1
instance = comp, \alu_output[11]~output\, alu_output[11]~output, recop, 1
instance = comp, \alu_output[10]~output\, alu_output[10]~output, recop, 1
instance = comp, \alu_output[9]~output\, alu_output[9]~output, recop, 1
instance = comp, \alu_output[8]~output\, alu_output[8]~output, recop, 1
instance = comp, \alu_output[7]~output\, alu_output[7]~output, recop, 1
instance = comp, \alu_output[6]~output\, alu_output[6]~output, recop, 1
instance = comp, \alu_output[5]~output\, alu_output[5]~output, recop, 1
instance = comp, \alu_output[4]~output\, alu_output[4]~output, recop, 1
instance = comp, \alu_output[3]~output\, alu_output[3]~output, recop, 1
instance = comp, \alu_output[2]~output\, alu_output[2]~output, recop, 1
instance = comp, \alu_output[1]~output\, alu_output[1]~output, recop, 1
instance = comp, \alu_output[0]~output\, alu_output[0]~output, recop, 1
instance = comp, \am[1]~output\, am[1]~output, recop, 1
instance = comp, \am[0]~output\, am[0]~output, recop, 1
instance = comp, \dpcr[31]~output\, dpcr[31]~output, recop, 1
instance = comp, \dpcr[30]~output\, dpcr[30]~output, recop, 1
instance = comp, \dpcr[29]~output\, dpcr[29]~output, recop, 1
instance = comp, \dpcr[28]~output\, dpcr[28]~output, recop, 1
instance = comp, \dpcr[27]~output\, dpcr[27]~output, recop, 1
instance = comp, \dpcr[26]~output\, dpcr[26]~output, recop, 1
instance = comp, \dpcr[25]~output\, dpcr[25]~output, recop, 1
instance = comp, \dpcr[24]~output\, dpcr[24]~output, recop, 1
instance = comp, \dpcr[23]~output\, dpcr[23]~output, recop, 1
instance = comp, \dpcr[22]~output\, dpcr[22]~output, recop, 1
instance = comp, \dpcr[21]~output\, dpcr[21]~output, recop, 1
instance = comp, \dpcr[20]~output\, dpcr[20]~output, recop, 1
instance = comp, \dpcr[19]~output\, dpcr[19]~output, recop, 1
instance = comp, \dpcr[18]~output\, dpcr[18]~output, recop, 1
instance = comp, \dpcr[17]~output\, dpcr[17]~output, recop, 1
instance = comp, \dpcr[16]~output\, dpcr[16]~output, recop, 1
instance = comp, \dpcr[15]~output\, dpcr[15]~output, recop, 1
instance = comp, \dpcr[14]~output\, dpcr[14]~output, recop, 1
instance = comp, \dpcr[13]~output\, dpcr[13]~output, recop, 1
instance = comp, \dpcr[12]~output\, dpcr[12]~output, recop, 1
instance = comp, \dpcr[11]~output\, dpcr[11]~output, recop, 1
instance = comp, \dpcr[10]~output\, dpcr[10]~output, recop, 1
instance = comp, \dpcr[9]~output\, dpcr[9]~output, recop, 1
instance = comp, \dpcr[8]~output\, dpcr[8]~output, recop, 1
instance = comp, \dpcr[7]~output\, dpcr[7]~output, recop, 1
instance = comp, \dpcr[6]~output\, dpcr[6]~output, recop, 1
instance = comp, \dpcr[5]~output\, dpcr[5]~output, recop, 1
instance = comp, \dpcr[4]~output\, dpcr[4]~output, recop, 1
instance = comp, \dpcr[3]~output\, dpcr[3]~output, recop, 1
instance = comp, \dpcr[2]~output\, dpcr[2]~output, recop, 1
instance = comp, \dpcr[1]~output\, dpcr[1]~output, recop, 1
instance = comp, \dpcr[0]~output\, dpcr[0]~output, recop, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, recop, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, recop, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, recop, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, recop, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, recop, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, recop, 1
instance = comp, \operand_out[15]~output\, operand_out[15]~output, recop, 1
instance = comp, \operand_out[14]~output\, operand_out[14]~output, recop, 1
instance = comp, \operand_out[13]~output\, operand_out[13]~output, recop, 1
instance = comp, \operand_out[12]~output\, operand_out[12]~output, recop, 1
instance = comp, \operand_out[11]~output\, operand_out[11]~output, recop, 1
instance = comp, \operand_out[10]~output\, operand_out[10]~output, recop, 1
instance = comp, \operand_out[9]~output\, operand_out[9]~output, recop, 1
instance = comp, \operand_out[8]~output\, operand_out[8]~output, recop, 1
instance = comp, \operand_out[7]~output\, operand_out[7]~output, recop, 1
instance = comp, \operand_out[6]~output\, operand_out[6]~output, recop, 1
instance = comp, \operand_out[5]~output\, operand_out[5]~output, recop, 1
instance = comp, \operand_out[4]~output\, operand_out[4]~output, recop, 1
instance = comp, \operand_out[3]~output\, operand_out[3]~output, recop, 1
instance = comp, \operand_out[2]~output\, operand_out[2]~output, recop, 1
instance = comp, \operand_out[1]~output\, operand_out[1]~output, recop, 1
instance = comp, \operand_out[0]~output\, operand_out[0]~output, recop, 1
instance = comp, \sop[15]~output\, sop[15]~output, recop, 1
instance = comp, \sop[14]~output\, sop[14]~output, recop, 1
instance = comp, \sop[13]~output\, sop[13]~output, recop, 1
instance = comp, \sop[12]~output\, sop[12]~output, recop, 1
instance = comp, \sop[11]~output\, sop[11]~output, recop, 1
instance = comp, \sop[10]~output\, sop[10]~output, recop, 1
instance = comp, \sop[9]~output\, sop[9]~output, recop, 1
instance = comp, \sop[8]~output\, sop[8]~output, recop, 1
instance = comp, \sop[7]~output\, sop[7]~output, recop, 1
instance = comp, \sop[6]~output\, sop[6]~output, recop, 1
instance = comp, \sop[5]~output\, sop[5]~output, recop, 1
instance = comp, \sop[4]~output\, sop[4]~output, recop, 1
instance = comp, \sop[3]~output\, sop[3]~output, recop, 1
instance = comp, \sop[2]~output\, sop[2]~output, recop, 1
instance = comp, \sop[1]~output\, sop[1]~output, recop, 1
instance = comp, \sop[0]~output\, sop[0]~output, recop, 1
instance = comp, \storedData[15]~output\, storedData[15]~output, recop, 1
instance = comp, \storedData[14]~output\, storedData[14]~output, recop, 1
instance = comp, \storedData[13]~output\, storedData[13]~output, recop, 1
instance = comp, \storedData[12]~output\, storedData[12]~output, recop, 1
instance = comp, \storedData[11]~output\, storedData[11]~output, recop, 1
instance = comp, \storedData[10]~output\, storedData[10]~output, recop, 1
instance = comp, \storedData[9]~output\, storedData[9]~output, recop, 1
instance = comp, \storedData[8]~output\, storedData[8]~output, recop, 1
instance = comp, \storedData[7]~output\, storedData[7]~output, recop, 1
instance = comp, \storedData[6]~output\, storedData[6]~output, recop, 1
instance = comp, \storedData[5]~output\, storedData[5]~output, recop, 1
instance = comp, \storedData[4]~output\, storedData[4]~output, recop, 1
instance = comp, \storedData[3]~output\, storedData[3]~output, recop, 1
instance = comp, \storedData[2]~output\, storedData[2]~output, recop, 1
instance = comp, \storedData[1]~output\, storedData[1]~output, recop, 1
instance = comp, \storedData[0]~output\, storedData[0]~output, recop, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, recop, 1
instance = comp, \CLOCK_50~inputCLKENA0\, CLOCK_50~inputCLKENA0, recop, 1
instance = comp, \inst7|nextState.idle~feeder\, inst7|nextState.idle~feeder, recop, 1
instance = comp, \inst7|nextState.idle\, inst7|nextState.idle, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0\, inst10|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3]\, inst10|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3], recop, 1
instance = comp, \inst|Add0~61\, inst|Add0~61, recop, 1
instance = comp, \inst|Add0~57\, inst|Add0~57, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0\, inst10|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0, recop, 1
instance = comp, \inst|Add0~53\, inst|Add0~53, recop, 1
instance = comp, \inst|Add0~49\, inst|Add0~49, recop, 1
instance = comp, \inst|Add0~45\, inst|Add0~45, recop, 1
instance = comp, \inst|Add0~41\, inst|Add0~41, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|address_reg_a[1]\, inst10|altsyncram_component|auto_generated|address_reg_a[1], recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0\, inst10|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0\, inst10|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0, recop, 1
instance = comp, \inst|Add0~37\, inst|Add0~37, recop, 1
instance = comp, \inst|Add0~33\, inst|Add0~33, recop, 1
instance = comp, \inst2|address_method[1]\, inst2|address_method[1], recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0\, inst10|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0, recop, 1
instance = comp, \inst|Add0~29\, inst|Add0~29, recop, 1
instance = comp, \inst|Add0~25\, inst|Add0~25, recop, 1
instance = comp, \inst|Add0~21\, inst|Add0~21, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a10\, inst10|altsyncram_component|auto_generated|ram_block1a10, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a74\, inst10|altsyncram_component|auto_generated|ram_block1a74, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0\, inst10|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a42\, inst10|altsyncram_component|auto_generated|ram_block1a42, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a106\, inst10|altsyncram_component|auto_generated|ram_block1a106, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0\, inst10|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a202\, inst10|altsyncram_component|auto_generated|ram_block1a202, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a138\, inst10|altsyncram_component|auto_generated|ram_block1a138, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a170\, inst10|altsyncram_component|auto_generated|ram_block1a170, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a234\, inst10|altsyncram_component|auto_generated|ram_block1a234, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|operand[11]\, inst2|operand[11], recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a214\, inst10|altsyncram_component|auto_generated|ram_block1a214, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a182\, inst10|altsyncram_component|auto_generated|ram_block1a182, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a246\, inst10|altsyncram_component|auto_generated|ram_block1a246, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a150\, inst10|altsyncram_component|auto_generated|ram_block1a150, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a86\, inst10|altsyncram_component|auto_generated|ram_block1a86, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a118\, inst10|altsyncram_component|auto_generated|ram_block1a118, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a22\, inst10|altsyncram_component|auto_generated|ram_block1a22, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a54\, inst10|altsyncram_component|auto_generated|ram_block1a54, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|rz[3]\, inst2|rz[3], recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a52\, inst10|altsyncram_component|auto_generated|ram_block1a52, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a116\, inst10|altsyncram_component|auto_generated|ram_block1a116, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a84\, inst10|altsyncram_component|auto_generated|ram_block1a84, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a20\, inst10|altsyncram_component|auto_generated|ram_block1a20, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a148\, inst10|altsyncram_component|auto_generated|ram_block1a148, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a180\, inst10|altsyncram_component|auto_generated|ram_block1a180, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a244\, inst10|altsyncram_component|auto_generated|ram_block1a244, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a212\, inst10|altsyncram_component|auto_generated|ram_block1a212, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|rz[0]\, inst2|rz[0], recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|rz[1]\, inst2|rz[1], recop, 1
instance = comp, \inst3|Decoder0~0\, inst3|Decoder0~0, recop, 1
instance = comp, \inst3|regs[0][11]\, inst3|regs[0][11], recop, 1
instance = comp, \inst3|Decoder0~2\, inst3|Decoder0~2, recop, 1
instance = comp, \inst3|regs[2][11]\, inst3|regs[2][11], recop, 1
instance = comp, \inst3|regs[1][11]~feeder\, inst3|regs[1][11]~feeder, recop, 1
instance = comp, \inst3|Decoder0~1\, inst3|Decoder0~1, recop, 1
instance = comp, \inst3|regs[1][11]\, inst3|regs[1][11], recop, 1
instance = comp, \inst3|Decoder0~3\, inst3|Decoder0~3, recop, 1
instance = comp, \inst3|regs[3][11]\, inst3|regs[3][11], recop, 1
instance = comp, \inst3|Mux36~0\, inst3|Mux36~0, recop, 1
instance = comp, \inst3|Decoder0~13\, inst3|Decoder0~13, recop, 1
instance = comp, \inst3|regs[13][11]\, inst3|regs[13][11], recop, 1
instance = comp, \inst3|regs[12][11]~feeder\, inst3|regs[12][11]~feeder, recop, 1
instance = comp, \inst3|Decoder0~12\, inst3|Decoder0~12, recop, 1
instance = comp, \inst3|regs[12][11]\, inst3|regs[12][11], recop, 1
instance = comp, \inst3|Decoder0~14\, inst3|Decoder0~14, recop, 1
instance = comp, \inst3|regs[14][11]\, inst3|regs[14][11], recop, 1
instance = comp, \inst3|regs[15][11]~feeder\, inst3|regs[15][11]~feeder, recop, 1
instance = comp, \inst3|Decoder0~15\, inst3|Decoder0~15, recop, 1
instance = comp, \inst3|regs[15][11]\, inst3|regs[15][11], recop, 1
instance = comp, \inst3|Mux36~3\, inst3|Mux36~3, recop, 1
instance = comp, \inst3|Decoder0~10\, inst3|Decoder0~10, recop, 1
instance = comp, \inst3|regs[10][11]\, inst3|regs[10][11], recop, 1
instance = comp, \inst3|Decoder0~9\, inst3|Decoder0~9, recop, 1
instance = comp, \inst3|regs[9][11]\, inst3|regs[9][11], recop, 1
instance = comp, \inst3|Decoder0~11\, inst3|Decoder0~11, recop, 1
instance = comp, \inst3|regs[11][11]\, inst3|regs[11][11], recop, 1
instance = comp, \inst3|Mux36~2\, inst3|Mux36~2, recop, 1
instance = comp, \inst3|Decoder0~6\, inst3|Decoder0~6, recop, 1
instance = comp, \inst3|regs[6][11]\, inst3|regs[6][11], recop, 1
instance = comp, \inst3|Decoder0~4\, inst3|Decoder0~4, recop, 1
instance = comp, \inst3|regs[4][11]\, inst3|regs[4][11], recop, 1
instance = comp, \inst3|Decoder0~5\, inst3|Decoder0~5, recop, 1
instance = comp, \inst3|regs[5][11]\, inst3|regs[5][11], recop, 1
instance = comp, \inst3|regs[7][11]~feeder\, inst3|regs[7][11]~feeder, recop, 1
instance = comp, \inst3|Decoder0~7\, inst3|Decoder0~7, recop, 1
instance = comp, \inst3|regs[7][11]\, inst3|regs[7][11], recop, 1
instance = comp, \inst3|Mux36~1\, inst3|Mux36~1, recop, 1
instance = comp, \inst3|Mux36~4\, inst3|Mux36~4, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a158\, inst10|altsyncram_component|auto_generated|ram_block1a158, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a254\, inst10|altsyncram_component|auto_generated|ram_block1a254, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a222\, inst10|altsyncram_component|auto_generated|ram_block1a222, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a190\, inst10|altsyncram_component|auto_generated|ram_block1a190, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a94\, inst10|altsyncram_component|auto_generated|ram_block1a94, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a126\, inst10|altsyncram_component|auto_generated|ram_block1a126, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a30\, inst10|altsyncram_component|auto_generated|ram_block1a30, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a62\, inst10|altsyncram_component|auto_generated|ram_block1a62, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|address_method[0]\, inst2|address_method[0], recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a92\, inst10|altsyncram_component|auto_generated|ram_block1a92, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a124\, inst10|altsyncram_component|auto_generated|ram_block1a124, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a28\, inst10|altsyncram_component|auto_generated|ram_block1a28, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a60\, inst10|altsyncram_component|auto_generated|ram_block1a60, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a188\, inst10|altsyncram_component|auto_generated|ram_block1a188, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a252\, inst10|altsyncram_component|auto_generated|ram_block1a252, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a156\, inst10|altsyncram_component|auto_generated|ram_block1a156, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a220\, inst10|altsyncram_component|auto_generated|ram_block1a220, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|opcode[5]\, inst2|opcode[5], recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a24\, inst10|altsyncram_component|auto_generated|ram_block1a24, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a88\, inst10|altsyncram_component|auto_generated|ram_block1a88, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a120\, inst10|altsyncram_component|auto_generated|ram_block1a120, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a56\, inst10|altsyncram_component|auto_generated|ram_block1a56, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a184\, inst10|altsyncram_component|auto_generated|ram_block1a184, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a216\, inst10|altsyncram_component|auto_generated|ram_block1a216, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a152\, inst10|altsyncram_component|auto_generated|ram_block1a152, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a248\, inst10|altsyncram_component|auto_generated|ram_block1a248, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|opcode[0]\, inst2|opcode[0], recop, 1
instance = comp, \inst7|nextState~17\, inst7|nextState~17, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|opcode[4]\, inst2|opcode[4], recop, 1
instance = comp, \inst7|nextState~18\, inst7|nextState~18, recop, 1
instance = comp, \inst7|nextState.decode2~DUPLICATE\, inst7|nextState.decode2~DUPLICATE, recop, 1
instance = comp, \inst7|Equal5~0\, inst7|Equal5~0, recop, 1
instance = comp, \inst7|Mux61~0\, inst7|Mux61~0, recop, 1
instance = comp, \inst7|Selector14~0\, inst7|Selector14~0, recop, 1
instance = comp, \inst7|nextState.decode3\, inst7|nextState.decode3, recop, 1
instance = comp, \inst7|nextState.storeAluResult~DUPLICATE\, inst7|nextState.storeAluResult~DUPLICATE, recop, 1
instance = comp, \inst7|Mux46~3\, inst7|Mux46~3, recop, 1
instance = comp, \inst7|Mux47~0\, inst7|Mux47~0, recop, 1
instance = comp, \inst7|Mux46~0\, inst7|Mux46~0, recop, 1
instance = comp, \inst7|Mux46~1\, inst7|Mux46~1, recop, 1
instance = comp, \inst7|Mux46~2\, inst7|Mux46~2, recop, 1
instance = comp, \inst7|Mux46~4\, inst7|Mux46~4, recop, 1
instance = comp, \inst7|Selector24~0\, inst7|Selector24~0, recop, 1
instance = comp, \inst7|rf_sel[2]\, inst7|rf_sel[2], recop, 1
instance = comp, \inst7|Mux48~3\, inst7|Mux48~3, recop, 1
instance = comp, \inst7|Mux48~4\, inst7|Mux48~4, recop, 1
instance = comp, \inst7|Mux48~0\, inst7|Mux48~0, recop, 1
instance = comp, \inst7|Mux48~1\, inst7|Mux48~1, recop, 1
instance = comp, \inst7|Mux48~2\, inst7|Mux48~2, recop, 1
instance = comp, \inst7|Mux48~5\, inst7|Mux48~5, recop, 1
instance = comp, \inst7|Selector26~0\, inst7|Selector26~0, recop, 1
instance = comp, \inst7|rf_sel[0]\, inst7|rf_sel[0], recop, 1
instance = comp, \inst7|Mux45~1\, inst7|Mux45~1, recop, 1
instance = comp, \inst7|Mux45~2\, inst7|Mux45~2, recop, 1
instance = comp, \inst7|Mux45~5\, inst7|Mux45~5, recop, 1
instance = comp, \inst7|Mux45~3\, inst7|Mux45~3, recop, 1
instance = comp, \inst7|Mux45~4\, inst7|Mux45~4, recop, 1
instance = comp, \inst7|Mux45~6\, inst7|Mux45~6, recop, 1
instance = comp, \inst7|Selector23~0\, inst7|Selector23~0, recop, 1
instance = comp, \inst7|rf_sel[3]\, inst7|rf_sel[3], recop, 1
instance = comp, \inst7|rf_sel[1]\, inst7|rf_sel[1], recop, 1
instance = comp, \inst7|Mux47~2\, inst7|Mux47~2, recop, 1
instance = comp, \inst7|Mux47~3\, inst7|Mux47~3, recop, 1
instance = comp, \inst7|Mux47~1\, inst7|Mux47~1, recop, 1
instance = comp, \inst7|Mux47~4\, inst7|Mux47~4, recop, 1
instance = comp, \inst7|Mux47~5\, inst7|Mux47~5, recop, 1
instance = comp, \inst7|Selector25~0\, inst7|Selector25~0, recop, 1
instance = comp, \inst7|rf_sel[1]~DUPLICATE\, inst7|rf_sel[1]~DUPLICATE, recop, 1
instance = comp, \inst7|Mux45~0\, inst7|Mux45~0, recop, 1
instance = comp, \inst7|Mux55~0\, inst7|Mux55~0, recop, 1
instance = comp, \inst7|Mux55~1\, inst7|Mux55~1, recop, 1
instance = comp, \inst7|Mux53~0\, inst7|Mux53~0, recop, 1
instance = comp, \inst7|alu_opsel[2]~8\, inst7|alu_opsel[2]~8, recop, 1
instance = comp, \inst7|alu_opsel[2]~7\, inst7|alu_opsel[2]~7, recop, 1
instance = comp, \inst7|alu_opsel[6]~0\, inst7|alu_opsel[6]~0, recop, 1
instance = comp, \inst7|alu_opsel[2]~9\, inst7|alu_opsel[2]~9, recop, 1
instance = comp, \inst7|alu_opsel[2]\, inst7|alu_opsel[2], recop, 1
instance = comp, \inst7|Mux52~1\, inst7|Mux52~1, recop, 1
instance = comp, \inst7|Mux52~0\, inst7|Mux52~0, recop, 1
instance = comp, \inst7|Mux52~2\, inst7|Mux52~2, recop, 1
instance = comp, \inst7|Mux52~4\, inst7|Mux52~4, recop, 1
instance = comp, \inst7|Mux52~3\, inst7|Mux52~3, recop, 1
instance = comp, \inst7|alu_opsel[3]\, inst7|alu_opsel[3], recop, 1
instance = comp, \inst9|Mux4~0\, inst9|Mux4~0, recop, 1
instance = comp, \inst7|Mux55~2\, inst7|Mux55~2, recop, 1
instance = comp, \inst7|alu_opsel[0]\, inst7|alu_opsel[0], recop, 1
instance = comp, \inst9|Mux20~0\, inst9|Mux20~0, recop, 1
instance = comp, \inst3|regs[12][15]~feeder\, inst3|regs[12][15]~feeder, recop, 1
instance = comp, \inst3|regs[12][15]\, inst3|regs[12][15], recop, 1
instance = comp, \inst3|regs[13][15]\, inst3|regs[13][15], recop, 1
instance = comp, \inst3|regs[14][15]\, inst3|regs[14][15], recop, 1
instance = comp, \inst3|regs[15][15]~feeder\, inst3|regs[15][15]~feeder, recop, 1
instance = comp, \inst3|regs[15][15]\, inst3|regs[15][15], recop, 1
instance = comp, \inst3|Mux32~3\, inst3|Mux32~3, recop, 1
instance = comp, \inst3|regs[1][15]\, inst3|regs[1][15], recop, 1
instance = comp, \inst3|regs[0][15]~feeder\, inst3|regs[0][15]~feeder, recop, 1
instance = comp, \inst3|regs[0][15]~DUPLICATE\, inst3|regs[0][15]~DUPLICATE, recop, 1
instance = comp, \inst3|regs[2][15]\, inst3|regs[2][15], recop, 1
instance = comp, \inst3|regs[3][15]\, inst3|regs[3][15], recop, 1
instance = comp, \inst3|Mux32~0\, inst3|Mux32~0, recop, 1
instance = comp, \inst3|Decoder0~8\, inst3|Decoder0~8, recop, 1
instance = comp, \inst3|regs[8][15]\, inst3|regs[8][15], recop, 1
instance = comp, \inst3|regs[10][15]\, inst3|regs[10][15], recop, 1
instance = comp, \inst3|regs[11][15]\, inst3|regs[11][15], recop, 1
instance = comp, \inst3|Mux32~2\, inst3|Mux32~2, recop, 1
instance = comp, \inst3|regs[5][15]\, inst3|regs[5][15], recop, 1
instance = comp, \inst3|regs[7][15]~feeder\, inst3|regs[7][15]~feeder, recop, 1
instance = comp, \inst3|regs[7][15]\, inst3|regs[7][15], recop, 1
instance = comp, \inst3|regs[4][15]\, inst3|regs[4][15], recop, 1
instance = comp, \inst3|regs[6][15]\, inst3|regs[6][15], recop, 1
instance = comp, \inst3|Mux32~1\, inst3|Mux32~1, recop, 1
instance = comp, \inst3|Mux32~4\, inst3|Mux32~4, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a14\, inst10|altsyncram_component|auto_generated|ram_block1a14, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a46\, inst10|altsyncram_component|auto_generated|ram_block1a46, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a78\, inst10|altsyncram_component|auto_generated|ram_block1a78, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a110\, inst10|altsyncram_component|auto_generated|ram_block1a110, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a142\, inst10|altsyncram_component|auto_generated|ram_block1a142, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a206\, inst10|altsyncram_component|auto_generated|ram_block1a206, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a238\, inst10|altsyncram_component|auto_generated|ram_block1a238, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a174\, inst10|altsyncram_component|auto_generated|ram_block1a174, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|operand[15]\, inst2|operand[15], recop, 1
instance = comp, \inst3|data_input_z[13]~0\, inst3|data_input_z[13]~0, recop, 1
instance = comp, \inst7|Mux51~0\, inst7|Mux51~0, recop, 1
instance = comp, \inst7|alu_opsel[1]~1\, inst7|alu_opsel[1]~1, recop, 1
instance = comp, \inst7|alu_opsel[1]~2\, inst7|alu_opsel[1]~2, recop, 1
instance = comp, \inst7|alu_opsel[5]~6\, inst7|alu_opsel[5]~6, recop, 1
instance = comp, \inst7|alu_opsel[4]\, inst7|alu_opsel[4], recop, 1
instance = comp, \inst9|Mux0~0\, inst9|Mux0~0, recop, 1
instance = comp, \inst7|Mux50~0\, inst7|Mux50~0, recop, 1
instance = comp, \inst7|alu_opsel[5]\, inst7|alu_opsel[5], recop, 1
instance = comp, \inst7|alu_opsel[6]~3\, inst7|alu_opsel[6]~3, recop, 1
instance = comp, \inst7|alu_opsel[6]~4\, inst7|alu_opsel[6]~4, recop, 1
instance = comp, \inst7|alu_opsel[6]~5\, inst7|alu_opsel[6]~5, recop, 1
instance = comp, \inst7|alu_opsel[6]\, inst7|alu_opsel[6], recop, 1
instance = comp, \inst3|regs[2][14]\, inst3|regs[2][14], recop, 1
instance = comp, \inst3|regs[10][14]\, inst3|regs[10][14], recop, 1
instance = comp, \inst3|regs[14][14]\, inst3|regs[14][14], recop, 1
instance = comp, \inst3|regs[6][14]~feeder\, inst3|regs[6][14]~feeder, recop, 1
instance = comp, \inst3|regs[6][14]\, inst3|regs[6][14], recop, 1
instance = comp, \inst3|Mux33~2\, inst3|Mux33~2, recop, 1
instance = comp, \inst3|regs[5][14]\, inst3|regs[5][14], recop, 1
instance = comp, \inst3|regs[9][14]\, inst3|regs[9][14], recop, 1
instance = comp, \inst3|regs[13][14]\, inst3|regs[13][14], recop, 1
instance = comp, \inst3|regs[1][14]\, inst3|regs[1][14], recop, 1
instance = comp, \inst3|Mux33~1\, inst3|Mux33~1, recop, 1
instance = comp, \inst3|regs[8][14]\, inst3|regs[8][14], recop, 1
instance = comp, \inst3|regs[0][14]~feeder\, inst3|regs[0][14]~feeder, recop, 1
instance = comp, \inst3|regs[0][14]\, inst3|regs[0][14], recop, 1
instance = comp, \inst3|regs[4][14]\, inst3|regs[4][14], recop, 1
instance = comp, \inst3|Mux33~0\, inst3|Mux33~0, recop, 1
instance = comp, \inst3|regs[7][14]~feeder\, inst3|regs[7][14]~feeder, recop, 1
instance = comp, \inst3|regs[7][14]\, inst3|regs[7][14], recop, 1
instance = comp, \inst3|regs[3][14]\, inst3|regs[3][14], recop, 1
instance = comp, \inst3|regs[15][14]\, inst3|regs[15][14], recop, 1
instance = comp, \inst3|regs[11][14]\, inst3|regs[11][14], recop, 1
instance = comp, \inst3|Mux33~3\, inst3|Mux33~3, recop, 1
instance = comp, \inst3|Mux33~4\, inst3|Mux33~4, recop, 1
instance = comp, \inst3|data_input_z[13]~1\, inst3|data_input_z[13]~1, recop, 1
instance = comp, \inst9|Mux17~0\, inst9|Mux17~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|operand[14]\, inst2|operand[14], recop, 1
instance = comp, \inst9|Mux1~0\, inst9|Mux1~0, recop, 1
instance = comp, \inst3|regs[0][4]~feeder\, inst3|regs[0][4]~feeder, recop, 1
instance = comp, \inst3|regs[0][4]\, inst3|regs[0][4], recop, 1
instance = comp, \inst3|regs[12][4]\, inst3|regs[12][4], recop, 1
instance = comp, \inst3|regs[4][4]~feeder\, inst3|regs[4][4]~feeder, recop, 1
instance = comp, \inst3|regs[4][4]\, inst3|regs[4][4], recop, 1
instance = comp, \inst3|Mux27~0\, inst3|Mux27~0, recop, 1
instance = comp, \inst3|regs[6][4]\, inst3|regs[6][4], recop, 1
instance = comp, \inst3|regs[14][4]\, inst3|regs[14][4], recop, 1
instance = comp, \inst3|regs[2][4]\, inst3|regs[2][4], recop, 1
instance = comp, \inst3|regs[10][4]\, inst3|regs[10][4], recop, 1
instance = comp, \inst3|Mux27~2\, inst3|Mux27~2, recop, 1
instance = comp, \inst3|regs[13][4]\, inst3|regs[13][4], recop, 1
instance = comp, \inst3|regs[5][4]\, inst3|regs[5][4], recop, 1
instance = comp, \inst3|regs[1][4]\, inst3|regs[1][4], recop, 1
instance = comp, \inst3|regs[9][4]\, inst3|regs[9][4], recop, 1
instance = comp, \inst3|Mux27~1\, inst3|Mux27~1, recop, 1
instance = comp, \inst3|regs[3][4]\, inst3|regs[3][4], recop, 1
instance = comp, \inst3|regs[15][4]~feeder\, inst3|regs[15][4]~feeder, recop, 1
instance = comp, \inst3|regs[15][4]\, inst3|regs[15][4], recop, 1
instance = comp, \inst3|regs[7][4]~feeder\, inst3|regs[7][4]~feeder, recop, 1
instance = comp, \inst3|regs[7][4]\, inst3|regs[7][4], recop, 1
instance = comp, \inst3|regs[11][4]\, inst3|regs[11][4], recop, 1
instance = comp, \inst3|Mux27~3\, inst3|Mux27~3, recop, 1
instance = comp, \inst3|Mux27~4\, inst3|Mux27~4, recop, 1
instance = comp, \inst9|Mux27~0\, inst9|Mux27~0, recop, 1
instance = comp, \inst9|Mux28~0\, inst9|Mux28~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a226\, inst10|altsyncram_component|auto_generated|ram_block1a226, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a130\, inst10|altsyncram_component|auto_generated|ram_block1a130, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a162\, inst10|altsyncram_component|auto_generated|ram_block1a162, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a194\, inst10|altsyncram_component|auto_generated|ram_block1a194, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a98\, inst10|altsyncram_component|auto_generated|ram_block1a98, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a2\, inst10|altsyncram_component|auto_generated|ram_block1a2, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a66\, inst10|altsyncram_component|auto_generated|ram_block1a66, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a34\, inst10|altsyncram_component|auto_generated|ram_block1a34, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|operand[2]\, inst2|operand[2], recop, 1
instance = comp, \inst9|Mux29~0\, inst9|Mux29~0, recop, 1
instance = comp, \inst9|Mux30~0\, inst9|Mux30~0, recop, 1
instance = comp, \inst7|nextState.fetch\, inst7|nextState.fetch, recop, 1
instance = comp, \inst7|Mux1~0\, inst7|Mux1~0, recop, 1
instance = comp, \inst7|nextState~26\, inst7|nextState~26, recop, 1
instance = comp, \inst7|nextState~27\, inst7|nextState~27, recop, 1
instance = comp, \inst7|nextState.selStore\, inst7|nextState.selStore, recop, 1
instance = comp, \inst7|nextState.storeData\, inst7|nextState.storeData, recop, 1
instance = comp, \inst7|Selector20~0\, inst7|Selector20~0, recop, 1
instance = comp, \inst7|wren\, inst7|wren, recop, 1
instance = comp, \inst7|dataSel[1]~0\, inst7|dataSel[1]~0, recop, 1
instance = comp, \inst7|Mux59~0\, inst7|Mux59~0, recop, 1
instance = comp, \inst7|dataSel[0]~3\, inst7|dataSel[0]~3, recop, 1
instance = comp, \inst7|dataSel[0]\, inst7|dataSel[0], recop, 1
instance = comp, \inst6|Mux31~0\, inst6|Mux31~0, recop, 1
instance = comp, \inst7|dataSel[1]~1\, inst7|dataSel[1]~1, recop, 1
instance = comp, \inst7|dataSel[1]~2\, inst7|dataSel[1]~2, recop, 1
instance = comp, \inst7|dataSel[1]\, inst7|dataSel[1], recop, 1
instance = comp, \inst6|dataOut[6]~0\, inst6|dataOut[6]~0, recop, 1
instance = comp, \inst6|dataOut[0]\, inst6|dataOut[0], recop, 1
instance = comp, \inst3|regs[8][0]\, inst3|regs[8][0], recop, 1
instance = comp, \inst3|regs[0][0]\, inst3|regs[0][0], recop, 1
instance = comp, \inst3|regs[4][0]~feeder\, inst3|regs[4][0]~feeder, recop, 1
instance = comp, \inst3|regs[4][0]\, inst3|regs[4][0], recop, 1
instance = comp, \inst3|Mux47~0\, inst3|Mux47~0, recop, 1
instance = comp, \inst3|regs[10][0]\, inst3|regs[10][0], recop, 1
instance = comp, \inst3|regs[2][0]\, inst3|regs[2][0], recop, 1
instance = comp, \inst3|regs[6][0]\, inst3|regs[6][0], recop, 1
instance = comp, \inst3|regs[14][0]\, inst3|regs[14][0], recop, 1
instance = comp, \inst3|Mux47~2\, inst3|Mux47~2, recop, 1
instance = comp, \inst3|regs[9][0]\, inst3|regs[9][0], recop, 1
instance = comp, \inst3|regs[1][0]~feeder\, inst3|regs[1][0]~feeder, recop, 1
instance = comp, \inst3|regs[1][0]\, inst3|regs[1][0], recop, 1
instance = comp, \inst3|regs[5][0]~feeder\, inst3|regs[5][0]~feeder, recop, 1
instance = comp, \inst3|regs[5][0]\, inst3|regs[5][0], recop, 1
instance = comp, \inst3|regs[13][0]\, inst3|regs[13][0], recop, 1
instance = comp, \inst3|Mux47~1\, inst3|Mux47~1, recop, 1
instance = comp, \inst3|regs[7][0]~feeder\, inst3|regs[7][0]~feeder, recop, 1
instance = comp, \inst3|regs[7][0]\, inst3|regs[7][0], recop, 1
instance = comp, \inst3|regs[15][0]\, inst3|regs[15][0], recop, 1
instance = comp, \inst3|regs[3][0]\, inst3|regs[3][0], recop, 1
instance = comp, \inst3|regs[11][0]\, inst3|regs[11][0], recop, 1
instance = comp, \inst3|Mux47~3\, inst3|Mux47~3, recop, 1
instance = comp, \inst3|Mux47~4\, inst3|Mux47~4, recop, 1
instance = comp, \inst7|Mux57~0\, inst7|Mux57~0, recop, 1
instance = comp, \inst7|addrSel[0]\, inst7|addrSel[0], recop, 1
instance = comp, \inst7|Mux58~0\, inst7|Mux58~0, recop, 1
instance = comp, \inst7|Mux58~1\, inst7|Mux58~1, recop, 1
instance = comp, \inst7|addrSel[0]~3\, inst7|addrSel[0]~3, recop, 1
instance = comp, \inst7|addrSel[0]~4\, inst7|addrSel[0]~4, recop, 1
instance = comp, \inst7|addrSel[0]~DUPLICATE\, inst7|addrSel[0]~DUPLICATE, recop, 1
instance = comp, \inst6|Mux15~0\, inst6|Mux15~0, recop, 1
instance = comp, \inst7|addrSel[1]~0\, inst7|addrSel[1]~0, recop, 1
instance = comp, \inst7|addrSel[1]~1\, inst7|addrSel[1]~1, recop, 1
instance = comp, \inst7|addrSel[1]~2\, inst7|addrSel[1]~2, recop, 1
instance = comp, \inst7|addrSel[1]\, inst7|addrSel[1], recop, 1
instance = comp, \inst6|addrOut[2]~0\, inst6|addrOut[2]~0, recop, 1
instance = comp, \inst6|addrOut[0]\, inst6|addrOut[0], recop, 1
instance = comp, \inst6|Mux14~0\, inst6|Mux14~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a128\, inst10|altsyncram_component|auto_generated|ram_block1a128, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a224\, inst10|altsyncram_component|auto_generated|ram_block1a224, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a160\, inst10|altsyncram_component|auto_generated|ram_block1a160, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a192\, inst10|altsyncram_component|auto_generated|ram_block1a192, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a96\, inst10|altsyncram_component|auto_generated|ram_block1a96, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a0\, inst10|altsyncram_component|auto_generated|ram_block1a0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a64\, inst10|altsyncram_component|auto_generated|ram_block1a64, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a32\, inst10|altsyncram_component|auto_generated|ram_block1a32, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|operand[1]\, inst2|operand[1], recop, 1
instance = comp, \inst6|addrOut[1]\, inst6|addrOut[1], recop, 1
instance = comp, \inst6|Mux13~0\, inst6|Mux13~0, recop, 1
instance = comp, \inst6|addrOut[2]\, inst6|addrOut[2], recop, 1
instance = comp, \inst6|Mux12~0\, inst6|Mux12~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|operand[3]\, inst2|operand[3], recop, 1
instance = comp, \inst6|addrOut[3]\, inst6|addrOut[3], recop, 1
instance = comp, \inst6|Mux11~0\, inst6|Mux11~0, recop, 1
instance = comp, \inst6|addrOut[4]\, inst6|addrOut[4], recop, 1
instance = comp, \inst6|Mux10~0\, inst6|Mux10~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a36\, inst10|altsyncram_component|auto_generated|ram_block1a36, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a4\, inst10|altsyncram_component|auto_generated|ram_block1a4, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a100\, inst10|altsyncram_component|auto_generated|ram_block1a100, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a68\, inst10|altsyncram_component|auto_generated|ram_block1a68, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a164\, inst10|altsyncram_component|auto_generated|ram_block1a164, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a196\, inst10|altsyncram_component|auto_generated|ram_block1a196, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a132\, inst10|altsyncram_component|auto_generated|ram_block1a132, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a228\, inst10|altsyncram_component|auto_generated|ram_block1a228, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|operand[5]\, inst2|operand[5], recop, 1
instance = comp, \inst6|addrOut[5]\, inst6|addrOut[5], recop, 1
instance = comp, \inst6|Mux25~0\, inst6|Mux25~0, recop, 1
instance = comp, \inst6|dataOut[6]\, inst6|dataOut[6], recop, 1
instance = comp, \inst3|regs[4][7]\, inst3|regs[4][7], recop, 1
instance = comp, \inst3|regs[5][7]\, inst3|regs[5][7], recop, 1
instance = comp, \inst3|regs[7][7]~feeder\, inst3|regs[7][7]~feeder, recop, 1
instance = comp, \inst3|regs[7][7]\, inst3|regs[7][7], recop, 1
instance = comp, \inst3|regs[6][7]\, inst3|regs[6][7], recop, 1
instance = comp, \inst3|Mux24~1\, inst3|Mux24~1, recop, 1
instance = comp, \inst3|regs[3][7]\, inst3|regs[3][7], recop, 1
instance = comp, \inst3|regs[1][7]\, inst3|regs[1][7], recop, 1
instance = comp, \inst3|regs[2][7]\, inst3|regs[2][7], recop, 1
instance = comp, \inst3|Mux24~0\, inst3|Mux24~0, recop, 1
instance = comp, \inst3|regs[8][7]\, inst3|regs[8][7], recop, 1
instance = comp, \inst3|regs[11][7]\, inst3|regs[11][7], recop, 1
instance = comp, \inst3|regs[9][7]~DUPLICATE\, inst3|regs[9][7]~DUPLICATE, recop, 1
instance = comp, \inst3|regs[10][7]\, inst3|regs[10][7], recop, 1
instance = comp, \inst3|Mux24~2\, inst3|Mux24~2, recop, 1
instance = comp, \inst3|regs[14][7]\, inst3|regs[14][7], recop, 1
instance = comp, \inst3|regs[15][7]\, inst3|regs[15][7], recop, 1
instance = comp, \inst3|regs[12][7]\, inst3|regs[12][7], recop, 1
instance = comp, \inst3|regs[13][7]\, inst3|regs[13][7], recop, 1
instance = comp, \inst3|Mux24~3\, inst3|Mux24~3, recop, 1
instance = comp, \inst3|Mux24~4\, inst3|Mux24~4, recop, 1
instance = comp, \inst9|Mux8~0\, inst9|Mux8~0, recop, 1
instance = comp, \inst9|Mux24~0\, inst9|Mux24~0, recop, 1
instance = comp, \inst3|regs[0][6]\, inst3|regs[0][6], recop, 1
instance = comp, \inst3|regs[8][6]\, inst3|regs[8][6], recop, 1
instance = comp, \inst3|regs[4][6]\, inst3|regs[4][6], recop, 1
instance = comp, \inst3|regs[12][6]\, inst3|regs[12][6], recop, 1
instance = comp, \inst3|Mux41~0\, inst3|Mux41~0, recop, 1
instance = comp, \inst3|regs[1][6]~feeder\, inst3|regs[1][6]~feeder, recop, 1
instance = comp, \inst3|regs[1][6]\, inst3|regs[1][6], recop, 1
instance = comp, \inst3|regs[9][6]\, inst3|regs[9][6], recop, 1
instance = comp, \inst3|regs[13][6]\, inst3|regs[13][6], recop, 1
instance = comp, \inst3|Mux41~1\, inst3|Mux41~1, recop, 1
instance = comp, \inst3|regs[3][6]~feeder\, inst3|regs[3][6]~feeder, recop, 1
instance = comp, \inst3|regs[3][6]\, inst3|regs[3][6], recop, 1
instance = comp, \inst3|regs[7][6]~feeder\, inst3|regs[7][6]~feeder, recop, 1
instance = comp, \inst3|regs[7][6]\, inst3|regs[7][6], recop, 1
instance = comp, \inst3|regs[11][6]\, inst3|regs[11][6], recop, 1
instance = comp, \inst3|regs[15][6]\, inst3|regs[15][6], recop, 1
instance = comp, \inst3|Mux41~3\, inst3|Mux41~3, recop, 1
instance = comp, \inst3|regs[2][6]~feeder\, inst3|regs[2][6]~feeder, recop, 1
instance = comp, \inst3|regs[2][6]\, inst3|regs[2][6], recop, 1
instance = comp, \inst3|regs[6][6]\, inst3|regs[6][6], recop, 1
instance = comp, \inst3|regs[10][6]\, inst3|regs[10][6], recop, 1
instance = comp, \inst3|regs[14][6]\, inst3|regs[14][6], recop, 1
instance = comp, \inst3|Mux41~2\, inst3|Mux41~2, recop, 1
instance = comp, \inst3|Mux41~4\, inst3|Mux41~4, recop, 1
instance = comp, \inst9|Mux9~0\, inst9|Mux9~0, recop, 1
instance = comp, \inst9|Mux10~0\, inst9|Mux10~0, recop, 1
instance = comp, \inst9|Add0~1\, inst9|Add0~1, recop, 1
instance = comp, \inst9|Add0~37\, inst9|Add0~37, recop, 1
instance = comp, \inst9|Add0~33\, inst9|Add0~33, recop, 1
instance = comp, \inst9|Add0~29\, inst9|Add0~29, recop, 1
instance = comp, \inst9|Mux40~0\, inst9|Mux40~0, recop, 1
instance = comp, \inst9|Mux40~1\, inst9|Mux40~1, recop, 1
instance = comp, \inst9|result[13]~0\, inst9|result[13]~0, recop, 1
instance = comp, \inst9|result[7]\, inst9|result[7], recop, 1
instance = comp, \inst9|alu_result[7]\, inst9|alu_result[7], recop, 1
instance = comp, \inst3|regs[4][8]\, inst3|regs[4][8], recop, 1
instance = comp, \inst3|regs[8][8]\, inst3|regs[8][8], recop, 1
instance = comp, \inst3|regs[12][8]\, inst3|regs[12][8], recop, 1
instance = comp, \inst3|regs[0][8]~feeder\, inst3|regs[0][8]~feeder, recop, 1
instance = comp, \inst3|regs[0][8]\, inst3|regs[0][8], recop, 1
instance = comp, \inst3|Mux39~0\, inst3|Mux39~0, recop, 1
instance = comp, \inst3|regs[9][8]\, inst3|regs[9][8], recop, 1
instance = comp, \inst3|regs[5][8]\, inst3|regs[5][8], recop, 1
instance = comp, \inst3|regs[1][8]\, inst3|regs[1][8], recop, 1
instance = comp, \inst3|regs[13][8]\, inst3|regs[13][8], recop, 1
instance = comp, \inst3|Mux39~1\, inst3|Mux39~1, recop, 1
instance = comp, \inst3|regs[15][8]\, inst3|regs[15][8], recop, 1
instance = comp, \inst3|regs[3][8]\, inst3|regs[3][8], recop, 1
instance = comp, \inst3|regs[11][8]\, inst3|regs[11][8], recop, 1
instance = comp, \inst3|Mux39~3\, inst3|Mux39~3, recop, 1
instance = comp, \inst3|regs[10][8]\, inst3|regs[10][8], recop, 1
instance = comp, \inst3|regs[6][8]\, inst3|regs[6][8], recop, 1
instance = comp, \inst3|regs[14][8]\, inst3|regs[14][8], recop, 1
instance = comp, \inst3|regs[2][8]~feeder\, inst3|regs[2][8]~feeder, recop, 1
instance = comp, \inst3|regs[2][8]\, inst3|regs[2][8], recop, 1
instance = comp, \inst3|Mux39~2\, inst3|Mux39~2, recop, 1
instance = comp, \inst3|Mux39~4\, inst3|Mux39~4, recop, 1
instance = comp, \inst6|Mux7~0\, inst6|Mux7~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a40\, inst10|altsyncram_component|auto_generated|ram_block1a40, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a72\, inst10|altsyncram_component|auto_generated|ram_block1a72, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a104\, inst10|altsyncram_component|auto_generated|ram_block1a104, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a8\, inst10|altsyncram_component|auto_generated|ram_block1a8, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a168\, inst10|altsyncram_component|auto_generated|ram_block1a168, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a200\, inst10|altsyncram_component|auto_generated|ram_block1a200, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a232\, inst10|altsyncram_component|auto_generated|ram_block1a232, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a136\, inst10|altsyncram_component|auto_generated|ram_block1a136, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|operand[8]\, inst2|operand[8], recop, 1
instance = comp, \inst6|addrOut[8]\, inst6|addrOut[8], recop, 1
instance = comp, \inst3|regs[0][9]\, inst3|regs[0][9], recop, 1
instance = comp, \inst3|regs[2][9]\, inst3|regs[2][9], recop, 1
instance = comp, \inst3|regs[1][9]\, inst3|regs[1][9], recop, 1
instance = comp, \inst3|regs[3][9]\, inst3|regs[3][9], recop, 1
instance = comp, \inst3|Mux38~0\, inst3|Mux38~0, recop, 1
instance = comp, \inst3|regs[8][9]\, inst3|regs[8][9], recop, 1
instance = comp, \inst3|regs[9][9]\, inst3|regs[9][9], recop, 1
instance = comp, \inst3|regs[10][9]\, inst3|regs[10][9], recop, 1
instance = comp, \inst3|regs[11][9]\, inst3|regs[11][9], recop, 1
instance = comp, \inst3|Mux38~2\, inst3|Mux38~2, recop, 1
instance = comp, \inst3|regs[7][9]~DUPLICATE\, inst3|regs[7][9]~DUPLICATE, recop, 1
instance = comp, \inst3|regs[5][9]\, inst3|regs[5][9], recop, 1
instance = comp, \inst3|regs[4][9]\, inst3|regs[4][9], recop, 1
instance = comp, \inst3|regs[6][9]\, inst3|regs[6][9], recop, 1
instance = comp, \inst3|Mux38~1\, inst3|Mux38~1, recop, 1
instance = comp, \inst3|regs[12][9]\, inst3|regs[12][9], recop, 1
instance = comp, \inst3|regs[13][9]\, inst3|regs[13][9], recop, 1
instance = comp, \inst3|regs[14][9]\, inst3|regs[14][9], recop, 1
instance = comp, \inst3|Mux38~3\, inst3|Mux38~3, recop, 1
instance = comp, \inst3|Mux38~4\, inst3|Mux38~4, recop, 1
instance = comp, \inst6|Mux6~0\, inst6|Mux6~0, recop, 1
instance = comp, \inst6|addrOut[9]\, inst6|addrOut[9], recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|operand[10]\, inst2|operand[10], recop, 1
instance = comp, \inst6|Mux21~0\, inst6|Mux21~0, recop, 1
instance = comp, \inst6|dataOut[10]\, inst6|dataOut[10], recop, 1
instance = comp, \inst6|Mux4~0\, inst6|Mux4~0, recop, 1
instance = comp, \inst6|addrOut[11]\, inst6|addrOut[11], recop, 1
instance = comp, \inst6|Mux20~0\, inst6|Mux20~0, recop, 1
instance = comp, \inst6|dataOut[11]\, inst6|dataOut[11], recop, 1
instance = comp, \inst4|altsyncram_component|auto_generated|ram_block1a10\, inst4|altsyncram_component|auto_generated|ram_block1a10, recop, 1
instance = comp, \inst9|Mux21~0\, inst9|Mux21~0, recop, 1
instance = comp, \inst9|Mux5~0\, inst9|Mux5~0, recop, 1
instance = comp, \inst9|Mux6~0\, inst9|Mux6~0, recop, 1
instance = comp, \inst9|Mux7~0\, inst9|Mux7~0, recop, 1
instance = comp, \inst9|Add0~25\, inst9|Add0~25, recop, 1
instance = comp, \inst9|Add0~21\, inst9|Add0~21, recop, 1
instance = comp, \inst9|Add0~41\, inst9|Add0~41, recop, 1
instance = comp, \inst9|Mux37~0\, inst9|Mux37~0, recop, 1
instance = comp, \inst9|Mux37~1\, inst9|Mux37~1, recop, 1
instance = comp, \inst9|result[10]~DUPLICATE\, inst9|result[10]~DUPLICATE, recop, 1
instance = comp, \inst9|alu_result[10]\, inst9|alu_result[10], recop, 1
instance = comp, \inst3|Mux5~0\, inst3|Mux5~0, recop, 1
instance = comp, \inst3|Mux5~1\, inst3|Mux5~1, recop, 1
instance = comp, \inst3|data_input_z[13]~2\, inst3|data_input_z[13]~2, recop, 1
instance = comp, \inst3|data_input_z[10]\, inst3|data_input_z[10], recop, 1
instance = comp, \inst3|regs~5\, inst3|regs~5, recop, 1
instance = comp, \inst3|regs[0][10]\, inst3|regs[0][10], recop, 1
instance = comp, \inst3|regs[4][10]\, inst3|regs[4][10], recop, 1
instance = comp, \inst3|regs[12][10]\, inst3|regs[12][10], recop, 1
instance = comp, \inst3|regs[8][10]\, inst3|regs[8][10], recop, 1
instance = comp, \inst3|Mux37~0\, inst3|Mux37~0, recop, 1
instance = comp, \inst3|regs[15][10]\, inst3|regs[15][10], recop, 1
instance = comp, \inst3|regs[3][10]\, inst3|regs[3][10], recop, 1
instance = comp, \inst3|regs[7][10]\, inst3|regs[7][10], recop, 1
instance = comp, \inst3|regs[11][10]\, inst3|regs[11][10], recop, 1
instance = comp, \inst3|Mux37~3\, inst3|Mux37~3, recop, 1
instance = comp, \inst3|regs[6][10]~feeder\, inst3|regs[6][10]~feeder, recop, 1
instance = comp, \inst3|regs[6][10]\, inst3|regs[6][10], recop, 1
instance = comp, \inst3|regs[2][10]~feeder\, inst3|regs[2][10]~feeder, recop, 1
instance = comp, \inst3|regs[2][10]\, inst3|regs[2][10], recop, 1
instance = comp, \inst3|regs[14][10]\, inst3|regs[14][10], recop, 1
instance = comp, \inst3|regs[10][10]\, inst3|regs[10][10], recop, 1
instance = comp, \inst3|Mux37~2\, inst3|Mux37~2, recop, 1
instance = comp, \inst3|regs[5][10]\, inst3|regs[5][10], recop, 1
instance = comp, \inst3|regs[1][10]~feeder\, inst3|regs[1][10]~feeder, recop, 1
instance = comp, \inst3|regs[1][10]\, inst3|regs[1][10], recop, 1
instance = comp, \inst3|regs[9][10]\, inst3|regs[9][10], recop, 1
instance = comp, \inst3|regs[13][10]\, inst3|regs[13][10], recop, 1
instance = comp, \inst3|Mux37~1\, inst3|Mux37~1, recop, 1
instance = comp, \inst3|Mux37~4\, inst3|Mux37~4, recop, 1
instance = comp, \inst6|Mux5~0\, inst6|Mux5~0, recop, 1
instance = comp, \inst6|addrOut[10]\, inst6|addrOut[10], recop, 1
instance = comp, \inst6|Mux24~0\, inst6|Mux24~0, recop, 1
instance = comp, \inst6|dataOut[7]\, inst6|dataOut[7], recop, 1
instance = comp, \inst4|altsyncram_component|auto_generated|ram_block1a6\, inst4|altsyncram_component|auto_generated|ram_block1a6, recop, 1
instance = comp, \inst3|Mux8~0\, inst3|Mux8~0, recop, 1
instance = comp, \SW[7]~input\, SW[7]~input, recop, 1
instance = comp, \inst8|sip_r[7]~feeder\, inst8|sip_r[7]~feeder, recop, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, recop, 1
instance = comp, \inst8|sip_r[7]\, inst8|sip_r[7], recop, 1
instance = comp, \inst3|data_input_z[7]~3\, inst3|data_input_z[7]~3, recop, 1
instance = comp, \inst3|data_input_z[7]\, inst3|data_input_z[7], recop, 1
instance = comp, \inst3|regs~8\, inst3|regs~8, recop, 1
instance = comp, \inst3|regs[0][7]~feeder\, inst3|regs[0][7]~feeder, recop, 1
instance = comp, \inst3|regs[0][7]\, inst3|regs[0][7], recop, 1
instance = comp, \inst3|Mux40~0\, inst3|Mux40~0, recop, 1
instance = comp, \inst3|regs[9][7]\, inst3|regs[9][7], recop, 1
instance = comp, \inst3|Mux40~2\, inst3|Mux40~2, recop, 1
instance = comp, \inst3|Mux40~3\, inst3|Mux40~3, recop, 1
instance = comp, \inst3|Mux40~1\, inst3|Mux40~1, recop, 1
instance = comp, \inst3|Mux40~4\, inst3|Mux40~4, recop, 1
instance = comp, \inst6|Mux8~0\, inst6|Mux8~0, recop, 1
instance = comp, \inst6|addrOut[7]\, inst6|addrOut[7], recop, 1
instance = comp, \inst9|Mux25~0\, inst9|Mux25~0, recop, 1
instance = comp, \inst9|Mux41~0\, inst9|Mux41~0, recop, 1
instance = comp, \inst9|Mux41~1\, inst9|Mux41~1, recop, 1
instance = comp, \inst9|result[6]\, inst9|result[6], recop, 1
instance = comp, \inst9|alu_result[6]\, inst9|alu_result[6], recop, 1
instance = comp, \inst3|Mux9~0\, inst3|Mux9~0, recop, 1
instance = comp, \SW[6]~input\, SW[6]~input, recop, 1
instance = comp, \inst8|sip_r[6]~feeder\, inst8|sip_r[6]~feeder, recop, 1
instance = comp, \inst8|sip_r[6]\, inst8|sip_r[6], recop, 1
instance = comp, \inst3|data_input_z[6]\, inst3|data_input_z[6], recop, 1
instance = comp, \inst3|regs~9\, inst3|regs~9, recop, 1
instance = comp, \inst3|regs[5][6]\, inst3|regs[5][6], recop, 1
instance = comp, \inst3|Mux25~1\, inst3|Mux25~1, recop, 1
instance = comp, \inst3|Mux25~2\, inst3|Mux25~2, recop, 1
instance = comp, \inst3|Mux25~0\, inst3|Mux25~0, recop, 1
instance = comp, \inst3|Mux25~3\, inst3|Mux25~3, recop, 1
instance = comp, \inst3|Mux25~4\, inst3|Mux25~4, recop, 1
instance = comp, \inst6|Mux9~0\, inst6|Mux9~0, recop, 1
instance = comp, \inst6|addrOut[6]\, inst6|addrOut[6], recop, 1
instance = comp, \inst6|Mux30~0\, inst6|Mux30~0, recop, 1
instance = comp, \inst6|dataOut[1]\, inst6|dataOut[1], recop, 1
instance = comp, \inst4|altsyncram_component|auto_generated|ram_block1a0\, inst4|altsyncram_component|auto_generated|ram_block1a0, recop, 1
instance = comp, \inst9|Mux15~0\, inst9|Mux15~0, recop, 1
instance = comp, \inst9|Add0~66\, inst9|Add0~66, recop, 1
instance = comp, \inst9|Add0~53\, inst9|Add0~53, recop, 1
instance = comp, \inst9|Mux31~0\, inst9|Mux31~0, recop, 1
instance = comp, \inst9|Mux47~0\, inst9|Mux47~0, recop, 1
instance = comp, \inst9|Mux47~1\, inst9|Mux47~1, recop, 1
instance = comp, \inst9|result[0]\, inst9|result[0], recop, 1
instance = comp, \inst9|alu_result[0]~feeder\, inst9|alu_result[0]~feeder, recop, 1
instance = comp, \inst9|alu_result[0]\, inst9|alu_result[0], recop, 1
instance = comp, \inst3|Mux15~0\, inst3|Mux15~0, recop, 1
instance = comp, \SW[0]~input\, SW[0]~input, recop, 1
instance = comp, \inst8|sip_r[0]\, inst8|sip_r[0], recop, 1
instance = comp, \inst3|data_input_z[0]\, inst3|data_input_z[0], recop, 1
instance = comp, \inst3|regs~15\, inst3|regs~15, recop, 1
instance = comp, \inst3|regs[12][0]\, inst3|regs[12][0], recop, 1
instance = comp, \inst3|regs[0][0]~DUPLICATE\, inst3|regs[0][0]~DUPLICATE, recop, 1
instance = comp, \inst3|Mux31~0\, inst3|Mux31~0, recop, 1
instance = comp, \inst3|Mux31~3\, inst3|Mux31~3, recop, 1
instance = comp, \inst3|Mux31~2\, inst3|Mux31~2, recop, 1
instance = comp, \inst3|Mux31~1\, inst3|Mux31~1, recop, 1
instance = comp, \inst3|Mux31~4\, inst3|Mux31~4, recop, 1
instance = comp, \inst9|Add0~49\, inst9|Add0~49, recop, 1
instance = comp, \inst9|Mux46~0\, inst9|Mux46~0, recop, 1
instance = comp, \inst9|Mux46~1\, inst9|Mux46~1, recop, 1
instance = comp, \inst9|result[1]\, inst9|result[1], recop, 1
instance = comp, \inst9|alu_result[1]\, inst9|alu_result[1], recop, 1
instance = comp, \inst3|Mux14~0\, inst3|Mux14~0, recop, 1
instance = comp, \SW[1]~input\, SW[1]~input, recop, 1
instance = comp, \inst8|sip_r[1]~feeder\, inst8|sip_r[1]~feeder, recop, 1
instance = comp, \inst8|sip_r[1]\, inst8|sip_r[1], recop, 1
instance = comp, \inst3|data_input_z[1]\, inst3|data_input_z[1], recop, 1
instance = comp, \inst3|regs~14\, inst3|regs~14, recop, 1
instance = comp, \inst3|regs[12][1]\, inst3|regs[12][1], recop, 1
instance = comp, \inst3|regs[13][1]\, inst3|regs[13][1], recop, 1
instance = comp, \inst3|regs[15][1]\, inst3|regs[15][1], recop, 1
instance = comp, \inst3|regs[14][1]\, inst3|regs[14][1], recop, 1
instance = comp, \inst3|Mux46~3\, inst3|Mux46~3, recop, 1
instance = comp, \inst3|regs[1][1]\, inst3|regs[1][1], recop, 1
instance = comp, \inst3|regs[2][1]\, inst3|regs[2][1], recop, 1
instance = comp, \inst3|regs[3][1]\, inst3|regs[3][1], recop, 1
instance = comp, \inst3|regs[0][1]\, inst3|regs[0][1], recop, 1
instance = comp, \inst3|Mux46~0\, inst3|Mux46~0, recop, 1
instance = comp, \inst3|regs[6][1]\, inst3|regs[6][1], recop, 1
instance = comp, \inst3|regs[7][1]\, inst3|regs[7][1], recop, 1
instance = comp, \inst3|regs[4][1]\, inst3|regs[4][1], recop, 1
instance = comp, \inst3|regs[5][1]\, inst3|regs[5][1], recop, 1
instance = comp, \inst3|Mux46~1\, inst3|Mux46~1, recop, 1
instance = comp, \inst3|regs[10][1]\, inst3|regs[10][1], recop, 1
instance = comp, \inst3|regs[8][1]\, inst3|regs[8][1], recop, 1
instance = comp, \inst3|regs[11][1]\, inst3|regs[11][1], recop, 1
instance = comp, \inst3|regs[9][1]\, inst3|regs[9][1], recop, 1
instance = comp, \inst3|Mux46~2\, inst3|Mux46~2, recop, 1
instance = comp, \inst3|Mux46~4\, inst3|Mux46~4, recop, 1
instance = comp, \inst9|Mux14~0\, inst9|Mux14~0, recop, 1
instance = comp, \inst9|Add0~5\, inst9|Add0~5, recop, 1
instance = comp, \inst9|Mux45~0\, inst9|Mux45~0, recop, 1
instance = comp, \inst9|Mux45~1\, inst9|Mux45~1, recop, 1
instance = comp, \inst9|result[2]\, inst9|result[2], recop, 1
instance = comp, \inst9|alu_result[2]\, inst9|alu_result[2], recop, 1
instance = comp, \inst6|Mux29~0\, inst6|Mux29~0, recop, 1
instance = comp, \inst6|dataOut[2]\, inst6|dataOut[2], recop, 1
instance = comp, \inst6|Mux28~0\, inst6|Mux28~0, recop, 1
instance = comp, \inst6|dataOut[3]\, inst6|dataOut[3], recop, 1
instance = comp, \inst4|altsyncram_component|auto_generated|ram_block1a2\, inst4|altsyncram_component|auto_generated|ram_block1a2, recop, 1
instance = comp, \inst3|Mux13~0\, inst3|Mux13~0, recop, 1
instance = comp, \SW[2]~input\, SW[2]~input, recop, 1
instance = comp, \inst8|sip_r[2]~feeder\, inst8|sip_r[2]~feeder, recop, 1
instance = comp, \inst8|sip_r[2]\, inst8|sip_r[2], recop, 1
instance = comp, \inst3|data_input_z[2]\, inst3|data_input_z[2], recop, 1
instance = comp, \inst3|regs~13\, inst3|regs~13, recop, 1
instance = comp, \inst3|regs[4][2]~feeder\, inst3|regs[4][2]~feeder, recop, 1
instance = comp, \inst3|regs[4][2]\, inst3|regs[4][2], recop, 1
instance = comp, \inst3|regs[0][2]\, inst3|regs[0][2], recop, 1
instance = comp, \inst3|regs[8][2]\, inst3|regs[8][2], recop, 1
instance = comp, \inst3|regs[12][2]\, inst3|regs[12][2], recop, 1
instance = comp, \inst3|Mux45~0\, inst3|Mux45~0, recop, 1
instance = comp, \inst3|regs[2][2]\, inst3|regs[2][2], recop, 1
instance = comp, \inst3|regs[10][2]\, inst3|regs[10][2], recop, 1
instance = comp, \inst3|regs[14][2]\, inst3|regs[14][2], recop, 1
instance = comp, \inst3|regs[6][2]\, inst3|regs[6][2], recop, 1
instance = comp, \inst3|Mux45~2\, inst3|Mux45~2, recop, 1
instance = comp, \inst3|regs[9][2]\, inst3|regs[9][2], recop, 1
instance = comp, \inst3|regs[1][2]~feeder\, inst3|regs[1][2]~feeder, recop, 1
instance = comp, \inst3|regs[1][2]\, inst3|regs[1][2], recop, 1
instance = comp, \inst3|regs[5][2]~feeder\, inst3|regs[5][2]~feeder, recop, 1
instance = comp, \inst3|regs[5][2]\, inst3|regs[5][2], recop, 1
instance = comp, \inst3|regs[13][2]\, inst3|regs[13][2], recop, 1
instance = comp, \inst3|Mux45~1\, inst3|Mux45~1, recop, 1
instance = comp, \inst3|regs[15][2]\, inst3|regs[15][2], recop, 1
instance = comp, \inst3|regs[3][2]\, inst3|regs[3][2], recop, 1
instance = comp, \inst3|regs[7][2]~feeder\, inst3|regs[7][2]~feeder, recop, 1
instance = comp, \inst3|regs[7][2]\, inst3|regs[7][2], recop, 1
instance = comp, \inst3|regs[11][2]\, inst3|regs[11][2], recop, 1
instance = comp, \inst3|Mux45~3\, inst3|Mux45~3, recop, 1
instance = comp, \inst3|Mux45~4\, inst3|Mux45~4, recop, 1
instance = comp, \inst9|Mux13~0\, inst9|Mux13~0, recop, 1
instance = comp, \inst9|Add0~45\, inst9|Add0~45, recop, 1
instance = comp, \inst9|Mux44~0\, inst9|Mux44~0, recop, 1
instance = comp, \inst9|Mux44~1\, inst9|Mux44~1, recop, 1
instance = comp, \inst9|result[3]\, inst9|result[3], recop, 1
instance = comp, \inst9|alu_result[3]\, inst9|alu_result[3], recop, 1
instance = comp, \inst3|Mux12~0\, inst3|Mux12~0, recop, 1
instance = comp, \SW[3]~input\, SW[3]~input, recop, 1
instance = comp, \inst8|sip_r[3]\, inst8|sip_r[3], recop, 1
instance = comp, \inst3|data_input_z[3]\, inst3|data_input_z[3], recop, 1
instance = comp, \inst3|regs~12\, inst3|regs~12, recop, 1
instance = comp, \inst3|regs[15][3]\, inst3|regs[15][3], recop, 1
instance = comp, \inst3|regs[12][3]\, inst3|regs[12][3], recop, 1
instance = comp, \inst3|regs[13][3]\, inst3|regs[13][3], recop, 1
instance = comp, \inst3|regs[14][3]\, inst3|regs[14][3], recop, 1
instance = comp, \inst3|Mux44~3\, inst3|Mux44~3, recop, 1
instance = comp, \inst3|regs[9][3]\, inst3|regs[9][3], recop, 1
instance = comp, \inst3|regs[8][3]~feeder\, inst3|regs[8][3]~feeder, recop, 1
instance = comp, \inst3|regs[8][3]\, inst3|regs[8][3], recop, 1
instance = comp, \inst3|regs[10][3]\, inst3|regs[10][3], recop, 1
instance = comp, \inst3|regs[11][3]\, inst3|regs[11][3], recop, 1
instance = comp, \inst3|Mux44~2\, inst3|Mux44~2, recop, 1
instance = comp, \inst3|regs[0][3]~feeder\, inst3|regs[0][3]~feeder, recop, 1
instance = comp, \inst3|regs[0][3]\, inst3|regs[0][3], recop, 1
instance = comp, \inst3|regs[1][3]~feeder\, inst3|regs[1][3]~feeder, recop, 1
instance = comp, \inst3|regs[1][3]\, inst3|regs[1][3], recop, 1
instance = comp, \inst3|regs[2][3]\, inst3|regs[2][3], recop, 1
instance = comp, \inst3|regs[3][3]\, inst3|regs[3][3], recop, 1
instance = comp, \inst3|Mux44~0\, inst3|Mux44~0, recop, 1
instance = comp, \inst3|regs[4][3]~feeder\, inst3|regs[4][3]~feeder, recop, 1
instance = comp, \inst3|regs[4][3]\, inst3|regs[4][3], recop, 1
instance = comp, \inst3|regs[7][3]\, inst3|regs[7][3], recop, 1
instance = comp, \inst3|regs[6][3]\, inst3|regs[6][3], recop, 1
instance = comp, \inst3|regs[5][3]\, inst3|regs[5][3], recop, 1
instance = comp, \inst3|Mux44~1\, inst3|Mux44~1, recop, 1
instance = comp, \inst3|Mux44~4\, inst3|Mux44~4, recop, 1
instance = comp, \inst9|Mux12~0\, inst9|Mux12~0, recop, 1
instance = comp, \inst9|Mux43~0\, inst9|Mux43~0, recop, 1
instance = comp, \inst9|Mux43~1\, inst9|Mux43~1, recop, 1
instance = comp, \inst9|result[4]\, inst9|result[4], recop, 1
instance = comp, \inst9|alu_result[4]\, inst9|alu_result[4], recop, 1
instance = comp, \inst6|Mux27~0\, inst6|Mux27~0, recop, 1
instance = comp, \inst6|dataOut[4]\, inst6|dataOut[4], recop, 1
instance = comp, \inst6|Mux26~0\, inst6|Mux26~0, recop, 1
instance = comp, \inst6|dataOut[5]\, inst6|dataOut[5], recop, 1
instance = comp, \inst4|altsyncram_component|auto_generated|ram_block1a4\, inst4|altsyncram_component|auto_generated|ram_block1a4, recop, 1
instance = comp, \inst3|Mux11~0\, inst3|Mux11~0, recop, 1
instance = comp, \SW[4]~input\, SW[4]~input, recop, 1
instance = comp, \inst8|sip_r[4]~feeder\, inst8|sip_r[4]~feeder, recop, 1
instance = comp, \inst8|sip_r[4]\, inst8|sip_r[4], recop, 1
instance = comp, \inst3|data_input_z[4]\, inst3|data_input_z[4], recop, 1
instance = comp, \inst3|regs~11\, inst3|regs~11, recop, 1
instance = comp, \inst3|regs[8][4]\, inst3|regs[8][4], recop, 1
instance = comp, \inst3|regs[0][4]~DUPLICATE\, inst3|regs[0][4]~DUPLICATE, recop, 1
instance = comp, \inst3|Mux43~0\, inst3|Mux43~0, recop, 1
instance = comp, \inst3|Mux43~1\, inst3|Mux43~1, recop, 1
instance = comp, \inst3|Mux43~3\, inst3|Mux43~3, recop, 1
instance = comp, \inst3|Mux43~2\, inst3|Mux43~2, recop, 1
instance = comp, \inst3|Mux43~4\, inst3|Mux43~4, recop, 1
instance = comp, \inst9|Mux11~0\, inst9|Mux11~0, recop, 1
instance = comp, \inst9|LessThan0~4\, inst9|LessThan0~4, recop, 1
instance = comp, \inst9|LessThan0~1\, inst9|LessThan0~1, recop, 1
instance = comp, \inst9|LessThan0~2\, inst9|LessThan0~2, recop, 1
instance = comp, \inst9|LessThan0~3\, inst9|LessThan0~3, recop, 1
instance = comp, \inst9|Mux26~0\, inst9|Mux26~0, recop, 1
instance = comp, \inst9|LessThan0~5\, inst9|LessThan0~5, recop, 1
instance = comp, \inst9|LessThan0~0\, inst9|LessThan0~0, recop, 1
instance = comp, \inst9|LessThan0~6\, inst9|LessThan0~6, recop, 1
instance = comp, \inst9|Mux23~0\, inst9|Mux23~0, recop, 1
instance = comp, \inst9|Mux22~0\, inst9|Mux22~0, recop, 1
instance = comp, \inst9|LessThan0~7\, inst9|LessThan0~7, recop, 1
instance = comp, \inst9|LessThan0~10\, inst9|LessThan0~10, recop, 1
instance = comp, \inst3|regs[6][13]\, inst3|regs[6][13], recop, 1
instance = comp, \inst3|regs[7][13]~DUPLICATE\, inst3|regs[7][13]~DUPLICATE, recop, 1
instance = comp, \inst3|regs[4][13]\, inst3|regs[4][13], recop, 1
instance = comp, \inst3|regs[5][13]\, inst3|regs[5][13], recop, 1
instance = comp, \inst3|Mux34~1\, inst3|Mux34~1, recop, 1
instance = comp, \inst3|regs[8][13]\, inst3|regs[8][13], recop, 1
instance = comp, \inst3|regs[10][13]\, inst3|regs[10][13], recop, 1
instance = comp, \inst3|regs[9][13]\, inst3|regs[9][13], recop, 1
instance = comp, \inst3|regs[11][13]\, inst3|regs[11][13], recop, 1
instance = comp, \inst3|Mux34~2\, inst3|Mux34~2, recop, 1
instance = comp, \inst3|regs[1][13]~DUPLICATE\, inst3|regs[1][13]~DUPLICATE, recop, 1
instance = comp, \inst3|regs[0][13]~DUPLICATE\, inst3|regs[0][13]~DUPLICATE, recop, 1
instance = comp, \inst3|regs[2][13]\, inst3|regs[2][13], recop, 1
instance = comp, \inst3|regs[3][13]\, inst3|regs[3][13], recop, 1
instance = comp, \inst3|Mux34~0\, inst3|Mux34~0, recop, 1
instance = comp, \inst3|regs[13][13]\, inst3|regs[13][13], recop, 1
instance = comp, \inst3|regs[12][13]~feeder\, inst3|regs[12][13]~feeder, recop, 1
instance = comp, \inst3|regs[12][13]\, inst3|regs[12][13], recop, 1
instance = comp, \inst3|regs[15][13]\, inst3|regs[15][13], recop, 1
instance = comp, \inst3|Mux34~3\, inst3|Mux34~3, recop, 1
instance = comp, \inst3|Mux34~4\, inst3|Mux34~4, recop, 1
instance = comp, \inst9|Mux2~0\, inst9|Mux2~0, recop, 1
instance = comp, \inst9|Mux18~0\, inst9|Mux18~0, recop, 1
instance = comp, \inst3|regs[8][12]\, inst3|regs[8][12], recop, 1
instance = comp, \inst3|regs[4][12]\, inst3|regs[4][12], recop, 1
instance = comp, \inst3|regs[12][12]\, inst3|regs[12][12], recop, 1
instance = comp, \inst3|regs[0][12]~feeder\, inst3|regs[0][12]~feeder, recop, 1
instance = comp, \inst3|regs[0][12]\, inst3|regs[0][12], recop, 1
instance = comp, \inst3|Mux35~0\, inst3|Mux35~0, recop, 1
instance = comp, \inst3|regs[9][12]\, inst3|regs[9][12], recop, 1
instance = comp, \inst3|regs[5][12]\, inst3|regs[5][12], recop, 1
instance = comp, \inst3|regs[1][12]~feeder\, inst3|regs[1][12]~feeder, recop, 1
instance = comp, \inst3|regs[1][12]\, inst3|regs[1][12], recop, 1
instance = comp, \inst3|regs[13][12]\, inst3|regs[13][12], recop, 1
instance = comp, \inst3|Mux35~1\, inst3|Mux35~1, recop, 1
instance = comp, \inst3|regs[6][12]\, inst3|regs[6][12], recop, 1
instance = comp, \inst3|regs[10][12]\, inst3|regs[10][12], recop, 1
instance = comp, \inst3|regs[2][12]\, inst3|regs[2][12], recop, 1
instance = comp, \inst3|regs[14][12]\, inst3|regs[14][12], recop, 1
instance = comp, \inst3|Mux35~2\, inst3|Mux35~2, recop, 1
instance = comp, \inst3|regs[3][12]\, inst3|regs[3][12], recop, 1
instance = comp, \inst3|regs[7][12]\, inst3|regs[7][12], recop, 1
instance = comp, \inst3|regs[15][12]\, inst3|regs[15][12], recop, 1
instance = comp, \inst3|Mux35~3\, inst3|Mux35~3, recop, 1
instance = comp, \inst3|Mux35~4\, inst3|Mux35~4, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a108\, inst10|altsyncram_component|auto_generated|ram_block1a108, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a44\, inst10|altsyncram_component|auto_generated|ram_block1a44, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a12\, inst10|altsyncram_component|auto_generated|ram_block1a12, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a76\, inst10|altsyncram_component|auto_generated|ram_block1a76, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a204\, inst10|altsyncram_component|auto_generated|ram_block1a204, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a140\, inst10|altsyncram_component|auto_generated|ram_block1a140, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a236\, inst10|altsyncram_component|auto_generated|ram_block1a236, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a172\, inst10|altsyncram_component|auto_generated|ram_block1a172, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|operand[12]\, inst2|operand[12], recop, 1
instance = comp, \inst9|Mux3~0\, inst9|Mux3~0, recop, 1
instance = comp, \inst9|Mux19~0\, inst9|Mux19~0, recop, 1
instance = comp, \inst9|Add0~17\, inst9|Add0~17, recop, 1
instance = comp, \inst9|Add0~13\, inst9|Add0~13, recop, 1
instance = comp, \inst9|Mux35~0\, inst9|Mux35~0, recop, 1
instance = comp, \inst9|Mux35~1\, inst9|Mux35~1, recop, 1
instance = comp, \inst9|result[12]\, inst9|result[12], recop, 1
instance = comp, \inst9|alu_result[12]\, inst9|alu_result[12], recop, 1
instance = comp, \inst6|Mux19~0\, inst6|Mux19~0, recop, 1
instance = comp, \inst6|dataOut[12]\, inst6|dataOut[12], recop, 1
instance = comp, \inst6|Mux18~0\, inst6|Mux18~0, recop, 1
instance = comp, \inst6|dataOut[13]\, inst6|dataOut[13], recop, 1
instance = comp, \inst4|altsyncram_component|auto_generated|ram_block1a12\, inst4|altsyncram_component|auto_generated|ram_block1a12, recop, 1
instance = comp, \inst3|Mux3~0\, inst3|Mux3~0, recop, 1
instance = comp, \inst3|Mux3~1\, inst3|Mux3~1, recop, 1
instance = comp, \inst3|data_input_z[12]\, inst3|data_input_z[12], recop, 1
instance = comp, \inst3|regs~3\, inst3|regs~3, recop, 1
instance = comp, \inst3|regs[11][12]\, inst3|regs[11][12], recop, 1
instance = comp, \inst3|Mux19~3\, inst3|Mux19~3, recop, 1
instance = comp, \inst3|Mux19~0\, inst3|Mux19~0, recop, 1
instance = comp, \inst3|Mux19~1\, inst3|Mux19~1, recop, 1
instance = comp, \inst3|Mux19~2\, inst3|Mux19~2, recop, 1
instance = comp, \inst3|Mux19~4\, inst3|Mux19~4, recop, 1
instance = comp, \inst9|Add0~9\, inst9|Add0~9, recop, 1
instance = comp, \inst9|Mux34~2\, inst9|Mux34~2, recop, 1
instance = comp, \inst9|Mux34~3\, inst9|Mux34~3, recop, 1
instance = comp, \inst9|result[13]\, inst9|result[13], recop, 1
instance = comp, \inst9|alu_result[13]\, inst9|alu_result[13], recop, 1
instance = comp, \inst3|Mux2~0\, inst3|Mux2~0, recop, 1
instance = comp, \inst3|Mux2~1\, inst3|Mux2~1, recop, 1
instance = comp, \inst3|data_input_z[13]\, inst3|data_input_z[13], recop, 1
instance = comp, \inst3|regs~2\, inst3|regs~2, recop, 1
instance = comp, \inst3|regs[14][13]\, inst3|regs[14][13], recop, 1
instance = comp, \inst3|Mux18~3\, inst3|Mux18~3, recop, 1
instance = comp, \inst3|Mux18~2\, inst3|Mux18~2, recop, 1
instance = comp, \inst3|regs[1][13]\, inst3|regs[1][13], recop, 1
instance = comp, \inst3|regs[0][13]\, inst3|regs[0][13], recop, 1
instance = comp, \inst3|Mux18~0\, inst3|Mux18~0, recop, 1
instance = comp, \inst3|regs[7][13]\, inst3|regs[7][13], recop, 1
instance = comp, \inst3|Mux18~1\, inst3|Mux18~1, recop, 1
instance = comp, \inst3|Mux18~4\, inst3|Mux18~4, recop, 1
instance = comp, \inst9|LessThan0~8\, inst9|LessThan0~8, recop, 1
instance = comp, \inst9|LessThan0~9\, inst9|LessThan0~9, recop, 1
instance = comp, \inst9|LessThan0~11\, inst9|LessThan0~11, recop, 1
instance = comp, \inst9|LessThan0~12\, inst9|LessThan0~12, recop, 1
instance = comp, \inst9|LessThan0~13\, inst9|LessThan0~13, recop, 1
instance = comp, \inst9|LessThan0~15\, inst9|LessThan0~15, recop, 1
instance = comp, \inst9|LessThan0~16\, inst9|LessThan0~16, recop, 1
instance = comp, \inst9|LessThan0~14\, inst9|LessThan0~14, recop, 1
instance = comp, \inst9|LessThan0~17\, inst9|LessThan0~17, recop, 1
instance = comp, \inst9|Mux34~1\, inst9|Mux34~1, recop, 1
instance = comp, \inst9|Add0~57\, inst9|Add0~57, recop, 1
instance = comp, \inst9|Mux33~0\, inst9|Mux33~0, recop, 1
instance = comp, \inst9|Mux33~1\, inst9|Mux33~1, recop, 1
instance = comp, \inst9|result[14]\, inst9|result[14], recop, 1
instance = comp, \inst9|alu_result[14]\, inst9|alu_result[14], recop, 1
instance = comp, \inst6|Mux17~0\, inst6|Mux17~0, recop, 1
instance = comp, \inst6|dataOut[14]\, inst6|dataOut[14], recop, 1
instance = comp, \inst6|Mux16~0\, inst6|Mux16~0, recop, 1
instance = comp, \inst|Add0~17\, inst|Add0~17, recop, 1
instance = comp, \inst|Add0~13\, inst|Add0~13, recop, 1
instance = comp, \inst|Add0~9\, inst|Add0~9, recop, 1
instance = comp, \inst|Add0~5\, inst|Add0~5, recop, 1
instance = comp, \inst|Add0~1\, inst|Add0~1, recop, 1
instance = comp, \inst|out_count~0\, inst|out_count~0, recop, 1
instance = comp, \inst7|Mux56~0\, inst7|Mux56~0, recop, 1
instance = comp, \inst9|Equal0~2\, inst9|Equal0~2, recop, 1
instance = comp, \inst9|Mux42~0\, inst9|Mux42~0, recop, 1
instance = comp, \inst9|Mux42~1\, inst9|Mux42~1, recop, 1
instance = comp, \inst9|result[5]\, inst9|result[5], recop, 1
instance = comp, \inst9|result[10]\, inst9|result[10], recop, 1
instance = comp, \inst9|Equal0~1\, inst9|Equal0~1, recop, 1
instance = comp, \inst9|Mux39~0\, inst9|Mux39~0, recop, 1
instance = comp, \inst9|Mux39~1\, inst9|Mux39~1, recop, 1
instance = comp, \inst9|result[8]\, inst9|result[8], recop, 1
instance = comp, \inst9|Mux38~0\, inst9|Mux38~0, recop, 1
instance = comp, \inst9|Mux38~1\, inst9|Mux38~1, recop, 1
instance = comp, \inst9|result[9]\, inst9|result[9], recop, 1
instance = comp, \inst9|Equal0~0\, inst9|Equal0~0, recop, 1
instance = comp, \inst9|Equal0~3\, inst9|Equal0~3, recop, 1
instance = comp, \inst9|z_flag\, inst9|z_flag, recop, 1
instance = comp, \inst7|Equal3~0\, inst7|Equal3~0, recop, 1
instance = comp, \inst6|process_0~0\, inst6|process_0~0, recop, 1
instance = comp, \inst6|present_sz_Jmp[1]\, inst6|present_sz_Jmp[1], recop, 1
instance = comp, \inst6|process_0~2\, inst6|process_0~2, recop, 1
instance = comp, \inst6|process_0~1\, inst6|process_0~1, recop, 1
instance = comp, \inst6|process_0~3\, inst6|process_0~3, recop, 1
instance = comp, \inst6|process_0~4\, inst6|process_0~4, recop, 1
instance = comp, \inst6|present_sz_Jmp[0]\, inst6|present_sz_Jmp[0], recop, 1
instance = comp, \inst7|Selector0~0\, inst7|Selector0~0, recop, 1
instance = comp, \inst7|increment[2]~0\, inst7|increment[2]~0, recop, 1
instance = comp, \inst7|increment[3]\, inst7|increment[3], recop, 1
instance = comp, \inst7|Selector0~1\, inst7|Selector0~1, recop, 1
instance = comp, \inst7|increment[3]~2\, inst7|increment[3]~2, recop, 1
instance = comp, \inst7|increment[3]~DUPLICATE\, inst7|increment[3]~DUPLICATE, recop, 1
instance = comp, \inst|out_count[4]~1\, inst|out_count[4]~1, recop, 1
instance = comp, \inst7|ld_r~0\, inst7|ld_r~0, recop, 1
instance = comp, \inst7|nextState~19\, inst7|nextState~19, recop, 1
instance = comp, \inst7|nextState~28\, inst7|nextState~28, recop, 1
instance = comp, \inst7|nextState.getMemData\, inst7|nextState.getMemData, recop, 1
instance = comp, \inst7|nextState.getMemData2\, inst7|nextState.getMemData2, recop, 1
instance = comp, \inst7|nextState.writeData\, inst7|nextState.writeData, recop, 1
instance = comp, \inst7|stateOut[2]\, inst7|stateOut[2], recop, 1
instance = comp, \inst7|Selector5~0\, inst7|Selector5~0, recop, 1
instance = comp, \inst7|Selector5~1\, inst7|Selector5~1, recop, 1
instance = comp, \inst7|stateOut[2]~DUPLICATE\, inst7|stateOut[2]~DUPLICATE, recop, 1
instance = comp, \inst7|Selector6~1\, inst7|Selector6~1, recop, 1
instance = comp, \inst7|stateOut[1]\, inst7|stateOut[1], recop, 1
instance = comp, \inst7|Selector7~0\, inst7|Selector7~0, recop, 1
instance = comp, \inst7|Selector7~1\, inst7|Selector7~1, recop, 1
instance = comp, \inst7|stateOut[0]\, inst7|stateOut[0], recop, 1
instance = comp, \inst7|Selector8~1\, inst7|Selector8~1, recop, 1
instance = comp, \inst7|Selector4~0\, inst7|Selector4~0, recop, 1
instance = comp, \inst7|stateOut[3]\, inst7|stateOut[3], recop, 1
instance = comp, \inst|out_count[15]~2\, inst|out_count[15]~2, recop, 1
instance = comp, \inst|out_count[15]~3\, inst|out_count[15]~3, recop, 1
instance = comp, \inst|out_count[15]\, inst|out_count[15], recop, 1
instance = comp, \inst6|dataOut[15]\, inst6|dataOut[15], recop, 1
instance = comp, \inst4|altsyncram_component|auto_generated|ram_block1a14\, inst4|altsyncram_component|auto_generated|ram_block1a14, recop, 1
instance = comp, \inst3|Mux1~0\, inst3|Mux1~0, recop, 1
instance = comp, \inst3|Mux1~1\, inst3|Mux1~1, recop, 1
instance = comp, \inst3|data_input_z[14]\, inst3|data_input_z[14], recop, 1
instance = comp, \inst3|regs~1\, inst3|regs~1, recop, 1
instance = comp, \inst3|regs[12][14]\, inst3|regs[12][14], recop, 1
instance = comp, \inst3|Mux17~0\, inst3|Mux17~0, recop, 1
instance = comp, \inst3|Mux17~2\, inst3|Mux17~2, recop, 1
instance = comp, \inst3|Mux17~1\, inst3|Mux17~1, recop, 1
instance = comp, \inst3|Mux17~3\, inst3|Mux17~3, recop, 1
instance = comp, \inst3|Mux17~4\, inst3|Mux17~4, recop, 1
instance = comp, \inst9|Add0~61\, inst9|Add0~61, recop, 1
instance = comp, \inst9|Mux32~0\, inst9|Mux32~0, recop, 1
instance = comp, \inst9|result[15]\, inst9|result[15], recop, 1
instance = comp, \inst9|alu_result[15]\, inst9|alu_result[15], recop, 1
instance = comp, \inst3|Mux0~0\, inst3|Mux0~0, recop, 1
instance = comp, \inst3|Mux0~1\, inst3|Mux0~1, recop, 1
instance = comp, \inst3|data_input_z[15]\, inst3|data_input_z[15], recop, 1
instance = comp, \inst3|regs~0\, inst3|regs~0, recop, 1
instance = comp, \inst3|regs[9][15]\, inst3|regs[9][15], recop, 1
instance = comp, \inst3|Mux16~2\, inst3|Mux16~2, recop, 1
instance = comp, \inst3|regs[0][15]\, inst3|regs[0][15], recop, 1
instance = comp, \inst3|Mux16~0\, inst3|Mux16~0, recop, 1
instance = comp, \inst3|Mux16~3\, inst3|Mux16~3, recop, 1
instance = comp, \inst3|Mux16~1\, inst3|Mux16~1, recop, 1
instance = comp, \inst3|Mux16~4\, inst3|Mux16~4, recop, 1
instance = comp, \inst9|Mux16~0\, inst9|Mux16~0, recop, 1
instance = comp, \inst9|Mux34~0\, inst9|Mux34~0, recop, 1
instance = comp, \inst9|Mux36~0\, inst9|Mux36~0, recop, 1
instance = comp, \inst9|Mux36~1\, inst9|Mux36~1, recop, 1
instance = comp, \inst9|result[11]\, inst9|result[11], recop, 1
instance = comp, \inst9|alu_result[11]\, inst9|alu_result[11], recop, 1
instance = comp, \inst3|Mux4~0\, inst3|Mux4~0, recop, 1
instance = comp, \inst3|Mux4~1\, inst3|Mux4~1, recop, 1
instance = comp, \inst3|data_input_z[11]\, inst3|data_input_z[11], recop, 1
instance = comp, \inst3|regs~4\, inst3|regs~4, recop, 1
instance = comp, \inst3|regs[8][11]\, inst3|regs[8][11], recop, 1
instance = comp, \inst3|Mux20~2\, inst3|Mux20~2, recop, 1
instance = comp, \inst3|Mux20~1\, inst3|Mux20~1, recop, 1
instance = comp, \inst3|Mux20~3\, inst3|Mux20~3, recop, 1
instance = comp, \inst3|Mux20~0\, inst3|Mux20~0, recop, 1
instance = comp, \inst3|Mux20~4\, inst3|Mux20~4, recop, 1
instance = comp, \inst|out_count~7\, inst|out_count~7, recop, 1
instance = comp, \inst|out_count[11]\, inst|out_count[11], recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a178\, inst10|altsyncram_component|auto_generated|ram_block1a178, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a210\, inst10|altsyncram_component|auto_generated|ram_block1a210, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a146\, inst10|altsyncram_component|auto_generated|ram_block1a146, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a242\, inst10|altsyncram_component|auto_generated|ram_block1a242, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a18\, inst10|altsyncram_component|auto_generated|ram_block1a18, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a82\, inst10|altsyncram_component|auto_generated|ram_block1a82, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a50\, inst10|altsyncram_component|auto_generated|ram_block1a50, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a114\, inst10|altsyncram_component|auto_generated|ram_block1a114, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|rx[2]\, inst2|rx[2], recop, 1
instance = comp, \inst3|Mux21~3\, inst3|Mux21~3, recop, 1
instance = comp, \inst3|Mux21~2\, inst3|Mux21~2, recop, 1
instance = comp, \inst3|Mux21~0\, inst3|Mux21~0, recop, 1
instance = comp, \inst3|Mux21~1\, inst3|Mux21~1, recop, 1
instance = comp, \inst3|Mux21~4\, inst3|Mux21~4, recop, 1
instance = comp, \inst|out_count~8\, inst|out_count~8, recop, 1
instance = comp, \inst|out_count[10]\, inst|out_count[10], recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|operand[9]\, inst2|operand[9], recop, 1
instance = comp, \inst6|Mux23~0\, inst6|Mux23~0, recop, 1
instance = comp, \inst6|dataOut[8]\, inst6|dataOut[8], recop, 1
instance = comp, \inst6|Mux22~0\, inst6|Mux22~0, recop, 1
instance = comp, \inst6|dataOut[9]\, inst6|dataOut[9], recop, 1
instance = comp, \inst4|altsyncram_component|auto_generated|ram_block1a8\, inst4|altsyncram_component|auto_generated|ram_block1a8, recop, 1
instance = comp, \inst9|alu_result[9]\, inst9|alu_result[9], recop, 1
instance = comp, \inst3|Mux6~0\, inst3|Mux6~0, recop, 1
instance = comp, \SW[9]~input\, SW[9]~input, recop, 1
instance = comp, \inst8|sip_r[9]~feeder\, inst8|sip_r[9]~feeder, recop, 1
instance = comp, \inst8|sip_r[9]\, inst8|sip_r[9], recop, 1
instance = comp, \inst3|data_input_z[9]\, inst3|data_input_z[9], recop, 1
instance = comp, \inst3|regs~6\, inst3|regs~6, recop, 1
instance = comp, \inst3|regs[15][9]\, inst3|regs[15][9], recop, 1
instance = comp, \inst3|Mux22~3\, inst3|Mux22~3, recop, 1
instance = comp, \inst3|Mux22~0\, inst3|Mux22~0, recop, 1
instance = comp, \inst3|Mux22~1\, inst3|Mux22~1, recop, 1
instance = comp, \inst3|Mux22~2\, inst3|Mux22~2, recop, 1
instance = comp, \inst3|Mux22~4\, inst3|Mux22~4, recop, 1
instance = comp, \inst|out_count~9\, inst|out_count~9, recop, 1
instance = comp, \inst|out_count[9]\, inst|out_count[9], recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a250\, inst10|altsyncram_component|auto_generated|ram_block1a250, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a186\, inst10|altsyncram_component|auto_generated|ram_block1a186, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a154\, inst10|altsyncram_component|auto_generated|ram_block1a154, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a218\, inst10|altsyncram_component|auto_generated|ram_block1a218, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a26\, inst10|altsyncram_component|auto_generated|ram_block1a26, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a122\, inst10|altsyncram_component|auto_generated|ram_block1a122, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a90\, inst10|altsyncram_component|auto_generated|ram_block1a90, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a58\, inst10|altsyncram_component|auto_generated|ram_block1a58, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|opcode[2]\, inst2|opcode[2], recop, 1
instance = comp, \inst7|nextState~22\, inst7|nextState~22, recop, 1
instance = comp, \inst7|nextState~21\, inst7|nextState~21, recop, 1
instance = comp, \inst7|nextState~20\, inst7|nextState~20, recop, 1
instance = comp, \inst7|nextState~23\, inst7|nextState~23, recop, 1
instance = comp, \inst7|nextState~24\, inst7|nextState~24, recop, 1
instance = comp, \inst7|nextState~25\, inst7|nextState~25, recop, 1
instance = comp, \inst7|nextState.execution\, inst7|nextState.execution, recop, 1
instance = comp, \inst7|Selector16~0\, inst7|Selector16~0, recop, 1
instance = comp, \inst7|nextState.loadAluResult\, inst7|nextState.loadAluResult, recop, 1
instance = comp, \inst7|Selector6~0\, inst7|Selector6~0, recop, 1
instance = comp, \inst7|Selector8~2\, inst7|Selector8~2, recop, 1
instance = comp, \inst7|nextState.storeAluResult\, inst7|nextState.storeAluResult, recop, 1
instance = comp, \inst7|Selector8~3\, inst7|Selector8~3, recop, 1
instance = comp, \inst7|Selector8~0\, inst7|Selector8~0, recop, 1
instance = comp, \inst7|Selector8~4\, inst7|Selector8~4, recop, 1
instance = comp, \inst7|ld_r\, inst7|ld_r, recop, 1
instance = comp, \inst9|alu_result[8]\, inst9|alu_result[8], recop, 1
instance = comp, \inst3|Mux7~0\, inst3|Mux7~0, recop, 1
instance = comp, \SW[8]~input\, SW[8]~input, recop, 1
instance = comp, \inst8|sip_r[8]~feeder\, inst8|sip_r[8]~feeder, recop, 1
instance = comp, \inst8|sip_r[8]\, inst8|sip_r[8], recop, 1
instance = comp, \inst3|data_input_z[8]\, inst3|data_input_z[8], recop, 1
instance = comp, \inst3|regs~7\, inst3|regs~7, recop, 1
instance = comp, \inst3|regs[7][8]~DUPLICATE\, inst3|regs[7][8]~DUPLICATE, recop, 1
instance = comp, \inst3|Mux23~3\, inst3|Mux23~3, recop, 1
instance = comp, \inst3|Mux23~2\, inst3|Mux23~2, recop, 1
instance = comp, \inst3|Mux23~0\, inst3|Mux23~0, recop, 1
instance = comp, \inst3|Mux23~1\, inst3|Mux23~1, recop, 1
instance = comp, \inst3|Mux23~4\, inst3|Mux23~4, recop, 1
instance = comp, \inst|out_count~10\, inst|out_count~10, recop, 1
instance = comp, \inst|out_count[8]\, inst|out_count[8], recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a134\, inst10|altsyncram_component|auto_generated|ram_block1a134, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a230\, inst10|altsyncram_component|auto_generated|ram_block1a230, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a166\, inst10|altsyncram_component|auto_generated|ram_block1a166, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a198\, inst10|altsyncram_component|auto_generated|ram_block1a198, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a102\, inst10|altsyncram_component|auto_generated|ram_block1a102, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a6\, inst10|altsyncram_component|auto_generated|ram_block1a6, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a70\, inst10|altsyncram_component|auto_generated|ram_block1a70, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a38\, inst10|altsyncram_component|auto_generated|ram_block1a38, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|operand[7]\, inst2|operand[7], recop, 1
instance = comp, \inst|out_count~11\, inst|out_count~11, recop, 1
instance = comp, \inst|out_count[7]\, inst|out_count[7], recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|operand[6]\, inst2|operand[6], recop, 1
instance = comp, \inst|out_count~12\, inst|out_count~12, recop, 1
instance = comp, \inst|out_count[6]\, inst|out_count[6], recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|rz[2]\, inst2|rz[2], recop, 1
instance = comp, \inst3|regs[12][5]\, inst3|regs[12][5], recop, 1
instance = comp, \inst3|regs[13][5]\, inst3|regs[13][5], recop, 1
instance = comp, \inst3|regs[15][5]~feeder\, inst3|regs[15][5]~feeder, recop, 1
instance = comp, \inst3|regs[15][5]\, inst3|regs[15][5], recop, 1
instance = comp, \inst3|regs[14][5]\, inst3|regs[14][5], recop, 1
instance = comp, \inst3|Mux42~3\, inst3|Mux42~3, recop, 1
instance = comp, \inst3|regs[10][5]\, inst3|regs[10][5], recop, 1
instance = comp, \inst3|regs[8][5]~feeder\, inst3|regs[8][5]~feeder, recop, 1
instance = comp, \inst3|regs[8][5]\, inst3|regs[8][5], recop, 1
instance = comp, \inst3|regs[11][5]\, inst3|regs[11][5], recop, 1
instance = comp, \inst3|regs[9][5]\, inst3|regs[9][5], recop, 1
instance = comp, \inst3|Mux42~2\, inst3|Mux42~2, recop, 1
instance = comp, \inst3|regs[6][5]\, inst3|regs[6][5], recop, 1
instance = comp, \inst3|regs[7][5]\, inst3|regs[7][5], recop, 1
instance = comp, \inst3|regs[5][5]\, inst3|regs[5][5], recop, 1
instance = comp, \inst3|regs[4][5]\, inst3|regs[4][5], recop, 1
instance = comp, \inst3|Mux42~1\, inst3|Mux42~1, recop, 1
instance = comp, \inst3|regs[2][5]\, inst3|regs[2][5], recop, 1
instance = comp, \inst3|regs[1][5]\, inst3|regs[1][5], recop, 1
instance = comp, \inst3|regs[3][5]\, inst3|regs[3][5], recop, 1
instance = comp, \inst3|Mux42~0\, inst3|Mux42~0, recop, 1
instance = comp, \inst3|Mux42~4\, inst3|Mux42~4, recop, 1
instance = comp, \inst9|alu_result[5]\, inst9|alu_result[5], recop, 1
instance = comp, \inst3|Mux10~0\, inst3|Mux10~0, recop, 1
instance = comp, \SW[5]~input\, SW[5]~input, recop, 1
instance = comp, \inst8|sip_r[5]~feeder\, inst8|sip_r[5]~feeder, recop, 1
instance = comp, \inst8|sip_r[5]\, inst8|sip_r[5], recop, 1
instance = comp, \inst3|data_input_z[5]\, inst3|data_input_z[5], recop, 1
instance = comp, \inst3|regs~10\, inst3|regs~10, recop, 1
instance = comp, \inst3|regs[0][5]\, inst3|regs[0][5], recop, 1
instance = comp, \inst3|Mux26~0\, inst3|Mux26~0, recop, 1
instance = comp, \inst3|Mux26~2\, inst3|Mux26~2, recop, 1
instance = comp, \inst3|Mux26~3\, inst3|Mux26~3, recop, 1
instance = comp, \inst3|regs[7][5]~DUPLICATE\, inst3|regs[7][5]~DUPLICATE, recop, 1
instance = comp, \inst3|Mux26~1\, inst3|Mux26~1, recop, 1
instance = comp, \inst3|Mux26~4\, inst3|Mux26~4, recop, 1
instance = comp, \inst|out_count~13\, inst|out_count~13, recop, 1
instance = comp, \inst|out_count[5]\, inst|out_count[5], recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|operand[4]\, inst2|operand[4], recop, 1
instance = comp, \inst|out_count~14\, inst|out_count~14, recop, 1
instance = comp, \inst|out_count[4]\, inst|out_count[4], recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|rx[3]\, inst2|rx[3], recop, 1
instance = comp, \inst3|Mux28~0\, inst3|Mux28~0, recop, 1
instance = comp, \inst3|Mux28~1\, inst3|Mux28~1, recop, 1
instance = comp, \inst3|Mux28~3\, inst3|Mux28~3, recop, 1
instance = comp, \inst3|Mux28~2\, inst3|Mux28~2, recop, 1
instance = comp, \inst3|Mux28~4\, inst3|Mux28~4, recop, 1
instance = comp, \inst|out_count~15\, inst|out_count~15, recop, 1
instance = comp, \inst|out_count[3]\, inst|out_count[3], recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a112\, inst10|altsyncram_component|auto_generated|ram_block1a112, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a16\, inst10|altsyncram_component|auto_generated|ram_block1a16, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a80\, inst10|altsyncram_component|auto_generated|ram_block1a80, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a48\, inst10|altsyncram_component|auto_generated|ram_block1a48, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a240\, inst10|altsyncram_component|auto_generated|ram_block1a240, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a176\, inst10|altsyncram_component|auto_generated|ram_block1a176, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a144\, inst10|altsyncram_component|auto_generated|ram_block1a144, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|ram_block1a208\, inst10|altsyncram_component|auto_generated|ram_block1a208, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|rx[1]\, inst2|rx[1], recop, 1
instance = comp, \inst3|Mux29~3\, inst3|Mux29~3, recop, 1
instance = comp, \inst3|Mux29~0\, inst3|Mux29~0, recop, 1
instance = comp, \inst3|Mux29~2\, inst3|Mux29~2, recop, 1
instance = comp, \inst3|Mux29~1\, inst3|Mux29~1, recop, 1
instance = comp, \inst3|Mux29~4\, inst3|Mux29~4, recop, 1
instance = comp, \inst|out_count~16\, inst|out_count~16, recop, 1
instance = comp, \inst|out_count[2]\, inst|out_count[2], recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|address_reg_a[0]\, inst10|altsyncram_component|auto_generated|address_reg_a[0], recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|rx[0]\, inst2|rx[0], recop, 1
instance = comp, \inst3|Mux30~0\, inst3|Mux30~0, recop, 1
instance = comp, \inst3|Mux30~3\, inst3|Mux30~3, recop, 1
instance = comp, \inst3|Mux30~1\, inst3|Mux30~1, recop, 1
instance = comp, \inst3|Mux30~2\, inst3|Mux30~2, recop, 1
instance = comp, \inst3|Mux30~4\, inst3|Mux30~4, recop, 1
instance = comp, \inst|out_count~17\, inst|out_count~17, recop, 1
instance = comp, \inst|out_count[1]\, inst|out_count[1], recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|operand[0]~feeder\, inst2|operand[0]~feeder, recop, 1
instance = comp, \inst2|operand[0]\, inst2|operand[0], recop, 1
instance = comp, \inst|out_count~18\, inst|out_count~18, recop, 1
instance = comp, \inst|out_count[0]\, inst|out_count[0], recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|operand[13]\, inst2|operand[13], recop, 1
instance = comp, \inst|out_count~5\, inst|out_count~5, recop, 1
instance = comp, \inst|out_count[13]\, inst|out_count[13], recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|address_reg_a[1]~feeder\, inst10|altsyncram_component|auto_generated|address_reg_a[1]~feeder, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE\, inst10|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|opcode[1]\, inst2|opcode[1], recop, 1
instance = comp, \inst7|OUTPUTS~0\, inst7|OUTPUTS~0, recop, 1
instance = comp, \inst7|Mux31~0\, inst7|Mux31~0, recop, 1
instance = comp, \inst7|Selector11~0\, inst7|Selector11~0, recop, 1
instance = comp, \inst7|Selector11~1\, inst7|Selector11~1, recop, 1
instance = comp, \inst7|nextState.fetch~DUPLICATE\, inst7|nextState.fetch~DUPLICATE, recop, 1
instance = comp, \inst7|Selector12~0\, inst7|Selector12~0, recop, 1
instance = comp, \inst7|nextState.decode\, inst7|nextState.decode, recop, 1
instance = comp, \inst7|nextState.idle~DUPLICATE\, inst7|nextState.idle~DUPLICATE, recop, 1
instance = comp, \inst7|Selector3~2\, inst7|Selector3~2, recop, 1
instance = comp, \inst7|Selector3~3\, inst7|Selector3~3, recop, 1
instance = comp, \inst7|Selector3~0\, inst7|Selector3~0, recop, 1
instance = comp, \inst7|Selector3~1\, inst7|Selector3~1, recop, 1
instance = comp, \inst7|Selector3~4\, inst7|Selector3~4, recop, 1
instance = comp, \inst7|increment[0]\, inst7|increment[0], recop, 1
instance = comp, \inst|out_count~6\, inst|out_count~6, recop, 1
instance = comp, \inst|out_count[12]\, inst|out_count[12], recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE\, inst10|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2, recop, 1
instance = comp, \inst2|opcode[3]~feeder\, inst2|opcode[3]~feeder, recop, 1
instance = comp, \inst2|opcode[3]\, inst2|opcode[3], recop, 1
instance = comp, \inst7|Selector1~0\, inst7|Selector1~0, recop, 1
instance = comp, \inst7|increment[2]~1\, inst7|increment[2]~1, recop, 1
instance = comp, \inst7|increment[2]\, inst7|increment[2], recop, 1
instance = comp, \inst|out_count~4\, inst|out_count~4, recop, 1
instance = comp, \inst|out_count[14]\, inst|out_count[14], recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|address_reg_a[2]\, inst10|altsyncram_component|auto_generated|address_reg_a[2], recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0\, inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1\, inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1, recop, 1
instance = comp, \inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2\, inst10|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2, recop, 1
instance = comp, \inst7|Selector9~0\, inst7|Selector9~0, recop, 1
instance = comp, \inst7|Selector9~1\, inst7|Selector9~1, recop, 1
instance = comp, \inst7|clr_z_flag\, inst7|clr_z_flag, recop, 1
instance = comp, \inst7|nextState.decode2\, inst7|nextState.decode2, recop, 1
instance = comp, \inst7|Selector22~0\, inst7|Selector22~0, recop, 1
instance = comp, \inst7|Selector21~0\, inst7|Selector21~0, recop, 1
instance = comp, \inst7|dpcr_wr\, inst7|dpcr_wr, recop, 1
instance = comp, \inst7|Selector22~1\, inst7|Selector22~1, recop, 1
instance = comp, \inst7|Selector22~2\, inst7|Selector22~2, recop, 1
instance = comp, \inst7|sop_wr\, inst7|sop_wr, recop, 1
instance = comp, \inst8|dpcr[31]~feeder\, inst8|dpcr[31]~feeder, recop, 1
instance = comp, \inst8|dpcr[31]\, inst8|dpcr[31], recop, 1
instance = comp, \inst8|dpcr[30]\, inst8|dpcr[30], recop, 1
instance = comp, \inst8|dpcr[29]\, inst8|dpcr[29], recop, 1
instance = comp, \inst8|dpcr[28]\, inst8|dpcr[28], recop, 1
instance = comp, \inst8|dpcr[27]~feeder\, inst8|dpcr[27]~feeder, recop, 1
instance = comp, \inst8|dpcr[27]\, inst8|dpcr[27], recop, 1
instance = comp, \inst8|dpcr[26]\, inst8|dpcr[26], recop, 1
instance = comp, \inst8|dpcr[25]\, inst8|dpcr[25], recop, 1
instance = comp, \inst8|dpcr[24]~feeder\, inst8|dpcr[24]~feeder, recop, 1
instance = comp, \inst8|dpcr[24]\, inst8|dpcr[24], recop, 1
instance = comp, \inst8|dpcr[23]\, inst8|dpcr[23], recop, 1
instance = comp, \inst8|dpcr[22]~feeder\, inst8|dpcr[22]~feeder, recop, 1
instance = comp, \inst8|dpcr[22]\, inst8|dpcr[22], recop, 1
instance = comp, \inst8|dpcr[21]\, inst8|dpcr[21], recop, 1
instance = comp, \inst8|dpcr[20]\, inst8|dpcr[20], recop, 1
instance = comp, \inst8|dpcr[19]~feeder\, inst8|dpcr[19]~feeder, recop, 1
instance = comp, \inst8|dpcr[19]\, inst8|dpcr[19], recop, 1
instance = comp, \inst8|dpcr[18]\, inst8|dpcr[18], recop, 1
instance = comp, \inst8|dpcr[17]~feeder\, inst8|dpcr[17]~feeder, recop, 1
instance = comp, \inst8|dpcr[17]\, inst8|dpcr[17], recop, 1
instance = comp, \inst8|dpcr[16]~feeder\, inst8|dpcr[16]~feeder, recop, 1
instance = comp, \inst8|dpcr[16]\, inst8|dpcr[16], recop, 1
instance = comp, \inst8|dpcr[15]~feeder\, inst8|dpcr[15]~feeder, recop, 1
instance = comp, \inst7|dpcr_lsb_sel~0\, inst7|dpcr_lsb_sel~0, recop, 1
instance = comp, \inst7|dpcr_lsb_sel\, inst7|dpcr_lsb_sel, recop, 1
instance = comp, \inst8|dpcr[15]\, inst8|dpcr[15], recop, 1
instance = comp, \inst8|dpcr[14]~feeder\, inst8|dpcr[14]~feeder, recop, 1
instance = comp, \inst8|dpcr[14]\, inst8|dpcr[14], recop, 1
instance = comp, \inst8|dpcr[13]~feeder\, inst8|dpcr[13]~feeder, recop, 1
instance = comp, \inst8|dpcr[13]\, inst8|dpcr[13], recop, 1
instance = comp, \inst8|dpcr[12]~feeder\, inst8|dpcr[12]~feeder, recop, 1
instance = comp, \inst8|dpcr[12]\, inst8|dpcr[12], recop, 1
instance = comp, \inst8|dpcr[11]~feeder\, inst8|dpcr[11]~feeder, recop, 1
instance = comp, \inst8|dpcr[11]\, inst8|dpcr[11], recop, 1
instance = comp, \inst8|dpcr[10]~feeder\, inst8|dpcr[10]~feeder, recop, 1
instance = comp, \inst8|dpcr[10]\, inst8|dpcr[10], recop, 1
instance = comp, \inst3|regs[7][9]\, inst3|regs[7][9], recop, 1
instance = comp, \inst8|dpcr[9]~feeder\, inst8|dpcr[9]~feeder, recop, 1
instance = comp, \inst8|dpcr[9]\, inst8|dpcr[9], recop, 1
instance = comp, \inst3|regs[7][8]\, inst3|regs[7][8], recop, 1
instance = comp, \inst8|dpcr[8]~feeder\, inst8|dpcr[8]~feeder, recop, 1
instance = comp, \inst8|dpcr[8]\, inst8|dpcr[8], recop, 1
instance = comp, \inst8|dpcr[7]~feeder\, inst8|dpcr[7]~feeder, recop, 1
instance = comp, \inst8|dpcr[7]\, inst8|dpcr[7], recop, 1
instance = comp, \inst8|dpcr[6]~feeder\, inst8|dpcr[6]~feeder, recop, 1
instance = comp, \inst8|dpcr[6]\, inst8|dpcr[6], recop, 1
instance = comp, \inst8|dpcr[5]~feeder\, inst8|dpcr[5]~feeder, recop, 1
instance = comp, \inst8|dpcr[5]\, inst8|dpcr[5], recop, 1
instance = comp, \inst8|dpcr[4]~feeder\, inst8|dpcr[4]~feeder, recop, 1
instance = comp, \inst8|dpcr[4]\, inst8|dpcr[4], recop, 1
instance = comp, \inst3|regs[7][3]~DUPLICATE\, inst3|regs[7][3]~DUPLICATE, recop, 1
instance = comp, \inst8|dpcr[3]~feeder\, inst8|dpcr[3]~feeder, recop, 1
instance = comp, \inst8|dpcr[3]\, inst8|dpcr[3], recop, 1
instance = comp, \inst8|dpcr[2]~feeder\, inst8|dpcr[2]~feeder, recop, 1
instance = comp, \inst8|dpcr[2]\, inst8|dpcr[2], recop, 1
instance = comp, \inst8|dpcr[1]~feeder\, inst8|dpcr[1]~feeder, recop, 1
instance = comp, \inst8|dpcr[1]\, inst8|dpcr[1], recop, 1
instance = comp, \inst8|dpcr[0]~feeder\, inst8|dpcr[0]~feeder, recop, 1
instance = comp, \inst8|dpcr[0]\, inst8|dpcr[0], recop, 1
instance = comp, \inst8|sop[15]~feeder\, inst8|sop[15]~feeder, recop, 1
instance = comp, \inst8|sop[15]\, inst8|sop[15], recop, 1
instance = comp, \inst8|sop[14]\, inst8|sop[14], recop, 1
instance = comp, \inst8|sop[13]~feeder\, inst8|sop[13]~feeder, recop, 1
instance = comp, \inst8|sop[13]\, inst8|sop[13], recop, 1
instance = comp, \inst8|sop[12]~feeder\, inst8|sop[12]~feeder, recop, 1
instance = comp, \inst8|sop[12]\, inst8|sop[12], recop, 1
instance = comp, \inst8|sop[11]~feeder\, inst8|sop[11]~feeder, recop, 1
instance = comp, \inst8|sop[11]\, inst8|sop[11], recop, 1
instance = comp, \inst8|sop[10]\, inst8|sop[10], recop, 1
instance = comp, \inst8|sop[9]~feeder\, inst8|sop[9]~feeder, recop, 1
instance = comp, \inst8|sop[9]\, inst8|sop[9], recop, 1
instance = comp, \inst8|sop[8]~feeder\, inst8|sop[8]~feeder, recop, 1
instance = comp, \inst8|sop[8]\, inst8|sop[8], recop, 1
instance = comp, \inst8|sop[7]~feeder\, inst8|sop[7]~feeder, recop, 1
instance = comp, \inst8|sop[7]\, inst8|sop[7], recop, 1
instance = comp, \inst8|sop[6]\, inst8|sop[6], recop, 1
instance = comp, \inst8|sop[5]~feeder\, inst8|sop[5]~feeder, recop, 1
instance = comp, \inst8|sop[5]\, inst8|sop[5], recop, 1
instance = comp, \inst8|sop[4]\, inst8|sop[4], recop, 1
instance = comp, \inst8|sop[3]\, inst8|sop[3], recop, 1
instance = comp, \inst8|sop[2]\, inst8|sop[2], recop, 1
instance = comp, \inst8|sop[1]\, inst8|sop[1], recop, 1
instance = comp, \inst8|sop[0]~feeder\, inst8|sop[0]~feeder, recop, 1
instance = comp, \inst8|sop[0]\, inst8|sop[0], recop, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, recop, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, recop, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, recop, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, recop, 1
