Xtalk wavefrom matrix generated by SIwave:
DRAM_D2  // agressor net
DIFF_DRAM_DQS0  // victim net
DRAM_D2_U1_AC4  //input port
DRAM_D2_U2_H7  //output port
DIFF_DRAM_DQS0_U1_AE3  //next port
DIFF_DRAM_DQS0_U2_F3  //fext port
xtalkCSV_DRAM_D2_DIFF_DRAM_DQS0.csv  //xtalk waveform file name
DRAM_D1  // agressor net
DIFF_DRAM_DQS0  // victim net
DRAM_D1_U1_AE2  //input port
DRAM_D1_U2_H3  //output port
DIFF_DRAM_DQS0_U1_AE3  //next port
DIFF_DRAM_DQS0_U2_F3  //fext port
xtalkCSV_DRAM_D1_DIFF_DRAM_DQS0.csv  //xtalk waveform file name
DRAM_D0  // agressor net
DIFF_DRAM_DQS0  // victim net
DRAM_D0_U1_AD2  //input port
DRAM_D0_U2_E3  //output port
DIFF_DRAM_DQS0_U1_AE3  //next port
DIFF_DRAM_DQS0_U2_F3  //fext port
xtalkCSV_DRAM_D0_DIFF_DRAM_DQS0.csv  //xtalk waveform file name
DIFF_DRAM_DQS0  // agressor net
DRAM_D0  // victim net
DIFF_DRAM_DQS0_U1_AE3  //input port
DIFF_DRAM_DQS0_U2_F3  //output port
DRAM_D0_U1_AD2  //next port
DRAM_D0_U2_E3  //fext port
xtalkCSV_DIFF_DRAM_DQS0_DRAM_D0.csv  //xtalk waveform file name
DRAM_D2  // agressor net
DRAM_D0  // victim net
DRAM_D2_U1_AC4  //input port
DRAM_D2_U2_H7  //output port
DRAM_D0_U1_AD2  //next port
DRAM_D0_U2_E3  //fext port
xtalkCSV_DRAM_D2_DRAM_D0.csv  //xtalk waveform file name
DRAM_D1  // agressor net
DRAM_D0  // victim net
DRAM_D1_U1_AE2  //input port
DRAM_D1_U2_H3  //output port
DRAM_D0_U1_AD2  //next port
DRAM_D0_U2_E3  //fext port
xtalkCSV_DRAM_D1_DRAM_D0.csv  //xtalk waveform file name
DRAM_D0  // agressor net
DRAM_D1  // victim net
DRAM_D0_U1_AD2  //input port
DRAM_D0_U2_E3  //output port
DRAM_D1_U1_AE2  //next port
DRAM_D1_U2_H3  //fext port
xtalkCSV_DRAM_D0_DRAM_D1.csv  //xtalk waveform file name
DIFF_DRAM_DQS0  // agressor net
DRAM_D1  // victim net
DIFF_DRAM_DQS0_U1_AE3  //input port
DIFF_DRAM_DQS0_U2_F3  //output port
DRAM_D1_U1_AE2  //next port
DRAM_D1_U2_H3  //fext port
xtalkCSV_DIFF_DRAM_DQS0_DRAM_D1.csv  //xtalk waveform file name
DRAM_D2  // agressor net
DRAM_D1  // victim net
DRAM_D2_U1_AC4  //input port
DRAM_D2_U2_H7  //output port
DRAM_D1_U1_AE2  //next port
DRAM_D1_U2_H3  //fext port
xtalkCSV_DRAM_D2_DRAM_D1.csv  //xtalk waveform file name
DRAM_D1  // agressor net
DRAM_D2  // victim net
DRAM_D1_U1_AE2  //input port
DRAM_D1_U2_H3  //output port
DRAM_D2_U1_AC4  //next port
DRAM_D2_U2_H7  //fext port
xtalkCSV_DRAM_D1_DRAM_D2.csv  //xtalk waveform file name
DIFF_DRAM_DQS0  // agressor net
DRAM_D2  // victim net
DIFF_DRAM_DQS0_U1_AE3  //input port
DIFF_DRAM_DQS0_U2_F3  //output port
DRAM_D2_U1_AC4  //next port
DRAM_D2_U2_H7  //fext port
xtalkCSV_DIFF_DRAM_DQS0_DRAM_D2.csv  //xtalk waveform file name
DRAM_D2  // agressor net
DRAM_D3  // victim net
DRAM_D2_U1_AC4  //input port
DRAM_D2_U2_H7  //output port
DRAM_D3_U1_AA5  //next port
DRAM_D3_U2_F8  //fext port
xtalkCSV_DRAM_D2_DRAM_D3.csv  //xtalk waveform file name
DRAM_D0  // agressor net
DRAM_D2  // victim net
DRAM_D0_U1_AD2  //input port
DRAM_D0_U2_E3  //output port
DRAM_D2_U1_AC4  //next port
DRAM_D2_U2_H7  //fext port
xtalkCSV_DRAM_D0_DRAM_D2.csv  //xtalk waveform file name
DRAM_D1  // agressor net
DRAM_D3  // victim net
DRAM_D1_U1_AE2  //input port
DRAM_D1_U2_H3  //output port
DRAM_D3_U1_AA5  //next port
DRAM_D3_U2_F8  //fext port
xtalkCSV_DRAM_D1_DRAM_D3.csv  //xtalk waveform file name
DRAM_D0  // agressor net
DRAM_D3  // victim net
DRAM_D0_U1_AD2  //input port
DRAM_D0_U2_E3  //output port
DRAM_D3_U1_AA5  //next port
DRAM_D3_U2_F8  //fext port
xtalkCSV_DRAM_D0_DRAM_D3.csv  //xtalk waveform file name
DRAM_D2  // agressor net
DRAM_D4  // victim net
DRAM_D2_U1_AC4  //input port
DRAM_D2_U2_H7  //output port
DRAM_D4_U1_AC1  //next port
DRAM_D4_U2_F2  //fext port
xtalkCSV_DRAM_D2_DRAM_D4.csv  //xtalk waveform file name
DIFF_DRAM_DQS0  // agressor net
DRAM_D3  // victim net
DIFF_DRAM_DQS0_U1_AE3  //input port
DIFF_DRAM_DQS0_U2_F3  //output port
DRAM_D3_U1_AA5  //next port
DRAM_D3_U2_F8  //fext port
xtalkCSV_DIFF_DRAM_DQS0_DRAM_D3.csv  //xtalk waveform file name
DRAM_D1  // agressor net
DRAM_D4  // victim net
DRAM_D1_U1_AE2  //input port
DRAM_D1_U2_H3  //output port
DRAM_D4_U1_AC1  //next port
DRAM_D4_U2_F2  //fext port
xtalkCSV_DRAM_D1_DRAM_D4.csv  //xtalk waveform file name
DRAM_D0  // agressor net
DRAM_D4  // victim net
DRAM_D0_U1_AD2  //input port
DRAM_D0_U2_E3  //output port
DRAM_D4_U1_AC1  //next port
DRAM_D4_U2_F2  //fext port
xtalkCSV_DRAM_D0_DRAM_D4.csv  //xtalk waveform file name
DRAM_D2  // agressor net
DRAM_D5  // victim net
DRAM_D2_U1_AC4  //input port
DRAM_D2_U2_H7  //output port
DRAM_D5_U1_AD1  //next port
DRAM_D5_U2_G2  //fext port
xtalkCSV_DRAM_D2_DRAM_D5.csv  //xtalk waveform file name
DRAM_D1  // agressor net
DRAM_D5  // victim net
DRAM_D1_U1_AE2  //input port
DRAM_D1_U2_H3  //output port
DRAM_D5_U1_AD1  //next port
DRAM_D5_U2_G2  //fext port
xtalkCSV_DRAM_D1_DRAM_D5.csv  //xtalk waveform file name
DIFF_DRAM_DQS0  // agressor net
DRAM_D4  // victim net
DIFF_DRAM_DQS0_U1_AE3  //input port
DIFF_DRAM_DQS0_U2_F3  //output port
DRAM_D4_U1_AC1  //next port
DRAM_D4_U2_F2  //fext port
xtalkCSV_DIFF_DRAM_DQS0_DRAM_D4.csv  //xtalk waveform file name
DRAM_D0  // agressor net
DRAM_D5  // victim net
DRAM_D0_U1_AD2  //input port
DRAM_D0_U2_E3  //output port
DRAM_D5_U1_AD1  //next port
DRAM_D5_U2_G2  //fext port
xtalkCSV_DRAM_D0_DRAM_D5.csv  //xtalk waveform file name
DRAM_D2  // agressor net
DRAM_D6  // victim net
DRAM_D2_U1_AC4  //input port
DRAM_D2_U2_H7  //output port
DRAM_D6_U1_AB4  //next port
DRAM_D6_U2_F7  //fext port
xtalkCSV_DRAM_D2_DRAM_D6.csv  //xtalk waveform file name
DRAM_D1  // agressor net
DRAM_D6  // victim net
DRAM_D1_U1_AE2  //input port
DRAM_D1_U2_H3  //output port
DRAM_D6_U1_AB4  //next port
DRAM_D6_U2_F7  //fext port
xtalkCSV_DRAM_D1_DRAM_D6.csv  //xtalk waveform file name
DIFF_DRAM_DQS0  // agressor net
DRAM_D5  // victim net
DIFF_DRAM_DQS0_U1_AE3  //input port
DIFF_DRAM_DQS0_U2_F3  //output port
DRAM_D5_U1_AD1  //next port
DRAM_D5_U2_G2  //fext port
xtalkCSV_DIFF_DRAM_DQS0_DRAM_D5.csv  //xtalk waveform file name
DRAM_D1  // agressor net
DRAM_D7  // victim net
DRAM_D1_U1_AE2  //input port
DRAM_D1_U2_H3  //output port
DRAM_D7_U1_AE4  //next port
DRAM_D7_U2_H8  //fext port
xtalkCSV_DRAM_D1_DRAM_D7.csv  //xtalk waveform file name
DRAM_D2  // agressor net
DRAM_D7  // victim net
DRAM_D2_U1_AC4  //input port
DRAM_D2_U2_H7  //output port
DRAM_D7_U1_AE4  //next port
DRAM_D7_U2_H8  //fext port
xtalkCSV_DRAM_D2_DRAM_D7.csv  //xtalk waveform file name
DRAM_D0  // agressor net
DRAM_D6  // victim net
DRAM_D0_U1_AD2  //input port
DRAM_D0_U2_E3  //output port
DRAM_D6_U1_AB4  //next port
DRAM_D6_U2_F7  //fext port
xtalkCSV_DRAM_D0_DRAM_D6.csv  //xtalk waveform file name
DRAM_D3  // agressor net
DIFF_DRAM_DQS0  // victim net
DRAM_D3_U1_AA5  //input port
DRAM_D3_U2_F8  //output port
DIFF_DRAM_DQS0_U1_AE3  //next port
DIFF_DRAM_DQS0_U2_F3  //fext port
xtalkCSV_DRAM_D3_DIFF_DRAM_DQS0.csv  //xtalk waveform file name
DRAM_D0  // agressor net
DRAM_D7  // victim net
DRAM_D0_U1_AD2  //input port
DRAM_D0_U2_E3  //output port
DRAM_D7_U1_AE4  //next port
DRAM_D7_U2_H8  //fext port
xtalkCSV_DRAM_D0_DRAM_D7.csv  //xtalk waveform file name
DIFF_DRAM_DQS0  // agressor net
DRAM_D6  // victim net
DIFF_DRAM_DQS0_U1_AE3  //input port
DIFF_DRAM_DQS0_U2_F3  //output port
DRAM_D6_U1_AB4  //next port
DRAM_D6_U2_F7  //fext port
xtalkCSV_DIFF_DRAM_DQS0_DRAM_D6.csv  //xtalk waveform file name
DRAM_D3  // agressor net
DRAM_D0  // victim net
DRAM_D3_U1_AA5  //input port
DRAM_D3_U2_F8  //output port
DRAM_D0_U1_AD2  //next port
DRAM_D0_U2_E3  //fext port
xtalkCSV_DRAM_D3_DRAM_D0.csv  //xtalk waveform file name
DRAM_D4  // agressor net
DIFF_DRAM_DQS0  // victim net
DRAM_D4_U1_AC1  //input port
DRAM_D4_U2_F2  //output port
DIFF_DRAM_DQS0_U1_AE3  //next port
DIFF_DRAM_DQS0_U2_F3  //fext port
xtalkCSV_DRAM_D4_DIFF_DRAM_DQS0.csv  //xtalk waveform file name
DRAM_D5  // agressor net
DIFF_DRAM_DQS0  // victim net
DRAM_D5_U1_AD1  //input port
DRAM_D5_U2_G2  //output port
DIFF_DRAM_DQS0_U1_AE3  //next port
DIFF_DRAM_DQS0_U2_F3  //fext port
xtalkCSV_DRAM_D5_DIFF_DRAM_DQS0.csv  //xtalk waveform file name
DRAM_D3  // agressor net
DRAM_D1  // victim net
DRAM_D3_U1_AA5  //input port
DRAM_D3_U2_F8  //output port
DRAM_D1_U1_AE2  //next port
DRAM_D1_U2_H3  //fext port
xtalkCSV_DRAM_D3_DRAM_D1.csv  //xtalk waveform file name
DRAM_D4  // agressor net
DRAM_D0  // victim net
DRAM_D4_U1_AC1  //input port
DRAM_D4_U2_F2  //output port
DRAM_D0_U1_AD2  //next port
DRAM_D0_U2_E3  //fext port
xtalkCSV_DRAM_D4_DRAM_D0.csv  //xtalk waveform file name
DIFF_DRAM_DQS0  // agressor net
DRAM_D7  // victim net
DIFF_DRAM_DQS0_U1_AE3  //input port
DIFF_DRAM_DQS0_U2_F3  //output port
DRAM_D7_U1_AE4  //next port
DRAM_D7_U2_H8  //fext port
xtalkCSV_DIFF_DRAM_DQS0_DRAM_D7.csv  //xtalk waveform file name
DRAM_D3  // agressor net
DRAM_D2  // victim net
DRAM_D3_U1_AA5  //input port
DRAM_D3_U2_F8  //output port
DRAM_D2_U1_AC4  //next port
DRAM_D2_U2_H7  //fext port
xtalkCSV_DRAM_D3_DRAM_D2.csv  //xtalk waveform file name
DRAM_D4  // agressor net
DRAM_D1  // victim net
DRAM_D4_U1_AC1  //input port
DRAM_D4_U2_F2  //output port
DRAM_D1_U1_AE2  //next port
DRAM_D1_U2_H3  //fext port
xtalkCSV_DRAM_D4_DRAM_D1.csv  //xtalk waveform file name
DRAM_D6  // agressor net
DIFF_DRAM_DQS0  // victim net
DRAM_D6_U1_AB4  //input port
DRAM_D6_U2_F7  //output port
DIFF_DRAM_DQS0_U1_AE3  //next port
DIFF_DRAM_DQS0_U2_F3  //fext port
xtalkCSV_DRAM_D6_DIFF_DRAM_DQS0.csv  //xtalk waveform file name
DRAM_D5  // agressor net
DRAM_D0  // victim net
DRAM_D5_U1_AD1  //input port
DRAM_D5_U2_G2  //output port
DRAM_D0_U1_AD2  //next port
DRAM_D0_U2_E3  //fext port
xtalkCSV_DRAM_D5_DRAM_D0.csv  //xtalk waveform file name
DRAM_D4  // agressor net
DRAM_D2  // victim net
DRAM_D4_U1_AC1  //input port
DRAM_D4_U2_F2  //output port
DRAM_D2_U1_AC4  //next port
DRAM_D2_U2_H7  //fext port
xtalkCSV_DRAM_D4_DRAM_D2.csv  //xtalk waveform file name
DRAM_D3  // agressor net
DRAM_D4  // victim net
DRAM_D3_U1_AA5  //input port
DRAM_D3_U2_F8  //output port
DRAM_D4_U1_AC1  //next port
DRAM_D4_U2_F2  //fext port
xtalkCSV_DRAM_D3_DRAM_D4.csv  //xtalk waveform file name
DRAM_D6  // agressor net
DRAM_D0  // victim net
DRAM_D6_U1_AB4  //input port
DRAM_D6_U2_F7  //output port
DRAM_D0_U1_AD2  //next port
DRAM_D0_U2_E3  //fext port
xtalkCSV_DRAM_D6_DRAM_D0.csv  //xtalk waveform file name
DRAM_D4  // agressor net
DRAM_D3  // victim net
DRAM_D4_U1_AC1  //input port
DRAM_D4_U2_F2  //output port
DRAM_D3_U1_AA5  //next port
DRAM_D3_U2_F8  //fext port
xtalkCSV_DRAM_D4_DRAM_D3.csv  //xtalk waveform file name
DRAM_D3  // agressor net
DRAM_D5  // victim net
DRAM_D3_U1_AA5  //input port
DRAM_D3_U2_F8  //output port
DRAM_D5_U1_AD1  //next port
DRAM_D5_U2_G2  //fext port
xtalkCSV_DRAM_D3_DRAM_D5.csv  //xtalk waveform file name
DRAM_D6  // agressor net
DRAM_D1  // victim net
DRAM_D6_U1_AB4  //input port
DRAM_D6_U2_F7  //output port
DRAM_D1_U1_AE2  //next port
DRAM_D1_U2_H3  //fext port
xtalkCSV_DRAM_D6_DRAM_D1.csv  //xtalk waveform file name
DRAM_D5  // agressor net
DRAM_D1  // victim net
DRAM_D5_U1_AD1  //input port
DRAM_D5_U2_G2  //output port
DRAM_D1_U1_AE2  //next port
DRAM_D1_U2_H3  //fext port
xtalkCSV_DRAM_D5_DRAM_D1.csv  //xtalk waveform file name
DRAM_D3  // agressor net
DRAM_D6  // victim net
DRAM_D3_U1_AA5  //input port
DRAM_D3_U2_F8  //output port
DRAM_D6_U1_AB4  //next port
DRAM_D6_U2_F7  //fext port
xtalkCSV_DRAM_D3_DRAM_D6.csv  //xtalk waveform file name
DRAM_D4  // agressor net
DRAM_D5  // victim net
DRAM_D4_U1_AC1  //input port
DRAM_D4_U2_F2  //output port
DRAM_D5_U1_AD1  //next port
DRAM_D5_U2_G2  //fext port
xtalkCSV_DRAM_D4_DRAM_D5.csv  //xtalk waveform file name
DRAM_D6  // agressor net
DRAM_D2  // victim net
DRAM_D6_U1_AB4  //input port
DRAM_D6_U2_F7  //output port
DRAM_D2_U1_AC4  //next port
DRAM_D2_U2_H7  //fext port
xtalkCSV_DRAM_D6_DRAM_D2.csv  //xtalk waveform file name
DRAM_D3  // agressor net
DRAM_D7  // victim net
DRAM_D3_U1_AA5  //input port
DRAM_D3_U2_F8  //output port
DRAM_D7_U1_AE4  //next port
DRAM_D7_U2_H8  //fext port
xtalkCSV_DRAM_D3_DRAM_D7.csv  //xtalk waveform file name
DRAM_D5  // agressor net
DRAM_D2  // victim net
DRAM_D5_U1_AD1  //input port
DRAM_D5_U2_G2  //output port
DRAM_D2_U1_AC4  //next port
DRAM_D2_U2_H7  //fext port
xtalkCSV_DRAM_D5_DRAM_D2.csv  //xtalk waveform file name
DRAM_D4  // agressor net
DRAM_D6  // victim net
DRAM_D4_U1_AC1  //input port
DRAM_D4_U2_F2  //output port
DRAM_D6_U1_AB4  //next port
DRAM_D6_U2_F7  //fext port
xtalkCSV_DRAM_D4_DRAM_D6.csv  //xtalk waveform file name
DRAM_D6  // agressor net
DRAM_D3  // victim net
DRAM_D6_U1_AB4  //input port
DRAM_D6_U2_F7  //output port
DRAM_D3_U1_AA5  //next port
DRAM_D3_U2_F8  //fext port
xtalkCSV_DRAM_D6_DRAM_D3.csv  //xtalk waveform file name
DRAM_D7  // agressor net
DIFF_DRAM_DQS0  // victim net
DRAM_D7_U1_AE4  //input port
DRAM_D7_U2_H8  //output port
DIFF_DRAM_DQS0_U1_AE3  //next port
DIFF_DRAM_DQS0_U2_F3  //fext port
xtalkCSV_DRAM_D7_DIFF_DRAM_DQS0.csv  //xtalk waveform file name
DRAM_D5  // agressor net
DRAM_D3  // victim net
DRAM_D5_U1_AD1  //input port
DRAM_D5_U2_G2  //output port
DRAM_D3_U1_AA5  //next port
DRAM_D3_U2_F8  //fext port
xtalkCSV_DRAM_D5_DRAM_D3.csv  //xtalk waveform file name
DRAM_D4  // agressor net
DRAM_D7  // victim net
DRAM_D4_U1_AC1  //input port
DRAM_D4_U2_F2  //output port
DRAM_D7_U1_AE4  //next port
DRAM_D7_U2_H8  //fext port
xtalkCSV_DRAM_D4_DRAM_D7.csv  //xtalk waveform file name
DRAM_D6  // agressor net
DRAM_D4  // victim net
DRAM_D6_U1_AB4  //input port
DRAM_D6_U2_F7  //output port
DRAM_D4_U1_AC1  //next port
DRAM_D4_U2_F2  //fext port
xtalkCSV_DRAM_D6_DRAM_D4.csv  //xtalk waveform file name
DRAM_D7  // agressor net
DRAM_D0  // victim net
DRAM_D7_U1_AE4  //input port
DRAM_D7_U2_H8  //output port
DRAM_D0_U1_AD2  //next port
DRAM_D0_U2_E3  //fext port
xtalkCSV_DRAM_D7_DRAM_D0.csv  //xtalk waveform file name
DRAM_D5  // agressor net
DRAM_D4  // victim net
DRAM_D5_U1_AD1  //input port
DRAM_D5_U2_G2  //output port
DRAM_D4_U1_AC1  //next port
DRAM_D4_U2_F2  //fext port
xtalkCSV_DRAM_D5_DRAM_D4.csv  //xtalk waveform file name
DRAM_D6  // agressor net
DRAM_D5  // victim net
DRAM_D6_U1_AB4  //input port
DRAM_D6_U2_F7  //output port
DRAM_D5_U1_AD1  //next port
DRAM_D5_U2_G2  //fext port
xtalkCSV_DRAM_D6_DRAM_D5.csv  //xtalk waveform file name
DRAM_D7  // agressor net
DRAM_D1  // victim net
DRAM_D7_U1_AE4  //input port
DRAM_D7_U2_H8  //output port
DRAM_D1_U1_AE2  //next port
DRAM_D1_U2_H3  //fext port
xtalkCSV_DRAM_D7_DRAM_D1.csv  //xtalk waveform file name
DRAM_D5  // agressor net
DRAM_D6  // victim net
DRAM_D5_U1_AD1  //input port
DRAM_D5_U2_G2  //output port
DRAM_D6_U1_AB4  //next port
DRAM_D6_U2_F7  //fext port
xtalkCSV_DRAM_D5_DRAM_D6.csv  //xtalk waveform file name
DRAM_D6  // agressor net
DRAM_D7  // victim net
DRAM_D6_U1_AB4  //input port
DRAM_D6_U2_F7  //output port
DRAM_D7_U1_AE4  //next port
DRAM_D7_U2_H8  //fext port
xtalkCSV_DRAM_D6_DRAM_D7.csv  //xtalk waveform file name
DRAM_D7  // agressor net
DRAM_D2  // victim net
DRAM_D7_U1_AE4  //input port
DRAM_D7_U2_H8  //output port
DRAM_D2_U1_AC4  //next port
DRAM_D2_U2_H7  //fext port
xtalkCSV_DRAM_D7_DRAM_D2.csv  //xtalk waveform file name
DRAM_D5  // agressor net
DRAM_D7  // victim net
DRAM_D5_U1_AD1  //input port
DRAM_D5_U2_G2  //output port
DRAM_D7_U1_AE4  //next port
DRAM_D7_U2_H8  //fext port
xtalkCSV_DRAM_D5_DRAM_D7.csv  //xtalk waveform file name
DRAM_D7  // agressor net
DRAM_D3  // victim net
DRAM_D7_U1_AE4  //input port
DRAM_D7_U2_H8  //output port
DRAM_D3_U1_AA5  //next port
DRAM_D3_U2_F8  //fext port
xtalkCSV_DRAM_D7_DRAM_D3.csv  //xtalk waveform file name
DRAM_D7  // agressor net
DRAM_D4  // victim net
DRAM_D7_U1_AE4  //input port
DRAM_D7_U2_H8  //output port
DRAM_D4_U1_AC1  //next port
DRAM_D4_U2_F2  //fext port
xtalkCSV_DRAM_D7_DRAM_D4.csv  //xtalk waveform file name
DRAM_D7  // agressor net
DRAM_D5  // victim net
DRAM_D7_U1_AE4  //input port
DRAM_D7_U2_H8  //output port
DRAM_D5_U1_AD1  //next port
DRAM_D5_U2_G2  //fext port
xtalkCSV_DRAM_D7_DRAM_D5.csv  //xtalk waveform file name
DRAM_D7  // agressor net
DRAM_D6  // victim net
DRAM_D7_U1_AE4  //input port
DRAM_D7_U2_H8  //output port
DRAM_D6_U1_AB4  //next port
DRAM_D6_U2_F7  //fext port
xtalkCSV_DRAM_D7_DRAM_D6.csv  //xtalk waveform file name
