
*** Running vivado
    with args -log prueba_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source prueba_v1_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source prueba_v1_0.tcl -notrace
WARNING: [Board 49-69] Validation failed for board file C:/Xilinx/Vivado/2018.3/data/boards/board_files/Zynq-eame/1.5/board.xml:
 Pin Map file does not provide LOC constraints for leds_5COMP : soceame.wordpress.com:zynq-eame:part0:1.5

CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2018.3/data/boards/board_files/Zynq-eame/1.5/board.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/Display_3482BS_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/3482BS_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/3482BS_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/3482BS_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/users/xd/documents/onedrive - universidad de alcala/calculator/calculator/ip_repo/edit_prueba_v1_0.cache/ip 
Command: synth_design -top prueba_v1_0 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9780 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 392.586 ; gain = 102.898
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'prueba_v1_0' [c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/hdl/prueba_v1_0.vhd:61]
	Parameter frec bound to: 50000 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter frec bound to: 50000 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'prueba_v1_0_S00_AXI' declared at 'c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/hdl/prueba_v1_0_S00_AXI.vhd:5' bound to instance 'prueba_v1_0_S00_AXI_inst' of component 'prueba_v1_0_S00_AXI' [c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/hdl/prueba_v1_0.vhd:110]
INFO: [Synth 8-638] synthesizing module 'prueba_v1_0_S00_AXI' [c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/hdl/prueba_v1_0_S00_AXI.vhd:97]
	Parameter frec bound to: 50000 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/hdl/prueba_v1_0_S00_AXI.vhd:256]
INFO: [Synth 8-226] default block is never used [c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/hdl/prueba_v1_0_S00_AXI.vhd:386]
	Parameter frec bound to: 50000 - type: integer 
	Parameter rst_en bound to: 1'b0 
INFO: [Synth 8-3491] module 'y3482BS' declared at 'c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/src/y3482BS.vhd:4' bound to instance 'S3482BS' of component 'y3482BS' [c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/hdl/prueba_v1_0_S00_AXI.vhd:420]
INFO: [Synth 8-638] synthesizing module 'y3482BS' [c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/src/y3482BS.vhd:26]
	Parameter frec bound to: 50000 - type: integer 
	Parameter rst_en bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'reloj' [c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/src/reloj.vhd:17]
	Parameter frec bound to: 50000 - type: integer 
	Parameter rst_en bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'reloj' (1#1) [c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/src/reloj.vhd:17]
INFO: [Synth 8-638] synthesizing module 'Bin2BCD' [c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/src/Bin2BCD.vhd:21]
	Parameter rst_en bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element bcd_reg was removed.  [c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/src/Bin2BCD.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element hex_src_reg was removed.  [c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/src/Bin2BCD.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Bin2BCD' (2#1) [c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/src/Bin2BCD.vhd:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexor' [c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/src/Multiplexor.vhd:20]
	Parameter rst_en bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Multiplexor' (3#1) [c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/src/Multiplexor.vhd:20]
INFO: [Synth 8-638] synthesizing module 'BCD23482BS' [c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/src/BCD23482BS.vhd:24]
	Parameter rst_en bound to: 1'b0 
WARNING: [Synth 8-614] signal 'bcd_u' is read in the process but is not in the sensitivity list [c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/src/BCD23482BS.vhd:28]
WARNING: [Synth 8-614] signal 'bcd_t' is read in the process but is not in the sensitivity list [c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/src/BCD23482BS.vhd:28]
WARNING: [Synth 8-614] signal 'bcd_h' is read in the process but is not in the sensitivity list [c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/src/BCD23482BS.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'BCD23482BS' (4#1) [c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/src/BCD23482BS.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'y3482BS' (5#1) [c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/src/y3482BS.vhd:26]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/hdl/prueba_v1_0_S00_AXI.vhd:254]
INFO: [Synth 8-256] done synthesizing module 'prueba_v1_0_S00_AXI' (6#1) [c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/hdl/prueba_v1_0_S00_AXI.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'prueba_v1_0' (7#1) [c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/hdl/prueba_v1_0.vhd:61]
WARNING: [Synth 8-3331] design Multiplexor has unconnected port clk
WARNING: [Synth 8-3331] design prueba_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design prueba_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design prueba_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design prueba_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design prueba_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design prueba_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design prueba_v1_0 has unconnected port clk
WARNING: [Synth 8-3331] design prueba_v1_0 has unconnected port rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 448.023 ; gain = 158.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 448.023 ; gain = 158.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 448.023 ; gain = 158.336
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
WARNING: [Synth 8-327] inferring latch for variable 'digito_reg' [c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/prueba_1.0/src/BCD23482BS.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 448.023 ; gain = 158.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reloj 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module Bin2BCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
Module Multiplexor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module BCD23482BS 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 7     
Module prueba_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design prueba_v1_0 has unconnected port clk
WARNING: [Synth 8-3331] design prueba_v1_0 has unconnected port rst
WARNING: [Synth 8-3331] design prueba_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design prueba_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design prueba_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design prueba_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design prueba_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design prueba_v1_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'prueba_v1_0_S00_AXI_inst/S3482BS/B2BCD/bcd_hun_reg[0]' (FDC) to 'prueba_v1_0_S00_AXI_inst/S3482BS/B2BCD/bcd_uni_reg[3]'
INFO: [Synth 8-3886] merging instance 'prueba_v1_0_S00_AXI_inst/S3482BS/B2BCD/bcd_uni_reg[0]' (FDC) to 'prueba_v1_0_S00_AXI_inst/S3482BS/B2BCD/bcd_uni_reg[2]'
INFO: [Synth 8-3886] merging instance 'prueba_v1_0_S00_AXI_inst/S3482BS/B2BCD/bcd_ten_reg[0]' (FDC) to 'prueba_v1_0_S00_AXI_inst/S3482BS/B2BCD/bcd_uni_reg[2]'
INFO: [Synth 8-3886] merging instance 'prueba_v1_0_S00_AXI_inst/S3482BS/B2BCD/bcd_hun_reg[2]' (FDC) to 'prueba_v1_0_S00_AXI_inst/S3482BS/B2BCD/bcd_uni_reg[3]'
INFO: [Synth 8-3886] merging instance 'prueba_v1_0_S00_AXI_inst/S3482BS/B2BCD/bcd_uni_reg[2]' (FDC) to 'prueba_v1_0_S00_AXI_inst/S3482BS/B2BCD/bcd_hun_reg[1]'
INFO: [Synth 8-3886] merging instance 'prueba_v1_0_S00_AXI_inst/S3482BS/B2BCD/bcd_ten_reg[2]' (FDC) to 'prueba_v1_0_S00_AXI_inst/S3482BS/B2BCD/bcd_hun_reg[1]'
INFO: [Synth 8-3886] merging instance 'prueba_v1_0_S00_AXI_inst/S3482BS/B2BCD/bcd_uni_reg[1]' (FDC) to 'prueba_v1_0_S00_AXI_inst/S3482BS/B2BCD/bcd_uni_reg[3]'
INFO: [Synth 8-3886] merging instance 'prueba_v1_0_S00_AXI_inst/S3482BS/B2BCD/bcd_ten_reg[1]' (FDC) to 'prueba_v1_0_S00_AXI_inst/S3482BS/B2BCD/bcd_uni_reg[3]'
INFO: [Synth 8-3886] merging instance 'prueba_v1_0_S00_AXI_inst/S3482BS/B2BCD/bcd_hun_reg[3]' (FDC) to 'prueba_v1_0_S00_AXI_inst/S3482BS/B2BCD/bcd_uni_reg[3]'
INFO: [Synth 8-3886] merging instance 'prueba_v1_0_S00_AXI_inst/S3482BS/B2BCD/bcd_uni_reg[3]' (FDC) to 'prueba_v1_0_S00_AXI_inst/S3482BS/B2BCD/bcd_ten_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prueba_v1_0_S00_AXI_inst/S3482BS/B2BCD/bcd_ten_reg[3] )
INFO: [Synth 8-3886] merging instance 'prueba_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'prueba_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prueba_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'prueba_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'prueba_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prueba_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'prueba_v1_0_S00_AXI_inst/S3482BS/BC23482/digito_reg[0]' (LDP) to 'prueba_v1_0_S00_AXI_inst/S3482BS/BC23482/digito_reg[2]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 590.512 ; gain = 300.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 590.512 ; gain = 300.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 590.512 ; gain = 300.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 590.512 ; gain = 300.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 590.512 ; gain = 300.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 590.512 ; gain = 300.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 590.512 ; gain = 300.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 590.512 ; gain = 300.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 590.512 ; gain = 300.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     3|
|4     |LUT2   |    11|
|5     |LUT3   |    31|
|6     |LUT4   |    25|
|7     |LUT5   |     1|
|8     |LUT6   |    35|
|9     |FDCE   |    34|
|10    |FDRE   |   167|
|11    |FDSE   |     3|
|12    |LDP    |     3|
|13    |IBUF   |    47|
|14    |OBUF   |    52|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+--------------------+------+
|      |Instance                   |Module              |Cells |
+------+---------------------------+--------------------+------+
|1     |top                        |                    |   427|
|2     |  prueba_v1_0_S00_AXI_inst |prueba_v1_0_S00_AXI |   327|
|3     |    S3482BS                |y3482BS             |   101|
|4     |      B2BCD                |Bin2BCD             |     2|
|5     |      BC23482              |BCD23482BS          |     9|
|6     |      Mux                  |Multiplexor         |    13|
|7     |      relojit              |reloj               |    77|
+------+---------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 590.512 ; gain = 300.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 590.512 ; gain = 300.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 590.512 ; gain = 300.824
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 695.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LDP => LDPE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 30 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 695.484 ; gain = 418.965
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 695.484 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'c:/Users/XD/Documents/OneDrive - Universidad de Alcala/Calculator/Calculator/ip_repo/edit_prueba_v1_0.runs/synth_1/prueba_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file prueba_v1_0_utilization_synth.rpt -pb prueba_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 14 13:16:34 2021...
