// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv1_ky (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        add_ln168,
        y0,
        p_read4,
        p_cast18_i_i,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_q0,
        p_smodpost_i_i,
        p_cast19_i_i,
        p_cast20_i_i,
        p_cast21_i_i,
        p_cast22_i_i,
        p_cast23_i_i,
        p_cast24_i_i,
        p_cast25_i_i,
        p_cast26_i_i,
        add51_8249_i_i_out,
        add51_8249_i_i_out_ap_vld,
        add51_7248_i_i_out,
        add51_7248_i_i_out_ap_vld,
        add51_6247_i_i_out,
        add51_6247_i_i_out_ap_vld,
        add51_5246_i_i_out,
        add51_5246_i_i_out_ap_vld,
        add51_4245_i_i_out,
        add51_4245_i_i_out_ap_vld,
        add51_3244_i_i_out,
        add51_3244_i_i_out_ap_vld,
        add51_2243_i_i_out,
        add51_2243_i_i_out_ap_vld,
        add51_1242_i_i_out,
        add51_1242_i_i_out_ap_vld,
        add51241_i_i_out,
        add51241_i_i_out_ap_vld,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0,
        grp_fu_3180_p_din0,
        grp_fu_3180_p_din1,
        grp_fu_3180_p_opcode,
        grp_fu_3180_p_dout0,
        grp_fu_3180_p_ce,
        grp_fu_5700_p_din0,
        grp_fu_5700_p_din1,
        grp_fu_5700_p_opcode,
        grp_fu_5700_p_dout0,
        grp_fu_5700_p_ce,
        grp_fu_5704_p_din0,
        grp_fu_5704_p_din1,
        grp_fu_5704_p_opcode,
        grp_fu_5704_p_dout0,
        grp_fu_5704_p_ce,
        grp_fu_5708_p_din0,
        grp_fu_5708_p_din1,
        grp_fu_5708_p_dout0,
        grp_fu_5708_p_ce,
        grp_fu_5712_p_din0,
        grp_fu_5712_p_din1,
        grp_fu_5712_p_dout0,
        grp_fu_5712_p_ce,
        grp_fu_5716_p_din0,
        grp_fu_5716_p_din1,
        grp_fu_5716_p_dout0,
        grp_fu_5716_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [10:0] add_ln168;
input  [5:0] y0;
input  [61:0] p_read4;
input  [7:0] p_cast18_i_i;
output  [9:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_q0;
output  [9:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_q0;
output  [9:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_q0;
input  [1:0] p_smodpost_i_i;
input  [7:0] p_cast19_i_i;
input  [7:0] p_cast20_i_i;
input  [7:0] p_cast21_i_i;
input  [7:0] p_cast22_i_i;
input  [7:0] p_cast23_i_i;
input  [7:0] p_cast24_i_i;
input  [7:0] p_cast25_i_i;
input  [7:0] p_cast26_i_i;
output  [31:0] add51_8249_i_i_out;
output   add51_8249_i_i_out_ap_vld;
output  [31:0] add51_7248_i_i_out;
output   add51_7248_i_i_out_ap_vld;
output  [31:0] add51_6247_i_i_out;
output   add51_6247_i_i_out_ap_vld;
output  [31:0] add51_5246_i_i_out;
output   add51_5246_i_i_out_ap_vld;
output  [31:0] add51_4245_i_i_out;
output   add51_4245_i_i_out_ap_vld;
output  [31:0] add51_3244_i_i_out;
output   add51_3244_i_i_out_ap_vld;
output  [31:0] add51_2243_i_i_out;
output   add51_2243_i_i_out_ap_vld;
output  [31:0] add51_1242_i_i_out;
output   add51_1242_i_i_out_ap_vld;
output  [31:0] add51241_i_i_out;
output   add51241_i_i_out_ap_vld;
output  [10:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0;
output  [10:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0;
output  [10:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0;
output  [31:0] grp_fu_3180_p_din0;
output  [31:0] grp_fu_3180_p_din1;
output  [1:0] grp_fu_3180_p_opcode;
input  [31:0] grp_fu_3180_p_dout0;
output   grp_fu_3180_p_ce;
output  [31:0] grp_fu_5700_p_din0;
output  [31:0] grp_fu_5700_p_din1;
output  [1:0] grp_fu_5700_p_opcode;
input  [31:0] grp_fu_5700_p_dout0;
output   grp_fu_5700_p_ce;
output  [31:0] grp_fu_5704_p_din0;
output  [31:0] grp_fu_5704_p_din1;
output  [1:0] grp_fu_5704_p_opcode;
input  [31:0] grp_fu_5704_p_dout0;
output   grp_fu_5704_p_ce;
output  [31:0] grp_fu_5708_p_din0;
output  [31:0] grp_fu_5708_p_din1;
input  [31:0] grp_fu_5708_p_dout0;
output   grp_fu_5708_p_ce;
output  [31:0] grp_fu_5712_p_din0;
output  [31:0] grp_fu_5712_p_din1;
input  [31:0] grp_fu_5712_p_dout0;
output   grp_fu_5712_p_ce;
output  [31:0] grp_fu_5716_p_din0;
output  [31:0] grp_fu_5716_p_din1;
input  [31:0] grp_fu_5716_p_dout0;
output   grp_fu_5716_p_ce;

reg ap_idle;
reg[9:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0;
reg srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0;
reg[9:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0;
reg srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0;
reg[9:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0;
reg srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0;
reg add51_8249_i_i_out_ap_vld;
reg add51_7248_i_i_out_ap_vld;
reg add51_6247_i_i_out_ap_vld;
reg add51_5246_i_i_out_ap_vld;
reg add51_4245_i_i_out_ap_vld;
reg add51_3244_i_i_out_ap_vld;
reg add51_2243_i_i_out_ap_vld;
reg add51_1242_i_i_out_ap_vld;
reg add51241_i_i_out_ap_vld;
reg[10:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0;
reg srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0;
reg[10:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0;
reg srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0;
reg[10:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0;
reg srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state6_pp0_stage2_iter1;
wire    ap_block_state9_pp0_stage2_iter2;
wire    ap_block_state12_pp0_stage2_iter3;
wire    ap_block_pp0_stage2_subdone;
reg   [0:0] icmp_ln161_reg_1278;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state10_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] p_smodpost_i_i_read_reg_1226;
wire   [9:0] p_cast26_i_i_cast_fu_686_p1;
reg   [9:0] p_cast26_i_i_cast_reg_1233;
wire   [9:0] p_cast25_i_i_cast_fu_690_p1;
reg   [9:0] p_cast25_i_i_cast_reg_1238;
wire   [9:0] p_cast24_i_i_cast_fu_694_p1;
reg   [9:0] p_cast24_i_i_cast_reg_1243;
wire   [9:0] p_cast23_i_i_cast_fu_698_p1;
reg   [9:0] p_cast23_i_i_cast_reg_1248;
wire   [9:0] p_cast22_i_i_cast_fu_702_p1;
reg   [9:0] p_cast22_i_i_cast_reg_1253;
wire   [9:0] p_cast21_i_i_cast_fu_706_p1;
reg   [9:0] p_cast21_i_i_cast_reg_1258;
wire   [9:0] p_cast20_i_i_cast_fu_710_p1;
reg   [9:0] p_cast20_i_i_cast_reg_1263;
wire   [9:0] p_cast19_i_i_cast_fu_714_p1;
reg   [9:0] p_cast19_i_i_cast_reg_1268;
wire   [9:0] p_cast18_i_i_cast_fu_718_p1;
reg   [9:0] p_cast18_i_i_cast_reg_1273;
wire   [0:0] icmp_ln161_fu_775_p2;
reg   [0:0] icmp_ln161_reg_1278_pp0_iter1_reg;
reg   [0:0] icmp_ln161_reg_1278_pp0_iter2_reg;
wire   [10:0] sub_ln168_fu_803_p2;
reg   [10:0] sub_ln168_reg_1282;
wire   [9:0] add_ln168_5_fu_896_p2;
reg   [9:0] add_ln168_5_reg_1303;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state8_pp0_stage1_iter2;
wire    ap_block_state11_pp0_stage1_iter3;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84_reg_1331;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91_reg_1351;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98_reg_1371;
wire    ap_block_pp0_stage2_11001;
wire   [31:0] grp_fu_653_p5;
reg   [31:0] tmp_9_i_i_reg_1406;
wire   [31:0] grp_fu_664_p5;
reg   [31:0] tmp_i_i_reg_1411;
wire   [31:0] grp_fu_675_p5;
reg   [31:0] tmp_8_i_i_reg_1416;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105_reg_1421;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112_reg_1441;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119_reg_1461;
reg   [31:0] tmp_10_i_i_reg_1481;
reg   [31:0] tmp_11_i_i_reg_1486;
reg   [31:0] tmp_12_i_i_reg_1491;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126_reg_1496;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133_reg_1516;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140_reg_1536;
reg   [31:0] tmp_13_i_i_reg_1556;
reg   [31:0] tmp_14_i_i_reg_1561;
reg   [31:0] tmp_15_i_i_reg_1566;
reg   [31:0] mul_i_i_reg_1571;
reg   [31:0] mul_1_i_i_reg_1576;
reg   [31:0] mul_2_i_i_reg_1581;
reg   [31:0] mul_3_i_i_reg_1601;
reg   [31:0] mul_4_i_i_reg_1606;
reg   [31:0] mul_5_i_i_reg_1611;
reg   [31:0] mul_6_i_i_reg_1631;
reg   [31:0] mul_7_i_i_reg_1636;
reg   [31:0] mul_8_i_i_reg_1641;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln168_1_fu_809_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln168_2_fu_912_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln168_5_fu_923_p1;
wire   [63:0] zext_ln168_6_fu_934_p1;
wire   [63:0] zext_ln168_7_fu_945_p1;
wire   [63:0] zext_ln168_3_fu_957_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln168_8_fu_968_p1;
wire   [63:0] zext_ln168_9_fu_979_p1;
wire   [63:0] zext_ln168_10_fu_990_p1;
wire   [63:0] zext_ln168_11_fu_1001_p1;
wire   [63:0] zext_ln168_12_fu_1012_p1;
wire   [63:0] zext_ln168_13_fu_1023_p1;
reg   [31:0] add51241_i_i_fu_130;
reg   [31:0] ap_sig_allocacmp_add51241_i_i_load;
wire    ap_loop_init;
reg   [31:0] add51_1242_i_i_fu_134;
reg   [31:0] ap_sig_allocacmp_add51_1242_i_i_load;
reg   [31:0] add51_2243_i_i_fu_138;
reg   [31:0] ap_sig_allocacmp_add51_2243_i_i_load;
reg   [31:0] add51_3244_i_i_fu_142;
reg   [31:0] ap_sig_allocacmp_add51_3244_i_i_load;
reg   [31:0] add51_4245_i_i_fu_146;
reg   [31:0] ap_sig_allocacmp_add51_4245_i_i_load;
reg   [31:0] add51_5246_i_i_fu_150;
reg   [31:0] ap_sig_allocacmp_add51_5246_i_i_load;
reg   [31:0] add51_6247_i_i_fu_154;
reg   [31:0] ap_sig_allocacmp_add51_6247_i_i_load;
reg   [31:0] add51_7248_i_i_fu_158;
reg   [31:0] ap_sig_allocacmp_add51_7248_i_i_load;
reg   [31:0] add51_8249_i_i_fu_162;
reg   [31:0] ap_sig_allocacmp_add51_8249_i_i_load;
reg   [3:0] ky_fu_166;
wire   [3:0] add_ln161_fu_781_p2;
reg   [3:0] ap_sig_allocacmp_ky_2;
wire    ap_block_pp0_stage2_01001;
reg   [31:0] grp_fu_629_p0;
reg   [31:0] grp_fu_629_p1;
reg   [31:0] grp_fu_633_p0;
reg   [31:0] grp_fu_633_p1;
reg   [31:0] grp_fu_637_p0;
reg   [31:0] grp_fu_637_p1;
reg   [31:0] grp_fu_641_p0;
reg   [31:0] grp_fu_641_p1;
reg   [31:0] grp_fu_645_p0;
reg   [31:0] grp_fu_645_p1;
reg   [31:0] grp_fu_649_p0;
reg   [31:0] grp_fu_649_p1;
wire   [10:0] zext_ln168_fu_787_p1;
wire   [10:0] add_ln168_1_fu_791_p2;
wire   [10:0] shl_ln168_fu_797_p2;
wire   [3:0] tmp_fu_816_p2;
wire   [5:0] tmp_cast_fu_822_p1;
wire   [5:0] empty_fu_826_p2;
wire   [57:0] trunc_ln168_fu_836_p1;
wire   [60:0] trunc_ln168_1_fu_848_p1;
wire   [62:0] p_shl2_fu_840_p3;
wire   [62:0] p_shl3_fu_852_p3;
wire   [62:0] sub_ln168_1_fu_860_p2;
wire   [62:0] zext_ln168_4_fu_832_p1;
wire   [62:0] add_ln168_4_fu_866_p2;
wire   [6:0] trunc_ln168_2_fu_872_p1;
wire   [8:0] trunc_ln168_3_fu_884_p1;
wire   [9:0] p_shl4_fu_876_p3;
wire   [9:0] p_shl5_fu_888_p3;
wire   [10:0] add_ln168_2_fu_907_p2;
wire   [9:0] add_ln168_6_fu_919_p2;
wire   [9:0] add_ln168_7_fu_930_p2;
wire   [9:0] add_ln168_8_fu_941_p2;
wire   [10:0] add_ln168_3_fu_952_p2;
wire   [9:0] add_ln168_9_fu_964_p2;
wire   [9:0] add_ln168_10_fu_975_p2;
wire   [9:0] add_ln168_11_fu_986_p2;
wire   [9:0] add_ln168_12_fu_997_p2;
wire   [9:0] add_ln168_13_fu_1008_p2;
wire   [9:0] add_ln168_14_fu_1019_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [2:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to3;
wire    ap_block_pp0_stage1_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

srcnn_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U343(
    .din0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_q0),
    .din1(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_q0),
    .din2(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_q0),
    .din3(p_smodpost_i_i),
    .dout(grp_fu_653_p5)
);

srcnn_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U344(
    .din0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_q0),
    .din1(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_q0),
    .din2(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_q0),
    .din3(p_smodpost_i_i),
    .dout(grp_fu_664_p5)
);

srcnn_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U345(
    .din0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_q0),
    .din1(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_q0),
    .din2(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_q0),
    .din3(p_smodpost_i_i),
    .dout(grp_fu_675_p5)
);

srcnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add51241_i_i_fu_130 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add51241_i_i_fu_130 <= grp_fu_3180_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add51_1242_i_i_fu_134 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add51_1242_i_i_fu_134 <= grp_fu_5700_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add51_2243_i_i_fu_138 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add51_2243_i_i_fu_138 <= grp_fu_5704_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add51_3244_i_i_fu_142 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add51_3244_i_i_fu_142 <= grp_fu_3180_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add51_4245_i_i_fu_146 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add51_4245_i_i_fu_146 <= grp_fu_5700_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add51_5246_i_i_fu_150 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add51_5246_i_i_fu_150 <= grp_fu_5704_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add51_6247_i_i_fu_154 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add51_6247_i_i_fu_154 <= grp_fu_3180_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add51_7248_i_i_fu_158 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add51_7248_i_i_fu_158 <= grp_fu_5700_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add51_8249_i_i_fu_162 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add51_8249_i_i_fu_162 <= grp_fu_5704_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln161_fu_775_p2 == 1'd0))) begin
            ky_fu_166 <= add_ln161_fu_781_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            ky_fu_166 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln161_fu_775_p2 == 1'd0))) begin
        add_ln168_5_reg_1303[9 : 1] <= add_ln168_5_fu_896_p2[9 : 1];
        sub_ln168_reg_1282 <= sub_ln168_fu_803_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln161_reg_1278 <= icmp_ln161_fu_775_p2;
        icmp_ln161_reg_1278_pp0_iter1_reg <= icmp_ln161_reg_1278;
        icmp_ln161_reg_1278_pp0_iter2_reg <= icmp_ln161_reg_1278_pp0_iter1_reg;
        p_cast18_i_i_cast_reg_1273[7 : 0] <= p_cast18_i_i_cast_fu_718_p1[7 : 0];
        p_cast19_i_i_cast_reg_1268[7 : 0] <= p_cast19_i_i_cast_fu_714_p1[7 : 0];
        p_cast20_i_i_cast_reg_1263[7 : 0] <= p_cast20_i_i_cast_fu_710_p1[7 : 0];
        p_cast21_i_i_cast_reg_1258[7 : 0] <= p_cast21_i_i_cast_fu_706_p1[7 : 0];
        p_cast22_i_i_cast_reg_1253[7 : 0] <= p_cast22_i_i_cast_fu_702_p1[7 : 0];
        p_cast23_i_i_cast_reg_1248[7 : 0] <= p_cast23_i_i_cast_fu_698_p1[7 : 0];
        p_cast24_i_i_cast_reg_1243[7 : 0] <= p_cast24_i_i_cast_fu_694_p1[7 : 0];
        p_cast25_i_i_cast_reg_1238[7 : 0] <= p_cast25_i_i_cast_fu_690_p1[7 : 0];
        p_cast26_i_i_cast_reg_1233[7 : 0] <= p_cast26_i_i_cast_fu_686_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_1_i_i_reg_1576 <= grp_fu_5712_p_dout0;
        mul_2_i_i_reg_1581 <= grp_fu_5716_p_dout0;
        mul_i_i_reg_1571 <= grp_fu_5708_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_3_i_i_reg_1601 <= grp_fu_5708_p_dout0;
        mul_4_i_i_reg_1606 <= grp_fu_5712_p_dout0;
        mul_5_i_i_reg_1611 <= grp_fu_5716_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_6_i_i_reg_1631 <= grp_fu_5708_p_dout0;
        mul_7_i_i_reg_1636 <= grp_fu_5712_p_dout0;
        mul_8_i_i_reg_1641 <= grp_fu_5716_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105_reg_1421 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112_reg_1441 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119_reg_1461 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0;
        tmp_8_i_i_reg_1416 <= grp_fu_675_p5;
        tmp_9_i_i_reg_1406 <= grp_fu_653_p5;
        tmp_i_i_reg_1411 <= grp_fu_664_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126_reg_1496 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133_reg_1516 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140_reg_1536 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0;
        tmp_10_i_i_reg_1481 <= grp_fu_653_p5;
        tmp_11_i_i_reg_1486 <= grp_fu_664_p5;
        tmp_12_i_i_reg_1491 <= grp_fu_675_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84_reg_1331 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91_reg_1351 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98_reg_1371 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_13_i_i_reg_1556 <= grp_fu_653_p5;
        tmp_14_i_i_reg_1561 <= grp_fu_664_p5;
        tmp_15_i_i_reg_1566 <= grp_fu_675_p5;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln161_reg_1278_pp0_iter2_reg == 1'd1))) begin
        add51241_i_i_out_ap_vld = 1'b1;
    end else begin
        add51241_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln161_reg_1278_pp0_iter2_reg == 1'd1))) begin
        add51_1242_i_i_out_ap_vld = 1'b1;
    end else begin
        add51_1242_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln161_reg_1278_pp0_iter2_reg == 1'd1))) begin
        add51_2243_i_i_out_ap_vld = 1'b1;
    end else begin
        add51_2243_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln161_reg_1278_pp0_iter2_reg == 1'd1))) begin
        add51_3244_i_i_out_ap_vld = 1'b1;
    end else begin
        add51_3244_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln161_reg_1278_pp0_iter2_reg == 1'd1))) begin
        add51_4245_i_i_out_ap_vld = 1'b1;
    end else begin
        add51_4245_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln161_reg_1278_pp0_iter2_reg == 1'd1))) begin
        add51_5246_i_i_out_ap_vld = 1'b1;
    end else begin
        add51_5246_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln161_reg_1278_pp0_iter2_reg == 1'd1))) begin
        add51_6247_i_i_out_ap_vld = 1'b1;
    end else begin
        add51_6247_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln161_reg_1278_pp0_iter2_reg == 1'd1))) begin
        add51_7248_i_i_out_ap_vld = 1'b1;
    end else begin
        add51_7248_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln161_reg_1278_pp0_iter2_reg == 1'd1))) begin
        add51_8249_i_i_out_ap_vld = 1'b1;
    end else begin
        add51_8249_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln161_reg_1278 == 1'd1) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add51241_i_i_load = grp_fu_3180_p_dout0;
    end else begin
        ap_sig_allocacmp_add51241_i_i_load = add51241_i_i_fu_130;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add51_1242_i_i_load = grp_fu_5700_p_dout0;
    end else begin
        ap_sig_allocacmp_add51_1242_i_i_load = add51_1242_i_i_fu_134;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add51_2243_i_i_load = grp_fu_5704_p_dout0;
    end else begin
        ap_sig_allocacmp_add51_2243_i_i_load = add51_2243_i_i_fu_138;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add51_3244_i_i_load = grp_fu_3180_p_dout0;
    end else begin
        ap_sig_allocacmp_add51_3244_i_i_load = add51_3244_i_i_fu_142;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add51_4245_i_i_load = grp_fu_5700_p_dout0;
    end else begin
        ap_sig_allocacmp_add51_4245_i_i_load = add51_4245_i_i_fu_146;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add51_5246_i_i_load = grp_fu_5704_p_dout0;
    end else begin
        ap_sig_allocacmp_add51_5246_i_i_load = add51_5246_i_i_fu_150;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add51_6247_i_i_load = grp_fu_3180_p_dout0;
    end else begin
        ap_sig_allocacmp_add51_6247_i_i_load = add51_6247_i_i_fu_154;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add51_7248_i_i_load = grp_fu_5700_p_dout0;
    end else begin
        ap_sig_allocacmp_add51_7248_i_i_load = add51_7248_i_i_fu_158;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add51_8249_i_i_load = grp_fu_5704_p_dout0;
    end else begin
        ap_sig_allocacmp_add51_8249_i_i_load = add51_8249_i_i_fu_162;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_ky_2 = 4'd0;
    end else begin
        ap_sig_allocacmp_ky_2 = ky_fu_166;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_629_p0 = ap_sig_allocacmp_add51_6247_i_i_load;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_629_p0 = ap_sig_allocacmp_add51_3244_i_i_load;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_629_p0 = ap_sig_allocacmp_add51241_i_i_load;
        end else begin
            grp_fu_629_p0 = 'bx;
        end
    end else begin
        grp_fu_629_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_629_p1 = mul_6_i_i_reg_1631;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_629_p1 = mul_3_i_i_reg_1601;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_629_p1 = mul_i_i_reg_1571;
        end else begin
            grp_fu_629_p1 = 'bx;
        end
    end else begin
        grp_fu_629_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_633_p0 = ap_sig_allocacmp_add51_7248_i_i_load;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_633_p0 = ap_sig_allocacmp_add51_4245_i_i_load;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_633_p0 = ap_sig_allocacmp_add51_1242_i_i_load;
        end else begin
            grp_fu_633_p0 = 'bx;
        end
    end else begin
        grp_fu_633_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_633_p1 = mul_7_i_i_reg_1636;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_633_p1 = mul_4_i_i_reg_1606;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_633_p1 = mul_1_i_i_reg_1576;
        end else begin
            grp_fu_633_p1 = 'bx;
        end
    end else begin
        grp_fu_633_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_637_p0 = ap_sig_allocacmp_add51_8249_i_i_load;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_637_p0 = ap_sig_allocacmp_add51_5246_i_i_load;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_637_p0 = ap_sig_allocacmp_add51_2243_i_i_load;
        end else begin
            grp_fu_637_p0 = 'bx;
        end
    end else begin
        grp_fu_637_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_637_p1 = mul_8_i_i_reg_1641;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_637_p1 = mul_5_i_i_reg_1611;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_637_p1 = mul_2_i_i_reg_1581;
        end else begin
            grp_fu_637_p1 = 'bx;
        end
    end else begin
        grp_fu_637_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_641_p0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126_reg_1496;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_641_p0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105_reg_1421;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_641_p0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84_reg_1331;
        end else begin
            grp_fu_641_p0 = 'bx;
        end
    end else begin
        grp_fu_641_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_641_p1 = tmp_13_i_i_reg_1556;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_641_p1 = tmp_10_i_i_reg_1481;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_641_p1 = tmp_9_i_i_reg_1406;
        end else begin
            grp_fu_641_p1 = 'bx;
        end
    end else begin
        grp_fu_641_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_645_p0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133_reg_1516;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_645_p0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112_reg_1441;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_645_p0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91_reg_1351;
        end else begin
            grp_fu_645_p0 = 'bx;
        end
    end else begin
        grp_fu_645_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_645_p1 = tmp_14_i_i_reg_1561;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_645_p1 = tmp_11_i_i_reg_1486;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_645_p1 = tmp_i_i_reg_1411;
        end else begin
            grp_fu_645_p1 = 'bx;
        end
    end else begin
        grp_fu_645_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_649_p0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140_reg_1536;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_649_p0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119_reg_1461;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_649_p0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98_reg_1371;
        end else begin
            grp_fu_649_p0 = 'bx;
        end
    end else begin
        grp_fu_649_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_649_p1 = tmp_15_i_i_reg_1566;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_649_p1 = tmp_12_i_i_reg_1491;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_649_p1 = tmp_8_i_i_reg_1416;
        end else begin
            grp_fu_649_p1 = 'bx;
        end
    end else begin
        grp_fu_649_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 = zext_ln168_3_fu_957_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 = zext_ln168_2_fu_912_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 = zext_ln168_1_fu_809_p1;
        end else begin
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 = 'bx;
        end
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 = 1'b1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 = zext_ln168_3_fu_957_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 = zext_ln168_2_fu_912_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 = zext_ln168_1_fu_809_p1;
        end else begin
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 = 'bx;
        end
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 = 1'b1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 = zext_ln168_3_fu_957_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 = zext_ln168_2_fu_912_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 = zext_ln168_1_fu_809_p1;
        end else begin
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 = 'bx;
        end
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 = 1'b1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(p_smodpost_i_i_read_reg_1226 == 2'd2) & ~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1226 == 2'd0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 = zext_ln168_13_fu_1023_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1226 == 2'd1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 = zext_ln168_12_fu_1012_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1226 == 2'd2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 = zext_ln168_11_fu_1001_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1226 == 2'd2) & ~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1226 == 2'd0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 = zext_ln168_10_fu_990_p1;
    end else if (((icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1226 == 2'd1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 = zext_ln168_9_fu_979_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1226 == 2'd2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 = zext_ln168_8_fu_968_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1226 == 2'd2) & ~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1226 == 2'd0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 = zext_ln168_7_fu_945_p1;
    end else if (((icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1226 == 2'd1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 = zext_ln168_6_fu_934_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1226 == 2'd2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 = zext_ln168_5_fu_923_p1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(p_smodpost_i_i_read_reg_1226 == 2'd2) & ~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1226 == 2'd0)) | (~(p_smodpost_i_i_read_reg_1226 == 2'd2) & ~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1226 == 2'd0)) | (~(p_smodpost_i_i_read_reg_1226 == 2'd2) & ~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1226 == 2'd0)) | (~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1226 == 2'd2)) | (~(p_smodpost_i_i_read_reg_1226 == 
    2'd1) & (icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1226 == 2'd2)) | (~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1226 == 2'd2)) | ((icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1226 == 2'd1)) | ((icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1226 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1226 == 2'd1)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0 = 1'b1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1226 == 2'd1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 = zext_ln168_13_fu_1023_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1226 == 2'd2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 = zext_ln168_12_fu_1012_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1226 == 2'd2) & ~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1226 == 2'd0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 = zext_ln168_11_fu_1001_p1;
    end else if (((icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1226 == 2'd1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 = zext_ln168_10_fu_990_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1226 == 2'd2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 = zext_ln168_9_fu_979_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1226 == 2'd2) & ~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1226 == 2'd0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 = zext_ln168_8_fu_968_p1;
    end else if (((icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1226 == 2'd1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 = zext_ln168_7_fu_945_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1226 == 2'd2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 = zext_ln168_6_fu_934_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1226 == 2'd2) & ~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1226 == 2'd0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 = zext_ln168_5_fu_923_p1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(p_smodpost_i_i_read_reg_1226 == 2'd2) & ~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1226 == 2'd0)) | (~(p_smodpost_i_i_read_reg_1226 == 2'd2) & ~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1226 == 2'd0)) | (~(p_smodpost_i_i_read_reg_1226 == 2'd2) & ~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1226 == 2'd0)) | (~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1226 == 2'd2)) | (~(p_smodpost_i_i_read_reg_1226 == 
    2'd1) & (icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1226 == 2'd2)) | (~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1226 == 2'd2)) | ((icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1226 == 2'd1)) | ((icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1226 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1226 == 2'd1)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0 = 1'b1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1226 == 2'd2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 = zext_ln168_13_fu_1023_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1226 == 2'd2) & ~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1226 == 2'd0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 = zext_ln168_12_fu_1012_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1226 == 2'd1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 = zext_ln168_11_fu_1001_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1226 == 2'd2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 = zext_ln168_10_fu_990_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1226 == 2'd2) & ~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1226 == 2'd0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 = zext_ln168_9_fu_979_p1;
    end else if (((icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1226 == 2'd1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 = zext_ln168_8_fu_968_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1226 == 2'd2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 = zext_ln168_7_fu_945_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1226 == 2'd2) & ~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1226 == 2'd0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 = zext_ln168_6_fu_934_p1;
    end else if (((icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1226 == 2'd1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 = zext_ln168_5_fu_923_p1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(p_smodpost_i_i_read_reg_1226 == 2'd2) & ~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1226 == 2'd0)) | (~(p_smodpost_i_i_read_reg_1226 == 2'd2) & ~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1226 == 2'd0)) | (~(p_smodpost_i_i_read_reg_1226 == 2'd2) & ~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1226 == 2'd0)) | (~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1226 == 2'd2)) | (~(p_smodpost_i_i_read_reg_1226 == 
    2'd1) & (icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1226 == 2'd2)) | (~(p_smodpost_i_i_read_reg_1226 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1226 == 2'd2)) | ((icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1226 == 2'd1)) | ((icmp_ln161_reg_1278 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1226 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1226 == 2'd1)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0 = 1'b1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to3 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add51241_i_i_out = add51241_i_i_fu_130;

assign add51_1242_i_i_out = add51_1242_i_i_fu_134;

assign add51_2243_i_i_out = add51_2243_i_i_fu_138;

assign add51_3244_i_i_out = add51_3244_i_i_fu_142;

assign add51_4245_i_i_out = add51_4245_i_i_fu_146;

assign add51_5246_i_i_out = add51_5246_i_i_fu_150;

assign add51_6247_i_i_out = add51_6247_i_i_fu_154;

assign add51_7248_i_i_out = add51_7248_i_i_fu_158;

assign add51_8249_i_i_out = add51_8249_i_i_fu_162;

assign add_ln161_fu_781_p2 = (ap_sig_allocacmp_ky_2 + 4'd1);

assign add_ln168_10_fu_975_p2 = (add_ln168_5_reg_1303 + p_cast22_i_i_cast_reg_1253);

assign add_ln168_11_fu_986_p2 = (add_ln168_5_reg_1303 + p_cast23_i_i_cast_reg_1248);

assign add_ln168_12_fu_997_p2 = (add_ln168_5_reg_1303 + p_cast24_i_i_cast_reg_1243);

assign add_ln168_13_fu_1008_p2 = (add_ln168_5_reg_1303 + p_cast25_i_i_cast_reg_1238);

assign add_ln168_14_fu_1019_p2 = (add_ln168_5_reg_1303 + p_cast26_i_i_cast_reg_1233);

assign add_ln168_1_fu_791_p2 = (add_ln168 + zext_ln168_fu_787_p1);

assign add_ln168_2_fu_907_p2 = (sub_ln168_reg_1282 + 11'd1);

assign add_ln168_3_fu_952_p2 = (sub_ln168_reg_1282 + 11'd2);

assign add_ln168_4_fu_866_p2 = (sub_ln168_1_fu_860_p2 + zext_ln168_4_fu_832_p1);

assign add_ln168_5_fu_896_p2 = (p_shl4_fu_876_p3 + p_shl5_fu_888_p3);

assign add_ln168_6_fu_919_p2 = (add_ln168_5_reg_1303 + p_cast18_i_i_cast_reg_1273);

assign add_ln168_7_fu_930_p2 = (add_ln168_5_reg_1303 + p_cast19_i_i_cast_reg_1268);

assign add_ln168_8_fu_941_p2 = (add_ln168_5_reg_1303 + p_cast20_i_i_cast_reg_1263);

assign add_ln168_9_fu_964_p2 = (add_ln168_5_reg_1303 + p_cast21_i_i_cast_reg_1258);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign empty_fu_826_p2 = (tmp_cast_fu_822_p1 + y0);

assign grp_fu_3180_p_ce = 1'b1;

assign grp_fu_3180_p_din0 = grp_fu_629_p0;

assign grp_fu_3180_p_din1 = grp_fu_629_p1;

assign grp_fu_3180_p_opcode = 2'd0;

assign grp_fu_5700_p_ce = 1'b1;

assign grp_fu_5700_p_din0 = grp_fu_633_p0;

assign grp_fu_5700_p_din1 = grp_fu_633_p1;

assign grp_fu_5700_p_opcode = 2'd0;

assign grp_fu_5704_p_ce = 1'b1;

assign grp_fu_5704_p_din0 = grp_fu_637_p0;

assign grp_fu_5704_p_din1 = grp_fu_637_p1;

assign grp_fu_5704_p_opcode = 2'd0;

assign grp_fu_5708_p_ce = 1'b1;

assign grp_fu_5708_p_din0 = grp_fu_641_p0;

assign grp_fu_5708_p_din1 = grp_fu_641_p1;

assign grp_fu_5712_p_ce = 1'b1;

assign grp_fu_5712_p_din0 = grp_fu_645_p0;

assign grp_fu_5712_p_din1 = grp_fu_645_p1;

assign grp_fu_5716_p_ce = 1'b1;

assign grp_fu_5716_p_din0 = grp_fu_649_p0;

assign grp_fu_5716_p_din1 = grp_fu_649_p1;

assign icmp_ln161_fu_775_p2 = ((ap_sig_allocacmp_ky_2 == 4'd9) ? 1'b1 : 1'b0);

assign p_cast18_i_i_cast_fu_718_p1 = p_cast18_i_i;

assign p_cast19_i_i_cast_fu_714_p1 = p_cast19_i_i;

assign p_cast20_i_i_cast_fu_710_p1 = p_cast20_i_i;

assign p_cast21_i_i_cast_fu_706_p1 = p_cast21_i_i;

assign p_cast22_i_i_cast_fu_702_p1 = p_cast22_i_i;

assign p_cast23_i_i_cast_fu_698_p1 = p_cast23_i_i;

assign p_cast24_i_i_cast_fu_694_p1 = p_cast24_i_i;

assign p_cast25_i_i_cast_fu_690_p1 = p_cast25_i_i;

assign p_cast26_i_i_cast_fu_686_p1 = p_cast26_i_i;

assign p_shl2_fu_840_p3 = {{trunc_ln168_fu_836_p1}, {5'd0}};

assign p_shl3_fu_852_p3 = {{trunc_ln168_1_fu_848_p1}, {2'd0}};

assign p_shl4_fu_876_p3 = {{trunc_ln168_2_fu_872_p1}, {3'd0}};

assign p_shl5_fu_888_p3 = {{trunc_ln168_3_fu_884_p1}, {1'd0}};

assign p_smodpost_i_i_read_reg_1226 = p_smodpost_i_i;

assign shl_ln168_fu_797_p2 = add_ln168_1_fu_791_p2 << 11'd2;

assign sub_ln168_1_fu_860_p2 = (p_shl2_fu_840_p3 - p_shl3_fu_852_p3);

assign sub_ln168_fu_803_p2 = (shl_ln168_fu_797_p2 - add_ln168_1_fu_791_p2);

assign tmp_cast_fu_822_p1 = tmp_fu_816_p2;

assign tmp_fu_816_p2 = (ap_sig_allocacmp_ky_2 + 4'd2);

assign trunc_ln168_1_fu_848_p1 = p_read4[60:0];

assign trunc_ln168_2_fu_872_p1 = add_ln168_4_fu_866_p2[6:0];

assign trunc_ln168_3_fu_884_p1 = add_ln168_4_fu_866_p2[8:0];

assign trunc_ln168_fu_836_p1 = p_read4[57:0];

assign zext_ln168_10_fu_990_p1 = add_ln168_11_fu_986_p2;

assign zext_ln168_11_fu_1001_p1 = add_ln168_12_fu_997_p2;

assign zext_ln168_12_fu_1012_p1 = add_ln168_13_fu_1008_p2;

assign zext_ln168_13_fu_1023_p1 = add_ln168_14_fu_1019_p2;

assign zext_ln168_1_fu_809_p1 = sub_ln168_fu_803_p2;

assign zext_ln168_2_fu_912_p1 = add_ln168_2_fu_907_p2;

assign zext_ln168_3_fu_957_p1 = add_ln168_3_fu_952_p2;

assign zext_ln168_4_fu_832_p1 = empty_fu_826_p2;

assign zext_ln168_5_fu_923_p1 = add_ln168_6_fu_919_p2;

assign zext_ln168_6_fu_934_p1 = add_ln168_7_fu_930_p2;

assign zext_ln168_7_fu_945_p1 = add_ln168_8_fu_941_p2;

assign zext_ln168_8_fu_968_p1 = add_ln168_9_fu_964_p2;

assign zext_ln168_9_fu_979_p1 = add_ln168_10_fu_975_p2;

assign zext_ln168_fu_787_p1 = ap_sig_allocacmp_ky_2;

always @ (posedge ap_clk) begin
    p_cast26_i_i_cast_reg_1233[9:8] <= 2'b00;
    p_cast25_i_i_cast_reg_1238[9:8] <= 2'b00;
    p_cast24_i_i_cast_reg_1243[9:8] <= 2'b00;
    p_cast23_i_i_cast_reg_1248[9:8] <= 2'b00;
    p_cast22_i_i_cast_reg_1253[9:8] <= 2'b00;
    p_cast21_i_i_cast_reg_1258[9:8] <= 2'b00;
    p_cast20_i_i_cast_reg_1263[9:8] <= 2'b00;
    p_cast19_i_i_cast_reg_1268[9:8] <= 2'b00;
    p_cast18_i_i_cast_reg_1273[9:8] <= 2'b00;
    add_ln168_5_reg_1303[0] <= 1'b0;
end

endmodule //srcnn_compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv1_ky
