"Atom(ULV)","Atom(ULV)","","Featuresize","","x86","x86","","","","","",""
"Microarchi.","","Featuresize","","Step","","Microarchi.","Step","","","","",""
"","","","600nm","","P6","","PentiumPro(133MHz)","","","","",""
"","500nm","P6","","PentiumPro(150MHz)","","","","","","","",""
"","350nm","P6","","PentiumPro(166–200MHz)","","","","","","","",""
"350nm","","Klamath","P6","","","","","","","","",""
"","250nm","P6","","Deschutes","","","","","","","",""
"250nm","","Katmai","P6","","","","","","","NetBurst","",""
"","","180nm","","P6","","Coppermine","","Willamette","","","",""
"","","130nm","","P6","","Tualatin","","Northwood","","","",""
"130nm","","Northwood","","Banias","P6","","","","NetBurst(HT)","","NetBurst(×2)",""
"","","90nm","P6","","Dothan","","Prescott","?","Prescott?2M","?","Smithfield",""
"90nm","Dothan","","","Tejas","P6","","?","","?","?","Cedarmill(Tejas)",""
"","","65nm","P6","","Yonah","","Nehalem(NetBurst)","","CedarMill","?","Presler",""
"65nm","","Core","4coresonmainstreamdesktop,DDR3introduced","4coresonmainstreamdesktop,DDR3introduced","4coresonmainstreamdesktop,DDR3introduced","4coresonmainstreamdesktop,DDR3introduced","4coresonmainstreamdesktop,DDR3introduced","","Merom","","4coresonmainstreamdesktop,DDR3introduced",""
"Core","Bonnell","","Bonnell","","","","","","","45nm","Penryn",""
"Bonnell","Bonnell","45nm","HTreintroduced,integratedMC,PCHL3-cacheintroduced,256KBL2-cache/core","HTreintroduced,integratedMC,PCHL3-cacheintroduced,256KBL2-cache/core","HTreintroduced,integratedMC,PCHL3-cacheintroduced,256KBL2-cache/core","HTreintroduced,integratedMC,PCHL3-cacheintroduced,256KBL2-cache/core","HTreintroduced,integratedMC,PCHL3-cacheintroduced,256KBL2-cache/core","Nehalem","","Nehalem","","HTreintroduced,integratedMC,PCHL3-cacheintroduced,256KBL2-cache/core"
"Nehalem","Bonnell","Saltwell","","introducedGPUonsamepackageandAES-NI","introducedGPUonsamepackageandAES-NI","introducedGPUonsamepackageandAES-NI","introducedGPUonsamepackageandAES-NI","introducedGPUonsamepackageandAES-NI","32nm","","Westmere","introducedGPUonsamepackageandAES-NI"
"Saltwell","32nm","Bonnell","on-dieringbus,nomorenon-UEFImotherboards","on-dieringbus,nomorenon-UEFImotherboards","on-dieringbus,nomorenon-UEFImotherboards","on-dieringbus,nomorenon-UEFImotherboards","on-dieringbus,nomorenon-UEFImotherboards","SandyBridge","","SandyBridge","","on-dieringbus,nomorenon-UEFImotherboards"
"SandyBridge","Silvermont","","Silvermont","","","","","","","22nm","IvyBridge",""
"Silvermont","Silvermont","22nm","FIVR","FIVR","FIVR","FIVR","FIVR","Haswell","","Haswell","","FIVR"
"Haswell","Silvermont","Airmont","","","","","","","14nm","","Broadwell",""
"Airmont","14nm","Silvermont","DDR4introducedonmainstreamdesktop","DDR4introducedonmainstreamdesktop","DDR4introducedonmainstreamdesktop","DDR4introducedonmainstreamdesktop","DDR4introducedonmainstreamdesktop","Skylake","","Skylake","","DDR4introducedonmainstreamdesktop"
"Skylake","Goldmont","14nm","","","","","","","Goldmont","","KabyLake",""
"Goldmont","Goldmont","6coresonmainstreamdesktop","6coresonmainstreamdesktop","6coresonmainstreamdesktop","6coresonmainstreamdesktop","6coresonmainstreamdesktop","Skylake","CoffeeLake","14nm","","6coresonmainstreamdesktop",""
"Goldmont","Goldmont","mobile-only","mobile-only","mobile-only","mobile-only","mobile-only","Skylake","AmberLake","14nm","","mobile-only",""
"Goldmont","Skylake","GoldmontPlus","mobile-only","mobile-only","mobile-only","mobile-only","mobile-only","14nm","","WhiskeyLake","","mobile-only"
"GoldmontPlus","Goldmont","8coresonmainstreamdesktop","8coresonmainstreamdesktop","8coresonmainstreamdesktop","8coresonmainstreamdesktop","8coresonmainstreamdesktop","Skylake","CoffeeLakeRefresh","14nm","","8coresonmainstreamdesktop",""
"GoldmontPlus","Goldmont","10coresonmainstreamdesktop","10coresonmainstreamdesktop","10coresonmainstreamdesktop","10coresonmainstreamdesktop","10coresonmainstreamdesktop","Skylake","CometLake","14nm","","10coresonmainstreamdesktop",""
"GoldmontPlus","Goldmont","CypressCove","BackportedSunnyCovemicroarchitecturefor14nm","BackportedSunnyCovemicroarchitecturefor14nm","BackportedSunnyCovemicroarchitecturefor14nm","BackportedSunnyCovemicroarchitecturefor14nm","BackportedSunnyCovemicroarchitecturefor14nm","14nm","","RocketLake","","BackportedSunnyCovemicroarchitecturefor14nm"
"Tremont","","Tremont","","10nm","PalmCove","mobile-only","mobile-only","mobile-only","mobile-only","mobile-only","CannonLake","mobile-only"
"Tremont","Tremont","10nm","512KBL2-cache/core","512KBL2-cache/core","512KBL2-cache/core","512KBL2-cache/core","512KBL2-cache/core","SunnyCove","","IceLake","","512KBL2-cache/core"
"Tremont","Tremont","10nm","Xgraphicsengine","Xgraphicsengine","Xgraphicsengine","Xgraphicsengine","Xgraphicsengine","WillowCove","","TigerLake","","Xgraphicsengine"
"Gracemont","","Gracemont","","Intel7","GoldenCove","Hybrid,DDR5,PCIe5.0","Hybrid,DDR5,PCIe5.0","Hybrid,DDR5,PCIe5.0","Hybrid,DDR5,PCIe5.0","Hybrid,DDR5,PCIe5.0","AlderLake","Hybrid,DDR5,PCIe5.0"
"Gracemont","Gracemont","Intel7","","","","","","TBA","","RaptorLake","",""
"TBA","TBA","","TBA","","","","","","","Intel4","MeteorLake",""
"TBA","TBA","TBA","","","","","","Intel20A","","ArrowLake","",""
"TBA","TBA","TBA","","","","","","Intel18A","","LunarLake","",""
"","","","","","","","","","","","",""
