// Copyright (c) 2017, Microsemi Corporation
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//     * Redistributions of source code must retain the above copyright
//       notice, this list of conditions and the following disclaimer.
//     * Redistributions in binary form must reproduce the above copyright
//       notice, this list of conditions and the following disclaimer in the
//       documentation and/or other materials provided with the distribution.
//     * Neither the name of the <organization> nor the
//       names of its contributors may be used to endorse or promote products
//       derived from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
// ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL MICROSEMI CORPORATIONM BE LIABLE FOR ANY
// DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
// LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
// ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//
// APACHE LICENSE
// Copyright (c) 2017, Microsemi Corporation 
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//    http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//
// Description:
//
// SVN Revision Information:
// SVN $Revision: $
// SVN $Date: $
//
// Resolved SARs
// SAR      Date     Who   Description
//
// Notes:
//
// ****************************************************************************/
`define RANDOMIZE
`timescale 1ns/10ps
module MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_INT_XBAR(
  input   io_in_0_0,
  input   io_in_0_1,
  input   io_in_0_2,
  input   io_in_0_3,
  input   io_in_0_4,
  input   io_in_0_5,
  input   io_in_0_6,
  input   io_in_0_7,
  input   io_in_0_8,
  input   io_in_0_9,
  input   io_in_0_10,
  input   io_in_0_11,
  input   io_in_0_12,
  input   io_in_0_13,
  input   io_in_0_14,
  input   io_in_0_15,
  input   io_in_0_16,
  input   io_in_0_17,
  input   io_in_0_18,
  input   io_in_0_19,
  input   io_in_0_20,
  input   io_in_0_21,
  input   io_in_0_22,
  input   io_in_0_23,
  input   io_in_0_24,
  input   io_in_0_25,
  input   io_in_0_26,
  input   io_in_0_27,
  input   io_in_0_28,
  input   io_in_0_29,
  input   io_in_0_30,
  output  io_out_0_0,
  output  io_out_0_1,
  output  io_out_0_2,
  output  io_out_0_3,
  output  io_out_0_4,
  output  io_out_0_5,
  output  io_out_0_6,
  output  io_out_0_7,
  output  io_out_0_8,
  output  io_out_0_9,
  output  io_out_0_10,
  output  io_out_0_11,
  output  io_out_0_12,
  output  io_out_0_13,
  output  io_out_0_14,
  output  io_out_0_15,
  output  io_out_0_16,
  output  io_out_0_17,
  output  io_out_0_18,
  output  io_out_0_19,
  output  io_out_0_20,
  output  io_out_0_21,
  output  io_out_0_22,
  output  io_out_0_23,
  output  io_out_0_24,
  output  io_out_0_25,
  output  io_out_0_26,
  output  io_out_0_27,
  output  io_out_0_28,
  output  io_out_0_29,
  output  io_out_0_30
);
  assign io_out_0_0 = io_in_0_0;
  assign io_out_0_1 = io_in_0_1;
  assign io_out_0_2 = io_in_0_2;
  assign io_out_0_3 = io_in_0_3;
  assign io_out_0_4 = io_in_0_4;
  assign io_out_0_5 = io_in_0_5;
  assign io_out_0_6 = io_in_0_6;
  assign io_out_0_7 = io_in_0_7;
  assign io_out_0_8 = io_in_0_8;
  assign io_out_0_9 = io_in_0_9;
  assign io_out_0_10 = io_in_0_10;
  assign io_out_0_11 = io_in_0_11;
  assign io_out_0_12 = io_in_0_12;
  assign io_out_0_13 = io_in_0_13;
  assign io_out_0_14 = io_in_0_14;
  assign io_out_0_15 = io_in_0_15;
  assign io_out_0_16 = io_in_0_16;
  assign io_out_0_17 = io_in_0_17;
  assign io_out_0_18 = io_in_0_18;
  assign io_out_0_19 = io_in_0_19;
  assign io_out_0_20 = io_in_0_20;
  assign io_out_0_21 = io_in_0_21;
  assign io_out_0_22 = io_in_0_22;
  assign io_out_0_23 = io_in_0_23;
  assign io_out_0_24 = io_in_0_24;
  assign io_out_0_25 = io_in_0_25;
  assign io_out_0_26 = io_in_0_26;
  assign io_out_0_27 = io_in_0_27;
  assign io_out_0_28 = io_in_0_28;
  assign io_out_0_29 = io_in_0_29;
  assign io_out_0_30 = io_in_0_30;
endmodule
