# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ceng2010_lab2_q3.srcs/sources_1/new/ceng2010_lab2_q3.vhd" \
"../../../../ceng2010_lab2_q3.srcs/sim_1/new/tb_ceng2010_lab2_q3.vhd" \

# Do not sort compile order
nosort
