/* SPDX-License-Identifier: BSD-3-Clause-Clear
 *
 * Copyright (c) 2022, MediaTek Inc.
 */

#ifndef __MTK_REG_H__
#define __MTK_REG_H__

enum mtk_ext_evt_h2d {
	EXT_EVT_H2D_EXCEPT_ACK             = 1 << 1,
	EXT_EVT_H2D_EXCEPT_CLEARQ_ACK      = 1 << 2,
	EXT_EVT_H2D_PCIE_DS_LOCK           = 1 << 3,
	EXT_EVT_H2D_RESERVED_FOR_CLDMA0    = 1 << 4,
	EXT_EVT_H2D_RESERVED_FOR_CLDMA1    = 1 << 5,
	EXT_EVT_H2D_RESERVED_FOR_CLDMA3    = 1 << 6,
	EXT_EVT_H2D_RESERVED_FOR_CLDMA2    = 1 << 7,
	EXT_EVT_H2D_RESERVED_FOR_DPMAIF    = 1 << 8,
	EXT_EVT_H2D_PCIE_PM_SUSPEND_REQ    = 1 << 9,
	EXT_EVT_H2D_PCIE_PM_RESUME_REQ     = 1 << 10,
	EXT_EVT_H2D_PCIE_PM_SUSPEND_REQ_AP = 1 << 11,
	EXT_EVT_H2D_PCIE_PM_RESUME_REQ_AP  = 1 << 12,
	EXT_EVT_H2D_DEVICE_RESET           = 1 << 13,
	EXT_EVT_H2D_DRM_DISABLE_AP         = 1 << 14
};

enum mtk_ext_evt_d2h {
	EXT_EVT_D2H_PCIE_DS_LOCK_ACK       = 1 << 0,
	EXT_EVT_D2H_EXCEPT_INIT            = 1 << 1,
	EXT_EVT_D2H_EXCEPT_INIT_DONE       = 1 << 2,
	EXT_EVT_D2H_EXCEPT_CLEARQ_DONE     = 1 << 3,
	EXT_EVT_D2H_EXCEPT_ALLQ_RESET      = 1 << 4,
	EXT_EVT_D2H_BOOT_FLOW_SYNC         = 1 << 5,
	EXT_EVT_D2H_RESERVED_FOR_CLDMA0    = 1 << 6,
	EXT_EVT_D2H_RESERVED_FOR_CLDMA1    = 1 << 7,
	EXT_EVT_D2H_RESERVED_FOR_CLDMA3    = 1 << 8,
	EXT_EVT_D2H_RESERVED_FOR_CLDMA2    = 1 << 9,
	EXT_EVT_D2H_RESERVED_FOR_DPMAIF    = 1 << 10,
	EXT_EVT_D2H_PCIE_PM_SUSPEND_ACK    = 1 << 11,
	EXT_EVT_D2H_PCIE_PM_RESUME_ACK     = 1 << 12,
	EXT_EVT_D2H_PCIE_PM_SUSPEND_ACK_AP = 1 << 13,
	EXT_EVT_D2H_PCIE_PM_RESUME_ACK_AP  = 1 << 14,
	EXT_EVT_D2H_ASYNC_HS_NOTIFY_SAP    = 1 << 15,
	EXT_EVT_D2H_ASYNC_HS_NOTIFY_MD     = 1 << 16,
	EXT_EVT_D2H_SOFT_OFF_NOTIFY        = 1 << 17
};

#define REG_PCIE_CFG_MSI_MERGED			0x00A8
#define REG_PCIE_SW_TRIG_INT			0x00BC
#define REG_PCIE_LTSSM_STATUS			0x0150
#define REG_IMASK_LOCAL				0x0180
#define REG_ISTATUS_LOCAL			0x0184
#define REG_INT_ENABLE_HOST			0x0188
#define REG_ISTATUS_HOST			0x018C
#define REG_PCIE_LOW_POWER_CTRL			0x0194
#define REG_ISTATUS_HOST_CTRL			0x01AC
#define REG_ISTATUS_PENDING_ADT			0x01D4
#define REG_INT_ENABLE_HOST_SET			0x01F0
#define REG_INT_ENABLE_HOST_CLR			0x01F4
#define REG_PCIE_DMA_DUMMY_0			0x01F8
#define REG_RC2EP_SW_TRIG_LOCAL_INTR_MASK	0x0310
#define REG_ISTATUS_HOST_CTRL_NEW		0x031C
#define REG_PCIE_MISC_CTRL			0x0348
#define REG_PCIE_DUMMY_0			0x03C0
#define REG_SW_TRIG_INTR_SET			0x03C8
#define REG_SW_TRIG_INTR_CLR			0x03CC
#define REG_PCIE_CFG_MSIX			0x03EC
#define REG_ATR_PCIE_WIN0_T0_SRC_ADDR_LSB	0x0600
#define REG_ATR_PCIE_WIN0_T0_SRC_ADDR_MSB	0x0604
#define REG_ATR_PCIE_WIN0_T0_TRSL_ADDR_LSB	0x0608
#define REG_ATR_PCIE_WIN0_T0_TRSL_ADDR_MSB	0x060C
#define REG_ATR_PCIE_WIN0_T0_TRSL_PARAM		0x0610
#define REG_PCIE_DEBUG_DUMMY_0			0x0D00
#define REG_PCIE_DEBUG_DUMMY_1			0x0D04
#define REG_PCIE_DEBUG_DUMMY_2			0x0D08
#define REG_PCIE_DEBUG_DUMMY_3			0x0D0C
#define REG_PCIE_DEBUG_DUMMY_4			0x0D10
#define REG_PCIE_DEBUG_DUMMY_5			0x0D14
#define REG_PCIE_DEBUG_DUMMY_6			0x0D18
#define REG_PCIE_DEBUG_DUMMY_7			0x0D1C
#define REG_PCIE_RESOURCE_STATUS		0x0D28
#define REG_RC2EP_SW_TRIG_LOCAL_INTR_STAT	0x0D94
#define REG_RC2EP_SW_TRIG_LOCAL_INTR_SET	0x0D98
#define REG_RC2EP_SW_TRIG_LOCAL_INTR_CLR	0x0D9C
#define REG_DIS_ASPM_LOWPWR_SET_0		0x0E50
#define REG_DIS_ASPM_LOWPWR_CLR_0		0x0E54
#define REG_DIS_ASPM_LOWPWR_SET_1		0x0E58
#define REG_DIS_ASPM_LOWPWR_CLR_1		0x0E5C
#define REG_DIS_ASPM_LOWPWR_STS_0		0x0E60
#define REG_DIS_ASPM_LOWPWR_STS_1		0x0E64
#define REG_PCIE_PEXTP_MAC_SLEEP_CTRL		0x0E70
#define REG_MSIX_SW_TRIG_SET_GRP0_0		0x0E80
#define REG_PCIE_AER_UNC_STATUS		0x1204
#define REG_PCIE_AER_CO_STATUS		0x1210
#define REG_PCIE_AER_CAPCTL			0x1218
#define REG_PCIE_ERR_ADDR_L			0x0E40
#define REG_PCIE_ERR_ADDR_H			0x0E44
#define REG_PCIE_ERR_INFO			0x0E48

#define REG_MSIX_ISTATUS_HOST_GRP0_0		0x0F00
#define REG_IMASK_HOST_MSIX_SET_GRP0_0		0x3000
#define REG_IMASK_HOST_MSIX_CLR_GRP0_0		0x3080
#define REG_IMASK_HOST_MSIX_GRP0_0		0x3100
#define REG_DEV_INFRA_BASE			0x10001000
#endif /* __MTK_REG_H__ */
