#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep 12 18:41:36 2021
# Process ID: 2948
# Current directory: E:/Vivado2019/Projects/CPU_Pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9948 E:\Vivado2019\Projects\CPU_Pipeline\CPU_Pipeline.xpr
# Log file: E:/Vivado2019/Projects/CPU_Pipeline/vivado.log
# Journal file: E:/Vivado2019/Projects/CPU_Pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado2019/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 729.391 ; gain = 120.020
update_compile_order -fileset sources_1
close [ open E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/control.v w ]
add_files E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/control.v
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {E:/Vivado2019/Projects/CPU_Pipeline/MIPS/test_pipeline.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Vivado2019/Projects/CPU_Pipeline/MIPS/test_pipeline.coe' provided. It will be converted relative to IP Instance files '../../../../MIPS/test_pipeline.coe'
generate_target all [get_files  E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.runs/inst_rom_synth_1

launch_runs -jobs 6 inst_rom_synth_1
[Sun Sep 12 18:52:10 2021] Launched inst_rom_synth_1...
Run output will be captured here: E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.ip_user_files -ipstatic_source_dir E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/modelsim} {questa=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/questa} {riviera=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/riviera} {activehdl=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 13 00:21:56 2021...
