GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\src\integer_division\integer_division.v'
Analyzing Verilog file 'C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\src\sdhd.v'
Analyzing Verilog file 'C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\src\top.v'
Analyzing included file 'C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\src\rom.v'("C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\src\top.v":608)
Back to file 'C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\src\top.v'("C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\src\top.v":608)
Undeclared symbol 'dma_write', assumed default net type 'wire'("C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\src\top.v":1341)
Analyzing Verilog file 'C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\src\uart.v'
Compiling module 'top'("C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\src\top.v":54)
Extracting RAM for identifier 'mem_hi'("C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\src\top.v":575)
Extracting RAM for identifier 'mem_lo'("C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\src\top.v":576)
Compiling module 'Integer_Division_Top'("C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\src\integer_division\integer_division.v":13408)
Compiling module '**'("C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\src\integer_division\integer_division.v":13407)
Compiling module 'uart_rx(CLK_FRQ=18000000,BAUD_RATE=115200)'("C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\src\uart.v":151)
Compiling module 'uart_tx(CLK_FRQ=18000000,BAUD_RATE=115200)'("C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\src\uart.v":18)
Extracting RAM for identifier 'tx_buf'("C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\src\uart.v":49)
Compiling module 'sdhd(SYS_FRQ=18000000)'("C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\src\sdhd.v":11)
Extracting RAM for identifier 'read_before_write_buf'("C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\src\sdhd.v":242)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\impl\gwsynthesis\TangConsoleDCJ11MEM.vg" completed
[100%] Generate report file "C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\impl\gwsynthesis\TangConsoleDCJ11MEM_syn.rpt.html" completed
GowinSynthesis finish
