Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/20.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off RNG -c RNG --vector_source="C:/Users/dangj/Desktop/18632/Lab/RNG/Waveform2.vwf" --testbench_file="C:/Users/dangj/Desktop/18632/Lab/RNG/simulation/qsim/Waveform2.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Feb 12 17:58:58 2023
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off RNG -c RNG --vector_source=C:/Users/dangj/Desktop/18632/Lab/RNG/Waveform2.vwf --testbench_file=C:/Users/dangj/Desktop/18632/Lab/RNG/simulation/qsim/Waveform2.vwf.vt
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (20013): Ignored 16 assignments for entity "IPPLL" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity IPPLL -sip IPPLL.sip -library lib_IPPLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity IPPLL -sip IPPLL.sip -library lib_IPPLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity IPPLL -sip IPPLL.sip -library lib_IPPLL was ignored
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/dangj/Desktop/18632/Lab/RNG/simulation/qsim/" RNG -c RNG

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Feb 12 17:58:59 2023
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/dangj/Desktop/18632/Lab/RNG/simulation/qsim/ RNG -c RNG
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (20013): Ignored 16 assignments for entity "IPPLL" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity IPPLL -sip IPPLL.sip -library lib_IPPLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity IPPLL -sip IPPLL.sip -library lib_IPPLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity IPPLL -sip IPPLL.sip -library lib_IPPLL was ignored
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file RNG.vo in folder "C:/Users/dangj/Desktop/18632/Lab/RNG/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4772 megabytes
    Info: Processing ended: Sun Feb 12 17:59:00 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/dangj/Desktop/18632/Lab/RNG/simulation/qsim/RNG.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/20.1/modelsim_ase/win32aloem//vsim -c -do RNG.do

Reading pref.tcl

# 2020.1


# do RNG.do
# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:59:01 on Feb 12,2023
# vlog -work work RNG.vo 
# -- Compiling module RNG
# 
# Top level modules:
# 	RNG
# End time: 17:59:01 on Feb 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:59:01 on Feb 12,2023
# vlog -work work Waveform2.vwf.vt 
# -- Compiling module RNG_vlg_vec_tst
# 
# Top level modules:
# 	RNG_vlg_vec_tst
# End time: 17:59:02 on Feb 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.RNG_vlg_vec_tst 
# Start time: 17:59:02 on Feb 12,2023
# Loading work.RNG_vlg_vec_tst
# Loading work.RNG
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading cyclonev_ver.cyclonev_pll_refclk_select
# Loading cyclonev_ver.cyclonev_fractional_pll
# Loading cyclonev_ver.cyclonev_pll_reconfig
# Loading cyclonev_ver.cyclonev_pll_output_counter
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_pll_reconfig_tasks
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.generic_device_pll
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\ippll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT '.  Expected 15, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /RNG_vlg_vec_tst/i1/\ippll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  File: RNG.vo Line: 294
# ** Warning: (vsim-3722) RNG.vo(294): [TFMPC] - Missing connection for port 'pllen'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for ''.  Expected , found .
#    Time: 0 ps  Iteration: 0  Protected: /RNG_vlg_vec_tst/i1/\ippll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT /cyclonev_pll_refclk_select_encrypted_inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
# ** Warning: (vsim-3722) (): [TFMPC] - Missing connection for port ''.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\ippll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL '.  Expected 24, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /RNG_vlg_vec_tst/i1/\ippll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  File: RNG.vo Line: 321
# ** Warning: (vsim-3722) RNG.vo(321): [TFMPC] - Missing connection for port 'vsspl'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cyclonev_pll_reconfig_encrypted_inst'.  Expected 33, found 32.
#    Time: 0 ps  Iteration: 0  Instance: /RNG_vlg_vec_tst/i1/\ippll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG /cyclonev_pll_reconfig_encrypted_inst File: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v Line: 3492
# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(3492): [TFMPC] - Missing connection for port ''.
# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /RNG_vlg_vec_tst/i1/\ippll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG /cyclonev_pll_reconfig_encrypted_inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
# after#25

# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (RNG_vlg_vec_tst.i1.\ippll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_0.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = RNG_vlg_vec_tst.i1.\ippll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_0.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 500.0 mhz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1000.000000
# Info: output_clock_low_period = 1000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (RNG_vlg_vec_tst.i1.\ippll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_1.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = RNG_vlg_vec_tst.i1.\ippll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_1.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 500.0 mhz
# Info: phase_shift = 250 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1000.000000
# Info: output_clock_low_period = 1000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (RNG_vlg_vec_tst.i1.\ippll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_2.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = RNG_vlg_vec_tst.i1.\ippll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_2.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 500.0 mhz
# Info: phase_shift = 500 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1000.000000
# Info: output_clock_low_period = 1000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (RNG_vlg_vec_tst.i1.\ippll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_3.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = RNG_vlg_vec_tst.i1.\ippll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_3.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 500.0 mhz
# Info: phase_shift = 750 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1000.000000
# Info: output_clock_low_period = 1000.000000
# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# ** Note: $finish    : Waveform2.vwf.vt(51)
#    Time: 1 us  Iteration: 0  Instance: /RNG_vlg_vec_tst
# End time: 17:59:03 on Feb 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 9

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/dangj/Desktop/18632/Lab/RNG/Waveform2.vwf...

Reading C:/Users/dangj/Desktop/18632/Lab/RNG/simulation/qsim/RNG.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/dangj/Desktop/18632/Lab/RNG/simulation/qsim/RNG_20230212175903.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.