Simulator report for each_one
Sun Apr 10 12:57:13 2022
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 193 nodes    ;
; Simulation Coverage         ;      62.69 % ;
; Total Number of Transitions ; 1954         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; MAX7000S     ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      62.69 % ;
; Total nodes checked                                 ; 193          ;
; Total output ports checked                          ; 193          ;
; Total output ports with complete 1/0-value coverage ; 121          ;
; Total output ports with no 1/0-value coverage       ; 72           ;
; Total output ports with no 1-value coverage         ; 72           ;
; Total output ports with no 0-value coverage         ; 72           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                      ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+
; Node Name                                                                     ; Output Port Name                                                              ; Output Port Type ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+
; |each_one|Cout1~0                                                             ; |each_one|Cout1~0                                                             ; out              ;
; |each_one|Cout1~1                                                             ; |each_one|Cout1~1                                                             ; out              ;
; |each_one|Cout1~reg0                                                          ; |each_one|Cout1~reg0                                                          ; regout           ;
; |each_one|Cout1~2                                                             ; |each_one|Cout1~2                                                             ; out              ;
; |each_one|temp_ten~11                                                         ; |each_one|temp_ten~11                                                         ; out              ;
; |each_one|temp_ten~12                                                         ; |each_one|temp_ten~12                                                         ; out              ;
; |each_one|temp_one~8                                                          ; |each_one|temp_one~8                                                          ; out              ;
; |each_one|temp_one~9                                                          ; |each_one|temp_one~9                                                          ; out              ;
; |each_one|temp_one~10                                                         ; |each_one|temp_one~10                                                         ; out              ;
; |each_one|temp_one~11                                                         ; |each_one|temp_one~11                                                         ; out              ;
; |each_one|Cout1~3                                                             ; |each_one|Cout1~3                                                             ; out              ;
; |each_one|Cout1~4                                                             ; |each_one|Cout1~4                                                             ; out              ;
; |each_one|temp_one~12                                                         ; |each_one|temp_one~12                                                         ; out              ;
; |each_one|temp_one~13                                                         ; |each_one|temp_one~13                                                         ; out              ;
; |each_one|temp_one~14                                                         ; |each_one|temp_one~14                                                         ; out              ;
; |each_one|temp_one~15                                                         ; |each_one|temp_one~15                                                         ; out              ;
; |each_one|temp_one~16                                                         ; |each_one|temp_one~16                                                         ; out              ;
; |each_one|temp_one~17                                                         ; |each_one|temp_one~17                                                         ; out              ;
; |each_one|temp_one~18                                                         ; |each_one|temp_one~18                                                         ; out              ;
; |each_one|temp_one~19                                                         ; |each_one|temp_one~19                                                         ; out              ;
; |each_one|temp_ten~15                                                         ; |each_one|temp_ten~15                                                         ; out              ;
; |each_one|temp_ten~16                                                         ; |each_one|temp_ten~16                                                         ; out              ;
; |each_one|temp_ten~19                                                         ; |each_one|temp_ten~19                                                         ; out              ;
; |each_one|temp_ten~20                                                         ; |each_one|temp_ten~20                                                         ; out              ;
; |each_one|temp_one[3]~0                                                       ; |each_one|temp_one[3]~0                                                       ; out              ;
; |each_one|temp_one[2]~1                                                       ; |each_one|temp_one[2]~1                                                       ; out              ;
; |each_one|temp_one[1]~2                                                       ; |each_one|temp_one[1]~2                                                       ; out              ;
; |each_one|temp_one[0]~3                                                       ; |each_one|temp_one[0]~3                                                       ; out              ;
; |each_one|temp_ten[1]~2                                                       ; |each_one|temp_ten[1]~2                                                       ; out              ;
; |each_one|temp_ten[0]~3                                                       ; |each_one|temp_ten[0]~3                                                       ; out              ;
; |each_one|temp_one[3]                                                         ; |each_one|temp_one[3]                                                         ; regout           ;
; |each_one|temp_one[2]                                                         ; |each_one|temp_one[2]                                                         ; regout           ;
; |each_one|temp_one[1]                                                         ; |each_one|temp_one[1]                                                         ; regout           ;
; |each_one|temp_one[0]                                                         ; |each_one|temp_one[0]                                                         ; regout           ;
; |each_one|temp_ten[1]                                                         ; |each_one|temp_ten[1]                                                         ; regout           ;
; |each_one|temp_ten[0]                                                         ; |each_one|temp_ten[0]                                                         ; regout           ;
; |each_one|temp_ten[0]~4                                                       ; |each_one|temp_ten[0]~4                                                       ; out              ;
; |each_one|temp_ten[1]~5                                                       ; |each_one|temp_ten[1]~5                                                       ; out              ;
; |each_one|temp_one[0]~4                                                       ; |each_one|temp_one[0]~4                                                       ; out              ;
; |each_one|temp_one[1]~5                                                       ; |each_one|temp_one[1]~5                                                       ; out              ;
; |each_one|temp_one[2]~6                                                       ; |each_one|temp_one[2]~6                                                       ; out              ;
; |each_one|temp_one[3]~7                                                       ; |each_one|temp_one[3]~7                                                       ; out              ;
; |each_one|CLK_1                                                               ; |each_one|CLK_1                                                               ; out              ;
; |each_one|CLR                                                                 ; |each_one|CLR                                                                 ; out              ;
; |each_one|beginButton1                                                        ; |each_one|beginButton1                                                        ; out              ;
; |each_one|count_EN                                                            ; |each_one|count_EN                                                            ; out              ;
; |each_one|max_each[1]                                                         ; |each_one|max_each[1]                                                         ; out              ;
; |each_one|max_each[4]                                                         ; |each_one|max_each[4]                                                         ; out              ;
; |each_one|max_each[5]                                                         ; |each_one|max_each[5]                                                         ; out              ;
; |each_one|each[0]                                                             ; |each_one|each[0]                                                             ; pin_out          ;
; |each_one|each[1]                                                             ; |each_one|each[1]                                                             ; pin_out          ;
; |each_one|each[2]                                                             ; |each_one|each[2]                                                             ; pin_out          ;
; |each_one|each[3]                                                             ; |each_one|each[3]                                                             ; pin_out          ;
; |each_one|each[4]                                                             ; |each_one|each[4]                                                             ; pin_out          ;
; |each_one|each[5]                                                             ; |each_one|each[5]                                                             ; pin_out          ;
; |each_one|Cout1                                                               ; |each_one|Cout1                                                               ; pin_out          ;
; |each_one|LessThan0~1                                                         ; |each_one|LessThan0~1                                                         ; out0             ;
; |each_one|LessThan0~2                                                         ; |each_one|LessThan0~2                                                         ; out0             ;
; |each_one|LessThan0~3                                                         ; |each_one|LessThan0~3                                                         ; out0             ;
; |each_one|LessThan0~6                                                         ; |each_one|LessThan0~6                                                         ; out0             ;
; |each_one|LessThan0~7                                                         ; |each_one|LessThan0~7                                                         ; out0             ;
; |each_one|LessThan0~8                                                         ; |each_one|LessThan0~8                                                         ; out0             ;
; |each_one|LessThan0~10                                                        ; |each_one|LessThan0~10                                                        ; out0             ;
; |each_one|LessThan0~11                                                        ; |each_one|LessThan0~11                                                        ; out0             ;
; |each_one|LessThan0~12                                                        ; |each_one|LessThan0~12                                                        ; out0             ;
; |each_one|LessThan0~13                                                        ; |each_one|LessThan0~13                                                        ; out0             ;
; |each_one|LessThan0~14                                                        ; |each_one|LessThan0~14                                                        ; out0             ;
; |each_one|LessThan0~15                                                        ; |each_one|LessThan0~15                                                        ; out0             ;
; |each_one|LessThan0~16                                                        ; |each_one|LessThan0~16                                                        ; out0             ;
; |each_one|LessThan0~17                                                        ; |each_one|LessThan0~17                                                        ; out0             ;
; |each_one|LessThan0~18                                                        ; |each_one|LessThan0~18                                                        ; out0             ;
; |each_one|LessThan0~19                                                        ; |each_one|LessThan0~19                                                        ; out0             ;
; |each_one|LessThan0~20                                                        ; |each_one|LessThan0~20                                                        ; out0             ;
; |each_one|LessThan0~22                                                        ; |each_one|LessThan0~22                                                        ; out0             ;
; |each_one|LessThan0~24                                                        ; |each_one|LessThan0~24                                                        ; out0             ;
; |each_one|LessThan0~26                                                        ; |each_one|LessThan0~26                                                        ; out0             ;
; |each_one|LessThan0~28                                                        ; |each_one|LessThan0~28                                                        ; out0             ;
; |each_one|Equal0~0                                                            ; |each_one|Equal0~0                                                            ; out0             ;
; |each_one|Equal0~1                                                            ; |each_one|Equal0~1                                                            ; out0             ;
; |each_one|Equal0~2                                                            ; |each_one|Equal0~2                                                            ; out0             ;
; |each_one|Equal0~3                                                            ; |each_one|Equal0~3                                                            ; out0             ;
; |each_one|Equal0~4                                                            ; |each_one|Equal0~4                                                            ; out0             ;
; |each_one|Equal0~5                                                            ; |each_one|Equal0~5                                                            ; out0             ;
; |each_one|Equal0~8                                                            ; |each_one|Equal0~8                                                            ; out0             ;
; |each_one|Equal1~0                                                            ; |each_one|Equal1~0                                                            ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]               ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1             ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]              ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2             ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]              ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3             ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3             ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]              ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]              ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                  ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                  ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]               ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0             ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]               ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1             ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1             ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]               ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]               ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                 ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0             ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]               ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                         ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+
; Node Name                                                                     ; Output Port Name                                                              ; Output Port Type ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+
; |each_one|temp_ten~9                                                          ; |each_one|temp_ten~9                                                          ; out              ;
; |each_one|temp_ten~10                                                         ; |each_one|temp_ten~10                                                         ; out              ;
; |each_one|temp_ten~13                                                         ; |each_one|temp_ten~13                                                         ; out              ;
; |each_one|temp_ten~14                                                         ; |each_one|temp_ten~14                                                         ; out              ;
; |each_one|temp_ten~17                                                         ; |each_one|temp_ten~17                                                         ; out              ;
; |each_one|temp_ten~18                                                         ; |each_one|temp_ten~18                                                         ; out              ;
; |each_one|temp_ten[3]~0                                                       ; |each_one|temp_ten[3]~0                                                       ; out              ;
; |each_one|temp_ten[2]~1                                                       ; |each_one|temp_ten[2]~1                                                       ; out              ;
; |each_one|temp_ten[3]                                                         ; |each_one|temp_ten[3]                                                         ; regout           ;
; |each_one|temp_ten[2]                                                         ; |each_one|temp_ten[2]                                                         ; regout           ;
; |each_one|temp_ten[2]~6                                                       ; |each_one|temp_ten[2]~6                                                       ; out              ;
; |each_one|temp_ten[3]~7                                                       ; |each_one|temp_ten[3]~7                                                       ; out              ;
; |each_one|temp_ten[3]~8                                                       ; |each_one|temp_ten[3]~8                                                       ; out0             ;
; |each_one|max_each[0]                                                         ; |each_one|max_each[0]                                                         ; out              ;
; |each_one|max_each[2]                                                         ; |each_one|max_each[2]                                                         ; out              ;
; |each_one|max_each[3]                                                         ; |each_one|max_each[3]                                                         ; out              ;
; |each_one|max_each[6]                                                         ; |each_one|max_each[6]                                                         ; out              ;
; |each_one|max_each[7]                                                         ; |each_one|max_each[7]                                                         ; out              ;
; |each_one|each[6]                                                             ; |each_one|each[6]                                                             ; pin_out          ;
; |each_one|each[7]                                                             ; |each_one|each[7]                                                             ; pin_out          ;
; |each_one|LessThan0~0                                                         ; |each_one|LessThan0~0                                                         ; out0             ;
; |each_one|LessThan0~4                                                         ; |each_one|LessThan0~4                                                         ; out0             ;
; |each_one|LessThan0~5                                                         ; |each_one|LessThan0~5                                                         ; out0             ;
; |each_one|LessThan0~9                                                         ; |each_one|LessThan0~9                                                         ; out0             ;
; |each_one|LessThan0~21                                                        ; |each_one|LessThan0~21                                                        ; out0             ;
; |each_one|LessThan0~23                                                        ; |each_one|LessThan0~23                                                        ; out0             ;
; |each_one|LessThan0~25                                                        ; |each_one|LessThan0~25                                                        ; out0             ;
; |each_one|LessThan0~27                                                        ; |each_one|LessThan0~27                                                        ; out0             ;
; |each_one|Equal0~6                                                            ; |each_one|Equal0~6                                                            ; out0             ;
; |each_one|Equal0~7                                                            ; |each_one|Equal0~7                                                            ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]       ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]       ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]       ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]       ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]       ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0             ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]              ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]               ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]               ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]               ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]               ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]               ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]               ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]               ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]               ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                 ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                 ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]       ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]       ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]       ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]       ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]       ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0             ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]              ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]               ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2             ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]              ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]               ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3             ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3             ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]              ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]              ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]               ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]               ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]               ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]               ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]               ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]               ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                  ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                  ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1             ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1             ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]               ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]               ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                 ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                 ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; out0             ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                         ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+
; Node Name                                                                     ; Output Port Name                                                              ; Output Port Type ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+
; |each_one|temp_ten~9                                                          ; |each_one|temp_ten~9                                                          ; out              ;
; |each_one|temp_ten~10                                                         ; |each_one|temp_ten~10                                                         ; out              ;
; |each_one|temp_ten~13                                                         ; |each_one|temp_ten~13                                                         ; out              ;
; |each_one|temp_ten~14                                                         ; |each_one|temp_ten~14                                                         ; out              ;
; |each_one|temp_ten~17                                                         ; |each_one|temp_ten~17                                                         ; out              ;
; |each_one|temp_ten~18                                                         ; |each_one|temp_ten~18                                                         ; out              ;
; |each_one|temp_ten[3]~0                                                       ; |each_one|temp_ten[3]~0                                                       ; out              ;
; |each_one|temp_ten[2]~1                                                       ; |each_one|temp_ten[2]~1                                                       ; out              ;
; |each_one|temp_ten[3]                                                         ; |each_one|temp_ten[3]                                                         ; regout           ;
; |each_one|temp_ten[2]                                                         ; |each_one|temp_ten[2]                                                         ; regout           ;
; |each_one|temp_ten[2]~6                                                       ; |each_one|temp_ten[2]~6                                                       ; out              ;
; |each_one|temp_ten[3]~7                                                       ; |each_one|temp_ten[3]~7                                                       ; out              ;
; |each_one|temp_ten[3]~8                                                       ; |each_one|temp_ten[3]~8                                                       ; out0             ;
; |each_one|max_each[0]                                                         ; |each_one|max_each[0]                                                         ; out              ;
; |each_one|max_each[2]                                                         ; |each_one|max_each[2]                                                         ; out              ;
; |each_one|max_each[3]                                                         ; |each_one|max_each[3]                                                         ; out              ;
; |each_one|max_each[6]                                                         ; |each_one|max_each[6]                                                         ; out              ;
; |each_one|max_each[7]                                                         ; |each_one|max_each[7]                                                         ; out              ;
; |each_one|each[6]                                                             ; |each_one|each[6]                                                             ; pin_out          ;
; |each_one|each[7]                                                             ; |each_one|each[7]                                                             ; pin_out          ;
; |each_one|LessThan0~0                                                         ; |each_one|LessThan0~0                                                         ; out0             ;
; |each_one|LessThan0~4                                                         ; |each_one|LessThan0~4                                                         ; out0             ;
; |each_one|LessThan0~5                                                         ; |each_one|LessThan0~5                                                         ; out0             ;
; |each_one|LessThan0~9                                                         ; |each_one|LessThan0~9                                                         ; out0             ;
; |each_one|LessThan0~21                                                        ; |each_one|LessThan0~21                                                        ; out0             ;
; |each_one|LessThan0~23                                                        ; |each_one|LessThan0~23                                                        ; out0             ;
; |each_one|LessThan0~25                                                        ; |each_one|LessThan0~25                                                        ; out0             ;
; |each_one|LessThan0~27                                                        ; |each_one|LessThan0~27                                                        ; out0             ;
; |each_one|Equal0~6                                                            ; |each_one|Equal0~6                                                            ; out0             ;
; |each_one|Equal0~7                                                            ; |each_one|Equal0~7                                                            ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]       ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]       ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]       ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]       ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]       ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0             ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]              ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]               ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]               ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]               ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]               ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]               ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]               ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]               ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]               ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                 ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                 ; |each_one|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]       ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]       ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]       ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]       ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]       ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0             ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]              ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]               ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2             ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]              ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]               ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3             ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3             ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]              ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]              ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]               ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]               ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]               ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]               ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]               ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]               ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                  ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                  ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1             ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1             ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]               ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]               ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                 ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                 ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; |each_one|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; out0             ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Apr 10 12:57:13 2022
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off each_one -c each_one
Info: Using vector source file "d:/baidunetdiskdownload/quartusii 9.0/quartus/each_one.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 20.0 ns on register "|each_one|Cout1~reg0"
Warning: Found clock-sensitive change during active clock edge at time 20.0 ns on register "|each_one|temp_one[0]"
Warning: Found clock-sensitive change during active clock edge at time 940.0 ns on register "|each_one|temp_one[2]"
Warning: Found clock-sensitive change during active clock edge at time 940.0 ns on register "|each_one|temp_one[1]"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      62.69 %
Info: Number of transitions in simulation is 1954
Info: Quartus II Simulator was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 156 megabytes
    Info: Processing ended: Sun Apr 10 12:57:13 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


