<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  14645, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 123555 *, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  40672, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  40036, user inline pragmas are applied</column>
            <column name="">(4) simplification,  39768, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,  27625, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  18956, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  18956, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  17296, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  17035, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  17032, loop and instruction simplification</column>
            <column name="">(2) parallelization,  17032, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  17032, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  17032, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  17079, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  17089, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="Topo2A_AD_proj" col1="Topo2A_AD_proj.cpp:8" col2="14645" col3="39768" col4="17035" col5="17032" col6="17089">
                    <row id="1" col0="dense&lt;ap_fixed&lt;19, 11, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;19, 11, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_dense.h:36" col2="606" col3="" col4="" col5="" col6="">
                        <row id="17" col0="dense_latency&lt;ap_fixed&lt;19, 11, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;19, 11, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_dense_latency.h:13" col2="604" col3="" col4="" col5="" col6="">
                            <row id="3" col0="product" col1="nnet_mult.h:70" col2="141" col3="" col4="" col5="" col6=""/>
                            <row id="7" col0="cast&lt;ap_fixed&lt;19, 11, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;19, 11, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_mult.h:110" col2="3" col3="" col4="" col5="" col6=""/>
                        </row>
                    </row>
                    <row id="18" col0="relu&lt;ap_fixed&lt;19, 11, AP_TRN, AP_WRAP, 0&gt;, ap_ufixed&lt;15, 0, AP_RND_CONV, AP_SAT, 0&gt;, relu_config4&gt;" col1="nnet_activation.h:39" col2="765" col3="767" col4="705" col5="673" col6="674"/>
                    <row id="15" col0="dense&lt;ap_ufixed&lt;15, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;14, 6, AP_TRN, AP_WRAP, 0&gt;, config5&gt;" col1="nnet_dense.h:36" col2="651" col3="" col4="" col5="" col6="">
                        <row id="14" col0="dense_latency&lt;ap_ufixed&lt;15, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;14, 6, AP_TRN, AP_WRAP, 0&gt;, config5&gt;" col1="nnet_dense_latency.h:13" col2="649" col3="" col4="" col5="" col6="">
                            <row id="3" col0="product" col1="nnet_mult.h:70" col2="141" col3="" col4="" col5="" col6=""/>
                            <row id="11" col0="cast&lt;ap_ufixed&lt;15, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;14, 6, AP_TRN, AP_WRAP, 0&gt;, config5&gt;" col1="nnet_mult.h:110" col2="48" col3="" col4="" col5="" col6=""/>
                        </row>
                    </row>
                    <row id="16" col0="linear&lt;ap_fixed&lt;14, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;19, 11, AP_TRN, AP_WRAP, 0&gt;, linear_config6&gt;" col1="nnet_activation.h:28" col2="68" col3="79" col4="49" col5="33" col6="34"/>
                    <row id="19" col0="relu&lt;ap_fixed&lt;19, 11, AP_TRN, AP_WRAP, 0&gt;, ap_ufixed&lt;15, 0, AP_RND_CONV, AP_SAT, 0&gt;, relu_config7&gt;" col1="nnet_activation.h:39" col2="765" col3="383" col4="353" col5="337" col6="338"/>
                    <row id="5" col0="dense&lt;ap_ufixed&lt;15, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;12, 4, AP_TRN, AP_WRAP, 0&gt;, config8&gt;" col1="nnet_dense.h:36" col2="651" col3="" col4="" col5="" col6="">
                        <row id="12" col0="dense_latency&lt;ap_ufixed&lt;15, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;12, 4, AP_TRN, AP_WRAP, 0&gt;, config8&gt;" col1="nnet_dense_latency.h:13" col2="649" col3="" col4="" col5="" col6="">
                            <row id="3" col0="product" col1="nnet_mult.h:70" col2="141" col3="" col4="" col5="" col6=""/>
                            <row id="9" col0="cast&lt;ap_ufixed&lt;15, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;12, 4, AP_TRN, AP_WRAP, 0&gt;, config8&gt;" col1="nnet_mult.h:110" col2="48" col3="" col4="" col5="" col6=""/>
                        </row>
                    </row>
                    <row id="6" col0="linear&lt;ap_fixed&lt;12, 4, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;19, 11, AP_TRN, AP_WRAP, 0&gt;, linear_config9&gt;" col1="nnet_activation.h:28" col2="68" col3="14" col4="10" col5="7" col6="8"/>
                    <row id="17" col0="dense_latency&lt;ap_fixed&lt;19, 11, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;19, 11, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_dense_latency.h:13" col2="" col3="27002" col4="9866" col5="9865" col6="9866"/>
                    <row id="14" col0="dense_latency&lt;ap_ufixed&lt;15, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;14, 6, AP_TRN, AP_WRAP, 0&gt;, config5&gt;" col1="nnet_dense_latency.h:13" col2="" col3="10193" col4="5126" col5="5094" col6="5095"/>
                    <row id="12" col0="dense_latency&lt;ap_ufixed&lt;15, 0, AP_RND_CONV, AP_SAT, 0&gt;, ap_fixed&lt;12, 4, AP_TRN, AP_WRAP, 0&gt;, config8&gt;" col1="nnet_dense_latency.h:13" col2="" col3="1067" col4="656" col5="640" col6="641"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

