C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/20/2024 19:34:31 PAGE 1   


C51 COMPILER V9.60.0.0, COMPILATION OF MODULE INITDEVICE
OBJECT MODULE PLACED IN .\src\InitDevice.OBJ
COMPILER INVOKED BY: C:\SiliconLabs\SimplicityStudio\v5\developer\toolchains\keil_8051\9.60\BIN\C51.exe C:\Users\Yoshida
                    -_Lab\SimplicityStudio\v5_workspace\EFM8SB1_SMBus_Master_Multibyte_2\src\InitDevice.c OMF2 SMALL DEBUG OBJECTEXTEND ROM(L
                    -ARGE) WARNINGLEVEL(2) FLOATFUZZY(3) OPTIMIZE(8,SPEED) DEFINE(DEBUG=1) INTVECTOR(0X0000) INTPROMOTE INCDIR(C:\Users\Yoshi
                    -da_Lab\SimplicityStudio\v5_workspace\EFM8SB1_SMBus_Master_Multibyte_2\inc;C:/SiliconLabs/SimplicityStudio/v5/developer/s
                    -dks/8051/v4.3.1//Device/shared/si8051Base;C:/SiliconLabs/SimplicityStudio/v5/developer/sdks/8051/v4.3.1//Device/EFM8SB1/
                    -inc) PRINT(.\src\InitDevice.lst) COND PAGEWIDTH(120) PAGELENGTH(65) OBJECT(.\src\InitDevice.OBJ)

line level    source

   1          //=========================================================
   2          // src/InitDevice.c: generated by Hardware Configurator
   3          //
   4          // This file will be regenerated when saving a document.
   5          // leave the sections inside the "$[...]" comment tags alone
   6          // or they will be overwritten!
   7          //=========================================================
   8          
   9          // USER INCLUDES
  10          #include <SI_EFM8SB1_Register_Enums.h>
  11          #include "InitDevice.h"
  12          
  13          // USER PROTOTYPES
  14          // USER FUNCTIONS
  15          
  16          // $[Library Includes]
  17          // [Library Includes]$
  18          
  19          //==============================================================================
  20          // enter_DefaultMode_from_RESET
  21          //==============================================================================
  22          extern void enter_DefaultMode_from_RESET(void) {
  23   1              // $[Config Calls]
  24   1              // Save the SFRPAGE
  25   1              uint8_t SFRPAGE_save = SFRPAGE;
  26   1              PCA_0_enter_DefaultMode_from_RESET();
  27   1              VREG_0_enter_DefaultMode_from_RESET();
  28   1              HFOSC_0_enter_DefaultMode_from_RESET();
  29   1              CLOCK_0_enter_DefaultMode_from_RESET();
  30   1              // Restore the SFRPAGE
  31   1              SFRPAGE = SFRPAGE_save;
  32   1              // [Config Calls]$
  33   1      
  34   1      
  35   1      }
  36          
  37          
  38          //================================================================================
  39          // PCA_0_enter_DefaultMode_from_RESET
  40          //================================================================================
  41          extern void PCA_0_enter_DefaultMode_from_RESET(void) {
  42   1              // $[PCA0MD - PCA Mode]
  43   1              /*
  44   1              // WDTE (Watchdog Timer Enable) = DISABLED (Disable Watchdog Timer.)
  45   1              // CPS (PCA Counter/Timer Pulse Select) = SYSCLK_DIV_12 (System clock
  46   1              //     divided by 12.)
  47   1              // CIDL (PCA Counter/Timer Idle Control) = NORMAL (PCA continues to
  48   1              //     function normally while the system controller is in Idle Mode.)
  49   1              // ECF (PCA Counter/Timer Overflow Interrupt Enable) = OVF_INT_DISABLED
  50   1              //     (Disable the CF interrupt.)
  51   1              // WDTE (Watchdog Timer Enable) = DISABLED (Disable Watchdog Timer.)
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/20/2024 19:34:31 PAGE 2   

  52   1              // WDLCK (Watchdog Timer Lock) = UNLOCKED (Watchdog Timer Enable
  53   1              //     unlocked.)
  54   1              */
  55   1              SFRPAGE = 0x00;
  56   1              PCA0MD &= ~PCA0MD_WDTE__BMASK;
  57   1              PCA0MD = PCA0MD_CPS__SYSCLK_DIV_12 | PCA0MD_CIDL__NORMAL | PCA0MD_ECF__OVF_INT_DISABLED
  58   1                       | PCA0MD_WDTE__DISABLED | PCA0MD_WDLCK__UNLOCKED;
  59   1              // [PCA0MD - PCA Mode]$
  60   1      
  61   1              // $[PCA0H - PCA Counter/Timer High Byte]
  62   1              // [PCA0H - PCA Counter/Timer High Byte]$
  63   1      
  64   1              // $[PCA0L - PCA Counter/Timer Low Byte]
  65   1              // [PCA0L - PCA Counter/Timer Low Byte]$
  66   1      
  67   1              // $[PCA0PWM - PCA PWM Configuration]
  68   1              // [PCA0PWM - PCA PWM Configuration]$
  69   1      
  70   1              // $[PCA0CN0 - PCA Control 0]
  71   1              // [PCA0CN0 - PCA Control 0]$
  72   1      
  73   1      
  74   1      }
  75          
  76          //================================================================================
  77          // VREG_0_enter_DefaultMode_from_RESET
  78          //================================================================================
  79          extern void VREG_0_enter_DefaultMode_from_RESET(void) {
  80   1              // $[REG0CN - Voltage Regulator Control]
  81   1              /*
  82   1              // OSCBIAS (High Frequency Oscillator Bias) = ENABLED (Enable the
  83   1              //     precision High Frequency Oscillator bias.)
  84   1              */
  85   1              REG0CN = REG0CN_OSCBIAS__ENABLED;
  86   1              // [REG0CN - Voltage Regulator Control]$
  87   1      
  88   1      
  89   1      }
  90          
  91          //================================================================================
  92          // HFOSC_0_enter_DefaultMode_from_RESET
  93          //================================================================================
  94          extern void HFOSC_0_enter_DefaultMode_from_RESET(void) {
  95   1              // $[HFO#CAL - High Frequency Oscillator Calibration]
  96   1              // [HFO#CAL - High Frequency Oscillator Calibration]$
  97   1      
  98   1              // $[HFO#CN - High Frequency Oscillator Control]
  99   1              /*
 100   1              // IOSCEN (High Frequency Oscillator Enable) = ENABLED (High Frequency
 101   1              //     Oscillator enabled.)
 102   1              */
 103   1              HFO0CN |= HFO0CN_IOSCEN__ENABLED;
 104   1              // [HFO#CN - High Frequency Oscillator Control]$
 105   1      
 106   1              // $[Oscillator Ready]
 107   1              while((HFO0CN & HFO0CN_IFRDY__BMASK) == HFO0CN_IFRDY__NOT_SET);
 108   1              // [Oscillator Ready]$
 109   1      
 110   1      
 111   1      }
 112          
 113          //================================================================================
 114          // CLOCK_0_enter_DefaultMode_from_RESET
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/20/2024 19:34:31 PAGE 3   

 115          //================================================================================
 116          extern void CLOCK_0_enter_DefaultMode_from_RESET(void) {
 117   1              // $[CLKSEL - Clock Select]
 118   1              /*
 119   1              // CLKDIV (Clock Source Divider) = SYSCLK_DIV_1 (SYSCLK is equal to
 120   1              //     selected clock source divided by 1.)
 121   1              // CLKSL (Clock Source Select) = HFOSC (Clock derived from the internal
 122   1              //     precision High-Frequency Oscillator.)
 123   1              */
 124   1              CLKSEL = CLKSEL_CLKDIV__SYSCLK_DIV_1 | CLKSEL_CLKSL__HFOSC;
 125   1              // Wait for the clock to be ready
 126   1              while((CLKSEL & CLKSEL_CLKRDY__BMASK) != CLKSEL_CLKRDY__SET);
 127   1              // [CLKSEL - Clock Select]$
 128   1      
 129   1      
 130   1      }
 131          
 132          //==============================================================================
 133          // enter_Mode2_from_DefaultMode
 134          //==============================================================================
 135          extern void enter_Mode2_from_DefaultMode(void) {
 136   1              // $[Config Calls]
 137   1              // Save the SFRPAGE
 138   1              uint8_t SFRPAGE_save = SFRPAGE;
 139   1              PORTS_0_enter_Mode2_from_DefaultMode();
 140   1              PORTS_1_enter_Mode2_from_DefaultMode();
 141   1              PBCFG_0_enter_Mode2_from_DefaultMode();
 142   1              TIMER01_0_enter_Mode2_from_DefaultMode();
 143   1              TIMER16_3_enter_Mode2_from_DefaultMode();
 144   1              TIMER_SETUP_0_enter_Mode2_from_DefaultMode();
 145   1              SMBUS_0_enter_Mode2_from_DefaultMode();
 146   1              INTERRUPT_0_enter_Mode2_from_DefaultMode();
 147   1              // Restore the SFRPAGE
 148   1              SFRPAGE = SFRPAGE_save;
 149   1              // [Config Calls]$
 150   1      
 151   1      
 152   1      }
 153          
 154          
 155          //================================================================================
 156          // PORTS_1_enter_Mode2_from_DefaultMode
 157          //================================================================================
 158          extern void PORTS_1_enter_Mode2_from_DefaultMode(void) {
 159   1              // $[P1 - Port 1 Pin Latch]
 160   1              // [P1 - Port 1 Pin Latch]$
 161   1      
 162   1              // $[P1MDOUT - Port 1 Output Mode]
 163   1              /*
 164   1              // B0 (Port 1 Bit 0 Output Mode) = OPEN_DRAIN (P1.0 output is open-
 165   1              //     drain.)
 166   1              // B1 (Port 1 Bit 1 Output Mode) = PUSH_PULL (P1.1 output is push-pull.)
 167   1              // B2 (Port 1 Bit 2 Output Mode) = OPEN_DRAIN (P1.2 output is open-
 168   1              //     drain.)
 169   1              // B3 (Port 1 Bit 3 Output Mode) = OPEN_DRAIN (P1.3 output is open-
 170   1              //     drain.)
 171   1              // B4 (Port 1 Bit 4 Output Mode) = OPEN_DRAIN (P1.4 output is open-
 172   1              //     drain.)
 173   1              // B5 (Port 1 Bit 5 Output Mode) = OPEN_DRAIN (P1.5 output is open-
 174   1              //     drain.)
 175   1              // B6 (Port 1 Bit 6 Output Mode) = OPEN_DRAIN (P1.6 output is open-
 176   1              //     drain.)
 177   1              // B7 (Port 1 Bit 7 Output Mode) = OPEN_DRAIN (P1.7 output is open-
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/20/2024 19:34:31 PAGE 4   

 178   1              //     drain.)
 179   1              */
 180   1              P1MDOUT = P1MDOUT_B0__OPEN_DRAIN | P1MDOUT_B1__PUSH_PULL | P1MDOUT_B2__OPEN_DRAIN
 181   1                       | P1MDOUT_B3__OPEN_DRAIN | P1MDOUT_B4__OPEN_DRAIN | P1MDOUT_B5__OPEN_DRAIN
 182   1                       | P1MDOUT_B6__OPEN_DRAIN | P1MDOUT_B7__OPEN_DRAIN;
 183   1              // [P1MDOUT - Port 1 Output Mode]$
 184   1      
 185   1              // $[P1MDIN - Port 1 Input Mode]
 186   1              // [P1MDIN - Port 1 Input Mode]$
 187   1      
 188   1              // $[P1SKIP - Port 1 Skip]
 189   1              /*
 190   1              // B0 (Port 1 Bit 0 Skip) = SKIPPED (P1.0 pin is skipped by the
 191   1              //     crossbar.)
 192   1              // B1 (Port 1 Bit 1 Skip) = SKIPPED (P1.1 pin is skipped by the
 193   1              //     crossbar.)
 194   1              // B2 (Port 1 Bit 2 Skip) = NOT_SKIPPED (P1.2 pin is not skipped by the
 195   1              //     crossbar.)
 196   1              // B3 (Port 1 Bit 3 Skip) = NOT_SKIPPED (P1.3 pin is not skipped by the
 197   1              //     crossbar.)
 198   1              // B4 (Port 1 Bit 4 Skip) = NOT_SKIPPED (P1.4 pin is not skipped by the
 199   1              //     crossbar.)
 200   1              // B5 (Port 1 Bit 5 Skip) = NOT_SKIPPED (P1.5 pin is not skipped by the
 201   1              //     crossbar.)
 202   1              // B6 (Port 1 Bit 6 Skip) = NOT_SKIPPED (P1.6 pin is not skipped by the
 203   1              //     crossbar.)
 204   1              // B7 (Port 1 Bit 7 Skip) = NOT_SKIPPED (P1.7 pin is not skipped by the
 205   1              //     crossbar.)
 206   1              */
 207   1              P1SKIP = P1SKIP_B0__SKIPPED | P1SKIP_B1__SKIPPED | P1SKIP_B2__SKIPPED
 208   1                       | P1SKIP_B3__NOT_SKIPPED | P1SKIP_B4__NOT_SKIPPED | P1SKIP_B5__NOT_SKIPPED
 209   1                       | P1SKIP_B6__NOT_SKIPPED | P1SKIP_B7__NOT_SKIPPED;
 210   1              // [P1SKIP - Port 1 Skip]$
 211   1      
 212   1              // $[P1MASK - Port 1 Mask]
 213   1              // [P1MASK - Port 1 Mask]$
 214   1      
 215   1              // $[P1MAT - Port 1 Match]
 216   1              // [P1MAT - Port 1 Match]$
 217   1      
 218   1              // $[P1DRV - Port 1 Drive Strength]
 219   1              // [P1DRV - Port 1 Drive Strength]$
 220   1      
 221   1      
 222   1      }
 223          
 224          //================================================================================
 225          // PBCFG_0_enter_Mode2_from_DefaultMode
 226          //================================================================================
 227          extern void PBCFG_0_enter_Mode2_from_DefaultMode(void) {
 228   1              // $[XBR2 - Port I/O Crossbar 2]
 229   1              /*
 230   1              // WEAKPUD (Port I/O Weak Pullup Disable) = PULL_UPS_ENABLED (Weak
 231   1              //     Pullups enabled (except for Ports whose I/O are configured for analog
 232   1              //     mode).)
 233   1              // XBARE (Crossbar Enable) = ENABLED (Crossbar enabled.)
 234   1              */
 235   1              XBR2 = XBR2_WEAKPUD__PULL_UPS_ENABLED | XBR2_XBARE__ENABLED;
 236   1              // [XBR2 - Port I/O Crossbar 2]$
 237   1      
 238   1              // $[XBR0 - Port I/O Crossbar 0]
 239   1              /*
 240   1              // URT0E (UART I/O Output Enable) = DISABLED (UART I/O unavailable at
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/20/2024 19:34:31 PAGE 5   

 241   1              //     Port pin.)
 242   1              // SPI0E (SPI I/O Enable) = DISABLED (SPI I/O unavailable at Port pins.)
 243   1              // SMB0E (SMBus0 I/O Enable) = ENABLED (SMBus0 I/O routed to Port pins.)
 244   1              // CP0E (Comparator0 Output Enable) = DISABLED (CP0 unavailable at Port
 245   1              //     pin.)
 246   1              // CP0AE (Comparator0 Asynchronous Output Enable) = DISABLED
 247   1              //     (Asynchronous CP0 unavailable at Port pin.)
 248   1              // SYSCKE (SYSCLK Output Enable) = DISABLED (SYSCLK unavailable at Port
 249   1              //     pin.)
 250   1              */
 251   1              XBR0 = XBR0_URT0E__DISABLED | XBR0_SPI0E__DISABLED | XBR0_SMB0E__ENABLED
 252   1                       | XBR0_CP0E__DISABLED | XBR0_CP0AE__DISABLED | XBR0_SYSCKE__DISABLED;
 253   1              // [XBR0 - Port I/O Crossbar 0]$
 254   1      
 255   1              // $[XBR1 - Port I/O Crossbar 1]
 256   1              // [XBR1 - Port I/O Crossbar 1]$
 257   1      
 258   1      
 259   1      }
 260          
 261          //================================================================================
 262          // TIMER01_0_enter_Mode2_from_DefaultMode
 263          //================================================================================
 264          extern void TIMER01_0_enter_Mode2_from_DefaultMode(void) {
 265   1              // $[Timer Initialization]
 266   1              //Save Timer Configuration
 267   1              uint8_t TCON_save = TCON;
 268   1              //Stop Timers
 269   1              TCON &= TCON_TR0__BMASK & TCON_TR1__BMASK;
 270   1      
 271   1              // [Timer Initialization]$
 272   1      
 273   1              // $[TH0 - Timer 0 High Byte]
 274   1              // [TH0 - Timer 0 High Byte]$
 275   1      
 276   1              // $[TL0 - Timer 0 Low Byte]
 277   1              // [TL0 - Timer 0 Low Byte]$
 278   1      
 279   1              // $[TH1 - Timer 1 High Byte]
 280   1              /*
 281   1              // TH1 (Timer 1 High Byte) = 0xBC
 282   1              */
 283   1              TH1 = (0xBC << TH1_TH1__SHIFT);
 284   1              // [TH1 - Timer 1 High Byte]$
 285   1      
 286   1              // $[TL1 - Timer 1 Low Byte]
 287   1              /*
 288   1              // TL1 (Timer 1 Low Byte) = 0x34
 289   1              */
 290   1              TL1 = (0x34 << TL1_TL1__SHIFT);
 291   1              // [TL1 - Timer 1 Low Byte]$
 292   1      
 293   1              // $[Timer Restoration]
 294   1              //Restore Timer Configuration
 295   1              TCON = TCON_save;
 296   1      
 297   1              // [Timer Restoration]$
 298   1      
 299   1      
 300   1      }
 301          
 302          //================================================================================
 303          // TIMER16_3_enter_Mode2_from_DefaultMode
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/20/2024 19:34:31 PAGE 6   

 304          //================================================================================
 305          extern void TIMER16_3_enter_Mode2_from_DefaultMode(void) {
 306   1              // $[Timer Initialization]
 307   1              // Save Timer Configuration
 308   1              uint8_t TMR3CN0_TR3_save = TMR3CN0 & TMR3CN0_TR3__BMASK;
 309   1              // Stop Timer
 310   1              TMR3CN0 &= ~(TMR3CN0_TR3__BMASK);
 311   1              // [Timer Initialization]$
 312   1      
 313   1              // $[TMR3CN0 - Timer 3 Control]
 314   1              // [TMR3CN0 - Timer 3 Control]$
 315   1      
 316   1              // $[TMR3H - Timer 3 High Byte]
 317   1              /*
 318   1              // TMR3H (Timer 3 High Byte) = 0x38
 319   1              */
 320   1              TMR3H = (0x38 << TMR3H_TMR3H__SHIFT);
 321   1              // [TMR3H - Timer 3 High Byte]$
 322   1      
 323   1              // $[TMR3L - Timer 3 Low Byte]
 324   1              /*
 325   1              // TMR3L (Timer 3 Low Byte) = 0x9E
 326   1              */
 327   1              TMR3L = (0x9E << TMR3L_TMR3L__SHIFT);
 328   1              // [TMR3L - Timer 3 Low Byte]$
 329   1      
 330   1              // $[TMR3RLH - Timer 3 Reload High Byte]
 331   1              /*
 332   1              // TMR3RLH (Timer 3 Reload High Byte) = 0x38
 333   1              */
 334   1              TMR3RLH = (0x38 << TMR3RLH_TMR3RLH__SHIFT);
 335   1              // [TMR3RLH - Timer 3 Reload High Byte]$
 336   1      
 337   1              // $[TMR3RLL - Timer 3 Reload Low Byte]
 338   1              /*
 339   1              // TMR3RLL (Timer 3 Reload Low Byte) = 0x9E
 340   1              */
 341   1              TMR3RLL = (0x9E << TMR3RLL_TMR3RLL__SHIFT);
 342   1              // [TMR3RLL - Timer 3 Reload Low Byte]$
 343   1      
 344   1              // $[TMR3CN0]
 345   1              /*
 346   1              // TR3 (Timer 3 Run Control) = RUN (Start Timer 3 running.)
 347   1              */
 348   1              TMR3CN0 |= TMR3CN0_TR3__RUN;
 349   1              // [TMR3CN0]$
 350   1      
 351   1              // $[Timer Restoration]
 352   1              // Restore Timer Configuration
 353   1              TMR3CN0 |= TMR3CN0_TR3_save;
 354   1              // [Timer Restoration]$
 355   1      
 356   1      
 357   1      }
 358          
 359          //================================================================================
 360          // TIMER_SETUP_0_enter_Mode2_from_DefaultMode
 361          //================================================================================
 362          extern void TIMER_SETUP_0_enter_Mode2_from_DefaultMode(void) {
 363   1              // $[CKCON0 - Clock Control 0]
 364   1              // [CKCON0 - Clock Control 0]$
 365   1      
 366   1              // $[TMOD - Timer 0/1 Mode]
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/20/2024 19:34:31 PAGE 7   

 367   1              /*
 368   1              // T0M (Timer 0 Mode Select) = MODE0 (Mode 0, 13-bit Counter/Timer)
 369   1              // T1M (Timer 1 Mode Select) = MODE2 (Mode 2, 8-bit Counter/Timer with
 370   1              //     Auto-Reload)
 371   1              // CT0 (Counter/Timer 0 Select) = TIMER (Timer Mode. Timer 0 increments
 372   1              //     on the clock defined by T0M in the CKCON register.)
 373   1              // GATE0 (Timer 0 Gate Control) = DISABLED (Timer 0 enabled when TR0 = 1
 374   1              //     irrespective of INT0 logic level.)
 375   1              // CT1 (Counter/Timer 1 Select) = TIMER (Timer Mode. Timer 1 increments
 376   1              //     on the clock defined by T1M in the CKCON register.)
 377   1              // GATE1 (Timer 1 Gate Control) = DISABLED (Timer 1 enabled when TR1 = 1
 378   1              //     irrespective of INT1 logic level.)
 379   1              */
 380   1              TMOD = TMOD_T0M__MODE0 | TMOD_T1M__MODE2 | TMOD_CT0__TIMER | TMOD_GATE0__DISABLED
 381   1                       | TMOD_CT1__TIMER | TMOD_GATE1__DISABLED;
 382   1              // [TMOD - Timer 0/1 Mode]$
 383   1      
 384   1              // $[TCON - Timer 0/1 Control]
 385   1              /*
 386   1              // TR1 (Timer 1 Run Control) = RUN (Start Timer 1 running.)
 387   1              */
 388   1              TCON |= TCON_TR1__RUN;
 389   1              // [TCON - Timer 0/1 Control]$
 390   1      
 391   1      
 392   1      }
 393          
 394          //================================================================================
 395          // SMBUS_0_enter_Mode2_from_DefaultMode
 396          //================================================================================
 397          extern void SMBUS_0_enter_Mode2_from_DefaultMode(void) {
 398   1              // $[SMB0ADR - SMBus 0 Slave Address]
 399   1              // [SMB0ADR - SMBus 0 Slave Address]$
 400   1      
 401   1              // $[SMB0ADM - SMBus 0 Slave Address Mask]
 402   1              // [SMB0ADM - SMBus 0 Slave Address Mask]$
 403   1      
 404   1              // $[SMB0CF - SMBus 0 Configuration]
 405   1              /*
 406   1              // SMBCS (SMBus Clock Source Selection) = TIMER1 (Timer 1 Overflow.)
 407   1              // ENSMB (SMBus Enable) = ENABLED (Enable the SMBus module.)
 408   1              // SMBFTE (SMBus Free Timeout Detection Enable) = FREE_TO_ENABLED (Enable
 409   1              //     bus free timeouts. The bus the bus will be considered free if SCL and
 410   1              //     SDA remain high for more than 10 SMBus clock source periods.)
 411   1              // SMBTOE (SMBus SCL Timeout Detection Enable) = SCL_TO_ENABLED (Enable
 412   1              //     SCL low timeouts.)
 413   1              // EXTHOLD (SMBus Setup and Hold Time Extension Enable) = ENABLED (Enable
 414   1              //     SDA extended setup and hold times.)
 415   1              // INH (SMBus Slave Inhibit) = SLAVE_DISABLED (Slave states are
 416   1              //     inhibited.)
 417   1              */
 418   1              SMB0CF &= ~SMB0CF_SMBCS__FMASK;
 419   1              SMB0CF |= SMB0CF_SMBCS__TIMER1
 420   1                       | SMB0CF_ENSMB__ENABLED | SMB0CF_SMBFTE__FREE_TO_ENABLED | SMB0CF_SMBTOE__SCL_TO_ENABLED
 421   1                       | SMB0CF_EXTHOLD__ENABLED | SMB0CF_INH__SLAVE_DISABLED;
 422   1              // [SMB0CF - SMBus 0 Configuration]$
 423   1      
 424   1      
 425   1      }
 426          
 427          //================================================================================
 428          // INTERRUPT_0_enter_Mode2_from_DefaultMode
 429          //================================================================================
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/20/2024 19:34:31 PAGE 8   

 430          extern void INTERRUPT_0_enter_Mode2_from_DefaultMode(void) {
 431   1              // $[EIE1 - Extended Interrupt Enable 1]
 432   1              /*
 433   1              // EADC0 (ADC0 Conversion Complete Interrupt Enable) = DISABLED (Disable
 434   1              //     ADC0 Conversion Complete interrupt.)
 435   1              // ECP0 (Comparator0 (CP0) Interrupt Enable) = DISABLED (Disable CP0
 436   1              //     interrupts.)
 437   1              // EPCA0 (Programmable Counter Array (PCA0) Interrupt Enable) = DISABLED
 438   1              //     (Disable all PCA0 interrupts.)
 439   1              // ERTC0A (RTC Alarm Interrupt Enable) = DISABLED (Disable RTC Alarm
 440   1              //     interrupts.)
 441   1              // ESMB0 (SMBus (SMB0) Interrupt Enable) = ENABLED (Enable interrupt
 442   1              //     requests generated by SMB0.)
 443   1              // ET3 (Timer 3 Interrupt Enable) = ENABLED (Enable interrupt requests
 444   1              //     generated by the TF3L or TF3H flags.)
 445   1              // EWADC0 (Window Comparison ADC0 Interrupt Enable) = DISABLED (Disable
 446   1              //     ADC0 Window Comparison interrupt.)
 447   1              */
 448   1              EIE1 = EIE1_EADC0__DISABLED | EIE1_ECP0__DISABLED | EIE1_EPCA0__DISABLED
 449   1                       | EIE1_ERTC0A__DISABLED | EIE1_ESMB0__ENABLED | EIE1_ET3__ENABLED
 450   1                       | EIE1_EWADC0__DISABLED;
 451   1              // [EIE1 - Extended Interrupt Enable 1]$
 452   1      
 453   1              // $[EIP1 - Extended Interrupt Priority 1]
 454   1              // [EIP1 - Extended Interrupt Priority 1]$
 455   1      
 456   1              // $[IE - Interrupt Enable]
 457   1              /*
 458   1              // EA (All Interrupts Enable) = ENABLED (Enable each interrupt according
 459   1              //     to its individual mask setting.)
 460   1              // EX0 (External Interrupt 0 Enable) = DISABLED (Disable external
 461   1              //     interrupt 0.)
 462   1              // EX1 (External Interrupt 1 Enable) = DISABLED (Disable external
 463   1              //     interrupt 1.)
 464   1              // ESPI0 (SPI0 Interrupt Enable) = DISABLED (Disable all SPI0
 465   1              //     interrupts.)
 466   1              // ET0 (Timer 0 Interrupt Enable) = DISABLED (Disable all Timer 0
 467   1              //     interrupt.)
 468   1              // ET1 (Timer 1 Interrupt Enable) = DISABLED (Disable all Timer 1
 469   1              //     interrupt.)
 470   1              // ET2 (Timer 2 Interrupt Enable) = DISABLED (Disable Timer 2 interrupt.)
 471   1              // ES0 (UART0 Interrupt Enable) = DISABLED (Disable UART0 interrupt.)
 472   1              */
 473   1              IE = IE_EA__ENABLED | IE_EX0__DISABLED | IE_EX1__DISABLED | IE_ESPI0__DISABLED
 474   1                       | IE_ET0__DISABLED | IE_ET1__DISABLED | IE_ET2__DISABLED | IE_ES0__DISABLED;
 475   1              // [IE - Interrupt Enable]$
 476   1      
 477   1              // $[IP - Interrupt Priority]
 478   1              // [IP - Interrupt Priority]$
 479   1      
 480   1              // $[EIE2 - Extended Interrupt Enable 2]
 481   1              // [EIE2 - Extended Interrupt Enable 2]$
 482   1      
 483   1              // $[EIP2 - Extended Interrupt Priority 2]
 484   1              // [EIP2 - Extended Interrupt Priority 2]$
 485   1      
 486   1      
 487   1      }
 488          
 489          
 490          extern void PORTS_0_enter_Mode2_from_DefaultMode(void) {
 491   1              // $[P0 - Port 0 Pin Latch]
 492   1              // [P0 - Port 0 Pin Latch]$
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/20/2024 19:34:31 PAGE 9   

 493   1      
 494   1              // $[P0MDOUT - Port 0 Output Mode]
 495   1              // [P0MDOUT - Port 0 Output Mode]$
 496   1      
 497   1              // $[P0MDIN - Port 0 Input Mode]
 498   1              // [P0MDIN - Port 0 Input Mode]$
 499   1      
 500   1              // $[P0SKIP - Port 0 Skip]
 501   1              /*
 502   1              // B0 (Port 0 Bit 0 Skip) = SKIPPED (P0.0 pin is skipped by the
 503   1              //     crossbar.)
 504   1              // B1 (Port 0 Bit 1 Skip) = SKIPPED (P0.1 pin is skipped by the
 505   1              //     crossbar.)
 506   1              // B2 (Port 0 Bit 2 Skip) = SKIPPED (P0.2 pin is skipped by the
 507   1              //     crossbar.)
 508   1              // B3 (Port 0 Bit 3 Skip) = SKIPPED (P0.3 pin is skipped by the
 509   1              //     crossbar.)
 510   1              // B4 (Port 0 Bit 4 Skip) = SKIPPED (P0.4 pin is skipped by the
 511   1              //     crossbar.)
 512   1              // B5 (Port 0 Bit 5 Skip) = SKIPPED (P0.5 pin is skipped by the
 513   1              //     crossbar.)
 514   1              // B6 (Port 0 Bit 6 Skip) = SKIPPED (P0.6 pin is skipped by the
 515   1              //     crossbar.)
 516   1              // B7 (Port 0 Bit 7 Skip) = SKIPPED (P0.7 pin is skipped by the
 517   1              //     crossbar.)
 518   1              */
 519   1              SFRPAGE = 0x00;
 520   1              P0SKIP = P0SKIP_B0__SKIPPED | P0SKIP_B1__SKIPPED | P0SKIP_B2__SKIPPED
 521   1                       | P0SKIP_B3__SKIPPED | P0SKIP_B4__SKIPPED | P0SKIP_B5__SKIPPED
 522   1                       | P0SKIP_B6__SKIPPED | P0SKIP_B7__SKIPPED;
 523   1              // [P0SKIP - Port 0 Skip]$
 524   1      
 525   1              // $[P0MASK - Port 0 Mask]
 526   1              // [P0MASK - Port 0 Mask]$
 527   1      
 528   1              // $[P0MAT - Port 0 Match]
 529   1              // [P0MAT - Port 0 Match]$
 530   1      
 531   1              // $[P0DRV - Port 0 Drive Strength]
 532   1              // [P0DRV - Port 0 Drive Strength]$
 533   1      
 534   1      
 535   1      }
 536          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    166    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----       2
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
