# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/4868" \
"../../../../hdmi_vga_zybo.ip_user_files/ip/vp_0/src/rgb2ycbcr_0_1/src/delay.v" \
"../../../../hdmi_vga_zybo.ip_user_files/ip/vp_0/src/rgb2ycbcr_0_1/src/delay_line.v" \
"../../../../hdmi_vga_zybo.ip_user_files/ip/vp_0/src/rgb2ycbcr_0_1/src/rgb2ycbcr.v" \
"../../../../hdmi_vga_zybo.ip_user_files/ip/vp_0/src/rgb2ycbcr_0_1/sim/rgb2ycbcr_0.v" \
"../../../../hdmi_vga_zybo.ip_user_files/ip/vp_0/src/centroid_0_1/src/divider_32_20.v" \
"../../../../hdmi_vga_zybo.ip_user_files/ip/vp_0/src/centroid_0_1/sim/divider.v" \
"../../../../hdmi_vga_zybo.ip_user_files/ip/vp_0/src/centroid_0_1/src/centroid.v" \
"../../../../hdmi_vga_zybo.ip_user_files/ip/vp_0/src/centroid_0_1/sim/centroid_0.v" \
"../../../../hdmi_vga_zybo.ip_user_files/ip/vp_0/src/vis_centroid_0_1/src/vis_centroid.v" \
"../../../../hdmi_vga_zybo.ip_user_files/ip/vp_0/src/vis_centroid_0_1/sim/vis_centroid_0.v" \
"../../../../hdmi_vga_zybo.ip_user_files/ip/vp_0/src/vp.v" \
"../../../../hdmi_vga_zybo.ip_user_files/ip/vp_0/sim/vp_0.v" \
"../../../../hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" \
"../../../../hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" \
"../../../../hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
