import "primitives/core.futil";

component main() -> () {
  cells {
    const0 = std_const(32, 15);
    const1 = std_const(32, 10);
    reg = std_reg(32);
    reg0 = std_reg(1);
    lt0 = std_lt(32);
  }

  wires {
    group cond<"static"=0> {
      reg0.write_en = 1'd1;
      lt0.left = const0.out;
      lt0.right = const1.out;
      reg0.in = lt0.out;
      cond[done] =  reg0.done;
    }

    group true<"static"=1> {
      reg.write_en = 1'd1;
      reg.in = 32'd15;
      true[done] = reg.done;
    }

    group false<"static"=1> {
      reg.write_en = 1'd1;
      reg.in = 32'd10;
      true[done] = reg.done;
    }
  }

  control {
    if lt0.out with cond {
      true;
    } else {
      false;
    }
  }
}
