

================================================================
== Vitis HLS Report for 'subT1_lev_stage_1'
================================================================
* Date:           Sun Jan 24 08:16:23 2021

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.351 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        8|  13.332 ns|  26.664 ns|    4|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      219|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        0|        0|    2|
|Multiplexer          |        -|     -|        -|      178|    -|
|Register             |        -|     -|      328|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      328|      397|    2|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                     Module                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |lev4_numc_V_U  |subT1_lev_stage_1_lev4_numc_V_RAM_1P_URAM_1R1W  |        0|  0|   0|    1|    27|    1|     1|           27|
    |lev4_ucta_V_U  |subT1_lev_stage_1_lev4_ucta_V_RAM_1P_URAM_1R1W  |        0|  0|   0|    1|    81|   20|     1|         1620|
    +---------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                                |        0|  0|   0|    2|   108|   21|     2|         1647|
    +---------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln712_2_fu_277_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln712_fu_287_p2     |         +|   0|  0|  27|          20|          20|
    |newind_10_fu_311_p2     |         +|   0|  0|  32|          32|          32|
    |newind_fu_333_p2        |         +|   0|  0|  32|          32|          32|
    |sub_ln413_fu_299_p2     |         -|   0|  0|  32|          32|          32|
    |sub_ln435_fu_325_p2     |         -|   0|  0|  32|          32|          32|
    |sub_ln712_fu_257_p2     |         -|   0|  0|  14|           7|           7|
    |and_ln395_fu_269_p2     |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n       |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_cur_n   |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n       |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n       |       and|   0|  0|   2|           2|           2|
    |icmp_ln395_fu_263_p2    |      icmp|   0|  0|  20|          32|           2|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    |ap_block_state10        |        or|   0|  0|   2|           1|           1|
    |select_ln413_fu_304_p3  |    select|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 219|         204|         176|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |IDRpipes_0_blk_n                 |   9|          2|    1|          2|
    |IDRpipes_1_blk_n                 |   9|          2|    1|          2|
    |ap_NS_fsm                        |  59|         11|    1|         11|
    |childindexpipe_0_blk_n           |   9|          2|    1|          2|
    |childindexpipe_1_blk_n           |   9|          2|    1|          2|
    |lev4_numc_V_address0             |  14|          3|    5|         15|
    |lev4_ucta_V_address0             |  14|          3|    7|         21|
    |lev_retpipe_0_blk_n              |   9|          2|    1|          2|
    |lev_retpipe_1_blk_n              |   9|          2|    1|          2|
    |memoiz_array_child_ind_address0  |  14|          3|    5|         15|
    |memoiz_array_par_ind_address0    |  14|          3|    5|         15|
    |newind_12_reg_181                |   9|          2|   32|         64|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 178|         37|   61|        153|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |IDR_wind_reg_374                     |   5|   0|    5|          0|
    |IDRpipes_0_read_reg_369              |  64|   0|   64|          0|
    |add_ln712_reg_439                    |  20|   0|   20|          0|
    |and_ln395_reg_425                    |   1|   0|    1|          0|
    |ap_CS_fsm                            |  10|   0|   10|          0|
    |childindexpipe_0_read_reg_347        |  64|   0|   64|          0|
    |icmp_ln395_reg_420                   |   1|   0|    1|          0|
    |lev4_ucta_V_addr_reg_429             |   7|   0|    7|          0|
    |lev4_ucta_V_load_reg_434             |  20|   0|   20|          0|
    |memoiz_array_child_ind_addr_reg_400  |   5|   0|    5|          0|
    |memoiz_array_par_ind_addr_reg_395    |   5|   0|    5|          0|
    |mobj_child_ind_reg_405               |   1|   0|    1|          0|
    |newind_12_reg_181                    |  32|   0|   32|          0|
    |parnode_numc_V_reg_389               |   1|   0|    1|          0|
    |pipeobj_depth_reg_352                |  32|   0|   32|          0|
    |pipeobj_ind_reg_357                  |  32|   0|   32|          0|
    |ret_signal_V_reg_365                 |   1|   0|    1|          0|
    |sub_ln712_reg_410                    |   7|   0|    7|          0|
    |tmp_new_rewd_V_reg_379               |  20|   0|   20|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 328|   0|  328|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|       subT1_lev_stage.1|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|       subT1_lev_stage.1|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|       subT1_lev_stage.1|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|       subT1_lev_stage.1|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|       subT1_lev_stage.1|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|       subT1_lev_stage.1|  return value|
|ap_ext_blocking_n                |  out|    1|  ap_ctrl_hs|       subT1_lev_stage.1|  return value|
|ap_str_blocking_n                |  out|    1|  ap_ctrl_hs|       subT1_lev_stage.1|  return value|
|ap_int_blocking_n                |  out|    1|  ap_ctrl_hs|       subT1_lev_stage.1|  return value|
|childindexpipe_0_dout            |   in|   64|     ap_fifo|        childindexpipe_0|       pointer|
|childindexpipe_0_empty_n         |   in|    1|     ap_fifo|        childindexpipe_0|       pointer|
|childindexpipe_0_read            |  out|    1|     ap_fifo|        childindexpipe_0|       pointer|
|childindexpipe_1_din             |  out|   64|     ap_fifo|        childindexpipe_1|       pointer|
|childindexpipe_1_full_n          |   in|    1|     ap_fifo|        childindexpipe_1|       pointer|
|childindexpipe_1_write           |  out|    1|     ap_fifo|        childindexpipe_1|       pointer|
|lev_retpipe_0_dout               |   in|    1|     ap_fifo|           lev_retpipe_0|       pointer|
|lev_retpipe_0_empty_n            |   in|    1|     ap_fifo|           lev_retpipe_0|       pointer|
|lev_retpipe_0_read               |  out|    1|     ap_fifo|           lev_retpipe_0|       pointer|
|lev_retpipe_1_din                |  out|    1|     ap_fifo|           lev_retpipe_1|       pointer|
|lev_retpipe_1_full_n             |   in|    1|     ap_fifo|           lev_retpipe_1|       pointer|
|lev_retpipe_1_write              |  out|    1|     ap_fifo|           lev_retpipe_1|       pointer|
|IDRpipes_0_dout                  |   in|   64|     ap_fifo|              IDRpipes_0|       pointer|
|IDRpipes_0_empty_n               |   in|    1|     ap_fifo|              IDRpipes_0|       pointer|
|IDRpipes_0_read                  |  out|    1|     ap_fifo|              IDRpipes_0|       pointer|
|IDRpipes_1_din                   |  out|   64|     ap_fifo|              IDRpipes_1|       pointer|
|IDRpipes_1_full_n                |   in|    1|     ap_fifo|              IDRpipes_1|       pointer|
|IDRpipes_1_write                 |  out|    1|     ap_fifo|              IDRpipes_1|       pointer|
|memoiz_array_par_ind_address0    |  out|    5|   ap_memory|    memoiz_array_par_ind|         array|
|memoiz_array_par_ind_ce0         |  out|    1|   ap_memory|    memoiz_array_par_ind|         array|
|memoiz_array_par_ind_we0         |  out|    1|   ap_memory|    memoiz_array_par_ind|         array|
|memoiz_array_par_ind_d0          |  out|   32|   ap_memory|    memoiz_array_par_ind|         array|
|memoiz_array_par_ind_q0          |   in|   32|   ap_memory|    memoiz_array_par_ind|         array|
|memoiz_array_child_ind_address0  |  out|    5|   ap_memory|  memoiz_array_child_ind|         array|
|memoiz_array_child_ind_ce0       |  out|    1|   ap_memory|  memoiz_array_child_ind|         array|
|memoiz_array_child_ind_we0       |  out|    1|   ap_memory|  memoiz_array_child_ind|         array|
|memoiz_array_child_ind_d0        |  out|    1|   ap_memory|  memoiz_array_child_ind|         array|
|memoiz_array_child_ind_q0        |   in|    1|   ap_memory|  memoiz_array_child_ind|         array|
+---------------------------------+-----+-----+------------+------------------------+--------------+

