{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1616415873875 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1616415873875 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ADC_test 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"ADC_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1616415873893 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616415873938 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616415873938 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll:C3\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll:C3\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1616415874065 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1616415874489 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1616415874511 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1616415874662 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1616415874698 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1616415880745 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:C3\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 363 global CLKCTRL_G12 " "pll:C3\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 363 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1616415880872 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1616415880872 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 316 global CLKCTRL_G13 " "clock~inputCLKENA0 with 316 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1616415880872 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1616415880872 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616415880873 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616415882431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616415882431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616415882431 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616415882431 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1616415882431 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC_test.sdc " "Reading SDC File: 'ADC_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1616415882438 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADC_test.sdc 49 C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin pin " "Ignored filter at ADC_test.sdc(49): C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin could not be matched with a pin" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616415882439 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADC_test.sdc 49 C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] pin " "Ignored filter at ADC_test.sdc(49): C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] could not be matched with a pin" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616415882439 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ADC_test.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at ADC_test.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} -source \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\}\] -duty_cycle 50/1 -multiply_by 32 -divide_by 5 -master_clock \{clk\} \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}\]  " "create_generated_clock -name \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} -source \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\}\] -duty_cycle 50/1 -multiply_by 32 -divide_by 5 -master_clock \{clk\} \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}\] " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882440 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ADC_test.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at ADC_test.sdc(49): Argument -source is an empty collection" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882440 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADC_test.sdc 50 C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at ADC_test.sdc(50): C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616415882440 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADC_test.sdc 50 C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at ADC_test.sdc(50): C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616415882440 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ADC_test.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at ADC_test.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\} -source \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 8 -master_clock \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\} -source \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 8 -master_clock \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882441 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ADC_test.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at ADC_test.sdc(50): Argument -source is an empty collection" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882441 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADC_test.sdc 71 pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] clock " "Ignored filter at ADC_test.sdc(71): pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] could not be matched with a clock" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616415882441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 71 Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(71): Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120   " "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882441 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 71 Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(71): Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 72 Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(72): Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882442 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 72 Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(72): Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 73 Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(73): Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120   " "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882442 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 73 Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(73): Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 74 Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(74): Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882442 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 74 Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(74): Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 75 Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(75): Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{clk\}\]  0.120   " "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{clk\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882443 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 76 Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(76): Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{clk\}\]  0.120   " "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{clk\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882443 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 77 Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(77): Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120   " "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882443 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 77 Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(77): Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 78 Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(78): Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882443 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 78 Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(78): Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 79 Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(79): Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120   " "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882444 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 79 Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(79): Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 80 Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(80): Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882444 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 80 Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(80): Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 81 Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(81): Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{clk\}\]  0.120   " "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{clk\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882444 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 82 Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(82): Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{clk\}\]  0.120   " "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{clk\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882444 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 83 Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(83): Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882445 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 84 Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(84): Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882445 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 85 Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(85): Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882445 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 86 Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(86): Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882445 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ADC_test.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at ADC_test.sdc(93): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{SDO\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{SDO\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882445 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ADC_test.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at ADC_test.sdc(94): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{reset_all\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{reset_all\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882446 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ADC_test.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at ADC_test.sdc(95): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{start\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{start\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882446 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ADC_test.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at ADC_test.sdc(96): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{UART_Rx\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{UART_Rx\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882446 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 103 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(103): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{CONVST\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{CONVST\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882446 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 104 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(104): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{SCK\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{SCK\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882446 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 105 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(105): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{SDI\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{SDI\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882447 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 106 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(106): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{UART_Tx\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{UART_Tx\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882447 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 107 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(107): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[0\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882447 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 108 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(108): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[1\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882447 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 109 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(109): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[2\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882447 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 110 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(110): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[3\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882448 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 111 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(111): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[4\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882448 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 112 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(112): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[5\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882448 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 113 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(113): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[6\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882448 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 114 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(114): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[7\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882448 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 115 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(115): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[8\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882449 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 116 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(116): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[9\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882449 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 117 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(117): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[10\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882449 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 118 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(118): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[11\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882449 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 119 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(119): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_nthing\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_nthing\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882449 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 120 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(120): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_rx_pulse\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_rx_pulse\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415882450 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616415882450 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC:C0\|blink " "Node: ADC:C0\|blink was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wait_time\[31\] ADC:C0\|blink " "Register wait_time\[31\] is being clocked by ADC:C0\|blink" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616415882461 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1616415882461 "|ADC_test|ADC:C0|blink"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616415882463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616415882463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616415882463 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1616415882463 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1616415882476 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1616415882476 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616415882476 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1616415882476 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1616415882477 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616415882477 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616415882477 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616415882477 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616415882477 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1616415882477 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1616415882524 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616415882527 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616415882534 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1616415882540 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1616415882540 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1616415882543 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1616415882732 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1616415882735 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1616415882735 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616415882829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1616415886975 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1616415887435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616415891138 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1616415894342 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1616415896174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616415896174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1616415898147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "D:/intelFPGA_lite/Workspace/ADC_test/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1616415903664 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1616415903664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1616415905585 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1616415905585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616415905589 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.87 " "Total time spent on timing analysis during the Fitter is 2.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1616415908733 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616415908774 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616415909666 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616415909667 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616415911923 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616415917852 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/Workspace/ADC_test/output_files/ADC_test.fit.smsg " "Generated suppressed messages file D:/intelFPGA_lite/Workspace/ADC_test/output_files/ADC_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1616415918301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 62 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6575 " "Peak virtual memory: 6575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616415919866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 17:55:19 2021 " "Processing ended: Mon Mar 22 17:55:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616415919866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616415919866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616415919866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1616415919866 ""}
