# systemverilog-comparator-verification
SystemVerilog Verification for 8-bit Comparator Layered, class-based testbench environment for verification of a parameterizable digital comparator. Provides random stimulus generation, mailbox-based communication, and a self-checking scoreboard.
