// Seed: 3947747828
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    output supply1 id_2
);
endmodule
module module_1 (
    input tri1 id_0
    , id_17,
    input tri1 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input wor id_4,
    input tri id_5,
    input tri id_6,
    input uwire id_7,
    input wand id_8,
    output supply1 id_9,
    input wire id_10,
    input wand id_11,
    input tri0 id_12,
    input tri0 id_13,
    output logic id_14,
    output tri id_15
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_2
  );
  always @(*)
    if (1) id_14 <= 1;
    else assign id_15 = 1;
endmodule
