
ariadne_debug2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000020  00800200  0003f50a  0000159e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000150a  0003e000  0003e000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000c  00800220  00800220  000015be  2**0
                  ALLOC
  3 .stab         000051f0  00000000  00000000  000015c0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001d1c  00000000  00000000  000067b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  000084cc  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

0003e000 <__vectors>:
   3e000:	c6 c1       	rjmp	.+908    	; 0x3e38e <__ctors_end>
   3e002:	00 00       	nop
   3e004:	56 c2       	rjmp	.+1196   	; 0x3e4b2 <__bad_interrupt>
   3e006:	00 00       	nop
   3e008:	54 c2       	rjmp	.+1192   	; 0x3e4b2 <__bad_interrupt>
   3e00a:	00 00       	nop
   3e00c:	52 c2       	rjmp	.+1188   	; 0x3e4b2 <__bad_interrupt>
   3e00e:	00 00       	nop
   3e010:	50 c2       	rjmp	.+1184   	; 0x3e4b2 <__bad_interrupt>
   3e012:	00 00       	nop
   3e014:	4e c2       	rjmp	.+1180   	; 0x3e4b2 <__bad_interrupt>
   3e016:	00 00       	nop
   3e018:	4c c2       	rjmp	.+1176   	; 0x3e4b2 <__bad_interrupt>
   3e01a:	00 00       	nop
   3e01c:	4a c2       	rjmp	.+1172   	; 0x3e4b2 <__bad_interrupt>
   3e01e:	00 00       	nop
   3e020:	48 c2       	rjmp	.+1168   	; 0x3e4b2 <__bad_interrupt>
   3e022:	00 00       	nop
   3e024:	46 c2       	rjmp	.+1164   	; 0x3e4b2 <__bad_interrupt>
   3e026:	00 00       	nop
   3e028:	44 c2       	rjmp	.+1160   	; 0x3e4b2 <__bad_interrupt>
   3e02a:	00 00       	nop
   3e02c:	42 c2       	rjmp	.+1156   	; 0x3e4b2 <__bad_interrupt>
   3e02e:	00 00       	nop
   3e030:	40 c2       	rjmp	.+1152   	; 0x3e4b2 <__bad_interrupt>
   3e032:	00 00       	nop
   3e034:	3e c2       	rjmp	.+1148   	; 0x3e4b2 <__bad_interrupt>
   3e036:	00 00       	nop
   3e038:	3c c2       	rjmp	.+1144   	; 0x3e4b2 <__bad_interrupt>
   3e03a:	00 00       	nop
   3e03c:	3a c2       	rjmp	.+1140   	; 0x3e4b2 <__bad_interrupt>
   3e03e:	00 00       	nop
   3e040:	38 c2       	rjmp	.+1136   	; 0x3e4b2 <__bad_interrupt>
   3e042:	00 00       	nop
   3e044:	36 c2       	rjmp	.+1132   	; 0x3e4b2 <__bad_interrupt>
   3e046:	00 00       	nop
   3e048:	34 c2       	rjmp	.+1128   	; 0x3e4b2 <__bad_interrupt>
   3e04a:	00 00       	nop
   3e04c:	32 c2       	rjmp	.+1124   	; 0x3e4b2 <__bad_interrupt>
   3e04e:	00 00       	nop
   3e050:	30 c2       	rjmp	.+1120   	; 0x3e4b2 <__bad_interrupt>
   3e052:	00 00       	nop
   3e054:	2e c2       	rjmp	.+1116   	; 0x3e4b2 <__bad_interrupt>
   3e056:	00 00       	nop
   3e058:	2c c2       	rjmp	.+1112   	; 0x3e4b2 <__bad_interrupt>
   3e05a:	00 00       	nop
   3e05c:	2a c2       	rjmp	.+1108   	; 0x3e4b2 <__bad_interrupt>
   3e05e:	00 00       	nop
   3e060:	28 c2       	rjmp	.+1104   	; 0x3e4b2 <__bad_interrupt>
   3e062:	00 00       	nop
   3e064:	26 c2       	rjmp	.+1100   	; 0x3e4b2 <__bad_interrupt>
   3e066:	00 00       	nop
   3e068:	24 c2       	rjmp	.+1096   	; 0x3e4b2 <__bad_interrupt>
   3e06a:	00 00       	nop
   3e06c:	22 c2       	rjmp	.+1092   	; 0x3e4b2 <__bad_interrupt>
   3e06e:	00 00       	nop
   3e070:	20 c2       	rjmp	.+1088   	; 0x3e4b2 <__bad_interrupt>
   3e072:	00 00       	nop
   3e074:	1e c2       	rjmp	.+1084   	; 0x3e4b2 <__bad_interrupt>
   3e076:	00 00       	nop
   3e078:	1c c2       	rjmp	.+1080   	; 0x3e4b2 <__bad_interrupt>
   3e07a:	00 00       	nop
   3e07c:	1a c2       	rjmp	.+1076   	; 0x3e4b2 <__bad_interrupt>
   3e07e:	00 00       	nop
   3e080:	18 c2       	rjmp	.+1072   	; 0x3e4b2 <__bad_interrupt>
   3e082:	00 00       	nop
   3e084:	16 c2       	rjmp	.+1068   	; 0x3e4b2 <__bad_interrupt>
   3e086:	00 00       	nop
   3e088:	14 c2       	rjmp	.+1064   	; 0x3e4b2 <__bad_interrupt>
   3e08a:	00 00       	nop
   3e08c:	12 c2       	rjmp	.+1060   	; 0x3e4b2 <__bad_interrupt>
   3e08e:	00 00       	nop
   3e090:	10 c2       	rjmp	.+1056   	; 0x3e4b2 <__bad_interrupt>
   3e092:	00 00       	nop
   3e094:	0e c2       	rjmp	.+1052   	; 0x3e4b2 <__bad_interrupt>
   3e096:	00 00       	nop
   3e098:	0c c2       	rjmp	.+1048   	; 0x3e4b2 <__bad_interrupt>
   3e09a:	00 00       	nop
   3e09c:	0a c2       	rjmp	.+1044   	; 0x3e4b2 <__bad_interrupt>
   3e09e:	00 00       	nop
   3e0a0:	08 c2       	rjmp	.+1040   	; 0x3e4b2 <__bad_interrupt>
   3e0a2:	00 00       	nop
   3e0a4:	06 c2       	rjmp	.+1036   	; 0x3e4b2 <__bad_interrupt>
   3e0a6:	00 00       	nop
   3e0a8:	04 c2       	rjmp	.+1032   	; 0x3e4b2 <__bad_interrupt>
   3e0aa:	00 00       	nop
   3e0ac:	02 c2       	rjmp	.+1028   	; 0x3e4b2 <__bad_interrupt>
   3e0ae:	00 00       	nop
   3e0b0:	00 c2       	rjmp	.+1024   	; 0x3e4b2 <__bad_interrupt>
   3e0b2:	00 00       	nop
   3e0b4:	fe c1       	rjmp	.+1020   	; 0x3e4b2 <__bad_interrupt>
   3e0b6:	00 00       	nop
   3e0b8:	fc c1       	rjmp	.+1016   	; 0x3e4b2 <__bad_interrupt>
   3e0ba:	00 00       	nop
   3e0bc:	fa c1       	rjmp	.+1012   	; 0x3e4b2 <__bad_interrupt>
   3e0be:	00 00       	nop
   3e0c0:	f8 c1       	rjmp	.+1008   	; 0x3e4b2 <__bad_interrupt>
   3e0c2:	00 00       	nop
   3e0c4:	f6 c1       	rjmp	.+1004   	; 0x3e4b2 <__bad_interrupt>
   3e0c6:	00 00       	nop
   3e0c8:	f4 c1       	rjmp	.+1000   	; 0x3e4b2 <__bad_interrupt>
   3e0ca:	00 00       	nop
   3e0cc:	f2 c1       	rjmp	.+996    	; 0x3e4b2 <__bad_interrupt>
   3e0ce:	00 00       	nop
   3e0d0:	f0 c1       	rjmp	.+992    	; 0x3e4b2 <__bad_interrupt>
   3e0d2:	00 00       	nop
   3e0d4:	ee c1       	rjmp	.+988    	; 0x3e4b2 <__bad_interrupt>
   3e0d6:	00 00       	nop
   3e0d8:	ec c1       	rjmp	.+984    	; 0x3e4b2 <__bad_interrupt>
   3e0da:	00 00       	nop
   3e0dc:	ea c1       	rjmp	.+980    	; 0x3e4b2 <__bad_interrupt>
   3e0de:	00 00       	nop
   3e0e0:	e8 c1       	rjmp	.+976    	; 0x3e4b2 <__bad_interrupt>
	...

0003e0e4 <__trampolines_end>:
   3e0e4:	53 74       	andi	r21, 0x43	; 67
   3e0e6:	61 72       	andi	r22, 0x21	; 33
   3e0e8:	74 20       	and	r7, r4
   3e0ea:	75 73       	andi	r23, 0x35	; 53
   3e0ec:	65 72       	andi	r22, 0x25	; 37
   3e0ee:	20 61       	ori	r18, 0x10	; 16
   3e0f0:	70 70       	andi	r23, 0x00	; 0
	...

0003e0f3 <mDebugMain_TITLE>:
   3e0f3:	41 72 69 61 64 6e 65 20 66 6f 72 20 41 72 64 75     Ariadne for Ardu
   3e103:	69 6e 6f 20 4d 65 67 61 32 35 36 30 2c 20 56 65     ino Mega2560, Ve
   3e113:	72 73 69 6f 6e 20 30 2e 35 00                       rsion 0.5.

0003e11d <mDebugMain_PREFIX>:
   3e11d:	4d 61 69 6e 3a 20 00                                Main: .

0003e124 <mDebugNet_DONE>:
   3e124:	4e 65 74 77 6f 72 6b 20 69 6e 69 74 20 64 6f 6e     Network init don
   3e134:	65 00                                               e.

0003e136 <mDebugNet_MAC>:
   3e136:	09 20 20 20 20 4d 41 43 3a 20 00                    .    MAC: .

0003e141 <mDebugNet_GW>:
   3e141:	09 47 61 74 65 77 61 79 3a 20 00                    .Gateway: .

0003e14c <mDebugNet_SUBN>:
   3e14c:	09 20 53 75 62 6e 65 74 3a 20 00                    . Subnet: .

0003e157 <mDebugNet_ADDR>:
   3e157:	09 41 64 64 72 65 73 73 3a 20 00                    .Address: .

0003e162 <mDebugNet_BUILTIN>:
   3e162:	42 75 69 6c 74 2d 69 6e 20 73 65 74 74 69 6e 67     Built-in setting
   3e172:	73 00                                               s.

0003e174 <mDebugNet_EEPROM>:
   3e174:	45 45 50 52 4f 4d 20 73 65 74 74 69 6e 67 73 00     EEPROM settings.

0003e184 <mDebugNet_PREFIX>:
   3e184:	20 4e 65 74 3a 20 00                                 Net: .

0003e18b <tftp_invalid_image_packet>:
   3e18b:	13 00 05 00 00 49 6e 76 61 6c 69 64 20 69 6d 61     .....Invalid ima
   3e19b:	67 65 20 66 69 6c 65 00                             ge file.

0003e1a3 <tftp_unknown_error_packet>:
   3e1a3:	08 00 05 00 00 45 72 72 6f 72 00                    .....Error.

0003e1ae <tftp_full_error_packet>:
   3e1ae:	09 00 05 00 03 46 75 6c 6c 00                       .....Full.

0003e1b8 <tftp_opcode_error_packet>:
   3e1b8:	0a 00 05 00 00 4f 70 63 6f 64 65 3f 00              .....Opcode?.

0003e1c5 <mDebugTftp_SOCK>:
   3e1c5:	49 6e 69 74 20 73 6f 63 6b 65 74 20 74 6f 20 70     Init socket to p
   3e1d5:	6f 72 74 20 00                                      ort .

0003e1da <mDebugTftp_PORT>:
   3e1da:	09 44 61 74 61 50 6f 72 74 3a 20 00                 .DataPort: .

0003e1e6 <mDebugTftp_INIT>:
   3e1e6:	54 46 54 50 20 73 65 72 76 65 72 20 69 6e 69 74     TFTP server init
   3e1f6:	20 64 6f 6e 65 00                                    done.

0003e1fc <mDebugTftp_RESP>:
   3e1fc:	52 65 73 70 6f 6e 73 65 20 73 65 6e 74 00           Response sent.

0003e20a <mDebugTftp_SFACK>:
   3e20a:	53 65 6e 74 20 46 69 6e 61 6c 20 41 43 4b 00        Sent Final ACK.

0003e219 <mDebugTftp_SACK>:
   3e219:	53 65 6e 74 20 41 43 4b 00                          Sent ACK.

0003e222 <mDebugTftp_INVOP>:
   3e222:	49 6e 76 61 6c 69 64 20 6f 70 63 6f 64 65 20 00     Invalid opcode .

0003e232 <mDebugTftp_OPERR>:
   3e232:	45 72 72 6f 72 00                                   Error.

0003e238 <mDebugTftp_OPACK>:
   3e238:	41 63 6b 6e 6f 77 6c 65 64 67 65 00                 Acknowledge.

0003e244 <mDebugTftp_DONE>:
   3e244:	46 6c 61 73 68 69 6e 67 20 63 6f 6d 70 6c 65 74     Flashing complet
   3e254:	65 00                                               e.

0003e256 <mDebugTftp_PLEN>:
   3e256:	50 61 63 6b 65 74 20 6c 65 6e 67 74 68 20 61 64     Packet length ad
   3e266:	6a 75 73 74 65 64 20 74 6f 20 00                    justed to .

0003e271 <mDebugTftp_WRADDR>:
   3e271:	57 72 69 74 69 6e 67 20 64 61 74 61 20 66 72 6f     Writing data fro
   3e281:	6d 20 61 64 64 72 65 73 73 20 00                    m address .

0003e28c <mDebugTftp_FULL>:
   3e28c:	46 6c 61 73 68 20 69 73 20 66 75 6c 6c 00           Flash is full.

0003e29a <mDebugTftp_NPORT>:
   3e29a:	43 68 61 6e 67 65 64 20 74 6f 20 70 6f 72 74 20     Changed to port 
	...

0003e2ab <mDebugTftp_OPDATA>:
   3e2ab:	44 61 74 61 20 62 6c 6f 63 6b 00                    Data block.

0003e2b6 <mDebugTftp_OPWRQ>:
   3e2b6:	57 72 69 74 65 20 72 65 71 75 65 73 74 00           Write request.

0003e2c4 <mDebugTftp_OPRRQ>:
   3e2c4:	52 65 61 64 20 72 65 71 75 65 73 74 00              Read request.

0003e2d1 <mDebugTftp_DLEN>:
   3e2d1:	20 61 6e 64 20 64 61 74 61 20 6c 65 6e 67 74 68      and data length
   3e2e1:	20 00                                                .

0003e2e3 <mDebugTftp_OPCODE>:
   3e2e3:	20 77 69 74 68 20 6f 70 63 6f 64 65 20 00            with opcode .

0003e2f1 <mDebugTftp_BLOCK>:
   3e2f1:	54 68 69 73 20 69 73 20 62 6c 6f 63 6b 20 00        This is block .

0003e300 <mDebugTftp_RADDR>:
   3e300:	53 65 74 20 75 70 20 72 65 74 75 72 6e 20 61 64     Set up return ad
   3e310:	64 72 65 73 73 00                                   dress.

0003e316 <mDebugTftp_OVFL>:
   3e316:	4f 76 65 72 66 6c 6f 77 00                          Overflow.

0003e31f <mDebugTftp_START>:
   3e31f:	50 72 6f 63 65 73 73 69 6e 67 20 70 61 63 6b 65     Processing packe
   3e32f:	74 20 6f 66 20 73 69 7a 65 20 00                    t of size .

0003e33a <mDebugTftp_PREFIX>:
   3e33a:	54 66 74 70 3a 20 00                                Tftp: .

0003e341 <mDebugVald_0x94>:
   3e341:	20 69 6e 73 74 65 61 64 20 6f 66 20 30 78 39 34      instead of 0x94
	...

0003e352 <mDebugVald_0x0C>:
   3e352:	20 69 6e 73 74 65 61 64 20 6f 66 20 30 78 30 43      instead of 0x0C
	...

0003e363 <mDebugVald_WITH>:
   3e363:	20 77 69 74 68 20 00                                 with .

0003e36a <mDebugVald_FAILED>:
   3e36a:	46 61 69 6c 65 64 20 61 74 20 00                    Failed at .

0003e375 <mDebugVald_VALID>:
   3e375:	56 61 6c 69 64 20 69 6d 61 67 65 00                 Valid image.

0003e381 <mDebugVald_PREFIX>:
   3e381:	56 61 6c 64 3a 20 00                                Vald: .

0003e388 <mDebug_HEXPREF>:
   3e388:	30 78 00                                            0x.

0003e38b <mDebug_NEWLINE>:
   3e38b:	0d 0a 00                                            ...

0003e38e <__ctors_end>:
   3e38e:	11 24       	eor	r1, r1
   3e390:	1f be       	out	0x3f, r1	; 63
   3e392:	cf ef       	ldi	r28, 0xFF	; 255
   3e394:	d1 e2       	ldi	r29, 0x21	; 33
   3e396:	de bf       	out	0x3e, r29	; 62
   3e398:	cd bf       	out	0x3d, r28	; 61
   3e39a:	01 e0       	ldi	r16, 0x01	; 1
   3e39c:	0c bf       	out	0x3c, r16	; 60

0003e39e <__do_copy_data>:
   3e39e:	12 e0       	ldi	r17, 0x02	; 2
   3e3a0:	a0 e0       	ldi	r26, 0x00	; 0
   3e3a2:	b2 e0       	ldi	r27, 0x02	; 2
   3e3a4:	ea e0       	ldi	r30, 0x0A	; 10
   3e3a6:	f5 ef       	ldi	r31, 0xF5	; 245
   3e3a8:	03 e0       	ldi	r16, 0x03	; 3
   3e3aa:	0b bf       	out	0x3b, r16	; 59
   3e3ac:	02 c0       	rjmp	.+4      	; 0x3e3b2 <__do_copy_data+0x14>
   3e3ae:	07 90       	elpm	r0, Z+
   3e3b0:	0d 92       	st	X+, r0
   3e3b2:	a0 32       	cpi	r26, 0x20	; 32
   3e3b4:	b1 07       	cpc	r27, r17
   3e3b6:	d9 f7       	brne	.-10     	; 0x3e3ae <__do_copy_data+0x10>

0003e3b8 <__do_clear_bss>:
   3e3b8:	12 e0       	ldi	r17, 0x02	; 2
   3e3ba:	a0 e2       	ldi	r26, 0x20	; 32
   3e3bc:	b2 e0       	ldi	r27, 0x02	; 2
   3e3be:	01 c0       	rjmp	.+2      	; 0x3e3c2 <.do_clear_bss_start>

0003e3c0 <.do_clear_bss_loop>:
   3e3c0:	1d 92       	st	X+, r1

0003e3c2 <.do_clear_bss_start>:
   3e3c2:	ac 32       	cpi	r26, 0x2C	; 44
   3e3c4:	b1 07       	cpc	r27, r17
   3e3c6:	e1 f7       	brne	.-8      	; 0x3e3c0 <.do_clear_bss_loop>
   3e3c8:	02 d0       	rcall	.+4      	; 0x3e3ce <main>
   3e3ca:	0d 94 83 fa 	jmp	0x3f506	; 0x3f506 <_exit>

0003e3ce <main>:
   3e3ce:	14 be       	out	0x34, r1	; 52
   3e3d0:	88 e1       	ldi	r24, 0x18	; 24
   3e3d2:	0f b6       	in	r0, 0x3f	; 63
   3e3d4:	f8 94       	cli
   3e3d6:	80 93 60 00 	sts	0x0060, r24
   3e3da:	10 92 60 00 	sts	0x0060, r1
   3e3de:	0f be       	out	0x3f, r0	; 63
   3e3e0:	2f ef       	ldi	r18, 0xFF	; 255
   3e3e2:	83 ec       	ldi	r24, 0xC3	; 195
   3e3e4:	99 e0       	ldi	r25, 0x09	; 9
   3e3e6:	21 50       	subi	r18, 0x01	; 1
   3e3e8:	80 40       	sbci	r24, 0x00	; 0
   3e3ea:	90 40       	sbci	r25, 0x00	; 0
   3e3ec:	e1 f7       	brne	.-8      	; 0x3e3e6 <main+0x18>
   3e3ee:	00 c0       	rjmp	.+0      	; 0x3e3f0 <main+0x22>
   3e3f0:	00 00       	nop
   3e3f2:	11 24       	eor	r1, r1
   3e3f4:	85 e0       	ldi	r24, 0x05	; 5
   3e3f6:	80 93 81 00 	sts	0x0081, r24
   3e3fa:	80 e0       	ldi	r24, 0x00	; 0
   3e3fc:	90 e0       	ldi	r25, 0x00	; 0
   3e3fe:	0f 94 6d fa 	call	0x3f4da	; 0x3f4da <__eerd_byte_m2560>
   3e402:	88 23       	and	r24, r24
   3e404:	29 f0       	breq	.+10     	; 0x3e410 <main+0x42>
   3e406:	60 e0       	ldi	r22, 0x00	; 0
   3e408:	80 e0       	ldi	r24, 0x00	; 0
   3e40a:	90 e0       	ldi	r25, 0x00	; 0
   3e40c:	0f 94 75 fa 	call	0x3f4ea	; 0x3f4ea <__eewr_byte_m2560>
   3e410:	81 e0       	ldi	r24, 0x01	; 1
   3e412:	90 e0       	ldi	r25, 0x00	; 0
   3e414:	0f 94 6d fa 	call	0x3f4da	; 0x3f4da <__eerd_byte_m2560>
   3e418:	84 30       	cpi	r24, 0x04	; 4
   3e41a:	29 f0       	breq	.+10     	; 0x3e426 <main+0x58>
   3e41c:	64 e0       	ldi	r22, 0x04	; 4
   3e41e:	81 e0       	ldi	r24, 0x01	; 1
   3e420:	90 e0       	ldi	r25, 0x00	; 0
   3e422:	0f 94 75 fa 	call	0x3f4ea	; 0x3f4ea <__eewr_byte_m2560>
   3e426:	3a d5       	rcall	.+2676   	; 0x3ee9c <serialInit>
   3e428:	63 ef       	ldi	r22, 0xF3	; 243
   3e42a:	70 ee       	ldi	r23, 0xE0	; 224
   3e42c:	8d e1       	ldi	r24, 0x1D	; 29
   3e42e:	91 ee       	ldi	r25, 0xE1	; 225
   3e430:	dc d4       	rcall	.+2488   	; 0x3edea <tracePGMln>
   3e432:	98 d0       	rcall	.+304    	; 0x3e564 <spiInit>
   3e434:	a4 d0       	rcall	.+328    	; 0x3e57e <netInit>
   3e436:	54 d3       	rcall	.+1704   	; 0x3eae0 <tftpInit>
   3e438:	10 92 2a 02 	sts	0x022A, r1
   3e43c:	10 92 2b 02 	sts	0x022B, r1
   3e440:	c3 e0       	ldi	r28, 0x03	; 3
   3e442:	c1 2c       	mov	r12, r1
   3e444:	d1 2c       	mov	r13, r1
   3e446:	76 01       	movw	r14, r12
   3e448:	80 91 2a 02 	lds	r24, 0x022A
   3e44c:	88 23       	and	r24, r24
   3e44e:	29 f0       	breq	.+10     	; 0x3e45a <main+0x8c>
   3e450:	80 91 2b 02 	lds	r24, 0x022B
   3e454:	88 23       	and	r24, r24
   3e456:	49 f0       	breq	.+18     	; 0x3e46a <main+0x9c>
   3e458:	04 c0       	rjmp	.+8      	; 0x3e462 <main+0x94>
   3e45a:	76 d3       	rcall	.+1772   	; 0x3eb48 <tftpPoll>
   3e45c:	81 11       	cpse	r24, r1
   3e45e:	f8 cf       	rjmp	.-16     	; 0x3e450 <main+0x82>
   3e460:	1e c0       	rjmp	.+60     	; 0x3e49e <main+0xd0>
   3e462:	77 d5       	rcall	.+2798   	; 0x3ef52 <timedOut>
   3e464:	81 11       	cpse	r24, r1
   3e466:	05 c0       	rjmp	.+10     	; 0x3e472 <main+0xa4>
   3e468:	18 c0       	rjmp	.+48     	; 0x3e49a <main+0xcc>
   3e46a:	3e d5       	rcall	.+2684   	; 0x3eee8 <serialPoll>
   3e46c:	81 11       	cpse	r24, r1
   3e46e:	f9 cf       	rjmp	.-14     	; 0x3e462 <main+0x94>
   3e470:	16 c0       	rjmp	.+44     	; 0x3e49e <main+0xd0>
   3e472:	82 e0       	ldi	r24, 0x02	; 2
   3e474:	90 e0       	ldi	r25, 0x00	; 0
   3e476:	0f 94 6d fa 	call	0x3f4da	; 0x3f4da <__eerd_byte_m2560>
   3e47a:	8e 3e       	cpi	r24, 0xEE	; 238
   3e47c:	81 f0       	breq	.+32     	; 0x3e49e <main+0xd0>
   3e47e:	80 91 2b 02 	lds	r24, 0x022B
   3e482:	81 30       	cpi	r24, 0x01	; 1
   3e484:	51 f4       	brne	.+20     	; 0x3e49a <main+0xcc>
   3e486:	f6 01       	movw	r30, r12
   3e488:	e0 92 5b 00 	sts	0x005B, r14
   3e48c:	c0 93 57 00 	sts	0x0057, r28
   3e490:	e8 95       	spm
   3e492:	26 d3       	rcall	.+1612   	; 0x3eae0 <tftpInit>
   3e494:	55 d5       	rcall	.+2730   	; 0x3ef40 <resetTick>
   3e496:	10 92 2b 02 	sts	0x022B, r1
   3e49a:	31 d5       	rcall	.+2658   	; 0x3eefe <updateLed>
   3e49c:	d5 cf       	rjmp	.-86     	; 0x3e448 <main+0x7a>
   3e49e:	64 ee       	ldi	r22, 0xE4	; 228
   3e4a0:	70 ee       	ldi	r23, 0xE0	; 224
   3e4a2:	8d e1       	ldi	r24, 0x1D	; 29
   3e4a4:	91 ee       	ldi	r25, 0xE1	; 225
   3e4a6:	a1 d4       	rcall	.+2370   	; 0x3edea <tracePGMln>
   3e4a8:	ee 27       	eor	r30, r30
   3e4aa:	ff 27       	eor	r31, r31
   3e4ac:	09 94       	ijmp
   3e4ae:	80 e0       	ldi	r24, 0x00	; 0
   3e4b0:	90 e0       	ldi	r25, 0x00	; 0

0003e4b2 <__bad_interrupt>:
   3e4b2:	a6 cd       	rjmp	.-1204   	; 0x3e000 <__vectors>

0003e4b4 <spiWriteReg>:
		tracenum(address);
		tracePGM(mDebugSpi_COMMA);
		tracenum(value);
	)

	SPCR = _BV(SPE) | _BV(MSTR); // Set SPI as master
   3e4b4:	20 e5       	ldi	r18, 0x50	; 80
   3e4b6:	2c bd       	out	0x2c, r18	; 44
	SS_LOW();
   3e4b8:	2c 98       	cbi	0x05, 4	; 5

	SPDR = SPI_WRITE;
   3e4ba:	20 ef       	ldi	r18, 0xF0	; 240
   3e4bc:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
   3e4be:	0d b4       	in	r0, 0x2d	; 45
   3e4c0:	07 fe       	sbrs	r0, 7
   3e4c2:	fd cf       	rjmp	.-6      	; 0x3e4be <spiWriteReg+0xa>

	SPDR = address >> 8;
   3e4c4:	29 2f       	mov	r18, r25
   3e4c6:	33 27       	eor	r19, r19
   3e4c8:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
   3e4ca:	0d b4       	in	r0, 0x2d	; 45
   3e4cc:	07 fe       	sbrs	r0, 7
   3e4ce:	fd cf       	rjmp	.-6      	; 0x3e4ca <spiWriteReg+0x16>

	SPDR = address & 0xff;
   3e4d0:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & _BV(SPIF)));
   3e4d2:	0d b4       	in	r0, 0x2d	; 45
   3e4d4:	07 fe       	sbrs	r0, 7
   3e4d6:	fd cf       	rjmp	.-6      	; 0x3e4d2 <spiWriteReg+0x1e>

	SPDR = value;
   3e4d8:	6e bd       	out	0x2e, r22	; 46
	while(!(SPSR & _BV(SPIF)));
   3e4da:	0d b4       	in	r0, 0x2d	; 45
   3e4dc:	07 fe       	sbrs	r0, 7
   3e4de:	fd cf       	rjmp	.-6      	; 0x3e4da <spiWriteReg+0x26>

	SS_HIGH();
   3e4e0:	2c 9a       	sbi	0x05, 4	; 5
	SPCR = 0; // Turn off SPI
   3e4e2:	1c bc       	out	0x2c, r1	; 44
   3e4e4:	08 95       	ret

0003e4e6 <spiWriteWord>:
}

void spiWriteWord(uint16_t address, uint16_t value)
{
   3e4e6:	0f 93       	push	r16
   3e4e8:	1f 93       	push	r17
   3e4ea:	cf 93       	push	r28
   3e4ec:	df 93       	push	r29
   3e4ee:	8c 01       	movw	r16, r24
   3e4f0:	eb 01       	movw	r28, r22
	// Write uint16_t to Ethernet controller
	spiWriteReg(address++, value >> 8);
   3e4f2:	67 2f       	mov	r22, r23
   3e4f4:	77 27       	eor	r23, r23
   3e4f6:	de df       	rcall	.-68     	; 0x3e4b4 <spiWriteReg>
   3e4f8:	6c 2f       	mov	r22, r28
	spiWriteReg(address, value & 0xff);
   3e4fa:	c8 01       	movw	r24, r16
   3e4fc:	01 96       	adiw	r24, 0x01	; 1
   3e4fe:	df 91       	pop	r29
}
   3e500:	cf 91       	pop	r28
   3e502:	1f 91       	pop	r17
   3e504:	0f 91       	pop	r16
   3e506:	d6 cf       	rjmp	.-84     	; 0x3e4b4 <spiWriteReg>

0003e508 <spiReadReg>:
	)
	#endif

	uint8_t returnValue;

	SPCR = _BV(SPE) | _BV(MSTR);
   3e508:	20 e5       	ldi	r18, 0x50	; 80
   3e50a:	2c bd       	out	0x2c, r18	; 44
	SS_LOW();
   3e50c:	2c 98       	cbi	0x05, 4	; 5

	SPDR = SPI_READ;
   3e50e:	2f e0       	ldi	r18, 0x0F	; 15
   3e510:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
   3e512:	0d b4       	in	r0, 0x2d	; 45
   3e514:	07 fe       	sbrs	r0, 7
   3e516:	fd cf       	rjmp	.-6      	; 0x3e512 <spiReadReg+0xa>

	SPDR = address >> 8;
   3e518:	29 2f       	mov	r18, r25
   3e51a:	33 27       	eor	r19, r19
   3e51c:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
   3e51e:	0d b4       	in	r0, 0x2d	; 45
   3e520:	07 fe       	sbrs	r0, 7
   3e522:	fd cf       	rjmp	.-6      	; 0x3e51e <spiReadReg+0x16>

	SPDR = address & 0xff;
   3e524:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & _BV(SPIF)));
   3e526:	0d b4       	in	r0, 0x2d	; 45
   3e528:	07 fe       	sbrs	r0, 7
   3e52a:	fd cf       	rjmp	.-6      	; 0x3e526 <spiReadReg+0x1e>

	SPDR = 0;
   3e52c:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & _BV(SPIF)));
   3e52e:	0d b4       	in	r0, 0x2d	; 45
   3e530:	07 fe       	sbrs	r0, 7
   3e532:	fd cf       	rjmp	.-6      	; 0x3e52e <spiReadReg+0x26>

	SS_HIGH();
   3e534:	2c 9a       	sbi	0x05, 4	; 5
	returnValue = SPDR;
   3e536:	8e b5       	in	r24, 0x2e	; 46
	SPCR = 0;
   3e538:	1c bc       	out	0x2c, r1	; 44

	return(returnValue);
}
   3e53a:	08 95       	ret

0003e53c <spiReadWord>:

uint16_t spiReadWord(uint16_t address)
{
   3e53c:	1f 93       	push	r17
   3e53e:	cf 93       	push	r28
   3e540:	df 93       	push	r29
   3e542:	ec 01       	movw	r28, r24
	// Read uint16_t from Ethernet controller
	return((spiReadReg(address) << 8) | spiReadReg(address + 1));
   3e544:	e1 df       	rcall	.-62     	; 0x3e508 <spiReadReg>
   3e546:	18 2f       	mov	r17, r24
   3e548:	ce 01       	movw	r24, r28
   3e54a:	01 96       	adiw	r24, 0x01	; 1
   3e54c:	dd df       	rcall	.-70     	; 0x3e508 <spiReadReg>
   3e54e:	21 2f       	mov	r18, r17
   3e550:	30 e0       	ldi	r19, 0x00	; 0
   3e552:	32 2f       	mov	r19, r18
   3e554:	22 27       	eor	r18, r18
   3e556:	a9 01       	movw	r20, r18
   3e558:	48 2b       	or	r20, r24
}
   3e55a:	ca 01       	movw	r24, r20
   3e55c:	df 91       	pop	r29
   3e55e:	cf 91       	pop	r28
   3e560:	1f 91       	pop	r17
   3e562:	08 95       	ret

0003e564 <spiInit>:
	 * At this stage all pins are set to HIGH. This in fact DISABLES SPI for both Ethernet and SD.
	 * SS pin for ethernet is pulled low just in time for reading or writing data inside those
	 * functions. */

	/** Set SPI pins high */
	SPI_PORT = _BV(SCK) | _BV(MISO) | _BV(MOSI) | _BV(SS);
   3e564:	8f e0       	ldi	r24, 0x0F	; 15
   3e566:	85 b9       	out	0x05, r24	; 5
	/** Set SPI pins as output */
	SPI_DDR = _BV(SCK) | _BV(MOSI) | _BV(SS);
   3e568:	87 e0       	ldi	r24, 0x07	; 7
   3e56a:	84 b9       	out	0x04, r24	; 4

	#if (ETH_SS != SS)
	/** Initialize extra SS pin used in some boards (mega) */
	/** Set ethernet SS high */
	ETH_PORT |= _BV(ETH_SS);
   3e56c:	2c 9a       	sbi	0x05, 4	; 5
	/** Set ethernet SS as output */
	ETH_DDR |= _BV(ETH_SS);
   3e56e:	24 9a       	sbi	0x04, 4	; 4
	#endif

	/** Disable SD card */
	/** Set SD SS pin high */
	SD_PORT |= _BV(SD_SS);
   3e570:	a5 9a       	sbi	0x14, 5	; 20
	/** Set SD SS pin as output */
	SD_DDR |= _BV(SD_SS);
   3e572:	9d 9a       	sbi	0x13, 5	; 19

	#if (LED != SCK)
	/** Set up pins to flash the onboard led */
	/** Set led pin to high */
	LED_PORT |= _BV(LED);
   3e574:	2f 9a       	sbi	0x05, 7	; 5
	/** Set led pin as output */
	LED_DDR |= _BV(LED);
   3e576:	27 9a       	sbi	0x04, 7	; 4
	#endif

	/** Set up SPI
	 ** Set the Double SPI Speed Bit */
	SPSR = (1 << SPI2X);
   3e578:	81 e0       	ldi	r24, 0x01	; 1
   3e57a:	8d bd       	out	0x2d, r24	; 45
   3e57c:	08 95       	ret

0003e57e <netInit>:
	0x55          // TMSR Tx Memory Size Register, 2K per socket
};


void netInit(void)
{
   3e57e:	0f 93       	push	r16
   3e580:	1f 93       	push	r17
   3e582:	cf 93       	push	r28
   3e584:	df 93       	push	r29
	uint8_t i;

	/* Pull in altered network settings, if available,
	 * from AVR EEPROM (if signature bytes are set) */
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
   3e586:	83 e0       	ldi	r24, 0x03	; 3
   3e588:	90 e0       	ldi	r25, 0x00	; 0
   3e58a:	a7 d7       	rcall	.+3918   	; 0x3f4da <__eerd_byte_m2560>
   3e58c:	85 35       	cpi	r24, 0x55	; 85
   3e58e:	a9 f4       	brne	.+42     	; 0x3e5ba <netInit+0x3c>
   3e590:	84 e0       	ldi	r24, 0x04	; 4
		&& (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {
   3e592:	90 e0       	ldi	r25, 0x00	; 0
   3e594:	a2 d7       	rcall	.+3908   	; 0x3f4da <__eerd_byte_m2560>
   3e596:	8a 3a       	cpi	r24, 0xAA	; 170
   3e598:	81 f4       	brne	.+32     	; 0x3e5ba <netInit+0x3c>
   3e59a:	01 e0       	ldi	r16, 0x01	; 1
   3e59c:	12 e0       	ldi	r17, 0x02	; 2
   3e59e:	c5 e0       	ldi	r28, 0x05	; 5
   3e5a0:	d0 e0       	ldi	r29, 0x00	; 0
   3e5a2:	ce 01       	movw	r24, r28
   3e5a4:	9a d7       	rcall	.+3892   	; 0x3f4da <__eerd_byte_m2560>

		for(i = 0; i < EEPROM_SETTINGS_SIZE; i++)
			registerBuffer[i + 1] = eeprom_read_byte(EEPROM_DATA + i);
   3e5a6:	f8 01       	movw	r30, r16
   3e5a8:	81 93       	st	Z+, r24
   3e5aa:	8f 01       	movw	r16, r30
   3e5ac:	21 96       	adiw	r28, 0x01	; 1
   3e5ae:	c7 31       	cpi	r28, 0x17	; 23
   3e5b0:	d1 05       	cpc	r29, r1
   3e5b2:	b9 f7       	brne	.-18     	; 0x3e5a2 <netInit+0x24>
	/* Pull in altered network settings, if available,
	 * from AVR EEPROM (if signature bytes are set) */
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
		&& (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {

		for(i = 0; i < EEPROM_SETTINGS_SIZE; i++)
   3e5b4:	64 e7       	ldi	r22, 0x74	; 116
   3e5b6:	71 ee       	ldi	r23, 0xE1	; 225
   3e5b8:	02 c0       	rjmp	.+4      	; 0x3e5be <netInit+0x40>
			registerBuffer[i + 1] = eeprom_read_byte(EEPROM_DATA + i);

		DBG_NET(tracePGMlnNet(mDebugNet_EEPROM);)
   3e5ba:	62 e6       	ldi	r22, 0x62	; 98
   3e5bc:	71 ee       	ldi	r23, 0xE1	; 225
   3e5be:	84 e8       	ldi	r24, 0x84	; 132

	}
	DBG_NET(
   3e5c0:	91 ee       	ldi	r25, 0xE1	; 225
   3e5c2:	13 d4       	rcall	.+2086   	; 0x3edea <tracePGMln>
   3e5c4:	67 e5       	ldi	r22, 0x57	; 87
   3e5c6:	71 ee       	ldi	r23, 0xE1	; 225
   3e5c8:	84 e8       	ldi	r24, 0x84	; 132
   3e5ca:	91 ee       	ldi	r25, 0xE1	; 225
		else tracePGMlnNet(mDebugNet_BUILTIN);
	)


	DBG_NET(
   3e5cc:	0e d4       	rcall	.+2076   	; 0x3edea <tracePGMln>
   3e5ce:	cf e0       	ldi	r28, 0x0F	; 15
   3e5d0:	d2 e0       	ldi	r29, 0x02	; 2
   3e5d2:	1f e0       	ldi	r17, 0x0F	; 15
   3e5d4:	69 91       	ld	r22, Y+
   3e5d6:	70 e0       	ldi	r23, 0x00	; 0
   3e5d8:	80 e0       	ldi	r24, 0x00	; 0
   3e5da:	90 e0       	ldi	r25, 0x00	; 0
   3e5dc:	42 e0       	ldi	r20, 0x02	; 2
   3e5de:	36 d4       	rcall	.+2156   	; 0x3ee4c <tracehex>
   3e5e0:	12 31       	cpi	r17, 0x12	; 18
   3e5e2:	11 f0       	breq	.+4      	; 0x3e5e8 <netInit+0x6a>
   3e5e4:	8e e2       	ldi	r24, 0x2E	; 46
   3e5e6:	67 d4       	rcall	.+2254   	; 0x3eeb6 <putch>
   3e5e8:	1f 5f       	subi	r17, 0xFF	; 255
   3e5ea:	13 31       	cpi	r17, 0x13	; 19
   3e5ec:	99 f7       	brne	.-26     	; 0x3e5d4 <netInit+0x56>
   3e5ee:	6c e4       	ldi	r22, 0x4C	; 76
   3e5f0:	71 ee       	ldi	r23, 0xE1	; 225
   3e5f2:	84 e8       	ldi	r24, 0x84	; 132
   3e5f4:	91 ee       	ldi	r25, 0xE1	; 225
   3e5f6:	f9 d3       	rcall	.+2034   	; 0x3edea <tracePGMln>
   3e5f8:	c5 e0       	ldi	r28, 0x05	; 5
   3e5fa:	d2 e0       	ldi	r29, 0x02	; 2
   3e5fc:	15 e0       	ldi	r17, 0x05	; 5
   3e5fe:	69 91       	ld	r22, Y+
   3e600:	70 e0       	ldi	r23, 0x00	; 0
   3e602:	80 e0       	ldi	r24, 0x00	; 0
   3e604:	90 e0       	ldi	r25, 0x00	; 0
   3e606:	42 e0       	ldi	r20, 0x02	; 2
   3e608:	21 d4       	rcall	.+2114   	; 0x3ee4c <tracehex>
   3e60a:	18 30       	cpi	r17, 0x08	; 8
   3e60c:	11 f0       	breq	.+4      	; 0x3e612 <netInit+0x94>
   3e60e:	8e e2       	ldi	r24, 0x2E	; 46
   3e610:	52 d4       	rcall	.+2212   	; 0x3eeb6 <putch>
   3e612:	1f 5f       	subi	r17, 0xFF	; 255
   3e614:	19 30       	cpi	r17, 0x09	; 9
   3e616:	99 f7       	brne	.-26     	; 0x3e5fe <netInit+0x80>
   3e618:	61 e4       	ldi	r22, 0x41	; 65
   3e61a:	71 ee       	ldi	r23, 0xE1	; 225
   3e61c:	84 e8       	ldi	r24, 0x84	; 132
   3e61e:	91 ee       	ldi	r25, 0xE1	; 225
   3e620:	e4 d3       	rcall	.+1992   	; 0x3edea <tracePGMln>
   3e622:	c1 e0       	ldi	r28, 0x01	; 1
   3e624:	d2 e0       	ldi	r29, 0x02	; 2
   3e626:	01 e0       	ldi	r16, 0x01	; 1
   3e628:	69 91       	ld	r22, Y+
   3e62a:	70 e0       	ldi	r23, 0x00	; 0
   3e62c:	80 e0       	ldi	r24, 0x00	; 0
   3e62e:	90 e0       	ldi	r25, 0x00	; 0
   3e630:	42 e0       	ldi	r20, 0x02	; 2
   3e632:	0c d4       	rcall	.+2072   	; 0x3ee4c <tracehex>
   3e634:	04 30       	cpi	r16, 0x04	; 4
   3e636:	11 f0       	breq	.+4      	; 0x3e63c <netInit+0xbe>
   3e638:	8e e2       	ldi	r24, 0x2E	; 46
   3e63a:	3d d4       	rcall	.+2170   	; 0x3eeb6 <putch>
   3e63c:	0f 5f       	subi	r16, 0xFF	; 255
   3e63e:	05 30       	cpi	r16, 0x05	; 5
   3e640:	99 f7       	brne	.-26     	; 0x3e628 <netInit+0xaa>
   3e642:	66 e3       	ldi	r22, 0x36	; 54
   3e644:	71 ee       	ldi	r23, 0xE1	; 225
   3e646:	84 e8       	ldi	r24, 0x84	; 132
   3e648:	91 ee       	ldi	r25, 0xE1	; 225
   3e64a:	cf d3       	rcall	.+1950   	; 0x3edea <tracePGMln>
   3e64c:	c9 e0       	ldi	r28, 0x09	; 9
   3e64e:	d2 e0       	ldi	r29, 0x02	; 2
   3e650:	69 91       	ld	r22, Y+
   3e652:	70 e0       	ldi	r23, 0x00	; 0
   3e654:	80 e0       	ldi	r24, 0x00	; 0
   3e656:	90 e0       	ldi	r25, 0x00	; 0
   3e658:	42 e0       	ldi	r20, 0x02	; 2
   3e65a:	f8 d3       	rcall	.+2032   	; 0x3ee4c <tracehex>
   3e65c:	1e 30       	cpi	r17, 0x0E	; 14
   3e65e:	11 f0       	breq	.+4      	; 0x3e664 <netInit+0xe6>
   3e660:	8e e2       	ldi	r24, 0x2E	; 46
   3e662:	29 d4       	rcall	.+2130   	; 0x3eeb6 <putch>
   3e664:	1f 5f       	subi	r17, 0xFF	; 255
   3e666:	1f 30       	cpi	r17, 0x0F	; 15
   3e668:	99 f7       	brne	.-26     	; 0x3e650 <netInit+0xd2>
   3e66a:	00 e0       	ldi	r16, 0x00	; 0
   3e66c:	12 e0       	ldi	r17, 0x02	; 2
   3e66e:	c0 e0       	ldi	r28, 0x00	; 0
   3e670:	d0 e0       	ldi	r29, 0x00	; 0
   3e672:	f8 01       	movw	r30, r16
   3e674:	61 91       	ld	r22, Z+
   3e676:	8f 01       	movw	r16, r30
   3e678:	ce 01       	movw	r24, r28
   3e67a:	1c df       	rcall	.-456    	; 0x3e4b4 <spiWriteReg>
   3e67c:	21 96       	adiw	r28, 0x01	; 1
   3e67e:	cc 31       	cpi	r28, 0x1C	; 28
   3e680:	d1 05       	cpc	r29, r1
   3e682:	b9 f7       	brne	.-18     	; 0x3e672 <netInit+0xf4>
   3e684:	64 e2       	ldi	r22, 0x24	; 36
   3e686:	71 ee       	ldi	r23, 0xE1	; 225
   3e688:	84 e8       	ldi	r24, 0x84	; 132
   3e68a:	91 ee       	ldi	r25, 0xE1	; 225
   3e68c:	df 91       	pop	r29
   3e68e:	cf 91       	pop	r28
   3e690:	1f 91       	pop	r17
		}
	)

	/** Configure Wiznet chip. Network settings */
	for(i = 0; i < REGISTER_BLOCK_SIZE; i++)
		spiWriteReg(i, registerBuffer[i]);
   3e692:	0f 91       	pop	r16
   3e694:	aa c3       	rjmp	.+1876   	; 0x3edea <tracePGMln>

0003e696 <sockInit>:

uint16_t lastPacket = 0, highPacket = 0;


static void sockInit(uint16_t port)
{
   3e696:	cf 93       	push	r28
   3e698:	df 93       	push	r29
   3e69a:	ec 01       	movw	r28, r24
	DBG_TFTP(
   3e69c:	65 ec       	ldi	r22, 0xC5	; 197
   3e69e:	71 ee       	ldi	r23, 0xE1	; 225
   3e6a0:	8a e3       	ldi	r24, 0x3A	; 58
   3e6a2:	93 ee       	ldi	r25, 0xE3	; 227
   3e6a4:	a2 d3       	rcall	.+1860   	; 0x3edea <tracePGMln>
   3e6a6:	be 01       	movw	r22, r28
   3e6a8:	80 e0       	ldi	r24, 0x00	; 0
   3e6aa:	90 e0       	ldi	r25, 0x00	; 0
   3e6ac:	44 e0       	ldi	r20, 0x04	; 4
   3e6ae:	ce d3       	rcall	.+1948   	; 0x3ee4c <tracehex>
   3e6b0:	60 e1       	ldi	r22, 0x10	; 16
   3e6b2:	81 e0       	ldi	r24, 0x01	; 1
		tracePGMlnTftp(mDebugTftp_SOCK);
		tracenum(port);
	)

	spiWriteReg(REG_S3_CR, CR_CLOSE);
   3e6b4:	97 e0       	ldi	r25, 0x07	; 7
   3e6b6:	fe de       	rcall	.-516    	; 0x3e4b4 <spiWriteReg>
   3e6b8:	be 01       	movw	r22, r28
   3e6ba:	84 e0       	ldi	r24, 0x04	; 4
   3e6bc:	97 e0       	ldi	r25, 0x07	; 7

	do {
		// Write TFTP Port
		spiWriteWord(REG_S3_PORT0, port);
   3e6be:	13 df       	rcall	.-474    	; 0x3e4e6 <spiWriteWord>
   3e6c0:	62 e0       	ldi	r22, 0x02	; 2
   3e6c2:	80 e0       	ldi	r24, 0x00	; 0
   3e6c4:	97 e0       	ldi	r25, 0x07	; 7
   3e6c6:	f6 de       	rcall	.-532    	; 0x3e4b4 <spiWriteReg>
		// Write mode
		spiWriteReg(REG_S3_MR, MR_UDP);
   3e6c8:	61 e0       	ldi	r22, 0x01	; 1
   3e6ca:	81 e0       	ldi	r24, 0x01	; 1
   3e6cc:	97 e0       	ldi	r25, 0x07	; 7
   3e6ce:	f2 de       	rcall	.-540    	; 0x3e4b4 <spiWriteReg>
   3e6d0:	83 e0       	ldi	r24, 0x03	; 3
		// Open Socket
		spiWriteReg(REG_S3_CR, CR_OPEN);
   3e6d2:	97 e0       	ldi	r25, 0x07	; 7
   3e6d4:	19 df       	rcall	.-462    	; 0x3e508 <spiReadReg>
   3e6d6:	82 32       	cpi	r24, 0x22	; 34
   3e6d8:	21 f0       	breq	.+8      	; 0x3e6e2 <sockInit+0x4c>
   3e6da:	60 e1       	ldi	r22, 0x10	; 16

		// Read Status
		if(spiReadReg(REG_S3_SR) != SOCK_UDP)
   3e6dc:	81 e0       	ldi	r24, 0x01	; 1
   3e6de:	97 e0       	ldi	r25, 0x07	; 7
   3e6e0:	e9 de       	rcall	.-558    	; 0x3e4b4 <spiWriteReg>
   3e6e2:	83 e0       	ldi	r24, 0x03	; 3
   3e6e4:	97 e0       	ldi	r25, 0x07	; 7
   3e6e6:	10 df       	rcall	.-480    	; 0x3e508 <spiReadReg>
			// Close Socket if it wasn't initialized correctly
			spiWriteReg(REG_S3_CR, CR_CLOSE);
   3e6e8:	82 32       	cpi	r24, 0x22	; 34
   3e6ea:	31 f7       	brne	.-52     	; 0x3e6b8 <sockInit+0x22>
   3e6ec:	df 91       	pop	r29
   3e6ee:	cf 91       	pop	r28
   3e6f0:	08 95       	ret

0003e6f2 <processPacket>:
#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
#else
static uint8_t processPacket(void)
#endif
{
   3e6f2:	3f 92       	push	r3
   3e6f4:	4f 92       	push	r4
   3e6f6:	5f 92       	push	r5
   3e6f8:	6f 92       	push	r6
   3e6fa:	7f 92       	push	r7
   3e6fc:	8f 92       	push	r8
   3e6fe:	9f 92       	push	r9
   3e700:	af 92       	push	r10
   3e702:	bf 92       	push	r11
   3e704:	cf 92       	push	r12
   3e706:	df 92       	push	r13
   3e708:	ef 92       	push	r14
   3e70a:	ff 92       	push	r15
   3e70c:	0f 93       	push	r16
   3e70e:	1f 93       	push	r17
   3e710:	cf 93       	push	r28
   3e712:	df 93       	push	r29
   3e714:	cd b7       	in	r28, 0x3d	; 61
   3e716:	de b7       	in	r29, 0x3e	; 62
   3e718:	cc 50       	subi	r28, 0x0C	; 12
   3e71a:	d2 40       	sbci	r29, 0x02	; 2
   3e71c:	de bf       	out	0x3e, r29	; 62
   3e71e:	cd bf       	out	0x3d, r28	; 61
   3e720:	8c 01       	movw	r16, r24
	address_t writeAddr;
	// Transfer entire packet to RAM
	uint8_t* bufPtr = buffer;
	uint16_t count;

	DBG_TFTP(
   3e722:	6f e1       	ldi	r22, 0x1F	; 31
   3e724:	73 ee       	ldi	r23, 0xE3	; 227
   3e726:	8a e3       	ldi	r24, 0x3A	; 58
   3e728:	93 ee       	ldi	r25, 0xE3	; 227
   3e72a:	5f d3       	rcall	.+1726   	; 0x3edea <tracePGMln>
   3e72c:	b8 01       	movw	r22, r16
   3e72e:	80 e0       	ldi	r24, 0x00	; 0
   3e730:	90 e0       	ldi	r25, 0x00	; 0
   3e732:	44 e0       	ldi	r20, 0x04	; 4
   3e734:	8b d3       	rcall	.+1814   	; 0x3ee4c <tracehex>
   3e736:	01 15       	cp	r16, r1
   3e738:	18 40       	sbci	r17, 0x08	; 8
   3e73a:	28 f0       	brcs	.+10     	; 0x3e746 <processPacket+0x54>
   3e73c:	66 e1       	ldi	r22, 0x16	; 22
   3e73e:	73 ee       	ldi	r23, 0xE3	; 227
   3e740:	8a e3       	ldi	r24, 0x3A	; 58
   3e742:	93 ee       	ldi	r25, 0xE3	; 227
   3e744:	52 d3       	rcall	.+1700   	; 0x3edea <tracePGMln>
   3e746:	88 e2       	ldi	r24, 0x28	; 40
   3e748:	97 e0       	ldi	r25, 0x07	; 7
   3e74a:	f8 de       	rcall	.-528    	; 0x3e53c <spiReadWord>

		DBG_BTN(button();)
	)

	// Read data from chip to buffer
	readPointer = spiReadWord(REG_S3_RX_RD0);
   3e74c:	00 97       	sbiw	r24, 0x00	; 0
   3e74e:	11 f4       	brne	.+4      	; 0x3e754 <processPacket+0x62>
   3e750:	80 e0       	ldi	r24, 0x00	; 0
   3e752:	98 e7       	ldi	r25, 0x78	; 120
	DBG_TFTP_EX(
		tracePGMlnTftp(mDebugTftp_RPTR);
		tracenum(readPointer);
	)

	if(readPointer == 0) readPointer += S3_RX_START;
   3e754:	8e 01       	movw	r16, r28
   3e756:	0f 5f       	subi	r16, 0xFF	; 255
   3e758:	1f 4f       	sbci	r17, 0xFF	; 255
   3e75a:	6e 01       	movw	r12, r28
   3e75c:	e3 ef       	ldi	r30, 0xF3	; 243
   3e75e:	ce 1a       	sub	r12, r30
   3e760:	ed ef       	ldi	r30, 0xFD	; 253
   3e762:	de 0a       	sbc	r13, r30
   3e764:	0c 15       	cp	r16, r12
   3e766:	1d 05       	cpc	r17, r13
   3e768:	89 f0       	breq	.+34     	; 0x3e78c <processPacket+0x9a>
   3e76a:	7c 01       	movw	r14, r24

	for(count = TFTP_PACKET_MAX_SIZE; count--;) {
   3e76c:	ff ef       	ldi	r31, 0xFF	; 255
   3e76e:	ef 1a       	sub	r14, r31
   3e770:	ff 0a       	sbc	r15, r31
				tracePGMlnTftp(mDebugTftp_RPOS);
				tracenum(readPointer);
			}
		)

		*bufPtr++ = spiReadReg(readPointer++);
   3e772:	ca de       	rcall	.-620    	; 0x3e508 <spiReadReg>
   3e774:	f8 01       	movw	r30, r16
   3e776:	81 93       	st	Z+, r24
   3e778:	8f 01       	movw	r16, r30
   3e77a:	e1 14       	cp	r14, r1
   3e77c:	f0 e8       	ldi	r31, 0x80	; 128
   3e77e:	ff 06       	cpc	r15, r31
   3e780:	19 f4       	brne	.+6      	; 0x3e788 <processPacket+0x96>
   3e782:	e1 2c       	mov	r14, r1

		if(readPointer == S3_RX_END) readPointer = S3_RX_START;
   3e784:	78 e7       	ldi	r23, 0x78	; 120
   3e786:	f7 2e       	mov	r15, r23
   3e788:	c7 01       	movw	r24, r14
   3e78a:	ec cf       	rjmp	.-40     	; 0x3e764 <processPacket+0x72>
   3e78c:	bc 01       	movw	r22, r24
   3e78e:	88 e2       	ldi	r24, 0x28	; 40
   3e790:	97 e0       	ldi	r25, 0x07	; 7
   3e792:	a9 de       	rcall	.-686    	; 0x3e4e6 <spiWriteWord>
   3e794:	60 e4       	ldi	r22, 0x40	; 64
	}

	spiWriteWord(REG_S3_RX_RD0, readPointer);     // Write back new pointer
   3e796:	81 e0       	ldi	r24, 0x01	; 1
   3e798:	97 e0       	ldi	r25, 0x07	; 7
   3e79a:	8c de       	rcall	.-744    	; 0x3e4b4 <spiWriteReg>
   3e79c:	81 e0       	ldi	r24, 0x01	; 1
   3e79e:	97 e0       	ldi	r25, 0x07	; 7
	spiWriteReg(REG_S3_CR, CR_RECV);
   3e7a0:	b3 de       	rcall	.-666    	; 0x3e508 <spiReadReg>
   3e7a2:	81 11       	cpse	r24, r1
   3e7a4:	fb cf       	rjmp	.-10     	; 0x3e79c <processPacket+0xaa>
   3e7a6:	ce 01       	movw	r24, r28
   3e7a8:	01 96       	adiw	r24, 0x01	; 1

	while(spiReadReg(REG_S3_CR));
   3e7aa:	7c 01       	movw	r14, r24
   3e7ac:	0c e0       	ldi	r16, 0x0C	; 12
   3e7ae:	17 e0       	ldi	r17, 0x07	; 7
   3e7b0:	f7 01       	movw	r30, r14
   3e7b2:	61 91       	ld	r22, Z+
   3e7b4:	7f 01       	movw	r14, r30
   3e7b6:	c8 01       	movw	r24, r16
   3e7b8:	7d de       	rcall	.-774    	; 0x3e4b4 <spiWriteReg>
   3e7ba:	0f 5f       	subi	r16, 0xFF	; 255
   3e7bc:	1f 4f       	sbci	r17, 0xFF	; 255
   3e7be:	02 31       	cpi	r16, 0x12	; 18
	)

	// Set up return IP address and port
	uint8_t i;

	for(i = 0; i < 6; i++) spiWriteReg(REG_S3_DIPR0 + i, buffer[i]);
   3e7c0:	f7 e0       	ldi	r31, 0x07	; 7
   3e7c2:	1f 07       	cpc	r17, r31
   3e7c4:	a9 f7       	brne	.-22     	; 0x3e7b0 <processPacket+0xbe>
   3e7c6:	60 e0       	ldi	r22, 0x00	; 0
   3e7c8:	73 ee       	ldi	r23, 0xE3	; 227
   3e7ca:	8a e3       	ldi	r24, 0x3A	; 58
   3e7cc:	93 ee       	ldi	r25, 0xE3	; 227
   3e7ce:	0d d3       	rcall	.+1562   	; 0x3edea <tracePGMln>
   3e7d0:	af 80       	ldd	r10, Y+7	; 0x07
   3e7d2:	b1 2c       	mov	r11, r1
   3e7d4:	ba 2c       	mov	r11, r10
   3e7d6:	aa 24       	eor	r10, r10

	DBG_TFTP(tracePGMlnTftp(mDebugTftp_RADDR);)
   3e7d8:	88 85       	ldd	r24, Y+8	; 0x08
   3e7da:	a8 0e       	add	r10, r24
   3e7dc:	b1 1c       	adc	r11, r1
   3e7de:	09 85       	ldd	r16, Y+9	; 0x09
   3e7e0:	10 e0       	ldi	r17, 0x00	; 0
   3e7e2:	10 2f       	mov	r17, r16

	// Parse packet
	uint16_t tftpDataLen = (buffer[6] << 8) + buffer[7];
   3e7e4:	00 27       	eor	r16, r16
   3e7e6:	8a 85       	ldd	r24, Y+10	; 0x0a
   3e7e8:	08 0f       	add	r16, r24
   3e7ea:	11 1d       	adc	r17, r1
   3e7ec:	eb 84       	ldd	r14, Y+11	; 0x0b
   3e7ee:	f1 2c       	mov	r15, r1
   3e7f0:	fe 2c       	mov	r15, r14
	uint16_t tftpOpcode  = (buffer[8] << 8) + buffer[9];
   3e7f2:	ee 24       	eor	r14, r14
   3e7f4:	8c 85       	ldd	r24, Y+12	; 0x0c
   3e7f6:	e8 0e       	add	r14, r24
   3e7f8:	f1 1c       	adc	r15, r1
   3e7fa:	61 ef       	ldi	r22, 0xF1	; 241
   3e7fc:	72 ee       	ldi	r23, 0xE2	; 226
   3e7fe:	8a e3       	ldi	r24, 0x3A	; 58
	uint16_t tftpBlock   = (buffer[10] << 8) + buffer[11];
   3e800:	93 ee       	ldi	r25, 0xE3	; 227
   3e802:	f3 d2       	rcall	.+1510   	; 0x3edea <tracePGMln>
   3e804:	b7 01       	movw	r22, r14
   3e806:	80 e0       	ldi	r24, 0x00	; 0
   3e808:	90 e0       	ldi	r25, 0x00	; 0
   3e80a:	44 e0       	ldi	r20, 0x04	; 4
   3e80c:	1f d3       	rcall	.+1598   	; 0x3ee4c <tracehex>

	DBG_TFTP(
   3e80e:	83 ee       	ldi	r24, 0xE3	; 227
   3e810:	92 ee       	ldi	r25, 0xE2	; 226
   3e812:	c7 d2       	rcall	.+1422   	; 0x3eda2 <tracePGM>
   3e814:	b8 01       	movw	r22, r16
   3e816:	80 e0       	ldi	r24, 0x00	; 0
   3e818:	90 e0       	ldi	r25, 0x00	; 0
   3e81a:	44 e0       	ldi	r20, 0x04	; 4
   3e81c:	17 d3       	rcall	.+1582   	; 0x3ee4c <tracehex>
   3e81e:	81 ed       	ldi	r24, 0xD1	; 209
   3e820:	92 ee       	ldi	r25, 0xE2	; 226
   3e822:	bf d2       	rcall	.+1406   	; 0x3eda2 <tracePGM>
   3e824:	65 01       	movw	r12, r10
   3e826:	24 e0       	ldi	r18, 0x04	; 4
   3e828:	c2 1a       	sub	r12, r18
   3e82a:	d1 08       	sbc	r13, r1
   3e82c:	26 01       	movw	r4, r12
   3e82e:	61 2c       	mov	r6, r1
   3e830:	71 2c       	mov	r7, r1
   3e832:	44 e0       	ldi	r20, 0x04	; 4
   3e834:	c3 01       	movw	r24, r6
   3e836:	b2 01       	movw	r22, r4
   3e838:	09 d3       	rcall	.+1554   	; 0x3ee4c <tracehex>
   3e83a:	03 30       	cpi	r16, 0x03	; 3
   3e83c:	11 05       	cpc	r17, r1
   3e83e:	99 f4       	brne	.+38     	; 0x3e866 <processPacket+0x174>
   3e840:	89 ef       	ldi	r24, 0xF9	; 249
   3e842:	e8 16       	cp	r14, r24
   3e844:	81 e0       	ldi	r24, 0x01	; 1
   3e846:	f8 06       	cpc	r15, r24
   3e848:	60 f4       	brcc	.+24     	; 0x3e862 <processPacket+0x170>
   3e84a:	80 91 20 02 	lds	r24, 0x0220
   3e84e:	90 91 21 02 	lds	r25, 0x0221
   3e852:	e8 16       	cp	r14, r24
   3e854:	f9 06       	cpc	r15, r25
   3e856:	28 f0       	brcs	.+10     	; 0x3e862 <processPacket+0x170>
   3e858:	01 96       	adiw	r24, 0x01	; 1
		tracenum(tftpOpcode);
		tracePGM(mDebugTftp_DLEN);
		tracenum(tftpDataLen - (TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE));
	)

	if((tftpOpcode == TFTP_OPCODE_DATA)
   3e85a:	8e 15       	cp	r24, r14
   3e85c:	9f 05       	cpc	r25, r15
   3e85e:	08 f0       	brcs	.+2      	; 0x3e862 <processPacket+0x170>
		&& ((tftpBlock > MAX_ADDR / 0x200) || (tftpBlock < highPacket) || (tftpBlock > highPacket + 1)))
   3e860:	48 c0       	rjmp	.+144    	; 0x3e8f2 <processPacket+0x200>
   3e862:	00 e0       	ldi	r16, 0x00	; 0
   3e864:	10 e0       	ldi	r17, 0x00	; 0
   3e866:	95 e0       	ldi	r25, 0x05	; 5
   3e868:	a9 16       	cp	r10, r25
   3e86a:	92 e0       	ldi	r25, 0x02	; 2
   3e86c:	b9 06       	cpc	r11, r25
   3e86e:	08 f0       	brcs	.+2      	; 0x3e872 <processPacket+0x180>
   3e870:	0e c1       	rjmp	.+540    	; 0x3ea8e <processPacket+0x39c>
   3e872:	03 30       	cpi	r16, 0x03	; 3
   3e874:	11 05       	cpc	r17, r1
   3e876:	09 f4       	brne	.+2      	; 0x3e87a <processPacket+0x188>
   3e878:	42 c0       	rjmp	.+132    	; 0x3e8fe <processPacket+0x20c>
   3e87a:	68 f5       	brcc	.+90     	; 0x3e8d6 <processPacket+0x1e4>
   3e87c:	01 30       	cpi	r16, 0x01	; 1
   3e87e:	11 05       	cpc	r17, r1
   3e880:	a9 f1       	breq	.+106    	; 0x3e8ec <processPacket+0x1fa>
		tftpOpcode = TFTP_OPCODE_UKN;
   3e882:	02 30       	cpi	r16, 0x02	; 2
   3e884:	11 05       	cpc	r17, r1

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
   3e886:	09 f0       	breq	.+2      	; 0x3e88a <processPacket+0x198>
   3e888:	04 c1       	rjmp	.+520    	; 0x3ea92 <processPacket+0x3a0>
   3e88a:	5a d3       	rcall	.+1716   	; 0x3ef40 <resetTick>
   3e88c:	66 eb       	ldi	r22, 0xB6	; 182
   3e88e:	72 ee       	ldi	r23, 0xE2	; 226
   3e890:	8a e3       	ldi	r24, 0x3A	; 58

	uint8_t returnCode = ERROR_UNKNOWN;
	uint16_t packetLength;


	switch(tftpOpcode) {
   3e892:	93 ee       	ldi	r25, 0xE3	; 227
   3e894:	aa d2       	rcall	.+1364   	; 0x3edea <tracePGMln>
   3e896:	6f ef       	ldi	r22, 0xFF	; 255
   3e898:	82 e0       	ldi	r24, 0x02	; 2
   3e89a:	90 e0       	ldi	r25, 0x00	; 0
   3e89c:	26 d6       	rcall	.+3148   	; 0x3f4ea <__eewr_byte_m2560>
   3e89e:	80 91 28 02 	lds	r24, 0x0228
   3e8a2:	90 91 29 02 	lds	r25, 0x0229
   3e8a6:	f7 de       	rcall	.-530    	; 0x3e696 <sockInit>
   3e8a8:	6a e9       	ldi	r22, 0x9A	; 154
			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPRRQ);)
			break;

		case TFTP_OPCODE_WRQ: // Write request
			// Valid WRQ -> reset timer
			resetTick();
   3e8aa:	72 ee       	ldi	r23, 0xE2	; 226
   3e8ac:	8a e3       	ldi	r24, 0x3A	; 58

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPWRQ);)
   3e8ae:	93 ee       	ldi	r25, 0xE3	; 227
   3e8b0:	9c d2       	rcall	.+1336   	; 0x3edea <tracePGMln>
   3e8b2:	60 91 28 02 	lds	r22, 0x0228
   3e8b6:	70 91 29 02 	lds	r23, 0x0229

			// Flagging image as invalid since the flashing process has started
			eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_BAD_VALUE);
   3e8ba:	80 e0       	ldi	r24, 0x00	; 0
   3e8bc:	90 e0       	ldi	r25, 0x00	; 0
   3e8be:	44 e0       	ldi	r20, 0x04	; 4
   3e8c0:	c5 d2       	rcall	.+1418   	; 0x3ee4c <tracehex>
   3e8c2:	10 92 21 02 	sts	0x0221, r1

#if defined(RANDOM_TFTP_DATA_PORT)
			sockInit((buffer[4] << 8) | ~buffer[5]); // Generate a 'random' TID (RFC1350)
#else
			sockInit(tftpTransferPort);
   3e8c6:	10 92 20 02 	sts	0x0220, r1
   3e8ca:	10 92 23 02 	sts	0x0223, r1
   3e8ce:	10 92 22 02 	sts	0x0222, r1
#endif

			DBG_TFTP(
   3e8d2:	12 e0       	ldi	r17, 0x02	; 2
   3e8d4:	ee c0       	rjmp	.+476    	; 0x3eab2 <processPacket+0x3c0>
   3e8d6:	04 30       	cpi	r16, 0x04	; 4
   3e8d8:	11 05       	cpc	r17, r1
   3e8da:	09 f4       	brne	.+2      	; 0x3e8de <processPacket+0x1ec>
   3e8dc:	d1 c0       	rjmp	.+418    	; 0x3ea80 <processPacket+0x38e>
   3e8de:	05 30       	cpi	r16, 0x05	; 5
   3e8e0:	11 05       	cpc	r17, r1
   3e8e2:	09 f0       	breq	.+2      	; 0x3e8e6 <processPacket+0x1f4>
   3e8e4:	d6 c0       	rjmp	.+428    	; 0x3ea92 <processPacket+0x3a0>
   3e8e6:	62 e3       	ldi	r22, 0x32	; 50
   3e8e8:	72 ee       	ldi	r23, 0xE2	; 226
   3e8ea:	cc c0       	rjmp	.+408    	; 0x3ea84 <processPacket+0x392>
   3e8ec:	64 ec       	ldi	r22, 0xC4	; 196
#else
				tracenum(tftpTransferPort);
#endif
			)

			lastPacket = highPacket = 0;
   3e8ee:	72 ee       	ldi	r23, 0xE2	; 226
   3e8f0:	c9 c0       	rjmp	.+402    	; 0x3ea84 <processPacket+0x392>
   3e8f2:	e5 e0       	ldi	r30, 0x05	; 5
   3e8f4:	ae 16       	cp	r10, r30
   3e8f6:	e2 e0       	ldi	r30, 0x02	; 2
   3e8f8:	be 06       	cpc	r11, r30
   3e8fa:	08 f0       	brcs	.+2      	; 0x3e8fe <processPacket+0x20c>
   3e8fc:	c8 c0       	rjmp	.+400    	; 0x3ea8e <processPacket+0x39c>
			returnCode = ACK; // Send back acknowledge for packet 0
   3e8fe:	20 d3       	rcall	.+1600   	; 0x3ef40 <resetTick>
			break;
   3e900:	6b ea       	ldi	r22, 0xAB	; 171

	uint8_t returnCode = ERROR_UNKNOWN;
	uint16_t packetLength;


	switch(tftpOpcode) {
   3e902:	72 ee       	ldi	r23, 0xE2	; 226
   3e904:	8a e3       	ldi	r24, 0x3A	; 58
   3e906:	93 ee       	ldi	r25, 0xE3	; 227
   3e908:	70 d2       	rcall	.+1248   	; 0x3edea <tracePGMln>
   3e90a:	f0 92 23 02 	sts	0x0223, r15
   3e90e:	e0 92 22 02 	sts	0x0222, r14
			break;

		// Error signal
		case TFTP_OPCODE_ERROR:

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPERR);)
   3e912:	e1 e0       	ldi	r30, 0x01	; 1
   3e914:	ee 1a       	sub	r14, r30
   3e916:	f1 08       	sbc	r15, r1


	switch(tftpOpcode) {

		case TFTP_OPCODE_RRQ: // Read request
			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPRRQ);)
   3e918:	47 01       	movw	r8, r14
   3e91a:	a1 2c       	mov	r10, r1
   3e91c:	b1 2c       	mov	r11, r1

	if((tftpOpcode == TFTP_OPCODE_DATA)
		&& ((tftpBlock > MAX_ADDR / 0x200) || (tftpBlock < highPacket) || (tftpBlock > highPacket + 1)))
		tftpOpcode = TFTP_OPCODE_UKN;

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
   3e91e:	99 e0       	ldi	r25, 0x09	; 9
   3e920:	88 0c       	add	r8, r8
   3e922:	99 1c       	adc	r9, r9
   3e924:	aa 1c       	adc	r10, r10
   3e926:	bb 1c       	adc	r11, r11
   3e928:	9a 95       	dec	r25
			returnCode = ACK; // Send back acknowledge for packet 0
			break;

		case TFTP_OPCODE_DATA:
			// Valid Data Packet -> reset timer
			resetTick();
   3e92a:	d1 f7       	brne	.-12     	; 0x3e920 <processPacket+0x22e>
   3e92c:	aa 24       	eor	r10, r10

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPDATA);)
   3e92e:	bb 24       	eor	r11, r11
   3e930:	ee 0c       	add	r14, r14
   3e932:	ef 2c       	mov	r14, r15
   3e934:	ee 1c       	adc	r14, r14
   3e936:	ff 08       	sbc	r15, r15
   3e938:	f1 94       	neg	r15

			packetLength = tftpDataLen - (TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE);
			lastPacket = tftpBlock;
   3e93a:	c7 01       	movw	r24, r14
   3e93c:	a0 e0       	ldi	r26, 0x00	; 0
   3e93e:	b0 e0       	ldi	r27, 0x00	; 0
   3e940:	dc 01       	movw	r26, r24
#if defined(RAMPZ)
			writeAddr = (((address_t)((tftpBlock - 1)/0x80) << 16) | ((address_t)((tftpBlock - 1)%0x80) << 9));
   3e942:	99 27       	eor	r25, r25
   3e944:	88 27       	eor	r24, r24
   3e946:	88 2a       	or	r8, r24
   3e948:	99 2a       	or	r9, r25
   3e94a:	aa 2a       	or	r10, r26
   3e94c:	bb 2a       	or	r11, r27
   3e94e:	48 0c       	add	r4, r8
   3e950:	59 1c       	adc	r5, r9
   3e952:	6a 1c       	adc	r6, r10
   3e954:	7b 1c       	adc	r7, r11
   3e956:	f1 e0       	ldi	r31, 0x01	; 1
   3e958:	4f 16       	cp	r4, r31
   3e95a:	f0 ef       	ldi	r31, 0xF0	; 240
   3e95c:	5f 06       	cpc	r5, r31
   3e95e:	f3 e0       	ldi	r31, 0x03	; 3
   3e960:	6f 06       	cpc	r6, r31
   3e962:	71 04       	cpc	r7, r1
   3e964:	38 f0       	brcs	.+14     	; 0x3e974 <processPacket+0x282>
   3e966:	6c e8       	ldi	r22, 0x8C	; 140
   3e968:	72 ee       	ldi	r23, 0xE2	; 226
   3e96a:	8a e3       	ldi	r24, 0x3A	; 58
   3e96c:	93 ee       	ldi	r25, 0xE3	; 227
   3e96e:	3d d2       	rcall	.+1146   	; 0x3edea <tracePGMln>
   3e970:	13 e0       	ldi	r17, 0x03	; 3
   3e972:	9f c0       	rjmp	.+318    	; 0x3eab2 <processPacket+0x3c0>
   3e974:	61 e7       	ldi	r22, 0x71	; 113
   3e976:	72 ee       	ldi	r23, 0xE2	; 226
   3e978:	8a e3       	ldi	r24, 0x3A	; 58
   3e97a:	93 ee       	ldi	r25, 0xE3	; 227
   3e97c:	36 d2       	rcall	.+1132   	; 0x3edea <tracePGMln>
#else
			writeAddr = (address_t)((address_t)(tftpBlock - 1) << 9); // Flash write address for this block
#endif

			if((writeAddr + packetLength) > MAX_ADDR) {
   3e97e:	46 e0       	ldi	r20, 0x06	; 6
   3e980:	c5 01       	movw	r24, r10
   3e982:	b4 01       	movw	r22, r8
   3e984:	63 d2       	rcall	.+1222   	; 0x3ee4c <tracehex>
   3e986:	c1 14       	cp	r12, r1
   3e988:	22 e0       	ldi	r18, 0x02	; 2
   3e98a:	d2 06       	cpc	r13, r18
   3e98c:	10 f4       	brcc	.+4      	; 0x3e992 <processPacket+0x2a0>
   3e98e:	14 e0       	ldi	r17, 0x04	; 4
   3e990:	01 c0       	rjmp	.+2      	; 0x3e994 <processPacket+0x2a2>
   3e992:	12 e0       	ldi	r17, 0x02	; 2
   3e994:	cc 20       	and	r12, r12
				// Flash is full - abort with an error before a bootloader overwrite occurs
				// Application is now corrupt, so do not hand over.

				DBG_TFTP(tracePGMlnTftp(mDebugTftp_FULL);)
   3e996:	21 f0       	breq	.+8      	; 0x3e9a0 <processPacket+0x2ae>
   3e998:	8f ef       	ldi	r24, 0xFF	; 255
   3e99a:	c8 1a       	sub	r12, r24
   3e99c:	d8 0a       	sbc	r13, r24
   3e99e:	fa cf       	rjmp	.-12     	; 0x3e994 <processPacket+0x2a2>
   3e9a0:	66 e5       	ldi	r22, 0x56	; 86

				returnCode = ERROR_FULL;
   3e9a2:	72 ee       	ldi	r23, 0xE2	; 226
   3e9a4:	8a e3       	ldi	r24, 0x3A	; 58
			} else {

				DBG_TFTP(
   3e9a6:	93 ee       	ldi	r25, 0xE3	; 227
   3e9a8:	20 d2       	rcall	.+1088   	; 0x3edea <tracePGMln>
   3e9aa:	c6 01       	movw	r24, r12
   3e9ac:	a0 e0       	ldi	r26, 0x00	; 0
   3e9ae:	b0 e0       	ldi	r27, 0x00	; 0
   3e9b0:	44 e0       	ldi	r20, 0x04	; 4
   3e9b2:	bc 01       	movw	r22, r24
   3e9b4:	cd 01       	movw	r24, r26
   3e9b6:	4a d2       	rcall	.+1172   	; 0x3ee4c <tracehex>
   3e9b8:	81 14       	cp	r8, r1
   3e9ba:	91 04       	cpc	r9, r1
				uint8_t* pageBase = buffer + (UDP_HEADER_SIZE + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE); // Start of block data
				uint16_t offset = 0; // Block offset


				// Set the return code before packetLength gets rounded up
				if(packetLength < TFTP_DATA_SIZE) returnCode = FINAL_ACK;
   3e9bc:	a1 04       	cpc	r10, r1
   3e9be:	b1 04       	cpc	r11, r1
   3e9c0:	19 f4       	brne	.+6      	; 0x3e9c8 <processPacket+0x2d6>
   3e9c2:	ce 01       	movw	r24, r28
   3e9c4:	0d 96       	adiw	r24, 0x0d	; 13
   3e9c6:	93 d1       	rcall	.+806    	; 0x3ecee <validImage>
				else returnCode = ACK;
   3e9c8:	de 01       	movw	r26, r28

				// Round up packet length to a full flash sector size
				while(packetLength % SPM_PAGESIZE) packetLength++;
   3e9ca:	1d 96       	adiw	r26, 0x0d	; 13
   3e9cc:	20 e0       	ldi	r18, 0x00	; 0
   3e9ce:	30 e0       	ldi	r19, 0x00	; 0
   3e9d0:	33 24       	eor	r3, r3
   3e9d2:	33 94       	inc	r3
   3e9d4:	24 01       	movw	r4, r8

				DBG_TFTP(
   3e9d6:	35 01       	movw	r6, r10
   3e9d8:	91 e0       	ldi	r25, 0x01	; 1
   3e9da:	59 1a       	sub	r5, r25
   3e9dc:	61 08       	sbc	r6, r1
   3e9de:	71 08       	sbc	r7, r1
   3e9e0:	03 e0       	ldi	r16, 0x03	; 3
   3e9e2:	f5 e0       	ldi	r31, 0x05	; 5
   3e9e4:	ff 2e       	mov	r15, r31
   3e9e6:	81 e1       	ldi	r24, 0x11	; 17
   3e9e8:	e8 2e       	mov	r14, r24
   3e9ea:	2c 15       	cp	r18, r12
   3e9ec:	3d 05       	cpc	r19, r13
   3e9ee:	08 f0       	brcs	.+2      	; 0x3e9f2 <processPacket+0x300>
   3e9f0:	3b c0       	rjmp	.+118    	; 0x3ea68 <processPacket+0x376>
					tracePGMlnTftp(mDebugTftp_PLEN);
					tracenum(packetLength);
				)

				if(writeAddr == 0) {
   3e9f2:	c5 01       	movw	r24, r10
   3e9f4:	b4 01       	movw	r22, r8
   3e9f6:	62 0f       	add	r22, r18
   3e9f8:	73 1f       	adc	r23, r19
   3e9fa:	81 1d       	adc	r24, r1
					// First sector - validate
					if(!validImage(pageBase)) {
   3e9fc:	91 1d       	adc	r25, r1
   3e9fe:	e1 e0       	ldi	r30, 0x01	; 1
   3ea00:	f0 e0       	ldi	r31, 0x00	; 0
   3ea02:	ec 0f       	add	r30, r28
   3ea04:	fd 1f       	adc	r31, r29
   3ea06:	e2 0f       	add	r30, r18
					}
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
   3ea08:	f3 1f       	adc	r31, r19
   3ea0a:	45 85       	ldd	r20, Z+13	; 0x0d
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
					boot_page_fill(writeAddr + offset, writeValue);
   3ea0c:	50 e0       	ldi	r21, 0x00	; 0
   3ea0e:	54 2f       	mov	r21, r20
					)

					offset += 2;

					if(offset % SPM_PAGESIZE == 0) {
						boot_page_erase(writeAddr + offset - SPM_PAGESIZE);
   3ea10:	44 27       	eor	r20, r20
   3ea12:	ec 91       	ld	r30, X
   3ea14:	4e 2b       	or	r20, r30
   3ea16:	0a 01       	movw	r0, r20
   3ea18:	fb 01       	movw	r30, r22
   3ea1a:	80 93 5b 00 	sts	0x005B, r24
						boot_spm_busy_wait();
						boot_page_write(writeAddr + offset - SPM_PAGESIZE);
   3ea1e:	30 92 57 00 	sts	0x0057, r3
						boot_spm_busy_wait();
#if defined(RWWSRE)
						// Reenable read access to flash
						boot_rww_enable();
   3ea22:	e8 95       	spm
   3ea24:	11 24       	eor	r1, r1
					}
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
   3ea26:	2e 5f       	subi	r18, 0xFE	; 254
   3ea28:	3f 4f       	sbci	r19, 0xFF	; 255
   3ea2a:	21 11       	cpse	r18, r1
   3ea2c:	1b c0       	rjmp	.+54     	; 0x3ea64 <processPacket+0x372>
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
					boot_page_fill(writeAddr + offset, writeValue);
   3ea2e:	b3 01       	movw	r22, r6
   3ea30:	a2 01       	movw	r20, r4
   3ea32:	42 0f       	add	r20, r18
   3ea34:	53 1f       	adc	r21, r19
   3ea36:	61 1d       	adc	r22, r1
   3ea38:	71 1d       	adc	r23, r1
   3ea3a:	fa 01       	movw	r30, r20
   3ea3c:	60 93 5b 00 	sts	0x005B, r22
   3ea40:	00 93 57 00 	sts	0x0057, r16
   3ea44:	e8 95       	spm
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
   3ea46:	07 b6       	in	r0, 0x37	; 55
   3ea48:	00 fc       	sbrc	r0, 0
   3ea4a:	fd cf       	rjmp	.-6      	; 0x3ea46 <processPacket+0x354>
   3ea4c:	fa 01       	movw	r30, r20
   3ea4e:	60 93 5b 00 	sts	0x005B, r22
					boot_page_fill(writeAddr + offset, writeValue);
   3ea52:	f0 92 57 00 	sts	0x0057, r15
   3ea56:	e8 95       	spm
   3ea58:	07 b6       	in	r0, 0x37	; 55
   3ea5a:	00 fc       	sbrc	r0, 0
   3ea5c:	fd cf       	rjmp	.-6      	; 0x3ea58 <processPacket+0x366>
   3ea5e:	e0 92 57 00 	sts	0x0057, r14
							tracePGM(mDebugTftp_OFFSET);
							tracenum(writeAddr + offset);
						}
					)

					offset += 2;
   3ea62:	e8 95       	spm
   3ea64:	12 96       	adiw	r26, 0x02	; 2

					if(offset % SPM_PAGESIZE == 0) {
   3ea66:	c1 cf       	rjmp	.-126    	; 0x3e9ea <processPacket+0x2f8>
   3ea68:	14 30       	cpi	r17, 0x04	; 4
						boot_page_erase(writeAddr + offset - SPM_PAGESIZE);
   3ea6a:	19 f5       	brne	.+70     	; 0x3eab2 <processPacket+0x3c0>
   3ea6c:	64 e4       	ldi	r22, 0x44	; 68
   3ea6e:	72 ee       	ldi	r23, 0xE2	; 226
   3ea70:	8a e3       	ldi	r24, 0x3A	; 58
   3ea72:	93 ee       	ldi	r25, 0xE3	; 227
   3ea74:	ba d1       	rcall	.+884    	; 0x3edea <tracePGMln>
   3ea76:	6e ee       	ldi	r22, 0xEE	; 238
   3ea78:	82 e0       	ldi	r24, 0x02	; 2
   3ea7a:	90 e0       	ldi	r25, 0x00	; 0
   3ea7c:	36 d5       	rcall	.+2668   	; 0x3f4ea <__eewr_byte_m2560>
   3ea7e:	19 c0       	rjmp	.+50     	; 0x3eab2 <processPacket+0x3c0>
   3ea80:	68 e3       	ldi	r22, 0x38	; 56
						boot_spm_busy_wait();
   3ea82:	72 ee       	ldi	r23, 0xE2	; 226
   3ea84:	8a e3       	ldi	r24, 0x3A	; 58
   3ea86:	93 ee       	ldi	r25, 0xE3	; 227
						boot_page_write(writeAddr + offset - SPM_PAGESIZE);
   3ea88:	b0 d1       	rcall	.+864    	; 0x3edea <tracePGMln>
   3ea8a:	10 e0       	ldi	r17, 0x00	; 0
   3ea8c:	12 c0       	rjmp	.+36     	; 0x3eab2 <processPacket+0x3c0>
   3ea8e:	00 e0       	ldi	r16, 0x00	; 0
   3ea90:	10 e0       	ldi	r17, 0x00	; 0
   3ea92:	62 e2       	ldi	r22, 0x22	; 34
						boot_spm_busy_wait();
   3ea94:	72 ee       	ldi	r23, 0xE2	; 226
   3ea96:	8a e3       	ldi	r24, 0x3A	; 58
   3ea98:	93 ee       	ldi	r25, 0xE3	; 227
#if defined(RWWSRE)
						// Reenable read access to flash
						boot_rww_enable();
   3ea9a:	a7 d1       	rcall	.+846    	; 0x3edea <tracePGMln>
   3ea9c:	b8 01       	movw	r22, r16
   3ea9e:	80 e0       	ldi	r24, 0x00	; 0
   3eaa0:	90 e0       	ldi	r25, 0x00	; 0
   3eaa2:	44 e0       	ldi	r20, 0x04	; 4
#endif
					}
				}

				if(returnCode == FINAL_ACK) {
   3eaa4:	d3 d1       	rcall	.+934    	; 0x3ee4c <tracehex>
   3eaa6:	80 91 28 02 	lds	r24, 0x0228
					// Flash is complete
					// Hand over to application

					DBG_TFTP(tracePGMlnTftp(mDebugTftp_DONE);)
   3eaaa:	90 91 29 02 	lds	r25, 0x0229
   3eaae:	f3 dd       	rcall	.-1050   	; 0x3e696 <sockInit>
   3eab0:	11 e0       	ldi	r17, 0x01	; 1
   3eab2:	81 2f       	mov	r24, r17

					// Flag the image as valid since we received the last packet
					eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_OK_VALUE);
   3eab4:	c4 5f       	subi	r28, 0xF4	; 244
   3eab6:	dd 4f       	sbci	r29, 0xFD	; 253
   3eab8:	de bf       	out	0x3e, r29	; 62
   3eaba:	cd bf       	out	0x3d, r28	; 61
   3eabc:	df 91       	pop	r29
   3eabe:	cf 91       	pop	r28
			break;

		// Acknowledgment
		case TFTP_OPCODE_ACK:

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPACK);)
   3eac0:	1f 91       	pop	r17
   3eac2:	0f 91       	pop	r16
			break;

		// Error signal
		case TFTP_OPCODE_ERROR:

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPERR);)
   3eac4:	ff 90       	pop	r15
   3eac6:	ef 90       	pop	r14
   3eac8:	df 90       	pop	r13
   3eaca:	cf 90       	pop	r12
		tftpOpcode = TFTP_OPCODE_UKN;

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
		tftpOpcode = TFTP_OPCODE_UKN;

	uint8_t returnCode = ERROR_UNKNOWN;
   3eacc:	bf 90       	pop	r11
		case TFTP_OPCODE_ERROR:

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPERR);)

			/* FIXME: Resetting might be needed here too */
			break;
   3eace:	af 90       	pop	r10
	if((tftpOpcode == TFTP_OPCODE_DATA)
		&& ((tftpBlock > MAX_ADDR / 0x200) || (tftpBlock < highPacket) || (tftpBlock > highPacket + 1)))
		tftpOpcode = TFTP_OPCODE_UKN;

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
		tftpOpcode = TFTP_OPCODE_UKN;
   3ead0:	9f 90       	pop	r9
   3ead2:	8f 90       	pop	r8

			/* FIXME: Resetting might be needed here too */
			break;

		default:
			DBG_TFTP(
   3ead4:	7f 90       	pop	r7
   3ead6:	6f 90       	pop	r6
   3ead8:	5f 90       	pop	r5
   3eada:	4f 90       	pop	r4
   3eadc:	3f 90       	pop	r3
   3eade:	08 95       	ret

0003eae0 <tftpInit>:

/**
 * Initializes the network controller
 */
void tftpInit(void)
{
   3eae0:	cf 93       	push	r28
	// Open socket
	sockInit(TFTP_PORT);
   3eae2:	85 e4       	ldi	r24, 0x45	; 69
   3eae4:	90 e0       	ldi	r25, 0x00	; 0
   3eae6:	d7 dd       	rcall	.-1106   	; 0x3e696 <sockInit>
   3eae8:	87 e1       	ldi	r24, 0x17	; 23

#if defined(RANDOM_TFTP_DATA_PORT)
#else
	if(eeprom_read_byte(EEPROM_SIG_3) == EEPROM_SIG_3_VALUE)
   3eaea:	90 e0       	ldi	r25, 0x00	; 0
   3eaec:	f6 d4       	rcall	.+2540   	; 0x3f4da <__eerd_byte_m2560>
   3eaee:	8b 3b       	cpi	r24, 0xBB	; 187
   3eaf0:	91 f4       	brne	.+36     	; 0x3eb16 <tftpInit+0x36>
   3eaf2:	89 e1       	ldi	r24, 0x19	; 25
   3eaf4:	90 e0       	ldi	r25, 0x00	; 0
		tftpTransferPort = ((eeprom_read_byte(EEPROM_PORT + 1) << 8) + eeprom_read_byte(EEPROM_PORT));
   3eaf6:	f1 d4       	rcall	.+2530   	; 0x3f4da <__eerd_byte_m2560>
   3eaf8:	c8 2f       	mov	r28, r24
   3eafa:	88 e1       	ldi	r24, 0x18	; 24
   3eafc:	90 e0       	ldi	r25, 0x00	; 0
   3eafe:	ed d4       	rcall	.+2522   	; 0x3f4da <__eerd_byte_m2560>
   3eb00:	2c 2f       	mov	r18, r28
   3eb02:	30 e0       	ldi	r19, 0x00	; 0
   3eb04:	32 2f       	mov	r19, r18
   3eb06:	22 27       	eor	r18, r18
   3eb08:	28 0f       	add	r18, r24
   3eb0a:	31 1d       	adc	r19, r1
   3eb0c:	30 93 29 02 	sts	0x0229, r19
   3eb10:	20 93 28 02 	sts	0x0228, r18
   3eb14:	06 c0       	rjmp	.+12     	; 0x3eb22 <tftpInit+0x42>
   3eb16:	89 e7       	ldi	r24, 0x79	; 121
   3eb18:	97 eb       	ldi	r25, 0xB7	; 183
   3eb1a:	90 93 29 02 	sts	0x0229, r25
	else
		tftpTransferPort = TFTP_DATA_PORT;
   3eb1e:	80 93 28 02 	sts	0x0228, r24
   3eb22:	66 ee       	ldi	r22, 0xE6	; 230
   3eb24:	71 ee       	ldi	r23, 0xE1	; 225
   3eb26:	8a e3       	ldi	r24, 0x3A	; 58
   3eb28:	93 ee       	ldi	r25, 0xE3	; 227
#endif

	DBG_TFTP(
   3eb2a:	5f d1       	rcall	.+702    	; 0x3edea <tracePGMln>
   3eb2c:	6a ed       	ldi	r22, 0xDA	; 218
   3eb2e:	71 ee       	ldi	r23, 0xE1	; 225
   3eb30:	8a e3       	ldi	r24, 0x3A	; 58
   3eb32:	93 ee       	ldi	r25, 0xE3	; 227
   3eb34:	5a d1       	rcall	.+692    	; 0x3edea <tracePGMln>
   3eb36:	60 91 28 02 	lds	r22, 0x0228
   3eb3a:	70 91 29 02 	lds	r23, 0x0229
   3eb3e:	80 e0       	ldi	r24, 0x00	; 0
   3eb40:	90 e0       	ldi	r25, 0x00	; 0
   3eb42:	44 e0       	ldi	r20, 0x04	; 4
   3eb44:	cf 91       	pop	r28
   3eb46:	82 c1       	rjmp	.+772    	; 0x3ee4c <tracehex>

0003eb48 <tftpPoll>:

/**
 * Looks for a connection
 */
uint8_t tftpPoll(void)
{
   3eb48:	af 92       	push	r10
   3eb4a:	bf 92       	push	r11
   3eb4c:	cf 92       	push	r12
   3eb4e:	df 92       	push	r13
   3eb50:	ef 92       	push	r14
   3eb52:	ff 92       	push	r15
   3eb54:	0f 93       	push	r16
   3eb56:	1f 93       	push	r17
   3eb58:	cf 93       	push	r28
   3eb5a:	df 93       	push	r29
   3eb5c:	cd b7       	in	r28, 0x3d	; 61
   3eb5e:	de b7       	in	r29, 0x3e	; 62
   3eb60:	c4 56       	subi	r28, 0x64	; 100
   3eb62:	d1 09       	sbc	r29, r1
   3eb64:	de bf       	out	0x3e, r29	; 62
   3eb66:	cd bf       	out	0x3d, r28	; 61
	uint8_t response = ACK;
	// Get the size of the recieved data
	uint16_t packetSize = spiReadWord(REG_S3_RX_RSR0);
   3eb68:	86 e2       	ldi	r24, 0x26	; 38
   3eb6a:	97 e0       	ldi	r25, 0x07	; 7
   3eb6c:	e7 dc       	rcall	.-1586   	; 0x3e53c <spiReadWord>
   3eb6e:	89 2b       	or	r24, r25
// 			_delay_ms(400);
// 			packetSize = spiReadWord(REG_S3_RX_RSR0);
// 		}
// 	} while (packetSize != incSize);

	if(packetSize) {
   3eb70:	11 f4       	brne	.+4      	; 0x3eb76 <tftpPoll+0x2e>
   3eb72:	81 e0       	ldi	r24, 0x01	; 1
		// Complete
		return(0);
	}

	// Tftp continues
	return(1);
   3eb74:	ad c0       	rjmp	.+346    	; 0x3ecd0 <tftpPoll+0x188>
   3eb76:	81 e0       	ldi	r24, 0x01	; 1
// 			packetSize = spiReadWord(REG_S3_RX_RSR0);
// 		}
// 	} while (packetSize != incSize);

	if(packetSize) {
		tftpFlashing = TRUE;
   3eb78:	80 93 2b 02 	sts	0x022B, r24
   3eb7c:	82 e0       	ldi	r24, 0x02	; 2

		while((spiReadReg(REG_S3_IR) & IR_RECV)) {
   3eb7e:	97 e0       	ldi	r25, 0x07	; 7
   3eb80:	c3 dc       	rcall	.-1658   	; 0x3e508 <spiReadReg>
   3eb82:	82 ff       	sbrs	r24, 2
   3eb84:	0e c0       	rjmp	.+28     	; 0x3eba2 <tftpPoll+0x5a>
   3eb86:	64 e0       	ldi	r22, 0x04	; 4
   3eb88:	82 e0       	ldi	r24, 0x02	; 2
			spiWriteReg(REG_S3_IR, IR_RECV);
   3eb8a:	97 e0       	ldi	r25, 0x07	; 7
   3eb8c:	93 dc       	rcall	.-1754   	; 0x3e4b4 <spiWriteReg>
   3eb8e:	2f ef       	ldi	r18, 0xFF	; 255
   3eb90:	37 e8       	ldi	r19, 0x87	; 135
   3eb92:	83 e1       	ldi	r24, 0x13	; 19
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
   3eb94:	21 50       	subi	r18, 0x01	; 1
   3eb96:	30 40       	sbci	r19, 0x00	; 0
   3eb98:	80 40       	sbci	r24, 0x00	; 0
   3eb9a:	e1 f7       	brne	.-8      	; 0x3eb94 <tftpPoll+0x4c>
   3eb9c:	00 c0       	rjmp	.+0      	; 0x3eb9e <tftpPoll+0x56>
   3eb9e:	00 00       	nop
   3eba0:	ed cf       	rjmp	.-38     	; 0x3eb7c <tftpPoll+0x34>
   3eba2:	86 e2       	ldi	r24, 0x26	; 38
   3eba4:	97 e0       	ldi	r25, 0x07	; 7
   3eba6:	ca dc       	rcall	.-1644   	; 0x3e53c <spiReadWord>
			_delay_ms(TFTP_PACKET_DELAY);
		}

		// Process Packet and get TFTP response code
#if (DEBUG_TFTP > 0)
		packetSize = spiReadWord(REG_S3_RX_RSR0);
   3eba8:	a4 dd       	rcall	.-1208   	; 0x3e6f2 <processPacket>
   3ebaa:	f8 2e       	mov	r15, r24
   3ebac:	84 e2       	ldi	r24, 0x24	; 36
   3ebae:	97 e0       	ldi	r25, 0x07	; 7
		response = processPacket(packetSize);
   3ebb0:	c5 dc       	rcall	.-1654   	; 0x3e53c <spiReadWord>
   3ebb2:	8c 01       	movw	r16, r24
   3ebb4:	18 5a       	subi	r17, 0xA8	; 168
	uint8_t txBuffer[100];
	uint8_t* txPtr = txBuffer;
	uint8_t packetLength;
	uint16_t writePointer;

	writePointer = spiReadWord(REG_S3_TX_WR0) + S3_TX_START;
   3ebb6:	92 e0       	ldi	r25, 0x02	; 2
   3ebb8:	f9 16       	cp	r15, r25
   3ebba:	c9 f1       	breq	.+114    	; 0x3ec2e <tftpPoll+0xe6>
   3ebbc:	9f 15       	cp	r25, r15
   3ebbe:	20 f0       	brcs	.+8      	; 0x3ebc8 <tftpPoll+0x80>
   3ebc0:	e1 e0       	ldi	r30, 0x01	; 1

	switch(response) {
   3ebc2:	fe 16       	cp	r15, r30
   3ebc4:	d1 f0       	breq	.+52     	; 0x3ebfa <tftpPoll+0xb2>
   3ebc6:	07 c0       	rjmp	.+14     	; 0x3ebd6 <tftpPoll+0x8e>
   3ebc8:	f3 e0       	ldi	r31, 0x03	; 3
   3ebca:	ff 16       	cp	r15, r31
   3ebcc:	19 f1       	breq	.+70     	; 0x3ec14 <tftpPoll+0xcc>
   3ebce:	24 e0       	ldi	r18, 0x04	; 4
   3ebd0:	f2 16       	cp	r15, r18
   3ebd2:	09 f4       	brne	.+2      	; 0x3ebd6 <tftpPoll+0x8e>
   3ebd4:	7a c0       	rjmp	.+244    	; 0x3ecca <tftpPoll+0x182>
   3ebd6:	43 ea       	ldi	r20, 0xA3	; 163
   3ebd8:	51 ee       	ldi	r21, 0xE1	; 225
   3ebda:	60 e0       	ldi	r22, 0x00	; 0
   3ebdc:	70 e0       	ldi	r23, 0x00	; 0
   3ebde:	6d 5f       	subi	r22, 0xFD	; 253
   3ebe0:	7f 4f       	sbci	r23, 0xFF	; 255

		case ERROR_UNKNOWN:
			// Send unknown error packet
			packetLength = TFTP_UNKNOWN_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_unknown_error_packet, packetLength);
   3ebe2:	2a e0       	ldi	r18, 0x0A	; 10
   3ebe4:	30 e0       	ldi	r19, 0x00	; 0
   3ebe6:	ce 01       	movw	r24, r28
   3ebe8:	01 96       	adiw	r24, 0x01	; 1
   3ebea:	6e d4       	rcall	.+2268   	; 0x3f4c8 <memcpy_PF>
   3ebec:	8a e0       	ldi	r24, 0x0A	; 10
   3ebee:	fe 01       	movw	r30, r28
   3ebf0:	31 96       	adiw	r30, 0x01	; 1
   3ebf2:	6f 01       	movw	r12, r30
   3ebf4:	e8 2e       	mov	r14, r24
   3ebf6:	ee 0e       	add	r14, r30
   3ebf8:	4a c0       	rjmp	.+148    	; 0x3ec8e <tftpPoll+0x146>
	switch(response) {
		default:

		case ERROR_UNKNOWN:
			// Send unknown error packet
			packetLength = TFTP_UNKNOWN_ERROR_LEN;
   3ebfa:	48 eb       	ldi	r20, 0xB8	; 184
	txPtr = txBuffer;

	while(packetLength--) {
		spiWriteReg(writePointer++, *txPtr++);

		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
   3ebfc:	51 ee       	ldi	r21, 0xE1	; 225
   3ebfe:	60 e0       	ldi	r22, 0x00	; 0
   3ec00:	70 e0       	ldi	r23, 0x00	; 0
   3ec02:	6d 5f       	subi	r22, 0xFD	; 253
   3ec04:	7f 4f       	sbci	r23, 0xFF	; 255
   3ec06:	2c e0       	ldi	r18, 0x0C	; 12

		case ERROR_INVALID:
			// Send invalid opcode packet
			packetLength = TFTP_OPCODE_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_opcode_error_packet, packetLength);
   3ec08:	30 e0       	ldi	r19, 0x00	; 0
   3ec0a:	ce 01       	movw	r24, r28
   3ec0c:	01 96       	adiw	r24, 0x01	; 1
   3ec0e:	5c d4       	rcall	.+2232   	; 0x3f4c8 <memcpy_PF>
   3ec10:	8c e0       	ldi	r24, 0x0C	; 12
   3ec12:	ed cf       	rjmp	.-38     	; 0x3ebee <tftpPoll+0xa6>
   3ec14:	4e ea       	ldi	r20, 0xAE	; 174
   3ec16:	51 ee       	ldi	r21, 0xE1	; 225
   3ec18:	60 e0       	ldi	r22, 0x00	; 0
   3ec1a:	70 e0       	ldi	r23, 0x00	; 0
   3ec1c:	6d 5f       	subi	r22, 0xFD	; 253
   3ec1e:	7f 4f       	sbci	r23, 0xFF	; 255
#endif
			break;

		case ERROR_INVALID:
			// Send invalid opcode packet
			packetLength = TFTP_OPCODE_ERROR_LEN;
   3ec20:	29 e0       	ldi	r18, 0x09	; 9
   3ec22:	30 e0       	ldi	r19, 0x00	; 0

		case ERROR_FULL:
			// Send unknown error packet
			packetLength = TFTP_FULL_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_full_error_packet, packetLength);
   3ec24:	ce 01       	movw	r24, r28
   3ec26:	01 96       	adiw	r24, 0x01	; 1
   3ec28:	4f d4       	rcall	.+2206   	; 0x3f4c8 <memcpy_PF>
   3ec2a:	89 e0       	ldi	r24, 0x09	; 9
   3ec2c:	e0 cf       	rjmp	.-64     	; 0x3ebee <tftpPoll+0xa6>
   3ec2e:	80 91 22 02 	lds	r24, 0x0222
   3ec32:	90 91 23 02 	lds	r25, 0x0223
   3ec36:	20 91 20 02 	lds	r18, 0x0220
   3ec3a:	30 91 21 02 	lds	r19, 0x0221
#endif
			break;

		case ERROR_FULL:
			// Send unknown error packet
			packetLength = TFTP_FULL_ERROR_LEN;
   3ec3e:	28 17       	cp	r18, r24
			memcpy_P(txBuffer, tftp_full_error_packet, packetLength);
#endif
			break;

		case ACK:
			if(lastPacket > highPacket) highPacket = lastPacket;
   3ec40:	39 07       	cpc	r19, r25
   3ec42:	20 f4       	brcc	.+8      	; 0x3ec4c <tftpPoll+0x104>
   3ec44:	90 93 21 02 	sts	0x0221, r25
   3ec48:	80 93 20 02 	sts	0x0220, r24
   3ec4c:	69 e1       	ldi	r22, 0x19	; 25
   3ec4e:	72 ee       	ldi	r23, 0xE2	; 226
   3ec50:	8a e3       	ldi	r24, 0x3A	; 58
   3ec52:	93 ee       	ldi	r25, 0xE3	; 227
   3ec54:	ca d0       	rcall	.+404    	; 0x3edea <tracePGMln>
   3ec56:	19 82       	std	Y+1, r1	; 0x01
   3ec58:	84 e0       	ldi	r24, 0x04	; 4
   3ec5a:	8a 83       	std	Y+2, r24	; 0x02
   3ec5c:	80 91 22 02 	lds	r24, 0x0222

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_SACK);)
   3ec60:	90 91 23 02 	lds	r25, 0x0223
   3ec64:	9b 83       	std	Y+3, r25	; 0x03
   3ec66:	8c 83       	std	Y+4, r24	; 0x04
   3ec68:	84 e0       	ldi	r24, 0x04	; 4
				if(response == FINAL_ACK)
					tracePGMlnTftp(mDebugTftp_SFACK);
			)

			packetLength = 4;
			*txPtr++ = TFTP_OPCODE_ACK >> 8;
   3ec6a:	c1 cf       	rjmp	.-126    	; 0x3ebee <tftpPoll+0xa6>
			*txPtr++ = TFTP_OPCODE_ACK & 0xff;
   3ec6c:	f6 01       	movw	r30, r12
   3ec6e:	61 91       	ld	r22, Z+
			// lastPacket is block code
			*txPtr++ = lastPacket >> 8;
   3ec70:	6f 01       	movw	r12, r30
   3ec72:	58 01       	movw	r10, r16
   3ec74:	ff ef       	ldi	r31, 0xFF	; 255
   3ec76:	af 1a       	sub	r10, r31
   3ec78:	bf 0a       	sbc	r11, r31
			*txPtr = lastPacket & 0xff;
   3ec7a:	c8 01       	movw	r24, r16
			DBG_TFTP(
				if(response == FINAL_ACK)
					tracePGMlnTftp(mDebugTftp_SFACK);
			)

			packetLength = 4;
   3ec7c:	1b dc       	rcall	.-1994   	; 0x3e4b4 <spiWriteReg>
   3ec7e:	a1 14       	cp	r10, r1
	}

	txPtr = txBuffer;

	while(packetLength--) {
		spiWriteReg(writePointer++, *txPtr++);
   3ec80:	20 e6       	ldi	r18, 0x60	; 96
   3ec82:	b2 06       	cpc	r11, r18
   3ec84:	19 f4       	brne	.+6      	; 0x3ec8c <tftpPoll+0x144>
   3ec86:	a1 2c       	mov	r10, r1
   3ec88:	f8 e5       	ldi	r31, 0x58	; 88
   3ec8a:	bf 2e       	mov	r11, r31
   3ec8c:	85 01       	movw	r16, r10
   3ec8e:	ec 10       	cpse	r14, r12
   3ec90:	ed cf       	rjmp	.-38     	; 0x3ec6c <tftpPoll+0x124>
   3ec92:	b8 01       	movw	r22, r16

		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
   3ec94:	78 55       	subi	r23, 0x58	; 88
   3ec96:	84 e2       	ldi	r24, 0x24	; 36
   3ec98:	97 e0       	ldi	r25, 0x07	; 7
   3ec9a:	25 dc       	rcall	.-1974   	; 0x3e4e6 <spiWriteWord>
   3ec9c:	60 e2       	ldi	r22, 0x20	; 32
   3ec9e:	81 e0       	ldi	r24, 0x01	; 1
   3eca0:	97 e0       	ldi	r25, 0x07	; 7
   3eca2:	08 dc       	rcall	.-2032   	; 0x3e4b4 <spiWriteReg>
			break;
	}

	txPtr = txBuffer;

	while(packetLength--) {
   3eca4:	81 e0       	ldi	r24, 0x01	; 1
   3eca6:	97 e0       	ldi	r25, 0x07	; 7
		spiWriteReg(writePointer++, *txPtr++);

		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
	}

	spiWriteWord(REG_S3_TX_WR0, writePointer - S3_TX_START);
   3eca8:	2f dc       	rcall	.-1954   	; 0x3e508 <spiReadReg>
   3ecaa:	81 11       	cpse	r24, r1
   3ecac:	fb cf       	rjmp	.-10     	; 0x3eca4 <tftpPoll+0x15c>
   3ecae:	6c ef       	ldi	r22, 0xFC	; 252
   3ecb0:	71 ee       	ldi	r23, 0xE1	; 225
   3ecb2:	8a e3       	ldi	r24, 0x3A	; 58
	spiWriteReg(REG_S3_CR, CR_SEND);
   3ecb4:	93 ee       	ldi	r25, 0xE3	; 227
   3ecb6:	99 d0       	rcall	.+306    	; 0x3edea <tracePGMln>
   3ecb8:	34 e0       	ldi	r19, 0x04	; 4
   3ecba:	f3 12       	cpse	r15, r19
   3ecbc:	5a cf       	rjmp	.-332    	; 0x3eb72 <tftpPoll+0x2a>

	while(spiReadReg(REG_S3_CR));
   3ecbe:	60 e1       	ldi	r22, 0x10	; 16
   3ecc0:	81 e0       	ldi	r24, 0x01	; 1
   3ecc2:	97 e0       	ldi	r25, 0x07	; 7
   3ecc4:	f7 db       	rcall	.-2066   	; 0x3e4b4 <spiWriteReg>
   3ecc6:	80 e0       	ldi	r24, 0x00	; 0
   3ecc8:	03 c0       	rjmp	.+6      	; 0x3ecd0 <tftpPoll+0x188>

	DBG_TFTP(tracePGMlnTftp(mDebugTftp_RESP);)
   3ecca:	6a e0       	ldi	r22, 0x0A	; 10
   3eccc:	72 ee       	ldi	r23, 0xE2	; 226
   3ecce:	c0 cf       	rjmp	.-128    	; 0x3ec50 <tftpPoll+0x108>
   3ecd0:	cc 59       	subi	r28, 0x9C	; 156
   3ecd2:	df 4f       	sbci	r29, 0xFF	; 255
   3ecd4:	de bf       	out	0x3e, r29	; 62
#endif
		// Send the response
		sendResponse(response);
	}

	if(response == FINAL_ACK) {
   3ecd6:	cd bf       	out	0x3d, r28	; 61
   3ecd8:	df 91       	pop	r29
   3ecda:	cf 91       	pop	r28
		spiWriteReg(REG_S3_CR, CR_CLOSE);
   3ecdc:	1f 91       	pop	r17
   3ecde:	0f 91       	pop	r16
   3ece0:	ff 90       	pop	r15
   3ece2:	ef 90       	pop	r14
   3ece4:	df 90       	pop	r13
		// Complete
		return(0);
   3ece6:	cf 90       	pop	r12
   3ece8:	bf 90       	pop	r11
			DBG_TFTP(tracePGMlnTftp(mDebugTftp_SACK);)
			/* no break */

		case FINAL_ACK:

			DBG_TFTP(
   3ecea:	af 90       	pop	r10
   3ecec:	08 95       	ret

0003ecee <validImage>:
#include "serial.h"
#include "debug.h"
#include "debug_vald.h"

uint8_t validImage(uint8_t* base)
{
   3ecee:	ff 92       	push	r15
   3ecf0:	0f 93       	push	r16
   3ecf2:	1f 93       	push	r17
   3ecf4:	cf 93       	push	r28
   3ecf6:	df 93       	push	r29
   3ecf8:	ec 01       	movw	r28, r24
   3ecfa:	8c 01       	movw	r16, r24
   3ecfc:	0f 5f       	subi	r16, 0xFF	; 255
   3ecfe:	1f 4f       	sbci	r17, 0xFF	; 255
	/* Check that a jump table is present in the first flash sector */
	uint8_t i;
	for(i = 0; i < 0x34; i += 4) {
   3ed00:	f1 2c       	mov	r15, r1

		// For each vector, check it is of the form:
		// 0x0C 0x94 0xWX 0xYZ  ; JMP 0xWXYZ
		if(base[i] != 0x0c) {
   3ed02:	88 81       	ld	r24, Y
   3ed04:	8c 30       	cpi	r24, 0x0C	; 12
   3ed06:	b9 f0       	breq	.+46     	; 0x3ed36 <validImage+0x48>
			DBG_VALD(
   3ed08:	6a e6       	ldi	r22, 0x6A	; 106
   3ed0a:	73 ee       	ldi	r23, 0xE3	; 227
   3ed0c:	81 e8       	ldi	r24, 0x81	; 129
   3ed0e:	93 ee       	ldi	r25, 0xE3	; 227
   3ed10:	6c d0       	rcall	.+216    	; 0x3edea <tracePGMln>
   3ed12:	6f 2d       	mov	r22, r15
   3ed14:	70 e0       	ldi	r23, 0x00	; 0
   3ed16:	80 e0       	ldi	r24, 0x00	; 0
   3ed18:	90 e0       	ldi	r25, 0x00	; 0
   3ed1a:	44 e0       	ldi	r20, 0x04	; 4
   3ed1c:	97 d0       	rcall	.+302    	; 0x3ee4c <tracehex>
   3ed1e:	83 e6       	ldi	r24, 0x63	; 99
   3ed20:	93 ee       	ldi	r25, 0xE3	; 227
   3ed22:	3f d0       	rcall	.+126    	; 0x3eda2 <tracePGM>
   3ed24:	68 81       	ld	r22, Y
   3ed26:	70 e0       	ldi	r23, 0x00	; 0
   3ed28:	80 e0       	ldi	r24, 0x00	; 0
   3ed2a:	90 e0       	ldi	r25, 0x00	; 0
   3ed2c:	44 e0       	ldi	r20, 0x04	; 4
   3ed2e:	8e d0       	rcall	.+284    	; 0x3ee4c <tracehex>
   3ed30:	82 e5       	ldi	r24, 0x52	; 82
   3ed32:	93 ee       	ldi	r25, 0xE3	; 227
   3ed34:	1f c0       	rjmp	.+62     	; 0x3ed74 <validImage+0x86>
   3ed36:	f8 01       	movw	r30, r16
   3ed38:	80 81       	ld	r24, Z
   3ed3a:	84 39       	cpi	r24, 0x94	; 148
   3ed3c:	f1 f0       	breq	.+60     	; 0x3ed7a <validImage+0x8c>
				tracePGM(mDebugVald_0x0C);
			)
			return(0);
		}
		
		if(base[i + 1] != 0x94) {
   3ed3e:	6a e6       	ldi	r22, 0x6A	; 106
   3ed40:	73 ee       	ldi	r23, 0xE3	; 227
   3ed42:	81 e8       	ldi	r24, 0x81	; 129
   3ed44:	93 ee       	ldi	r25, 0xE3	; 227
			DBG_VALD(
   3ed46:	51 d0       	rcall	.+162    	; 0x3edea <tracePGMln>
   3ed48:	6f 2d       	mov	r22, r15
   3ed4a:	70 e0       	ldi	r23, 0x00	; 0
   3ed4c:	6f 5f       	subi	r22, 0xFF	; 255
   3ed4e:	7f 4f       	sbci	r23, 0xFF	; 255
   3ed50:	88 27       	eor	r24, r24
   3ed52:	77 fd       	sbrc	r23, 7
   3ed54:	80 95       	com	r24
   3ed56:	98 2f       	mov	r25, r24
   3ed58:	44 e0       	ldi	r20, 0x04	; 4
   3ed5a:	78 d0       	rcall	.+240    	; 0x3ee4c <tracehex>
   3ed5c:	83 e6       	ldi	r24, 0x63	; 99
   3ed5e:	93 ee       	ldi	r25, 0xE3	; 227
   3ed60:	20 d0       	rcall	.+64     	; 0x3eda2 <tracePGM>
   3ed62:	f8 01       	movw	r30, r16
   3ed64:	60 81       	ld	r22, Z
   3ed66:	70 e0       	ldi	r23, 0x00	; 0
   3ed68:	80 e0       	ldi	r24, 0x00	; 0
   3ed6a:	90 e0       	ldi	r25, 0x00	; 0
   3ed6c:	44 e0       	ldi	r20, 0x04	; 4
   3ed6e:	6e d0       	rcall	.+220    	; 0x3ee4c <tracehex>
   3ed70:	81 e4       	ldi	r24, 0x41	; 65
   3ed72:	93 ee       	ldi	r25, 0xE3	; 227
   3ed74:	16 d0       	rcall	.+44     	; 0x3eda2 <tracePGM>
   3ed76:	80 e0       	ldi	r24, 0x00	; 0
   3ed78:	0e c0       	rjmp	.+28     	; 0x3ed96 <validImage+0xa8>
   3ed7a:	f4 e0       	ldi	r31, 0x04	; 4
   3ed7c:	ff 0e       	add	r15, r31
   3ed7e:	24 96       	adiw	r28, 0x04	; 4
   3ed80:	0c 5f       	subi	r16, 0xFC	; 252
   3ed82:	1f 4f       	sbci	r17, 0xFF	; 255
   3ed84:	84 e3       	ldi	r24, 0x34	; 52
   3ed86:	f8 12       	cpse	r15, r24
				tracenum(i + 1);
				tracePGM(mDebugVald_WITH);
				tracenum(base[i + 1]);
				tracePGM(mDebugVald_0x94);
			)
			return(0);
   3ed88:	bc cf       	rjmp	.-136    	; 0x3ed02 <validImage+0x14>
   3ed8a:	65 e7       	ldi	r22, 0x75	; 117

uint8_t validImage(uint8_t* base)
{
	/* Check that a jump table is present in the first flash sector */
	uint8_t i;
	for(i = 0; i < 0x34; i += 4) {
   3ed8c:	73 ee       	ldi	r23, 0xE3	; 227
   3ed8e:	81 e8       	ldi	r24, 0x81	; 129
   3ed90:	93 ee       	ldi	r25, 0xE3	; 227
   3ed92:	2b d0       	rcall	.+86     	; 0x3edea <tracePGMln>
   3ed94:	81 e0       	ldi	r24, 0x01	; 1
   3ed96:	df 91       	pop	r29
   3ed98:	cf 91       	pop	r28
   3ed9a:	1f 91       	pop	r17
			)
			return(0);
		}
	}

	DBG_VALD(tracePGMlnVald(mDebugVald_VALID);)
   3ed9c:	0f 91       	pop	r16
   3ed9e:	ff 90       	pop	r15
   3eda0:	08 95       	ret

0003eda2 <tracePGM>:
 */
const unsigned char mDebug_NEWLINE[]	PROGMEM =	"\r\n";
const unsigned char mDebug_HEXPREF[]	PROGMEM =	"0x";

void tracePGM(const void* p_msg)
{
   3eda2:	cf 92       	push	r12
   3eda4:	df 92       	push	r13
   3eda6:	ef 92       	push	r14
   3eda8:	ff 92       	push	r15
   3edaa:	cf 93       	push	r28
   3edac:	df 93       	push	r29
	uint8_t	c = 1, i = 0;
   3edae:	d0 e0       	ldi	r29, 0x00	; 0
#if (FLASHEND > 0x10000)
		/* 0x30000 was added to fix the issues of progmem with >64Kb flash.
		 * 0x30000 is specific to atmega2560 and won't work on smaller or larger flashes.
		 * I should find a way to macro the calculation of this value
		 */
		c = pgm_read_byte_far(PROGMEM_OFFSET + (uint32_t)(uint16_t)p_msg + i);
   3edb0:	6c 01       	movw	r12, r24
   3edb2:	e1 2c       	mov	r14, r1
   3edb4:	f1 2c       	mov	r15, r1
   3edb6:	83 e0       	ldi	r24, 0x03	; 3
   3edb8:	e8 0e       	add	r14, r24
   3edba:	f1 1c       	adc	r15, r1
   3edbc:	d7 01       	movw	r26, r14
   3edbe:	c6 01       	movw	r24, r12
   3edc0:	8d 0f       	add	r24, r29
   3edc2:	91 1d       	adc	r25, r1
   3edc4:	a1 1d       	adc	r26, r1
   3edc6:	b1 1d       	adc	r27, r1
   3edc8:	ab bf       	out	0x3b, r26	; 59
   3edca:	fc 01       	movw	r30, r24
   3edcc:	c7 91       	elpm	r28, Z+
#else
		c = pgm_read_byte_near((uint16_t)p_msg + i);
#endif
		if (c != 0) putch(c);
   3edce:	cc 23       	and	r28, r28
   3edd0:	11 f0       	breq	.+4      	; 0x3edd6 <tracePGM+0x34>
   3edd2:	8c 2f       	mov	r24, r28
   3edd4:	70 d0       	rcall	.+224    	; 0x3eeb6 <putch>
   3edd6:	df 5f       	subi	r29, 0xFF	; 255
		i++;
   3edd8:	c1 11       	cpse	r28, r1

void tracePGM(const void* p_msg)
{
	uint8_t	c = 1, i = 0;

	while(c != 0){
   3edda:	f0 cf       	rjmp	.-32     	; 0x3edbc <tracePGM+0x1a>
   3eddc:	df 91       	pop	r29
		c = pgm_read_byte_near((uint16_t)p_msg + i);
#endif
		if (c != 0) putch(c);
		i++;
	}
}
   3edde:	cf 91       	pop	r28
   3ede0:	ff 90       	pop	r15
   3ede2:	ef 90       	pop	r14
   3ede4:	df 90       	pop	r13
   3ede6:	cf 90       	pop	r12
   3ede8:	08 95       	ret

0003edea <tracePGMln>:


void tracePGMln(const void* p_prefix, const void* p_msg)
{
   3edea:	0f 93       	push	r16
   3edec:	1f 93       	push	r17
   3edee:	cf 93       	push	r28
   3edf0:	df 93       	push	r29
   3edf2:	ec 01       	movw	r28, r24
   3edf4:	8b 01       	movw	r16, r22
	tracePGM(mDebug_NEWLINE);
   3edf6:	8b e8       	ldi	r24, 0x8B	; 139
   3edf8:	93 ee       	ldi	r25, 0xE3	; 227
   3edfa:	d3 df       	rcall	.-90     	; 0x3eda2 <tracePGM>
   3edfc:	ce 01       	movw	r24, r28
	tracePGM(p_prefix);
   3edfe:	d1 df       	rcall	.-94     	; 0x3eda2 <tracePGM>
   3ee00:	c8 01       	movw	r24, r16
   3ee02:	df 91       	pop	r29
	tracePGM(p_msg);
   3ee04:	cf 91       	pop	r28
}
   3ee06:	1f 91       	pop	r17
   3ee08:	0f 91       	pop	r16
   3ee0a:	cb cf       	rjmp	.-106    	; 0x3eda2 <tracePGM>

0003ee0c <trace>:


void trace(char* msg)
{
   3ee0c:	cf 93       	push	r28
   3ee0e:	df 93       	push	r29
	uint8_t c;

	if(*msg != '\0') {
   3ee10:	fc 01       	movw	r30, r24
   3ee12:	20 81       	ld	r18, Z
   3ee14:	22 23       	and	r18, r18
   3ee16:	31 f0       	breq	.+12     	; 0x3ee24 <trace+0x18>
   3ee18:	ec 01       	movw	r28, r24
		while((c = *msg++)) putch(c);
   3ee1a:	89 91       	ld	r24, Y+
   3ee1c:	88 23       	and	r24, r24
   3ee1e:	11 f0       	breq	.+4      	; 0x3ee24 <trace+0x18>
   3ee20:	4a d0       	rcall	.+148    	; 0x3eeb6 <putch>
   3ee22:	fb cf       	rjmp	.-10     	; 0x3ee1a <trace+0xe>
   3ee24:	df 91       	pop	r29
	}
}
   3ee26:	cf 91       	pop	r28
   3ee28:	08 95       	ret

0003ee2a <traceln>:


void traceln(const void* p_prefix, char* msg)
{
   3ee2a:	0f 93       	push	r16
   3ee2c:	1f 93       	push	r17
   3ee2e:	cf 93       	push	r28
   3ee30:	df 93       	push	r29
   3ee32:	ec 01       	movw	r28, r24
   3ee34:	8b 01       	movw	r16, r22
	tracePGM(mDebug_NEWLINE);
   3ee36:	8b e8       	ldi	r24, 0x8B	; 139
   3ee38:	93 ee       	ldi	r25, 0xE3	; 227
   3ee3a:	b3 df       	rcall	.-154    	; 0x3eda2 <tracePGM>
   3ee3c:	ce 01       	movw	r24, r28
	tracePGM(p_prefix);
   3ee3e:	b1 df       	rcall	.-158    	; 0x3eda2 <tracePGM>
   3ee40:	c8 01       	movw	r24, r16
   3ee42:	df 91       	pop	r29
	trace(msg);
   3ee44:	cf 91       	pop	r28
}
   3ee46:	1f 91       	pop	r17
   3ee48:	0f 91       	pop	r16
   3ee4a:	e0 cf       	rjmp	.-64     	; 0x3ee0c <trace>

0003ee4c <tracehex>:


void tracehex(uint32_t num, uint8_t len)
{
   3ee4c:	cf 92       	push	r12
   3ee4e:	df 92       	push	r13
   3ee50:	ef 92       	push	r14
   3ee52:	ff 92       	push	r15
   3ee54:	cf 93       	push	r28
   3ee56:	6b 01       	movw	r12, r22
   3ee58:	7c 01       	movw	r14, r24
   3ee5a:	c4 2f       	mov	r28, r20
	tracePGM(mDebug_HEXPREF);
   3ee5c:	88 e8       	ldi	r24, 0x88	; 136
   3ee5e:	93 ee       	ldi	r25, 0xE3	; 227
   3ee60:	a0 df       	rcall	.-192    	; 0x3eda2 <tracePGM>
   3ee62:	cc 23       	and	r28, r28

	while(len > 0) {
   3ee64:	a9 f0       	breq	.+42     	; 0x3ee90 <tracehex+0x44>
   3ee66:	8c 2f       	mov	r24, r28
		puthex(num >> (4 * (len - 1)));
   3ee68:	90 e0       	ldi	r25, 0x00	; 0
   3ee6a:	01 97       	sbiw	r24, 0x01	; 1
   3ee6c:	88 0f       	add	r24, r24
   3ee6e:	99 1f       	adc	r25, r25
   3ee70:	88 0f       	add	r24, r24
   3ee72:	99 1f       	adc	r25, r25
   3ee74:	a7 01       	movw	r20, r14
   3ee76:	96 01       	movw	r18, r12
   3ee78:	04 c0       	rjmp	.+8      	; 0x3ee82 <tracehex+0x36>
   3ee7a:	56 95       	lsr	r21
   3ee7c:	47 95       	ror	r20
   3ee7e:	37 95       	ror	r19
   3ee80:	27 95       	ror	r18
   3ee82:	8a 95       	dec	r24
   3ee84:	d2 f7       	brpl	.-12     	; 0x3ee7a <tracehex+0x2e>
   3ee86:	da 01       	movw	r26, r20
   3ee88:	c9 01       	movw	r24, r18
   3ee8a:	1c d0       	rcall	.+56     	; 0x3eec4 <puthex>
   3ee8c:	c1 50       	subi	r28, 0x01	; 1
   3ee8e:	e9 cf       	rjmp	.-46     	; 0x3ee62 <tracehex+0x16>
		len--;
   3ee90:	cf 91       	pop	r28
   3ee92:	ff 90       	pop	r15
	}
}
   3ee94:	ef 90       	pop	r14
   3ee96:	df 90       	pop	r13
   3ee98:	cf 90       	pop	r12
   3ee9a:	08 95       	ret

0003ee9c <serialInit>:


void serialInit(void)
{
	// Double speed mode USART0
	UART_STATUS_REG		= _BV(UART_DOUBLE_SPEED);
   3ee9c:	82 e0       	ldi	r24, 0x02	; 2
   3ee9e:	80 93 c0 00 	sts	0x00C0, r24
	// Enable receiver and transiter on USART0
	UART_CONTROL_REG	= _BV(UART_ENABLE_RECEIVER) | _BV(UART_ENABLE_TRANSMITTER);
   3eea2:	88 e1       	ldi	r24, 0x18	; 24
   3eea4:	80 93 c1 00 	sts	0x00C1, r24
	// Set 8bit character length on USART0
	UART_MODE_REG		= _BV(UART_CHAR_SIZE_LOW) | _BV(UART_CHAR_SIZE_MID);
   3eea8:	86 e0       	ldi	r24, 0x06	; 6
   3eeaa:	80 93 c2 00 	sts	0x00C2, r24
	// Set USART0 baud rate
	UART_BAUD_RATE_LOW	= (uint8_t)((F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1);
   3eeae:	80 e1       	ldi	r24, 0x10	; 16
   3eeb0:	80 93 c4 00 	sts	0x00C4, r24
   3eeb4:	08 95       	ret

0003eeb6 <putch>:
}


void putch(uint8_t c)
{
	while(!(UART_STATUS_REG & _BV(UART_DATA_REG_EMPTY)));
   3eeb6:	90 91 c0 00 	lds	r25, 0x00C0
   3eeba:	95 ff       	sbrs	r25, 5
   3eebc:	fc cf       	rjmp	.-8      	; 0x3eeb6 <putch>
	UART_DATA_REG = c;
   3eebe:	80 93 c6 00 	sts	0x00C6, r24
   3eec2:	08 95       	ret

0003eec4 <puthex>:
}


void puthex(uint8_t c)
{
	c &= 0xf;
   3eec4:	8f 70       	andi	r24, 0x0F	; 15
	if(c > 9) c += 7;
   3eec6:	8a 30       	cpi	r24, 0x0A	; 10
   3eec8:	08 f0       	brcs	.+2      	; 0x3eecc <puthex+0x8>
   3eeca:	89 5f       	subi	r24, 0xF9	; 249
	//while(!(UART_STATUS_REG & _BV(UART_DATA_REG_EMPTY)));
	//UART_DATA_REG = c + '0';
	putch(c + '0');
   3eecc:	80 5d       	subi	r24, 0xD0	; 208
   3eece:	f3 cf       	rjmp	.-26     	; 0x3eeb6 <putch>

0003eed0 <getch>:

uint8_t getch(void)
{
	//uint8_t ch;

	while(!(UART_STATUS_REG & _BV(UART_RECEIVE_COMPLETE)));
   3eed0:	80 91 c0 00 	lds	r24, 0x00C0
   3eed4:	87 ff       	sbrs	r24, 7
   3eed6:	fc cf       	rjmp	.-8      	; 0x3eed0 <getch>
	if(!(UART_STATUS_REG & _BV(UART_FRAME_ERROR))) {
   3eed8:	80 91 c0 00 	lds	r24, 0x00C0
   3eedc:	84 fd       	sbrc	r24, 4
   3eede:	01 c0       	rjmp	.+2      	; 0x3eee2 <getch+0x12>
		 * expects to be talking to the application, and DON'T reset the
		 * watchdog.  This should cause the bootloader to abort and run
		 * the application "soon", if it keeps happening.  (Note that we
		 * don't care that an invalid char is returned...)
		 */
		wdt_reset();
   3eee0:	a8 95       	wdr
	}

	//ch = UART_DATA_REG;
	//return ch;

	return(UART_DATA_REG);
   3eee2:	80 91 c6 00 	lds	r24, 0x00C6
}
   3eee6:	08 95       	ret

0003eee8 <serialPoll>:


uint8_t serialPoll(void)
{
	if(UART_STATUS_REG & _BV(UART_RECEIVE_COMPLETE)) {
   3eee8:	80 91 c0 00 	lds	r24, 0x00C0
   3eeec:	87 ff       	sbrs	r24, 7
   3eeee:	05 c0       	rjmp	.+10     	; 0x3eefa <serialPoll+0x12>
		resetTick();
   3eef0:	27 d0       	rcall	.+78     	; 0x3ef40 <resetTick>
   3eef2:	81 e0       	ldi	r24, 0x01	; 1
		serialFlashing = TRUE;
   3eef4:	80 93 2a 02 	sts	0x022A, r24
   3eef8:	3f c0       	rjmp	.+126    	; 0x3ef78 <processStk500boot>
#if defined(__AVR_ATmega328__) || defined(__AVR_ATmega328P__)
		return(processOptiboot());
#elif defined(__AVR_ATmega2560__)
		return(processStk500boot());
   3eefa:	81 e0       	ldi	r24, 0x01	; 1
   3eefc:	08 95       	ret

0003eefe <updateLed>:
static uint16_t tick = 0;


void updateLed(void)
{
	uint16_t next_timer_1 = TCNT1;
   3eefe:	80 91 84 00 	lds	r24, 0x0084
   3ef02:	90 91 85 00 	lds	r25, 0x0085

	if(next_timer_1 & 0x400) LED_PORT ^= _BV(LED); // Led pin high
   3ef06:	92 ff       	sbrs	r25, 2
   3ef08:	04 c0       	rjmp	.+8      	; 0x3ef12 <updateLed+0x14>
   3ef0a:	25 b1       	in	r18, 0x05	; 5
   3ef0c:	20 58       	subi	r18, 0x80	; 128
   3ef0e:	25 b9       	out	0x05, r18	; 5
   3ef10:	01 c0       	rjmp	.+2      	; 0x3ef14 <updateLed+0x16>
	else LED_PORT &= ~_BV(LED); // Led pin low
   3ef12:	2f 98       	cbi	0x05, 7	; 5

	if(next_timer_1 < last_timer_1) {
   3ef14:	20 91 26 02 	lds	r18, 0x0226
   3ef18:	30 91 27 02 	lds	r19, 0x0227
   3ef1c:	82 17       	cp	r24, r18
   3ef1e:	93 07       	cpc	r25, r19
   3ef20:	50 f4       	brcc	.+20     	; 0x3ef36 <updateLed+0x38>
		tick++;
   3ef22:	20 91 24 02 	lds	r18, 0x0224
   3ef26:	30 91 25 02 	lds	r19, 0x0225
   3ef2a:	2f 5f       	subi	r18, 0xFF	; 255
   3ef2c:	3f 4f       	sbci	r19, 0xFF	; 255
   3ef2e:	30 93 25 02 	sts	0x0225, r19
   3ef32:	20 93 24 02 	sts	0x0224, r18
		    tracePGMlnUtil(mDebugUtil_LAST);
		    tracenum(last_timer_1);
		)
	}

	last_timer_1 = next_timer_1;
   3ef36:	90 93 27 02 	sts	0x0227, r25
   3ef3a:	80 93 26 02 	sts	0x0226, r24
   3ef3e:	08 95       	ret

0003ef40 <resetTick>:
}

void resetTick(void)
{
	TCNT1 = 0;
   3ef40:	10 92 85 00 	sts	0x0085, r1
   3ef44:	10 92 84 00 	sts	0x0084, r1
	tick = 0;
   3ef48:	10 92 25 02 	sts	0x0225, r1
   3ef4c:	10 92 24 02 	sts	0x0224, r1
   3ef50:	08 95       	ret

0003ef52 <timedOut>:

uint8_t timedOut(void)
{
	// Never timeout if there is no code in Flash
#if (FLASHEND > 0x10000)
	if(pgm_read_word_far(0x0000) == 0xFFFF) return(0);
   3ef52:	80 e0       	ldi	r24, 0x00	; 0
   3ef54:	90 e0       	ldi	r25, 0x00	; 0
   3ef56:	dc 01       	movw	r26, r24
   3ef58:	ab bf       	out	0x3b, r26	; 59
   3ef5a:	fc 01       	movw	r30, r24
   3ef5c:	87 91       	elpm	r24, Z+
   3ef5e:	96 91       	elpm	r25, Z
   3ef60:	01 96       	adiw	r24, 0x01	; 1
   3ef62:	41 f0       	breq	.+16     	; 0x3ef74 <timedOut+0x22>
#else
	if(pgm_read_word_near(0x0000) == 0xFFFF) return(0);
#endif

	if(tick > TIMEOUT) return(1);
   3ef64:	81 e0       	ldi	r24, 0x01	; 1
   3ef66:	20 91 24 02 	lds	r18, 0x0224
   3ef6a:	30 91 25 02 	lds	r19, 0x0225
   3ef6e:	25 30       	cpi	r18, 0x05	; 5
   3ef70:	31 05       	cpc	r19, r1
   3ef72:	08 f4       	brcc	.+2      	; 0x3ef76 <timedOut+0x24>

uint8_t timedOut(void)
{
	// Never timeout if there is no code in Flash
#if (FLASHEND > 0x10000)
	if(pgm_read_word_far(0x0000) == 0xFFFF) return(0);
   3ef74:	80 e0       	ldi	r24, 0x00	; 0
	if(pgm_read_word_near(0x0000) == 0xFFFF) return(0);
#endif

	if(tick > TIMEOUT) return(1);
	else return(0);
}
   3ef76:	08 95       	ret

0003ef78 <processStk500boot>:
// 	return UART_DATA_REG;
// }


uint8_t processStk500boot(void)
{
   3ef78:	2f 92       	push	r2
   3ef7a:	3f 92       	push	r3
   3ef7c:	4f 92       	push	r4
   3ef7e:	5f 92       	push	r5
   3ef80:	6f 92       	push	r6
   3ef82:	7f 92       	push	r7
   3ef84:	8f 92       	push	r8
   3ef86:	9f 92       	push	r9
   3ef88:	af 92       	push	r10
   3ef8a:	bf 92       	push	r11
   3ef8c:	cf 92       	push	r12
   3ef8e:	df 92       	push	r13
   3ef90:	ef 92       	push	r14
   3ef92:	ff 92       	push	r15
   3ef94:	0f 93       	push	r16
   3ef96:	1f 93       	push	r17
   3ef98:	cf 93       	push	r28
   3ef9a:	df 93       	push	r29
   3ef9c:	cd b7       	in	r28, 0x3d	; 61
   3ef9e:	de b7       	in	r29, 0x3e	; 62
   3efa0:	c0 52       	subi	r28, 0x20	; 32
   3efa2:	d1 40       	sbci	r29, 0x01	; 1
   3efa4:	de bf       	out	0x3e, r29	; 62
   3efa6:	cd bf       	out	0x3d, r28	; 61
	address_t		address			=	0;
	address_t		eraseAddress	=	0;
	unsigned char	msgParseState;
	unsigned int	ii				=	0;
	unsigned char	checksum		=	0;
	unsigned char	seqNum			=	0;
   3efa8:	c2 5e       	subi	r28, 0xE2	; 226
   3efaa:	de 4f       	sbci	r29, 0xFE	; 254
   3efac:	18 82       	st	Y, r1
   3efae:	ce 51       	subi	r28, 0x1E	; 30
   3efb0:	d1 40       	sbci	r29, 0x01	; 1
{
	address_t		address			=	0;
	address_t		eraseAddress	=	0;
	unsigned char	msgParseState;
	unsigned int	ii				=	0;
	unsigned char	checksum		=	0;
   3efb2:	81 2c       	mov	r8, r1
uint8_t processStk500boot(void)
{
	address_t		address			=	0;
	address_t		eraseAddress	=	0;
	unsigned char	msgParseState;
	unsigned int	ii				=	0;
   3efb4:	21 2c       	mov	r2, r1
   3efb6:	31 2c       	mov	r3, r1


uint8_t processStk500boot(void)
{
	address_t		address			=	0;
	address_t		eraseAddress	=	0;
   3efb8:	41 2c       	mov	r4, r1
   3efba:	51 2c       	mov	r5, r1
   3efbc:	32 01       	movw	r6, r4
// }


uint8_t processStk500boot(void)
{
	address_t		address			=	0;
   3efbe:	c1 2c       	mov	r12, r1
   3efc0:	d1 2c       	mov	r13, r1
   3efc2:	76 01       	movw	r14, r12
// 	return UART_DATA_REG;
// }


uint8_t processStk500boot(void)
{
   3efc4:	00 e0       	ldi	r16, 0x00	; 0
   3efc6:	10 e0       	ldi	r17, 0x00	; 0
				case ST_GET_CHECK:

					if(c == checksum) {
						msgParseState	=	ST_PROCESS;
					} else {
						msgParseState	=	ST_START;
   3efc8:	40 e0       	ldi	r20, 0x00	; 0
		msgParseState	=	ST_START;

		while(msgParseState != ST_PROCESS) {
// 			if(boot_state == 1) {
// 				boot_state	=	0;
 				c			=	getch();
   3efca:	c1 5e       	subi	r28, 0xE1	; 225
   3efcc:	de 4f       	sbci	r29, 0xFE	; 254
   3efce:	48 83       	st	Y, r20
   3efd0:	cf 51       	subi	r28, 0x1F	; 31
   3efd2:	d1 40       	sbci	r29, 0x01	; 1
   3efd4:	7d df       	rcall	.-262    	; 0x3eed0 <getch>
   3efd6:	c1 5e       	subi	r28, 0xE1	; 225
// 			} else {
// 				//	c	=	recchar();
// 				c = recchar_timeout();
// 			}

			switch(msgParseState) {
   3efd8:	de 4f       	sbci	r29, 0xFE	; 254
   3efda:	48 81       	ld	r20, Y
   3efdc:	cf 51       	subi	r28, 0x1F	; 31
   3efde:	d1 40       	sbci	r29, 0x01	; 1
   3efe0:	43 30       	cpi	r20, 0x03	; 3
   3efe2:	01 f1       	breq	.+64     	; 0x3f024 <processStk500boot+0xac>
   3efe4:	20 f4       	brcc	.+8      	; 0x3efee <processStk500boot+0x76>
   3efe6:	41 30       	cpi	r20, 0x01	; 1
   3efe8:	71 f0       	breq	.+28     	; 0x3f006 <processStk500boot+0x8e>
   3efea:	38 f0       	brcs	.+14     	; 0x3effa <processStk500boot+0x82>
   3efec:	14 c0       	rjmp	.+40     	; 0x3f016 <processStk500boot+0x9e>
   3efee:	45 30       	cpi	r20, 0x05	; 5
   3eff0:	21 f1       	breq	.+72     	; 0x3f03a <processStk500boot+0xc2>
   3eff2:	e0 f0       	brcs	.+56     	; 0x3f02c <processStk500boot+0xb4>
   3eff4:	46 30       	cpi	r20, 0x06	; 6
   3eff6:	91 f1       	breq	.+100    	; 0x3f05c <processStk500boot+0xe4>
   3eff8:	7c c0       	rjmp	.+248    	; 0x3f0f2 <processStk500boot+0x17a>
   3effa:	8b 31       	cpi	r24, 0x1B	; 27
				case ST_START:

					if(c == MESSAGE_START) {
   3effc:	31 f7       	brne	.-52     	; 0x3efca <processStk500boot+0x52>
   3effe:	8b e1       	ldi	r24, 0x1B	; 27
						msgParseState	=	ST_GET_SEQ_NUM;
						checksum		=	MESSAGE_START ^ 0;
   3f000:	88 2e       	mov	r8, r24
   3f002:	41 e0       	ldi	r20, 0x01	; 1

			switch(msgParseState) {
				case ST_START:

					if(c == MESSAGE_START) {
						msgParseState	=	ST_GET_SEQ_NUM;
   3f004:	e2 cf       	rjmp	.-60     	; 0x3efca <processStk500boot+0x52>
   3f006:	88 26       	eor	r8, r24

				case ST_GET_SEQ_NUM:
#ifdef _FIX_ISSUE_505_
					seqNum			=	c;
					msgParseState	=	ST_MSG_SIZE_1;
					checksum		^=	c;
   3f008:	c2 5e       	subi	r28, 0xE2	; 226
		msgParseState	=	ST_START;

		while(msgParseState != ST_PROCESS) {
// 			if(boot_state == 1) {
// 				boot_state	=	0;
 				c			=	getch();
   3f00a:	de 4f       	sbci	r29, 0xFE	; 254
   3f00c:	88 83       	st	Y, r24
   3f00e:	ce 51       	subi	r28, 0x1E	; 30
   3f010:	d1 40       	sbci	r29, 0x01	; 1
   3f012:	42 e0       	ldi	r20, 0x02	; 2
					break;

				case ST_GET_SEQ_NUM:
#ifdef _FIX_ISSUE_505_
					seqNum			=	c;
					msgParseState	=	ST_MSG_SIZE_1;
   3f014:	da cf       	rjmp	.-76     	; 0x3efca <processStk500boot+0x52>
					} else {
						msgParseState	=	ST_START;
					}

#endif
					break;
   3f016:	08 2f       	mov	r16, r24

				case ST_MSG_SIZE_1:
					msgLength		=	c << 8;
   3f018:	10 e0       	ldi	r17, 0x00	; 0
   3f01a:	10 2f       	mov	r17, r16
   3f01c:	00 27       	eor	r16, r16
   3f01e:	88 26       	eor	r8, r24
					msgParseState	=	ST_MSG_SIZE_2;
					checksum		^=	c;
   3f020:	43 e0       	ldi	r20, 0x03	; 3
#endif
					break;

				case ST_MSG_SIZE_1:
					msgLength		=	c << 8;
					msgParseState	=	ST_MSG_SIZE_2;
   3f022:	d3 cf       	rjmp	.-90     	; 0x3efca <processStk500boot+0x52>
					checksum		^=	c;
					break;
   3f024:	08 2b       	or	r16, r24

				case ST_MSG_SIZE_2:
					msgLength		|=	c;
   3f026:	88 26       	eor	r8, r24
					msgParseState	=	ST_GET_TOKEN;
					checksum		^=	c;
   3f028:	44 e0       	ldi	r20, 0x04	; 4
					checksum		^=	c;
					break;

				case ST_MSG_SIZE_2:
					msgLength		|=	c;
					msgParseState	=	ST_GET_TOKEN;
   3f02a:	cf cf       	rjmp	.-98     	; 0x3efca <processStk500boot+0x52>
					checksum		^=	c;
					break;
   3f02c:	8e 30       	cpi	r24, 0x0E	; 14

				case ST_GET_TOKEN:

					if(c == TOKEN) {
   3f02e:	61 f6       	brne	.-104    	; 0x3efc8 <processStk500boot+0x50>
   3f030:	88 26       	eor	r8, r24
						msgParseState	=	ST_GET_DATA;
						checksum		^=	c;
   3f032:	21 2c       	mov	r2, r1
						ii				=	0;
   3f034:	31 2c       	mov	r3, r1
   3f036:	45 e0       	ldi	r20, 0x05	; 5
					break;

				case ST_GET_TOKEN:

					if(c == TOKEN) {
						msgParseState	=	ST_GET_DATA;
   3f038:	c8 cf       	rjmp	.-112    	; 0x3efca <processStk500boot+0x52>
   3f03a:	91 01       	movw	r18, r2
					}

					break;

				case ST_GET_DATA:
					msgBuffer[ii++]	=	c;
   3f03c:	2f 5f       	subi	r18, 0xFF	; 255
   3f03e:	3f 4f       	sbci	r19, 0xFF	; 255
   3f040:	e1 e0       	ldi	r30, 0x01	; 1
   3f042:	f0 e0       	ldi	r31, 0x00	; 0
   3f044:	ec 0f       	add	r30, r28
   3f046:	fd 1f       	adc	r31, r29
   3f048:	e2 0d       	add	r30, r2
   3f04a:	f3 1d       	adc	r31, r3
   3f04c:	80 83       	st	Z, r24
   3f04e:	88 26       	eor	r8, r24
					checksum		^=	c;
   3f050:	20 17       	cp	r18, r16

					if(ii == msgLength) {
   3f052:	31 07       	cpc	r19, r17
   3f054:	09 f4       	brne	.+2      	; 0x3f058 <processStk500boot+0xe0>
   3f056:	35 c2       	rjmp	.+1130   	; 0x3f4c2 <processStk500boot+0x54a>
   3f058:	19 01       	movw	r2, r18
   3f05a:	b7 cf       	rjmp	.-146    	; 0x3efca <processStk500boot+0x52>
   3f05c:	88 11       	cpse	r24, r8

					break;

				case ST_GET_CHECK:

					if(c == checksum) {
   3f05e:	b4 cf       	rjmp	.-152    	; 0x3efc8 <processStk500boot+0x50>
   3f060:	49 81       	ldd	r20, Y+1	; 0x01

		/*
		 * Now process the STK500 commands, see Atmel Appnote AVR068
		 */

		switch(msgBuffer[0]) {
   3f062:	43 31       	cpi	r20, 0x13	; 19
   3f064:	09 f4       	brne	.+2      	; 0x3f068 <processStk500boot+0xf0>
   3f066:	e2 c0       	rjmp	.+452    	; 0x3f22c <processStk500boot+0x2b4>
   3f068:	60 f5       	brcc	.+88     	; 0x3f0c2 <processStk500boot+0x14a>
   3f06a:	46 30       	cpi	r20, 0x06	; 6
   3f06c:	09 f4       	brne	.+2      	; 0x3f070 <processStk500boot+0xf8>
   3f06e:	cb c0       	rjmp	.+406    	; 0x3f206 <processStk500boot+0x28e>
   3f070:	00 f5       	brcc	.+64     	; 0x3f0b2 <processStk500boot+0x13a>
   3f072:	42 30       	cpi	r20, 0x02	; 2
   3f074:	09 f4       	brne	.+2      	; 0x3f078 <processStk500boot+0x100>
   3f076:	41 c0       	rjmp	.+130    	; 0x3f0fa <processStk500boot+0x182>
   3f078:	43 30       	cpi	r20, 0x03	; 3
   3f07a:	09 f4       	brne	.+2      	; 0x3f07e <processStk500boot+0x106>
   3f07c:	6b c0       	rjmp	.+214    	; 0x3f154 <processStk500boot+0x1dc>
   3f07e:	41 30       	cpi	r20, 0x01	; 1
   3f080:	09 f0       	breq	.+2      	; 0x3f084 <processStk500boot+0x10c>
   3f082:	9d c1       	rjmp	.+826    	; 0x3f3be <processStk500boot+0x446>
   3f084:	1a 82       	std	Y+2, r1	; 0x02
			}
			break;
#endif
			case CMD_SIGN_ON:
				msgLength		=	11;
				msgBuffer[1] 	=	STATUS_CMD_OK;
   3f086:	88 e0       	ldi	r24, 0x08	; 8
				msgBuffer[2] 	=	8;
   3f088:	8b 83       	std	Y+3, r24	; 0x03
   3f08a:	81 e4       	ldi	r24, 0x41	; 65
				msgBuffer[3] 	=	'A';
   3f08c:	8c 83       	std	Y+4, r24	; 0x04
   3f08e:	86 e5       	ldi	r24, 0x56	; 86
				msgBuffer[4] 	=	'V';
   3f090:	8d 83       	std	Y+5, r24	; 0x05
   3f092:	82 e5       	ldi	r24, 0x52	; 82
				msgBuffer[5] 	=	'R';
   3f094:	8e 83       	std	Y+6, r24	; 0x06
   3f096:	89 e4       	ldi	r24, 0x49	; 73
				msgBuffer[6] 	=	'I';
   3f098:	8f 83       	std	Y+7, r24	; 0x07
   3f09a:	83 e5       	ldi	r24, 0x53	; 83
				msgBuffer[7] 	=	'S';
   3f09c:	88 87       	std	Y+8, r24	; 0x08
   3f09e:	80 e5       	ldi	r24, 0x50	; 80
				msgBuffer[8] 	=	'P';
   3f0a0:	89 87       	std	Y+9, r24	; 0x09
   3f0a2:	8f e5       	ldi	r24, 0x5F	; 95
				msgBuffer[9] 	=	'_';
   3f0a4:	8a 87       	std	Y+10, r24	; 0x0a
   3f0a6:	82 e3       	ldi	r24, 0x32	; 50
				msgBuffer[10]	=	'2';
   3f0a8:	8b 87       	std	Y+11, r24	; 0x0b
   3f0aa:	20 e0       	ldi	r18, 0x00	; 0
				break;
   3f0ac:	0b e0       	ldi	r16, 0x0B	; 11
				}
			}
			break;
#endif
			case CMD_SIGN_ON:
				msgLength		=	11;
   3f0ae:	10 e0       	ldi	r17, 0x00	; 0
   3f0b0:	8b c1       	rjmp	.+790    	; 0x3f3c8 <processStk500boot+0x450>
				msgBuffer[6] 	=	'I';
				msgBuffer[7] 	=	'S';
				msgBuffer[8] 	=	'P';
				msgBuffer[9] 	=	'_';
				msgBuffer[10]	=	'2';
				break;
   3f0b2:	41 31       	cpi	r20, 0x11	; 17

		/*
		 * Now process the STK500 commands, see Atmel Appnote AVR068
		 */

		switch(msgBuffer[0]) {
   3f0b4:	09 f4       	brne	.+2      	; 0x3f0b8 <processStk500boot+0x140>
   3f0b6:	5b c0       	rjmp	.+182    	; 0x3f16e <processStk500boot+0x1f6>
   3f0b8:	08 f0       	brcs	.+2      	; 0x3f0bc <processStk500boot+0x144>
   3f0ba:	9c c0       	rjmp	.+312    	; 0x3f1f4 <processStk500boot+0x27c>
   3f0bc:	40 31       	cpi	r20, 0x10	; 16
   3f0be:	e9 f0       	breq	.+58     	; 0x3f0fa <processStk500boot+0x182>
   3f0c0:	7e c1       	rjmp	.+764    	; 0x3f3be <processStk500boot+0x446>
   3f0c2:	48 31       	cpi	r20, 0x18	; 24
   3f0c4:	09 f4       	brne	.+2      	; 0x3f0c8 <processStk500boot+0x150>
   3f0c6:	6e c0       	rjmp	.+220    	; 0x3f1a4 <processStk500boot+0x22c>
   3f0c8:	48 f4       	brcc	.+18     	; 0x3f0dc <processStk500boot+0x164>
   3f0ca:	45 31       	cpi	r20, 0x15	; 21
   3f0cc:	09 f4       	brne	.+2      	; 0x3f0d0 <processStk500boot+0x158>
   3f0ce:	ae c0       	rjmp	.+348    	; 0x3f22c <processStk500boot+0x2b4>
   3f0d0:	08 f4       	brcc	.+2      	; 0x3f0d4 <processStk500boot+0x15c>
   3f0d2:	25 c1       	rjmp	.+586    	; 0x3f31e <processStk500boot+0x3a6>
   3f0d4:	46 31       	cpi	r20, 0x16	; 22
   3f0d6:	09 f4       	brne	.+2      	; 0x3f0da <processStk500boot+0x162>
   3f0d8:	22 c1       	rjmp	.+580    	; 0x3f31e <processStk500boot+0x3a6>
   3f0da:	71 c1       	rjmp	.+738    	; 0x3f3be <processStk500boot+0x446>
   3f0dc:	4a 31       	cpi	r20, 0x1A	; 26
   3f0de:	09 f4       	brne	.+2      	; 0x3f0e2 <processStk500boot+0x16a>
   3f0e0:	54 c0       	rjmp	.+168    	; 0x3f18a <processStk500boot+0x212>
   3f0e2:	08 f4       	brcc	.+2      	; 0x3f0e6 <processStk500boot+0x16e>
   3f0e4:	75 c0       	rjmp	.+234    	; 0x3f1d0 <processStk500boot+0x258>
   3f0e6:	4b 31       	cpi	r20, 0x1B	; 27
   3f0e8:	09 f4       	brne	.+2      	; 0x3f0ec <processStk500boot+0x174>
   3f0ea:	44 c0       	rjmp	.+136    	; 0x3f174 <processStk500boot+0x1fc>
   3f0ec:	4d 31       	cpi	r20, 0x1D	; 29
   3f0ee:	39 f0       	breq	.+14     	; 0x3f0fe <processStk500boot+0x186>
   3f0f0:	66 c1       	rjmp	.+716    	; 0x3f3be <processStk500boot+0x446>
   3f0f2:	47 30       	cpi	r20, 0x07	; 7
		/*
		 * Collect received bytes to a complete message
		 */
		msgParseState	=	ST_START;

		while(msgParseState != ST_PROCESS) {
   3f0f4:	09 f4       	brne	.+2      	; 0x3f0f8 <processStk500boot+0x180>
   3f0f6:	b4 cf       	rjmp	.-152    	; 0x3f060 <processStk500boot+0xe8>
   3f0f8:	68 cf       	rjmp	.-304    	; 0x3efca <processStk500boot+0x52>
   3f0fa:	20 e0       	ldi	r18, 0x00	; 0

		/*
		 * Now process the STK500 commands, see Atmel Appnote AVR068
		 */

		switch(msgBuffer[0]) {
   3f0fc:	39 c0       	rjmp	.+114    	; 0x3f170 <processStk500boot+0x1f8>
   3f0fe:	8d 81       	ldd	r24, Y+5	; 0x05
#ifndef REMOVE_CMD_SPI_MULTI
			case CMD_SPI_MULTI: {
				unsigned char answerByte;
				unsigned char flag = 0;

				if(msgBuffer[4] == 0x30) {
   3f100:	80 33       	cpi	r24, 0x30	; 48
   3f102:	39 f4       	brne	.+14     	; 0x3f112 <processStk500boot+0x19a>
   3f104:	9f 81       	ldd	r25, Y+7	; 0x07
					unsigned char signatureIndex	=	msgBuffer[6];
   3f106:	99 23       	and	r25, r25

					if(signatureIndex == 0) {
   3f108:	b1 f0       	breq	.+44     	; 0x3f136 <processStk500boot+0x1be>
   3f10a:	91 30       	cpi	r25, 0x01	; 1
						//answerByte	=	(SIGNATURE_BYTES >> 16) & 0x000000FF;
						answerByte	=	SIGNATURE_0;
					} else if(signatureIndex == 1) {
   3f10c:	b1 f4       	brne	.+44     	; 0x3f13a <processStk500boot+0x1c2>
   3f10e:	98 e9       	ldi	r25, 0x98	; 152
						//answerByte	=	(SIGNATURE_BYTES >> 8) & 0x000000FF;
						answerByte	=	SIGNATURE_1;
   3f110:	17 c0       	rjmp	.+46     	; 0x3f140 <processStk500boot+0x1c8>
   3f112:	98 2f       	mov	r25, r24
					} else {
						//answerByte	=	SIGNATURE_BYTES & 0x000000FF;
						answerByte	=	SIGNATURE_2;
					}
				} else if(msgBuffer[4] & 0x50) {
   3f114:	90 75       	andi	r25, 0x50	; 80
   3f116:	99 f0       	breq	.+38     	; 0x3f13e <processStk500boot+0x1c6>
   3f118:	80 35       	cpi	r24, 0x50	; 80
					//*	Issue 544: 	stk500v2 bootloader doesn't support reading fuses
					//*	I cant find the docs that say what these are supposed to be but this was figured out by trial and error
					//	answerByte	=	boot_lock_fuse_bits_get(GET_LOW_FUSE_BITS);
					//	answerByte	=	boot_lock_fuse_bits_get(GET_HIGH_FUSE_BITS);
					//	answerByte	=	boot_lock_fuse_bits_get(GET_EXTENDED_FUSE_BITS);
					if(msgBuffer[4] == 0x50) {
   3f11a:	21 f4       	brne	.+8      	; 0x3f124 <processStk500boot+0x1ac>
   3f11c:	99 e0       	ldi	r25, 0x09	; 9
						answerByte	=	boot_lock_fuse_bits_get(GET_LOW_FUSE_BITS);
   3f11e:	e0 e0       	ldi	r30, 0x00	; 0
   3f120:	f0 e0       	ldi	r31, 0x00	; 0
   3f122:	05 c0       	rjmp	.+10     	; 0x3f12e <processStk500boot+0x1b6>
   3f124:	88 35       	cpi	r24, 0x58	; 88
					} else if(msgBuffer[4] == 0x58) {
   3f126:	59 f4       	brne	.+22     	; 0x3f13e <processStk500boot+0x1c6>
   3f128:	e3 e0       	ldi	r30, 0x03	; 3
						answerByte	=	boot_lock_fuse_bits_get(GET_HIGH_FUSE_BITS);
   3f12a:	f0 e0       	ldi	r31, 0x00	; 0
   3f12c:	99 e0       	ldi	r25, 0x09	; 9
   3f12e:	90 93 57 00 	sts	0x0057, r25
   3f132:	94 91       	lpm	r25, Z
   3f134:	05 c0       	rjmp	.+10     	; 0x3f140 <processStk500boot+0x1c8>
   3f136:	9e e1       	ldi	r25, 0x1E	; 30
				if(msgBuffer[4] == 0x30) {
					unsigned char signatureIndex	=	msgBuffer[6];

					if(signatureIndex == 0) {
						//answerByte	=	(SIGNATURE_BYTES >> 16) & 0x000000FF;
						answerByte	=	SIGNATURE_0;
   3f138:	03 c0       	rjmp	.+6      	; 0x3f140 <processStk500boot+0x1c8>
   3f13a:	91 e0       	ldi	r25, 0x01	; 1
					} else if(signatureIndex == 1) {
						//answerByte	=	(SIGNATURE_BYTES >> 8) & 0x000000FF;
						answerByte	=	SIGNATURE_1;
					} else {
						//answerByte	=	SIGNATURE_BYTES & 0x000000FF;
						answerByte	=	SIGNATURE_2;
   3f13c:	01 c0       	rjmp	.+2      	; 0x3f140 <processStk500boot+0x1c8>
   3f13e:	90 e0       	ldi	r25, 0x00	; 0
						answerByte	=	boot_lock_fuse_bits_get(GET_HIGH_FUSE_BITS);
					} else {
						answerByte	=	0;
					}
				} else {
					answerByte	=	0; // for all others command are not implemented, return dummy value for AVRDUDE happy <Worapoht>
   3f140:	1a 82       	std	Y+2, r1	; 0x02
				}

				if(!flag) {
					msgLength		=	7;
					msgBuffer[1]	=	STATUS_CMD_OK;
   3f142:	1b 82       	std	Y+3, r1	; 0x03
					msgBuffer[2]	=	0;
   3f144:	8c 83       	std	Y+4, r24	; 0x04
					msgBuffer[3]	=	msgBuffer[4];
   3f146:	1d 82       	std	Y+5, r1	; 0x05
					msgBuffer[4]	=	0;
   3f148:	9e 83       	std	Y+6, r25	; 0x06
					msgBuffer[5]	=	answerByte;
   3f14a:	1f 82       	std	Y+7, r1	; 0x07
					msgBuffer[6]	=	STATUS_CMD_OK;
   3f14c:	20 e0       	ldi	r18, 0x00	; 0
   3f14e:	07 e0       	ldi	r16, 0x07	; 7
				} else {
					answerByte	=	0; // for all others command are not implemented, return dummy value for AVRDUDE happy <Worapoht>
				}

				if(!flag) {
					msgLength		=	7;
   3f150:	10 e0       	ldi	r17, 0x00	; 0
   3f152:	3a c1       	rjmp	.+628    	; 0x3f3c8 <processStk500boot+0x450>
   3f154:	ea 81       	ldd	r30, Y+2	; 0x02
   3f156:	e0 59       	subi	r30, 0x90	; 144
   3f158:	e3 30       	cpi	r30, 0x03	; 3
   3f15a:	28 f4       	brcc	.+10     	; 0x3f166 <processStk500boot+0x1ee>
   3f15c:	f0 e0       	ldi	r31, 0x00	; 0
   3f15e:	e4 5e       	subi	r30, 0xE4	; 228
   3f160:	fd 4f       	sbci	r31, 0xFD	; 253
   3f162:	80 81       	ld	r24, Z
   3f164:	01 c0       	rjmp	.+2      	; 0x3f168 <processStk500boot+0x1f0>
   3f166:	80 e0       	ldi	r24, 0x00	; 0
				break;

			case CMD_GET_PARAMETER: {
				unsigned char value;

				switch(msgBuffer[1]) {
   3f168:	1a 82       	std	Y+2, r1	; 0x02
						value	=	0;
						break;
				}

				msgLength		=	3;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3f16a:	8b 83       	std	Y+3, r24	; 0x03
				msgBuffer[2]	=	value;
   3f16c:	3f c0       	rjmp	.+126    	; 0x3f1ec <processStk500boot+0x274>
   3f16e:	21 e0       	ldi	r18, 0x01	; 1
			}
			break;

			case CMD_LEAVE_PROGMODE_ISP:
				isLeave	=	1;
   3f170:	1a 82       	std	Y+2, r1	; 0x02
				//*	fall thru

			case CMD_SET_PARAMETER:
			case CMD_ENTER_PROGMODE_ISP:
				msgLength		=	2;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3f172:	28 c1       	rjmp	.+592    	; 0x3f3c4 <processStk500boot+0x44c>
   3f174:	8d 81       	ldd	r24, Y+5	; 0x05
				break;

			case CMD_READ_SIGNATURE_ISP: {
				unsigned char signatureIndex	=	msgBuffer[4];
   3f176:	88 23       	and	r24, r24
				unsigned char signature;

				if(signatureIndex == 0)
   3f178:	21 f0       	breq	.+8      	; 0x3f182 <processStk500boot+0x20a>
   3f17a:	81 30       	cpi	r24, 0x01	; 1
					//signature	=	(SIGNATURE_BYTES >> 16) & 0x000000FF;
					signature	=	SIGNATURE_0;
				else if(signatureIndex == 1)
   3f17c:	21 f4       	brne	.+8      	; 0x3f186 <processStk500boot+0x20e>
   3f17e:	88 e9       	ldi	r24, 0x98	; 152
					//signature	=	(SIGNATURE_BYTES >> 8) & 0x000000FF;
					signature	=	SIGNATURE_1;
   3f180:	24 c0       	rjmp	.+72     	; 0x3f1ca <processStk500boot+0x252>
   3f182:	8e e1       	ldi	r24, 0x1E	; 30
				unsigned char signatureIndex	=	msgBuffer[4];
				unsigned char signature;

				if(signatureIndex == 0)
					//signature	=	(SIGNATURE_BYTES >> 16) & 0x000000FF;
					signature	=	SIGNATURE_0;
   3f184:	22 c0       	rjmp	.+68     	; 0x3f1ca <processStk500boot+0x252>
   3f186:	81 e0       	ldi	r24, 0x01	; 1
				else if(signatureIndex == 1)
					//signature	=	(SIGNATURE_BYTES >> 8) & 0x000000FF;
					signature	=	SIGNATURE_1;
				else
					//signature	=	SIGNATURE_BYTES & 0x000000FF;
					signature	=	SIGNATURE_2;
   3f188:	20 c0       	rjmp	.+64     	; 0x3f1ca <processStk500boot+0x252>
   3f18a:	1a 82       	std	Y+2, r1	; 0x02
			}
			break;

			case CMD_READ_LOCK_ISP:
				msgLength		=	4;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3f18c:	e1 e0       	ldi	r30, 0x01	; 1
				msgBuffer[2]	=	boot_lock_fuse_bits_get(GET_LOCK_BITS);
   3f18e:	f0 e0       	ldi	r31, 0x00	; 0
   3f190:	89 e0       	ldi	r24, 0x09	; 9
   3f192:	80 93 57 00 	sts	0x0057, r24
   3f196:	e4 91       	lpm	r30, Z
   3f198:	eb 83       	std	Y+3, r30	; 0x03
   3f19a:	1c 82       	std	Y+4, r1	; 0x04
				msgBuffer[3]	=	STATUS_CMD_OK;
   3f19c:	20 e0       	ldi	r18, 0x00	; 0
				break;
   3f19e:	04 e0       	ldi	r16, 0x04	; 4
				msgBuffer[3]	=	STATUS_CMD_OK;
			}
			break;

			case CMD_READ_LOCK_ISP:
				msgLength		=	4;
   3f1a0:	10 e0       	ldi	r17, 0x00	; 0
   3f1a2:	12 c1       	rjmp	.+548    	; 0x3f3c8 <processStk500boot+0x450>
				msgBuffer[1]	=	STATUS_CMD_OK;
				msgBuffer[2]	=	boot_lock_fuse_bits_get(GET_LOCK_BITS);
				msgBuffer[3]	=	STATUS_CMD_OK;
				break;
   3f1a4:	8b 81       	ldd	r24, Y+3	; 0x03

			case CMD_READ_FUSE_ISP: {
				unsigned char fuseBits;

				if(msgBuffer[2] == 0x50) {
   3f1a6:	80 35       	cpi	r24, 0x50	; 80
   3f1a8:	51 f4       	brne	.+20     	; 0x3f1be <processStk500boot+0x246>
   3f1aa:	8c 81       	ldd	r24, Y+4	; 0x04
					if(msgBuffer[3] == 0x08)
   3f1ac:	88 30       	cpi	r24, 0x08	; 8
   3f1ae:	19 f4       	brne	.+6      	; 0x3f1b6 <processStk500boot+0x23e>
   3f1b0:	e2 e0       	ldi	r30, 0x02	; 2
						fuseBits	=	boot_lock_fuse_bits_get(GET_EXTENDED_FUSE_BITS);
   3f1b2:	f0 e0       	ldi	r31, 0x00	; 0
   3f1b4:	06 c0       	rjmp	.+12     	; 0x3f1c2 <processStk500boot+0x24a>
   3f1b6:	89 e0       	ldi	r24, 0x09	; 9
					else
						fuseBits	=	boot_lock_fuse_bits_get(GET_LOW_FUSE_BITS);
   3f1b8:	e0 e0       	ldi	r30, 0x00	; 0
   3f1ba:	f0 e0       	ldi	r31, 0x00	; 0
   3f1bc:	03 c0       	rjmp	.+6      	; 0x3f1c4 <processStk500boot+0x24c>
   3f1be:	e3 e0       	ldi	r30, 0x03	; 3
				} else {
					fuseBits	=	boot_lock_fuse_bits_get(GET_HIGH_FUSE_BITS);
   3f1c0:	f0 e0       	ldi	r31, 0x00	; 0
   3f1c2:	89 e0       	ldi	r24, 0x09	; 9
   3f1c4:	80 93 57 00 	sts	0x0057, r24
   3f1c8:	84 91       	lpm	r24, Z
   3f1ca:	1a 82       	std	Y+2, r1	; 0x02
				}

				msgLength		=	4;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3f1cc:	8b 83       	std	Y+3, r24	; 0x03
				msgBuffer[2]	=	fuseBits;
   3f1ce:	e5 cf       	rjmp	.-54     	; 0x3f19a <processStk500boot+0x222>
   3f1d0:	8d 81       	ldd	r24, Y+5	; 0x05

#ifndef REMOVE_PROGRAM_LOCK_BIT_SUPPORT
			case CMD_PROGRAM_LOCK_ISP: {
				unsigned char lockBits	=	msgBuffer[4];

				lockBits	=	(~lockBits) & 0x3C;	// mask BLBxx bits
   3f1d2:	83 6c       	ori	r24, 0xC3	; 195
				boot_lock_bits_set(lockBits);		// and program it
   3f1d4:	99 e0       	ldi	r25, 0x09	; 9
   3f1d6:	e1 e0       	ldi	r30, 0x01	; 1
   3f1d8:	f0 e0       	ldi	r31, 0x00	; 0
   3f1da:	08 2e       	mov	r0, r24
   3f1dc:	90 93 57 00 	sts	0x0057, r25
   3f1e0:	e8 95       	spm
   3f1e2:	07 b6       	in	r0, 0x37	; 55
				boot_spm_busy_wait();
   3f1e4:	00 fc       	sbrc	r0, 0
   3f1e6:	fd cf       	rjmp	.-6      	; 0x3f1e2 <processStk500boot+0x26a>
   3f1e8:	1a 82       	std	Y+2, r1	; 0x02

				msgLength		=	3;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3f1ea:	1b 82       	std	Y+3, r1	; 0x03
				msgBuffer[2]	=	STATUS_CMD_OK;
   3f1ec:	20 e0       	ldi	r18, 0x00	; 0
			}
			break;
   3f1ee:	03 e0       	ldi	r16, 0x03	; 3

				lockBits	=	(~lockBits) & 0x3C;	// mask BLBxx bits
				boot_lock_bits_set(lockBits);		// and program it
				boot_spm_busy_wait();

				msgLength		=	3;
   3f1f0:	10 e0       	ldi	r17, 0x00	; 0
   3f1f2:	ea c0       	rjmp	.+468    	; 0x3f3c8 <processStk500boot+0x450>
				msgBuffer[1]	=	STATUS_CMD_OK;
				msgBuffer[2]	=	STATUS_CMD_OK;
			}
			break;
   3f1f4:	80 ec       	ldi	r24, 0xC0	; 192
#endif
			case CMD_CHIP_ERASE_ISP:
				eraseAddress	=	0;
				msgLength		=	2;
				//	msgBuffer[1]	=	STATUS_CMD_OK;
				msgBuffer[1]	=	STATUS_CMD_FAILED;	//*	isue 543, return FAILED instead of OK
   3f1f6:	8a 83       	std	Y+2, r24	; 0x02
   3f1f8:	20 e0       	ldi	r18, 0x00	; 0
				break;
   3f1fa:	02 e0       	ldi	r16, 0x02	; 2
			}
			break;
#endif
			case CMD_CHIP_ERASE_ISP:
				eraseAddress	=	0;
				msgLength		=	2;
   3f1fc:	10 e0       	ldi	r17, 0x00	; 0
   3f1fe:	41 2c       	mov	r4, r1
				msgBuffer[2]	=	STATUS_CMD_OK;
			}
			break;
#endif
			case CMD_CHIP_ERASE_ISP:
				eraseAddress	=	0;
   3f200:	51 2c       	mov	r5, r1
   3f202:	32 01       	movw	r6, r4
   3f204:	e1 c0       	rjmp	.+450    	; 0x3f3c8 <processStk500boot+0x450>
				msgLength		=	2;
				//	msgBuffer[1]	=	STATUS_CMD_OK;
				msgBuffer[1]	=	STATUS_CMD_FAILED;	//*	isue 543, return FAILED instead of OK
				break;
   3f206:	8a 81       	ldd	r24, Y+2	; 0x02

			case CMD_LOAD_ADDRESS:
#if defined(RAMPZ)
				address	=	(((address_t)(msgBuffer[1]) << 24) | ((address_t)(msgBuffer[2]) << 16) | ((address_t)(msgBuffer[3]) << 8) | (msgBuffer[4])) << 1;
   3f208:	cb 80       	ldd	r12, Y+3	; 0x03
   3f20a:	d1 2c       	mov	r13, r1
   3f20c:	e1 2c       	mov	r14, r1
   3f20e:	f1 2c       	mov	r15, r1
   3f210:	76 01       	movw	r14, r12
   3f212:	dd 24       	eor	r13, r13
   3f214:	cc 24       	eor	r12, r12
   3f216:	f8 2a       	or	r15, r24
   3f218:	8d 81       	ldd	r24, Y+5	; 0x05
   3f21a:	c8 2a       	or	r12, r24
   3f21c:	8c 81       	ldd	r24, Y+4	; 0x04
   3f21e:	d8 2a       	or	r13, r24
   3f220:	cc 0c       	add	r12, r12
   3f222:	dd 1c       	adc	r13, r13
   3f224:	ee 1c       	adc	r14, r14
   3f226:	ff 1c       	adc	r15, r15
   3f228:	1a 82       	std	Y+2, r1	; 0x02
#else
				address	=	(((msgBuffer[3]) << 8) | (msgBuffer[4])) << 1;		//convert word to byte address
#endif
				msgLength		=	2;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3f22a:	cb c0       	rjmp	.+406    	; 0x3f3c2 <processStk500boot+0x44a>
   3f22c:	8a 81       	ldd	r24, Y+2	; 0x02
				break;

			case CMD_PROGRAM_FLASH_ISP:
			case CMD_PROGRAM_EEPROM_ISP: {
				unsigned int	size	=	((msgBuffer[1]) << 8) | msgBuffer[2];
   3f22e:	90 e0       	ldi	r25, 0x00	; 0
   3f230:	98 2f       	mov	r25, r24
   3f232:	88 27       	eor	r24, r24
   3f234:	2b 81       	ldd	r18, Y+3	; 0x03
   3f236:	82 2b       	or	r24, r18
   3f238:	43 31       	cpi	r20, 0x13	; 19
				unsigned int	data;
				unsigned char	highByte, lowByte;
				address_t		tempaddress	=	address;


				if(msgBuffer[0] == CMD_PROGRAM_FLASH_ISP) {
   3f23a:	09 f0       	breq	.+2      	; 0x3f23e <processStk500boot+0x2c6>
   3f23c:	45 c0       	rjmp	.+138    	; 0x3f2c8 <processStk500boot+0x350>
   3f23e:	41 14       	cp	r4, r1
					// erase only main section (bootloader protection)
					if(eraseAddress < APP_END) {
   3f240:	f0 ec       	ldi	r31, 0xC0	; 192
   3f242:	5f 06       	cpc	r5, r31
   3f244:	f3 e0       	ldi	r31, 0x03	; 3
   3f246:	6f 06       	cpc	r6, r31
   3f248:	71 04       	cpc	r7, r1
   3f24a:	70 f4       	brcc	.+28     	; 0x3f268 <processStk500boot+0x2f0>
   3f24c:	23 e0       	ldi	r18, 0x03	; 3
						boot_page_erase(eraseAddress);	// Perform page erase
   3f24e:	f2 01       	movw	r30, r4
   3f250:	60 92 5b 00 	sts	0x005B, r6
   3f254:	20 93 57 00 	sts	0x0057, r18
   3f258:	e8 95       	spm
   3f25a:	07 b6       	in	r0, 0x37	; 55
						boot_spm_busy_wait();		// Wait until the memory is erased.
   3f25c:	00 fc       	sbrc	r0, 0
   3f25e:	fd cf       	rjmp	.-6      	; 0x3f25a <processStk500boot+0x2e2>
   3f260:	4f ef       	ldi	r20, 0xFF	; 255
						eraseAddress += SPM_PAGESIZE;	// point to next page to be erase
   3f262:	54 1a       	sub	r5, r20
   3f264:	64 0a       	sbc	r6, r20
   3f266:	74 0a       	sbc	r7, r20
   3f268:	4b 85       	ldd	r20, Y+11	; 0x0b
   3f26a:	46 01       	movw	r8, r12
				else if(signatureIndex == 1)
					//signature	=	(SIGNATURE_BYTES >> 8) & 0x000000FF;
					signature	=	SIGNATURE_1;
				else
					//signature	=	SIGNATURE_BYTES & 0x000000FF;
					signature	=	SIGNATURE_2;
   3f26c:	57 01       	movw	r10, r14
   3f26e:	9e 01       	movw	r18, r28
   3f270:	25 5f       	subi	r18, 0xF5	; 245
   3f272:	3f 4f       	sbci	r19, 0xFF	; 255
   3f274:	d9 01       	movw	r26, r18
   3f276:	12 96       	adiw	r26, 0x02	; 2
   3f278:	9d 01       	movw	r18, r26
   3f27a:	fd 01       	movw	r30, r26
   3f27c:	31 97       	sbiw	r30, 0x01	; 1
   3f27e:	60 81       	ld	r22, Z
					/* Write FLASH */
					do {
						lowByte		=	*p++;
						highByte 	=	*p++;

						data		=	(highByte << 8) | lowByte;
   3f280:	50 e0       	ldi	r21, 0x00	; 0
   3f282:	56 2b       	or	r21, r22
   3f284:	61 e0       	ldi	r22, 0x01	; 1
						boot_page_fill(address, data);
   3f286:	0a 01       	movw	r0, r20
   3f288:	f4 01       	movw	r30, r8
   3f28a:	a0 92 5b 00 	sts	0x005B, r10
   3f28e:	60 93 57 00 	sts	0x0057, r22
   3f292:	e8 95       	spm
   3f294:	11 24       	eor	r1, r1
   3f296:	e2 e0       	ldi	r30, 0x02	; 2

						address	=	address + 2;	// Select next word in memory
   3f298:	8e 0e       	add	r8, r30
   3f29a:	91 1c       	adc	r9, r1
   3f29c:	a1 1c       	adc	r10, r1
   3f29e:	b1 1c       	adc	r11, r1
   3f2a0:	02 97       	sbiw	r24, 0x02	; 2
						size	-=	2;				// Reduce number of bytes to write by two
   3f2a2:	00 97       	sbiw	r24, 0x00	; 0
					} while(size);					// Loop until all bytes written
   3f2a4:	11 f0       	breq	.+4      	; 0x3f2aa <processStk500boot+0x332>
   3f2a6:	4c 91       	ld	r20, X
					}

					/* Write FLASH */
					do {
						lowByte		=	*p++;
						highByte 	=	*p++;
   3f2a8:	e5 cf       	rjmp	.-54     	; 0x3f274 <processStk500boot+0x2fc>
   3f2aa:	85 e0       	ldi	r24, 0x05	; 5

						address	=	address + 2;	// Select next word in memory
						size	-=	2;				// Reduce number of bytes to write by two
					} while(size);					// Loop until all bytes written

					boot_page_write(tempaddress);
   3f2ac:	f6 01       	movw	r30, r12
   3f2ae:	e0 92 5b 00 	sts	0x005B, r14
   3f2b2:	80 93 57 00 	sts	0x0057, r24
   3f2b6:	e8 95       	spm
   3f2b8:	07 b6       	in	r0, 0x37	; 55
					boot_spm_busy_wait();
   3f2ba:	00 fc       	sbrc	r0, 0
   3f2bc:	fd cf       	rjmp	.-6      	; 0x3f2b8 <processStk500boot+0x340>
   3f2be:	81 e1       	ldi	r24, 0x11	; 17
					boot_rww_enable();				// Re-enable the RWW section
   3f2c0:	80 93 57 00 	sts	0x0057, r24
   3f2c4:	e8 95       	spm
   3f2c6:	27 c0       	rjmp	.+78     	; 0x3f316 <processStk500boot+0x39e>
   3f2c8:	fe 01       	movw	r30, r28
   3f2ca:	3b 96       	adiw	r30, 0x0b	; 11
   3f2cc:	9c 01       	movw	r18, r24
				unsigned int	data;
				unsigned char	highByte, lowByte;
				address_t		tempaddress	=	address;


				if(msgBuffer[0] == CMD_PROGRAM_FLASH_ISP) {
   3f2ce:	b7 01       	movw	r22, r14
   3f2d0:	a6 01       	movw	r20, r12
   3f2d2:	41 bd       	out	0x21, r20	; 33
					//*	issue 543, this should work, It has not been tested.
					//	#if (!defined(__AVR_ATmega1280__) && !defined(__AVR_ATmega2560__)  && !defined(__AVR_ATmega2561__)  && !defined(__AVR_ATmega1284P__)  && !defined(__AVR_ATmega640__))
#if (defined(EEARL) && defined(EEARH)  && defined(EEMWE)  && defined(EEWE)  && defined(EEDR))
					/* write EEPROM */
					do {
						EEARL	=	address;			// Setup EEPROM address
   3f2d4:	85 2e       	mov	r8, r21
						EEARH	=	(address >> 8);
   3f2d6:	96 2e       	mov	r9, r22
   3f2d8:	a7 2e       	mov	r10, r23
   3f2da:	bb 24       	eor	r11, r11
   3f2dc:	82 bc       	out	0x22, r8	; 34
   3f2de:	4f 5f       	subi	r20, 0xFF	; 255
						address++;						// Select next EEPROM byte
   3f2e0:	5f 4f       	sbci	r21, 0xFF	; 255
   3f2e2:	6f 4f       	sbci	r22, 0xFF	; 255
   3f2e4:	7f 4f       	sbci	r23, 0xFF	; 255
   3f2e6:	a1 91       	ld	r26, Z+

						EEDR	=	*p++;				// get byte from buffer
   3f2e8:	a0 bd       	out	0x20, r26	; 32
   3f2ea:	fa 9a       	sbi	0x1f, 2	; 31
						EECR	|=	(1 << EEMWE);			// Write data into EEPROM
   3f2ec:	f9 9a       	sbi	0x1f, 1	; 31
						EECR	|=	(1 << EEWE);
   3f2ee:	f9 99       	sbic	0x1f, 1	; 31

						while(EECR & (1 << EEWE))
   3f2f0:	fe cf       	rjmp	.-4      	; 0x3f2ee <processStk500boot+0x376>
   3f2f2:	21 50       	subi	r18, 0x01	; 1
							;	// Wait for write operation to finish

						size--;						// Decrease number of bytes to write
   3f2f4:	31 09       	sbc	r19, r1
   3f2f6:	21 15       	cp	r18, r1
					} while(size);					// Loop until all bytes written
   3f2f8:	31 05       	cpc	r19, r1
   3f2fa:	59 f7       	brne	.-42     	; 0x3f2d2 <processStk500boot+0x35a>
   3f2fc:	01 97       	sbiw	r24, 0x01	; 1
   3f2fe:	4c 01       	movw	r8, r24
   3f300:	a1 2c       	mov	r10, r1
   3f302:	b1 2c       	mov	r11, r1
   3f304:	ff ef       	ldi	r31, 0xFF	; 255
   3f306:	8f 1a       	sub	r8, r31
   3f308:	9f 0a       	sbc	r9, r31
   3f30a:	af 0a       	sbc	r10, r31
   3f30c:	bf 0a       	sbc	r11, r31
   3f30e:	8c 0c       	add	r8, r12
   3f310:	9d 1c       	adc	r9, r13
   3f312:	ae 1c       	adc	r10, r14
   3f314:	bf 1c       	adc	r11, r15
   3f316:	1a 82       	std	Y+2, r1	; 0x02

#endif
				}

				msgLength	=	2;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3f318:	75 01       	movw	r14, r10
			}
			break;
   3f31a:	64 01       	movw	r12, r8
   3f31c:	52 c0       	rjmp	.+164    	; 0x3f3c2 <processStk500boot+0x44a>
   3f31e:	2a 81       	ldd	r18, Y+2	; 0x02

			case CMD_READ_FLASH_ISP:
			case CMD_READ_EEPROM_ISP: {
				unsigned int	size	=	((msgBuffer[1]) << 8) | msgBuffer[2];
   3f320:	30 e0       	ldi	r19, 0x00	; 0
   3f322:	32 2f       	mov	r19, r18
   3f324:	22 27       	eor	r18, r18
   3f326:	8b 81       	ldd	r24, Y+3	; 0x03
   3f328:	28 2b       	or	r18, r24
   3f32a:	89 01       	movw	r16, r18
				unsigned char*	p		=	msgBuffer + 1;
				msgLength				=	size + 3;
   3f32c:	0d 5f       	subi	r16, 0xFD	; 253
   3f32e:	1f 4f       	sbci	r17, 0xFF	; 255
   3f330:	1a 82       	std	Y+2, r1	; 0x02

				*p++	=	STATUS_CMD_OK;
   3f332:	44 31       	cpi	r20, 0x14	; 20

				if(msgBuffer[0] == CMD_READ_FLASH_ISP) {
   3f334:	b1 f4       	brne	.+44     	; 0x3f362 <processStk500boot+0x3ea>
   3f336:	de 01       	movw	r26, r28
   3f338:	13 96       	adiw	r26, 0x03	; 3
   3f33a:	eb be       	out	0x3b, r14	; 59

					// Read FLASH
					do {
						//#if defined(RAMPZ)
#if (FLASHEND > 0x10000)
						data	=	pgm_read_word_far(address);
   3f33c:	f6 01       	movw	r30, r12
   3f33e:	87 91       	elpm	r24, Z+
   3f340:	96 91       	elpm	r25, Z
   3f342:	8c 93       	st	X, r24
#else
						data	=	pgm_read_word_near(address);
#endif
						*p++	=	(unsigned char)data;		//LSB
   3f344:	12 96       	adiw	r26, 0x02	; 2
   3f346:	fd 01       	movw	r30, r26
   3f348:	31 97       	sbiw	r30, 0x01	; 1
   3f34a:	90 83       	st	Z, r25
						*p++	=	(unsigned char)(data >> 8);	//MSB
   3f34c:	42 e0       	ldi	r20, 0x02	; 2
						address	+=	2;							// Select next word in memory
   3f34e:	c4 0e       	add	r12, r20
   3f350:	d1 1c       	adc	r13, r1
   3f352:	e1 1c       	adc	r14, r1
   3f354:	f1 1c       	adc	r15, r1
   3f356:	22 50       	subi	r18, 0x02	; 2
						size	-=	2;
   3f358:	31 09       	sbc	r19, r1
   3f35a:	21 15       	cp	r18, r1
					} while(size);
   3f35c:	31 05       	cpc	r19, r1
   3f35e:	69 f7       	brne	.-38     	; 0x3f33a <processStk500boot+0x3c2>
   3f360:	2b c0       	rjmp	.+86     	; 0x3f3b8 <processStk500boot+0x440>
   3f362:	ce 01       	movw	r24, r28
   3f364:	03 96       	adiw	r24, 0x03	; 3
   3f366:	5c 01       	movw	r10, r24
   3f368:	49 01       	movw	r8, r18
				unsigned char*	p		=	msgBuffer + 1;
				msgLength				=	size + 3;

				*p++	=	STATUS_CMD_OK;

				if(msgBuffer[0] == CMD_READ_FLASH_ISP) {
   3f36a:	d7 01       	movw	r26, r14
   3f36c:	c6 01       	movw	r24, r12
   3f36e:	81 bd       	out	0x21, r24	; 33
						size	-=	2;
					} while(size);
				} else {
					/* Read EEPROM */
					do {
						EEARL	=	address;			// Setup EEPROM address
   3f370:	49 2f       	mov	r20, r25
						EEARH	=	((address >> 8));
   3f372:	5a 2f       	mov	r21, r26
   3f374:	6b 2f       	mov	r22, r27
   3f376:	77 27       	eor	r23, r23
   3f378:	42 bd       	out	0x22, r20	; 34
   3f37a:	01 96       	adiw	r24, 0x01	; 1
						address++;					// Select next EEPROM byte
   3f37c:	a1 1d       	adc	r26, r1
   3f37e:	b1 1d       	adc	r27, r1
   3f380:	f8 9a       	sbi	0x1f, 0	; 31
						EECR	|=	(1 << EERE);			// Read EEPROM
   3f382:	40 b5       	in	r20, 0x20	; 32
						*p++	=	EEDR;				// Send EEPROM data
   3f384:	f5 01       	movw	r30, r10
   3f386:	41 93       	st	Z+, r20
   3f388:	5f 01       	movw	r10, r30
   3f38a:	f1 e0       	ldi	r31, 0x01	; 1
						size--;
   3f38c:	8f 1a       	sub	r8, r31
   3f38e:	91 08       	sbc	r9, r1
   3f390:	81 14       	cp	r8, r1
					} while(size);
   3f392:	91 04       	cpc	r9, r1
   3f394:	61 f7       	brne	.-40     	; 0x3f36e <processStk500boot+0x3f6>
   3f396:	c9 01       	movw	r24, r18
   3f398:	01 97       	sbiw	r24, 0x01	; 1
   3f39a:	a0 e0       	ldi	r26, 0x00	; 0
   3f39c:	b0 e0       	ldi	r27, 0x00	; 0
   3f39e:	01 96       	adiw	r24, 0x01	; 1
   3f3a0:	a1 1d       	adc	r26, r1
   3f3a2:	b1 1d       	adc	r27, r1
   3f3a4:	c8 0e       	add	r12, r24
   3f3a6:	d9 1e       	adc	r13, r25
   3f3a8:	ea 1e       	adc	r14, r26
   3f3aa:	fb 1e       	adc	r15, r27
   3f3ac:	a3 e0       	ldi	r26, 0x03	; 3
   3f3ae:	b0 e0       	ldi	r27, 0x00	; 0
   3f3b0:	ac 0f       	add	r26, r28
   3f3b2:	bd 1f       	adc	r27, r29
   3f3b4:	a2 0f       	add	r26, r18
   3f3b6:	b3 1f       	adc	r27, r19
   3f3b8:	1c 92       	st	X, r1
				}

				*p++	=	STATUS_CMD_OK;
   3f3ba:	20 e0       	ldi	r18, 0x00	; 0
			}
			break;
   3f3bc:	05 c0       	rjmp	.+10     	; 0x3f3c8 <processStk500boot+0x450>
   3f3be:	80 ec       	ldi	r24, 0xC0	; 192

			default:
				msgLength		=	2;
				msgBuffer[1]	=	STATUS_CMD_FAILED;
   3f3c0:	8a 83       	std	Y+2, r24	; 0x02
   3f3c2:	20 e0       	ldi	r18, 0x00	; 0
				break;
   3f3c4:	02 e0       	ldi	r16, 0x02	; 2
				*p++	=	STATUS_CMD_OK;
			}
			break;

			default:
				msgLength		=	2;
   3f3c6:	10 e0       	ldi	r17, 0x00	; 0
   3f3c8:	8b e1       	ldi	r24, 0x1B	; 27
		}

		/*
		 * Now send answer message back
		 */
		putch(MESSAGE_START);
   3f3ca:	c0 5e       	subi	r28, 0xE0	; 224
   3f3cc:	de 4f       	sbci	r29, 0xFE	; 254
   3f3ce:	28 83       	st	Y, r18
   3f3d0:	c0 52       	subi	r28, 0x20	; 32
   3f3d2:	d1 40       	sbci	r29, 0x01	; 1
   3f3d4:	70 dd       	rcall	.-1312   	; 0x3eeb6 <putch>
   3f3d6:	c2 5e       	subi	r28, 0xE2	; 226
   3f3d8:	de 4f       	sbci	r29, 0xFE	; 254
		checksum	=	MESSAGE_START ^ 0;

		putch(seqNum);
   3f3da:	88 81       	ld	r24, Y
   3f3dc:	ce 51       	subi	r28, 0x1E	; 30
   3f3de:	d1 40       	sbci	r29, 0x01	; 1
   3f3e0:	6a dd       	rcall	.-1324   	; 0x3eeb6 <putch>
   3f3e2:	a1 2e       	mov	r10, r17
   3f3e4:	bb 24       	eor	r11, r11
   3f3e6:	8a 2d       	mov	r24, r10
		checksum	^=	seqNum;

		c			=	((msgLength >> 8) & 0xFF);
   3f3e8:	66 dd       	rcall	.-1332   	; 0x3eeb6 <putch>
   3f3ea:	80 2f       	mov	r24, r16
		putch(c);
   3f3ec:	64 dd       	rcall	.-1336   	; 0x3eeb6 <putch>
   3f3ee:	8e e0       	ldi	r24, 0x0E	; 14
   3f3f0:	62 dd       	rcall	.-1340   	; 0x3eeb6 <putch>
		checksum	^=	c;

		c			=	msgLength & 0x00FF;
		putch(c);
   3f3f2:	25 e1       	ldi	r18, 0x15	; 21
   3f3f4:	82 2e       	mov	r8, r18
   3f3f6:	c2 5e       	subi	r28, 0xE2	; 226
		checksum ^= c;

		putch(TOKEN);
   3f3f8:	de 4f       	sbci	r29, 0xFE	; 254
   3f3fa:	48 81       	ld	r20, Y
   3f3fc:	ce 51       	subi	r28, 0x1E	; 30
		putch(seqNum);
		checksum	^=	seqNum;

		c			=	((msgLength >> 8) & 0xFF);
		putch(c);
		checksum	^=	c;
   3f3fe:	d1 40       	sbci	r29, 0x01	; 1
   3f400:	84 26       	eor	r8, r20
   3f402:	80 26       	eor	r8, r16
   3f404:	8a 24       	eor	r8, r10
   3f406:	ce 01       	movw	r24, r28
   3f408:	01 96       	adiw	r24, 0x01	; 1
   3f40a:	5c 01       	movw	r10, r24
   3f40c:	08 0f       	add	r16, r24

		c			=	msgLength & 0x00FF;
		putch(c);
		checksum ^= c;
   3f40e:	19 1f       	adc	r17, r25

		putch(TOKEN);
		checksum ^= TOKEN;
   3f410:	c0 5e       	subi	r28, 0xE0	; 224
   3f412:	de 4f       	sbci	r29, 0xFE	; 254
   3f414:	28 81       	ld	r18, Y
   3f416:	c0 52       	subi	r28, 0x20	; 32
   3f418:	d1 40       	sbci	r29, 0x01	; 1
   3f41a:	a0 16       	cp	r10, r16
		p	=	msgBuffer;

		while(msgLength) {
			c	=	*p++;
			putch(c);
			checksum ^= c;
   3f41c:	b1 06       	cpc	r11, r17
   3f41e:	b1 f0       	breq	.+44     	; 0x3f44c <processStk500boot+0x4d4>
   3f420:	f5 01       	movw	r30, r10
   3f422:	31 91       	ld	r19, Z+
   3f424:	5f 01       	movw	r10, r30
		putch(TOKEN);
		checksum ^= TOKEN;

		p	=	msgBuffer;

		while(msgLength) {
   3f426:	83 2f       	mov	r24, r19
   3f428:	c0 5e       	subi	r28, 0xE0	; 224
   3f42a:	de 4f       	sbci	r29, 0xFE	; 254
			c	=	*p++;
   3f42c:	28 83       	st	Y, r18
   3f42e:	c0 52       	subi	r28, 0x20	; 32
   3f430:	d1 40       	sbci	r29, 0x01	; 1
			putch(c);
   3f432:	c1 5e       	subi	r28, 0xE1	; 225
   3f434:	de 4f       	sbci	r29, 0xFE	; 254
   3f436:	38 83       	st	Y, r19
   3f438:	cf 51       	subi	r28, 0x1F	; 31
   3f43a:	d1 40       	sbci	r29, 0x01	; 1
   3f43c:	3c dd       	rcall	.-1416   	; 0x3eeb6 <putch>
   3f43e:	c1 5e       	subi	r28, 0xE1	; 225
   3f440:	de 4f       	sbci	r29, 0xFE	; 254
   3f442:	38 81       	ld	r19, Y
   3f444:	cf 51       	subi	r28, 0x1F	; 31
   3f446:	d1 40       	sbci	r29, 0x01	; 1
   3f448:	83 26       	eor	r8, r19
   3f44a:	e2 cf       	rjmp	.-60     	; 0x3f410 <processStk500boot+0x498>
			checksum ^= c;
   3f44c:	88 2d       	mov	r24, r8
   3f44e:	c0 5e       	subi	r28, 0xE0	; 224
   3f450:	de 4f       	sbci	r29, 0xFE	; 254
   3f452:	28 83       	st	Y, r18
   3f454:	c0 52       	subi	r28, 0x20	; 32
   3f456:	d1 40       	sbci	r29, 0x01	; 1
   3f458:	2e dd       	rcall	.-1444   	; 0x3eeb6 <putch>
			msgLength--;
		}

		putch(checksum);
   3f45a:	c2 5e       	subi	r28, 0xE2	; 226
   3f45c:	de 4f       	sbci	r29, 0xFE	; 254
   3f45e:	48 81       	ld	r20, Y
   3f460:	ce 51       	subi	r28, 0x1E	; 30
   3f462:	d1 40       	sbci	r29, 0x01	; 1
   3f464:	4f 5f       	subi	r20, 0xFF	; 255
   3f466:	c2 5e       	subi	r28, 0xE2	; 226
   3f468:	de 4f       	sbci	r29, 0xFE	; 254
		seqNum++;
   3f46a:	48 83       	st	Y, r20
   3f46c:	ce 51       	subi	r28, 0x1E	; 30
   3f46e:	d1 40       	sbci	r29, 0x01	; 1
   3f470:	c0 5e       	subi	r28, 0xE0	; 224
   3f472:	de 4f       	sbci	r29, 0xFE	; 254
   3f474:	28 81       	ld	r18, Y
   3f476:	c0 52       	subi	r28, 0x20	; 32
   3f478:	d1 40       	sbci	r29, 0x01	; 1
   3f47a:	22 23       	and	r18, r18
   3f47c:	09 f4       	brne	.+2      	; 0x3f480 <processStk500boot+0x508>
   3f47e:	a2 cd       	rjmp	.-1212   	; 0x3efc4 <processStk500boot+0x4c>
	unsigned int	msgLength		=	0;
	unsigned char	msgBuffer[285];
	unsigned char	c, *p;
	unsigned char   isLeave = 0;

	while(!isLeave) {
   3f480:	00 00       	nop
   3f482:	81 e1       	ldi	r24, 0x11	; 17
   3f484:	80 93 57 00 	sts	0x0057, r24
   3f488:	e8 95       	spm
   3f48a:	6e ee       	ldi	r22, 0xEE	; 238
   3f48c:	82 e0       	ldi	r24, 0x02	; 2
   3f48e:	90 e0       	ldi	r25, 0x00	; 0
		putch(checksum);
		seqNum++;

	}

	asm volatile("nop");			// wait until port has changed
   3f490:	2c d0       	rcall	.+88     	; 0x3f4ea <__eewr_byte_m2560>
	 * Now leave bootloader
	 */
	//TODO: find out what this does
	//UART_STATUS_REG	&=	0xfd;
#if defined(RWWSRE)
	boot_rww_enable();				// enable application section
   3f492:	80 e0       	ldi	r24, 0x00	; 0
   3f494:	c0 5e       	subi	r28, 0xE0	; 224
   3f496:	de 4f       	sbci	r29, 0xFE	; 254
   3f498:	de bf       	out	0x3e, r29	; 62
#endif
	eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_OK_VALUE);
   3f49a:	cd bf       	out	0x3d, r28	; 61
   3f49c:	df 91       	pop	r29
   3f49e:	cf 91       	pop	r28
   3f4a0:	1f 91       	pop	r17
   3f4a2:	0f 91       	pop	r16
	return(0);
}
   3f4a4:	ff 90       	pop	r15
   3f4a6:	ef 90       	pop	r14
   3f4a8:	df 90       	pop	r13
   3f4aa:	cf 90       	pop	r12
   3f4ac:	bf 90       	pop	r11
   3f4ae:	af 90       	pop	r10
   3f4b0:	9f 90       	pop	r9
   3f4b2:	8f 90       	pop	r8
   3f4b4:	7f 90       	pop	r7
   3f4b6:	6f 90       	pop	r6
   3f4b8:	5f 90       	pop	r5
   3f4ba:	4f 90       	pop	r4
   3f4bc:	3f 90       	pop	r3
   3f4be:	2f 90       	pop	r2
   3f4c0:	08 95       	ret
   3f4c2:	18 01       	movw	r2, r16
   3f4c4:	46 e0       	ldi	r20, 0x06	; 6
   3f4c6:	81 cd       	rjmp	.-1278   	; 0x3efca <processStk500boot+0x52>

0003f4c8 <memcpy_PF>:
   3f4c8:	fa 01       	movw	r30, r20
   3f4ca:	dc 01       	movw	r26, r24
   3f4cc:	02 c0       	rjmp	.+4      	; 0x3f4d2 <memcpy_PF+0xa>
   3f4ce:	05 90       	lpm	r0, Z+
   3f4d0:	0d 92       	st	X+, r0
   3f4d2:	21 50       	subi	r18, 0x01	; 1
   3f4d4:	30 40       	sbci	r19, 0x00	; 0
   3f4d6:	d8 f7       	brcc	.-10     	; 0x3f4ce <memcpy_PF+0x6>
   3f4d8:	08 95       	ret

0003f4da <__eerd_byte_m2560>:
   3f4da:	f9 99       	sbic	0x1f, 1	; 31
   3f4dc:	fe cf       	rjmp	.-4      	; 0x3f4da <__eerd_byte_m2560>
   3f4de:	92 bd       	out	0x22, r25	; 34
   3f4e0:	81 bd       	out	0x21, r24	; 33
   3f4e2:	f8 9a       	sbi	0x1f, 0	; 31
   3f4e4:	99 27       	eor	r25, r25
   3f4e6:	80 b5       	in	r24, 0x20	; 32
   3f4e8:	08 95       	ret

0003f4ea <__eewr_byte_m2560>:
   3f4ea:	26 2f       	mov	r18, r22

0003f4ec <__eewr_r18_m2560>:
   3f4ec:	f9 99       	sbic	0x1f, 1	; 31
   3f4ee:	fe cf       	rjmp	.-4      	; 0x3f4ec <__eewr_r18_m2560>
   3f4f0:	1f ba       	out	0x1f, r1	; 31
   3f4f2:	92 bd       	out	0x22, r25	; 34
   3f4f4:	81 bd       	out	0x21, r24	; 33
   3f4f6:	20 bd       	out	0x20, r18	; 32
   3f4f8:	0f b6       	in	r0, 0x3f	; 63
   3f4fa:	f8 94       	cli
   3f4fc:	fa 9a       	sbi	0x1f, 2	; 31
   3f4fe:	f9 9a       	sbi	0x1f, 1	; 31
   3f500:	0f be       	out	0x3f, r0	; 63
   3f502:	01 96       	adiw	r24, 0x01	; 1
   3f504:	08 95       	ret

0003f506 <_exit>:
   3f506:	f8 94       	cli

0003f508 <__stop_program>:
   3f508:	ff cf       	rjmp	.-2      	; 0x3f508 <__stop_program>
